.device LFE5U-85F

.comment Part: LFE5U-85F-6CABGA381
.sysconfig COMPRESS_CONFIG ON
.sysconfig CONFIG_IOVOLTAGE 3.3
.sysconfig MCCLK_FREQ 62

.tile CIB_R10C1:CIB_LR_S
arc: N1_V02N0701 S3_V06N0203

.tile CIB_R10C3:PVT_COUNT2
unknown: F2B0
unknown: F3B0
unknown: F5B0
unknown: F11B0
unknown: F13B0

.tile CIB_R10C75:CIB_DSP
arc: N1_V02N0201 H02W0201

.tile CIB_R10C76:CIB_DSP
arc: W1_H02W0201 V06N0103

.tile CIB_R11C1:CIB_LR
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R13C125:CIB_LR
arc: JA0 W1_H02E0701
arc: JA3 H02E0501
arc: JB0 H02E0101
arc: JCE0 S1_V02N0201
arc: JCE1 S1_V02N0201
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00T0100
arc: JLSR1 V00B0100
arc: V00B0100 S1_V02N0101
arc: V00T0100 S1_V02N0501
enum: CIB.JB3MUX 0

.tile CIB_R13C1:CIB_LR
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R14C125:CIB_LR
arc: JA3 S1_V02N0501
arc: JB3 H02E0101
arc: JCE1 V02N0201
arc: JCLK1 G_HPBX0500
arc: JLSR1 V00B0100
arc: V00B0100 V02N0101

.tile CIB_R15C125:CIB_LR
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 S3_V06N0303
arc: S1_V02S0101 S3_V06N0103

.tile CIB_R16C125:CIB_LR
arc: JA0 S1_V02N0501
arc: JA3 S1_V02N0701
arc: JB0 H02E0101
arc: JB3 H02E0101
arc: JCE0 W1_H02E0101
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00T0000
arc: JLSR1 V00B0100
arc: N1_V02N0501 S3_V06N0303
arc: V00B0100 V02S0101
arc: V00T0000 V02N0401

.tile CIB_R16C1:CIB_LR
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R17C125:CIB_LR
arc: JA0 H02E0501
arc: JA3 H02E0701
arc: JCE0 W1_H02E0101
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0100
arc: JLSR1 V00B0000
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 S3_V06N0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R17C1:CIB_LR
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R18C125:CIB_LR
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 S1_V02N0701

.tile CIB_R19C125:CIB_LR
arc: JA0 V02N0501
arc: JCE0 W1_H02E0101
arc: JCLK0 G_HPBX0500
arc: JLSR0 V00B0000
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 S1_V02N0201
arc: V00B0000 S1_V02N0001
enum: CIB.JB0MUX 0

.tile CIB_R19C1:CIB_LR
arc: E1_H02E0601 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R1C10:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C114:CIB
arc: JA0 H02W0701
enum: CIB.JB0MUX 0

.tile CIB_R1C115:CIB
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: W1_H02W0701 S3_V06N0203

.tile CIB_R1C116:CIB
arc: JA0 H02E0501
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0400
arc: JLSR0 H02E0301
enum: CIB.JB0MUX 0

.tile CIB_R1C117:CIB
arc: JA0 W1_H02E0701
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0400
arc: JLSR0 W1_H02E0301
enum: CIB.JB0MUX 0

.tile CIB_R1C118:CIB
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S1_V02N0701

.tile CIB_R1C119:CIB
arc: H00R0000 H02E0601
arc: JA0 H02E0501
arc: JCE0 H00R0000
arc: JCLK0 G_HPBX0400
arc: JLSR0 V00B0000
arc: V00B0000 V02N0001
enum: CIB.JB0MUX 0

.tile CIB_R1C11:CIB
arc: E1_H02E0701 S3_V06N0203
enum: CIB.JB0MUX 0

.tile CIB_R1C120:CIB
arc: H00R0000 W1_H02E0601
arc: JA0 W1_H02E0701
arc: JCE0 H00R0000
arc: JCLK0 G_HPBX0400
arc: JLSR0 W1_H02E0301
enum: CIB.JB0MUX 0

.tile CIB_R1C121:CIB
arc: E1_H02E0301 V02N0301
arc: E1_H02E0701 S3_V06N0203
arc: JA0 S1_V02N0701
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0400
arc: JLSR0 V00B0100
arc: V00B0100 V02N0101
enum: CIB.JB0MUX 0

.tile CIB_R1C122:CIB
arc: JA0 H02E0701
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0400
arc: JLSR0 H02E0301
enum: CIB.JB0MUX 0

.tile CIB_R1C12:CIB
arc: JA0 H02E0701
enum: CIB.JB0MUX 0

.tile CIB_R1C13:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C14:CIB
arc: JA0 E1_H02W0501
enum: CIB.JB0MUX 0

.tile CIB_R1C15:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C16:CIB
arc: JA0 V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0501 S3_V06N0303
enum: CIB.JB0MUX 0

.tile CIB_R1C18:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C19:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C20:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C21:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C4:CIB
arc: E1_H02E0501 S3_V06N0303

.tile CIB_R1C58:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C59:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C5:CIB
arc: E1_H02E0501 S1_V02N0501
arc: JA0 H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C60:CIB
arc: JA0 H02W0501
enum: CIB.JB0MUX 0

.tile CIB_R1C61:CIB
arc: W1_H02W0501 S3_V06N0303
enum: CIB.JB0MUX 0

.tile CIB_R1C63:CIB
arc: JA0 H02W0501
enum: CIB.JB0MUX 0

.tile CIB_R1C64:CIB
arc: H00R0000 E1_H02W0401
arc: JA0 H00R0000
arc: W1_H02W0501 S3_V06N0303
enum: CIB.JB0MUX 0

.tile CIB_R1C65:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C66:CIB
arc: W1_H02W0401 V01N0001
enum: CIB.JB0MUX 0

.tile CIB_R1C69:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C6:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C70:CIB
arc: JA0 S1_V02N0501
enum: CIB.JB0MUX 0

.tile CIB_R1C71:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C72:CIB
arc: H00L0000 S1_V02N0201
arc: JA0 H00L0000
enum: CIB.JB0MUX 0

.tile CIB_R1C74:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C7:CIB
arc: JA0 W1_H02E0501
enum: CIB.JB0MUX 0

.tile CIB_R1C80:CIB
enum: CIB.JB0MUX 0

.tile CIB_R1C81:CIB
arc: JA0 S1_V02N0501
enum: CIB.JB0MUX 0

.tile CIB_R1C9:CIB
enum: CIB.JB0MUX 0

.tile CIB_R20C125:CIB_LR
arc: JA0 H02E0501
arc: JA3 W1_H02E0701
arc: JCE0 W1_H02E0101
arc: JCE1 W1_H02E0101
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00T0100
arc: JLSR1 V00B0000
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 S1_V02N0701
arc: V00B0000 V02N0201
arc: V00T0100 V02N0501
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R21C125:CIB_LR
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S1_V02N0501

.tile CIB_R22C100:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H01E0101 JF7
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V02N0601
arc: E3_H06E0303 H01E0101
arc: H01W0000 JF6
arc: JB5 S1_V02N0701
arc: JB7 E1_H02W0101
arc: JD4 S1_V02N0401
arc: JD6 E1_H02W0001
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 JF5
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 V02N0701
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R22C101:CIB_EBR
arc: E1_H01E0001 JF2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02N0501
arc: H01W0100 JF0
arc: JA1 H02W0701
arc: JA3 V02N0501
arc: JA7 H02W0501
arc: JB1 W1_H02E0301
arc: JB3 H02E0101
arc: JC0 H02W0401
arc: JC2 W1_H02E0401
arc: JCLK0 G_HPBX0600
arc: JD0 H02W0201
arc: JD2 E1_H02W0001
arc: JLSR1 V00B0100
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 JF3
arc: S3_V06S0103 JF1
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H01E0101
arc: V00B0100 S1_V02N0101
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C102:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF7
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 W3_H06E0203
arc: JC0 H02W0601
arc: JC1 W1_H02E0401
arc: JC2 H02W0401
arc: JC3 W1_H02E0601
arc: JC4 E1_H02W0601
arc: JC5 V02N0001
arc: JD6 W1_H02E0001
arc: JD7 S1_V02N0401
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 W3_H06E0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R22C103:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H02E0401 W3_H06E0203
arc: H01W0000 JF1
arc: H01W0100 JF2
arc: JA1 H02E0701
arc: JA3 W1_H02E0501
arc: JA7 H02E0501
arc: JB1 H02E0301
arc: JB3 V02N0301
arc: JB5 V02S0701
arc: JC0 H02E0401
arc: JC2 V02N0401
arc: JCLK0 G_HPBX0600
arc: JD0 H02W0001
arc: JD2 V00B0100
arc: JD4 V01N0001
arc: JLSR1 W1_H02E0301
arc: S1_V02S0301 H01E0101
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 JF5
arc: S3_V06S0003 JF3
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 JF4
arc: S3_V06S0303 H06E0303
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V01S0000
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C104:CIB_EBR
arc: JA1 S1_V02N0701
arc: JA5 V02N0101
arc: JA7 E1_H01W0000
arc: JC0 V02N0601
arc: JC4 H02E0401
arc: JC6 S1_V02N0001
arc: S3_V06S0003 H01E0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0601 V02N0601
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R22C105:CIB_EBR
arc: H01W0000 W3_H06E0103

.tile CIB_R22C106:CIB_EBR
arc: E1_H02E0401 S1_V02N0401
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E1_H01W0000

.tile CIB_R22C107:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF4
arc: H00L0100 V02S0301
arc: H01W0000 JF3
arc: JA1 V02S0701
arc: JA3 V00T0000
arc: JA7 V02N0301
arc: JC0 E1_H02W0401
arc: JC2 H00L0100
arc: JCLK0 G_HPBX0600
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0701 JF5
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 JF2
arc: S3_V06S0203 JF7
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 E1_H02W0201
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C108:CIB_EBR
arc: H00L0000 S1_V02N0201
arc: H01W0000 JF1
arc: H01W0100 JF0
arc: JA1 H00L0000
arc: JA5 H02W0701
arc: JA7 V02N0101
arc: JC0 W1_H02E0401
arc: JC4 V02N0001
arc: JC6 V02S0001
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 JF2
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H01E0101
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R22C109:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF7
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: H01W0000 JF4
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 JF5
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E1_H01W0100
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R22C110:CIB_EBR
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V02S0601
arc: H01W0000 JF4
arc: H01W0100 JF2
arc: JA1 H02E0501
arc: JA3 H02E0701
arc: JA7 S1_V02N0301
arc: JC0 H02W0401
arc: JC2 N1_V01S0100
arc: JCLK0 G_HPBX0600
arc: S3_V06S0003 JF3
arc: S3_V06S0103 JF1
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H01E0101
arc: W3_H06W0003 JF0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C111:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JF6
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S3_V06N0203
arc: JC0 H02E0401
arc: JC1 W1_H02E0401
arc: JC2 V02N0601
arc: JC3 V02S0401
arc: JC4 H02W0401
arc: JC5 S1_V02N0201
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: W1_H02W0401 V02N0401
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R22C112:CIB_EBR
arc: E1_H02E0401 S1_V02N0401
arc: H01W0000 JF1
arc: H01W0100 JF2
arc: JA1 V02N0701
arc: JA3 V00B0000
arc: JA7 S1_V02N0301
arc: JC0 H02E0401
arc: JC2 W1_H02E0601
arc: JCLK0 G_HPBX0600
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0003 JF0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C113:CIB_EBR
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02S0701
arc: JA1 W1_H02E0701
arc: JA5 W1_H02E0501
arc: JA7 V00T0100
arc: JC0 H02E0401
arc: JC4 S1_V02N0201
arc: JC6 W1_H02E0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 E1_H01W0100
arc: V00T0100 S1_V02N0701
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R22C114:CIB_EBR
arc: H01W0000 JF6
arc: H01W0100 JF3
arc: JA1 H02W0501
arc: JA3 V00T0000
arc: JA7 S1_V02N0301
arc: JC0 V02N0401
arc: JC2 V02S0401
arc: JCLK0 G_HPBX0600
arc: S3_V06S0003 JF0
arc: S3_V06S0103 JF2
arc: S3_V06S0203 JF4
arc: S3_V06S0303 JF5
arc: V00T0000 H02W0201
arc: W3_H06W0103 JF1
arc: W3_H06W0203 JF7
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C115:CIB_EBR
arc: H00R0000 S1_V02N0401
arc: JA1 H00R0000
arc: JA5 V02N0101
arc: JA7 W1_H02E0701
arc: JC0 V02N0401
arc: JC4 W1_H02E0401
arc: JC6 W1_H02E0601
arc: W1_H02W0201 V01N0001
arc: W1_H02W0501 V01N0101
arc: W3_H06W0003 JF0
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R22C116:CIB_EBR
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R22C119:CIB_EBR
arc: W3_H06W0003 E3_H06W0303

.tile CIB_R22C123:CIB_EBR
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R22C124:CIB_EBR
arc: N1_V02N0001 S1_V02N0501
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R22C125:CIB_LR_S
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: W3_H06W0303 JF5

.tile CIB_R22C1:CIB_LR_S
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R22C70:CIB_EBR
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 V02N0601

.tile CIB_R22C71:CIB_EBR
arc: E1_H02E0001 JQ2
arc: E1_H02E0301 JQ3
arc: E1_H02E0401 JQ4
arc: E1_H02E0601 V02S0601
arc: JA0 V02N0501
arc: JA1 E1_H02W0701
arc: JA2 V00T0000
arc: JA3 V00B0000
arc: JA6 H02W0701
arc: JA7 S1_V02N0101
arc: JB3 H02W0301
arc: JC0 S1_V02N0401
arc: JC1 H02W0401
arc: JC2 E1_H02W0601
arc: JC3 V02N0401
arc: JC6 V02N0201
arc: JC7 V01N0101
arc: JCLK0 G_HPBX0600
arc: JD2 V02N0001
arc: JD4 H02W0001
arc: JLSR1 H02E0301
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02N0601
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C72:CIB_EBR
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: H00R0100 V02N0701
arc: JA0 V02N0501
arc: JA1 H02W0501
arc: JA4 V00T0100
arc: JA5 V02N0101
arc: JA6 S1_V02N0301
arc: JA7 V02N0301
arc: JC0 H02W0401
arc: JC1 H00R0100
arc: JC4 V02N0001
arc: JC5 S1_V02N0201
arc: JC6 W1_H02E0601
arc: JC7 H02E0601
arc: JCLK0 G_HPBX0200
arc: V00T0100 H02W0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 S1_V02N0701
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1

.tile CIB_R22C73:CIB_EBR
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0303 N1_V01S0100
arc: JB5 V00B0100
arc: JD4 H02E0201
arc: JD6 H02E0001
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 JQ4
arc: S1_V02S0701 JQ5
arc: V00B0100 V02S0301
arc: V01S0000 JQ6
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 S1_V02N0701
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R22C74:CIB_EBR
arc: E1_H02E0601 W1_H02E0301
arc: H00R0000 V02N0601
arc: JA0 H00R0000
arc: JA1 V02N0701
arc: JA2 V02N0501
arc: JA3 V00B0000
arc: JA6 W1_H02E0701
arc: JA7 S1_V02N0101
arc: JC0 S1_V02N0401
arc: JC1 W1_H02E0601
arc: JC2 H02E0601
arc: JC3 V02N0401
arc: JC6 W1_H02E0401
arc: JC7 V02N0201
arc: JCLK0 G_HPBX0600
arc: JLSR1 H02W0501
arc: V00B0000 S1_V02N0001
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C75:CIB_EBR
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 JQ7
arc: E3_H06E0303 JQ6
arc: H00L0100 V02N0101
arc: JA0 S1_V02N0701
arc: JA1 H00L0100
arc: JA2 V02S0501
arc: JA3 W1_H02E0701
arc: JA4 V00T0000
arc: JA5 V02N0301
arc: JC0 S1_V02N0401
arc: JC1 V02N0601
arc: JC2 H02W0601
arc: JC3 H02E0601
arc: JC4 W1_H02E0401
arc: JC5 V00B0100
arc: JCLK0 G_HPBX0200
arc: JD6 S1_V02N0601
arc: JD7 V00B0000
arc: N1_V02N0601 V01N0001
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02N0401
arc: W1_H02W0501 S1_V02N0501
enum: CIB.JB7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R22C76:CIB_EBR
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 JQ0
arc: JA0 V02N0501
arc: JA1 S1_V02N0501
arc: JA2 V02S0501
arc: JA3 V00B0000
arc: JA6 V02N0101
arc: JA7 S1_V02N0301
arc: JB1 E1_H02W0301
arc: JC0 S1_V02N0401
arc: JC1 H02W0601
arc: JC2 S1_V02N0601
arc: JC3 E1_H02W0401
arc: JC6 E1_H02W0601
arc: JC7 V02N0201
arc: JCLK0 G_HPBX0600
arc: JD0 E1_H02W0201
arc: JLSR1 V00B0100
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 JQ1
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0101
arc: W1_H02W0601 V02N0601
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C77:CIB_EBR
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S3_V06N0203
arc: JA0 V02N0501
arc: JA1 H02E0701
arc: JA4 V02N0101
arc: JA5 W1_H02E0501
arc: JA6 W1_H02E0701
arc: JA7 S1_V02N0301
arc: JC0 W1_H02E0601
arc: JC1 V02N0401
arc: JC4 W1_H02E0401
arc: JC5 S1_V02N0201
arc: JC6 H02E0601
arc: JC7 E1_H02W0601
arc: JCLK0 G_HPBX0200
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 E1_H01W0100
arc: W1_H02W0601 V02N0601
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1

.tile CIB_R22C78:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H01E0101 JF7
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02W0401
arc: H00R0100 H02E0701
arc: H01W0000 JF3
arc: H01W0100 JF2
arc: JA0 H00L0000
arc: JA1 V02N0701
arc: JA2 V00B0000
arc: JA3 H02W0501
arc: JA5 S1_V02N0301
arc: JA7 S1_V02N0301
arc: JB0 V02S0101
arc: JB1 H02W0301
arc: JB2 W1_H02E0301
arc: JB3 S1_V02N0101
arc: JB4 S1_V02N0501
arc: JB5 S1_V02N0701
arc: JB6 V00T0000
arc: JB7 N1_V02S0501
arc: JC2 S1_V02N0601
arc: JC3 V02N0401
arc: JC4 V00B0100
arc: JC6 V00B0100
arc: JCLK0 G_HPBX0600
arc: JD0 N1_V02S0201
arc: JD1 N1_V01S0000
arc: JD2 H02E0001
arc: JD3 H00R0000
arc: JD4 S1_V02N0401
arc: JD5 V02S0601
arc: JD6 V02S0401
arc: JD7 H00R0100
arc: N1_V01N0101 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 JF1
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 JF5
arc: S1_V02S0601 JF6
arc: S1_V02S0701 JQ7
arc: S3_V06S0003 JQ0
arc: S3_V06S0103 JQ1
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 JQ6
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0201
arc: V01S0000 JQ2
arc: V01S0100 JF4
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 JQ3
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 JQ5
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R22C79:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V06N0303
arc: H00R0000 V02N0401
arc: H00R0100 V02N0501
arc: H01W0000 JF7
arc: H01W0100 JF0
arc: JA0 V02N0701
arc: JA1 S1_V02N0701
arc: JA4 S1_V02N0301
arc: JA5 N1_V01S0100
arc: JA6 S1_V02N0101
arc: JA7 W1_H02E0501
arc: JB0 W1_H02E0101
arc: JB1 V02N0301
arc: JB2 V02S0101
arc: JB3 V02N0101
arc: JB4 V02S0701
arc: JB5 H00R0000
arc: JB7 W1_H02E0301
arc: JC0 V02N0601
arc: JC1 S1_V02N0601
arc: JC4 V00T0100
arc: JC5 V02N0201
arc: JC6 V00B0100
arc: JC7 H02W0601
arc: JCLK0 G_HPBX0600
arc: JD0 V02N0001
arc: JD1 H02W0001
arc: JD2 H02E0201
arc: JD3 W1_H02E0201
arc: JD4 H00R0100
arc: JD5 H02E0001
arc: JD6 V00B0000
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 JF1
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 JF4
arc: S1_V02S0501 JF5
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 JQ3
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H01E0101
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02W0701
arc: V00T0100 S1_V02N0501
arc: V01S0000 JQ1
arc: V01S0100 JQ2
arc: W1_H02W0001 JF2
arc: W1_H02W0101 JF3
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 JQ0
arc: W3_H06W0203 JQ4
arc: W3_H06W0303 JQ5
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE1MUX 1

.tile CIB_R22C80:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H01E0101 JF7
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 V02N0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02W0401
arc: H00R0100 V02S0701
arc: H01W0000 JQ4
arc: H01W0100 JQ3
arc: JA0 H00L0100
arc: JA2 V00T0000
arc: JA4 V02N0301
arc: JA5 V00T0100
arc: JB1 W1_H02E0301
arc: JB2 H00L0000
arc: JB3 H00R0100
arc: JB4 H00R0000
arc: JB5 N1_V02S0701
arc: JB6 V02N0501
arc: JB7 S1_V02N0501
arc: JC1 H02E0401
arc: JC3 H02E0601
arc: JC4 V00T0100
arc: JC5 V00B0100
arc: JCLK0 G_HPBX0600
arc: JD0 V02S0001
arc: JD2 N1_V02S0201
arc: JD3 V02N0201
arc: JD4 V02N0601
arc: JD5 H02E0001
arc: JD6 V00B0000
arc: JD7 V02N0401
arc: JLSR1 E1_H02W0301
arc: N1_V01N0001 JF3
arc: S1_V02S0001 JF2
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 JF4
arc: S1_V02S0501 JQ7
arc: S1_V02S0601 JF6
arc: S1_V02S0701 JF5
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 JQ2
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 E1_H02W0301
arc: V01S0000 JQ5
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0401 JQ6
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 JF1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R22C81:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H01E0101 JF1
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: H00R0000 V02N0601
arc: H01W0000 JQ1
arc: H01W0100 JQ4
arc: JA4 S1_V02N0101
arc: JA6 H02E0501
arc: JB0 H02E0301
arc: JB1 W1_H02E0301
arc: JB2 H00R0000
arc: JB3 V02N0301
arc: JB4 V02N0701
arc: JB5 N1_V01S0000
arc: JB6 W1_H02E0101
arc: JB7 S1_V02N0701
arc: JC0 H02W0601
arc: JC1 S1_V02N0601
arc: JC5 V00T0000
arc: JC7 S1_V02N0001
arc: JCLK0 G_HPBX0300
arc: JD0 N1_V02S0001
arc: JD1 V02N0201
arc: JD2 V02N0001
arc: JD3 V00T0100
arc: JD4 V02S0401
arc: JD5 V00B0000
arc: JD6 H02W0201
arc: JD7 W1_H02E0201
arc: JLSR1 V00B0100
arc: N1_V01N0101 JF6
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 JF3
arc: S1_V02S0201 JF0
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 JF5
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 JF7
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 JQ5
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0501
arc: V01S0000 JQ6
arc: V01S0100 JF2
arc: W1_H02W0001 JQ0
arc: W1_H02W0201 JQ2
arc: W1_H02W0301 JQ3
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 JQ7
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R22C82:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF0
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 W1_H02E0401
arc: H00R0100 S1_V02N0501
arc: H01W0000 JQ1
arc: H01W0100 JQ0
arc: JB0 W1_H02E0101
arc: JB1 V00B0000
arc: JB2 H00R0000
arc: JB3 V02N0101
arc: JB4 V02N0701
arc: JB5 E1_H02W0101
arc: JB6 V02N0501
arc: JB7 S1_V02N0701
arc: JD0 V00B0100
arc: JD1 W1_H02E0201
arc: JD2 H02E0201
arc: JD3 W1_H02E0001
arc: JD4 H02W0201
arc: JD5 H00R0100
arc: JD6 V02S0601
arc: JD7 S1_V02N0601
arc: N1_V01N0001 JF1
arc: N1_V01N0101 JF2
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 JF3
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 JQ4
arc: S1_V02S0501 JF7
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 JF5
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 JQ2
arc: S3_V06S0203 JF4
arc: S3_V06S0303 H01E0101
arc: V00B0000 H02W0401
arc: V00B0100 W1_H02E0701
arc: V01S0000 JQ5
arc: V01S0100 JQ7
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 JQ3
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 JQ6
arc: W1_H02W0601 V02N0601
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JCE0MUX 1
enum: CIB.JCLK0MUX 0

.tile CIB_R22C83:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H01E0101 JF2
arc: E1_H02E0101 S1_V02N0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 E1_H02W0701
arc: H01W0000 JQ7
arc: H01W0100 JQ5
arc: JA0 S1_V02N0501
arc: JA2 W1_H02E0501
arc: JA4 V00B0000
arc: JA5 V00T0100
arc: JB0 V02N0301
arc: JB1 E1_H02W0301
arc: JB2 V02N0101
arc: JB3 H00R0000
arc: JB4 V02N0701
arc: JB5 H02E0101
arc: JB6 S1_V02N0701
arc: JB7 V00B0100
arc: JC1 W1_H02E0401
arc: JC3 V02N0601
arc: JC4 V00T0100
arc: JC5 S1_V02N0201
arc: JCLK0 G_HPBX0600
arc: JD0 S1_V02N0001
arc: JD1 V02N0201
arc: JD2 E1_H02W0001
arc: JD3 H02E0201
arc: JD4 H00R0100
arc: JD5 V02N0401
arc: JD6 N1_V02S0401
arc: JD7 S1_V02N0401
arc: JLSR1 W1_H02E0301
arc: N1_V01N0001 JQ1
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 JQ0
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 JF0
arc: S1_V02S0301 JF3
arc: S1_V02S0401 JF4
arc: S1_V02S0501 JF7
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 JF5
arc: S3_V06S0003 JQ3
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 JF6
arc: V00B0000 S1_V02N0201
arc: V00B0100 W1_H02E0701
arc: V00T0100 W1_H02E0301
arc: V01S0000 JQ4
arc: W1_H02W0001 JQ2
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 JQ6
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0

.tile CIB_R22C84:CIB_EBR
arc: H01W0000 JQ1
arc: H01W0100 JQ0
arc: JA0 S1_V02N0501
arc: JA1 W1_H02E0501
arc: JA2 S1_V02N0701
arc: JA3 W1_H02E0701
arc: JA4 V02N0301
arc: JB0 W1_H02E0301
arc: JB1 H02E0101
arc: JC4 W1_H02E0601
arc: JCLK0 G_HPBX0300
arc: JD0 V01S0100
arc: JD1 W1_H02E0001
arc: JLSR1 V00B0100
arc: S3_V06S0003 JF0
arc: S3_V06S0103 JF1
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H01E0101
arc: V00B0100 S1_V02N0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA5MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC2MUX 0

.tile CIB_R22C85:CIB_EBR
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 S3_V06N0203

.tile CIB_R22C95:CIB_EBR
arc: E1_H02E0301 S1_V02N0301

.tile CIB_R22C96:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JF6
arc: E1_H02E0201 JF2
arc: E1_H02E0301 JF3
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 JF4
arc: E3_H06E0003 JF0
arc: E3_H06E0103 JF1
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 JF5
arc: H00L0000 V02N0001
arc: JA1 H00L0000
arc: JA3 V02N0501
arc: JA7 S1_V02N0101
arc: JB1 E1_H02W0101
arc: JB3 H02E0301
arc: JB5 S1_V02N0501
arc: JB7 V02N0701
arc: JC0 V02N0401
arc: JC2 V02N0601
arc: JCLK0 G_HPBX0600
arc: JD0 V02N0201
arc: JD2 E1_H02W0201
arc: JD4 S1_V02N0601
arc: JD6 H02W0201
arc: JLSR1 E1_H02W0301
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C97:CIB_EBR
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 N1_V01S0000
arc: JA1 V02N0701
arc: JA5 V00B0000
arc: JA7 V02N0101
arc: JC0 V02N0601
arc: JC4 V02S0201
arc: JC6 S1_V02N0001
arc: V00B0000 V02N0201
arc: W1_H02W0201 V01N0001
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R22C98:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF6
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 JF7
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 V02N0001
arc: H00R0000 S1_V02N0401
arc: JA1 H00L0000
arc: JA3 V02N0501
arc: JA7 W1_H02E0501
arc: JB3 S1_V02N0301
arc: JB5 H00R0000
arc: JB7 S1_V02N0501
arc: JC0 V02N0401
arc: JC2 H02W0401
arc: JCLK0 G_HPBX0600
arc: JD2 S1_V02N0001
arc: JD4 S1_V02N0601
arc: JD6 H02E0201
arc: JLSR1 E1_H02W0301
arc: S3_V06S0103 JF2
arc: S3_V06S0203 JF4
arc: S3_V06S0303 JF5
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R22C99:CIB_EBR
arc: E1_H01E0001 JF1
arc: E1_H01E0101 JF0
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0101
arc: JA1 V02N0701
arc: JA5 H02W0701
arc: JA7 W1_H02E0501
arc: JB1 V02N0101
arc: JC0 W1_H02E0601
arc: JC4 W1_H02E0401
arc: JC6 S1_V02N0001
arc: JD0 H02W0201
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0303 H01E0101
arc: W1_H02W0401 V02N0401
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0

.tile CIB_R23C125:CIB_LR
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0203 S1_V02N0401

.tile CIB_R23C1:CIB_LR
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R25C125:CIB_LR
arc: N1_V02N0401 S3_V06N0203

.tile CIB_R25C1:CIB_LR
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R26C125:CIB_LR
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R27C125:CIB_LR
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R28C125:CIB_LR
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R28C1:CIB_LR
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R29C1:CIB_LR
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R30C125:CIB_LR
arc: W1_H02W0601 H01E0001

.tile CIB_R31C125:CIB_LR
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R31C1:CIB_LR
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R32C125:CIB_LR
arc: N3_V06N0103 S1_V02N0201

.tile CIB_R33C125:CIB_LR
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R34C100:CIB_DSP
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: H00L0100 V02N0101
arc: H01W0000 JF4
arc: H01W0100 JF7
arc: JB4 S1_V02N0501
arc: JB5 H02W0101
arc: JB6 W1_H02E0101
arc: JB7 E1_H02W0301
arc: JCE2 H00L0100
arc: JCE3 H00L0100
arc: JD4 V00B0000
arc: JD5 N1_V02S0401
arc: JD6 V02N0401
arc: JD7 H02E0001
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 JF5
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 JF6
arc: V00B0000 V02S0001
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R34C101:CIB_DSP
arc: E1_H01E0101 JF7
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0203 N1_V01S0000
arc: H00L0100 V02S0101
arc: H00R0000 V02N0601
arc: H00R0100 H02W0501
arc: H01W0000 JF1
arc: H01W0100 JF0
arc: JB0 E1_H02W0301
arc: JB1 W1_H02E0101
arc: JB2 V02N0101
arc: JB3 H00R0000
arc: JB4 V02S0501
arc: JB5 V02N0501
arc: JB6 N1_V02S0701
arc: JB7 H02W0101
arc: JD0 V02N0001
arc: JD1 N1_V02S0001
arc: JD2 E1_H02W0001
arc: JD3 V00B0100
arc: JD4 H00L0100
arc: JD5 V00B0000
arc: JD6 H02E0001
arc: JD7 H00R0100
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 JF5
arc: S3_V06S0003 JF3
arc: S3_V06S0103 JF2
arc: S3_V06S0203 JF4
arc: S3_V06S0303 JF6
arc: V00B0000 H02E0401
arc: V00B0100 H02E0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H02W0101
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 N1_V01S0100
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C102:CIB_DSP
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 W1_H02E0401
arc: H00R0100 S1_V02N0701
arc: JB0 E1_H02W0101
arc: JB1 H00R0100
arc: JB2 V02N0301
arc: JB4 S1_V02N0501
arc: JD0 S1_V02N0001
arc: JD1 E1_H02W0001
arc: JD3 V02N0201
arc: JD5 H02E0201
arc: JLSR0 V00T0100
arc: JLSR1 V00T0100
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 N1_V02S0701
arc: S3_V06S0003 JF0
arc: S3_V06S0103 JF1
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H01E0101
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 V02N0501
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R34C103:CIB_DSP
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 N3_V06S0203
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02S0301
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R34C104:CIB_DSP
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0203 W1_H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 V01N0101
arc: S1_V02S0401 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R34C105:CIB_DSP
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 V01N0001
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0101 S1_V02N0101

.tile CIB_R34C106:CIB_DSP
arc: E1_H02E0401 S3_V06N0203
arc: E3_H06E0203 V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0103 E1_H02W0201

.tile CIB_R34C107:CIB_DSP
arc: E1_H02E0001 V01N0001
arc: E3_H06E0003 N1_V01S0000
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203

.tile CIB_R34C108:CIB_DSP
arc: E1_H02E0301 S3_V06N0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0103 S1_V02N0201
arc: S3_V06S0003 N3_V06S0303
arc: W1_H02W0201 S1_V02N0201

.tile CIB_R34C109:CIB_DSP
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100

.tile CIB_R34C110:CIB_DSP
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0401 H02W0401
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 E3_H06W0303

.tile CIB_R34C111:CIB_DSP
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: W1_H02W0401 W3_H06E0203

.tile CIB_R34C112:CIB_DSP
arc: E1_H02E0101 S1_V02N0101
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R34C113:CIB_DSP
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 V01N0101
arc: N1_V02N0601 H06E0303
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R34C114:CIB_DSP
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 N1_V02S0601
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0601 N1_V02S0601

.tile CIB_R34C115:CIB_DSP
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H02E0601
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 H06W0003
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R34C116:CIB_DSP
arc: N1_V02N0001 V01N0001
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 V01N0101
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R34C117:CIB_DSP
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0201
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0201 N1_V02S0201

.tile CIB_R34C118:CIB_DSP
arc: E1_H02E0101 V06N0103
arc: W3_H06W0003 V06S0003

.tile CIB_R34C119:CIB_DSP
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H02E0101
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003

.tile CIB_R34C121:CIB_DSP
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0103 N1_V01S0100
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0401 N1_V02S0101

.tile CIB_R34C122:CIB_DSP
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0201 H02E0201
arc: N3_V06N0103 S1_V02N0201

.tile CIB_R34C123:CIB_DSP
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0003 S3_V06N0003

.tile CIB_R34C124:CIB_DSP
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: S3_V06S0103 H06E0103

.tile CIB_R34C125:CIB_LR_S
arc: N1_V02N0201 H06E0103
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R34C1:CIB_LR_S
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R34C73:CIB_DSP
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R34C75:CIB_DSP
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0303 V01N0101
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 N1_V01S0000
arc: S3_V06S0003 N3_V06S0303
arc: V01S0000 N3_V06S0103

.tile CIB_R34C76:CIB_DSP
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 S3_V06N0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 S3_V06N0103

.tile CIB_R34C77:CIB_DSP
arc: E1_H02E0701 V06N0203
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 N1_V01S0100
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E1_H01W0000

.tile CIB_R34C78:CIB_DSP
arc: E1_H01E0101 JQ3
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V01N0101
arc: E3_H06E0203 JQ7
arc: E3_H06E0303 JQ6
arc: H01W0000 JQ4
arc: H01W0100 JQ2
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06W0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 V01N0001
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 JQ0
arc: S3_V06S0103 JQ1
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 JQ5
arc: V01S0000 N3_V06S0103
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0

.tile CIB_R34C79:CIB_DSP
arc: E1_H01E0001 JQ3
arc: E1_H01E0101 JQ2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V06N0003
arc: N1_V01N0001 S3_V06N0003
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 JQ0
arc: S3_V06S0103 JQ1
arc: S3_V06S0203 JQ4
arc: S3_V06S0303 H01E0101
arc: W1_H02W0501 N3_V06S0303
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C80:CIB_DSP
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0601 V02N0601
arc: H00R0000 V02N0401
arc: JB2 V02N0301
arc: JB3 H02E0101
arc: JB4 H02W0101
arc: JB5 H02E0301
arc: JB6 V02N0701
arc: JB7 W1_H02E0101
arc: JD2 H02E0201
arc: JD3 H00R0000
arc: JD4 E1_H01W0100
arc: JD5 H02W0001
arc: JD6 W1_H02E0001
arc: JD7 H02W0201
arc: JLSR0 V00T0000
arc: JLSR1 V00T0000
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S1_V02N0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H01E0101
arc: V00T0000 V02N0601

.tile CIB_R34C81:CIB_DSP
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V06N0103
arc: E3_H06E0003 V06N0003
arc: H01W0100 W3_H06E0303
arc: JD0 H02E0001
arc: JD1 W1_H02E0001
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 N3_V06S0303
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0

.tile CIB_R34C82:CIB_DSP
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 JQ7
arc: E3_H06E0303 JQ6
arc: H00R0000 W1_H02E0601
arc: JCE0 H00R0000
arc: JCE1 H00R0000
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 JQ4
arc: S3_V06S0303 JQ5
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R34C83:CIB_DSP
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 JQ3
arc: E3_H06E0103 JQ1
arc: E3_H06E0203 JQ4
arc: E3_H06E0303 JQ6
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 V01N0001
arc: S3_V06S0003 JQ0
arc: S3_V06S0103 JQ2
arc: S3_V06S0203 JQ7
arc: S3_V06S0303 JQ5
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0

.tile CIB_R34C84:CIB_DSP
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E3_H06E0003 JQ3
arc: E3_H06E0103 JQ1
arc: E3_H06E0203 JQ7
arc: E3_H06E0303 JQ6
arc: JB6 V02S0501
arc: JB7 E1_H02W0301
arc: JD6 H02W0201
arc: JD7 V02S0401
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06W0203
arc: S3_V06S0003 JQ0
arc: S3_V06S0103 JQ2
arc: S3_V06S0203 JQ4
arc: S3_V06S0303 JQ5
arc: W3_H06W0303 V06N0303
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R34C85:CIB_DSP
arc: E1_H01E0001 JQ7
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V02S0301
arc: E3_H06E0003 JQ0
arc: E3_H06E0103 JQ1
arc: E3_H06E0203 JQ4
arc: E3_H06E0303 JQ5
arc: H00R0100 V02N0701
arc: JB0 H00R0100
arc: JB1 V02N0101
arc: JB2 H02E0101
arc: JB3 N1_V02S0101
arc: JB4 V00B0100
arc: JB5 E1_H02W0101
arc: JB6 V00B0000
arc: JB7 V02S0501
arc: JD0 E1_H02W0201
arc: JD1 H02E0001
arc: JD2 N1_V02S0201
arc: JD3 S1_V02N0201
arc: JD4 H02W0201
arc: JD5 N1_V02S0601
arc: JD6 H02E0201
arc: JD7 V02S0401
arc: JLSR1 H02W0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0003 JQ3
arc: S3_V06S0103 JQ2
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 JQ6
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: W1_H02W0201 V06S0103

.tile CIB_R34C86:CIB_DSP
arc: E3_H06E0003 JQ0
arc: E3_H06E0103 JQ1
arc: E3_H06E0203 H01E0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0701
arc: JB0 N1_V02S0101
arc: JB1 H02E0301
arc: JB2 H00R0100
arc: JB3 H00R0000
arc: JB4 E1_H02W0301
arc: JB5 N1_V02S0501
arc: JB6 H02E0101
arc: JB7 N1_V01S0000
arc: JCE3 E1_H02W0101
arc: JD0 N1_V02S0201
arc: JD1 E1_H02W0001
arc: JD2 N1_V02S0001
arc: JD3 V02S0001
arc: JD4 V02S0601
arc: JD5 V00B0000
arc: JD6 V01N0001
arc: JD7 V02N0401
arc: JLSR0 E1_H02W0501
arc: JLSR1 E1_H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0501 N1_V01S0100
arc: S3_V06S0003 JQ3
arc: S3_V06S0103 JQ2
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02N0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E1_H02W0501
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0

.tile CIB_R34C87:CIB_DSP
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 V06S0203
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N1_V02S0201
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E3_H06W0203

.tile CIB_R34C88:CIB_DSP
arc: E1_H02E0201 S1_V02N0201
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0303 N1_V02S0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 N1_V01S0100
arc: W3_H06W0203 E3_H06W0203

.tile CIB_R34C89:CIB_DSP
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0501 N1_V02S0401
arc: W1_H02W0401 V02N0401

.tile CIB_R34C90:CIB_DSP
arc: E1_H02E0001 S1_V02N0001
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0501 V02N0501

.tile CIB_R34C91:CIB_DSP
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 H06W0303
arc: W3_H06W0203 N1_V01S0000

.tile CIB_R34C92:CIB_DSP
arc: E1_H02E0301 V02N0301
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 N1_V02S0701
arc: S3_V06S0003 H06E0003
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 N1_V01S0100

.tile CIB_R34C93:CIB_DSP
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N1_V01S0100
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0103
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0203 E3_H06W0203

.tile CIB_R34C94:CIB_DSP
arc: E1_H02E0001 V02S0001
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0201 S3_V06N0103
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 N1_V01S0100

.tile CIB_R34C95:CIB_DSP
arc: E1_H02E0301 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0101 E3_H06W0103

.tile CIB_R34C96:CIB_DSP
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 V02S0301

.tile CIB_R34C97:CIB_DSP
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0601 S1_V02N0601

.tile CIB_R34C98:CIB_DSP
arc: E1_H02E0101 V02N0101
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V01S0100 N3_V06S0303
arc: W3_H06W0003 E3_H06W0303

.tile CIB_R34C99:CIB_DSP
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H06E0303
arc: W3_H06W0203 E1_H02W0401

.tile CIB_R35C1:CIB_LR
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R37C125:CIB_LR
arc: H00L0000 V02N0001
arc: JA3 H02E0501
arc: JB3 H02E0301
arc: JCE1 H00L0000
arc: JCLK1 G_HPBX0500
arc: JLSR1 V00T0000
arc: N3_V06N0103 S3_V06N0003
arc: V00T0000 S1_V02N0601

.tile CIB_R37C1:CIB_LR
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R38C125:CIB_LR
arc: H00L0000 W1_H02E0001
arc: JA0 H02E0701
arc: JA3 V00B0000
arc: JB0 V02N0301
arc: JB3 V02N0301
arc: JCE0 H00L0000
arc: JCE1 H00L0000
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00T0000
arc: JLSR1 V00T0000
arc: N1_V02N0001 W1_H02E0001
arc: V00B0000 W1_H02E0601
arc: V00T0000 V02N0601

.tile CIB_R39C125:CIB_LR
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S1_V02N0301
arc: S3_V06S0303 H06E0303

.tile CIB_R40C125:CIB_LR
arc: H00R0000 S1_V02N0601
arc: JA0 V02N0701
arc: JA3 V00T0000
arc: JB0 S1_V02N0101
arc: JCE0 V02N0201
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0100
arc: JLSR1 V00B0000
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H06E0103
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 H02E0201
enum: CIB.JB3MUX 0

.tile CIB_R40C1:CIB_LR
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R41C125:CIB_LR
arc: H00L0100 W1_H02E0301
arc: JA0 S1_V02N0701
arc: JA3 W1_H02E0701
arc: JCE0 H00L0100
arc: JCE1 H00L0100
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 H02E0301
arc: JLSR1 H02E0301
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0701 H06E0203
arc: S3_V06S0303 H06E0303
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R41C1:CIB_LR
arc: E3_H06E0303 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R42C125:CIB_LR
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0601 S1_V02N0301
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H01E0001
arc: W1_H02W0701 V02N0701

.tile CIB_R43C125:CIB_LR
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R43C1:CIB_LR
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R44C125:CIB_LR
arc: H00L0000 W1_H02E0001
arc: H00L0100 W1_H02E0301
arc: JA0 H00L0000
arc: JCE0 H00L0100
arc: JCLK0 G_HPBX0500
arc: JLSR0 V00B0100
arc: N1_V02N0301 W1_H02E0301
arc: V00B0100 V02N0301
arc: W1_H02W0501 S1_V02N0501
enum: CIB.JB0MUX 0

.tile CIB_R45C125:CIB_LR
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 H06E0303
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H02E0701

.tile CIB_R46C100:CIB_EBR
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W3_H06W0103 V06N0103

.tile CIB_R46C101:CIB_EBR
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 W3_H06E0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0701 N3_V06S0203

.tile CIB_R46C102:CIB_EBR
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06E0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H01E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 S3_V06N0203

.tile CIB_R46C103:CIB_EBR
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0303 V06S0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0701 S3_V06N0203

.tile CIB_R46C104:CIB_EBR
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203
arc: V01S0000 N3_V06S0103

.tile CIB_R46C105:CIB_EBR
arc: E1_H01E0001 JF4
arc: E1_H01E0101 JF2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0501 JF7
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 JQ1
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00L0100 W1_H02E0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0701
arc: H01W0000 JF6
arc: H01W0100 JQ3
arc: JA0 S1_V02N0701
arc: JA1 V02S0701
arc: JA2 W1_H02E0501
arc: JA3 V02S0501
arc: JA5 W1_H02E0701
arc: JA7 W1_H02E0701
arc: JB0 V02N0301
arc: JB1 H02E0301
arc: JB2 H00L0000
arc: JB3 V02S0301
arc: JB4 H00R0000
arc: JB5 N1_V02S0501
arc: JB6 V00T0000
arc: JB7 V00B0000
arc: JC2 W1_H02E0401
arc: JC3 H02W0401
arc: JC4 V00B0100
arc: JC6 V00B0100
arc: JCLK0 G_HPBX0100
arc: JD0 V02N0001
arc: JD1 E1_H02W0201
arc: JD2 V00T0100
arc: JD3 S1_V02N0201
arc: JD4 H00L0100
arc: JD5 W1_H02E0001
arc: JD6 N1_V02S0601
arc: JD7 H00R0100
arc: N1_V01N0001 JQ7
arc: N1_V01N0101 JF3
arc: N1_V02N0001 JQ2
arc: N1_V02N0201 JF0
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 JQ6
arc: N1_V02N0701 JQ5
arc: N3_V06N0003 JQ0
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 JF5
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0701 N1_V02S0701
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R46C106:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 JQ3
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 JQ0
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 JQ5
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: H01W0100 JF6
arc: JA0 S1_V02N0701
arc: JA1 W1_H02E0501
arc: JA4 V00B0000
arc: JA5 V02S0301
arc: JA6 H02W0501
arc: JA7 E1_H02W0701
arc: JB0 N1_V02S0101
arc: JB1 V02N0101
arc: JB2 H00R0000
arc: JB3 H00R0100
arc: JB4 W1_H02E0101
arc: JB5 H02E0101
arc: JB7 H02W0101
arc: JC0 W1_H02E0601
arc: JC1 S1_V02N0401
arc: JC4 V00T0100
arc: JC5 V00T0000
arc: JC6 E1_H01E0101
arc: JC7 H02W0601
arc: JCLK0 G_HPBX0600
arc: JD0 H02E0201
arc: JD1 W1_H02E0201
arc: JD2 H02W0001
arc: JD3 W1_H02E0001
arc: JD4 H02E0001
arc: JD5 H00L0100
arc: JD6 V02N0401
arc: N1_V01N0001 JF7
arc: N1_V01N0101 JF2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 JQ1
arc: N1_V02N0201 JQ2
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 JQ4
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 JF1
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02S0701
arc: W1_H02W0201 JF0
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V01N0101
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE1MUX 1

.tile CIB_R46C107:CIB_EBR
arc: E1_H01E0001 JF1
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: JB1 S1_V02N0301
arc: JD0 H02E0201
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 JF0
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0601
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R46C108:CIB_EBR
arc: E1_H02E0101 W1_H02E0001
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0203 H01E0001
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0701 V02S0701
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R46C109:CIB_EBR
arc: E1_H02E0101 N3_V06S0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02W0201
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0701 S3_V06N0203
arc: W1_H02W0001 V06S0003
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V02N0701

.tile CIB_R46C110:CIB_EBR
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 N1_V02S0201

.tile CIB_R46C111:CIB_EBR
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0401 H02W0401
arc: S3_V06S0003 N3_V06S0303

.tile CIB_R46C112:CIB_EBR
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 N1_V01S0100
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 H02W0001
arc: S1_V02S0601 N1_V02S0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 N3_V06S0203

.tile CIB_R46C113:CIB_EBR
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0601 E1_H02W0301

.tile CIB_R46C114:CIB_EBR
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0601 N1_V02S0301

.tile CIB_R46C115:CIB_EBR
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003

.tile CIB_R46C116:CIB_EBR
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 E1_H02W0201
arc: W1_H02W0001 S1_V02N0001

.tile CIB_R46C117:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 V02S0501
arc: E3_H06E0303 V06S0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N1_V02S0201

.tile CIB_R46C118:CIB_EBR
arc: E1_H01E0001 JF6
arc: E1_H01E0101 JF4
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: H00L0100 V02N0301
arc: JB4 V02N0701
arc: JB5 H02W0101
arc: JB6 V02N0501
arc: JB7 V02S0701
arc: JD4 V00B0000
arc: JD5 H02E0201
arc: JD6 V01N0001
arc: JD7 H00L0100
arc: N1_V01N0001 JQ7
arc: N1_V01N0101 JF5
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 JQ5
arc: N1_V02N0601 JQ6
arc: N1_V02N0701 JF7
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 JQ4
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 E1_H02W0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 W3_H06E0303
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R46C119:CIB_EBR
arc: E1_H01E0001 JF2
arc: E1_H01E0101 JF3
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 JQ1
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 E1_H02W0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0501
arc: H01W0000 JF6
arc: H01W0100 JQ3
arc: JA0 H00L0100
arc: JA1 H00R0000
arc: JA2 N1_V02S0701
arc: JA3 H02W0701
arc: JA5 V00T0000
arc: JA7 W1_H02E0501
arc: JB0 S1_V02N0301
arc: JB1 V02N0301
arc: JB2 S1_V02N0101
arc: JB3 H02W0101
arc: JB4 H02W0301
arc: JB5 V02N0501
arc: JB6 S1_V02N0701
arc: JB7 W1_H02E0101
arc: JC2 H00R0100
arc: JC3 H00L0000
arc: JC4 V00T0000
arc: JC6 V00T0000
arc: JCLK0 G_HPBX0600
arc: JD0 S1_V02N0001
arc: JD1 H02E0001
arc: JD2 V00T0100
arc: JD3 H02W0001
arc: JD4 V02N0601
arc: JD5 H02W0201
arc: JD6 V00B0000
arc: JD7 N1_V02S0601
arc: N1_V01N0001 JQ7
arc: N1_V01N0101 JQ4
arc: N1_V02N0001 JF0
arc: N1_V02N0101 JF1
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 JQ6
arc: N1_V02N0501 JQ5
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 JF7
arc: N3_V06N0003 JQ0
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 JF5
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 H02E0401
arc: V00T0000 V02S0401
arc: V00T0100 V02N0701
arc: V01S0000 JF4
arc: W1_H02W0001 JQ2
arc: W1_H02W0101 V01N0101
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R46C120:CIB_EBR
arc: E1_H01E0001 JF0
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0701
arc: H01W0000 JQ1
arc: H01W0100 JF6
arc: JA0 H02W0501
arc: JA1 H00L0000
arc: JA2 W1_H02E0701
arc: JA3 V02S0701
arc: JA4 H02W0701
arc: JA5 H02E0501
arc: JB0 S1_V02N0101
arc: JB1 W1_H02E0101
arc: JB6 H02W0301
arc: JB7 S1_V02N0501
arc: JC0 H00L0100
arc: JC1 V02S0401
arc: JC2 H02W0401
arc: JC3 E1_H02W0401
arc: JC4 H02W0601
arc: JC5 V00T0100
arc: JCLK0 G_HPBX0200
arc: JD0 H02E0201
arc: JD1 S1_V02N0001
arc: JD2 V00B0100
arc: JD3 H00R0000
arc: JD4 H02W0201
arc: JD5 E1_H02W0001
arc: JD6 V01N0001
arc: JD7 H00R0100
arc: N1_V01N0001 JF5
arc: N1_V01N0101 JQ7
arc: N1_V02N0001 JQ0
arc: N1_V02N0101 JF1
arc: N1_V02N0201 JF2
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 JF7
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 JF3
arc: N3_V06N0203 JF4
arc: S1_V02S0401 JQ6
arc: V00B0100 N1_V02S0301
arc: V00T0100 V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E1_H01W0100
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JCE1MUX 1

.tile CIB_R46C121:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JQ5
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02S0601
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0501
arc: H01W0000 JQ3
arc: H01W0100 JQ0
arc: JA0 N1_V02S0701
arc: JA1 H02W0501
arc: JA2 W1_H02E0701
arc: JA3 V00T0000
arc: JA5 V00B0000
arc: JA7 V00T0100
arc: JB0 H00R0100
arc: JB1 N1_V02S0101
arc: JB2 H02W0101
arc: JB3 V02N0301
arc: JB4 V00B0100
arc: JB5 V02N0701
arc: JB6 H02E0301
arc: JB7 W1_H02E0101
arc: JC2 N1_V01S0100
arc: JC3 H00L0000
arc: JC4 V02S0001
arc: JC6 V02S0001
arc: JCLK0 G_HPBX0600
arc: JD0 H02E0201
arc: JD1 V02N0201
arc: JD2 V02N0001
arc: JD3 H00R0000
arc: JD4 V02N0601
arc: JD5 H02E0001
arc: JD6 V02N0401
arc: JD7 H00L0100
arc: N1_V01N0001 JQ6
arc: N1_V01N0101 JF6
arc: N1_V02N0001 JF2
arc: N1_V02N0101 JQ1
arc: N1_V02N0201 JQ2
arc: N1_V02N0301 JF3
arc: N1_V02N0401 JF4
arc: N1_V02N0501 JQ7
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 JF1
arc: N3_V06N0303 JF5
arc: S1_V02S0001 JF0
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 JQ4
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R46C122:CIB_EBR
arc: E1_H01E0001 JF3
arc: E1_H01E0101 JF6
arc: E1_H02E0201 S1_V02N0201
arc: H00R0000 W1_H02E0601
arc: H00R0100 W1_H02E0501
arc: H01W0000 JF2
arc: H01W0100 JQ2
arc: JA0 H02E0501
arc: JA1 N1_V02S0501
arc: JA4 V00T0000
arc: JA5 V02S0301
arc: JA6 W1_H02E0701
arc: JA7 N1_V01S0100
arc: JB0 V00B0000
arc: JB1 H02E0101
arc: JB2 W1_H02E0101
arc: JB3 H00R0100
arc: JB5 S1_V02N0501
arc: JB7 S1_V02N0701
arc: JC0 H02E0601
arc: JC1 H02W0601
arc: JC4 H02W0401
arc: JC5 V00B0100
arc: JC6 H02E0401
arc: JC7 E1_H02W0601
arc: JCLK0 G_HPBX0200
arc: JD0 V00T0100
arc: JD1 N1_V02S0001
arc: JD2 H02E0201
arc: JD3 H00R0000
arc: JD4 E1_H01W0100
arc: JD6 H02E0001
arc: N1_V01N0001 JQ1
arc: N1_V01N0101 JF5
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 JQ3
arc: N1_V02N0201 JF0
arc: N1_V02N0301 JF1
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 JF4
arc: N1_V02N0701 JF7
arc: S1_V02S0201 N1_V02S0201
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02W0501
arc: V00T0000 H02W0001
arc: V00T0100 N1_V02S0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0003 JQ0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1

.tile CIB_R46C123:CIB_EBR
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: W1_H02W0001 V02S0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N1_V01S0000

.tile CIB_R46C124:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E1_H02E0701 N3_V06S0203
arc: S1_V02S0701 N1_V02S0701
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 N1_V01S0100

.tile CIB_R46C125:CIB_LR_S
arc: JA0 V02N0701
arc: JA3 H02E0701
arc: JB3 H02E0101
arc: JCE0 V02N0201
arc: JCLK0 G_HPBX0500
arc: JLSR0 V00B0100
arc: N1_V02N0501 S1_V02N0401
arc: V00B0100 V02N0301
arc: W3_H06W0303 JQ5
enum: CIB.JB0MUX 0

.tile CIB_R46C1:CIB_LR_S
arc: N3_V06N0203 V01N0001

.tile CIB_R46C2:ECLK_L
arc: S1W2_JINCK S1W2_JPADDI

.tile CIB_R46C62:CIB_EBR
arc: E3_H06E0203 S3_V06N0203

.tile CIB_R46C68:CIB_EBR
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R46C73:CIB_EBR
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103

.tile CIB_R46C74:CIB_EBR
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303

.tile CIB_R46C75:CIB_EBR
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02W0301
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 H02W0601

.tile CIB_R46C76:CIB_EBR
arc: E1_H02E0601 N3_V06S0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: W1_H02W0301 V06N0003
arc: W1_H02W0601 V06S0303

.tile CIB_R46C77:CIB_EBR
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0601 N1_V02S0301

.tile CIB_R46C78:CIB_EBR
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 JQ0
arc: E3_H06E0103 JQ2
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02W0201
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: JA0 V01N0101
arc: JA1 N1_V02S0501
arc: JA2 V02N0701
arc: JA3 H02W0501
arc: JA6 V02N0301
arc: JA7 H00L0000
arc: JB1 H00R0100
arc: JB3 V02S0301
arc: JC0 H02W0401
arc: JC1 S1_V02N0601
arc: JC2 H02W0601
arc: JC3 V02N0601
arc: JC6 V02S0001
arc: JC7 V02N0201
arc: JCLK0 G_HPBX0600
arc: JD0 H00R0000
arc: JD2 V02S0201
arc: JLSR1 E1_H02W0501
arc: N1_V02N0101 JQ3
arc: N1_V02N0301 JQ1
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 W1_H02E0601
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R46C79:CIB_EBR
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: JA0 V01N0101
arc: JA1 H00L0000
arc: JA4 V02N0101
arc: JA5 H02W0701
arc: JA6 H02E0501
arc: JA7 V00T0100
arc: JC0 N1_V02S0401
arc: JC1 H02W0401
arc: JC4 E1_H02W0401
arc: JC5 V02N0001
arc: JC6 H02E0601
arc: JC7 V00T0000
arc: JCLK0 G_HPBX0200
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: V00T0000 V02N0401
arc: V00T0100 H02E0301
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V02S0601
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JCE2MUX 1
enum: CIB.JCE3MUX 1
enum: CIB.JCE1MUX 1

.tile CIB_R46C80:CIB_EBR
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V06S0203
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R46C81:CIB_EBR
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H02W0401
arc: W1_H02W0401 V06S0203

.tile CIB_R46C82:CIB_EBR
arc: E1_H01E0001 JF7
arc: E1_H01E0101 JF4
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V01N0001
arc: N1_V01N0001 JF5
arc: N1_V02N0401 JF6
arc: N3_V06N0303 S3_V06N0303
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0203 E3_H06W0203
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JLSR1MUX 0
enum: CIB.JCLK1MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1

.tile CIB_R46C83:CIB_EBR
arc: E1_H02E0301 V01N0101
arc: E3_H06E0103 V01N0101
arc: JA1 V02N0701
arc: JA3 H02W0501
arc: JA7 W1_H02E0701
arc: JC0 V02N0401
arc: JC2 W1_H02E0601
arc: JCLK0 G_HPBX0200
arc: N1_V01N0001 JF3
arc: N1_V01N0101 JF1
arc: N1_V02N0001 JF2
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 JF0
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W3_H06E0203
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JCE3MUX 1
enum: CIB.JCE2MUX 1
enum: CIB.JCE1MUX 1
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JC4MUX 0

.tile CIB_R46C84:CIB_EBR
arc: JC0 S1_V02N0601
arc: JC1 H02W0601
arc: JC2 V02N0601
arc: JC3 W1_H02E0601
arc: JC4 W1_H02E0401
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N1_V01S0100
arc: W1_H02W0501 W3_H06E0303
enum: CIB.JLSR1MUX 0
enum: CIB.JLSR0MUX 0
enum: CIB.JCE0MUX 1
enum: CIB.JB5MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JCLK0MUX 0
enum: CIB.JCE1MUX 1
enum: CIB.JA1MUX 0
enum: CIB.JA0MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R46C85:CIB_EBR
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0601 V02S0601

.tile CIB_R46C86:CIB_EBR
arc: E1_H02E0101 V06S0103
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V06N0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0501 H02W0501
arc: W1_H02W0301 V06S0003

.tile CIB_R46C87:CIB_EBR
arc: E3_H06E0103 V06N0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0103 N3_V06S0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 V06N0103
arc: W1_H02W0501 E1_H02W0501

.tile CIB_R46C88:CIB_EBR
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0203 E3_H06W0103

.tile CIB_R46C89:CIB_EBR
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N3_V06S0003
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 V01N0101
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 H06W0303
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 V01N0101
arc: W1_H02W0501 N1_V02S0501

.tile CIB_R46C90:CIB_EBR
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 V01N0101
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 V01N0101

.tile CIB_R46C91:CIB_EBR
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 V06N0203
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V01N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 V06S0103

.tile CIB_R46C92:CIB_EBR
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0303 N3_V06S0303

.tile CIB_R46C93:CIB_EBR
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 H02W0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303

.tile CIB_R46C94:CIB_EBR
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: W1_H02W0701 V06N0203
arc: W3_H06W0103 E3_H06W0103

.tile CIB_R46C95:CIB_EBR
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: V01S0100 N3_V06S0303

.tile CIB_R46C96:CIB_EBR
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V06N0303
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H01E0101
arc: W1_H02W0301 E1_H02W0201
arc: W3_H06W0103 E1_H02W0201

.tile CIB_R46C97:CIB_EBR
arc: E1_H02E0601 V02N0601
arc: E3_H06E0303 W1_H02E0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: V01S0000 S3_V06N0103

.tile CIB_R46C98:CIB_EBR
arc: E1_H02E0701 V01N0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H06E0303
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 H06E0303
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 V01N0001

.tile CIB_R46C99:CIB_EBR
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W3_H06W0303 S3_V06N0303

.tile CIB_R47C125:CIB_LR
arc: H00L0000 H02E0201
arc: JA0 H00L0000
arc: JA3 N1_V02S0701
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H01E0001
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0401 V02N0401
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R47C1:CIB_LR
arc: E3_H06E0303 S3_V06N0303
arc: N1_V01N0001 JF5
arc: N3_V06N0003 H06W0003
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 JQ5

.tile CIB_R48C125:CIB_LR
arc: N1_V02N0401 W3_H06E0203
arc: N3_V06N0103 H01E0101
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H01E0101
arc: W1_H02W0301 S1_V02N0301

.tile CIB_R49C125:CIB_LR
arc: JA0 N1_V02S0501
arc: JA3 V00B0000
arc: JB0 V00T0000
arc: JB3 N1_V02S0301
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N3_V06N0303 JF5
arc: S1_V02S0101 H06E0103
arc: S3_V06S0003 H01E0001
arc: V00B0000 N1_V02S0001
arc: V00T0000 N1_V02S0601
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0303 JQ5

.tile CIB_R49C1:CIB_LR
arc: E3_H06E0303 S3_V06N0303
arc: N3_V06N0003 H06W0003
arc: N3_V06N0303 JQ5
arc: S1_V02S0301 H06W0003

.tile CIB_R4C1:CIB_PLL0
arc: E3_H06E0103 JQ2
arc: H00L0000 V02N0201
arc: JA4 V00T0100
arc: JB1 H02W0301
arc: JB4 V02N0701
arc: JC2 H00L0000
arc: JC4 V00T0000
arc: JCLK0 S1_V02N0701
arc: JD2 V02N0201
arc: JD3 V02N0001
arc: JD4 E1_H02W0201
arc: JLSR0 V00B0000
arc: V00B0000 V02N0201
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02N0701
arc: PLLCSOUT_PLLREFCS CLK0_PLLREFCS

.tile CIB_R50C125:CIB_LR
arc: N1_V02N0301 H06E0003
arc: S3_V06S0203 N1_V02S0401
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 H01E0001
arc: W3_H06W0103 V06S0103

.tile CIB_R50C1:CIB_LR
arc: JA3 E1_H02W0501
arc: JCE1 S1_V02N0201
arc: JCLK1 G_HPBX0400
arc: JD7 S1_V02N0601
arc: JLSR1 H02W0501
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R51C125:CIB_LR
arc: N1_V02N0101 H06E0103
arc: N1_V02N0601 H06E0303
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0303 H01E0101

.tile CIB_R51C1:CIB_LR
arc: S1_V02S0601 N1_V02S0301

.tile CIB_R52C1:CIB_LR
arc: H00R0000 V02S0601
arc: JA0 H00R0000
arc: JA3 V00T0000
arc: JD7 V02N0601
arc: N1_V02N0201 V01N0001
arc: N1_V02N0601 H06W0303
arc: V00T0000 V02S0601
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R53C125:CIB_LR
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R53C1:CIB_LR
arc: E3_H06E0303 JF5
arc: H00R0000 N1_V02S0601
arc: JA0 H00R0000
arc: JB0 E1_H02W0301
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0303 JQ5
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R54C125:CIB_LR
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 V01N0001
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0701 W3_H06E0203

.tile CIB_R55C125:CIB_LR
arc: JA0 N1_V02S0501
arc: JA3 V02N0701
arc: JCE0 S1_V02N0201
arc: JCE1 S1_V02N0201
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: N1_V01N0001 N3_V06S0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 V02S0201
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R55C1:CIB_LR
arc: E3_H06E0303 JF5
arc: N3_V06N0303 JQ5
arc: S1_V02S0201 V01N0001
arc: S1_V02S0501 H06W0303

.tile CIB_R56C125:CIB_LR
arc: JA3 V00B0000
arc: JCE1 V02N0201
arc: JCLK1 G_HPBX0500
arc: JLSR1 V00B0100
arc: N1_V02N0701 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0301
enum: CIB.JB3MUX 0

.tile CIB_R56C1:CIB_LR
arc: JA0 V02S0501
arc: JA3 H02W0501
arc: JCE0 V02N0201
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0400
arc: JCLK1 G_HPBX0400
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: N1_V01N0001 N3_V06S0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0201
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R57C125:CIB_LR
arc: N1_V02N0201 S1_V02N0201
arc: S1_V02S0001 N1_V02S0001
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R57C1:CIB_LR
arc: N1_V02N0201 S1_V02N0201

.tile CIB_R58C103:CIB_DSP
arc: N3_V06N0003 S3_V06N0003

.tile CIB_R58C109:CIB_DSP
arc: N1_V02N0501 N3_V06S0303

.tile CIB_R58C114:CIB_DSP
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203

.tile CIB_R58C124:CIB_DSP
arc: E1_H02E0501 V06S0303
arc: S3_V06S0003 N3_V06S0003

.tile CIB_R58C125:CIB_LR_S
arc: JA0 S1_V02N0701
arc: JA3 H02E0501
arc: JCE0 V02N0201
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: V00B0000 V02S0001
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R58C1:CIB_LR_S
arc: JA0 H02W0501
arc: JA3 N1_V02S0501
arc: JCE0 V02N0201
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0400
arc: JCLK1 G_HPBX0400
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: V00B0000 N1_V02S0001
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R58C2:CIB_DSP
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0501 V06S0303

.tile CIB_R58C4:CIB_DSP
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R58C62:CIB_DSP
arc: N1_V02N0401 JQ4
arc: N1_V02N0501 JQ5
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JQ6

.tile CIB_R58C63:CIB_DSP
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: N1_V02N0001 JQ2
arc: N1_V02N0201 JQ0
arc: N1_V02N0601 JQ6
arc: N1_V02N0701 JQ7
arc: N3_V06N0003 JQ3
arc: N3_V06N0103 JQ1
arc: N3_V06N0203 JQ4
arc: N3_V06N0303 JQ5
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0

.tile CIB_R58C64:CIB_DSP
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0501 V06S0303
arc: JB6 H02W0301
arc: JB7 N1_V02S0501
arc: JD6 N1_V02S0401
arc: JD7 V02N0401
arc: N3_V06N0003 JQ0
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R58C65:CIB_DSP
arc: H00R0100 H02W0701
arc: JB0 H02W0101
arc: JB1 H02E0101
arc: JB2 H00R0100
arc: JB3 W1_H02E0101
arc: JD0 E1_H02W0001
arc: JD1 V02N0001
arc: JD2 H02E0001
arc: JD3 V02N0201
arc: JD4 W1_H02E0001
arc: JD5 V02S0401
arc: JLSR1 H02E0501
arc: S1_V02S0401 N1_V02S0101
arc: W1_H02W0301 V02N0301
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0

.tile CIB_R58C66:CIB_DSP
arc: H00R0100 W1_H02E0501
arc: JCE3 H00R0100
arc: JLSR0 W1_H02E0501
arc: JLSR1 W1_H02E0501
arc: W1_H02W0101 V01N0101
arc: W1_H02W0701 N1_V02S0701
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0
enum: CIB.JB2MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JB0MUX 0
enum: CIB.JD1MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD6MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JD0MUX 0

.tile CIB_R58C67:CIB_DSP
arc: W1_H02W0001 N1_V01S0000

.tile CIB_R58C73:CIB_DSP
arc: N1_V02N0401 JQ4
arc: N1_V02N0501 JQ5
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JQ6

.tile CIB_R58C74:CIB_DSP
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V02S0301
arc: N1_V02N0001 JQ2
arc: N1_V02N0101 JQ3
arc: N1_V02N0601 JQ4
arc: N1_V02N0701 JQ5
arc: N3_V06N0003 JQ0
arc: N3_V06N0103 JQ1
arc: N3_V06N0203 JQ7
arc: N3_V06N0303 JQ6
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JA2MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JA0MUX 0

.tile CIB_R58C75:CIB_DSP
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V02S0301
arc: JB6 E1_H02W0101
arc: JB7 H02E0301
arc: JD6 H02E0001
arc: JD7 E1_H02W0001
arc: N1_V02N0001 JQ0
arc: N3_V06N0103 JQ1
enum: CIB.JC1MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JC7MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JC5MUX 0

.tile CIB_R58C76:CIB_DSP
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0701 V02S0701
arc: H00R0100 N1_V02S0701
arc: JB0 H00R0100
arc: JB1 N1_V02S0301
arc: JB2 H02W0301
arc: JB3 H02E0301
arc: JB4 V02N0701
arc: JB5 H02E0101
arc: JB6 S1_V02N0501
arc: JB7 W1_H02E0101
arc: JD0 H02E0001
arc: JD1 S1_V02N0201
arc: JD2 N1_V02S0001
arc: JD3 E1_H02W0001
arc: JD4 W1_H02E0201
arc: JD5 V02N0601
arc: JD6 N1_V02S0601
arc: JD7 H02E0201
arc: JLSR1 V00B0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: V00B0100 V02S0101

.tile CIB_R58C77:CIB_DSP
arc: H00L0100 H02E0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: JB0 H00R0100
arc: JB1 H02E0101
arc: JB2 V02S0101
arc: JB3 N1_V02S0101
arc: JB5 N1_V02S0701
arc: JB7 V02S0501
arc: JCE3 H00L0100
arc: JD0 H02E0201
arc: JD1 V00T0100
arc: JD2 N1_V02S0201
arc: JD3 H00R0000
arc: JD4 V02S0401
arc: JD6 V02N0601
arc: JLSR0 H02E0301
arc: JLSR1 H02E0301
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V06S0003
enum: CIB.JA3MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JA1MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JD7MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R58C78:CIB_DSP
arc: W1_H02W0001 S1_V02N0001

.tile CIB_R58C79:CIB_DSP
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R58C82:CIB_DSP
arc: N1_V02N0001 N3_V06S0003
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R58C89:CIB_DSP
arc: N1_V02N0001 N3_V06S0003

.tile CIB_R59C125:CIB_LR
arc: N1_V02N0201 N3_V06S0103
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R59C1:CIB_LR
arc: N1_V02N0201 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R5C125:CIB_PLL1
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R5C1:CIB_PLL1
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0701 S1_V02N0701
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R60C125:CIB_LR
arc: N1_V02N0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R61C125:CIB_LR
arc: S3_V06S0103 N3_V06S0003

.tile CIB_R62C125:CIB_LR
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R62C1:CIB_LR
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R63C125:CIB_LR
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R65C125:CIB_LR
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R65C1:CIB_LR
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R66C125:CIB_LR
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R67C125:CIB_LR
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R68C125:CIB_LR
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R68C1:CIB_LR
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R69C125:CIB_LR
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R6C1:CIB_LR
arc: N1_V02N0701 S1_V02N0701

.tile CIB_R70C103:CIB_EBR
arc: N3_V06N0003 S3_V06N0303

.tile CIB_R70C124:CIB_EBR
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R70C2:CIB_EBR
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R70C4:CIB_EBR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R70C73:CIB_EBR
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R70C76:CIB_EBR
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R70C79:CIB_EBR
arc: N3_V06N0303 S3_V06N0303

.tile CIB_R70C82:CIB_EBR
arc: N3_V06N0103 S3_V06N0003

.tile CIB_R71C125:CIB_LR
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R71C1:CIB_LR
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R72C125:CIB_LR
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R73C125:CIB_LR
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R74C125:CIB_LR
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R74C1:CIB_LR
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R75C125:CIB_LR
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile CIB_R77C125:CIB_LR
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R77C1:CIB_LR
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R78C125:CIB_LR
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R79C125:CIB_LR
arc: S3_V06S0103 N3_V06S0103

.tile CIB_R7C1:CIB_LR
arc: N1_V02N0701 S3_V06N0203

.tile CIB_R80C125:CIB_LR
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile CIB_R80C1:CIB_LR
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R81C125:CIB_LR
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R82C103:CIB_EBR
arc: N3_V06N0303 W3_H06E0303

.tile CIB_R82C124:CIB_EBR
arc: S3_V06S0203 N3_V06S0103

.tile CIB_R82C13:CIB_EBR
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R82C19:CIB_EBR
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R82C1:CIB_LR_S
arc: E3_H06E0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301

.tile CIB_R82C25:CIB_EBR
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R82C2:CIB_EBR
arc: S3_V06S0303 N3_V06S0203

.tile CIB_R82C31:CIB_EBR
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R82C37:CIB_EBR
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R82C43:CIB_EBR
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R82C49:CIB_EBR
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R82C4:CIB_EBR
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R82C55:CIB_EBR
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R82C61:CIB_EBR
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R82C67:CIB_EBR
arc: E3_H06E0003 W3_H06E0003

.tile CIB_R82C73:CIB_EBR
arc: E3_H06E0003 W3_H06E0003
arc: N3_V06N0103 S3_V06N0103

.tile CIB_R82C76:CIB_EBR
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R82C79:CIB_EBR
arc: E3_H06E0103 W3_H06E0003
arc: N3_V06N0203 S3_V06N0203

.tile CIB_R82C7:CIB_EBR
arc: E3_H06E0003 W3_H06E0303

.tile CIB_R82C82:CIB_EBR
arc: N3_V06N0303 S3_V06N0203

.tile CIB_R82C85:CIB_EBR
arc: E3_H06E0103 W3_H06E0103

.tile CIB_R82C91:CIB_EBR
arc: E3_H06E0203 W3_H06E0103

.tile CIB_R82C97:CIB_EBR
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R83C125:CIB_LR
arc: H00R0100 V02N0701
arc: JA0 H02E0501
arc: JA3 V00T0000
arc: JB0 H02E0101
arc: JCE1 H00R0100
arc: JCLK1 G_HPBX0500
arc: JLSR1 V00B0100
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 S1_V02N0101
arc: V00T0000 W1_H02E0201
arc: V01S0100 N3_V06S0303
arc: W3_H06W0303 JF5
enum: CIB.JB3MUX 0

.tile CIB_R83C1:CIB_LR
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 V02S0601
arc: H00R0100 V02N0501
arc: JA0 H00R0000
arc: JA3 V00T0000
arc: JCE0 H00R0100
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0400
arc: JCLK1 G_HPBX0400
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H02W0701
arc: V00B0000 V02S0001
arc: V00T0000 E1_H02W0001
arc: V01S0100 N3_V06S0303
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R84C125:CIB_LR
arc: N1_V02N0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100

.tile CIB_R84C1:CIB_LR
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0101 E1_H02W0101
arc: S3_V06S0103 N1_V01S0100

.tile CIB_R85C125:CIB_LR
arc: H00R0100 N1_V02S0501
arc: JA0 S1_V02N0701
arc: JA3 N1_V02S0701
arc: JCE0 H00R0100
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: N1_V02N0101 N3_V06S0103
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0201
arc: V01S0000 N3_V06S0103
enum: CIB.JB0MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R85C1:CIB_LR
arc: E3_H06E0303 S3_V06N0303
arc: H00R0100 N1_V02S0501
arc: JA0 N1_V02S0701
arc: JA3 E1_H02W0701
arc: JCE0 H00R0100
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0400
arc: JCLK1 G_HPBX0400
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: S1_V02S0001 V01N0001
arc: S1_V02S0501 N1_V02S0501
arc: V00B0000 V02N0001
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R86C125:CIB_LR
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: JA0 H00R0000
arc: JA3 H02E0701
arc: JCE0 H00R0100
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0100
arc: JLSR1 V00B0100
arc: N1_V02N0201 N1_V01S0000
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0101
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R86C1:CIB_LR
arc: E3_H06E0303 S3_V06N0303
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0401
arc: H00R0100 V02S0501
arc: JA0 H00R0000
arc: JA3 H00L0100
arc: JCE0 H00R0100
arc: JCE1 H00R0100
arc: JCLK0 G_HPBX0400
arc: JCLK1 G_HPBX0400
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 V02S0001
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R87C125:CIB_LR
arc: N1_V02N0701 N3_V06S0203

.tile CIB_R88C125:CIB_LR
arc: JA0 N1_V02S0501
arc: JA3 V02N0701
arc: JB0 S1_V02N0301
arc: JB3 S1_V02N0301
arc: JCE0 S1_V02N0201
arc: JCE1 S1_V02N0201
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0100
arc: JLSR1 V00B0100
arc: V00B0100 V02N0101

.tile CIB_R88C1:CIB_LR
arc: JA0 N1_V02S0701
arc: JCE0 S1_V02N0201
arc: JCLK0 G_HPBX0400
arc: JLSR0 V00B0000
arc: N3_V06N0303 JQ5
arc: V00B0000 N1_V02S0001
enum: CIB.JB0MUX 0

.tile CIB_R89C125:CIB_LR
arc: JA0 W1_H02E0501
arc: JA3 H02E0501
arc: JB0 V02N0301
arc: JCE0 V02N0201
arc: JCE1 V02N0201
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0100
arc: JLSR1 V00B0100
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: V00B0100 S1_V02N0101
enum: CIB.JB3MUX 0

.tile CIB_R89C1:CIB_LR
arc: E3_H06E0303 JF5
arc: N3_V06N0303 JQ5

.tile CIB_R8C1:CIB_LR
arc: N1_V02N0701 S1_V02N0701

.tile CIB_R90C125:CIB_LR
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 W1_H02E0701

.tile CIB_R90C1:CIB_LR
arc: N1_V02N0201 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103

.tile CIB_R91C125:CIB_LR
arc: H00R0000 N1_V02S0601
arc: JA0 W1_H02E0701
arc: JA3 V02N0501
arc: JB0 V02S0301
arc: JB3 V02S0301
arc: JCE0 H00R0000
arc: JCE1 H00R0000
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: N1_V02N0101 N3_V06S0103
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0601 N3_V06S0303
arc: V00B0000 V02N0201
arc: V01S0000 N3_V06S0103

.tile CIB_R91C1:CIB_LR
arc: E3_H06E0303 JF5
arc: N3_V06N0303 JQ5

.tile CIB_R92C125:CIB_LR
arc: H00R0000 V02S0601
arc: JA0 H02E0501
arc: JA3 V00B0000
arc: JB0 N1_V02S0301
arc: JB3 N1_V02S0301
arc: JCE0 H00R0000
arc: JCE1 N1_V02S0201
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0100
arc: JLSR1 V00B0100
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 H02E0601
arc: V00B0100 V02S0101

.tile CIB_R92C1:CIB_LR
arc: E3_H06E0303 JF5
arc: N3_V06N0303 JQ5
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 H02W0501

.tile CIB_R93C125:CIB_LR
arc: S1_V02S0701 N1_V02S0601

.tile CIB_R94C10:CIB
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R94C123:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C124:CIB_PLL2
arc: E1_H02E0501 V06S0303

.tile CIB_R94C125:CIB_LR_S
arc: H00R0100 V02S0701
arc: JA0 N1_V02S0701
arc: JA3 H02E0501
arc: JB0 N1_V02S0301
arc: JCE0 H00R0100
arc: JCE1 N1_V02S0201
arc: JCLK0 G_HPBX0500
arc: JCLK1 G_HPBX0500
arc: JLSR0 V00B0000
arc: JLSR1 V00B0000
arc: V00B0000 N1_V02S0001
enum: CIB.JB3MUX 0

.tile CIB_R94C16:CIB
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R94C1:CIB_LR_S
arc: JA0 N1_V02S0501
arc: JA3 H02W0501
arc: JCE1 N1_V02S0201
arc: JCLK1 G_HPBX0400
arc: JLSR1 V00B0000
arc: V00B0000 N1_V02S0001
enum: CIB.JB3MUX 0
enum: CIB.JB0MUX 0

.tile CIB_R94C22:CIB
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R94C28:CIB
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203

.tile CIB_R94C2:CIB_PLL2
arc: W1_H02W0501 N3_V06S0303

.tile CIB_R94C34:CIB
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R94C3:CIB_PLL3
enum: CIB.JA3MUX 0
enum: CIB.JB3MUX 0

.tile CIB_R94C40:CIB
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R94C46:VCIB_DCU0
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C47:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C48:VCIB_DCUB
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C49:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C4:CIB
arc: E3_H06E0203 JF7
arc: E3_H06E0303 JQ5
arc: JA0 V02S0701
arc: JA4 V00T0100
arc: N1_V02N0601 JF6
arc: N3_V06N0103 JQ1
arc: N3_V06N0203 JF4
arc: N3_V06N0303 JF5
arc: V00T0100 N1_V02S0701
enum: CIB.JB0MUX 0

.tile CIB_R94C50:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C51:VCIB_DCUF
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C52:VCIB_DCU3
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C53:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C54:VCIB_DCUG
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C55:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C56:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C57:VCIB_DCU1
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile CIB_R94C58:CIB
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile CIB_R94C64:CIB
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203

.tile CIB_R94C6:CIB_EFB0
enum: CIB.JB3MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C70:CIB
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003

.tile CIB_R94C71:VCIB_DCU0
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C72:VCIB_DCUA
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C73:VCIB_DCUB
arc: N3_V06N0103 H06E0103
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C74:VCIB_DCUC
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C75:VCIB_DCUD
enum: CIB.JA1MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C76:VCIB_DCUF
arc: E3_H06E0203 W3_H06E0103
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
enum: CIB.JA1MUX 0
enum: CIB.JA3MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC2MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C77:VCIB_DCU3
enum: CIB.JA5MUX 0
enum: CIB.JA7MUX 0
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JC0MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC6MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C78:VCIB_DCU2
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C79:VCIB_DCUG
arc: N3_V06N0203 H06E0203
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C7:CIB_EFB1
enum: CIB.JA3MUX 0
enum: CIB.JA4MUX 0
enum: CIB.JA5MUX 0
enum: CIB.JA6MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB4MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB6MUX 0
enum: CIB.JC3MUX 0
enum: CIB.JC4MUX 0
enum: CIB.JC5MUX 0
enum: CIB.JD3MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD5MUX 0

.tile CIB_R94C80:VCIB_DCUH
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C81:VCIB_DCUI
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JB7MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0
enum: CIB.JD4MUX 0
enum: CIB.JD6MUX 0

.tile CIB_R94C82:VCIB_DCU1
arc: N3_V06N0203 W3_H06E0203
enum: CIB.JB1MUX 0
enum: CIB.JB3MUX 0
enum: CIB.JB5MUX 0
enum: CIB.JD0MUX 0
enum: CIB.JD2MUX 0

.tile MIB_R0C10:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C114:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C116:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C117:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C119:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C11:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C120:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C121:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C122:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C123:BANKREF1
enum: BANK.VCCIO 3V3

.tile MIB_R0C12:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C13:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C14:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C15:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C16:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C18:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C19:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C20:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C21:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C3:BANKREF0
enum: BANK.VCCIO 3V3

.tile MIB_R0C58:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C59:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C5:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C60:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C61:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C63:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C64:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C65:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C66:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C67:TMID_0
arc: G_TDCC0CLKI G_JULCPLL0CLKOP
arc: G_TDCC1CLKI G_JULCPLL0CLKOS2
arc: G_TDCC3CLKI G_JULCPLL0CLKOS
arc: G_TDCC4CLKI G_JULCPLL0CLKOS3

.tile MIB_R0C69:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C6:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C70:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C71:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C72:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C74:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C7:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C80:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R0C81:PIOT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R0C9:PIOT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R10C126:BANKREF2
enum: BANK.VCCIO 1V8

.tile MIB_R12C126:PICR1
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.PULLMODE NONE

.tile MIB_R13C126:PICR2
word: IOLOGICC.DELAY.DEL_VALUE 0000000
word: IOLOGICD.DELAY.DEL_VALUE 0000000
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOC.TRIMUX_TSREG IOLTO
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.TSREG.REGSET RESET
enum: IOLOGICC.TSREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.DATAMUX_OREG IOLDO

.tile MIB_R14C126:PICR0
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE BIDIR_LVCMOS18
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.TSREG.REGSET RESET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R15C126:PICR1_DQS0
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOB.BASE_TYPE BIDIR_LVCMOS18
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE

.tile MIB_R16C126:PICR2_DQS1
word: IOLOGICC.DELAY.DEL_VALUE 0000000
word: IOLOGICD.DELAY.DEL_VALUE 0000000
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOC.TRIMUX_TSREG IOLTO
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.TSREG.REGSET RESET
enum: IOLOGICC.TSREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.TSREG.REGSET RESET
enum: IOLOGICD.TSREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.DATAMUX_OREG IOLDO
enum: PIOD.TRIMUX_TSREG IOLTO

.tile MIB_R17C126:PICR0_DQS2
word: IOLOGICB.DELAY.DEL_VALUE 0000000
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.DATAMUX_OREG IOLDO
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG

.tile MIB_R18C126:PICR1_DQS3
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.PULLMODE NONE
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.PULLMODE NONE
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.PULLMODE NONE

.tile MIB_R19C126:PICR2
word: IOLOGICC.DELAY.DEL_VALUE 0000000
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO

.tile MIB_R1C10:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C114:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C116:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C117:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO

.tile MIB_R1C119:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C11:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C120:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO

.tile MIB_R1C121:PICT0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R1C122:PICT1
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO

.tile MIB_R1C12:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C13:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C14:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C15:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C16:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C18:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C19:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C20:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C21:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C58:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C59:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C5:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C60:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C61:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C63:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C64:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C65:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C66:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C69:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C6:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C70:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C71:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C72:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C74:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C7:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C80:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C81:PICT1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R1C9:PICT0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R20C126:PICR0
word: IOLOGICB.DELAY.DEL_VALUE 0000000
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R21C126:PICR1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.PULLMODE NONE
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.PULLMODE NONE
enum: PIOC.BASE_TYPE INPUT_LVCMOS18
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE UP

.tile MIB_R22C113:EBR_SPINE_UR2
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0100 G_HPRX0100
arc: G_VPTX0200 G_HPRX0200
arc: G_VPTX0400 G_HPRX0400
arc: G_VPTX0500 G_HPRX0500
arc: G_VPTX0600 G_HPRX0600

.tile MIB_R22C126:MIB_CIB_LR_A
enum: PIOC.BASE_TYPE INPUT_LVCMOS18

.tile MIB_R22C67:CMUX_UL_0
arc: G_DCS0CLK0 G_VPFN0000
arc: G_ULPCLK0 G_HPFE0100
arc: G_ULPCLK1 G_HPFE1000
arc: G_ULPCLK2 G_VPFS0300
arc: G_ULPCLK3 G_HPFE0000
arc: G_ULPCLK4 G_VPFS0000
arc: G_ULPCLK5 G_VPFS0400
arc: G_ULPCLK6 G_VPFS0100

.tile MIB_R22C68:CMUX_UR_0
arc: G_DCS0CLK1 G_VPFN0000
arc: G_URPCLK0 G_HPFE0100
arc: G_URPCLK1 G_HPFE1000
arc: G_URPCLK2 G_VPFS0300
arc: G_URPCLK3 G_HPFE0000
arc: G_URPCLK4 G_VPFS0000
arc: G_URPCLK5 G_VPFS0400
arc: G_URPCLK6 G_VPFS0100

.tile MIB_R22C77:EBR_SPINE_UR0
arc: G_VPTX0100 G_HPRX0100
arc: G_VPTX0200 G_HPRX0200
arc: G_VPTX0300 G_HPRX0300
arc: G_VPTX0600 G_HPRX0600

.tile MIB_R22C95:EBR_SPINE_UR1
arc: G_VPTX0100 G_HPRX0100
arc: G_VPTX0200 G_HPRX0200
arc: G_VPTX0600 G_HPRX0600

.tile MIB_R36C126:PICR1
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE

.tile MIB_R37C126:PICR2
word: IOLOGICD.DELAY.DEL_VALUE 0000000
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.DATAMUX_OREG IOLDO
enum: PIOD.TRIMUX_TSREG IOLTO
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.TSREG.REGSET RESET
enum: IOLOGICD.TSREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG

.tile MIB_R38C126:PICR0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOA.BASE_TYPE BIDIR_LVCMOS18
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.TSREG.REGSET RESET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.TSREG.REGSET RESET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE BIDIR_LVCMOS18
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO

.tile MIB_R39C126:PICR1_DQS0
enum: PIOA.BASE_TYPE BIDIR_LVCMOS18
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.PULLMODE NONE
enum: PIOB.BASE_TYPE BIDIR_LVCMOS18
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE

.tile MIB_R40C126:PICR2_DQS1
word: IOLOGICC.DELAY.DEL_VALUE 0000000
word: IOLOGICD.DELAY.DEL_VALUE 0000000
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOC.TRIMUX_TSREG IOLTO
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.TSREG.REGSET RESET
enum: IOLOGICC.TSREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.DATAMUX_OREG IOLDO

.tile MIB_R41C126:PICR0_DQS2
word: IOLOGICB.DELAY.DEL_VALUE 0000000
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.DATAMUX_OREG IOLDO
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG

.tile MIB_R42C126:PICR1_DQS3
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.PULLMODE NONE
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.PULLMODE NONE

.tile MIB_R44C126:PICR0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R45C126:PICR1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.PULLMODE NONE
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.PULLMODE NONE
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE UP

.tile MIB_R46C126:MIB_CIB_LR_A
word: IOLOGICC.DELAY.DEL_VALUE 0000000
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18

.tile MIB_R46C3:LMID_0
arc: G_LDCC0CLKI G_JLLQPCLKCIB0
arc: G_LDCC10CLKI G_JPCLKT60
arc: G_LDCC1CLKI G_JLLQPCLKCIB1

.tile MIB_R47C0:PICL0
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R47C126:PICR0
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18

.tile MIB_R48C0:PICL1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE UP

.tile MIB_R48C126:PICR1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE UP
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE UP

.tile MIB_R49C0:PICL2
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R49C126:PICR2
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18

.tile MIB_R4C0:PLL0_UL
arc: E1_CLKFB E1_CLKINTFB
arc: E1_REFCLK0 E1_JREFCLK0_0

.tile MIB_R50C0:PICL0
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO

.tile MIB_R51C0:PICL1_DQS0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4

.tile MIB_R52C0:PICL2_DQS1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R53C0:PICL0_DQS2
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33

.tile MIB_R54C0:PICL1_DQS3
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOA.BASE_TYPE BIDIR_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP

.tile MIB_R54C126:PICR1_DQS3
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.PULLMODE NONE
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.PULLMODE NONE

.tile MIB_R55C0:PICL2
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R55C126:PICR2
word: IOLOGICD.DELAY.DEL_VALUE 0000000
word: IOLOGICC.DELAY.DEL_VALUE 0000000
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.DATAMUX_OREG IOLDO

.tile MIB_R56C0:PICL0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R56C126:PICR0
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.DATAMUX_OREG IOLDO
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R57C0:PICL1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R57C126:PICR1
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.PULLMODE NONE
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.PULLMODE NONE
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.PULLMODE NONE

.tile MIB_R58C0:MIB_CIB_LR
word: IOLOGICC.DELAY.DEL_VALUE 0000000
word: IOLOGICD.DELAY.DEL_VALUE 0000000
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.DATAMUX_OREG IOLDO
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.DATAMUX_OREG IOLDO

.tile MIB_R58C126:MIB_CIB_LR_A
word: IOLOGICC.DELAY.DEL_VALUE 0000000
word: IOLOGICD.DELAY.DEL_VALUE 0000000
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.DATAMUX_OREG IOLDO
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG

.tile MIB_R70C113:EBR_SPINE_LR2
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0200 G_HPRX0200
arc: G_VPTX0500 G_HPRX0500
arc: G_VPTX0600 G_HPRX0600

.tile MIB_R70C12:EBR_SPINE_LL2
arc: G_VPTX0200 G_HPRX0200
arc: G_VPTX0400 G_HPRX0400

.tile MIB_R70C30:EBR_SPINE_LL1
arc: G_VPTX0200 G_HPRX0200
arc: G_VPTX0400 G_HPRX0400

.tile MIB_R70C57:EBR_SPINE_LL0
arc: G_VPTX0200 G_HPRX0200
arc: G_VPTX0400 G_HPRX0400

.tile MIB_R70C67:CMUX_LL_0
arc: G_DCS1CLK0 G_VPFN0000
arc: G_LLPCLK0 G_HPFE0100
arc: G_LLPCLK1 G_HPFE1000
arc: G_LLPCLK2 G_VPFS0300
arc: G_LLPCLK3 G_HPFE0000
arc: G_LLPCLK4 G_VPFS0000
arc: G_LLPCLK5 G_VPFS0400
arc: G_LLPCLK6 G_VPFS0100

.tile MIB_R70C68:CMUX_LR_0
arc: G_DCS1CLK1 G_VPFN0000
arc: G_LRPCLK0 G_HPFE0100
arc: G_LRPCLK1 G_HPFE1000
arc: G_LRPCLK2 G_VPFS0300
arc: G_LRPCLK3 G_HPFE0000
arc: G_LRPCLK4 G_VPFS0000
arc: G_LRPCLK5 G_VPFS0400
arc: G_LRPCLK6 G_VPFS0100

.tile MIB_R70C77:EBR_SPINE_LR0
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0200 G_HPRX0200
arc: G_VPTX0400 G_HPRX0400
arc: G_VPTX0600 G_HPRX0600

.tile MIB_R70C95:EBR_SPINE_LR1
arc: G_VPTX0000 G_HPRX0000
arc: G_VPTX0100 G_HPRX0100
arc: G_VPTX0600 G_HPRX0600

.tile MIB_R83C0:PICL0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R83C126:PICR0
arc: JDIA JPADDIA_PIO
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOA.BASE_TYPE BIDIR_LVCMOS18
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.DATAMUX_OREG IOLDO

.tile MIB_R84C0:PICL1
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4

.tile MIB_R84C126:PICR1
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.PULLMODE NONE
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.PULLMODE NONE
enum: PIOA.BASE_TYPE BIDIR_LVCMOS18
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE UP
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.PULLMODE NONE

.tile MIB_R85C0:PICL2
word: IOLOGICD.DELAY.DEL_VALUE 0000000
word: IOLOGICC.DELAY.DEL_VALUE 0000000
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.DATAMUX_OREG IOLDO
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.DATAMUX_OREG IOLDO
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG

.tile MIB_R85C126:PICR2
word: IOLOGICD.DELAY.DEL_VALUE 0000000
word: IOLOGICC.DELAY.DEL_VALUE 0000000
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.DATAMUX_OREG IOLDO

.tile MIB_R86C0:PICL0
word: IOLOGICB.DELAY.DEL_VALUE 0000000
word: IOLOGICA.DELAY.DEL_VALUE 0000000
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.DATAMUX_OREG IOLDO
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG

.tile MIB_R86C126:PICR0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.DATAMUX_OREG IOLDO
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.DATAMUX_OREG IOLDO

.tile MIB_R87C0:PICL1_DQS0
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE NONE
enum: PIOC.DRIVE 4
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOB.PULLMODE NONE
enum: PIOB.DRIVE 4
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: PIOA.DRIVE 4

.tile MIB_R87C126:PICR1_DQS0
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.PULLMODE UP
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOA.PULLMODE NONE
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE

.tile MIB_R88C0:PICL2_DQS1
word: IOLOGICC.DELAY.DEL_VALUE 0000000
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG

.tile MIB_R88C126:PICR2_DQS1
word: IOLOGICD.DELAY.DEL_VALUE 0000000
word: IOLOGICC.DELAY.DEL_VALUE 0000000
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.DATAMUX_OREG IOLDO
enum: PIOD.TRIMUX_TSREG IOLTO
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.TSREG.REGSET RESET
enum: IOLOGICD.TSREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.TSREG.REGSET RESET
enum: IOLOGICC.TSREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOC.TRIMUX_TSREG IOLTO

.tile MIB_R89C0:PICL0_DQS2
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R89C126:PICR0_DQS2
word: IOLOGICA.DELAY.DEL_VALUE 0000000
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.TSREG.REGSET RESET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOA.BASE_TYPE BIDIR_LVCMOS18
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO

.tile MIB_R90C0:PICL1_DQS3
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOD.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE

.tile MIB_R90C126:PICR1_DQS3
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOB.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOB.PULLMODE NONE
enum: PIOA.BASE_TYPE BIDIR_LVCMOS18
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.HYSTERESIS ON
enum: PIOD.PULLMODE NONE

.tile MIB_R91C0:PICL2
enum: PIOC.BASE_TYPE INPUT_LVCMOS33
enum: PIOD.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R91C126:PICR2
word: IOLOGICC.DELAY.DEL_VALUE 0000000
word: IOLOGICD.DELAY.DEL_VALUE 0000000
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOC.TRIMUX_TSREG IOLTO
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.TSREG.REGSET RESET
enum: IOLOGICC.TSREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.TSREG.REGSET RESET
enum: IOLOGICD.TSREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: PIOD.BASE_TYPE BIDIR_LVCMOS18
enum: PIOD.DATAMUX_OREG IOLDO
enum: PIOD.TRIMUX_TSREG IOLTO

.tile MIB_R92C0:PICL0
arc: JDIA JPADDIA_PIO
arc: JDIB JPADDIB_PIO
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33

.tile MIB_R92C126:PICR0
word: IOLOGICA.DELAY.DEL_VALUE 0000000
word: IOLOGICB.DELAY.DEL_VALUE 0000000
enum: PIOA.BASE_TYPE BIDIR_LVCMOS18
enum: PIOA.DATAMUX_OREG IOLDO
enum: PIOA.TRIMUX_TSREG IOLTO
enum: PIOB.BASE_TYPE BIDIR_LVCMOS18
enum: PIOB.DATAMUX_OREG IOLDO
enum: PIOB.TRIMUX_TSREG IOLTO
enum: IOLOGICA.OUTREG.REGSET RESET
enum: IOLOGICA.OUTREG.OUTREGMODE FF
enum: IOLOGICA.SRMODE LSR_OVER_CE
enum: IOLOGICA.TSREG.REGSET RESET
enum: IOLOGICA.TSREG.OUTREGMODE FF
enum: IOLOGICA.CEMUX CE
enum: IOLOGICA.CEOMUX CEMUX
enum: IOLOGICA.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICA.MTDDRX.REGSET RESET
enum: IOLOGICA.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICA.IOLTOMUX NONE
enum: IOLOGICA.MTDDRX.MODE NONE
enum: IOLOGICA.MODDRX.MODE NONE
enum: IOLOGICA.MIDDRX.MODE NONE
enum: IOLOGICA.ODDRXN.MODE NONE
enum: IOLOGICA.IDDRXN.MODE NONE
enum: IOLOGICA.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICA.DELAY.OUTDEL DISABLED
enum: IOLOGICA.LSRMUX LSR
enum: IOLOGICA.LSROMUX LSRMUX
enum: IOLOGICA.LSRIMUX 0
enum: IOLOGICA.CLKOMUX CLK
enum: IOLOGICA.CLKIMUX CLK
enum: IOLOGICA.GSR ENABLED
enum: IOLOGICA.MODE IREG_OREG
enum: IOLOGICB.OUTREG.REGSET RESET
enum: IOLOGICB.OUTREG.OUTREGMODE FF
enum: IOLOGICB.SRMODE LSR_OVER_CE
enum: IOLOGICB.TSREG.REGSET RESET
enum: IOLOGICB.TSREG.OUTREGMODE FF
enum: IOLOGICB.CEMUX CE
enum: IOLOGICB.CEOMUX CEMUX
enum: IOLOGICB.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICB.MTDDRX.REGSET RESET
enum: IOLOGICB.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICB.IOLTOMUX NONE
enum: IOLOGICB.MTDDRX.MODE NONE
enum: IOLOGICB.MODDRX.MODE NONE
enum: IOLOGICB.MIDDRX.MODE NONE
enum: IOLOGICB.ODDRXN.MODE NONE
enum: IOLOGICB.IDDRXN.MODE NONE
enum: IOLOGICB.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICB.DELAY.OUTDEL DISABLED
enum: IOLOGICB.LSRMUX LSR
enum: IOLOGICB.LSROMUX LSRMUX
enum: IOLOGICB.LSRIMUX 0
enum: IOLOGICB.CLKOMUX CLK
enum: IOLOGICB.CLKIMUX CLK
enum: IOLOGICB.GSR ENABLED
enum: IOLOGICB.MODE IREG_OREG

.tile MIB_R93C0:PICL1
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.PULLMODE NONE
enum: PIOD.DRIVE 4
enum: PIOA.BASE_TYPE INPUT_LVCMOS33
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOC.PULLMODE UP

.tile MIB_R93C126:PICR1
enum: PIOA.BASE_TYPE BIDIR_LVCMOS18
enum: PIOA.HYSTERESIS ON
enum: PIOA.PULLMODE NONE
enum: PIOB.BASE_TYPE BIDIR_LVCMOS18
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.HYSTERESIS ON
enum: PIOC.PULLMODE NONE
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.PULLMODE NONE

.tile MIB_R94C0:MIB_CIB_LR
word: IOLOGICD.DELAY.DEL_VALUE 0000000
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOD.DATAMUX_OREG IOLDO
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: PIOC.BASE_TYPE OUTPUT_LVCMOS33

.tile MIB_R94C126:MIB_CIB_LR_A
word: IOLOGICC.DELAY.DEL_VALUE 0000000
word: IOLOGICD.DELAY.DEL_VALUE 0000000
enum: PIOC.BASE_TYPE BIDIR_LVCMOS18
enum: PIOC.DATAMUX_OREG IOLDO
enum: PIOC.TRIMUX_TSREG IOLTO
enum: IOLOGICC.OUTREG.REGSET RESET
enum: IOLOGICC.OUTREG.OUTREGMODE FF
enum: IOLOGICC.SRMODE LSR_OVER_CE
enum: IOLOGICC.TSREG.REGSET RESET
enum: IOLOGICC.TSREG.OUTREGMODE FF
enum: IOLOGICC.CEMUX CE
enum: IOLOGICC.CEOMUX CEMUX
enum: IOLOGICC.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICC.MTDDRX.REGSET RESET
enum: IOLOGICC.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICC.IOLTOMUX NONE
enum: IOLOGICC.MTDDRX.MODE NONE
enum: IOLOGICC.MODDRX.MODE NONE
enum: IOLOGICC.MIDDRX.MODE NONE
enum: IOLOGICC.ODDRXN.MODE NONE
enum: IOLOGICC.IDDRXN.MODE NONE
enum: IOLOGICC.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICC.DELAY.OUTDEL DISABLED
enum: IOLOGICC.LSRMUX LSR
enum: IOLOGICC.LSROMUX LSRMUX
enum: IOLOGICC.LSRIMUX 0
enum: IOLOGICC.CLKOMUX CLK
enum: IOLOGICC.CLKIMUX CLK
enum: IOLOGICC.GSR ENABLED
enum: IOLOGICC.MODE IREG_OREG
enum: IOLOGICD.SRMODE LSR_OVER_CE
enum: IOLOGICD.OUTREG.REGSET RESET
enum: IOLOGICD.OUTREG.OUTREGMODE FF
enum: IOLOGICD.CEMUX CE
enum: IOLOGICD.CEOMUX CEMUX
enum: IOLOGICD.MIDDRX_MODDRX.WRCLKMUX NONE
enum: IOLOGICD.MTDDRX.REGSET RESET
enum: IOLOGICD.MTDDRX.DQSW_INVERT DISABLED
enum: IOLOGICD.IOLTOMUX NONE
enum: IOLOGICD.MTDDRX.MODE NONE
enum: IOLOGICD.MODDRX.MODE NONE
enum: IOLOGICD.MIDDRX.MODE NONE
enum: IOLOGICD.ODDRXN.MODE NONE
enum: IOLOGICD.IDDRXN.MODE NONE
enum: IOLOGICD.DELAY.WAIT_FOR_EDGE DISABLED
enum: IOLOGICD.DELAY.OUTDEL DISABLED
enum: IOLOGICD.LSRMUX LSR
enum: IOLOGICD.LSROMUX LSRMUX
enum: IOLOGICD.LSRIMUX 0
enum: IOLOGICD.CLKOMUX CLK
enum: IOLOGICD.CLKIMUX CLK
enum: IOLOGICD.GSR ENABLED
enum: IOLOGICD.MODE IREG_OREG
enum: PIOD.BASE_TYPE OUTPUT_LVCMOS18
enum: PIOD.DATAMUX_OREG IOLDO

.tile MIB_R95C101:PICB0
unknown: F0B1

.tile MIB_R95C102:PICB1
unknown: F0B1

.tile MIB_R95C103:PICB0
unknown: F0B1

.tile MIB_R95C104:PICB1
unknown: F0B1

.tile MIB_R95C105:PICB0
unknown: F0B1

.tile MIB_R95C106:PICB1
unknown: F0B1

.tile MIB_R95C107:PICB0
unknown: F0B1

.tile MIB_R95C108:PICB1
unknown: F0B1

.tile MIB_R95C110:PICB0
unknown: F0B1

.tile MIB_R95C111:PICB1
unknown: F0B1

.tile MIB_R95C112:PICB0
unknown: F0B1

.tile MIB_R95C113:PICB1
unknown: F0B1

.tile MIB_R95C114:PICB0
unknown: F0B1

.tile MIB_R95C115:PICB1
unknown: F0B1

.tile MIB_R95C116:PICB0
unknown: F0B1

.tile MIB_R95C117:PICB1
unknown: F0B1

.tile MIB_R95C119:PICB0
unknown: F0B1

.tile MIB_R95C120:PICB1
unknown: F0B1

.tile MIB_R95C121:PICB0
unknown: F0B1

.tile MIB_R95C122:PICB1
unknown: F0B1

.tile MIB_R95C125:BANKREF3
enum: BANK.VCCIO 1V8

.tile MIB_R95C1:BANKREF6
enum: BANK.VCCIO 3V3

.tile MIB_R95C3:BANKREF8
enum: BANK.VCCIO 3V3

.tile MIB_R95C4:EFB0_PICB0
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.BASE_TYPE OUTPUT_LVCMOS33
enum: PIOA.PULLMODE NONE
enum: JTAG.ER1 ENABLED
enum: JTAG.ER2 ENABLED
enum: SYSCONFIG.SLAVE_PARALLEL_PORT DISABLE
enum: SYSCONFIG.SLAVE_SPI_PORT DISABLE
unknown: F54B1
unknown: F56B1
unknown: F82B1
unknown: F94B1

.tile MIB_R95C5:EFB1_PICB1
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.BASE_TYPE INPUT_LVCMOS33
enum: PIOB.HYSTERESIS ON
enum: PIOB.PULLMODE NONE
enum: SYSCONFIG.MASTER_SPI_PORT ENABLE

.tile MIB_R95C6:EFB2_PICB0
enum: SYSCONFIG.SLAVE_SPI_PORT DISABLE

.tile MIB_R95C96:PICB0
unknown: F0B1

.tile MIB_R95C97:PICB1
unknown: F0B1

.tile MIB_R95C98:PICB0
unknown: F0B1

.tile MIB_R95C99:PICB1
unknown: F0B1

.tile R11C123:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R11C3:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R11C70:PLC2
arc: N1_V02N0601 E3_H06W0303

.tile R11C71:PLC2
arc: N1_V02N0001 S3_V06N0003

.tile R11C76:PLC2
arc: D6 H02W0201
arc: F6 F6_SLICE
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R11C77:PLC2
arc: W1_H02W0201 S1_V02N0201

.tile R11C89:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R12C124:PLC2
arc: V01S0100 S3_V06N0303

.tile R12C2:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R13C115:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R13C118:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R13C11:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R13C123:PLC2
arc: E1_H02E0701 V06N0203

.tile R13C124:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0501 V06N0303

.tile R13C16:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R13C4:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R13C61:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R13C64:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R13C76:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R13C77:PLC2
arc: N1_V02N0201 S3_V06N0103

.tile R14C115:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R14C118:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R14C121:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile R14C124:PLC2
arc: E1_H02E0101 S1_V02N0101

.tile R15C115:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile R15C118:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203

.tile R15C121:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R15C36:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R15C81:PLC2
arc: N3_V06N0203 S1_V02N0701

.tile R16C123:PLC2
arc: E1_H02E0101 V06N0103
arc: N3_V06N0203 S3_V06N0103

.tile R16C124:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: N1_V02N0101 S1_V02N0101
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0701 S3_V06N0203

.tile R17C123:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103

.tile R17C124:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02S0701

.tile R17C3:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R17C71:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R17C78:PLC2
arc: E1_H02E0001 S1_V02N0001

.tile R17C80:PLC2
arc: D4 W1_H02E0001
arc: E1_H01E0101 F4
arc: F4 F4_SLICE
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R17C81:PLC2
arc: N1_V02N0701 H01E0101

.tile R17C89:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R18C124:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203

.tile R18C2:PLC2
arc: D6 V02N0601
arc: F6 F6_SLICE
arc: N3_V06N0303 F6
word: SLICED.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R18C80:PLC2
arc: S1_V02S0601 S3_V06N0303

.tile R19C115:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R19C118:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R19C11:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R19C123:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: N3_V06N0103 S3_V06N0103

.tile R19C124:PLC2
arc: N1_V02N0501 S1_V02N0401

.tile R19C16:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R19C2:PLC2
arc: N1_V02N0601 H02E0601

.tile R19C4:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R19C61:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R19C64:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R19C76:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R19C77:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R19C78:PLC2
arc: N1_V02N0001 S1_V02N0501

.tile R20C115:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R20C118:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R20C121:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103

.tile R20C123:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 S3_V06N0203

.tile R20C124:PLC2
arc: E1_H02E0501 V02N0501

.tile R20C77:PLC2
arc: E1_H02E0501 S3_V06N0303

.tile R20C78:PLC2
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0501 H02E0501

.tile R20C79:PLC2
arc: E1_H02E0601 S3_V06N0303

.tile R20C80:PLC2
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 N1_V02S0601

.tile R20C81:PLC2
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0601 W1_H02E0601

.tile R20C82:PLC2
arc: V01S0100 S3_V06N0303

.tile R20C83:PLC2
arc: S1_V02S0401 S3_V06N0203

.tile R21C100:PLC2
arc: V01S0100 S3_V06N0303

.tile R21C103:PLC2
arc: S1_V02S0701 S3_V06N0203
arc: V01S0000 S3_V06N0103

.tile R21C107:PLC2
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0701 S3_V06N0203

.tile R21C108:PLC2
arc: S1_V02S0001 S3_V06N0003

.tile R21C110:PLC2
arc: S1_V02S0601 S3_V06N0303
arc: V01S0100 S3_V06N0303

.tile R21C111:PLC2
arc: E1_H02E0701 S3_V06N0203
arc: S1_V02S0401 S3_V06N0203
arc: V01S0000 S3_V06N0103

.tile R21C113:PLC2
arc: S1_V02S0701 W1_H02E0701

.tile R21C114:PLC2
arc: S1_V02S0401 S3_V06N0203

.tile R21C115:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303

.tile R21C118:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103

.tile R21C121:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile R21C124:PLC2
arc: N1_V02N0501 S3_V06N0303
arc: V00B0000 V02N0001
arc: CLK0 G_HPBX0500
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: N1_V02N0401 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C36:PLC2
arc: N3_V06N0303 H06W0303

.tile R21C39:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R21C45:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R21C51:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R21C57:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R21C63:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R21C69:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R21C71:PLC2
arc: S1_V02S0601 S3_V06N0303

.tile R21C72:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 S3_V06N0303
arc: V01S0000 S3_V06N0103

.tile R21C73:PLC2
arc: E1_H02E0501 S3_V06N0303
arc: S1_V02S0301 H02E0301
arc: V01S0100 S3_V06N0303

.tile R21C75:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 S3_V06N0303
arc: H00L0100 H02W0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0501 W1_H02E0501
arc: V00B0000 S1_V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: LSR0 V00B0000
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: W3_H06W0303 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C76:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: S1_V02S0501 H02E0501
arc: W1_H02W0101 S3_V06N0103

.tile R21C77:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003

.tile R21C78:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: H00L0000 S1_V02N0001
arc: H00R0100 S1_V02N0501
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 H02E0601
arc: V01S0000 S3_V06N0103
arc: W3_H06W0003 S3_V06N0003
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: LSR0 H02E0301
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V02N0501 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C79:PLC2
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0203 H06W0203
arc: V01S0100 S3_V06N0303

.tile R21C80:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 S3_V06N0203

.tile R21C81:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 S3_V06N0203
arc: V01S0000 S3_V06N0103

.tile R21C82:PLC2
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 V01N0101
arc: V01S0100 S3_V06N0303
arc: W3_H06W0203 V01N0001
arc: B0 S1_V02N0301
arc: C0 N1_V01S0100
arc: CE0 H02E0101
arc: CLK0 G_HPBX0300
arc: D0 H02W0201
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
word: SLICEA.K0.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R21C83:PLC2
arc: S3_V06S0303 H01E0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0601 V02N0601

.tile R21C97:PLC2
arc: S1_V02S0201 S3_V06N0103
arc: V01S0000 S3_V06N0103

.tile R23C100:PLC2
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06E0203
arc: W1_H02W0301 S1_V02N0301

.tile R23C101:PLC2
arc: N1_V02N0501 W3_H06E0303

.tile R23C102:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W3_H06E0303

.tile R23C103:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H01E0001

.tile R23C104:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0601 W3_H06E0303

.tile R23C105:PLC2
arc: W1_H02W0301 S1_V02N0301

.tile R23C106:PLC2
arc: E1_H02E0301 V06N0003

.tile R23C107:PLC2
arc: N1_V02N0301 H02E0301
arc: S1_V02S0301 S3_V06N0003

.tile R23C108:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101

.tile R23C109:PLC2
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 S3_V06N0203

.tile R23C110:PLC2
arc: N1_V02N0401 S3_V06N0203

.tile R23C111:PLC2
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0301

.tile R23C112:PLC2
arc: E3_H06E0203 V06N0203
arc: N1_V02N0201 H06E0103
arc: N1_V02N0701 S3_V06N0203

.tile R23C113:PLC2
arc: N1_V02N0401 S3_V06N0203
arc: V01S0000 S3_V06N0103

.tile R23C114:PLC2
arc: N1_V02N0401 S1_V02N0101

.tile R23C115:PLC2
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 H06E0203

.tile R23C121:PLC2
arc: A0 F5
arc: A5 H02W0501
arc: B0 V02N0101
arc: B5 V02N0501
arc: C0 V02N0401
arc: C5 V01N0101
arc: D0 S1_V02N0001
arc: D5 V01N0001
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F5 F5_SLICE
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000000000010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R23C122:PLC2
arc: S1_V02S0401 H01E0001
arc: W1_H02W0501 V01N0101

.tile R23C123:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R23C3:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R23C70:PLC2
arc: N1_V02N0601 S1_V02N0601

.tile R23C71:PLC2
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 S3_V06N0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 E3_H06W0003

.tile R23C72:PLC2
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 S3_V06N0303
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H02W0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 S3_V06N0303

.tile R23C73:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 V06N0203
arc: H00R0100 V02S0701
arc: N1_V02N0101 S3_V06N0103
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 S3_V06N0203
arc: A1 S1_V02N0701
arc: A6 V02S0301
arc: B7 S1_V02N0501
arc: C1 V02S0401
arc: C6 S1_V02N0001
arc: C7 V02S0001
arc: D1 N1_V01S0000
arc: D6 H00R0100
arc: D7 V02S0601
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
word: SLICED.K1.INIT 1111001111000000
word: SLICED.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111010110100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R23C74:PLC2
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H02E0701

.tile R23C75:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 S3_V06N0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 S1_V02N0601
arc: V00B0100 S1_V02N0301
arc: V00T0100 S1_V02N0701
arc: CLK0 G_HPBX0600
arc: LSR0 V00T0100
arc: M0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C76:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103

.tile R23C77:PLC2
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 S3_V06N0303
arc: B0 H01W0100
arc: C0 V02N0401
arc: CLK0 G_HPBX0300
arc: D0 S1_V02N0001
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 Q0
arc: V01S0100 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0011110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C78:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 V02S0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 N1_V02S0301
arc: W1_H02W0101 S3_V06N0103
arc: A0 H02E0701
arc: B0 W1_H02E0301
arc: C4 V00T0000
arc: CE0 V02N0201
arc: CLK0 G_HPBX0300
arc: D0 H00R0000
arc: D4 S1_V02N0401
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: V00T0000 Q0
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1101110110001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C79:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 S1_V02N0001
arc: V00T0100 V02S0701
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A2 W1_H02E0701
arc: A4 V00T0000
arc: B1 S1_V02N0301
arc: C0 E1_H02W0401
arc: C2 S1_V02N0401
arc: C3 H00L0000
arc: C4 V02N0201
arc: C7 V02N0201
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0300
arc: D0 V02S0001
arc: D1 E1_H02W0001
arc: D2 V00T0100
arc: D3 V02N0201
arc: D7 H01W0000
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F3
arc: S3_V06S0103 Q2
arc: V00T0000 Q0
word: SLICEC.K0.INIT 1010000010100000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1101110110001000
word: SLICEB.K0.INIT 1111010110100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C80:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 H01E0001
arc: E1_H02E0701 V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 S3_V06N0103
arc: S3_V06S0203 N1_V02S0401
arc: V00B0100 V02S0301
arc: V00T0100 V02S0501
arc: W1_H02W0601 S3_V06N0303
arc: A0 H02W0701
arc: A1 W1_H02E0701
arc: A3 V02N0701
arc: A4 N1_V01N0101
arc: B2 V02N0101
arc: B4 H02W0301
arc: B5 H02W0301
arc: B6 H02W0301
arc: B7 H02W0301
arc: C0 S1_V02N0401
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C7 V00T0000
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0300
arc: D0 V00T0100
arc: D1 N1_V01S0000
arc: D2 V00B0100
arc: D3 V02S0201
arc: D5 H01W0000
arc: D6 H00L0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F5
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q3
arc: H01W0100 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q2
arc: N1_V02N0501 F7
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V00T0000 Q0
word: SLICED.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1100000011000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1000100010001000
word: SLICEA.K1.INIT 1010111110100000
word: SLICEA.K0.INIT 1111010110100000
word: SLICEB.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 1100111111000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C81:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: V00B0100 V02N0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: C2 E1_H01W0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 Q0
arc: D2 V00B0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 Q0
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R23C82:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 V01N0101
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06E0303
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: W1_H02W0301 S1_V02N0301
arc: A2 S1_V02N0701
arc: A6 E1_H01W0000
arc: A7 H00L0000
arc: B0 S1_V02N0101
arc: B1 V00T0000
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 N1_V01S0100
arc: C3 V02N0401
arc: C4 N1_V02S0201
arc: C5 V00T0100
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0300
arc: D0 N1_V01S0000
arc: D1 V02S0001
arc: D2 V02N0001
arc: D3 H02W0001
arc: D4 V02N0401
arc: D5 V02N0401
arc: D6 V02N0401
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0501 F7
arc: S1_V02S0001 Q2
arc: V00T0100 Q1
arc: V01S0100 Q1
word: SLICED.K1.INIT 1010101000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 1100111111000000
word: SLICEB.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1100111111000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C83:PLC2
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: V00T0000 S1_V02N0601
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V02N0601
arc: B0 E1_H01W0100
arc: B1 V00T0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 V02S0001
arc: D1 N1_V01S0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q1
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0101 Q1
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C84:PLC2
arc: H00L0000 S1_V02N0201
arc: H00R0000 V02N0601
arc: N1_V02N0301 H06E0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: V00T0000 S1_V02N0601
arc: W3_H06W0003 S3_V06N0003
arc: CE0 H00R0000
arc: CLK0 G_HPBX0300
arc: E1_H01E0101 Q1
arc: H01W0100 Q1
arc: LSR1 V00T0000
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C85:PLC2
arc: S3_V06S0103 H01E0101

.tile R23C89:PLC2
arc: E1_H02E0701 N3_V06S0203

.tile R23C91:PLC2
arc: S1_V02S0701 W1_H02E0701

.tile R23C94:PLC2
arc: E1_H02E0201 S1_V02N0201

.tile R23C95:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: B0 V00T0000
arc: B6 V00B0000
arc: C0 S1_V02N0401
arc: C6 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D6 S1_V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 Q6
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1100111111000000
word: SLICED.K0.INIT 1100110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C96:PLC2
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 H01E0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S3_V06N0203
arc: V00B0000 H02E0401
arc: A2 E1_H02W0501
arc: B0 V02N0301
arc: B3 Q3
arc: B6 V02N0701
arc: C0 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C6 Q6
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D2 Q2
arc: D3 W1_H02E0201
arc: D6 V00B0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0001 F2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F6
arc: N1_V02N0001 F2
arc: V01S0100 F6
word: SLICEB.K0.INIT 1111101000001010
word: SLICEA.K0.INIT 1111110000001100
word: SLICED.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1100111111000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C97:PLC2
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 E1_H01W0100
arc: W1_H02W0201 V06N0103
arc: B6 V00B0000
arc: C6 W1_H02E0401
arc: CLK0 G_HPBX0600
arc: D6 S1_V02N0401
arc: E1_H01E0101 F6
arc: F6 F6_SLICE
arc: MUXCLK3 CLK0
arc: N1_V02N0601 F6
arc: V00B0000 Q6
word: SLICED.K0.INIT 1100111111000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C98:PLC2
arc: E3_H06E0303 H01E0101
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06E0303
arc: V01S0100 S3_V06N0303
arc: W1_H02W0501 S1_V02N0501
arc: A2 V00T0000
arc: C2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D2 V01S0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: F2 F2_SLICE
arc: H01W0100 F2
arc: MUXCLK1 CLK0
arc: V00T0000 Q2
arc: V01S0000 F2
word: SLICEB.K0.INIT 1010101011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R23C99:PLC2
arc: E3_H06E0003 H01E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 H01E0101

.tile R24C100:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 H06W0203

.tile R24C101:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601
arc: W3_H06W0003 S3_V06N0003

.tile R24C102:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601

.tile R24C103:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 W3_H06E0203
arc: S1_V02S0201 H06W0103
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R24C104:PLC2
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0601 H06W0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 S3_V06N0203

.tile R24C105:PLC2
arc: S1_V02S0601 E3_H06W0303

.tile R24C106:PLC2
arc: N1_V02N0401 S1_V02N0101
arc: W3_H06W0103 E3_H06W0003

.tile R24C107:PLC2
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N1_V02S0701
arc: W3_H06W0303 E1_H02W0501

.tile R24C108:PLC2
arc: N1_V02N0201 S3_V06N0103

.tile R24C109:PLC2
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0401

.tile R24C110:PLC2
arc: E3_H06E0103 V06N0103
arc: N1_V02N0301 E1_H02W0301

.tile R24C111:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0701 V06N0203
arc: N1_V02N0201 S3_V06N0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 S3_V06N0303
arc: W1_H02W0401 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303

.tile R24C112:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0203 S3_V06N0203
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0601 S3_V06N0303
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0003 S3_V06N0003

.tile R24C113:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0601 N1_V01S0000

.tile R24C114:PLC2
arc: N1_V02N0301 W1_H02E0301
arc: S1_V02S0601 S3_V06N0303

.tile R24C115:PLC2
arc: N1_V02N0401 W1_H02E0401
arc: S1_V02S0401 H06E0203

.tile R24C119:PLC2
arc: V01S0100 S3_V06N0303

.tile R24C121:PLC2
arc: N1_V02N0501 E1_H01W0100
arc: A5 Q5
arc: A7 Q7
arc: B0 V02N0101
arc: B2 V01N0001
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0000
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q7
arc: N1_V02N0101 Q3
arc: N1_V02N0401 Q4
arc: V00B0000 Q6
arc: V01S0000 Q5
word: SLICED.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C122:PLC2
arc: E1_H02E0301 V01N0101
arc: S1_V02S0301 E1_H01W0100
arc: V00T0100 V02N0501
arc: W1_H02W0501 V01N0101
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q1
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q7
arc: S1_V02S0701 Q5
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0100 Q4
word: SLICED.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEA.K0.INIT 0011001100111100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C123:PLC2
arc: B0 V00T0000
arc: B1 Q1
arc: CLK0 G_HPBX0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q1
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0000 Q0
arc: V01S0000 Q0
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0011001100111100
word: SLICEA.K0.INIT 0011001100111100
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C124:PLC2
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R24C70:PLC2
arc: N1_V02N0301 S1_V02N0301

.tile R24C71:PLC2
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 E1_H02W0401

.tile R24C72:PLC2
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0701 S1_V02N0701

.tile R24C73:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 V06N0203
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S1_V02N0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 S3_V06N0203

.tile R24C74:PLC2
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 H02E0401

.tile R24C75:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 W1_H02E0701
arc: V00B0000 V02N0201
arc: V00T0000 H02W0201
arc: C4 Q4
arc: CLK0 G_HPBX0600
arc: D4 V00B0000
arc: E1_H02E0401 F4
arc: F4 F4_SLICE
arc: LSR1 E1_H02W0501
arc: M4 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: V01S0100 Q4
word: SLICEC.K0.INIT 1111000011111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R24C76:PLC2
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0501 E1_H02W0501
arc: V00B0000 H02E0401
arc: W1_H02W0501 S1_V02N0501
arc: A0 V02S0501
arc: B0 S1_V02N0301
arc: C0 N1_V01N0001
arc: C5 V02N0201
arc: CLK0 G_HPBX0300
arc: D0 Q0
arc: D5 V01N0001
arc: E1_H01E0101 F5
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1111111110000000
word: SLICEC.K1.INIT 0000111100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R24C77:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 V02N0501
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0701
arc: W1_H02W0501 V02N0501
arc: A0 H00L0000
arc: B0 S1_V02N0301
arc: C0 N1_V01S0100
arc: CLK0 G_HPBX0300
arc: D0 H01E0101
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1110101010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R24C78:PLC2
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0303 V06N0303
arc: B3 V02N0101
arc: CLK0 G_HPBX0600
arc: D3 V01S0100
arc: E1_H01E0101 F3
arc: F3 F3_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M3 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q0
arc: V00T0100 Q3
arc: V01S0100 Q3
word: SLICEB.K1.INIT 1111111100110011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C79:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0501 V02N0501
arc: H00R0100 V02N0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0201 N1_V02S0201
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 S3_V06N0303
arc: CE2 H00R0100
arc: CLK0 G_HPBX0300
arc: M4 V00T0000
arc: MUXCLK2 CLK0
arc: S1_V02S0601 Q4
arc: W1_H02W0401 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C80:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 S1_V02N0501
arc: H00R0100 H02E0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601
arc: V00T0000 V02N0601
arc: W1_H02W0201 V01N0001
arc: A3 S1_V02N0701
arc: B0 V02N0301
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 S1_V02N0001
arc: C6 H02W0601
arc: CE2 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 H02W0201
arc: D1 V02S0201
arc: D2 V02S0001
arc: D4 H02W0201
arc: D6 S1_V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F1
arc: M4 V00T0000
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F0
arc: N3_V06N0303 F6
arc: W1_H02W0401 Q4
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1010000010100000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1100110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C81:PLC2
arc: E1_H02E0101 V02N0101
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S3_V06N0203
arc: B1 E1_H02W0101
arc: C1 N1_V02S0401
arc: C4 S1_V02N0201
arc: CE0 V02N0201
arc: CLK0 G_HPBX0300
arc: D1 H02E0201
arc: D4 H01W0000
arc: E1_H01E0001 F4
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q1
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 Q1
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1100110011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C82:PLC2
arc: E1_H02E0301 V02N0301
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V01S0100
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0301
arc: V00T0100 S1_V02N0701
arc: W1_H02W0301 V02N0301
arc: A0 S1_V02N0701
arc: A1 V02N0501
arc: A2 S1_V02N0701
arc: A3 S1_V02N0501
arc: B4 V01S0000
arc: B5 H00L0000
arc: C0 N1_V02S0601
arc: C1 N1_V02S0401
arc: C2 S1_V02N0401
arc: C3 V02N0401
arc: C6 V00T0000
arc: C7 S1_V02N0201
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0300
arc: D0 S1_V02N0001
arc: D1 V00T0100
arc: D2 V00B0100
arc: D3 N1_V02S0201
arc: D4 E1_H02W0201
arc: D5 E1_H02W0201
arc: D6 E1_H02W0201
arc: D7 H00L0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F5
arc: N1_V02N0501 F7
arc: S1_V02S0101 Q1
arc: S1_V02S0301 Q3
arc: V00T0000 Q0
arc: V01S0000 Q3
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1010101011110000
word: SLICEB.K0.INIT 1111010110100000
word: SLICEA.K0.INIT 1111101001010000
word: SLICEB.K1.INIT 1111010110100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C83:PLC2
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 S3_V06N0303
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 S1_V02N0101
arc: W1_H02W0101 V01N0101
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0100
arc: B0 V02S0101
arc: C0 V02N0401
arc: CE0 H00R0100
arc: CE1 V02N0201
arc: CLK0 G_HPBX0300
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: H00L0100 Q3
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M3 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1010000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C84:PLC2
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0201 W1_H02E0201
arc: V00B0100 V02S0301
arc: W1_H02W0201 S1_V02N0201
arc: B0 H02W0101
arc: B1 V02S0101
arc: C0 H02E0601
arc: C3 E1_H01W0000
arc: CLK0 G_HPBX0300
arc: D1 S1_V02N0001
arc: D3 F0
arc: E1_H01E0101 F1
arc: E1_H02E0201 Q0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: H01W0100 F0
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0003 F0
arc: V00T0100 F3
word: SLICEA.K1.INIT 1100110000000000
word: SLICEB.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 0011111100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1

.tile R24C85:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 H01E0101
arc: W1_H02W0101 S3_V06N0103
arc: CLK0 G_HPBX0600
arc: H01W0000 Q3
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M3 H02E0201
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: V00T0100 Q3
arc: V01S0000 Q6
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C86:PLC2
arc: V00B0100 H02W0501
arc: B2 V01N0001
arc: CLK0 G_HPBX0300
arc: D2 H02E0201
arc: F2 F2_SLICE
arc: LSR1 V00T0000
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S1_V02S0401 Q6
arc: V00T0000 F2
word: SLICEB.K0.INIT 1100110011111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1

.tile R24C87:PLC2
arc: S3_V06S0003 H06E0003
arc: W1_H02W0501 V06N0303

.tile R24C90:PLC2
arc: E1_H02E0601 S3_V06N0303
arc: V01S0100 S3_V06N0303

.tile R24C91:PLC2
arc: H00R0000 H02E0601
arc: V00T0100 V02S0701
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R24C92:PLC2
arc: E3_H06E0003 S3_V06N0003

.tile R24C93:PLC2
arc: E3_H06E0203 S3_V06N0203

.tile R24C95:PLC2
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 S1_V02N0301

.tile R24C96:PLC2
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H06E0203
arc: A0 S1_V02N0701
arc: C0 V02N0401
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: E1_H01E0001 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1111101001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R24C97:PLC2
arc: E3_H06E0203 H01E0001
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 E3_H06W0103
arc: W1_H02W0601 E3_H06W0303

.tile R24C98:PLC2
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601

.tile R24C99:PLC2
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 S1_V02N0201

.tile R25C100:PLC2
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0701 H06W0203
arc: S1_V02S0601 H02E0601

.tile R25C101:PLC2
arc: V01S0000 S3_V06N0103

.tile R25C102:PLC2
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0601 S3_V06N0303

.tile R25C103:PLC2
arc: W3_H06W0203 S3_V06N0203

.tile R25C104:PLC2
arc: N1_V02N0001 S3_V06N0003
arc: S1_V02S0601 H06W0303
arc: W3_H06W0203 S3_V06N0203

.tile R25C105:PLC2
arc: N1_V02N0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 H06W0303

.tile R25C107:PLC2
arc: S1_V02S0601 N1_V02S0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W3_H06W0303 E1_H01W0100

.tile R25C108:PLC2
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: W3_H06W0303 S3_V06N0303

.tile R25C109:PLC2
arc: S1_V02S0601 N1_V01S0000

.tile R25C110:PLC2
arc: V01S0000 S3_V06N0103

.tile R25C111:PLC2
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 H06W0203

.tile R25C112:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: S1_V02S0101 N1_V01S0100

.tile R25C113:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H02W0601

.tile R25C114:PLC2
arc: N1_V02N0101 H06E0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0303

.tile R25C115:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 W1_H02E0301

.tile R25C117:PLC2
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 H06W0203

.tile R25C118:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 S3_V06N0103
arc: V01S0000 S3_V06N0103

.tile R25C119:PLC2
arc: E1_H02E0501 N1_V01S0100

.tile R25C11:PLC2
arc: N3_V06N0103 E3_H06W0103

.tile R25C120:PLC2
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 S3_V06N0303
arc: CLK0 G_HPBX0600
arc: E1_H02E0101 Q3
arc: LSR0 H02E0501
arc: M3 E1_H02W0201
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: V01S0100 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C121:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: N1_V02N0101 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C122:PLC2
arc: A3 V02S0701
arc: A4 F7
arc: A7 V02S0301
arc: B3 V02S0101
arc: B4 F3
arc: B6 W1_H02E0101
arc: B7 V02S0501
arc: C0 F4
arc: C3 N1_V01S0100
arc: C4 H02E0601
arc: C5 F4
arc: C7 H02W0601
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: D3 V02S0001
arc: D4 N1_V02S0401
arc: D5 V02N0401
arc: D6 V02N0401
arc: D7 V02S0401
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F5
arc: N1_V02N0501 F5
arc: V00B0000 F6
arc: W1_H02W0201 Q0
arc: W1_H02W0501 F5
word: SLICED.K0.INIT 1111111111001100
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000100000000000
word: SLICEC.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R25C123:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0601 N1_V01S0000

.tile R25C16:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R25C17:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R25C23:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R25C29:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R25C35:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R25C41:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R25C47:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R25C4:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R25C53:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R25C59:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R25C61:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R25C64:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R25C65:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R25C70:PLC2
arc: N1_V02N0601 S3_V06N0303

.tile R25C71:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R25C72:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003

.tile R25C73:PLC2
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0501 H06W0303

.tile R25C74:PLC2
arc: S3_V06S0103 E3_H06W0103

.tile R25C75:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0303 S3_V06N0303
arc: D5 H02W0201
arc: E1_H02E0501 F5
arc: F5 F5_SLICE
arc: N1_V02N0701 F5
arc: S1_V02S0501 F5
arc: S3_V06S0303 F5
word: SLICEC.K1.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R25C76:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: H00L0000 H02W0001
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 H02W0001
arc: W1_H02W0201 S3_V06N0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A5 H02W0701
arc: B0 H02W0101
arc: B5 V01S0000
arc: C0 V02N0601
arc: C5 V00T0000
arc: CLK0 G_HPBX0300
arc: D0 V02N0201
arc: D5 H02W0201
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N3_V06N0003 Q0
arc: S1_V02S0501 F5
arc: V01S0000 Q0
word: SLICEC.K1.INIT 1011101010101010
word: SLICEA.K0.INIT 1100110010001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C77:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 W1_H02E0201
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0001 E1_H01W0000
arc: V00B0000 N1_V02S0001
arc: W1_H02W0001 N1_V02S0001
arc: A0 F5
arc: A2 V00B0000
arc: A3 V00T0000
arc: A7 Q7
arc: B0 V01N0001
arc: B2 H00R0100
arc: B4 F3
arc: B7 V00T0000
arc: C0 V02N0401
arc: C2 N1_V01N0001
arc: C5 N1_V02S0001
arc: C7 N1_V02S0001
arc: CE2 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 F2
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 V00B0000
arc: D5 H01W0000
arc: D7 H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0501 F5
arc: E1_H02E0701 Q5
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 Q7
arc: LSR1 W1_H02E0501
arc: M5 H00L0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q5
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q0
arc: S1_V02S0501 Q7
arc: S1_V02S0701 F5
arc: S3_V06S0203 F7
arc: V00T0000 Q0
arc: V01S0000 Q5
arc: V01S0100 Q7
arc: W1_H02W0101 F3
arc: W1_H02W0201 Q0
arc: W1_H02W0701 Q7
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 1010101010101110
word: SLICEB.K0.INIT 1111000011101111
word: SLICEA.K0.INIT 0000001011111111
word: SLICEB.K1.INIT 0000000001010101
word: SLICEC.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0011001111111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1

.tile R25C78:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 H01E0101
arc: E3_H06E0203 H01E0001
arc: H00R0100 V02N0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0701 H01E0101
arc: V00T0000 H02E0001
arc: B0 V02N0301
arc: B2 V02N0301
arc: C0 V02N0401
arc: C2 H00L0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 H02E0201
arc: D2 S1_V02N0201
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: S3_V06S0203 Q7
arc: V01S0000 Q7
word: SLICEB.K0.INIT 1111001111000000
word: SLICEA.K0.INIT 1111110000110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R25C79:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0303 V01N0101
arc: H00L0100 V02N0101
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0501 S3_V06N0303
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02S0601
arc: W1_H02W0101 S3_V06N0103
arc: W3_H06W0103 E1_H01W0100
arc: A0 W1_H02E0701
arc: A6 W1_H02E0501
arc: B0 V02N0101
arc: B6 S1_V02N0701
arc: C1 H02E0401
arc: C6 H02E0401
arc: CE0 E1_H02W0101
arc: CE1 H00L0100
arc: CLK0 G_HPBX0300
arc: D0 V02S0201
arc: D1 V01S0100
arc: D6 S1_V02N0401
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0000
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F1
arc: N3_V06N0303 F6
arc: S3_V06S0003 Q0
arc: V01S0000 Q2
arc: V01S0100 Q0
word: SLICEA.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1011101110001000
word: SLICED.K0.INIT 1100010111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C80:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E3_H06E0003 H01E0001
arc: H00L0000 V02N0201
arc: H00R0000 V02S0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02E0401
arc: N3_V06N0103 V01N0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H06E0203
arc: A0 W1_H02E0501
arc: A1 S1_V02N0701
arc: A6 W1_H02E0701
arc: B2 V01N0001
arc: B7 V01S0000
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0100
arc: C4 V00T0000
arc: C5 S1_V02N0201
arc: C6 V02N0201
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0300
arc: D0 H02E0201
arc: D1 E1_H02W0201
arc: D2 H00R0000
arc: D3 H02W0201
arc: D4 H02W0201
arc: D5 H02W0201
arc: D6 W1_H02E0001
arc: D7 H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F6
arc: H01W0100 Q0
arc: LSR1 E1_H02W0301
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F6
arc: N1_V02N0501 F7
arc: N1_V02N0601 Q6
arc: N1_V02N0701 F5
arc: N3_V06N0003 F3
arc: N3_V06N0203 F4
arc: S1_V02S0601 F6
arc: S3_V06S0103 Q1
arc: S3_V06S0303 F6
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: V01S0100 F6
arc: W3_H06W0103 Q2
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEA.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 1100111111000000
word: SLICEA.K0.INIT 1010111110100000
word: SLICED.K0.INIT 1010101000001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C81:PLC2
arc: E1_H02E0101 H01E0101
arc: H00L0100 W1_H02E0101
arc: H00R0000 W1_H02E0601
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H01E0101
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02N0201
arc: A0 H00L0100
arc: B0 V02S0101
arc: C0 E1_H02W0401
arc: CE0 H02E0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0300
arc: D0 V00B0100
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: V00B0100 Q7
word: SLICEA.K0.INIT 1110010001000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C82:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N1_V02S0001
arc: V00B0100 S1_V02N0301
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02S0401
arc: A0 V02N0501
arc: A2 V02N0701
arc: B0 V02S0301
arc: C0 H02W0401
arc: C2 H02W0601
arc: C4 V00T0000
arc: CE0 E1_H02W0101
arc: CE1 H02E0101
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0300
arc: D0 V01S0100
arc: D2 H02W0001
arc: D4 E1_H02W0201
arc: E1_H01E0101 F4
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR1 V00B0100
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: S1_V02S0201 Q2
arc: V00T0000 Q2
arc: V01S0100 Q5
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1110010001000100
word: SLICEB.K0.INIT 1111010110100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C83:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: H00R0000 S1_V02N0601
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: V00B0100 S1_V02N0301
arc: V00T0100 H02W0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 S1_V02N0401
arc: B0 E1_H01W0100
arc: B1 S1_V02N0301
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0300
arc: D0 V02N0201
arc: D1 H02E0201
arc: E1_H01E0001 Q1
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q3
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M2 V00T0100
arc: M3 E1_H02W0201
arc: M4 V00B0100
arc: M5 H02W0001
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q5
arc: N1_V02N0601 Q4
arc: S1_V02S0201 Q0
arc: S1_V02S0601 Q6
arc: V01S0000 Q5
arc: V01S0100 Q3
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1100111111000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R25C84:PLC2
arc: N1_V02N0601 H02E0601
arc: S1_V02S0101 W1_H02E0101
arc: S3_V06S0003 H06W0003
arc: V00B0100 V02N0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 H01E0001
arc: B0 V01N0001
arc: B1 H02E0101
arc: B2 V02N0301
arc: B3 V02N0301
arc: C0 V02N0401
arc: C1 H02W0401
arc: C2 N1_V01N0001
arc: C3 H00L0100
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0300
arc: D0 V00B0100
arc: D1 H02E0001
arc: D2 H02E0201
arc: D3 S1_V02N0201
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q0
arc: LSR1 H02E0501
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V02N0201 Q2
arc: S1_V02S0201 Q2
arc: V00T0100 Q1
arc: V01S0100 Q6
arc: W1_H02W0301 Q3
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1111001111000000
word: SLICEA.K1.INIT 1100111111000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R25C85:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V02N0401

.tile R25C86:PLC2
arc: H00R0000 V02S0401
arc: CLK0 G_HPBX0600
arc: E1_H02E0201 Q2
arc: LSR0 E1_H02W0301
arc: M2 V00T0100
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q3
arc: V00T0100 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C87:PLC2
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 H02E0201
arc: V00B0100 V02N0101
arc: V01S0000 S3_V06N0103
arc: A1 H00L0100
arc: A3 H00L0100
arc: B3 V01N0001
arc: C0 N1_V01N0001
arc: C1 H00L0000
arc: C3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D3 W1_H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q3
arc: H01W0100 F2
arc: M2 V00B0100
arc: M3 H01W0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q1
arc: S1_V02S0001 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1100110011001110
word: SLICEA.K1.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R25C88:PLC2
arc: S1_V02S0401 S3_V06N0203
arc: W1_H02W0301 V01N0101

.tile R25C90:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 N1_V01S0100
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H06E0203

.tile R25C91:PLC2
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 V02S0001
arc: V00T0100 N1_V02S0701
arc: A0 S1_V02N0501
arc: A2 V00B0000
arc: A5 Q5
arc: B3 Q3
arc: B4 H00R0000
arc: B6 H02E0301
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: S3_V06S0303 F6
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R25C92:PLC2
arc: E3_H06E0303 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H02W0101
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R25C93:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 W3_H06E0203
arc: W1_H02W0101 S1_V02N0101

.tile R25C94:PLC2
arc: N1_V02N0201 S3_V06N0103

.tile R25C95:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S1_V02N0401

.tile R25C96:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 H06E0303

.tile R25C97:PLC2
arc: N1_V02N0401 S3_V06N0203

.tile R25C98:PLC2
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E3_H06W0203
arc: V01S0000 S3_V06N0103

.tile R25C99:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: N1_V02N0001 S3_V06N0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 W3_H06E0303

.tile R26C100:PLC2
arc: H00L0100 V02N0301
arc: H00R0000 S1_V02N0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: S3_V06S0203 E3_H06W0203
arc: W1_H02W0701 S1_V02N0701
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02E0501
arc: B0 H02E0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 H02E0301
arc: C0 V02N0401
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H02E0401
arc: C5 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 V02N0201
arc: D1 H00R0000
arc: D2 V02N0201
arc: D3 H00R0000
arc: D4 V02S0601
arc: F0 F0_SLICE
arc: LSR1 H02W0301
arc: V01S0000 F0
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW

.tile R26C101:PLC2
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0301 S3_V06N0003
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0103 E3_H06W0103

.tile R26C102:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 W3_H06E0103
arc: H00R0100 V02N0501
arc: N1_V02N0301 S3_V06N0003
arc: S1_V02S0601 H02E0601
arc: A0 E1_H02W0701
arc: A4 E1_H01W0000
arc: A5 E1_H01W0000
arc: A7 E1_H01W0000
arc: B0 E1_H01W0100
arc: B4 V00B0100
arc: B5 V00B0100
arc: B6 S1_V02N0501
arc: B7 V00B0100
arc: C0 V02N0601
arc: C4 S1_V02N0001
arc: C5 S1_V02N0001
arc: C7 E1_H02W0601
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D6 V01N0001
arc: D7 V02N0401
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M4 H02W0401
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: S1_V02S0701 F7
arc: V00B0000 F6
arc: V00B0100 Q5
arc: V01S0000 F0
word: SLICEC.K1.INIT 1010101011001111
word: SLICEC.K0.INIT 1010101011000000
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0001001101011111
word: SLICED.K0.INIT 1100110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1

.tile R26C103:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 N1_V02S0201
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 S3_V06N0003
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 V01N0001
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 V02N0401
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A7 Q7
arc: B0 V01N0001
arc: B1 V01N0001
arc: B7 H01E0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C7 H02E0601
arc: CE0 H02W0101
arc: CE1 N1_V02S0201
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: D7 V00B0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q7
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 W1_H02E0601
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0001 F0
arc: V01S0100 Q2
word: SLICED.K1.INIT 0000010100000011
word: SLICEA.K0.INIT 1100101011001111
word: SLICEA.K1.INIT 1100101011000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C104:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0701 E1_H01W0100
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S3_V06N0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02N0101
arc: V00T0000 W1_H02E0201
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0601 V02N0601
arc: A0 H00L0000
arc: A3 E1_H02W0701
arc: A4 F5
arc: A5 Q5
arc: A6 F7
arc: A7 E1_H02W0701
arc: B0 H01W0100
arc: B3 H00L0000
arc: B4 H01E0101
arc: B6 V00B0100
arc: B7 V01S0000
arc: C0 V02N0601
arc: C3 V02N0401
arc: C4 V02N0001
arc: C5 W1_H02E0601
arc: C6 V02N0201
arc: C7 E1_H01E0101
arc: CE0 H00R0100
arc: CE2 N1_V02S0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D3 W1_H02E0001
arc: D4 V01N0001
arc: D5 V02S0601
arc: D6 V00B0000
arc: D7 H02E0201
arc: E1_H01E0101 F3
arc: E1_H02E0601 F6
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q7
arc: M0 V00T0000
arc: M5 H02E0001
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0001 F0
arc: V01S0000 Q7
arc: W1_H02W0701 Q5
word: SLICEC.K0.INIT 1101000000000000
word: SLICEC.K1.INIT 1010111100000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0101010001010000
word: SLICED.K1.INIT 0000000011111000
word: SLICED.K0.INIT 0000000000010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C105:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 N1_V02S0601
arc: V00B0100 V02N0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 V02N0401
arc: A2 F5
arc: B2 V02N0301
arc: B3 Q3
arc: C2 V02N0401
arc: C3 V02N0401
arc: C5 V02N0001
arc: CE1 V02N0201
arc: CLK0 G_HPBX0600
arc: D2 V00T0100
arc: D3 V00B0100
arc: D5 V02S0601
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F2
arc: M2 H02E0601
arc: M3 H02W0201
arc: MUXCLK1 CLK0
arc: S1_V02S0301 Q3
arc: V00T0100 Q3
word: SLICEC.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0000001000110010
word: SLICEB.K1.INIT 0000000000111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C106:PLC2
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S3_V06N0303
arc: H00R0100 V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02W0001
arc: V00T0100 H02W0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 E1_H02W0701
arc: A0 E1_H01E0001
arc: A2 H00L0100
arc: A4 N1_V01N0101
arc: A7 E1_H01W0000
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 S1_V02N0701
arc: B7 V00B0000
arc: C0 E1_H02W0601
arc: C2 E1_H02W0601
arc: C4 Q4
arc: C7 F4
arc: CE1 H00R0100
arc: CE2 E1_H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 S1_V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q4
arc: M0 V00T0100
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M4 V00T0000
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
arc: S1_V02S0001 F2
arc: W1_H02W0101 Q3
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0010000010100000
word: SLICEB.K0.INIT 1010111111001100
word: SLICEB.K1.INIT 0000000011001100
word: SLICEA.K0.INIT 1010111111001100
word: SLICEA.K1.INIT 0000000011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C107:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02N0701
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H06E0203
arc: V00B0000 S1_V02N0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W3_H06W0103 S3_V06N0103
arc: A0 F7
arc: A1 H00L0100
arc: A2 E1_H01E0001
arc: A3 S1_V02N0501
arc: A5 N1_V01N0101
arc: A7 F5
arc: B0 V00T0000
arc: B1 V02N0101
arc: B2 H01W0100
arc: B3 H01W0100
arc: B5 E1_H02W0301
arc: B7 V00B0100
arc: C0 H02E0401
arc: C1 H02W0601
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C5 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D1 F2
arc: D2 V00T0100
arc: D3 V00B0100
arc: D5 E1_H02W0001
arc: D7 V02N0601
arc: E1_H01E0001 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F0
arc: H01W0100 Q0
arc: M0 V00B0000
arc: M2 E1_H02W0601
arc: M3 H00L0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q3
arc: V00B0100 Q7
arc: V00T0000 Q0
arc: W1_H02W0301 F1
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0010001010101010
word: SLICEA.K0.INIT 0010101000000000
word: SLICEB.K0.INIT 1100101011001111
word: SLICEB.K1.INIT 1100101011000000
word: SLICEA.K1.INIT 0000010000000111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C108:PLC2
arc: H00L0000 V02N0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 W1_H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 H01W0100
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 E1_H02W0601
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 V02N0001
arc: E1_H01E0001 F0
arc: E1_H02E0401 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q2
arc: M0 V00B0100
arc: M1 H02E0001
arc: M2 V00T0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: W1_H02W0001 F2
arc: W1_H02W0401 Q4
word: SLICEB.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 0101010100110000
word: SLICEA.K1.INIT 0101010100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C109:PLC2
arc: H00R0100 V02N0701
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0601 H01E0001
arc: W3_H06W0103 S3_V06N0103
arc: A0 H00L0100
arc: A2 W1_H02E0701
arc: B1 Q1
arc: B2 V02N0301
arc: B3 V01N0001
arc: C0 V02N0401
arc: C1 H02E0401
arc: C3 N1_V01N0001
arc: CE0 E1_H02W0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q1
arc: M0 V00B0000
arc: M1 H02W0001
arc: M2 V00B0000
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: S1_V02S0001 F2
arc: V01S0100 Q4
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 0101010100001111
word: SLICEA.K1.INIT 0000001100001111
word: SLICEB.K0.INIT 1100110010101010
word: SLICEB.K1.INIT 1100000011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R26C110:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V01S0000
arc: H00R0100 E1_H02W0701
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 H02W0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 E1_H02W0101
arc: A1 V02N0701
arc: B0 V01N0001
arc: C0 S1_V02N0601
arc: C1 H00R0100
arc: D0 V02N0201
arc: D1 V02N0001
arc: F0 F5A_SLICE
arc: M0 V00B0000
arc: V01S0000 F0
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111000001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R26C111:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02N0001
arc: H00R0000 N1_V02S0401
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N1_V02S0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 V02S0401
arc: A1 H02E0501
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 S1_V02N0301
arc: A6 N1_V01N0101
arc: B1 H02W0301
arc: B2 H01W0100
arc: B4 V02N0501
arc: B6 E1_H02W0301
arc: C1 V02N0401
arc: C2 H02W0401
arc: C4 Q4
arc: C6 S1_V02N0201
arc: CE0 H00L0000
arc: CE2 H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V01S0100
arc: D4 V02N0601
arc: D6 E1_H01W0100
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q6
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 N1_V01N0001
arc: M4 H02E0401
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q4
arc: S1_V02S0201 F0
arc: V00B0000 F4
arc: V00T0100 Q1
arc: V01S0100 Q6
word: SLICED.K0.INIT 0010000000100011
word: SLICEB.K0.INIT 0010011101110111
word: SLICEB.K1.INIT 0000000010101010
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C112:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 E1_H01W0000
arc: H00L0100 S1_V02N0101
arc: H00R0100 V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 H02E0401
arc: V00T0000 V02N0401
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 V02N0701
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A2 E1_H01E0001
arc: A5 Q5
arc: B0 S1_V02N0301
arc: B1 Q1
arc: C0 N1_V01N0001
arc: C2 H02E0401
arc: C5 S1_V02N0001
arc: CE0 H02E0101
arc: CE1 H00R0100
arc: CE2 N1_V02S0601
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 Q2
arc: D5 F2
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q6
arc: H01W0100 F5
arc: M0 V00B0000
arc: M1 W1_H02E0001
arc: M2 W1_H02E0601
arc: M5 W1_H02E0001
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: S1_V02S0001 Q2
arc: V01S0000 Q5
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 0101000001000100
word: SLICEA.K1.INIT 0100010001010101
word: SLICEB.K0.INIT 1010101000001010
word: SLICEC.K1.INIT 0000000001011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C113:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: H00L0100 V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 N1_V02S0601
arc: W1_H02W0301 S1_V02N0301
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A4 W1_H02E0701
arc: A7 V00T0100
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02W0101
arc: B4 H01E0101
arc: B7 V00T0000
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 N1_V01N0001
arc: C4 Q4
arc: C7 H02W0401
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE2 E1_H02W0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 F0
arc: D4 V02N0401
arc: D7 V02S0601
arc: E1_H02E0701 Q7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: M0 E1_H02W0601
arc: M1 H00R0000
arc: M3 H00R0000
arc: M4 H02E0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: S1_V02S0101 Q1
arc: S1_V02S0501 Q7
arc: V00T0000 F2
arc: V00T0100 Q1
arc: V01S0000 F4
arc: V01S0100 Q3
word: SLICEA.K0.INIT 1111000010001000
word: SLICEA.K1.INIT 1111000011011101
word: SLICEB.K0.INIT 1111001111000000
word: SLICED.K1.INIT 1010110000000000
word: SLICEC.K0.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R26C114:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0501
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 H02W0401
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V02S0401
arc: A1 H02E0701
arc: B0 V02N0301
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: E1_H01E0001 F0
arc: E1_H02E0301 Q1
arc: F0 F5A_SLICE
arc: M0 V00B0000
arc: M1 H00R0000
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1010000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C115:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: H00L0000 V02S0001
arc: H00L0100 H02E0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 W1_H02E0501
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W1_H02E0501
arc: V00B0000 E1_H02W0401
arc: V00B0100 W1_H02E0501
arc: V00T0100 V02N0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 H01E0001
arc: A1 V02N0701
arc: A2 V00T0000
arc: A3 H02E0701
arc: A4 E1_H01W0000
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B0 V02S0301
arc: B1 H01W0100
arc: B2 V02N0301
arc: B3 H02E0301
arc: B4 V02N0501
arc: B6 F3
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C2 H00L0100
arc: C3 H02E0601
arc: C4 Q4
arc: C7 E1_H01E0101
arc: CE0 W1_H02E0101
arc: CE1 V02N0201
arc: CE2 H00R0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D2 H02W0201
arc: D3 F0
arc: D4 V02N0601
arc: D6 H02E0201
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0201 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0100
arc: M4 V00B0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q1
arc: S1_V02S0301 Q1
arc: V00T0000 Q2
arc: V01S0000 F7
arc: V01S0100 F4
word: SLICEB.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0101000011110000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0000111100110011
word: SLICEA.K1.INIT 0001001100010011
word: SLICEB.K1.INIT 0001010100010000
word: SLICED.K0.INIT 0010001000110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C116:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: H00L0000 V02N0001
arc: H00R0000 H02W0601
arc: H00R0100 V02N0701
arc: S1_V02S0401 H06E0203
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 S1_V02N0501
arc: A0 H00L0100
arc: A1 H00L0100
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: E1_H02E0301 Q3
arc: F0 F5A_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: M0 H01E0001
arc: M1 H02E0001
arc: M3 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: V01S0000 Q3
arc: V01S0100 F0
word: SLICEA.K0.INIT 1111100000001000
word: SLICEA.K1.INIT 1111101100001011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C117:PLC2
arc: H00R0000 V02S0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 E1_H01W0100
arc: V00T0000 V02S0601
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 V02S0601
arc: A0 V02S0701
arc: A1 V02S0701
arc: B0 V00B0000
arc: B1 V00B0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: CE0 S1_V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V01S0100
arc: F0 F5A_SLICE
arc: M0 E1_H02W0601
arc: M1 H00R0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0201 F0
arc: S1_V02S0601 Q4
arc: V00B0000 Q4
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1110101001000000
word: SLICEA.K1.INIT 1110111101000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C118:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: H00L0000 H02W0001
arc: H00L0100 V02S0101
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0301 S3_V06N0003
arc: V00T0100 V02N0701
arc: A0 V02N0501
arc: B0 W1_H02E0301
arc: B1 V01N0001
arc: C0 S1_V02N0401
arc: CE0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: H01W0100 Q1
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1010101011001111
word: SLICEA.K1.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C119:PLC2
arc: S1_V02S0101 E1_H01W0100
arc: W1_H02W0601 H01E0001
arc: A0 E1_H02W0501
arc: A5 E1_H01W0000
arc: B4 H02W0301
arc: B5 S1_V02N0701
arc: C0 E1_H02W0601
arc: C2 E1_H01W0000
arc: C4 V00T0000
arc: C5 E1_H02W0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D2 F0
arc: D4 V02N0601
arc: D5 V02N0601
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00B0100
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S1_V02S0501 Q7
arc: V00B0100 F5
arc: V00T0000 F0
arc: W1_H02W0001 F2
word: SLICEC.K1.INIT 1000000011111111
word: SLICEC.K0.INIT 1100000011111111
word: SLICEB.K0.INIT 0000111111111111
word: SLICEA.K0.INIT 0000000001010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R26C120:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V01S0100
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0501 H01E0101
arc: A0 V01N0101
arc: A4 S1_V02N0101
arc: A5 F7
arc: A6 F5
arc: A7 E1_H01W0000
arc: B7 V02N0501
arc: C0 F4
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 V02N0201
arc: C5 F4
arc: C7 E1_H02W0401
arc: D0 V00B0100
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 F2
arc: D5 S1_V02N0601
arc: D6 V01N0001
arc: D7 V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0201 F2
arc: E1_H02E0301 F3
arc: E1_H02E0601 F6
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F7
arc: S1_V02S0001 F2
arc: S1_V02S0101 F1
arc: S1_V02S0201 F2
arc: S1_V02S0301 F3
arc: V00B0100 F7
arc: V01S0000 F1
arc: W1_H02W0301 F3
word: SLICED.K0.INIT 0000000001010101
word: SLICED.K1.INIT 0100000000000000
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 0000010100000000
word: SLICEC.K1.INIT 1111101000000000
word: SLICEA.K0.INIT 0000000000000101
word: SLICEB.K1.INIT 0000000000001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R26C121:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0401 V02N0401
arc: H00L0000 S1_V02N0001
arc: H00R0000 S1_V02N0401
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0601 E1_H01W0000
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: A0 F7
arc: A2 H02W0501
arc: A3 S1_V02N0701
arc: A5 V00T0000
arc: A6 H00R0000
arc: A7 H00L0000
arc: B0 V01N0001
arc: B3 H02E0301
arc: B4 S1_V02N0701
arc: B5 S1_V02N0501
arc: B6 S1_V02N0501
arc: C0 E1_H01W0000
arc: C1 H02E0601
arc: C2 H00L0000
arc: C3 E1_H02W0401
arc: C4 H01E0001
arc: C5 H01E0001
arc: C6 V02N0201
arc: C7 F4
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 V01S0100
arc: D2 H01E0101
arc: D3 E1_H02W0001
arc: D4 S1_V02N0401
arc: D5 V00B0000
arc: D6 H02E0201
arc: D7 H00R0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: E1_H02E0201 F0
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: V01S0000 F1
arc: V01S0100 F7
arc: W1_H02W0101 F3
word: SLICEC.K1.INIT 0000000010000000
word: SLICED.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 1111111101111111
word: SLICEB.K0.INIT 1111010100000000
word: SLICEC.K0.INIT 1100000000000000
word: SLICED.K1.INIT 0000101000001111
word: SLICEA.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111011111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R26C122:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V02N0601
arc: H00L0000 H02E0001
arc: H00R0100 V02N0501
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0401 H02W0401
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 S1_V02N0501
arc: A1 E1_H01E0001
arc: A2 F5
arc: A3 E1_H02W0501
arc: A6 H00L0000
arc: A7 H02E0501
arc: B1 F3
arc: B3 V01N0001
arc: B4 W1_H02E0301
arc: B6 S1_V02N0501
arc: C1 W1_H02E0601
arc: C2 S1_V02N0601
arc: C3 H02E0601
arc: C5 W1_H02E0401
arc: C6 H02E0401
arc: D1 H00R0000
arc: D2 V02N0201
arc: D3 H01E0101
arc: D4 S1_V02N0401
arc: D5 E1_H01W0100
arc: D6 F0
arc: D7 H00R0100
arc: E1_H01E0001 F2
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F0
arc: M0 V00B0100
arc: S1_V02S0201 F2
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: V00B0100 F7
arc: V01S0000 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000001000000
word: SLICED.K1.INIT 0000000001010101
word: SLICEB.K0.INIT 1010000000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000111
word: SLICEC.K1.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R26C123:PLC2
arc: H00R0000 W1_H02E0601
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 W1_H02E0201
arc: V00B0000 S1_V02N0201
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02N0501
arc: W1_H02W0001 V01N0001
arc: A0 V01N0101
arc: A1 W1_H02E0501
arc: A3 F5
arc: A5 F7
arc: A7 H02E0501
arc: B1 H02E0301
arc: B2 F3
arc: B3 W1_H02E0101
arc: B4 F3
arc: B7 S1_V02N0701
arc: C0 V02N0601
arc: C1 W1_H02E0601
arc: C2 H02E0401
arc: C3 F6
arc: C4 H02E0401
arc: C5 V01N0101
arc: C6 Q6
arc: C7 H02E0601
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 V00T0100
arc: D2 H02E0201
arc: D3 V00B0100
arc: D4 H02E0201
arc: D5 V02N0601
arc: D6 V01N0001
arc: D7 H01W0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M6 N1_V01N0101
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F0
arc: S1_V02S0401 F4
arc: S1_V02S0601 Q6
arc: V00B0100 F7
arc: V01S0000 F6
arc: V01S0100 F2
arc: W1_H02W0401 Q6
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111111100001010
word: SLICEA.K1.INIT 1111101111111010
word: SLICEC.K0.INIT 1100000000000000
word: SLICED.K0.INIT 0000000000001111
word: SLICEB.K0.INIT 0011111111111111
word: SLICED.K1.INIT 1110101001111111
word: SLICEB.K1.INIT 0100010000000100
word: SLICEC.K1.INIT 1111010100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R26C124:PLC2
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H01E0001
arc: W1_H02W0501 H01E0101

.tile R26C70:PLC2
arc: N1_V02N0301 S3_V06N0003

.tile R26C72:PLC2
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0103

.tile R26C73:PLC2
arc: E1_H02E0401 V02N0401
arc: E3_H06E0203 S3_V06N0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0203

.tile R26C75:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02S0501
arc: H00R0100 H02W0501
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02N0601
arc: A0 V01N0101
arc: B0 S1_V02N0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 V00B0100
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1000100000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C76:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 S1_V02N0701
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02N0301
arc: H00R0000 H02W0401
arc: H00R0100 V02S0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: V00T0100 V02N0701
arc: W1_H02W0501 V02S0501
arc: A2 V02S0701
arc: A4 N1_V01N0101
arc: A5 V00T0000
arc: A6 F5
arc: B0 S1_V02N0101
arc: B2 V02N0101
arc: B4 V01S0000
arc: B6 H02E0301
arc: C0 V02N0401
arc: C2 N1_V01N0001
arc: C3 S1_V02N0401
arc: C4 Q4
arc: C5 F4
arc: C6 E1_H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0300
arc: D0 V00B0100
arc: D2 S1_V02N0201
arc: D3 V02N0201
arc: D4 E1_H01W0100
arc: D5 H02E0001
arc: D6 H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q0
arc: E1_H02E0101 F3
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: M4 V00T0100
arc: M5 H00L0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q7
arc: N1_V02N0601 F6
arc: S1_V02S0501 Q7
arc: V00T0000 Q0
arc: V01S0000 Q5
arc: V01S0100 Q5
word: SLICEC.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 1000000000000000
word: SLICED.K0.INIT 0011000100010001
word: SLICEA.K0.INIT 0011000000000000
word: SLICEC.K1.INIT 0000111100001010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C77:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02N0101
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0401 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02E0001
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0401 V02N0401
arc: A0 F7
arc: A1 F5
arc: A2 H02E0501
arc: A3 H02E0501
arc: A5 N1_V01S0100
arc: A7 S1_V02N0101
arc: B0 H02W0301
arc: B1 S1_V02N0101
arc: B2 V01N0001
arc: B3 V01N0001
arc: B5 V02N0501
arc: B7 V00B0000
arc: C0 N1_V01S0100
arc: C1 S1_V02N0601
arc: C2 H02W0401
arc: C3 N1_V02S0401
arc: C7 H02E0401
arc: CE0 H02W0101
arc: CE1 W1_H02E0101
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0300
arc: D0 F2
arc: D1 W1_H02E0201
arc: D2 Q2
arc: D3 V01S0100
arc: D5 H00L0100
arc: D7 V01N0001
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M2 H02E0601
arc: M3 H00L0000
arc: M4 W1_H02E0401
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: S1_V02S0301 F1
arc: S1_V02S0601 Q6
arc: V00B0000 Q4
arc: V01S0000 Q0
arc: V01S0100 Q3
arc: W1_H02W0501 F5
word: SLICEB.K1.INIT 0011001000010000
word: SLICEB.K0.INIT 0011001000010000
word: SLICED.K1.INIT 1110010000000000
word: SLICEA.K0.INIT 1111110010101100
word: SLICEA.K1.INIT 0000000000001000
word: SLICEC.K1.INIT 0010001000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C78:PLC2
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W1_H02E0301
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 H01E0001
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 N1_V02S0101
arc: V00B0100 V02N0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N1_V02S0401
arc: A2 V02N0501
arc: A4 V00T0000
arc: A6 V02N0301
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 W1_H02E0101
arc: B4 H02W0301
arc: B6 S1_V02N0501
arc: B7 H02E0101
arc: C2 E1_H01W0000
arc: C4 V02N0001
arc: C6 S1_V02N0001
arc: C7 V02S0201
arc: CE0 H00R0100
arc: CE1 H02E0101
arc: CLK0 G_HPBX0300
arc: D0 S1_V02N0201
arc: D1 E1_H02W0001
arc: D2 V00B0100
arc: D4 H00L0100
arc: D6 H02W0001
arc: D7 F2
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q1
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q1
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0100 F7
arc: H01W0000 F4
arc: H01W0100 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F2
arc: S1_V02S0501 F7
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: V01S0100 Q0
arc: W1_H02W0601 F6
word: SLICEB.K0.INIT 0000010000000000
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1100110000000000
word: SLICED.K1.INIT 1100111100000011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R26C79:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 W1_H02E0501
arc: H00L0000 S1_V02N0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H01E0101
arc: V00B0000 V02S0001
arc: V00T0000 H02E0201
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: A1 S1_V02N0701
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 W1_H02E0701
arc: A5 S1_V02N0301
arc: A6 W1_H02E0701
arc: A7 W1_H02E0701
arc: B1 V01N0001
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 V02N0501
arc: B5 H02E0301
arc: B6 V00T0000
arc: B7 S1_V02N0501
arc: C1 V02N0601
arc: C2 H00L0000
arc: C3 V02N0601
arc: C4 S1_V02N0201
arc: C5 V01N0101
arc: C6 V01N0101
arc: C7 V00T0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0300
arc: D1 S1_V02N0201
arc: D2 H02E0001
arc: D3 H00R0000
arc: D4 H02E0201
arc: D5 H02E0001
arc: D6 S1_V02N0401
arc: D7 H02E0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: E1_H02E0401 F4
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: LSR0 V00B0000
arc: M0 V00B0100
arc: M2 H02E0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F2
arc: N1_V02N0401 F4
arc: N3_V06N0303 F6
arc: V00B0100 F5
arc: V01S0000 Q2
word: SLICEC.K0.INIT 1111000001000100
word: SLICEB.K0.INIT 1101110000010000
word: SLICED.K0.INIT 1101000111000000
word: SLICED.K1.INIT 1111000001000100
word: SLICEB.K1.INIT 1101000111000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R26C80:PLC2
arc: E1_H02E0401 V02S0401
arc: E3_H06E0203 H01E0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02W0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 V01N0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H06E0303
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 H06E0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02N0301
arc: W3_H06W0003 V06S0003
arc: A2 H00L0100
arc: A5 S1_V02N0301
arc: B0 V02S0301
arc: B1 E1_H01W0100
arc: B2 V02N0101
arc: B3 V01N0001
arc: B5 H02E0101
arc: C0 E1_H01W0000
arc: C1 E1_H02W0601
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 W1_H02E0401
arc: C5 W1_H02E0401
arc: C6 W1_H02E0401
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 V00T0100
arc: D1 E1_H02W0201
arc: D2 H02E0201
arc: D4 S1_V02N0601
arc: D5 H02E0201
arc: D6 V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M3 E1_H02W0201
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F6
arc: N1_V02N0301 F3
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: S3_V06S0003 Q0
arc: V00T0100 Q1
arc: V01S0000 Q3
arc: V01S0100 Q6
arc: W1_H02W0601 Q6
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1100000011000000
word: SLICEC.K1.INIT 1010000010101100
word: SLICEB.K0.INIT 1010000010101100
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111110000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R26C81:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 E1_H02W0201
arc: H00R0000 H02E0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 S3_V06N0303
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 S1_V02N0601
arc: A0 H00L0000
arc: A1 V02S0501
arc: B0 V02S0101
arc: B1 V00T0000
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: CE0 H00R0000
arc: CE1 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0300
arc: D0 V01S0100
arc: D1 E1_H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M2 V00B0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: V00T0000 Q2
arc: V01S0100 Q6
word: SLICEA.K0.INIT 1110010001000100
word: SLICEA.K1.INIT 1100000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C82:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 W1_H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0303 E1_H01W0100
arc: V00B0000 V02N0001
arc: V00T0100 V02N0701
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 E1_H02W0301
arc: A0 N1_V02S0501
arc: A1 H00L0000
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: B3 E1_H02W0101
arc: C0 N1_V01N0001
arc: C1 H02W0401
arc: C7 S1_V02N0201
arc: CE0 H00R0000
arc: CE1 V02N0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0300
arc: D0 H02E0001
arc: D1 V02S0001
arc: D3 S1_V02N0001
arc: D7 E1_H02W0201
arc: E1_H01E0001 F7
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: LSR0 V00B0000
arc: M2 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V02N0301 F3
arc: V01S0100 Q1
word: SLICEB.K1.INIT 1100110000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1110001000100010
word: SLICEA.K1.INIT 1011001110000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C83:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0501 W1_H02E0501
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02N0101
arc: H00R0000 V02S0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N1_V01S0000
arc: A0 N1_V02S0701
arc: A1 V02N0501
arc: B0 H01W0100
arc: B1 H01W0100
arc: C0 V02N0401
arc: C1 V02N0401
arc: C4 S1_V02N0201
arc: CE0 H00R0000
arc: CE1 V02N0201
arc: CE3 H00L0100
arc: CLK0 G_HPBX0300
arc: D0 V00B0100
arc: D1 V00T0100
arc: D4 H02W0001
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M3 H00L0000
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0201 Q0
arc: V00B0100 Q7
arc: V00T0100 Q3
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1110001000100010
word: SLICEA.K0.INIT 1110001000100010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R26C84:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0201 N1_V02S0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0701 N1_V01S0100
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: C0 V02N0601
arc: C1 H00L0000
arc: C3 V02N0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0300
arc: D0 W1_H02E0201
arc: D1 V02N0001
arc: D3 H02E0001
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: V01S0000 Q1
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1111010110100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R26C85:PLC2
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: W1_H02W0201 V06S0103

.tile R26C86:PLC2
arc: E1_H02E0201 S1_V02N0201

.tile R26C87:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 V02N0701
arc: N1_V02N0101 V01N0101
arc: S1_V02S0001 E1_H02W0001
arc: V00T0000 S1_V02N0601
arc: A0 V01N0101
arc: A1 S1_V02N0501
arc: A2 V00T0000
arc: A3 S1_V02N0501
arc: A7 V02N0101
arc: B0 V01N0001
arc: B2 H01W0100
arc: C0 V02N0601
arc: C1 H00L0100
arc: C2 V02N0401
arc: C3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 E1_H02W0001
arc: D2 Q2
arc: D3 V01S0100
arc: D7 E1_H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: V01S0000 Q2
arc: V01S0100 F7
word: SLICED.K1.INIT 0000000001010101
word: SLICEB.K1.INIT 0101000011111111
word: SLICEA.K1.INIT 0000000010100000
word: SLICEA.K0.INIT 1010100010100000
word: SLICEB.K0.INIT 1111101111111010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R26C88:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 V02N0401
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 S1_V02N0001
arc: H00L0100 S1_V02N0101
arc: N1_V01N0101 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 S3_V06N0303
arc: V01S0100 S3_V06N0303
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02E0701
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 V02N0501
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 H02E0401
arc: C5 E1_H02W0601
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V02N0601
arc: F0 F0_SLICE
arc: LSR1 H02W0501
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R26C89:PLC2
arc: E1_H02E0501 V02N0501
arc: H00L0000 H02E0201
arc: H00L0100 H02E0101
arc: H00R0000 V02N0401
arc: S1_V02S0001 H06W0003
arc: V00B0000 H02W0401
arc: V00T0000 H02W0201
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0501 S1_V02N0501
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 W1_H02E0701
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 H02W0301
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V00T0000
arc: C5 H02W0601
arc: CLK1 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 V00B0000
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: LSR1 V00T0100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R26C90:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 W1_H02E0201
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02N0401
arc: S1_V02S0201 S3_V06N0103
arc: V00B0000 S1_V02N0001
arc: V00T0000 W1_H02E0201
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 E1_H02W0601
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 H02W0701
arc: A7 H00R0000
arc: B0 V02N0101
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 E1_H02W0301
arc: B7 H01E0101
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 V02S0201
arc: C5 E1_H02W0601
arc: C7 S1_V02N0201
arc: CLK1 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 V02S0401
arc: D7 F0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: V01S0000 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1010100000001000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R26C91:PLC2
arc: H00L0000 S1_V02N0001
arc: S1_V02S0501 W1_H02E0501
arc: V00B0000 E1_H02W0401
arc: V00T0000 E1_H02W0201
arc: W1_H02W0701 E1_H02W0701
arc: A0 H02W0501
arc: A1 H00L0000
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A4 E1_H02W0701
arc: B0 H02W0101
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 H02W0301
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V00T0000
arc: C5 V02S0001
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V00B0000
arc: F0 F0_SLICE
arc: LSR1 H02E0501
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R26C92:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: H00L0000 E1_H02W0001
arc: H00L0100 E1_H02W0101
arc: S1_V02S0701 H02W0701
arc: V00B0000 H02W0401
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0201
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 S3_V06N0003
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02W0701
arc: B0 H02W0101
arc: B1 V02N0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 V00B0100
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00T0000
arc: C5 V02S0001
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V00B0000
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0301
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R26C93:PLC2
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 H02W0201
arc: H00L0100 H02W0101
arc: N1_V01N0101 S3_V06N0203
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 H02W0701
arc: V00T0000 H02W0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 S3_V06N0203
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 V00T0000
arc: A4 N1_V01N0101
arc: A6 E1_H02W0701
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 H02E0301
arc: B6 S1_V02N0701
arc: C0 H02E0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V02S0201
arc: C5 S1_V02N0001
arc: C6 H01E0001
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V02S0401
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 H02W0501
arc: S3_V06S0303 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1010100000100000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R26C94:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 V06N0003
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0303 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H02E0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 S3_V06N0203

.tile R26C95:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: H00R0100 V02N0501
arc: N1_V02N0301 S3_V06N0003
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 H02W0601
arc: W1_H02W0701 V02N0701
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 W1_H02E0701
arc: B0 V01N0001
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 H02W0101
arc: C0 E1_H02W0401
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 H02W0401
arc: C5 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 V02N0201
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 V00B0000
arc: F0 F0_SLICE
arc: LSR1 H02W0501
arc: V01S0000 F0
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R26C96:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 W1_H02E0001
arc: H00L0100 W1_H02E0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 H02E0701
arc: S1_V02S0601 H02E0601
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02S0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02S0601
arc: A0 H00L0100
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02W0501
arc: B0 S1_V02N0301
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 E1_H02W0101
arc: C0 H02E0601
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 V00T0000
arc: C5 V02S0001
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V02S0601
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R26C97:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: H00L0100 V02N0301
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0601 H06E0303
arc: V00B0000 E1_H02W0601
arc: V00B0100 S1_V02N0301
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 E1_H02W0501
arc: B0 H02E0301
arc: B1 S1_V02N0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 V00B0100
arc: C0 W1_H02E0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 E1_H02W0401
arc: C5 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 V00B0000
arc: F0 F0_SLICE
arc: LSR1 W1_H02E0301
arc: V01S0000 F0
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW

.tile R26C98:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 V06N0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0101 H02E0101
arc: W1_H02W0101 S1_V02N0101

.tile R26C99:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S3_V06N0303
arc: N1_V02N0201 S3_V06N0103
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 E1_H01W0100
arc: V00T0000 V02S0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V02S0601
arc: W3_H06W0203 S3_V06N0203
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 V02N0101
arc: B0 H02E0301
arc: B1 W1_H02E0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 W1_H02E0301
arc: C0 V02N0401
arc: C1 W1_H02E0401
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 V00T0000
arc: C5 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 V02N0201
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 V02S0601
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0301
arc: V01S0000 F0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R27C100:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 V06N0103
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0203 H06W0203
arc: V00T0000 H02E0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 V02N0701
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02E0501
arc: A7 W1_H02E0501
arc: B0 H00R0100
arc: B1 S1_V02N0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 H00R0000
arc: B7 N1_V01S0000
arc: C0 H02W0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 H02E0401
arc: C5 V00T0000
arc: C7 V02N0201
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 N1_V02S0601
arc: D7 F0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 E1_H02W0501
arc: V01S0000 F7
word: SLICED.K1.INIT 1010100000001000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW

.tile R27C101:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 E1_H01W0000
arc: N1_V02N0501 S3_V06N0303
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 S3_V06N0303
arc: V01S0100 S3_V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0003

.tile R27C102:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0601 V06N0303
arc: H00R0000 V02S0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0101 H06E0103
arc: S1_V02S0601 W1_H02E0601
arc: V00B0100 H02W0701
arc: V00T0100 V02N0701
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0203 E3_H06W0203
arc: A2 W1_H02E0701
arc: A3 V01N0101
arc: A4 N1_V01N0101
arc: A5 H02W0701
arc: A6 E1_H01W0000
arc: A7 E1_H02W0501
arc: B0 V02N0301
arc: B1 Q1
arc: B3 H01W0100
arc: B4 V02N0501
arc: B5 V02S0701
arc: B6 V00B0100
arc: B7 N1_V01S0000
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 H02W0401
arc: C3 W1_H02E0401
arc: C4 E1_H02W0401
arc: C5 E1_H01E0101
arc: C6 F4
arc: C7 H02W0601
arc: CE0 S1_V02N0201
arc: CE2 E1_H02W0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V02N0201
arc: D4 V00B0000
arc: D5 V01N0001
arc: D6 H02W0001
arc: D7 E1_H02W0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q7
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M4 H02E0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q1
arc: S3_V06S0303 F6
arc: V00B0000 Q4
arc: V01S0100 Q4
arc: W3_H06W0303 F5
word: SLICEB.K1.INIT 1000110010001100
word: SLICEB.K0.INIT 1111101001010000
word: SLICED.K1.INIT 0100000011000000
word: SLICEC.K1.INIT 1010101000101010
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K0.INIT 0100110011001100
word: SLICEA.K0.INIT 0000001111110011
word: SLICEA.K1.INIT 0000001100110011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R27C103:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 S1_V02N0201
arc: H00L0100 W1_H02E0101
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H01E0001
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 H06W0103
arc: S1_V02S0601 N1_V01S0000
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E3_H06W0203
arc: A1 H02W0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 N1_V01S0100
arc: A5 Q5
arc: A6 N1_V01N0101
arc: B1 Q1
arc: B2 H01W0100
arc: B3 Q3
arc: B4 V01S0000
arc: B5 E1_H02W0301
arc: B6 H02W0301
arc: B7 E1_H02W0101
arc: C1 V02N0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 S1_V02N0001
arc: C5 V02S0001
arc: C6 V02N0201
arc: C7 F4
arc: CE0 H00R0000
arc: CE1 V02S0201
arc: CE2 S1_V02N0601
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D1 V02N0001
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H00R0100
arc: D5 V02S0401
arc: D6 V02S0601
arc: D7 V02N0401
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q3
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 W1_H02E0601
arc: M3 H00L0100
arc: M5 H00L0100
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q5
arc: S1_V02S0701 F5
arc: V00B0000 F6
arc: V00T0100 Q1
arc: V01S0000 Q3
arc: V01S0100 F2
arc: W1_H02W0001 F0
word: SLICED.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0011000011110000
word: SLICEB.K0.INIT 0010001001110010
word: SLICEB.K1.INIT 0010011101110111
word: SLICEC.K1.INIT 0001000100000011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C104:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0601 H02E0601
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 V01N0101
arc: A0 H00L0100
arc: A2 V02N0501
arc: A3 F7
arc: A4 E1_H01W0000
arc: A6 N1_V01N0101
arc: B0 E1_H01W0100
arc: B1 Q1
arc: B2 H02W0301
arc: B3 H01W0100
arc: B4 V01S0000
arc: C0 F4
arc: C2 E1_H02W0401
arc: C3 H02E0401
arc: C4 S1_V02N0001
arc: C6 E1_H02W0601
arc: C7 V00B0100
arc: CE0 W1_H02E0101
arc: CE1 H02E0101
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0201
arc: D2 V01S0100
arc: D3 V02S0001
arc: D4 S1_V02N0401
arc: D6 V02N0401
arc: D7 H01W0000
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 F0
arc: M1 H00L0000
arc: M3 H00L0000
arc: M4 E1_H01E0101
arc: M5 H02E0001
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q1
arc: N1_V02N0101 Q3
arc: N1_V02N0401 F6
arc: V01S0000 Q3
arc: V01S0100 Q5
arc: W1_H02W0501 Q5
arc: W3_H06W0003 F3
word: SLICEB.K0.INIT 0001001111011111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0100000011000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1011000011110000
word: SLICED.K0.INIT 1010000011110000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1

.tile R27C105:PLC2
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W3_H06E0103
arc: H00R0100 H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 H06W0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0201
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02W0101
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V02N0601
arc: A0 H02E0701
arc: A1 H02E0701
arc: A4 F7
arc: A6 V02S0301
arc: A7 Q7
arc: B0 V02N0301
arc: B4 H00R0000
arc: B6 V02N0501
arc: B7 H02E0301
arc: C0 N1_V01N0001
arc: C1 V02N0601
arc: C4 V01N0101
arc: C6 V02N0001
arc: C7 H02E0401
arc: CE0 S1_V02N0201
arc: CE1 V02N0201
arc: CE2 S1_V02N0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 V01S0100
arc: D4 H02E0201
arc: D6 E1_H02W0001
arc: D7 H00L0100
arc: E1_H01E0001 F0
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q2
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q4
arc: H01W0000 Q6
arc: H01W0100 F6
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0100
arc: M4 V00T0100
arc: M6 V00B0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q2
arc: V01S0100 Q6
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0011000100100000
word: SLICEA.K1.INIT 0000111100000101
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0010000010100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C106:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 S3_V06N0203
arc: H00L0100 E1_H02W0301
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02S0401
arc: V00T0100 H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A3 H02W0501
arc: A4 F7
arc: A7 V00T0100
arc: B0 V02N0101
arc: B1 V02N0301
arc: B2 H02W0301
arc: B4 E1_H02W0101
arc: B7 E1_H02W0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 H02W0601
arc: C3 H00L0000
arc: C4 E1_H02W0401
arc: C7 E1_H01E0101
arc: CE1 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0201
arc: D2 V02S0001
arc: D3 V02N0001
arc: D4 H00L0100
arc: D7 E1_H02W0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q2
arc: LSR0 V00T0000
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: V01S0000 Q2
word: SLICEA.K0.INIT 0010001001110010
word: SLICEA.K1.INIT 0010011101110111
word: SLICEB.K1.INIT 0101000011111010
word: SLICED.K1.INIT 0010001000000011
word: SLICEC.K0.INIT 0000000000010101
word: SLICEB.K0.INIT 1111110011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R27C107:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0601
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 E1_H02W0501
arc: V00B0000 H02E0401
arc: V00B0100 H02E0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 V00T0000
arc: B2 V02N0301
arc: B3 V02N0301
arc: C0 E1_H01W0000
arc: C1 W1_H02E0401
arc: C2 E1_H02W0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H02E0001
arc: E1_H01E0101 F0
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0000 F2
arc: H01W0100 Q7
arc: LSR0 V00B0000
arc: M0 H02E0601
arc: M2 V00T0100
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: V01S0000 Q7
word: SLICEB.K0.INIT 1111110011101100
word: SLICEB.K1.INIT 1100110011001100
word: SLICEA.K0.INIT 0101010100001111
word: SLICEA.K1.INIT 0101010100001111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R27C108:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V02N0601
arc: E3_H06E0303 V06N0303
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0301 W1_H02E0301
arc: V00B0100 V02N0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 V06N0203
arc: W3_H06W0303 V01N0101
arc: A0 H02E0701
arc: A1 S1_V02N0701
arc: B0 S1_V02N0301
arc: B2 H02E0301
arc: C0 H00R0100
arc: C2 S1_V02N0601
arc: CE1 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 V00B0100
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: LSR0 H02W0301
arc: M0 H02E0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: V01S0000 Q2
word: SLICEA.K0.INIT 1011101111110000
word: SLICEA.K1.INIT 0000000010101010
word: SLICEB.K0.INIT 1111110011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R27C109:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0601 S3_V06N0303
arc: H00L0100 V02N0101
arc: H00R0100 V02N0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 H06W0203
arc: S1_V02S0201 H01E0001
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H02E0601
arc: V00B0000 V02S0001
arc: V00T0000 H02E0001
arc: V00T0100 H02E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H02W0501
arc: A0 S1_V02N0701
arc: A2 H02E0501
arc: A3 V00T0000
arc: A4 N1_V01N0101
arc: A5 Q5
arc: A6 H00L0000
arc: B0 E1_H01W0100
arc: B2 S1_V02N0301
arc: B3 H01W0100
arc: B4 V00B0100
arc: B5 V01S0000
arc: B6 V01S0000
arc: C0 N1_V01N0001
arc: C2 N1_V01S0100
arc: C3 V02N0401
arc: C4 H02E0601
arc: C5 H02E0601
arc: C6 S1_V02N0001
arc: CE0 E1_H02W0101
arc: CE1 H02W0101
arc: CE2 H00R0100
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D2 Q2
arc: D3 H00R0000
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 F2
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: H00R0000 F4
arc: H01W0100 Q2
arc: M0 H02W0601
arc: M1 H00L0100
arc: M2 V00T0100
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q6
arc: N1_V02N0301 Q1
arc: S1_V02S0401 F6
arc: V00B0100 Q5
arc: V01S0000 Q6
arc: V01S0100 Q5
word: SLICEA.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K0.INIT 0010101000000000
word: SLICEC.K0.INIT 1010101011000000
word: SLICEC.K1.INIT 1100110010101111
word: SLICEB.K1.INIT 0001000000010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R27C110:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 H02E0601
arc: V00T0000 H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: A0 S1_V02N0501
arc: A2 F7
arc: A5 N1_V01N0101
arc: A7 S1_V02N0101
arc: B0 V02N0301
arc: B2 W1_H02E0301
arc: B3 H02W0301
arc: B5 N1_V01S0000
arc: B7 V00B0000
arc: C0 H00L0000
arc: C2 H00L0100
arc: C3 S1_V02N0601
arc: C4 Q4
arc: C5 W1_H02E0601
arc: C7 H01E0001
arc: CE0 H00R0000
arc: CE1 H02W0101
arc: CE2 E1_H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D2 V02N0201
arc: D4 H02E0001
arc: D5 E1_H02W0201
arc: D7 W1_H02E0001
arc: E1_H01E0001 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q1
arc: H01W0100 Q6
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 V00T0000
arc: M4 H02W0401
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q2
arc: S1_V02S0001 F2
arc: S1_V02S0201 F0
arc: V00B0000 Q6
arc: V00T0100 F3
arc: V01S0000 Q4
arc: W1_H02W0601 F4
word: SLICEC.K1.INIT 0000000010101100
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1100000011000000
word: SLICEA.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000010000000101
word: SLICEB.K0.INIT 0000000100010001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C111:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V06N0203
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V06N0303
arc: H00L0000 V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 V02S0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: V00B0000 V02S0001
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 V06N0203
arc: A0 V02N0701
arc: A2 S1_V02N0501
arc: A4 N1_V01S0100
arc: A5 Q5
arc: A6 E1_H02W0501
arc: A7 H02W0501
arc: B0 V02S0101
arc: B1 E1_H02W0301
arc: B2 S1_V02N0101
arc: B4 S1_V02N0501
arc: B6 S1_V02N0701
arc: B7 V01S0000
arc: C0 N1_V01N0001
arc: C2 H02W0401
arc: C4 V02S0201
arc: C6 H02W0601
arc: CE0 H02E0101
arc: CE1 H00L0100
arc: CE2 E1_H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 V00T0100
arc: D2 V00T0100
arc: D4 E1_H02W0001
arc: D5 V02N0601
arc: D6 H01W0000
arc: D7 F0
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F2
arc: M0 H01E0001
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00L0000
arc: M5 H00L0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q3
arc: V00B0100 F5
arc: V00T0100 Q3
arc: V01S0000 Q6
arc: V01S0100 F7
arc: W1_H02W0301 Q1
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0011001101011111
word: SLICEA.K1.INIT 0000000011001100
word: SLICED.K1.INIT 1000100011011101
word: SLICEC.K0.INIT 0111000000000000
word: SLICED.K0.INIT 1000000010101010
word: SLICEC.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C112:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 V06N0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H01E0101
arc: S1_V02S0501 S3_V06N0303
arc: V00B0000 V02N0201
arc: V00T0000 V02S0601
arc: V00T0100 E1_H02W0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V06N0203
arc: W3_H06W0203 V06N0203
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A3 V02N0701
arc: B0 H01W0100
arc: B1 H01W0100
arc: B3 Q3
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C3 H02W0601
arc: CE0 H00L0100
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D3 V02S0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: M0 V00T0000
arc: M1 H00R0000
arc: M3 H00L0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q1
arc: S1_V02S0201 F0
word: SLICEA.K0.INIT 1101100011011101
word: SLICEA.K1.INIT 1101100010001000
word: SLICEB.K1.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C113:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 E1_H01W0000
arc: H00L0100 V02S0101
arc: H00R0100 E1_H02W0501
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0401 W3_H06E0203
arc: V00B0000 V02N0201
arc: V00B0100 H02E0701
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: A0 H00L0000
arc: A1 H02W0501
arc: A2 V01N0101
arc: A3 V02S0501
arc: A4 F5
arc: A5 S1_V02N0301
arc: A6 F7
arc: A7 H02E0501
arc: B0 W1_H02E0101
arc: B1 H02W0101
arc: B3 W1_H02E0301
arc: B4 F3
arc: B5 V02N0701
arc: B6 S1_V02N0501
arc: B7 V00B0000
arc: C0 N1_V01S0100
arc: C1 W1_H02E0601
arc: C2 V02N0401
arc: C3 V02N0601
arc: C4 W1_H02E0601
arc: C5 V02N0001
arc: C6 F4
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 H01E0101
arc: D2 N1_V01S0000
arc: D3 H01E0101
arc: D4 W1_H02E0001
arc: D5 H00L0100
arc: D6 F2
arc: D7 V01N0001
arc: E1_H01E0101 Q5
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M5 E1_H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: V00T0000 F0
arc: W3_H06W0303 F6
word: SLICEA.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0100110011001100
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0000100010001000
word: SLICEB.K0.INIT 0101111100000000
word: SLICED.K1.INIT 0111000000000000
word: SLICEA.K0.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R27C114:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W1_H02E0101
arc: H00L0000 H02W0201
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0501
arc: N1_V02N0301 H06W0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 E1_H01W0100
arc: V00B0000 S1_V02N0201
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 S1_V02N0701
arc: A3 F5
arc: A4 S1_V02N0301
arc: A5 H02W0701
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B1 Q1
arc: B2 H00R0100
arc: B3 H01W0100
arc: B4 H02W0301
arc: B5 E1_H02W0301
arc: B6 V02S0701
arc: B7 H01E0101
arc: C0 H02W0401
arc: C2 N1_V01N0001
arc: C3 F4
arc: C4 Q4
arc: C5 H02W0601
arc: C6 V02N0201
arc: C7 E1_H02W0401
arc: CE0 H00L0000
arc: CE1 W1_H02E0101
arc: CE2 H00R0000
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V01S0100
arc: D2 V02N0001
arc: D3 F2
arc: D4 E1_H02W0201
arc: D5 V02N0601
arc: D6 F0
arc: D7 V00B0000
arc: E1_H01E0001 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F7
arc: M0 V00T0100
arc: M1 E1_H02W0001
arc: M2 V00T0000
arc: M4 H02E0401
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q4
arc: S1_V02S0301 F3
arc: V00B0100 Q7
arc: V01S0000 Q1
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 1100110001000100
word: SLICED.K0.INIT 0000101100001000
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 1000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R27C115:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02E0001
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: V00B0100 V02N0101
arc: V00T0100 V02S0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: A0 H00L0100
arc: A3 S1_V02N0701
arc: A4 N1_V01S0100
arc: A5 F7
arc: A6 N1_V01N0101
arc: B0 V02N0101
arc: B1 Q1
arc: B3 V02S0301
arc: B4 N1_V01S0000
arc: B5 E1_H02W0101
arc: B6 E1_H02W0301
arc: B7 V01S0000
arc: C0 W1_H02E0601
arc: C3 H02W0601
arc: C4 H02E0401
arc: C5 H02E0601
arc: C6 Q6
arc: C7 V00T0000
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CE2 H02E0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 V00B0100
arc: D3 V02N0201
arc: D4 F2
arc: D5 S1_V02N0601
arc: D6 V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0101 Q7
arc: E1_H02E0401 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q5
arc: H01W0100 Q5
arc: M0 H01E0001
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q4
arc: S1_V02S0501 F5
arc: V00B0000 F6
arc: V00T0000 F0
arc: V01S0000 Q3
arc: W1_H02W0301 Q1
arc: W1_H02W0701 Q7
arc: W3_H06W0203 F4
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0111000011110000
word: SLICEA.K0.INIT 0100011101110111
word: SLICEA.K1.INIT 0011001100000000
word: SLICED.K1.INIT 1100110000001111
word: SLICEC.K1.INIT 0000000000011101
word: SLICED.K0.INIT 0001010100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R27C116:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 H02W0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 N1_V01S0000
arc: V00B0000 H02E0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: A0 F7
arc: A2 S1_V02N0501
arc: A5 N1_V01S0100
arc: A7 E1_H02W0501
arc: B2 H00R0100
arc: B5 H02W0101
arc: B7 V00B0000
arc: C0 V02N0601
arc: C2 N1_V01N0001
arc: C5 H02E0401
arc: C7 V00T0100
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D2 H02E0201
arc: D5 H00R0100
arc: D7 V02S0401
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F5
arc: S1_V02S0001 F2
word: SLICED.K1.INIT 0000101010001010
word: SLICEA.K0.INIT 0000010111111111
word: SLICEC.K1.INIT 0000000000011101
word: SLICEB.K0.INIT 0000101000000010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R27C117:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 N1_V02S0401
arc: H00L0100 H02W0101
arc: H01W0100 W3_H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0201
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 E1_H02W0401
arc: A0 F7
arc: A1 V02N0501
arc: A3 H00L0100
arc: A5 E1_H02W0701
arc: A7 S1_V02N0101
arc: B1 V01N0001
arc: B3 V02S0101
arc: B5 H02W0101
arc: B7 V02N0701
arc: C0 N1_V01N0001
arc: C1 N1_V01S0100
arc: C3 V02N0601
arc: C5 E1_H02W0401
arc: C7 E1_H02W0401
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 S1_V02N0001
arc: D3 S1_V02N0201
arc: D5 V02N0401
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: S1_V02S0001 F2
arc: V00T0100 F1
arc: W3_H06W0003 Q0
word: SLICED.K1.INIT 0000001000000111
word: SLICEC.K1.INIT 1000101000000000
word: SLICEA.K0.INIT 0101000011111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K1.INIT 0000011101110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R27C118:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 V02N0601
arc: H01W0100 W3_H06E0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 H02E0401
arc: V00T0000 V02N0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: A7 V02N0101
arc: B0 V00T0000
arc: B1 V01N0001
arc: C0 E1_H01W0000
arc: C1 V02N0401
arc: C7 V00T0100
arc: CE1 W1_H02E0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D7 F0
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M3 W1_H02E0201
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V02N0501 Q7
arc: N1_V02N0701 F7
arc: V01S0000 Q7
arc: W1_H02W0101 Q3
word: SLICEA.K0.INIT 0011001100000011
word: SLICEA.K1.INIT 0000001100000011
word: SLICED.K1.INIT 0101111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C119:PLC2
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 H02E0601
arc: S1_V02S0601 H06E0303
arc: V00B0000 V02N0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E1_H02W0601
arc: A0 E1_H02W0501
arc: A2 H02E0701
arc: A3 H02W0701
arc: A5 V02S0101
arc: B0 S1_V02N0101
arc: B2 W1_H02E0101
arc: C3 E1_H02W0401
arc: C5 E1_H02W0401
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D2 H02E0201
arc: D3 F2
arc: D5 F0
arc: E1_H01E0001 Q0
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0100 F3
arc: H00R0100 F5
arc: H01W0000 Q4
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
word: SLICEA.K0.INIT 1000100000000000
word: SLICEC.K1.INIT 1111111110100000
word: SLICEB.K0.INIT 1000100000000000
word: SLICEB.K1.INIT 1111111110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R27C120:PLC2
arc: E1_H02E0601 V01N0001
arc: H00R0000 V02N0601
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0601 E1_H01W0000
arc: V00B0100 V02S0301
arc: V00T0000 H02W0001
arc: W1_H02W0101 W3_H06E0103
arc: A0 E1_H02W0701
arc: A1 H01E0001
arc: A2 V02S0501
arc: A3 V00T0000
arc: A4 W1_H02E0501
arc: A5 V02N0101
arc: A6 S1_V02N0301
arc: A7 H00R0000
arc: B0 V02S0101
arc: B2 E1_H01W0100
arc: B3 V02N0101
arc: B4 H02W0301
arc: B6 H02W0301
arc: B7 N1_V01S0000
arc: C0 V02S0601
arc: C1 H00L0000
arc: C2 E1_H02W0401
arc: C3 V02S0601
arc: C4 S1_V02N0001
arc: C5 V00B0100
arc: C6 H01E0001
arc: C7 E1_H02W0601
arc: D0 H02W0001
arc: D1 H02E0201
arc: D2 V02S0001
arc: D3 V02S0201
arc: D4 F2
arc: D5 H02W0201
arc: D6 H02E0001
arc: D7 H02W0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F1
arc: E1_H02E0001 F2
arc: E1_H02E0101 F3
arc: E1_H02E0401 F6
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: N1_V01N0001 F7
arc: N1_V01N0101 F3
arc: S1_V02S0001 F2
arc: S1_V02S0201 F0
arc: S1_V02S0401 F6
arc: V01S0000 F7
arc: V01S0100 F2
arc: W1_H02W0701 F5
word: SLICEB.K0.INIT 1000000000000000
word: SLICED.K0.INIT 1110111011100000
word: SLICEA.K1.INIT 0000000001010000
word: SLICEC.K0.INIT 0101011100000000
word: SLICEA.K0.INIT 0000000010000000
word: SLICED.K1.INIT 0000100010000000
word: SLICEB.K1.INIT 0110000000000000
word: SLICEC.K1.INIT 0000000010100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R27C121:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00R0100 H02W0501
arc: N1_V02N0401 H01E0001
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0103 H01E0101
arc: V00B0100 V02N0301
arc: V00T0000 V02S0401
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 S1_V02N0601
arc: A0 H02E0701
arc: A1 V01N0101
arc: A2 F5
arc: A3 F7
arc: A4 H02E0701
arc: A5 E1_H01W0000
arc: A6 H00L0000
arc: A7 H00R0000
arc: B0 V01N0001
arc: B1 E1_H01W0100
arc: B2 H00L0000
arc: B3 E1_H01W0100
arc: B4 V02N0701
arc: B5 S1_V02N0501
arc: B7 H02E0101
arc: C0 V02N0601
arc: C1 H02E0601
arc: C2 V02S0601
arc: C3 H02E0601
arc: C5 S1_V02N0201
arc: C7 V00T0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 V02S0001
arc: D4 E1_H02W0001
arc: D5 F0
arc: D6 H00R0100
arc: D7 F0
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q2
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 F4
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F1
arc: N1_V02N0201 Q2
arc: S1_V02S0201 Q2
arc: S1_V02S0401 F6
arc: V01S0000 F3
arc: V01S0100 F3
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q2
word: SLICED.K0.INIT 0101010100000000
word: SLICEA.K1.INIT 0000100010001000
word: SLICEB.K1.INIT 0000000000001000
word: SLICED.K1.INIT 0000001000000000
word: SLICEC.K1.INIT 1010100000000000
word: SLICEB.K0.INIT 1111011111110101
word: SLICEC.K0.INIT 0001000101010101
word: SLICEA.K0.INIT 0101111100010011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R27C122:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 H02E0601
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: S1_V02S0401 E1_H01W0000
arc: V00B0000 V02S0201
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0501
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V01N0101
arc: A0 V01N0101
arc: A1 H01E0001
arc: A2 V02S0701
arc: A4 E1_H01W0000
arc: A5 V02N0301
arc: A6 H00R0000
arc: A7 F5
arc: B1 V02N0301
arc: B2 V02N0301
arc: B4 H01E0101
arc: B7 N1_V01S0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 H02W0401
arc: C4 H02W0601
arc: C5 V00T0100
arc: C6 F4
arc: C7 W1_H02E0401
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 H02E0001
arc: D4 V02S0401
arc: D5 V02N0401
arc: D6 V00B0000
arc: D7 W1_H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: M0 V00T0000
arc: M2 V00B0100
arc: N1_V01N0001 F5
word: SLICEC.K0.INIT 0000000011111000
word: SLICEC.K1.INIT 0101000000000000
word: SLICED.K1.INIT 0000000100010001
word: SLICEA.K0.INIT 1010000000000000
word: SLICEA.K1.INIT 0100000000000000
word: SLICEB.K0.INIT 1101111101111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R27C123:PLC2
arc: E1_H02E0401 V02N0401
arc: H00L0000 V02S0201
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0601 H02E0601
arc: V00B0000 V02N0201
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 H01E0101
arc: A0 H01E0001
arc: A2 V00T0000
arc: A5 E1_H01W0000
arc: A7 H00R0000
arc: B2 H00L0000
arc: B4 V02N0501
arc: B5 H00R0000
arc: C0 W1_H02E0401
arc: C1 H02W0601
arc: C2 N1_V01S0100
arc: C3 H02W0601
arc: C4 V02S0001
arc: C5 H02E0601
arc: C7 F4
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 F0
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 H02E0001
arc: D5 H00R0100
arc: D7 H01W0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F1
arc: E1_H02E0101 F3
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F7
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F7
arc: N1_V02N0501 F7
arc: S1_V02S0301 F1
arc: S1_V02S0701 F5
arc: V00T0000 F0
arc: V01S0000 F3
arc: V01S0100 F3
arc: W1_H02W0601 F4
word: SLICEC.K0.INIT 0000000000110000
word: SLICED.K1.INIT 0000000010100000
word: SLICEC.K1.INIT 0000000000011111
word: SLICEA.K0.INIT 1111111101011111
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1000101010101000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R27C124:PLC2
arc: H00L0000 V02S0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H01E0101
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0201
arc: W1_H02W0601 V06N0303
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 F5
arc: A3 V00B0000
arc: B0 H02E0301
arc: B1 H02E0101
arc: B3 H02E0301
arc: B4 H02E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 V02N0401
arc: C3 H02E0401
arc: C4 H02E0401
arc: C5 F4
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 V01S0100
arc: D3 H01E0101
arc: D5 V02S0401
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q2
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: S1_V02S0701 F5
arc: V01S0000 F0
arc: V01S0100 F3
word: SLICEA.K0.INIT 0000000000110111
word: SLICEA.K1.INIT 0000000011111011
word: SLICEC.K0.INIT 0000001100000011
word: SLICEC.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 0000000010110111
word: SLICEB.K0.INIT 1111111100000101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R27C71:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R27C72:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203

.tile R27C73:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: H00R0000 V02N0401
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 N1_V02S0501
arc: V00T0000 H02W0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0300
arc: E3_H06E0103 Q2
arc: H01W0000 Q2
arc: M2 V00T0000
arc: MUXCLK1 CLK0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C74:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 V02N0401
arc: H00R0100 H02E0501
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0601 H06W0303
arc: V00B0000 V02N0001
arc: V00T0000 E1_H02W0201
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0300
arc: LSR1 V00T0000
arc: M2 W1_H02E0601
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: V01S0000 Q6
arc: W1_H02W0201 Q2
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C75:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N1_V02S0501
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0303 N1_V02S0501
arc: V00T0100 N1_V02S0501
arc: B0 H02W0301
arc: CE0 H02E0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 V02N0201
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q3
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: LSR0 V00T0100
arc: M3 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q3
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1100110000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1

.tile R27C76:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 S1_V02N0001
arc: H00R0000 W1_H02E0401
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H01E0001
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0501
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 V02N0701
arc: W3_H06W0303 S3_V06N0303
arc: A1 H00L0100
arc: A3 H00L0100
arc: A5 Q5
arc: B1 H00R0100
arc: B2 H02E0301
arc: B4 F3
arc: B5 V02N0501
arc: B7 F3
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 H00R0100
arc: C4 H01E0001
arc: C5 H01E0001
arc: C7 H01E0001
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0300
arc: D1 H01E0101
arc: D2 V00T0100
arc: D3 V00B0100
arc: D4 V02N0601
arc: D5 H00L0100
arc: D7 V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0101 Q1
arc: E1_H02E0201 F0
arc: E1_H02E0501 Q5
arc: E1_H02E0701 F5
arc: E3_H06E0003 F0
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0100 Q5
arc: H01W0000 F0
arc: H01W0100 F2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M1 H02W0001
arc: M4 H02E0401
arc: M5 H02E0001
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: N1_V02N0101 Q1
arc: N1_V02N0701 Q7
arc: N3_V06N0003 F0
arc: S1_V02S0201 F0
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: S3_V06S0203 F4
arc: S3_V06S0303 F5
arc: V00T0100 F3
arc: V01S0000 Q5
arc: V01S0100 F2
arc: W1_H02W0201 F0
arc: W3_H06W0003 F0
arc: W3_H06W0203 Q7
word: SLICEB.K1.INIT 0000010100000000
word: SLICEC.K0.INIT 0000110000000000
word: SLICED.K1.INIT 0000000011000000
word: SLICEC.K1.INIT 0000000000100000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R27C77:PLC2
arc: E1_H02E0101 H01E0101
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 H01E0101
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02E0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H01E0101
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 H01E0101
arc: V00T0000 W1_H02E0201
arc: W1_H02W0501 N1_V02S0501
arc: A0 N1_V02S0501
arc: A1 N1_V02S0501
arc: A3 F5
arc: A4 F5
arc: A5 H02E0501
arc: B0 E1_H01W0100
arc: B2 H02E0301
arc: B3 V01N0001
arc: B5 W1_H02E0301
arc: C0 F4
arc: C2 H00L0000
arc: C3 H00R0100
arc: CE1 E1_H02W0101
arc: CE2 H00R0000
arc: CLK0 G_HPBX0300
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 N1_V01S0000
arc: D3 E1_H02W0201
arc: D4 H02E0001
arc: D5 H00L0100
arc: E1_H01E0001 F4
arc: E1_H02E0701 Q5
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F0
arc: H01W0100 Q5
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00T0100
arc: M4 V00T0000
arc: M5 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V02N0601 Q4
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: S3_V06S0203 F4
arc: V00T0100 F3
arc: V01S0000 Q2
arc: V01S0100 Q4
arc: W1_H02W0001 Q2
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1101010110000000
word: SLICEA.K1.INIT 1111111110101010
word: SLICEC.K1.INIT 0000000000100010
word: SLICEC.K0.INIT 0000000010101010
word: SLICEB.K1.INIT 0100010101000000
word: SLICEB.K0.INIT 1111001111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R27C78:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W1_H02E0201
arc: E3_H06E0003 H01E0001
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 H01E0001
arc: V00B0000 V02N0001
arc: V00T0000 W1_H02E0201
arc: A2 V02N0701
arc: A4 H02W0701
arc: A5 V00B0000
arc: A6 E1_H01W0000
arc: A7 N1_V01S0100
arc: B0 S1_V02N0301
arc: B3 E1_H01W0100
arc: CE0 H02E0101
arc: CE1 H00R0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0300
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0401 F4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 H02W0601
arc: M2 W1_H02E0601
arc: M6 W1_H02E0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: S1_V02S0501 Q7
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q0
arc: V01S0000 F7
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R27C79:PLC2
arc: E1_H02E0701 W1_H02E0701
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 V01N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 V02S0701
arc: B1 V01N0001
arc: B4 H01E0101
arc: C5 H02E0401
arc: C6 H01E0001
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0300
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 H00R0100
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q6
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q5
arc: S1_V02S0101 F1
arc: S1_V02S0501 Q5
arc: V01S0000 Q4
arc: V01S0100 Q6
arc: W1_H02W0701 Q5
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000011111111
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R27C80:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02S0501
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 H06E0003
arc: V00T0100 H02W0301
arc: W1_H02W0501 V02S0501
arc: W3_H06W0003 N1_V01S0000
arc: A0 V02S0501
arc: A1 V02S0501
arc: A3 V01N0101
arc: B4 H02W0301
arc: B7 H02W0301
arc: C0 H00R0100
arc: C1 H02W0601
arc: C2 S1_V02N0401
arc: C4 H02W0401
arc: C6 V00T0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0300
arc: D0 V02N0201
arc: D1 V02N0001
arc: D2 V00T0100
arc: D3 V00T0100
arc: D6 V01N0001
arc: D7 H02W0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F6
arc: N1_V02N0201 Q0
arc: N1_V02N0501 F7
arc: N3_V06N0203 F4
arc: W3_H06W0103 Q1
word: SLICED.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1100000011000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1111010110100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C81:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 V02N0501
arc: H00R0000 H02E0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 H01E0101
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 H01E0001
arc: V00B0100 H02E0501
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V02S0601
arc: A0 H02E0501
arc: A1 H00L0000
arc: B0 H00R0100
arc: B1 V02S0101
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: CE0 H00R0000
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0300
arc: D0 V02N0201
arc: D1 V00B0100
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00L0000 Q2
arc: H00R0100 Q5
arc: LSR1 H02W0301
arc: M2 E1_H02W0601
arc: M5 H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1101010110000000
word: SLICEA.K1.INIT 1010000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C82:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V06S0203
arc: H00L0000 H02W0201
arc: H00L0100 V02N0301
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 W3_H06E0003
arc: V00B0000 S1_V02N0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 W3_H06E0003
arc: B0 V02N0301
arc: B2 V02N0101
arc: C0 N1_V01S0100
arc: C2 H00L0100
arc: CE0 H02E0101
arc: CE1 E1_H02W0101
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0300
arc: D0 H02W0201
arc: D2 H02E0001
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q2
arc: E1_H02E0401 Q6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M5 H00L0000
arc: M6 V00B0000
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0501 Q5
arc: N1_V02N0701 Q7
arc: V01S0000 Q6
word: SLICEA.K0.INIT 1111110000110000
word: SLICEB.K0.INIT 1100111111000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R27C83:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 N1_V02S0701
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02E0601
arc: S1_V02S0701 H02E0701
arc: V00T0000 N1_V02S0601
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 H01E0001
arc: A0 H00L0000
arc: B0 H02W0301
arc: C0 V02S0601
arc: CE0 H00R0100
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0300
arc: D0 H02E0201
arc: E1_H02E0001 Q0
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: H00L0000 Q2
arc: LSR0 H02E0301
arc: M2 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
word: SLICEA.K0.INIT 1000111110000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C84:PLC2
arc: H00R0100 H02E0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 N1_V01S0000
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 W3_H06E0003
arc: A0 H02E0501
arc: B0 H02E0101
arc: C0 H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 V02S0201
arc: F0 F0_SLICE
arc: LSR0 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 1011001110000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R27C86:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301

.tile R27C87:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 S3_V06N0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: A0 F5
arc: A2 V00T0000
arc: A3 H00L0100
arc: B1 V00T0000
arc: B2 V02S0301
arc: B3 V02S0301
arc: C0 N1_V01N0001
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 V02N0601
arc: C5 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 N1_V01S0000
arc: D5 H02W0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F5
arc: N1_V02N0101 Q1
arc: S1_V02S0301 Q1
arc: S3_V06S0003 Q3
arc: V00T0000 Q2
word: SLICEA.K1.INIT 0000000011000000
word: SLICEB.K0.INIT 0000000011001110
word: SLICEC.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 0000000010100000
word: SLICEB.K1.INIT 0000111000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R27C88:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0303 S3_V06N0303
arc: H00L0100 V02N0301
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 E1_H02W0001
arc: V00B0000 V02N0001
arc: V00B0100 H02E0501
arc: V00T0000 V02S0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 E1_H02W0401
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 V00B0000
arc: A4 H02E0701
arc: A7 N1_V01S0100
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 V00B0100
arc: B7 N1_V01S0000
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 V00T0000
arc: C5 E1_H02W0601
arc: C7 V02N0201
arc: CLK1 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 S1_V02N0601
arc: D7 F0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 E1_H02W0501
arc: S3_V06S0203 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1010100000001000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R27C89:PLC2
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 H02E0201
arc: H00L0100 S1_V02N0301
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02W0201
arc: V00T0000 H02W0201
arc: V00T0100 V02N0501
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 W1_H02E0701
arc: B0 W1_H02E0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 E1_H02W0301
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V00T0000
arc: C5 V02S0001
arc: CLK1 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 S1_V02N0601
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: LSR1 V00T0100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R27C90:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0103 W1_H02E0101
arc: H00L0000 W1_H02E0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S3_V06S0003 N1_V01S0000
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02E0701
arc: A7 N1_V01N0101
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 V00B0100
arc: B7 H01E0101
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V02S0201
arc: C5 S1_V02N0001
arc: C7 V02N0201
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H00R0100
arc: D7 F0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: S3_V06S0203 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1010100000001000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R27C91:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: H00R0000 V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0301
arc: W1_H02W0301 V02N0301
arc: A0 H00R0000
arc: A1 V02S0501
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A4 V00B0000
arc: A6 H00L0000
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 V00B0100
arc: B6 N1_V01S0000
arc: C0 N1_V02S0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 E1_H02W0601
arc: C5 S1_V02N0001
arc: C6 V02N0201
arc: CLK1 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 H00R0100
arc: D6 S1_V02N0601
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H00L0000 F0
arc: LSR1 E1_H02W0301
arc: S1_V02S0401 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1100101000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R27C92:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02N0101
arc: H00R0000 V02N0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02S0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 N1_V01S0100
arc: W3_H06W0003 S3_V06N0003
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00T0100
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 H00R0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H02W0601
arc: C5 V00B0100
arc: CLK1 G_HPBX0600
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 S1_V02N0601
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0501
arc: V01S0000 F0
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R27C93:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 W3_H06E0003
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0001 N1_V01S0000
arc: V00B0000 E1_H02W0601
arc: V00T0000 V02S0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 S3_V06N0003
arc: A0 V02S0701
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00T0000
arc: B0 S1_V02N0301
arc: B1 H02W0301
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 H02E0301
arc: C0 V02N0401
arc: C1 W1_H02E0401
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 V02S0201
arc: C5 S1_V02N0201
arc: CLK1 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 V00B0000
arc: F0 F0_SLICE
arc: LSR1 H02W0501
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R27C94:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02N0601
arc: V00B0000 H02E0401
arc: V00T0000 V02N0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 S3_V06N0203
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 V00T0100
arc: B0 V00B0000
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 W1_H02E0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 H02E0601
arc: C5 S1_V02N0201
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 S1_V02N0601
arc: F0 F0_SLICE
arc: LSR1 H02W0301
arc: S1_V02S0201 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R27C95:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S3_V06N0203
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 V02S0701
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 S1_V02N0601
arc: A0 S1_V02N0701
arc: A1 S1_V02N0701
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: A4 V00T0100
arc: A6 H00R0000
arc: B0 V00B0000
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 E1_H02W0301
arc: B6 N1_V01S0000
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 E1_H02W0401
arc: C5 V00T0000
arc: C6 H02E0601
arc: CLK1 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 S1_V02N0601
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0100
arc: S3_V06S0303 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1101000010000000
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R27C96:PLC2
arc: E1_H02E0501 V02N0501
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02N0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02N0601
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02E0101
arc: S1_V02S0101 N1_V01S0100
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02E0601
arc: V00T0100 V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 N1_V01S0100
arc: A6 V00T0100
arc: B0 V02N0101
arc: B1 H02W0101
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 E1_H02W0101
arc: B6 N1_V01S0000
arc: C0 V02S0601
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H02W0401
arc: C5 S1_V02N0001
arc: C6 H02E0401
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V00B0000
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 H02E0301
arc: V01S0100 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1101000010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R27C97:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0103 S3_V06N0103
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0501 H06E0303
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 W1_H02E0601
arc: V00T0000 H02W0201
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 E1_H02W0501
arc: A7 W1_H02E0701
arc: B0 H00R0100
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 H02W0101
arc: B7 N1_V01S0000
arc: C0 E1_H02W0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 E1_H02W0401
arc: C5 H02W0401
arc: C7 V00T0000
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V00B0000
arc: D7 F0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02E0501
arc: S1_V02S0701 F7
word: SLICED.K1.INIT 1010100000001000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R27C98:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 H02E0501
arc: N1_V02N0301 S3_V06N0003
arc: S1_V02S0701 W3_H06E0203
arc: V00B0100 V02N0101
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 S3_V06N0203
arc: W3_H06W0103 E3_H06W0003
arc: A0 E1_H02W0701
arc: A1 E1_H02W0501
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A4 H02W0701
arc: B0 S1_V02N0301
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 V00B0100
arc: C0 S1_V02N0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H02W0401
arc: C5 S1_V02N0201
arc: CLK1 G_HPBX0600
arc: D0 H02W0201
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 H00R0100
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0301
arc: V01S0100 F0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R27C99:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W3_H06E0003
arc: H00R0100 W1_H02E0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02N0001
arc: V00T0000 V02N0401
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N1_V01S0100
arc: A0 H02W0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 N1_V01S0100
arc: A6 V02S0301
arc: B0 H02E0301
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 H02E0101
arc: B6 N1_V01S0000
arc: C0 S1_V02N0401
arc: C1 W1_H02E0401
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 V00T0000
arc: C5 S1_V02N0001
arc: C6 V02N0201
arc: CLK1 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H00R0100
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0000
arc: S3_V06S0303 F6
word: SLICED.K0.INIT 1010100000001000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R28C100:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02N0301
arc: H00R0000 S1_V02N0601
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06W0303
arc: V00B0100 S1_V02N0301
arc: V00T0100 S1_V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0501 S1_V02N0501
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02S0301
arc: A7 W1_H02E0501
arc: B0 H02E0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 H00L0000
arc: B7 S1_V02N0701
arc: C0 H02W0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H02E0401
arc: C5 V02N0201
arc: C6 Q6
arc: C7 E1_H02W0401
arc: CE0 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H02E0001
arc: D6 H02W0001
arc: D7 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0100
arc: M0 H02E0601
arc: M6 V00T0000
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0201 Q0
arc: S1_V02S0501 F7
arc: V00B0000 F6
arc: V00T0000 Q0
arc: W1_H02W0601 Q6
word: SLICED.K1.INIT 1010001010000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111111110000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R28C101:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H06E0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00B0100 H02E0501
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0601 V02N0601
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 V02S0301
arc: B0 W1_H02E0101
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 H02E0101
arc: C0 V02N0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 W1_H02E0401
arc: C5 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 W1_H02E0001
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: LSR1 V00T0000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R28C102:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00R0000 H02W0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02W0401
arc: V00B0100 W1_H02E0701
arc: W1_H02W0401 H01E0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A2 V02N0701
arc: A7 S1_V02N0301
arc: B0 V01N0001
arc: B1 V01N0001
arc: B5 S1_V02N0501
arc: B7 E1_H02W0301
arc: C0 V02S0601
arc: C1 H00R0100
arc: C7 V01N0101
arc: CE1 E1_H02W0101
arc: CE2 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 Q2
arc: D5 H00R0100
arc: D7 F0
arc: E1_H01E0001 F7
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: M0 V00B0000
arc: M2 H02E0601
arc: M5 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q2
arc: N1_V02N0201 Q2
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1100000011110000
word: SLICED.K1.INIT 0011000100100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C103:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 V02S0701
arc: H00L0000 H02W0201
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06W0203
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0100 H02E0701
arc: V00T0000 V02S0601
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 V02S0601
arc: A0 E1_H01E0001
arc: A2 E1_H01E0001
arc: A4 F5
arc: A5 E1_H02W0501
arc: A6 N1_V01N0101
arc: A7 H02W0701
arc: B0 V02N0101
arc: B1 Q1
arc: B2 V02N0301
arc: B4 E1_H02W0301
arc: B6 W1_H02E0301
arc: B7 V01S0000
arc: C0 H00L0000
arc: C2 H02E0401
arc: C4 V02S0201
arc: C5 H02E0401
arc: C6 H02W0601
arc: C7 S1_V02N0201
arc: CE0 E1_H02W0101
arc: CE2 H00R0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 V02N0001
arc: D4 V00B0000
arc: D5 F0
arc: D6 F2
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q7
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: M0 H01E0001
arc: M1 H00R0000
arc: M2 V00B0100
arc: M4 V00T0000
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q6
arc: V00B0000 Q6
arc: V01S0000 Q7
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0111000000000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0101010100111111
word: SLICEA.K1.INIT 0011001100000000
word: SLICEC.K1.INIT 1010000011110101
word: SLICEC.K0.INIT 0000000100110001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C104:PLC2
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 E1_H02W0001
arc: H00R0000 H02E0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H01E0101
arc: S1_V02S0201 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02E0701
arc: V00T0000 H02E0001
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0701 V01N0101
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H00L0100
arc: A6 S1_V02N0301
arc: B0 H02W0301
arc: B2 H02W0301
arc: B3 Q3
arc: B6 V01S0000
arc: C0 H00L0000
arc: C2 N1_V01N0001
arc: C6 Q6
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V02S0001
arc: D2 E1_H02W0001
arc: D3 V02S0001
arc: D6 V00B0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q3
arc: E1_H02E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: M0 V00B0100
arc: M1 H02E0001
arc: M2 H02E0601
arc: M3 H00R0000
arc: M4 H02E0401
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q4
arc: N1_V02N0101 Q1
arc: V01S0000 Q1
arc: V01S0100 Q4
arc: W1_H02W0601 F6
word: SLICED.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1111001110101010
word: SLICEB.K1.INIT 0000000011001100
word: SLICEA.K0.INIT 1111101000111010
word: SLICEA.K1.INIT 0000000010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C105:PLC2
arc: E1_H02E0001 H01E0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0601 H06E0303
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02W0401
arc: V00B0100 E1_H02W0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V02N0501
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 V06N0203
arc: A0 V01N0101
arc: A1 V01N0101
arc: A3 N1_V02S0501
arc: A4 H02E0701
arc: A5 Q5
arc: A6 F5
arc: B0 H02W0301
arc: B1 H02W0301
arc: B3 Q3
arc: B4 V02S0501
arc: B5 V01S0000
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C3 V02N0401
arc: C4 V02N0001
arc: C5 S1_V02N0001
arc: C6 F4
arc: CE0 H00R0100
arc: CE1 H02W0101
arc: CE2 E1_H02W0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D3 V00B0100
arc: D4 E1_H02W0001
arc: D5 V00B0000
arc: D6 H01W0000
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q3
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F3
arc: H01W0100 Q7
arc: M0 V00T0000
arc: M1 H00R0000
arc: M3 H00R0000
arc: M5 H00R0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F6
arc: V01S0000 Q1
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 1100110010100000
word: SLICEA.K1.INIT 1100110010101111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K0.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C106:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0101 V01N0101
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 V02N0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0203 E1_H02W0701
arc: A0 V02N0701
arc: A1 V02N0701
arc: A4 V02N0301
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 H02W0301
arc: B4 E1_H02W0101
arc: C0 H00L0000
arc: C2 E1_H02W0601
arc: C4 V02N0201
arc: CE1 N1_V02S0201
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 W1_H02E0001
arc: D4 H02E0201
arc: E1_H02E0401 F4
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q2
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0001 F0
word: SLICEA.K0.INIT 0000000000100111
word: SLICEA.K1.INIT 0000000001110111
word: SLICEC.K0.INIT 0000010000010101
word: SLICEB.K0.INIT 1111110011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R28C107:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0003 N1_V01S0000
arc: H00L0000 V02N0001
arc: H00L0100 V02N0301
arc: H00R0100 N1_V02S0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 H02W0201
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 V01N0101
arc: A3 V01N0101
arc: A4 V02N0101
arc: A6 H02W0501
arc: A7 H02W0501
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 H02W0301
arc: B3 H02W0301
arc: B6 H02W0301
arc: C0 S1_V02N0401
arc: C1 H00L0000
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V02S0001
arc: C6 S1_V02N0201
arc: CE2 N1_V02S0601
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 S1_V02N0001
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 F2
arc: D6 H02E0001
arc: D7 H02E0001
arc: E1_H01E0101 F6
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q7
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0000
arc: M2 N1_V01N0001
arc: M5 W1_H02E0001
arc: M6 H02E0401
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V02N0701 Q5
arc: V01S0000 Q4
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1010101011000000
word: SLICEA.K1.INIT 1010110010101111
word: SLICEB.K0.INIT 1110001011000000
word: SLICEB.K1.INIT 1110001011110011
word: SLICEC.K0.INIT 1111101000001010
word: SLICED.K0.INIT 1111001110101010
word: SLICED.K1.INIT 0000000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R28C108:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02S0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 W1_H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02E0701
arc: A2 V01N0101
arc: A3 V01N0101
arc: A7 Q7
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B7 E1_H02W0301
arc: C1 V02N0401
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C7 V00T0100
arc: CE0 H00L0000
arc: CE1 E1_H02W0101
arc: CE2 H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D7 V02N0401
arc: E1_H01E0001 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M3 H00R0000
arc: M5 H02E0001
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q3
arc: V00T0000 F0
arc: V01S0000 Q1
arc: V01S0100 Q7
arc: W1_H02W0201 F2
arc: W1_H02W0501 Q5
word: SLICEA.K0.INIT 1100110010101010
word: SLICEA.K1.INIT 1100000011110000
word: SLICEB.K0.INIT 1010110010100000
word: SLICEB.K1.INIT 1010111110100011
word: SLICED.K1.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C109:PLC2
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 H01E0101
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0501 V02N0501
arc: A3 V02S0501
arc: A4 N1_V01S0100
arc: B0 V00B0000
arc: B3 E1_H02W0301
arc: B4 H02W0301
arc: C0 V02N0601
arc: C3 F4
arc: C4 H01E0001
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D2 V00T0100
arc: D3 H00R0000
arc: D4 S1_V02N0401
arc: E1_H01E0001 Q0
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00B0100
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0103 F2
word: SLICEA.K0.INIT 1111110011001100
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1000101000001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R28C110:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 H01E0001
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 V01N0101
arc: H00L0000 S1_V02N0001
arc: H00L0100 W1_H02E0101
arc: H00R0100 V02S0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H01E0001
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00T0000 H02W0001
arc: V00T0100 H02W0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 V01N0101
arc: A0 E1_H01E0001
arc: A2 E1_H02W0701
arc: A4 F7
arc: A7 V02S0301
arc: B0 V02N0301
arc: B2 S1_V02N0101
arc: B7 H02W0101
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C2 E1_H01W0000
arc: C4 V02S0201
arc: C7 V00T0100
arc: CE0 H00R0100
arc: CE1 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 Q2
arc: D4 V02S0601
arc: D7 F2
arc: E1_H01E0001 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: S1_V02S0201 F0
arc: W3_H06W0203 F4
word: SLICEB.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0010101000000000
word: SLICEC.K0.INIT 0101111100000000
word: SLICEA.K0.INIT 1011101111110000
word: SLICEA.K1.INIT 0000000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C111:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V06N0303
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 N1_V02S0001
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 H01E0001
arc: W3_H06W0003 E3_H06W0303
arc: A6 N1_V01S0100
arc: B6 V01S0000
arc: C6 V02N0001
arc: CE0 H00R0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D6 V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q1
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: M1 H00L0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: V01S0000 Q6
arc: W1_H02W0101 Q1
word: SLICED.K0.INIT 0000001100000101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C112:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 V01N0101
arc: E3_H06E0303 V01N0101
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00T0000 V02N0401
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: A0 V02S0501
arc: B0 V02N0301
arc: C0 H00R0100
arc: C1 N1_V01S0100
arc: CE1 S1_V02N0201
arc: CE2 H00L0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 V02N0001
arc: E1_H01E0001 F0
arc: E1_H02E0001 Q2
arc: F0 F5A_SLICE
arc: M0 H01E0001
arc: M2 V00T0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q5
arc: V01S0000 Q5
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1110111000101110
word: SLICEA.K1.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C113:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 H01E0001
arc: H00L0000 N1_V02S0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: A1 E1_H01E0001
arc: A3 F5
arc: A5 H02E0501
arc: A6 S1_V02N0101
arc: A7 W1_H02E0501
arc: B1 H01W0100
arc: B3 V01N0001
arc: B5 S1_V02N0701
arc: B6 H01E0101
arc: B7 W1_H02E0301
arc: C1 S1_V02N0401
arc: C3 F6
arc: C5 H02W0601
arc: C6 W1_H02E0401
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CE1 H00L0100
arc: CE2 H00R0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D1 E1_H02W0001
arc: D3 V00B0100
arc: D5 H02W0001
arc: D6 V02S0401
arc: D7 W1_H02E0201
arc: E1_H01E0001 Q1
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M3 H02W0201
arc: M5 W1_H02E0001
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q7
arc: V00B0100 F7
arc: V01S0000 F3
arc: V01S0100 Q5
word: SLICED.K1.INIT 1000000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R28C114:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0103 W1_H02E0101
arc: H00L0100 H02E0301
arc: H00R0000 H02W0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0203 E3_H06W0203
arc: A0 F7
arc: A1 V01N0101
arc: A2 W1_H02E0701
arc: A3 V00B0000
arc: A7 V02S0101
arc: B1 V02S0301
arc: B2 H00L0000
arc: B3 Q3
arc: B7 V00B0100
arc: C0 S1_V02N0601
arc: C1 N1_V01N0001
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 F2
arc: D2 S1_V02N0001
arc: D3 V00T0100
arc: D7 H02W0201
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 W1_H02E0601
arc: M3 H00L0100
arc: M5 E1_H02W0001
arc: M6 H02E0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V02N0501 Q5
arc: V00B0000 Q6
arc: V00B0100 Q7
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0000101010101010
word: SLICED.K1.INIT 0001010100111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R28C115:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: H00R0000 S1_V02N0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 H06E0103
arc: S3_V06S0303 H01E0101
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 H01E0001
arc: A2 V01N0101
arc: B2 V01N0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D2 W1_H02E0201
arc: E1_H01E0001 Q0
arc: E1_H02E0401 Q4
arc: E1_H02E0701 Q7
arc: E3_H06E0103 Q2
arc: F2 F2_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M4 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
word: SLICEB.K0.INIT 0111011111111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C116:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 V02N0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 W1_H02E0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 H06E0003
arc: V00B0100 H02W0501
arc: V00T0000 V02S0401
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 W3_H06E0203
arc: A1 V01N0101
arc: A2 H01E0001
arc: A4 V00T0100
arc: B1 H01W0100
arc: B2 H01W0100
arc: B4 V02N0701
arc: C1 V02S0601
arc: C2 N1_V01N0001
arc: C4 Q4
arc: CE0 E1_H02W0101
arc: CE1 H00R0100
arc: CE2 S1_V02N0601
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D1 W1_H02E0001
arc: D2 H00R0000
arc: D4 W1_H02E0201
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q7
arc: E1_H02E0001 F0
arc: E1_H02E0101 Q1
arc: E1_H02E0201 F2
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00T0000
arc: M4 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: S3_V06S0203 Q4
arc: V00B0000 F4
arc: V00T0100 Q1
word: SLICEB.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R28C117:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 V02S0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02W0701
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H01E0101
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 V01N0101
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0201
arc: W1_H02W0501 V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: A0 H02E0501
arc: A2 E1_H01E0001
arc: A3 S1_V02N0501
arc: A4 W1_H02E0701
arc: A5 F7
arc: A6 E1_H02W0701
arc: A7 H00L0000
arc: B0 V00T0000
arc: B2 S1_V02N0101
arc: B3 E1_H01W0100
arc: B4 E1_H02W0301
arc: B5 V02S0501
arc: B6 V00B0100
arc: B7 F3
arc: C0 H02E0601
arc: C2 N1_V02S0601
arc: C3 W1_H02E0401
arc: C4 H02W0601
arc: C5 V02S0001
arc: C6 H02E0401
arc: C7 F4
arc: CE1 H00L0100
arc: CE2 V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D2 V00B0100
arc: D3 S1_V02N0001
arc: D4 V02N0401
arc: D5 H02E0001
arc: D6 E1_H02W0201
arc: D7 F2
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 Q6
arc: H01W0100 Q7
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M2 V00B0000
arc: M4 V00B0000
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: V01S0100 F6
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0000011101110111
word: SLICED.K1.INIT 1000000000000000
word: SLICEC.K1.INIT 0100110011001100
word: SLICEC.K0.INIT 0000011101110111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R28C118:PLC2
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 V02N0201
arc: H00L0100 V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H02E0601
arc: S1_V02S0201 E1_H02W0201
arc: V00B0000 H02E0601
arc: V00B0100 H02E0501
arc: V00T0100 V02S0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S1_V02N0701
arc: A0 E1_H02W0701
arc: A2 H00L0100
arc: A3 V01N0101
arc: A4 V00T0000
arc: A5 F7
arc: A7 H02W0501
arc: B0 V02S0301
arc: B2 H00L0000
arc: B3 W1_H02E0301
arc: B4 H02E0301
arc: B5 F3
arc: B7 V01S0000
arc: C0 H02W0401
arc: C2 H02W0401
arc: C3 E1_H02W0601
arc: C4 Q4
arc: C5 F4
arc: C7 S1_V02N0201
arc: CE0 H02E0101
arc: CE1 E1_H02W0101
arc: CE2 H00R0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 Q2
arc: D3 V02N0001
arc: D4 H02E0001
arc: D5 W1_H02E0201
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F2
arc: E1_H02E0401 Q4
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M4 V00T0100
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 F0
arc: S1_V02S0501 F5
arc: V00T0000 Q2
arc: V01S0000 Q7
word: SLICEB.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000010111010
word: SLICEA.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C119:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 S1_V02N0401
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0501 V01N0101
arc: V00B0000 V02N0001
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0303 E1_H02W0601
arc: A0 S1_V02N0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 F7
arc: A5 Q5
arc: A7 F5
arc: B0 E1_H02W0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 H01E0101
arc: B5 H02W0301
arc: B7 V02N0501
arc: C0 F6
arc: C1 F6
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 E1_H02W0401
arc: C6 E1_H02W0601
arc: C7 H02E0401
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 V00B0000
arc: D5 F2
arc: D6 V02N0601
arc: D7 H00R0100
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 H02E0601
arc: M2 V00T0100
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: N1_V02N0201 F0
arc: V01S0000 F6
arc: W1_H02W0701 Q5
word: SLICEB.K0.INIT 1101100010001000
word: SLICEB.K1.INIT 1101110110001101
word: SLICEC.K1.INIT 1011101110001000
word: SLICED.K1.INIT 1110001000000000
word: SLICEA.K0.INIT 1111111101001111
word: SLICEA.K1.INIT 1111111100001111
word: SLICED.K0.INIT 0000111100000000
word: SLICEC.K0.INIT 0000010000001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C120:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 E1_H02W0001
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0601 E1_H02W0601
arc: V00B0000 H02E0401
arc: V00B0100 N1_V02S0301
arc: V00T0100 V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0701
arc: A0 V01N0101
arc: A1 W1_H02E0701
arc: A2 F5
arc: A6 E1_H01W0000
arc: A7 H00L0000
arc: B0 V01N0001
arc: B1 V01N0001
arc: B4 V02N0501
arc: B5 E1_H02W0101
arc: B6 V02N0501
arc: B7 V02N0501
arc: C2 E1_H02W0601
arc: C4 V02N0201
arc: C6 V02S0201
arc: C7 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 V00B0100
arc: D4 E1_H02W0201
arc: D5 V02S0601
arc: D6 E1_H02W0201
arc: D7 F2
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0201 F2
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F5
arc: LSR0 V00B0000
arc: M0 V00T0100
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1110111000100010
word: SLICEA.K1.INIT 1010101000100010
word: SLICEC.K0.INIT 0000001100000000
word: SLICED.K0.INIT 0111000011110000
word: SLICEC.K1.INIT 0011001100000000
word: SLICEB.K0.INIT 1010000000000000
word: SLICED.K1.INIT 0000000010001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R28C121:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0701 N1_V01S0100
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H02E0701
arc: S1_V02S0301 S3_V06N0003
arc: V00B0100 H02W0501
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 S1_V02N0701
arc: A1 H00L0100
arc: A2 H02E0701
arc: A3 F5
arc: A6 F5
arc: A7 H02E0501
arc: B1 H02E0101
arc: B5 H02E0301
arc: B7 N1_V02S0701
arc: C1 H02E0401
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 E1_H01E0101
arc: C5 V02S0201
arc: C6 H02W0401
arc: C7 F4
arc: D1 V02N0001
arc: D2 V00B0100
arc: D4 H02E0201
arc: D5 E1_H01W0100
arc: D6 V02S0401
arc: D7 H02W0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: M0 V00B0000
arc: N1_V01N0001 F3
arc: N1_V01N0101 F0
arc: V00B0000 F6
arc: V01S0100 F4
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K0.INIT 0000000011110101
word: SLICEB.K1.INIT 1010000010100000
word: SLICEB.K0.INIT 1010000000000000
word: SLICED.K1.INIT 0100010101000100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0101000111110011
word: SLICEC.K0.INIT 0000000000001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R28C122:PLC2
arc: E1_H02E0001 V02N0001
arc: H00L0100 E1_H02W0301
arc: H00R0100 H02E0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0501 H01E0101
arc: V00T0000 V02N0401
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V01N0101
arc: A0 H00L0100
arc: A2 H01E0001
arc: A3 H02E0701
arc: B0 V02N0301
arc: B2 W1_H02E0101
arc: B3 H00R0100
arc: B6 S1_V02N0501
arc: C0 H02W0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 H02W0601
arc: C6 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 H02E0001
arc: D3 W1_H02E0001
arc: D4 V02S0401
arc: D6 V01N0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q3
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F4
arc: H01W0100 Q3
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q3
arc: N1_V02N0301 Q3
arc: N1_V02N0401 F4
arc: N1_V02N0601 F4
arc: S1_V02S0201 F0
arc: S1_V02S0401 F6
arc: W1_H02W0101 Q3
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 0000000100110011
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000001100
word: SLICEB.K1.INIT 1111111111111101
word: SLICEB.K0.INIT 0000000100000000
word: SLICEC.K0.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R28C123:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 H01E0001
arc: H00R0000 N1_V02S0601
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0003
arc: V00B0000 H02W0401
arc: V00T0000 H02E0001
arc: W1_H02W0601 N1_V02S0601
arc: A0 F5
arc: A2 H01E0001
arc: A3 V01N0101
arc: A5 W1_H02E0501
arc: A6 H00R0000
arc: A7 H00R0000
arc: B0 V02S0301
arc: B3 H00R0000
arc: B6 V02N0701
arc: B7 V00T0000
arc: C0 N1_V02S0401
arc: C2 N1_V01S0100
arc: C3 N1_V01N0001
arc: C5 N1_V02S0201
arc: C6 H02W0601
arc: C7 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D2 N1_V02S0201
arc: D3 H02E0001
arc: D5 V00B0000
arc: D6 H02E0001
arc: D7 E1_H01W0100
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: V01S0000 F7
arc: V01S0100 F6
word: SLICEB.K1.INIT 1000101010101010
word: SLICED.K0.INIT 1000110011001100
word: SLICED.K1.INIT 1011000011110000
word: SLICEC.K1.INIT 0000000010100000
word: SLICEB.K0.INIT 1010000001010000
word: SLICEA.K0.INIT 1001110010001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R28C124:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0601 H01E0001
arc: V00B0000 N1_V02S0001
arc: V00T0000 N1_V02S0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 N1_V02S0401
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A4 F5
arc: A6 F5
arc: A7 V02S0301
arc: B1 V00B0000
arc: B2 N1_V02S0301
arc: B4 V02S0701
arc: B6 V02S0501
arc: B7 V00T0000
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 F4
arc: C3 F4
arc: C5 H02E0401
arc: C7 H02E0601
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0001
arc: D1 W1_H02E0201
arc: D2 V00B0100
arc: D3 N1_V01S0000
arc: D4 V02S0401
arc: D5 N1_V02S0401
arc: D6 H02E0201
arc: D7 H02E0001
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: M0 V00B0100
arc: M6 N1_V01N0101
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F0
arc: N1_V02N0401 F6
arc: V00B0100 F7
arc: W1_H02W0301 Q3
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 0000111110101111
word: SLICEA.K1.INIT 0000100000000000
word: SLICEC.K0.INIT 0001000100000000
word: SLICED.K0.INIT 0001000110111011
word: SLICEB.K0.INIT 0010001000101111
word: SLICEB.K1.INIT 1111111111110000
word: SLICED.K1.INIT 0101010001010101
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R28C73:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: H00R0100 V02S0501
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0401 S3_V06N0203
arc: V00B0000 V02N0201
arc: V00B0100 V02S0301
arc: CE3 H00R0100
arc: CLK0 G_HPBX0300
arc: LSR1 V00B0100
arc: M6 V00B0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: V01S0000 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C74:PLC2
arc: H00R0000 H02E0401
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 E1_H02W0401
arc: A0 V02N0701
arc: B0 E1_H01W0100
arc: C0 E1_H01W0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0300
arc: D0 N1_V01S0000
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V02N0001 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111111101000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R28C75:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0303 V06S0303
arc: H00L0100 V02N0101
arc: H00R0000 H02W0401
arc: N1_V02N0001 E1_H01W0000
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0100 V02S0501
arc: B1 H02W0301
arc: C0 V02N0401
arc: C1 E1_H01W0000
arc: C5 E1_H02W0401
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CLK0 G_HPBX0300
arc: D0 H02W0001
arc: D1 V02N0001
arc: D5 E1_H01W0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q3
arc: E1_H02E0101 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F5
arc: H01W0100 Q1
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M3 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q0
arc: S1_V02S0501 F5
arc: V01S0000 Q1
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEC.K1.INIT 0000000000001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R28C76:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 S3_V06N0003
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S3_V06N0203
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: C0 H02W0401
arc: C1 H02E0601
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0300
arc: D0 H02W0001
arc: D1 S1_V02N0001
arc: E1_H01E0001 Q3
arc: E1_H02E0301 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: M3 H02E0201
arc: M4 H02E0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N3_V06N0003 Q3
arc: V01S0000 Q4
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111001111000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R28C77:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V06S0203
arc: E3_H06E0003 V01N0001
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02E0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 N1_V01S0000
arc: A0 F7
arc: A2 H02E0701
arc: A7 Q7
arc: B0 E1_H02W0301
arc: B2 V02N0301
arc: B7 W1_H02E0101
arc: C0 H02E0601
arc: C2 H02E0401
arc: C7 V00T0100
arc: CE0 V02N0201
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 F2
arc: D2 V00T0100
arc: D7 N1_V02S0601
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M3 H00L0000
arc: M4 V00T0000
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: W1_H02W0001 Q0
arc: W1_H02W0601 Q6
word: SLICEB.K0.INIT 0000000011100100
word: SLICED.K1.INIT 1110000000100000
word: SLICEA.K0.INIT 1111110010101100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C78:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00T0000 W1_H02E0201
arc: A0 W1_H02E0501
arc: A2 V02S0701
arc: B0 V02S0101
arc: B1 V02S0101
arc: B5 H02E0301
arc: C0 V02S0601
arc: C2 V02N0601
arc: C5 V02S0201
arc: CE0 H02E0101
arc: CE1 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0300
arc: D0 V00T0100
arc: D1 H02E0001
arc: D5 H02E0001
arc: E1_H01E0101 Q2
arc: E1_H02E0201 Q2
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M1 H00L0100
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F0
arc: N1_V02N0001 Q2
arc: S1_V02S0501 F5
arc: V00T0100 Q1
arc: V01S0000 Q6
word: SLICEA.K0.INIT 1110010001000100
word: SLICEA.K1.INIT 1111111111001100
word: SLICEC.K1.INIT 1100110011001111
word: SLICEB.K0.INIT 1010000010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C79:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0601 V06N0303
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0301
arc: W1_H02W0301 V06S0003
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 H02W0501
arc: A3 N1_V02S0701
arc: A4 S1_V02N0301
arc: A5 V00T0100
arc: A6 F5
arc: A7 H00L0000
arc: B1 V02S0101
arc: B3 V02N0301
arc: B4 V02S0501
arc: B5 N1_V01S0000
arc: B6 F3
arc: B7 V00T0000
arc: C3 N1_V01S0100
arc: C4 N1_V02S0001
arc: C5 S1_V02N0201
arc: C6 F4
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 Q0
arc: D2 Q2
arc: D3 V02N0001
arc: D4 V02N0601
arc: D5 V01N0001
arc: D6 H02W0001
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q2
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q1
arc: S1_V02S0001 Q2
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: W1_H02W0601 F6
word: SLICEC.K0.INIT 1000010000100001
word: SLICEC.K1.INIT 1000010000100001
word: SLICED.K1.INIT 1001000000001001
word: SLICEB.K1.INIT 1000001001000001
word: SLICED.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000010101010
word: SLICEA.K0.INIT 0000000010101010
word: SLICEA.K1.INIT 1000100010001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C80:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0501 V06S0303
arc: H00L0100 H02W0301
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 N3_V06S0303
arc: V00B0100 W1_H02E0501
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 H01E0001
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 N3_V06S0203
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A6 H00L0000
arc: B0 S1_V02N0101
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 V02N0101
arc: C0 H00L0100
arc: C1 H02W0401
arc: C2 V02N0601
arc: C4 V02N0201
arc: C5 V02N0001
arc: C7 H02W0601
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 S1_V02N0201
arc: D2 N1_V02S0001
arc: D3 H02W0001
arc: D4 H02W0001
arc: D5 H02W0001
arc: D6 H02W0001
arc: D7 H02W0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F5
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q1
arc: N3_V06N0303 F6
arc: V01S0100 Q1
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K1.INIT 1110101011000000
word: SLICEA.K0.INIT 1110101011000000
word: SLICEB.K0.INIT 1110110010100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C81:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0301 V06S0003
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 V01N0001
arc: W3_H06W0303 N1_V01S0100
arc: A0 H00R0000
arc: A1 V02N0501
arc: A2 V00T0000
arc: A6 S1_V02N0301
arc: B0 V02N0301
arc: B1 V02N0101
arc: B2 N1_V02S0301
arc: B4 H00L0000
arc: C0 V02N0601
arc: C1 S1_V02N0401
arc: C2 V02N0601
arc: C3 H02W0601
arc: C7 V01N0101
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0201
arc: D2 S1_V02N0001
arc: D3 H02E0001
arc: D4 H02E0001
arc: D6 H02E0001
arc: D7 H02E0001
arc: E1_H01E0101 F4
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F6
arc: H01W0100 Q2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F3
arc: N1_V02N0701 F7
arc: V01S0100 Q1
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 1111100010001000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C82:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0103 S3_V06N0103
arc: H00R0100 W1_H02E0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 H01E0101
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V02N0601
arc: A0 V02N0701
arc: A6 S1_V02N0101
arc: B2 H02W0101
arc: C0 H02W0601
arc: C1 V02N0401
arc: C4 S1_V02N0201
arc: C5 S1_V02N0001
arc: C7 E1_H02W0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 H02W0201
arc: D1 H02E0001
arc: D2 H02E0001
arc: D4 H02E0001
arc: D5 H02E0001
arc: D6 H02E0001
arc: D7 H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F1
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F5
arc: N1_V02N0001 Q0
arc: W1_H02W0201 Q0
word: SLICED.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEA.K0.INIT 1010111110100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C83:PLC2
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 H01E0001
arc: N3_V06N0103 H01E0101
arc: N3_V06N0203 H06E0203
arc: S1_V02S0201 H06W0103
arc: S1_V02S0601 N3_V06S0303
arc: V00T0100 V02N0501
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N1_V02S0601
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02S0701
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B4 H00L0000
arc: C0 S1_V02N0401
arc: C1 E1_H02W0601
arc: C2 E1_H02W0401
arc: C5 V02N0001
arc: C6 V00T0000
arc: C7 V01N0101
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 N1_V02S0001
arc: D2 V00T0100
arc: D4 W1_H02E0001
arc: D5 W1_H02E0001
arc: D6 W1_H02E0001
arc: D7 W1_H02E0001
arc: E1_H01E0101 F4
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0501 F7
arc: N3_V06N0303 F5
arc: V00T0000 Q0
arc: V01S0100 Q1
arc: W1_H02W0101 Q1
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K0.INIT 1111100010001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C84:PLC2
arc: N1_V02N0001 H06W0003
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 H01E0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 V02N0401
arc: A2 V02N0501
arc: B2 H02W0101
arc: C2 V02N0601
arc: C5 V02N0001
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D2 V01S0100
arc: D5 E1_H02W0201
arc: E3_H06E0103 Q2
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: N3_V06N0303 F5
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111100010001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R28C85:PLC2
arc: N3_V06N0203 H06E0203
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601

.tile R28C86:PLC2
arc: E1_H02E0301 V02N0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: N1_V02N0201 S3_V06N0103
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H01W0000
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100

.tile R28C87:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 N1_V02S0201
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: V00B0100 H02W0501
arc: A0 V01N0101
arc: A3 V01N0101
arc: B3 V02S0101
arc: C0 V02N0401
arc: C3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D3 V02N0001
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q0
arc: H01W0100 F2
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0000101000000000
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1111111011111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R28C88:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 S1_V02N0001
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 S3_V06N0003
arc: V00B0000 S1_V02N0001
arc: V00T0100 V02N0701
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 H02E0701
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 H02E0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00T0100
arc: C5 V02S0001
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V02N0601
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0501
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R28C89:PLC2
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02N0201
arc: H00L0100 V02N0301
arc: H00R0000 S1_V02N0601
arc: N1_V02N0501 S1_V02N0401
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0501
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00T0100
arc: B0 V02S0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 V00B0100
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V02S0201
arc: C5 V02S0001
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V02N0601
arc: F0 F0_SLICE
arc: LSR1 V00T0000
arc: S3_V06S0003 F0
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R28C90:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0201 N1_V02S0201
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 S1_V02N0001
arc: W1_H02W0501 S1_V02N0501
arc: A0 H00R0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 H02E0501
arc: A6 E1_H01W0000
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 E1_H02W0301
arc: B6 W1_H02E0101
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 N1_V02S0201
arc: C5 V02N0001
arc: C6 W1_H02E0601
arc: CLK1 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 H00R0100
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 W1_H02E0301
arc: S1_V02S0601 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1011000010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R28C91:PLC2
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 V02N0601
arc: H00L0000 H02E0001
arc: H00L0100 V02N0101
arc: H00R0000 H02W0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: V00T0000 H02E0001
arc: V00T0100 V02S0701
arc: W1_H02W0401 V02N0401
arc: A0 H00R0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 V00T0100
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 H02W0301
arc: C0 H00L0100
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V02N0201
arc: C5 S1_V02N0201
arc: CLK1 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 H00R0100
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: LSR1 H02E0501
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R28C92:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 E1_H02W0101
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0301 E1_H01W0100
arc: V00B0000 H02W0401
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00B0000
arc: A6 V00T0100
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 E1_H02W0301
arc: B6 N1_V01S0000
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V02N0201
arc: C5 V00B0100
arc: C6 H02E0601
arc: CLK1 G_HPBX0600
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 V02N0601
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00T0000
arc: S1_V02S0401 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1101000010000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R28C93:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 V02N0101
arc: H00R0000 V02N0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 E1_H02W0601
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0401
arc: W1_H02W0001 V02N0001
arc: W1_H02W0401 N1_V02S0401
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 H02E0701
arc: A6 E1_H01W0000
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 H02E0301
arc: B6 N1_V01S0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 N1_V02S0201
arc: C5 V02N0201
arc: C6 W1_H02E0601
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 V00B0000
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: LSR1 V00B0100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1101000010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R28C94:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 V02N0301
arc: H00R0000 S1_V02N0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: V00B0100 V02N0101
arc: V00T0100 N1_V02S0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00T0100
arc: A7 H02W0701
arc: B0 H02E0101
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 W1_H02E0301
arc: B7 S1_V02N0701
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00B0100
arc: C5 V02N0201
arc: C7 V02S0201
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V02N0601
arc: D7 F0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 E1_H02W0501
arc: S1_V02S0701 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1010100000100000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R28C95:PLC2
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00R0000 H02E0601
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 S1_V02N0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H02E0601
arc: V00B0000 V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02S0701
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 V00T0100
arc: B0 H02W0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 H02E0301
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V00B0100
arc: C5 V00T0000
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V02N0601
arc: F0 F0_SLICE
arc: LSR1 H02W0501
arc: V01S0100 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R28C96:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02E0601
arc: V00B0100 H02W0501
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02N0701
arc: A1 E1_H02W0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 V02S0101
arc: B0 V02N0301
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 W1_H02E0301
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00B0100
arc: C5 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 V00B0000
arc: F0 F0_SLICE
arc: LSR1 V00T0100
arc: S1_V02S0201 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R28C97:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0201 H06E0103
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0301
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: A0 S1_V02N0701
arc: A1 V02S0501
arc: A2 V02S0501
arc: A3 H02W0701
arc: A4 E1_H02W0701
arc: B0 H02W0301
arc: B1 H02E0101
arc: B2 V02N0101
arc: B3 H02E0101
arc: B4 V00B0100
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 E1_H02W0401
arc: C5 V02N0201
arc: CLK1 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H00R0100
arc: F0 F0_SLICE
arc: H01W0100 F0
arc: LSR1 V00B0000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R28C98:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 S1_V02N0001
arc: H00R0100 H02E0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 V02S0701
arc: A0 H02E0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 S1_V02N0301
arc: A6 N1_V01S0100
arc: B0 V01N0001
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 W1_H02E0101
arc: B4 H00L0000
arc: B6 E1_H02W0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H02W0401
arc: C5 V02N0201
arc: C6 H02E0601
arc: CLK1 G_HPBX0600
arc: D0 H02W0201
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 H00R0100
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 W1_H02E0501
arc: S1_V02S0401 F6
word: SLICED.K0.INIT 1110000000100000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R28C99:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V02N0601
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 V01N0101
arc: S1_V02S0601 H02W0601
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0501
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V02S0101
arc: B0 H00R0100
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 H00L0000
arc: C0 E1_H02W0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V00T0000
arc: C5 V00T0100
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 V02S0601
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: V01S0000 F0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R29C100:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 S3_V06N0303
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V02N0701
arc: A2 V00B0000
arc: C0 V02N0401
arc: C2 N1_V01N0001
arc: C7 V02S0201
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 V01S0100
arc: D7 V00B0000
arc: E1_H01E0101 F2
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F0
arc: V00B0100 F7
word: SLICEB.K0.INIT 1111101010101010
word: SLICED.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C101:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 S3_V06N0103
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0401 S3_V06N0203
arc: V00B0000 V02S0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0203 E3_H06W0103
arc: C0 V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
word: SLICEA.K0.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C102:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02N0201
arc: H00R0000 H02W0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 S3_V06N0303
arc: V00B0000 H02W0601
arc: V00T0000 S1_V02N0601
arc: A1 H00L0100
arc: A3 E1_H01E0001
arc: A4 E1_H02W0701
arc: A7 N1_V02S0101
arc: B1 N1_V02S0101
arc: B3 N1_V02S0101
arc: B4 V01S0000
arc: B7 W1_H02E0301
arc: C1 V02S0401
arc: C3 H00L0000
arc: C4 Q4
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE1 H02W0101
arc: CE2 E1_H02W0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D1 V02N0201
arc: D3 V01S0100
arc: D4 E1_H02W0201
arc: D7 H01W0000
arc: E1_H02E0501 F7
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q0
arc: M0 V00T0000
arc: M1 H00R0100
arc: M3 H02W0201
arc: M4 V00B0000
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q6
arc: S3_V06S0203 F4
arc: V01S0000 Q6
arc: V01S0100 Q3
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001001101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C103:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 S1_V02N0001
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0401 W3_H06E0203
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02N0601
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0103 E1_H01W0100
arc: A2 H02E0701
arc: A3 H00L0100
arc: A4 V02N0101
arc: A6 V02N0101
arc: A7 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 H02E0301
arc: B6 H02E0101
arc: B7 V01S0000
arc: C2 N1_V01N0001
arc: C3 H02E0601
arc: C4 V00T0100
arc: C6 Q6
arc: C7 V00B0100
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02E0201
arc: D6 H02E0201
arc: D7 H02E0201
arc: E1_H01E0101 F6
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: M1 H00L0000
arc: M2 V00T0000
arc: M3 H00R0000
arc: M6 V00B0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: S1_V02S0701 F7
arc: S3_V06S0203 F4
arc: V00T0100 Q1
arc: V01S0000 Q7
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000011101110111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R29C104:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 S1_V02N0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02N0001
arc: V00T0000 V02N0401
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: A0 H02W0501
arc: A5 V02N0101
arc: A6 V02N0101
arc: A7 Q7
arc: B0 H02W0301
arc: B5 V00B0100
arc: B6 V00T0000
arc: B7 H02E0101
arc: C0 H02W0401
arc: C3 E1_H01W0000
arc: C5 H02E0401
arc: C6 Q6
arc: C7 V02S0201
arc: CE0 V02N0201
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D3 H02E0001
arc: D5 V02N0401
arc: D6 H01W0000
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: E1_H02E0101 Q1
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: M0 V00T0100
arc: M1 H00R0100
arc: M5 H00R0000
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q1
arc: S1_V02S0701 F5
arc: V00B0100 Q5
arc: V00T0100 F3
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C105:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0203 H01E0001
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02N0101
arc: H00R0000 H02E0401
arc: H00R0100 V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 H06E0203
arc: V00B0000 H02E0401
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02N0501
arc: A1 V02N0501
arc: B0 V02N0301
arc: C0 H02W0401
arc: CE0 E1_H02W0101
arc: CE1 H02W0101
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V01S0100
arc: E1_H01E0001 Q4
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: H01W0000 Q2
arc: M0 V00T0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: M4 H02E0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q7
arc: V01S0000 F0
arc: V01S0100 Q2
arc: W1_H02W0401 Q4
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 1111101101010001
word: SLICEA.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C106:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02E0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 W1_H02E0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0501 E3_H06W0303
arc: V00B0000 W1_H02E0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0203
arc: A0 W1_H02E0701
arc: A2 V02N0701
arc: A6 H02W0701
arc: A7 S1_V02N0301
arc: B0 V02S0101
arc: B6 H02W0301
arc: B7 V01S0000
arc: C0 E1_H02W0601
arc: C6 Q6
arc: C7 V02S0001
arc: CE0 H02E0101
arc: CE1 H00L0100
arc: CE2 H00L0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D2 Q2
arc: D6 F0
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M5 H00R0000
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q1
arc: V00T0000 F2
arc: V01S0000 Q2
arc: V01S0100 Q5
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0010101000000000
word: SLICED.K1.INIT 0111000001110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C107:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V01N0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02N0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: V00T0000 N1_V02S0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H02W0301
arc: A0 E1_H01E0001
arc: A2 V02S0701
arc: A3 V01N0101
arc: A4 V00T0100
arc: A5 Q5
arc: B0 E1_H02W0301
arc: B2 F3
arc: B3 E1_H01W0100
arc: B4 V02N0501
arc: B5 V02N0701
arc: C0 E1_H01W0000
arc: C2 F4
arc: C3 H02W0601
arc: C4 Q4
arc: C5 E1_H02W0401
arc: C6 E1_H02W0601
arc: CE0 H00R0000
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D2 F0
arc: D3 E1_H02W0001
arc: D4 H02E0201
arc: D5 H01W0000
arc: D6 V02S0601
arc: E1_H01E0001 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 H02E0601
arc: M3 H00L0000
arc: M4 V00T0000
arc: M5 H02E0001
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q1
arc: N1_V02N0401 Q4
arc: N3_V06N0003 Q3
arc: V00B0000 F6
arc: V00T0100 Q3
arc: V01S0000 Q5
arc: W1_H02W0701 F5
arc: W3_H06W0103 F2
word: SLICEC.K1.INIT 0000011101110111
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C108:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 S1_V02N0701
arc: H00L0100 S1_V02N0101
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0100 N1_V02S0301
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0701
arc: A0 H02E0501
arc: B0 W1_H02E0301
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: CE0 H00R0100
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 E1_H02W0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q5
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q2
arc: M0 H02E0601
arc: M1 H02E0001
arc: M2 V00B0100
arc: M5 H02E0001
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q2
word: SLICEA.K0.INIT 1111110001110100
word: SLICEA.K1.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C109:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0601 V01N0001
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 S1_V02N0301
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H06W0003
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 H02E0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H01W0100
arc: A0 V02N0701
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 E1_H02W0701
arc: A5 E1_H02W0701
arc: A6 H02W0501
arc: B0 H02W0301
arc: B4 H01E0101
arc: B5 H01E0101
arc: C0 E1_H02W0401
arc: C2 V02S0401
arc: C3 H02E0401
arc: C4 H01E0001
arc: C5 H01E0001
arc: C6 H01E0001
arc: CE0 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 N1_V02S0601
arc: D5 N1_V02S0601
arc: E1_H01E0101 F2
arc: E1_H02E0301 Q1
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00B0100
arc: M4 E1_H01E0101
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0101 Q1
arc: S1_V02S0201 F0
arc: V00B0000 F6
arc: V01S0100 F4
word: SLICED.K0.INIT 1010000010100000
word: SLICEA.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0101010100001111
word: SLICEB.K1.INIT 0101010100001111
word: SLICEC.K0.INIT 0010011100100010
word: SLICEC.K1.INIT 0010011101110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R29C110:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W3_H06E0303
arc: H00L0000 V02S0201
arc: H00L0100 E1_H02W0301
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0701 E1_H02W0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0601 E3_H06W0303
arc: A0 V01N0101
arc: B0 W1_H02E0301
arc: B1 E1_H02W0301
arc: B3 V02N0301
arc: B5 V02N0501
arc: B6 V02N0501
arc: B7 V02N0501
arc: C0 H00L0100
arc: C3 V02N0401
arc: C5 V02N0201
arc: C6 V02N0201
arc: C7 V02N0201
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D3 V02N0201
arc: D5 W1_H02E0201
arc: D6 W1_H02E0201
arc: D7 W1_H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F3
arc: LSR1 H02W0501
arc: M0 H02W0601
arc: M5 H00L0000
arc: M6 V00T0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F5
arc: N1_V02N0501 F7
arc: N1_V02N0601 F6
arc: S1_V02S0101 F3
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S3_V06S0003 F3
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V00T0000 F0
arc: V01S0000 F7
arc: V01S0100 F7
arc: W1_H02W0301 F3
arc: W1_H02W0401 Q6
arc: W1_H02W0501 F5
arc: W1_H02W0701 F5
arc: W3_H06W0003 F3
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1011111110110000
word: SLICED.K0.INIT 0000001100000000
word: SLICED.K1.INIT 0011000000000000
word: SLICEC.K1.INIT 0000110000000000
word: SLICEA.K1.INIT 0011001100000000
word: SLICEB.K1.INIT 0011000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R29C111:PLC2
arc: E1_H02E0501 V02N0501
arc: E3_H06E0203 H01E0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06W0203
arc: V00B0100 H02E0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0701
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 V01N0101
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 V01N0101
arc: A0 E1_H02W0501
arc: A1 V02N0701
arc: A2 V02S0501
arc: A4 F5
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B0 H01W0100
arc: B2 V02N0301
arc: B3 H02E0301
arc: B4 H00L0000
arc: B5 V02N0501
arc: B6 E1_H02W0301
arc: B7 V00B0100
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 N1_V01N0001
arc: C3 W1_H02E0601
arc: C4 E1_H01E0101
arc: C5 E1_H02W0601
arc: C6 H02E0401
arc: C7 H01E0001
arc: CE0 H00L0100
arc: CE1 V02S0201
arc: CE2 S1_V02N0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D2 H01E0101
arc: D3 H02E0201
arc: D4 E1_H01W0100
arc: D5 W1_H02E0001
arc: D6 H01W0000
arc: D7 V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: E1_H02E0101 Q1
arc: E1_H02E0401 F6
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q5
arc: H01W0100 Q7
arc: M0 H02W0601
arc: M1 H00R0100
arc: M2 V00T0000
arc: M5 H00R0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q2
arc: N1_V02N0101 F3
arc: S3_V06S0003 F3
arc: S3_V06S0203 F4
arc: V01S0000 F3
arc: V01S0100 F3
arc: W1_H02W0301 F3
arc: W3_H06W0003 F3
word: SLICED.K0.INIT 0100011101110111
word: SLICEB.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 0000111101110111
word: SLICEA.K1.INIT 0000101000001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1

.tile R29C112:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 V01N0101
arc: H00R0000 V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0401
arc: V00T0100 H02E0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 V01N0101
arc: A0 V02S0501
arc: A1 V02N0501
arc: A2 F7
arc: A5 W1_H02E0501
arc: A6 H02E0501
arc: A7 V00T0100
arc: B0 E1_H01W0100
arc: B2 H00R0000
arc: B4 E1_H02W0101
arc: B5 N1_V01S0000
arc: B7 S1_V02N0501
arc: C0 H00R0100
arc: C1 E1_H02W0601
arc: C2 H02E0401
arc: C4 V00T0000
arc: C5 H01E0001
arc: C6 V00B0100
arc: C7 F4
arc: CE1 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 N1_V01S0000
arc: D2 V02S0001
arc: D4 H02E0001
arc: D5 V02S0401
arc: D6 F0
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F5
arc: LSR0 E1_H02W0501
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q2
arc: W1_H02W0601 F6
word: SLICED.K1.INIT 1000100011000000
word: SLICEB.K0.INIT 1010111111001100
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 0000101000001100
word: SLICEA.K1.INIT 0101010100000101
word: SLICED.K0.INIT 1010111100000000
word: SLICEC.K0.INIT 1100000011110011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R29C113:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 H01E0001
arc: H00R0000 V02S0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 E1_H02W0601
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A1 V02S0701
arc: A2 E1_H02W0701
arc: A4 E1_H02W0501
arc: B1 V00B0000
arc: B2 V01N0001
arc: C0 H02E0401
arc: C1 S1_V02N0401
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H00R0000
arc: D2 H02E0201
arc: D4 E1_H02W0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: E1_H02E0001 F0
arc: E1_H02E0201 Q2
arc: E3_H06E0003 F0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M1 H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q1
arc: N1_V02N0001 F0
arc: N3_V06N0103 Q1
arc: S1_V02S0201 Q2
arc: V01S0000 F0
arc: V01S0100 F4
arc: W1_H02W0401 F4
word: SLICEC.K0.INIT 0101010111111111
word: SLICEB.K0.INIT 1110111001000100
word: SLICEA.K1.INIT 1000000000000000
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R29C114:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 H01E0001
arc: H00L0100 H02E0301
arc: H00R0000 H02W0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02N0201
arc: V00T0100 V02S0701
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A3 E1_H01E0001
arc: A5 E1_H02W0701
arc: A6 F5
arc: A7 F5
arc: B0 W1_H02E0301
arc: B2 S1_V02N0301
arc: B3 Q3
arc: B6 V00T0000
arc: B7 V02N0501
arc: C2 E1_H02W0401
arc: C3 V02N0401
arc: C5 W1_H02E0601
arc: C6 Q6
arc: C7 E1_H01E0101
arc: CE0 H00L0100
arc: CE1 H00R0000
arc: CE2 H02W0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D2 V00B0100
arc: D3 F2
arc: D5 W1_H02E0001
arc: D6 V01N0001
arc: D7 H01W0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q7
arc: E1_H02E0201 F0
arc: E1_H02E0701 F5
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 H02E0601
arc: M2 V00T0100
arc: M3 H02E0201
arc: M4 V00B0000
arc: M6 H02E0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F6
arc: N1_V02N0201 F0
arc: S1_V02S0501 F5
arc: V00B0100 F7
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 1100110000000000
word: SLICED.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0011111100000000
word: SLICEB.K1.INIT 0111000000000000
word: SLICEC.K1.INIT 1010000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R29C115:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 H01E0001
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 E1_H02W0701
arc: A2 W1_H02E0501
arc: A3 H02W0501
arc: B2 H02W0101
arc: B3 V02S0101
arc: C2 V02N0601
arc: C3 H02W0601
arc: D2 V00B0100
arc: D3 W1_H02E0201
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: N1_V01N0001 F2
arc: N1_V01N0101 F3
word: SLICEB.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R29C116:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V02N0701
arc: A1 H00L0100
arc: B0 V02N0101
arc: B1 V02N0301
arc: B2 V02N0101
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C6 E1_H02W0601
arc: CE1 S1_V02N0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 N1_V02S0001
arc: D6 H02W0201
arc: E1_H01E0101 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 F0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M3 H01W0100
arc: M5 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q5
arc: S1_V02S0101 Q3
arc: V01S0100 F6
arc: W3_H06W0003 Q3
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1111111111000000
word: SLICEA.K1.INIT 1111111110110000
word: SLICEB.K0.INIT 1111111111001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R29C117:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0701 S3_V06N0203
arc: H00L0000 H02W0001
arc: H00R0000 W1_H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 H06W0303
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0701 E1_H02W0701
arc: A1 E1_H01E0001
arc: A2 H02W0501
arc: A3 V02S0501
arc: A7 H02E0501
arc: B1 V00B0000
arc: B2 F3
arc: B3 W1_H02E0101
arc: B7 H02W0101
arc: C1 V02N0401
arc: C2 N1_V01S0100
arc: C3 H00L0000
arc: C5 E1_H02W0401
arc: C7 H02W0401
arc: CE0 H02E0101
arc: CE2 V02N0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 H02E0201
arc: D2 F0
arc: D3 V02N0201
arc: D5 E1_H02W0201
arc: D7 H00R0100
arc: E1_H01E0001 Q1
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: M1 W1_H02E0001
arc: M4 V00T0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q4
arc: S1_V02S0501 F5
arc: V00B0000 Q6
arc: V00B0100 F7
arc: W1_H02W0501 F5
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R29C118:PLC2
arc: E1_H02E0301 V01N0101
arc: H00L0100 V02N0101
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 V02N0001
arc: V00B0100 N1_V02S0101
arc: V00T0100 V02N0501
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0203 E1_H02W0701
arc: A1 W1_H02E0701
arc: A4 V02N0301
arc: A5 E1_H02W0501
arc: B1 Q1
arc: B4 H02W0301
arc: C1 N1_V01N0001
arc: C3 E1_H02W0601
arc: C4 H02W0601
arc: C5 H02W0601
arc: CE0 H00R0100
arc: CE1 S1_V02N0201
arc: CE2 W1_H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 E1_H02W0001
arc: D3 E1_H02W0201
arc: D4 H02W0201
arc: D5 W1_H02E0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F0
arc: H01W0100 F4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M1 H00L0100
arc: M3 H01W0100
arc: M4 V00B0100
arc: M5 H00L0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q7
arc: S3_V06S0003 F3
arc: V01S0000 F3
arc: V01S0100 Q3
arc: W3_H06W0003 F3
word: SLICEC.K0.INIT 1111101010111010
word: SLICEC.K1.INIT 1111111101010000
word: SLICEB.K1.INIT 0000000000001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R29C119:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0501 H01E0101
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 W3_H06E0203
arc: V00B0000 H02W0401
arc: V00B0100 W1_H02E0701
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 H01E0101
arc: A0 V02N0701
arc: A3 F5
arc: A5 Q5
arc: B0 H01W0100
arc: B3 S1_V02N0301
arc: B4 E1_H02W0101
arc: C0 E1_H02W0401
arc: C3 E1_H02W0401
arc: C5 H02W0601
arc: C6 F4
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 V00T0100
arc: D3 H02W0201
arc: D4 E1_H01W0100
arc: D5 V00B0000
arc: D6 E1_H02W0201
arc: E1_H01E0101 F3
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 Q7
arc: M0 V00B0100
arc: M3 H00L0000
arc: M5 H00L0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F0
arc: S1_V02S0601 F6
arc: S3_V06S0203 F4
arc: V01S0000 Q3
arc: V01S0100 Q5
word: SLICEA.K0.INIT 1010111110101110
word: SLICEA.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0000010100001111
word: SLICEB.K1.INIT 0000111100000010
word: SLICEC.K0.INIT 0011001100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C120:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V02N0401
arc: E1_H02E0701 V02N0701
arc: H00L0000 E1_H02W0201
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0701
arc: V00B0000 E1_H02W0401
arc: V00B0100 E1_H02W0501
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0601 E1_H02W0601
arc: A0 E1_H01E0001
arc: A1 E1_H02W0701
arc: A2 V01N0101
arc: A3 E1_H02W0501
arc: A4 V00T0100
arc: B0 H02W0101
arc: B1 V01N0001
arc: B3 E1_H02W0301
arc: B4 V02N0701
arc: C0 H02W0601
arc: C2 H00L0000
arc: C3 V02N0601
arc: C4 V00B0100
arc: C5 S1_V02N0201
arc: C6 S1_V02N0201
arc: C7 F4
arc: CE0 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 S1_V02N0001
arc: D2 H01E0101
arc: D3 E1_H02W0001
arc: D4 E1_H02W0001
arc: D5 V00B0000
arc: D6 E1_H01W0100
arc: D7 E1_H02W0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F7
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q0
arc: S1_V02S0301 F1
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: S3_V06S0003 F3
arc: S3_V06S0303 F5
arc: W1_H02W0101 F1
arc: W1_H02W0301 F1
arc: W1_H02W0401 F6
arc: W1_H02W0501 F7
arc: W1_H02W0701 F5
arc: W3_H06W0003 F3
arc: W3_H06W0103 F1
arc: W3_H06W0303 F6
word: SLICEB.K1.INIT 1101111111111111
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1000100000000000
word: SLICEC.K0.INIT 1000000000000000
word: SLICED.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000111100001010
word: SLICEA.K0.INIT 0000111100011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R29C121:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 W1_H02E0501
arc: H00L0100 E1_H02W0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 H02W0401
arc: V00T0000 V02N0601
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 V01N0001
arc: A0 H02E0701
arc: A1 H02W0701
arc: A2 E1_H02W0701
arc: A3 V01N0101
arc: A6 F7
arc: A7 S1_V02N0301
arc: B0 V02N0301
arc: B2 V02N0301
arc: B4 E1_H02W0101
arc: B5 H00R0000
arc: B7 S1_V02N0501
arc: C0 H00L0100
arc: C1 V02N0601
arc: C2 E1_H01W0000
arc: C4 V02N0001
arc: C5 V00T0000
arc: C6 H02E0401
arc: C7 V02N0001
arc: D0 H02W0001
arc: D1 H00R0000
arc: D2 H02W0001
arc: D3 H01E0101
arc: D5 H00R0100
arc: D6 V00B0000
arc: D7 E1_H01W0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F1
arc: E1_H02E0101 F3
arc: E1_H02E0201 F2
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F2
arc: N1_V01N0001 F1
arc: N1_V01N0101 F4
arc: N1_V02N0001 F0
arc: N1_V02N0201 F0
arc: W1_H02W0101 F1
arc: W1_H02W0501 F5
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 0011111111111111
word: SLICEA.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 1100000011000000
word: SLICED.K0.INIT 0000000000001010
word: SLICEA.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 0010000000000000
word: SLICED.K1.INIT 0010011101110111
word: SLICEB.K1.INIT 0101010100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R29C122:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 V02S0401
arc: H00L0000 H02E0201
arc: H00L0100 H02W0301
arc: H00R0100 V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0601 H02W0601
arc: V00B0000 V02N0001
arc: V00T0000 H02W0201
arc: V00T0100 V02N0701
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: A1 H00L0100
arc: A2 E1_H02W0701
arc: A3 H02E0501
arc: A4 F7
arc: A5 V00T0100
arc: B1 V02N0101
arc: B2 V01N0001
arc: B3 S1_V02N0101
arc: B5 H02W0301
arc: B6 V02N0701
arc: B7 H02W0301
arc: C1 V02N0601
arc: C2 H02W0401
arc: C3 H00L0000
arc: C4 H02W0601
arc: C5 V00T0000
arc: C6 E1_H01E0101
arc: CLK0 G_HPBX0600
arc: D1 H02W0001
arc: D2 V02S0201
arc: D3 H00R0000
arc: D4 H00R0100
arc: D5 V02N0601
arc: D6 V02N0401
arc: D7 E1_H01W0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q2
arc: E1_H02E0201 F0
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F7
arc: H01W0100 F7
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F6
arc: N1_V02N0401 F6
arc: V01S0000 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0501 F7
arc: W1_H02W0601 F6
arc: W1_H02W0701 F7
word: SLICEB.K1.INIT 0000100000001010
word: SLICEB.K0.INIT 1111101111111111
word: SLICED.K0.INIT 1100000000000000
word: SLICED.K1.INIT 0000000011001100
word: SLICEC.K0.INIT 1010000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0010100000001010
word: SLICEC.K1.INIT 1010100010101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R29C123:PLC2
arc: E1_H02E0201 H01E0001
arc: H00L0000 H02E0201
arc: N1_V02N0201 H01E0001
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0201 N1_V02S0701
arc: V00B0000 H02W0401
arc: V00T0000 V02N0601
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02N0701
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V02N0501
arc: A6 S1_V02N0101
arc: A7 H00L0000
arc: B0 W1_H02E0101
arc: B1 V01N0001
arc: B2 H02E0101
arc: B5 F3
arc: B6 H02W0301
arc: B7 W1_H02E0101
arc: C0 N1_V01S0100
arc: C1 W1_H02E0401
arc: C2 H02E0601
arc: C3 V02N0401
arc: C4 V01N0101
arc: C6 H02E0601
arc: C7 H02E0401
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 N1_V01S0000
arc: D2 V02N0201
arc: D3 H00R0000
arc: D4 H02E0001
arc: D5 V01N0001
arc: D6 S1_V02N0601
arc: D7 F2
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F3
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F5
arc: N1_V02N0701 F5
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: V01S0000 Q0
arc: V01S0100 Q1
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0401 F6
arc: W1_H02W0601 F4
word: SLICED.K1.INIT 0100000000000000
word: SLICEC.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 0011111111111111
word: SLICEA.K1.INIT 1011111111111111
word: SLICED.K0.INIT 1010101010101000
word: SLICEB.K1.INIT 1010000000000000
word: SLICEC.K1.INIT 0011001100000000
word: SLICEB.K0.INIT 0000000000000010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R29C124:PLC2
arc: V00B0100 V02S0101
arc: V00T0000 W1_H02E0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 H01E0101
arc: A0 F7
arc: A7 V02N0301
arc: B7 V02N0501
arc: C0 V02S0601
arc: C7 V00T0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D7 H02E0001
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q0
word: SLICED.K1.INIT 0100010010000100
word: SLICEA.K0.INIT 1010111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R29C15:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R29C21:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R29C27:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R29C33:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R29C39:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R29C3:PLC2
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0203 E3_H06W0203

.tile R29C45:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R29C51:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R29C57:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R29C63:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R29C69:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R29C71:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R29C72:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R29C73:PLC2
arc: E1_H02E0401 V02S0401
arc: H00R0000 V02S0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: A0 E1_H02W0501
arc: B0 E1_H02W0101
arc: C0 E1_H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0300
arc: D0 N1_V01S0000
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 1111111100001000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R29C74:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 N1_V02S0601
arc: H00L0100 H02W0101
arc: H00R0000 H02E0401
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: V00B0100 H02W0501
arc: A0 H00L0100
arc: B0 V01N0001
arc: C0 H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0300
arc: D0 V00B0100
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: S1_V02S0001 Q0
word: SLICEA.K0.INIT 1110110011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R29C75:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0201
arc: H00L0000 S1_V02N0001
arc: H00L0100 H02W0301
arc: H00R0000 V02S0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 E1_H02W0501
arc: V00T0100 N1_V02S0501
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02S0501
arc: B0 V01N0001
arc: B1 E1_H01W0100
arc: C0 H00L0100
arc: C1 H00L0100
arc: CE0 H02E0101
arc: CE2 H00R0000
arc: CLK0 G_HPBX0300
arc: D0 H02E0001
arc: D1 N1_V01S0000
arc: E1_H02E0001 Q0
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q1
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V02N0101 Q1
arc: W1_H02W0101 Q1
arc: W3_H06W0103 Q1
word: SLICEA.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 1111110000001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C76:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: H00L0100 V02S0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0701
arc: V00T0100 N1_V02S0501
arc: W1_H02W0301 V02S0301
arc: A0 S1_V02N0501
arc: A1 F5
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 N1_V01N0101
arc: A5 Q5
arc: B0 F3
arc: B1 N1_V02S0101
arc: B2 N1_V02S0301
arc: B3 W1_H02E0301
arc: B4 V02S0501
arc: B5 N1_V02S0501
arc: C0 F4
arc: C1 S1_V02N0601
arc: C2 V02S0601
arc: C3 N1_V01N0001
arc: C4 V00B0100
arc: C5 V00B0100
arc: CE0 H00R0100
arc: CE1 H02W0101
arc: CE2 H00L0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0300
arc: D0 S1_V02N0201
arc: D1 F2
arc: D2 Q2
arc: D3 V00T0100
arc: D4 V02S0601
arc: D5 H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 W1_H02E0601
arc: M3 W1_H02E0201
arc: M4 E1_H02W0401
arc: M5 H00R0000
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q6
arc: S1_V02S0101 Q3
word: SLICEC.K1.INIT 0000101100001000
word: SLICEB.K1.INIT 0101000001000100
word: SLICEC.K0.INIT 1100000010100000
word: SLICEA.K0.INIT 1111110110101000
word: SLICEA.K1.INIT 1111110010101100
word: SLICEB.K0.INIT 1000101010000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C77:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 S3_V06N0203
arc: H00R0000 S1_V02N0401
arc: H00R0100 N1_V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02E0401
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H02W0101
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 E1_H01W0000
arc: V00B0000 N1_V02S0201
arc: V00T0100 H02W0301
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 V06S0303
arc: A0 H02W0501
arc: B0 V02S0101
arc: C0 N1_V02S0401
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 N1_V02S0001
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S1_V02S0001 Q2
word: SLICEA.K0.INIT 1010000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C78:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0501 V02S0501
arc: H00R0100 H02W0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: B3 W1_H02E0301
arc: B4 W1_H02E0301
arc: C3 V02S0601
arc: C4 H01E0001
arc: CE0 H00R0100
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0300
arc: D3 E1_H02W0001
arc: D4 H02E0001
arc: E1_H02E0101 Q1
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M1 H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: W1_H02W0301 Q1
arc: W3_H06W0003 Q3
word: SLICEC.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1111110000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R29C79:PLC2
arc: H00R0100 H02E0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 N1_V02S0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0701 S1_V02N0701
arc: A0 V01N0101
arc: B2 V01N0001
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C4 W1_H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0300
arc: D1 S1_V02N0201
arc: D4 V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q1
arc: N1_V02N0401 Q4
arc: N1_V02N0601 Q4
arc: S1_V02S0001 Q0
arc: S1_V02S0401 Q4
arc: V01S0000 Q1
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1010000010100000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1100000011000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C80:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0601 V06S0303
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 V02S0301
arc: H00R0000 H02W0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0501
arc: W1_H02W0001 V06S0003
arc: A0 E1_H02W0701
arc: A1 H00L0100
arc: A2 H02W0501
arc: A3 V02N0701
arc: A5 N1_V01N0101
arc: B0 V02S0301
arc: B1 H02W0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B5 S1_V02N0701
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 V02N0601
arc: C3 V02N0401
arc: C5 H02W0601
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 V02S0201
arc: D2 V02N0001
arc: D3 V00B0100
arc: D5 H00L0100
arc: E1_H01E0001 Q5
arc: E1_H02E0001 Q0
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q1
arc: N1_V02N0001 Q0
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q2
arc: V01S0000 Q2
arc: V01S0100 Q5
word: SLICEA.K0.INIT 1111100010001000
word: SLICEB.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1110101011000000
word: SLICEB.K1.INIT 1111100010001000
word: SLICEC.K1.INIT 1110101011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C81:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0201
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0501 E3_H06W0303
arc: V00B0000 V02N0201
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E1_H01W0000
arc: A0 S1_V02N0701
arc: A1 V02N0701
arc: A4 V02N0101
arc: B0 H01W0100
arc: B1 H01W0100
arc: B4 V02N0501
arc: C0 V02N0601
arc: C1 S1_V02N0401
arc: C4 S1_V02N0001
arc: CE0 V02S0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 S1_V02N0001
arc: D4 E1_H02W0001
arc: E1_H01E0001 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q1
word: SLICEA.K1.INIT 1110101011000000
word: SLICEA.K0.INIT 1111100010001000
word: SLICEC.K0.INIT 1110110010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C82:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 S3_V06N0103
arc: H00R0000 V02S0401
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 N1_V01S0100
arc: A0 H02E0501
arc: C0 W1_H02E0601
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0300
arc: D0 H00R0000
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C83:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 S3_V06N0103
arc: E3_H06E0303 N1_V01S0100
arc: H00R0100 E1_H02W0501
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H06W0003
arc: V00T0000 V02S0601
arc: W1_H02W0001 E1_H02W0501
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A2 V02N0501
arc: A3 H02E0501
arc: B0 V00T0000
arc: B1 V02N0101
arc: B2 V02N0301
arc: B3 H02W0301
arc: C0 H02E0601
arc: C1 W1_H02E0601
arc: C2 H00R0100
arc: C3 H00R0100
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q2
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q2
word: SLICEA.K0.INIT 1110110010100000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K1.INIT 1110101011000000
word: SLICEB.K0.INIT 1110101011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C84:PLC2
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0100 S1_V02N0301
arc: H00R0100 H02W0501
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0003
arc: V00B0000 V02N0001
arc: W1_H02W0301 V06N0003
arc: A0 H00L0100
arc: A1 H02W0501
arc: B0 V02S0301
arc: B1 S1_V02N0301
arc: C0 H00R0100
arc: C1 V02S0401
arc: CE0 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 H02W0001
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 Q0
arc: N3_V06N0103 Q1
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1110101011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C85:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 W1_H02E0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0501 E1_H02W0501

.tile R29C86:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 H02W0701
arc: N1_V02N0301 S3_V06N0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0601 S3_V06N0303
arc: V00T0000 H02W0001
arc: V00T0100 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 Q6
arc: LSR1 V00T0000
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: V01S0000 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R29C87:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0301 H01E0101
arc: S1_V02S0601 S3_V06N0303
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0701 E1_H02W0701
arc: A0 S1_V02N0701
arc: A1 S1_V02N0501
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A5 V00B0000
arc: A7 N1_V02S0301
arc: B0 W1_H02E0301
arc: B1 W1_H02E0101
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B6 V00B0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C5 N1_V02S0001
arc: C6 S1_V02N0001
arc: C7 V02N0001
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 W1_H02E0201
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D5 V02N0601
arc: D6 V01N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02W0601
arc: M1 H00R0000
arc: M2 H02W0601
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
arc: S1_V02S0101 F1
arc: S1_V02S0501 F7
arc: V00B0000 Q6
arc: V01S0100 F1
arc: W1_H02W0501 F5
arc: W3_H06W0303 F5
word: SLICED.K1.INIT 1111101011111010
word: SLICED.K0.INIT 0000000000001100
word: SLICEC.K1.INIT 0000101000000000
word: SLICEA.K0.INIT 0000000010010000
word: SLICEA.K1.INIT 1000000001000000
word: SLICEB.K0.INIT 0000000000001001
word: SLICEB.K1.INIT 0000100100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R29C88:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V06N0303
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02W0701
arc: V00B0000 V02N0001
arc: V00T0000 S1_V02N0601
arc: W1_H02W0601 S1_V02N0601
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 H02E0701
arc: A6 H00R0000
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 H02E0301
arc: B6 N1_V01S0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V00T0000
arc: C5 S1_V02N0001
arc: C6 S1_V02N0201
arc: CLK1 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 V02N0601
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 E1_H02W0301
arc: V01S0000 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1000101010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R29C89:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02E0001
arc: H00L0100 H02E0101
arc: H00R0000 V02N0601
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 H02W0601
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02N0301
arc: V00T0000 H02E0001
arc: W1_H02W0701 S3_V06N0203
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 W1_H02E0501
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 V00B0100
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 S1_V02N0001
arc: C5 E1_H02W0401
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V00B0000
arc: F0 F0_SLICE
arc: LSR1 H02W0501
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R29C90:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0001
arc: H00L0100 H02W0101
arc: H00R0000 H02W0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 H02E0601
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0301
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 H02E0501
arc: A6 E1_H01W0000
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 H02E0301
arc: B6 V00B0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V02S0201
arc: C5 N1_V02S0001
arc: C6 W1_H02E0601
arc: CLK1 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H00R0100
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0100
arc: V01S0100 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1011000010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R29C91:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 H02E0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02W0701
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 H02E0201
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 E1_H02W0601
arc: A0 H02W0501
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 W1_H02E0501
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 V00B0100
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V00T0000
arc: C5 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 H00R0100
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: LSR1 H02E0501
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R29C92:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 W1_H02E0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0601 H06E0303
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 S3_V06N0203
arc: V00B0000 H02W0401
arc: V00B0100 H02E0501
arc: V00T0000 V02N0401
arc: V00T0100 H02W0101
arc: W1_H02W0001 V06N0003
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: A0 H00L0100
arc: A1 H00R0000
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02W0701
arc: B0 V00B0000
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H02E0301
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 V00T0100
arc: C5 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H02E0201
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: LSR1 V00T0000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R29C93:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 H02W0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02N0101
arc: V00T0000 H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V06N0203
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 V00T0100
arc: A7 E1_H01W0000
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 E1_H02W0301
arc: B7 S1_V02N0701
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 N1_V02S0001
arc: C5 V02N0001
arc: C7 V02S0201
arc: CLK1 G_HPBX0600
arc: D0 V02S0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 V00B0000
arc: D7 F0
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1000110010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R29C94:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00R0100 S1_V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0203 H01E0001
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02E0101
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 W3_H06E0203
arc: A0 V02N0501
arc: A1 W1_H02E0501
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A4 V00B0000
arc: B0 W1_H02E0301
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 V00B0100
arc: C0 H00R0100
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 V00T0100
arc: C5 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 E1_H01W0100
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: LSR1 E1_H02W0501
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R29C95:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0301 H02E0301
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 H06W0203
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0203 S3_V06N0203
arc: A0 H01E0001
arc: A1 H01E0001
arc: A2 H01E0001
arc: A3 H01E0001
arc: A4 E1_H02W0701
arc: A7 N1_V01S0100
arc: B0 H00R0100
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 E1_H02W0301
arc: B7 V02N0701
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V00B0100
arc: C5 V02N0001
arc: C7 S1_V02N0001
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 W1_H02E0201
arc: D7 H02W0001
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR1 V00B0000
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1011000010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R29C96:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 W1_H02E0601
arc: H00R0100 H02E0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 S3_V06N0303
arc: V00B0100 H02W0501
arc: V00T0000 V02N0601
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: A0 H00R0000
arc: A1 W1_H02E0501
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A4 N1_V02S0101
arc: A7 S1_V02N0101
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 H02E0301
arc: B7 V02S0701
arc: C0 H02W0401
arc: C1 W1_H02E0401
arc: C2 W1_H02E0401
arc: C3 S1_V02N0401
arc: C4 V00B0100
arc: C5 H02E0601
arc: C7 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 H00R0100
arc: D7 F0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0000
arc: V01S0000 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1110000001000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R29C97:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 S3_V06N0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 H02E0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02N0601
arc: H00R0100 H02E0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 H06E0303
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 H02E0001
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E1_H02W0701
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 E1_H02W0701
arc: B0 H00R0100
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 V00B0100
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 E1_H02W0401
arc: C5 W1_H02E0601
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V02S0601
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: LSR1 V00B0000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R29C98:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00L0100 H02W0101
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H06E0303
arc: S3_V06S0203 H06W0203
arc: V00T0100 H02E0301
arc: W1_H02W0301 S3_V06N0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02N0701
arc: A1 W1_H02E0501
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A4 V02N0301
arc: B0 S1_V02N0101
arc: B1 W1_H02E0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 H00L0000
arc: C0 H02E0401
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 H02W0401
arc: C5 S1_V02N0001
arc: CLK1 G_HPBX0600
arc: D0 H02W0201
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H02E0001
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0301
arc: V01S0000 F0
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R29C99:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V02N0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00R0000 V02N0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0301
arc: V00T0000 V02N0401
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 N1_V02S0101
arc: A6 H02W0701
arc: B0 V02S0301
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 V00B0100
arc: B6 N1_V01S0000
arc: C0 E1_H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 V00T0000
arc: C5 S1_V02N0201
arc: C6 H02E0601
arc: CE2 V02S0601
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 W1_H02E0001
arc: D6 F0
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q4
arc: LSR0 E1_H02W0301
arc: LSR1 V00T0100
arc: M4 H02W0401
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
word: SLICED.K0.INIT 1110000001000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R29C9:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R2C115:PLC2
arc: N1_V02N0301 S3_V06N0003

.tile R2C118:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: N1_V02N0301 S3_V06N0003

.tile R2C119:PLC2
arc: N1_V02N0001 H02E0001

.tile R2C121:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003

.tile R2C16:PLC2
arc: N1_V02N0501 N1_V01S0100

.tile R2C66:PLC2
arc: N1_V01N0001 S3_V06N0003

.tile R30C100:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02N0101
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 H06E0303
arc: V00B0100 S1_V02N0301
arc: V00T0100 H02W0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A1 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 F7
arc: A5 F7
arc: A7 N1_V01N0101
arc: B1 H00R0100
arc: B3 H00R0100
arc: B4 H02E0101
arc: B5 H02E0101
arc: B6 E1_H02W0101
arc: B7 E1_H02W0101
arc: C1 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 V02N0001
arc: C5 V02N0001
arc: C6 V01N0101
arc: CE0 H00L0000
arc: CLK0 G_HPBX0600
arc: D1 H02E0201
arc: D3 H02E0201
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 H02E0001
arc: D7 N1_V02S0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F7
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q1
arc: N3_V06N0003 F0
arc: V01S0000 F6
word: SLICED.K0.INIT 1111110000110000
word: SLICED.K1.INIT 1110111000100010
word: SLICEC.K0.INIT 0111011101011101
word: SLICEC.K1.INIT 0111011101010001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1010111000001010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1011101010100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C101:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 N1_V01S0000
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 H01E0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06E0303
arc: V00T0000 V02N0601
arc: V00T0100 E1_H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 E1_H02W0401
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 H01E0001
arc: A2 V02N0501
arc: A3 F5
arc: A6 F7
arc: A7 F5
arc: B0 W1_H02E0301
arc: B1 Q1
arc: B2 V02N0301
arc: B3 E1_H01W0100
arc: B4 N1_V02S0501
arc: B5 V01S0000
arc: B6 F3
arc: B7 V00T0000
arc: C0 H00R0100
arc: C1 H02E0401
arc: C2 V02S0401
arc: C3 H00R0100
arc: C4 Q4
arc: C5 E1_H02W0601
arc: C6 V00T0000
arc: C7 H01E0001
arc: CE0 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 H02W0201
arc: D2 V02S0001
arc: D3 S1_V02N0201
arc: D4 H02W0201
arc: D5 H02W0201
arc: D6 F0
arc: D7 S1_V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: E1_H02E0301 F1
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: M1 H02W0001
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0201 F2
arc: S3_V06S0103 F2
arc: V01S0100 F2
arc: W1_H02W0201 F2
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 1100110011110000
word: SLICED.K0.INIT 1000101000001010
word: SLICEB.K1.INIT 0101111111110011
word: SLICEC.K1.INIT 1100110011110000
word: SLICED.K1.INIT 0000111111011101
word: SLICEA.K0.INIT 1111010100111111
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0011001100000010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C102:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 S3_V06N0203
arc: H00L0100 V02N0301
arc: H00R0000 H02E0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 E1_H02W0601
arc: V00B0100 S1_V02N0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E3_H06W0203
arc: A1 H02W0501
arc: A4 H02E0701
arc: A6 V02N0101
arc: A7 H02W0501
arc: B1 V00B0000
arc: B2 S1_V02N0101
arc: B4 H02E0101
arc: B6 V02N0701
arc: B7 S1_V02N0501
arc: C1 N1_V01N0001
arc: C2 V02N0401
arc: C4 Q4
arc: C6 V02S0201
arc: C7 N1_V02S0201
arc: CE2 H00R0000
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D1 V02N0201
arc: D2 N1_V02S0001
arc: D4 V02S0401
arc: D6 S1_V02N0401
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 F0
arc: H01W0100 F2
arc: M0 V00B0100
arc: M4 E1_H02W0401
arc: M7 H00L0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F6
arc: S1_V02S0701 F7
arc: S3_V06S0303 F6
arc: V01S0100 F4
arc: W1_H02W0401 F6
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 0101000101000000
word: SLICEB.K0.INIT 1111110000110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1010111110111011
word: SLICED.K0.INIT 1010000010101000
word: SLICEC.K0.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R30C103:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00T0100 S1_V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 S3_V06N0303
arc: A2 V00B0000
arc: A5 V02N0101
arc: A7 Q7
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 V00B0100
arc: B6 H02W0101
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 S1_V02N0001
arc: C5 S1_V02N0001
arc: C6 S1_V02N0001
arc: C7 H02E0601
arc: CE1 H00L0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 V00B0100
arc: D3 S1_V02N0001
arc: D4 S1_V02N0601
arc: D5 S1_V02N0601
arc: D6 S1_V02N0601
arc: D7 S1_V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q3
arc: H01W0100 F4
arc: M0 V00T0100
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00T0100
arc: M6 V00T0100
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q3
arc: N1_V02N0601 F6
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: N3_V06N0303 F6
arc: V00B0100 Q7
arc: V01S0000 F2
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1100111111000000
word: SLICEC.K0.INIT 1100110011110000
word: SLICEC.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 1010110010101100
word: SLICEB.K1.INIT 1100111111000000
word: SLICED.K0.INIT 1111000011001100
word: SLICED.K1.INIT 1010101011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C104:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0201
arc: H00L0100 H02E0301
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H02W0201
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 S3_V06N0203
arc: A4 S1_V02N0301
arc: A6 S1_V02N0101
arc: A7 S1_V02N0101
arc: B0 H01W0100
arc: B1 S1_V02N0301
arc: B2 H01W0100
arc: B3 Q3
arc: B5 V01S0000
arc: B6 H02W0101
arc: B7 V00B0100
arc: C0 V02N0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 Q6
arc: C7 V00T0000
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 N1_V01S0000
arc: D3 H00R0000
arc: D4 V02S0401
arc: D5 V02S0401
arc: D6 W1_H02E0201
arc: D7 H02W0201
arc: E1_H01E0001 F6
arc: E1_H02E0101 Q1
arc: E1_H02E0601 F4
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q3
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F2
arc: N1_V02N0001 F0
arc: N3_V06N0203 F4
arc: V00B0100 Q5
arc: V01S0000 Q3
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 1010111110100000
word: SLICEC.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1100111111000000
word: SLICED.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C105:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 N1_V02S0601
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 S3_V06N0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02E0601
arc: V00T0100 H02E0101
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0303 E1_H01W0100
arc: A1 V02S0701
arc: A4 V02N0101
arc: A7 V00T0100
arc: B1 Q1
arc: B4 H01E0101
arc: B7 H02W0101
arc: C1 V02N0401
arc: C4 Q4
arc: C7 V02N0201
arc: CE0 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D1 E1_H02W0201
arc: D4 E1_H02W0201
arc: D7 E1_H02W0201
arc: E1_H01E0101 F1
arc: E3_H06E0203 F7
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: M1 H00R0000
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0401 F4
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0001010100111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R30C106:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V06N0203
arc: E3_H06E0103 H01E0101
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0303 H06E0303
arc: V00T0100 V02N0701
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0000
arc: A3 V02N0501
arc: B0 S1_V02N0101
arc: B3 S1_V02N0301
arc: C0 H02E0601
arc: C3 N1_V01N0001
arc: CE0 H02W0101
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D3 V02N0201
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q0
arc: M0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F0
arc: W1_H02W0301 Q3
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 1111111111101111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R30C107:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 V02S0601
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 V02S0101
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 S1_V02N0201
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E3_H06W0303
arc: A2 H02W0701
arc: A3 V02S0501
arc: A4 E1_H02W0701
arc: A6 F5
arc: A7 H02E0701
arc: B2 V02S0301
arc: B4 H02E0301
arc: B5 V02N0501
arc: B6 S1_V02N0501
arc: B7 F3
arc: C2 H02E0601
arc: C3 F4
arc: C4 Q4
arc: C5 V00T0100
arc: C6 V02S0201
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 W1_H02E0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D2 V00T0100
arc: D3 V00B0100
arc: D4 H02W0001
arc: D5 E1_H01W0100
arc: D6 H02W0201
arc: D7 F2
arc: E1_H02E0401 Q4
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q7
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 H02W0601
arc: M4 E1_H01E0101
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q0
arc: V00T0100 Q1
arc: V01S0000 Q2
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0101000011110000
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0010101010101010
word: SLICEC.K1.INIT 1100000011110011
word: SLICED.K0.INIT 0000001100000101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C108:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 W3_H06E0203
arc: H00L0100 H02E0301
arc: H00R0100 S1_V02N0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 S3_V06N0203
arc: A0 E1_H02W0701
arc: A3 V01N0101
arc: A4 V00T0100
arc: A5 F7
arc: A6 E1_H02W0701
arc: B0 E1_H02W0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 W1_H02E0301
arc: C0 H02E0401
arc: C1 H02E0401
arc: C3 W1_H02E0401
arc: C4 E1_H02W0401
arc: C5 E1_H02W0601
arc: C6 V02N0201
arc: C7 H02E0601
arc: CE0 E1_H02W0101
arc: CE1 S1_V02N0201
arc: CE2 H00R0100
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H02E0201
arc: D3 H02W0001
arc: D4 E1_H02W0001
arc: D5 H02W0201
arc: D6 V01N0001
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F5
arc: E1_H02E0101 Q3
arc: E1_H02E0501 F5
arc: E1_H02E0601 Q4
arc: E1_H02E0701 F5
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 F0
arc: M0 H02W0601
arc: M1 H02E0001
arc: M2 V00B0000
arc: M3 E1_H02W0201
arc: M4 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q1
arc: N1_V02N0501 F5
arc: N3_V06N0303 F5
arc: V00B0000 F4
arc: V00B0100 Q7
arc: V00T0100 Q1
arc: V01S0000 F2
arc: W1_H02W0501 Q7
arc: W1_H02W0701 F5
arc: W3_H06W0303 F5
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0100010101000000
word: SLICEA.K0.INIT 0001110100111111
word: SLICEA.K1.INIT 0000111100000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1010000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R30C109:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 E1_H02W0001
arc: H00R0000 E1_H02W0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H06W0303
arc: N3_V06N0103 H06W0103
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06W0303
arc: V00B0100 S1_V02N0101
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 S3_V06N0003
arc: A0 H00L0100
arc: A2 E1_H01E0001
arc: A3 V00T0000
arc: A5 Q5
arc: A6 F5
arc: A7 Q7
arc: B0 E1_H02W0301
arc: B1 Q1
arc: B2 E1_H01W0100
arc: B5 V02N0501
arc: B6 H02E0101
arc: B7 H01E0101
arc: C0 H02E0601
arc: C2 F4
arc: C3 N1_V01S0100
arc: C4 W1_H02E0601
arc: C5 V00T0100
arc: C6 E1_H02W0601
arc: C7 V00T0000
arc: CE0 H00L0000
arc: CE1 W1_H02E0101
arc: CE2 H00R0100
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 V02S0001
arc: D3 W1_H02E0201
arc: D4 V02N0401
arc: D5 H02E0201
arc: D6 H02E0201
arc: D7 E1_H02W0201
arc: E1_H01E0101 F2
arc: E1_H02E0301 Q1
arc: E1_H02E0401 F4
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q7
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0100
arc: M5 W1_H02E0001
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F2
arc: N1_V02N0001 F2
arc: N1_V02N0701 Q5
arc: S1_V02S0501 F7
arc: S3_V06S0103 F2
arc: V00B0000 F6
arc: V00T0000 Q2
arc: V00T0100 F3
arc: V01S0000 F2
arc: V01S0100 F0
arc: W1_H02W0001 F2
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0101010111110000
word: SLICEC.K1.INIT 0000000010001011
word: SLICED.K0.INIT 0000000100000101
word: SLICEA.K0.INIT 1111001110101010
word: SLICEA.K1.INIT 0000000011001100
word: SLICEC.K0.INIT 0000000011110000
word: SLICEB.K0.INIT 0100000001000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1

.tile R30C110:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 V02N0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 W1_H02E0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 E1_H02W0701
arc: A3 H00L0100
arc: A4 E1_H02W0501
arc: A5 F7
arc: A6 F5
arc: A7 Q7
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 W1_H02E0301
arc: B3 H02W0101
arc: B4 H02E0301
arc: B6 F3
arc: B7 V02S0501
arc: C2 N1_V01N0001
arc: C3 N1_V01S0100
arc: C4 Q4
arc: C5 F4
arc: C6 V00B0100
arc: C7 V01N0101
arc: CE0 E1_H02W0101
arc: CE1 H02E0101
arc: CE2 H00R0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 V02N0001
arc: D2 F0
arc: D3 H02W0201
arc: D4 E1_H01W0100
arc: D5 V02N0601
arc: D6 H01W0000
arc: D7 V02S0401
arc: E1_H01E0101 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q1
arc: M0 V00T0000
arc: M1 H00L0000
arc: M3 H00L0000
arc: M4 V00T0100
arc: M5 W1_H02E0001
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q5
arc: S1_V02S0001 F2
arc: S1_V02S0101 Q3
arc: V01S0000 Q1
arc: V01S0100 Q4
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 1010000000000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000100010001000
word: SLICEA.K0.INIT 1101110110001000
word: SLICEA.K1.INIT 1101110100000000
word: SLICEB.K0.INIT 0101000101000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C111:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 H02W0001
arc: H00L0100 H02W0301
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0701 H06W0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0303 H06E0303
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0401
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A1 S1_V02N0701
arc: A2 H02W0501
arc: A4 V00T0100
arc: A6 V00T0100
arc: B1 F3
arc: B3 H02E0301
arc: B4 V02S0701
arc: B6 H02E0101
arc: B7 V02S0501
arc: C1 N1_V01S0100
arc: C3 W1_H02E0401
arc: C4 V01N0101
arc: C5 V02N0001
arc: C6 E1_H01E0101
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CE1 H00L0000
arc: CE2 H02W0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D1 H01E0101
arc: D2 V02N0001
arc: D3 W1_H02E0201
arc: D4 V02S0601
arc: D5 H01W0000
arc: D6 H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q4
arc: E1_H02E0001 F2
arc: E1_H02E0101 F3
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: M0 V00B0000
arc: M1 W1_H02E0001
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 H02E0401
arc: M5 H00R0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F7
arc: N1_V02N0301 F3
arc: N1_V02N0501 Q5
arc: N1_V02N0601 Q6
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: S1_V02S0101 F3
arc: S1_V02S0501 F5
arc: S1_V02S0601 Q4
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: S3_V06S0203 F7
arc: V00B0000 F6
arc: V00T0100 Q1
arc: V01S0000 Q2
arc: V01S0100 F7
arc: W1_H02W0001 F2
arc: W1_H02W0101 Q3
arc: W1_H02W0501 F7
arc: W3_H06W0003 F3
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0000000001000111
word: SLICEB.K1.INIT 0000000000110000
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K1.INIT 1100000011000000
word: SLICEB.K0.INIT 1010101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R30C112:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02W0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 E1_H02W0501
arc: V00B0000 H02W0401
arc: V00T0000 H02W0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0701 E1_H02W0701
arc: A4 W1_H02E0701
arc: A6 W1_H02E0501
arc: B7 W1_H02E0301
arc: C0 W1_H02E0601
arc: C1 V02N0601
arc: C2 V02S0601
arc: C3 H02E0401
arc: C5 V02N0201
arc: C7 H02E0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 H00R0000
arc: D2 V02N0201
arc: D3 V02N0001
arc: D4 V02N0601
arc: D5 V02S0601
arc: D6 V02N0601
arc: D7 F2
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E1_H02E0101 F1
arc: E1_H02E0401 F4
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F3
arc: LSR1 H02W0501
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H00L0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0001 F0
arc: N1_V02N0101 F1
arc: N1_V02N0401 F6
arc: N1_V02N0701 F7
arc: N3_V06N0003 F3
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: S1_V02S0101 F3
arc: S1_V02S0201 Q2
arc: S1_V02S0401 F6
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: S3_V06S0003 F3
arc: S3_V06S0103 F1
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V01S0000 F0
arc: V01S0100 Q1
arc: W1_H02W0001 F0
arc: W1_H02W0301 F1
arc: W1_H02W0401 F6
arc: W1_H02W0501 F7
arc: W1_H02W0601 Q6
arc: W3_H06W0003 Q3
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1010101000000000
word: SLICED.K1.INIT 0011000000000000
word: SLICEC.K1.INIT 0000000000001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R30C113:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 W1_H02E0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02W0401
arc: V00T0100 H02W0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02S0601
arc: A0 H02E0501
arc: A3 V02N0701
arc: A4 V02S0101
arc: A5 V00T0100
arc: A6 V02S0301
arc: A7 F5
arc: B0 H01W0100
arc: B3 W1_H02E0101
arc: B4 H02W0101
arc: B5 N1_V01S0000
arc: B6 H02E0301
arc: B7 V00B0100
arc: C0 H02W0601
arc: C3 N1_V01N0001
arc: C4 W1_H02E0401
arc: C5 V02S0001
arc: C6 E1_H01E0101
arc: C7 F4
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D3 H01E0101
arc: D4 E1_H01W0100
arc: D5 H02W0001
arc: D6 F2
arc: D7 V02S0601
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q0
arc: M0 V00B0000
arc: M2 V00T0000
arc: M3 W1_H02E0201
arc: M4 H02W0401
arc: M5 H00L0100
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: V00B0100 Q7
arc: V00T0000 F0
arc: V01S0100 Q3
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0100110011001100
word: SLICEA.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0010000010100000
word: SLICEC.K1.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R30C114:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: H00L0100 V02N0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 W3_H06E0303
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02W0701
arc: A4 H02W0501
arc: A5 V02N0301
arc: A6 W1_H02E0701
arc: B0 S1_V02N0301
arc: B3 E1_H02W0101
arc: B4 H02W0101
arc: B7 E1_H02W0101
arc: C0 H00L0100
arc: C2 H02E0401
arc: C3 H02E0601
arc: C4 Q4
arc: C5 V02S0201
arc: C6 H02W0401
arc: C7 H02E0601
arc: CE0 V02N0201
arc: CE1 H02E0101
arc: CE2 V02N0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 S1_V02N0201
arc: D2 E1_H02W0201
arc: D3 H02W0001
arc: D4 F2
arc: D5 H02W0201
arc: D6 E1_H02W0201
arc: D7 H02W0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q3
arc: E1_H02E0401 F6
arc: E1_H02E0601 Q4
arc: E1_H02E0701 F7
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F6
arc: M0 V00B0100
arc: M1 H00R0100
arc: M3 H00R0100
arc: M4 V00T0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F3
arc: N1_V02N0401 F4
arc: N1_V02N0501 F7
arc: S1_V02S0001 F2
arc: V00B0100 F5
arc: V01S0000 F7
arc: V01S0100 Q6
arc: W1_H02W0101 Q3
arc: W1_H02W0301 Q1
arc: W1_H02W0601 Q6
word: SLICED.K0.INIT 0000000000001010
word: SLICEC.K1.INIT 1010111100000000
word: SLICEA.K0.INIT 0100011101110111
word: SLICEA.K1.INIT 0101010100000000
word: SLICED.K1.INIT 0000000011000000
word: SLICEB.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 0000000001010000
word: SLICEC.K0.INIT 0001010100111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R30C115:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 H01E0101
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02S0401
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 W3_H06E0103
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0401
arc: V00T0100 H02E0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02W0501
arc: A1 S1_V02N0501
arc: A2 F5
arc: A5 V00T0100
arc: A7 V02N0101
arc: B2 H00R0100
arc: B4 H02E0301
arc: B5 V02N0501
arc: B7 E1_H02W0101
arc: C0 H02W0401
arc: C2 E1_H01W0000
arc: C4 H01E0001
arc: C5 E1_H02W0601
arc: C7 H02E0601
arc: CE1 S1_V02N0201
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 W1_H02E0001
arc: D2 H02E0001
arc: D4 H02E0201
arc: D5 V00B0000
arc: D7 V02S0601
arc: E1_H02E0001 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M7 W1_H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: V00B0000 F4
arc: W1_H02W0201 F0
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 0101010101010000
word: SLICEA.K1.INIT 0101010100000000
word: SLICEC.K0.INIT 1100110000001111
word: SLICEC.K1.INIT 1011000010000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111111110110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R30C116:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 V02S0601
arc: H00L0000 E1_H02W0201
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 H02E0201
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02S0101
arc: V00T0000 V02N0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H01W0000
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A4 V00B0000
arc: A5 N1_V01S0100
arc: A6 F7
arc: A7 V02N0101
arc: B0 V02N0301
arc: B1 V02N0301
arc: B4 H02W0301
arc: C0 H02E0401
arc: C1 H00R0100
arc: C4 W1_H02E0401
arc: C6 E1_H02W0601
arc: C7 V00T0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D4 V01N0001
arc: D5 E1_H02W0001
arc: D6 V01N0001
arc: D7 F0
arc: E1_H01E0101 Q2
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M2 V00T0100
arc: M4 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0401 F6
arc: S1_V02S0701 F5
arc: V00B0000 Q4
arc: V01S0000 F4
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 0100010101000000
word: SLICEA.K1.INIT 0100010101000101
word: SLICED.K1.INIT 1010111100000000
word: SLICED.K0.INIT 0000010101010101
word: SLICEC.K1.INIT 1010101000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R30C117:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 H02W0201
arc: H00R0000 N1_V02S0401
arc: H00R0100 E1_H02W0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 H02E0401
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 V02N0601
arc: A0 F5
arc: A1 E1_H01E0001
arc: A2 E1_H02W0501
arc: A3 H00L0100
arc: A4 V00B0000
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 E1_H01W0000
arc: B0 F3
arc: B1 Q1
arc: B2 V02N0101
arc: B3 V02S0301
arc: B4 H01E0101
arc: B5 H02E0101
arc: B6 V02N0501
arc: B7 E1_H02W0101
arc: C0 V02N0401
arc: C1 H02E0401
arc: C2 H02W0401
arc: C3 E1_H02W0401
arc: C4 E1_H02W0601
arc: C5 V00T0000
arc: C6 F4
arc: C7 H02E0601
arc: CE0 H00L0000
arc: CE1 W1_H02E0101
arc: CE2 H00L0000
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H02E0201
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 F2
arc: D5 E1_H01W0100
arc: D6 V02S0601
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M1 E1_H02W0001
arc: M3 H00R0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F0
arc: S1_V02S0101 F1
arc: V00B0100 F7
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 0000011100000000
word: SLICED.K0.INIT 0100110011001100
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0001001101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R30C118:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 V02N0001
arc: H00L0100 V02N0301
arc: H00R0100 E1_H02W0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 H01E0101
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02S0001
arc: V00T0000 V02N0601
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02N0701
arc: A4 F7
arc: A5 Q5
arc: A7 E1_H02W0501
arc: B0 V02S0301
arc: B1 Q1
arc: B2 E1_H02W0301
arc: B4 E1_H02W0301
arc: B5 H02E0301
arc: B7 W1_H02E0101
arc: C2 H02W0401
arc: C4 H02E0401
arc: C5 V00T0100
arc: C7 E1_H02W0601
arc: CE0 V02S0201
arc: CE1 N1_V02S0201
arc: CE2 E1_H02W0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 H00R0000
arc: D4 H00R0100
arc: D5 E1_H02W0001
arc: D7 F0
arc: E1_H01E0101 Q7
arc: E1_H02E0201 F2
arc: E1_H02E0301 Q3
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q2
arc: M0 H02E0601
arc: M1 H02E0001
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 V00T0000
arc: M5 H02E0001
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q5
arc: N1_V02N0501 F5
arc: V00B0100 Q7
arc: V00T0100 Q1
arc: V01S0100 Q3
word: SLICEA.K0.INIT 1110111001000100
word: SLICEA.K1.INIT 1110111001000100
word: SLICED.K1.INIT 0100010101000000
word: SLICEC.K0.INIT 0011001000100010
word: SLICEB.K0.INIT 0000000000010101
word: SLICEC.K1.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R30C119:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 W1_H02E0501
arc: V00B0100 V02S0101
arc: V00T0000 H02E0201
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 F5
arc: A1 H02E0501
arc: A2 F7
arc: A4 V02N0101
arc: A5 S1_V02N0301
arc: B0 V02S0301
arc: B2 V01N0001
arc: B4 E1_H02W0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C3 H02E0601
arc: C4 S1_V02N0001
arc: C7 E1_H02W0401
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D3 H00R0000
arc: D4 E1_H02W0201
arc: D5 V02N0401
arc: D7 E1_H01W0100
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 Q7
arc: H01W0100 Q7
arc: LSR0 V00T0100
arc: M0 V00T0000
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: V00T0100 F3
arc: V01S0100 F0
arc: W1_H02W0601 F4
word: SLICEC.K0.INIT 0011011100000000
word: SLICEB.K1.INIT 0000111111111111
word: SLICEB.K0.INIT 0111011101110111
word: SLICEC.K1.INIT 0101010100000000
word: SLICEA.K0.INIT 0000110000000101
word: SLICEA.K1.INIT 0000101000000000
word: SLICED.K1.INIT 0000000000001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R30C120:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02S0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: V00B0000 E1_H02W0401
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S1_V02N0101
arc: W3_H06W0003 E1_H01W0000
arc: A1 E1_H02W0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A5 V00B0000
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 E1_H02W0101
arc: B5 H02W0301
arc: B6 E1_H02W0301
arc: B7 F3
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H02W0601
arc: C3 H02W0601
arc: C5 E1_H02W0601
arc: C6 V02N0201
arc: D0 H00R0000
arc: D1 V02N0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 E1_H02W0201
arc: D5 E1_H02W0001
arc: D6 F2
arc: D7 V02N0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E1_H02E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F4
arc: N1_V01N0001 F2
arc: N1_V01N0101 F4
arc: N1_V02N0301 F1
arc: N1_V02N0401 F6
arc: N1_V02N0501 F7
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: S3_V06S0303 F6
arc: V01S0000 F6
arc: V01S0100 F1
arc: W1_H02W0301 F1
arc: W1_H02W0401 F6
arc: W1_H02W0501 F7
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0011111111111111
word: SLICEC.K1.INIT 1101111111111111
word: SLICEB.K1.INIT 0000100000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1010000000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICED.K0.INIT 1100000000000000
word: SLICEC.K0.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1

.tile R30C121:PLC2
arc: E1_H02E0001 H01E0001
arc: H00R0100 H02W0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: V00B0100 H02W0501
arc: V00T0000 H02W0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0601 E1_H02W0301
arc: A0 E1_H02W0701
arc: A1 F7
arc: A2 E1_H02W0701
arc: A3 H01E0001
arc: A4 E1_H02W0701
arc: A5 E1_H02W0701
arc: A6 H00L0000
arc: A7 E1_H02W0701
arc: B0 E1_H02W0101
arc: B2 E1_H02W0101
arc: B7 E1_H02W0101
arc: C0 E1_H01W0000
arc: C1 F4
arc: C2 E1_H01W0000
arc: C4 V00B0100
arc: C5 E1_H02W0401
arc: C6 V01N0101
arc: C7 V00T0000
arc: D0 H02W0001
arc: D2 H02W0001
arc: D3 V00B0100
arc: D4 H02E0201
arc: D5 H01W0000
arc: D6 F2
arc: D7 H00R0100
arc: E1_H01E0001 F0
arc: E1_H02E0101 F1
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F3
arc: N1_V01N0001 F5
arc: N1_V01N0101 F2
arc: N1_V02N0401 F4
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: V01S0000 F3
arc: V01S0100 F2
arc: W1_H02W0401 F4
arc: W3_H06W0003 F3
arc: W3_H06W0203 F4
word: SLICEC.K1.INIT 0000000001011111
word: SLICEA.K0.INIT 0010000000000000
word: SLICEB.K1.INIT 1010101000000000
word: SLICED.K1.INIT 0010000000000000
word: SLICEA.K1.INIT 0000010100000101
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 1010000000000000
word: SLICED.K0.INIT 0101000001010101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R30C122:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0701 V02N0701
arc: H00L0100 H02E0101
arc: H00R0000 H02W0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 E1_H02W0701
arc: V00T0000 V02S0601
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 E1_H02W0701
arc: A1 F5
arc: A2 F7
arc: A3 H02W0501
arc: A4 F5
arc: A5 H02W0501
arc: B1 W1_H02E0101
arc: B2 W1_H02E0301
arc: B4 H00R0000
arc: B5 V02N0701
arc: B6 F3
arc: C1 H00L0100
arc: C2 H00L0100
arc: C4 H02E0601
arc: C5 H02W0601
arc: C6 V00T0000
arc: C7 E1_H01E0101
arc: D1 E1_H02W0001
arc: D2 V01S0100
arc: D3 H02W0001
arc: D4 H02W0201
arc: D5 H02E0001
arc: D6 H02W0201
arc: D7 H00R0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: E1_H02E0401 F6
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: M0 H02E0601
arc: N1_V01N0001 F0
arc: S1_V02S0601 F6
arc: V01S0100 F6
arc: W1_H02W0301 F3
word: SLICEC.K0.INIT 0101000000010000
word: SLICED.K0.INIT 0000000011000000
word: SLICEB.K1.INIT 0101010100000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000000000010000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000010000
word: SLICEC.K1.INIT 0001001000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R30C123:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N1_V01S0000
arc: H00L0000 H02W0201
arc: H00R0000 V02N0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H02W0701
arc: S1_V02S0601 H02W0601
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0303 V01N0101
arc: A0 H02E0701
arc: A1 V02S0701
arc: A2 E1_H01E0001
arc: A5 V02N0101
arc: A6 H00R0000
arc: B1 V00B0000
arc: B7 V00T0000
arc: C0 V02N0401
arc: C1 H02E0601
arc: C2 H00L0000
arc: C3 N1_V01S0100
arc: C4 E1_H01E0101
arc: C5 E1_H02W0601
arc: C6 H02E0401
arc: C7 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 F2
arc: D2 V00B0100
arc: D3 N1_V01S0000
arc: D4 V02S0601
arc: D5 E1_H01W0100
arc: D6 H02W0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F3
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F4
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q1
arc: N1_V02N0101 F3
arc: N1_V02N0601 F6
arc: V00T0000 Q0
arc: V01S0000 F4
arc: V01S0100 Q0
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W1_H02W0401 F4
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
word: SLICEB.K0.INIT 1111101000001111
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 0000000000000101
word: SLICEA.K0.INIT 1111111101010000
word: SLICEA.K1.INIT 1011111111111111
word: SLICED.K1.INIT 0000001100000011
word: SLICEB.K1.INIT 0000000000001111
word: SLICEC.K1.INIT 0000000010101111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R30C124:PLC2
arc: H00L0000 V02S0001
arc: N1_V02N0301 H02E0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 S1_V02N0301
arc: A1 H00L0000
arc: A2 H01E0001
arc: A6 F5
arc: B1 H02E0301
arc: B2 H00R0100
arc: B5 H02E0301
arc: C1 H02E0401
arc: C2 N1_V01N0001
arc: C4 H01E0001
arc: C6 F4
arc: C7 V02S0201
arc: D1 H02E0201
arc: D2 W1_H02E0001
arc: D4 W1_H02E0001
arc: D5 H02E0001
arc: D6 H00R0100
arc: D7 H02E0201
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F7
arc: H01W0100 F6
arc: M0 V00B0000
arc: N1_V01N0001 F5
arc: N1_V01N0101 F0
arc: N1_V02N0501 F7
arc: V00B0000 F4
arc: W1_H02W0001 F2
arc: W1_H02W0201 F0
arc: W1_H02W0401 F4
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
arc: W1_H02W0701 F7
arc: W3_H06W0203 F4
word: SLICEC.K1.INIT 1100110000000000
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 0100000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000010100111
word: SLICEC.K0.INIT 0000000011110000
word: SLICED.K0.INIT 1010000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R30C73:PLC2
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R30C74:PLC2
arc: H00R0000 V02N0401
arc: H00R0100 V02S0501
arc: V00B0000 V02S0001
arc: B0 E1_H02W0101
arc: C0 V02S0601
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 V02S0201
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0301
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0011111100110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C75:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 V06S0003
arc: N1_V02N0201 V01N0001
arc: V00T0000 N1_V02S0601
arc: A0 V02S0501
arc: B0 V00T0000
arc: C0 E1_H02W0401
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0300
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 1101010110000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C76:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 V06S0303
arc: H00R0000 H02W0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N1_V02S0001
arc: W1_H02W0301 V06S0003
arc: A0 V02N0501
arc: A3 H00L0100
arc: B0 V02S0101
arc: B3 H01W0100
arc: C0 H02W0401
arc: C3 H02W0401
arc: CE0 H02W0101
arc: CE1 S1_V02N0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0300
arc: D0 H02E0001
arc: D3 V02S0001
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M3 H00R0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0001 Q0
arc: W1_H02W0101 F3
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1101010110000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C77:PLC2
arc: H00R0000 V02N0401
arc: H00R0100 V02N0501
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 V02N0501
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V06S0303
arc: A2 V02S0501
arc: B0 V02S0101
arc: B2 H00L0000
arc: C0 S1_V02N0601
arc: C2 H02E0601
arc: CE0 H00R0000
arc: CE1 H02E0101
arc: CE2 V02N0601
arc: CLK0 G_HPBX0300
arc: D0 F2
arc: D2 V00B0100
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: LSR1 H02E0301
arc: M2 V00T0100
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: V00B0100 Q5
arc: V01S0000 Q0
word: SLICEB.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0000110011111100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C78:PLC2
arc: E1_H02E0301 V01N0101
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: A0 H02W0701
arc: B2 E1_H02W0301
arc: C0 S1_V02N0601
arc: C2 S1_V02N0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0300
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
word: SLICEA.K0.INIT 1010000010100000
word: SLICEB.K0.INIT 1100000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C79:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02S0001
arc: H00R0000 V02S0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 N1_V02S0201
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: A0 H02W0501
arc: A2 V00B0000
arc: A5 N1_V01S0100
arc: B3 H00L0000
arc: B4 H00R0000
arc: B6 N1_V01S0000
arc: B7 H01E0101
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
arc: N1_V02N0601 F4
arc: V01S0000 F6
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R30C80:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: H00L0100 S1_V02N0301
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 N1_V02S0501
arc: S3_V06S0303 E3_H06W0303
arc: V00T0000 W1_H02E0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0501 V06N0303
arc: B0 W1_H02E0301
arc: B1 V00T0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0300
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 H02W0501
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: S1_V02S0701 Q5
arc: W1_H02W0201 F0
arc: W1_H02W0301 F1
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R30C81:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V02S0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0501 N1_V02S0501
arc: A1 H02E0501
arc: C1 N1_V02S0601
arc: CE0 V02N0201
arc: CLK0 G_HPBX0300
arc: D1 E1_H02W0001
arc: F1 F1_SLICE
arc: H01W0100 Q1
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0103 Q1
word: SLICEA.K1.INIT 1111101001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C82:PLC2
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 V02N0201
arc: H00R0100 N1_V02S0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 E3_H06W0103
arc: V00T0100 V02N0501
arc: W1_H02W0101 N3_V06S0103
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: B0 H02W0101
arc: B1 H02W0301
arc: B2 V02N0101
arc: B3 H00L0000
arc: C0 H02W0401
arc: C1 H02E0401
arc: C2 S1_V02N0601
arc: C3 H00R0100
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 V00T0100
arc: D2 H02E0001
arc: D3 V02N0001
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q1
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q2
arc: S3_V06S0003 Q0
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1111100010001000
word: SLICEB.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1110101011000000
word: SLICEB.K1.INIT 1111100010001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C83:PLC2
arc: H00R0000 V02N0601
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0303 H06W0303
arc: V00B0100 H02W0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W3_H06W0103 E3_H06W0103
arc: A0 V02S0701
arc: B0 V02S0101
arc: C0 V02N0401
arc: D0 V02S0001
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
word: SLICEA.K0.INIT 1111111111111110
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R30C84:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0001 N3_V06S0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003

.tile R30C85:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 E1_H01W0000
arc: H00L0100 V02N0101
arc: N1_V02N0101 H06W0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 H02E0001
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0401 E3_H06W0203
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: B0 S1_V02N0301
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: CE1 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 H02W0601
arc: M1 H00L0100
arc: M2 H02W0601
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q3
arc: V01S0000 F1
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0000100000000010
word: SLICEA.K1.INIT 1000000000100000
word: SLICEB.K0.INIT 0000010000000001
word: SLICEB.K1.INIT 0100000000010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C86:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0401 S3_V06N0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00L0100 V02N0101
arc: H01W0100 E3_H06W0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00T0000 V02N0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A5 Q5
arc: A6 V00T0100
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 V02S0101
arc: B3 Q3
arc: B5 H00R0000
arc: B6 W1_H02E0301
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C5 W1_H02E0601
arc: C6 W1_H02E0401
arc: CE1 V02N0201
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 V00T0100
arc: D3 S1_V02N0001
arc: D5 H02E0201
arc: D6 H00R0100
arc: E1_H01E0101 F1
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q6
arc: H00R0100 Q7
arc: H01W0000 F1
arc: M0 V00B0100
arc: M1 H02E0001
arc: M2 V00B0100
arc: M3 H02W0201
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V02N0701 Q5
arc: S1_V02S0301 Q3
arc: S1_V02S0501 Q7
arc: V00B0000 F6
arc: V00B0100 Q5
arc: V00T0100 Q3
arc: V01S0100 F4
word: SLICED.K0.INIT 1010111100100011
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1000010000100001
word: SLICEB.K0.INIT 0000010000000001
word: SLICEB.K1.INIT 0000100000000010
word: SLICEA.K0.INIT 0100000000000100
word: SLICEA.K1.INIT 1000000000001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R30C87:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 N1_V01S0000
arc: H00L0100 V02S0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0101 H01E0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V01S0100
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 V02N0201
arc: A0 V01N0101
arc: A1 V01N0101
arc: A4 V02N0301
arc: A5 V02N0101
arc: B0 V02N0101
arc: B1 V02N0301
arc: C0 H02E0601
arc: C2 H02E0601
arc: C4 S1_V02N0201
arc: C5 S1_V02N0201
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 S1_V02N0201
arc: D4 V01N0001
arc: D5 V01N0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V02N0501 Q7
arc: S3_V06S0203 Q7
word: SLICEA.K0.INIT 0000101111100000
word: SLICEA.K1.INIT 1011101111101110
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111101011010
word: SLICEC.K1.INIT 1111111101011010
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C88:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02E0601
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: A2 V02N0701
arc: B2 E1_H02W0301
arc: C2 H02W0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D2 N1_V01S0000
arc: E1_H01E0101 Q2
arc: F2 F2_SLICE
arc: MUXCLK1 CLK0
word: SLICEB.K0.INIT 1111111100000010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R30C89:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 H02E0001
arc: H00L0100 V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 H02E0601
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 W1_H02E0601
arc: V00T0000 H02E0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 E3_H06W0103
arc: A0 H02E0701
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 W1_H02E0701
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H02E0101
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V02N0001
arc: C5 S1_V02N0001
arc: CE2 H00R0100
arc: CLK1 G_HPBX0600
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 V00B0000
arc: F0 F0_SLICE
arc: LSR0 W1_H02E0301
arc: LSR1 H02E0301
arc: M5 H00R0000
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: S1_V02S0501 Q5
arc: V01S0100 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R30C90:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 S1_V02N0601
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02E0701
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 E1_H02W0301
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V00T0000
arc: C5 V02S0001
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V02S0601
arc: F0 F0_SLICE
arc: LSR1 W1_H02E0301
arc: V01S0100 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R30C91:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 V02S0001
arc: H00R0100 E1_H02W0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H06E0303
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 E1_H01W0000
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V01S0000 S3_V06N0103
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 W1_H02E0701
arc: A6 F7
arc: A7 W1_H02E0501
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 E1_H02W0101
arc: B3 H02E0101
arc: B4 H02W0301
arc: B6 V02S0701
arc: B7 V01S0000
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 H02E0601
arc: C5 E1_H02W0401
arc: C6 V02N0201
arc: C7 H02W0401
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02S0601
arc: D6 H01W0000
arc: D7 H02E0201
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: LSR0 W1_H02E0301
arc: LSR1 E1_H02W0301
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: S3_V06S0303 F6
arc: V01S0100 F0
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0001010100111111
word: SLICED.K0.INIT 1111110111110101
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R30C92:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 V02N0001
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H06W0203
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 N1_V02S0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 E3_H06W0303
arc: A0 V02N0501
arc: A3 V01N0101
arc: A6 S1_V02N0101
arc: A7 N1_V01N0101
arc: B0 H00R0100
arc: B3 Q3
arc: B6 F3
arc: B7 H02E0101
arc: C0 H02W0601
arc: C3 H02E0601
arc: C6 V02N0001
arc: C7 S1_V02N0001
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D3 H02E0001
arc: D6 H02E0201
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 F7
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00B0100
arc: M2 V00T0000
arc: M3 H00L0000
arc: M4 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q3
arc: S1_V02S0401 Q4
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V01S0100 Q2
arc: W1_H02W0401 Q4
arc: W1_H02W0701 Q7
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000000011001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K0.INIT 1111101110111011
word: SLICED.K1.INIT 1110101011111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R30C93:PLC2
arc: E1_H02E0401 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 H01E0101
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 W3_H06E0003
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 S1_V02N0401
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 E1_H02W0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02S0701
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 E1_H02W0701
arc: A7 H00L0000
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 N1_V02S0301
arc: B4 H02E0301
arc: B7 V02S0501
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 S1_V02N0201
arc: C5 V00B0100
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 V00B0000
arc: D7 F0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: LSR1 E1_H02W0501
arc: M0 V00T0000
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: S1_V02S0201 Q0
arc: S1_V02S0701 F7
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1010100000001000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R30C94:PLC2
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0001
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0201 N1_V02S0701
arc: V00B0000 H02W0601
arc: V00T0000 E1_H02W0001
arc: V00T0100 H02W0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: A0 S1_V02N0501
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 W1_H02E0501
arc: B0 V02S0301
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 W1_H02E0301
arc: C0 H00R0100
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 E1_H02W0401
arc: C5 V02N0001
arc: CE3 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 V00B0000
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: LSR1 V00T0100
arc: M6 H02E0401
arc: MUXCLK3 CLK1
arc: S1_V02S0601 Q6
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R30C95:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: H00L0100 V02S0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 H01E0101
arc: S3_V06S0203 H06E0203
arc: V00B0000 H02W0601
arc: V00B0100 H02W0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00B0000
arc: A7 H02E0701
arc: B0 H00R0100
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 H02W0301
arc: B7 N1_V01S0000
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C4 E1_H02W0401
arc: C5 S1_V02N0001
arc: C7 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02N0601
arc: D7 F0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0501
arc: V01S0000 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1110000001000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R30C96:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 V02S0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H06E0103
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02N0501
arc: A1 E1_H01E0001
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: A4 V00T0000
arc: A6 H02E0501
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 E1_H02W0301
arc: B6 V00B0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H02W0401
arc: C5 V02N0001
arc: C6 W1_H02E0401
arc: CE0 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 V02N0601
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00T0100
arc: LSR1 W1_H02E0501
arc: M0 V00B0100
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q0
arc: S1_V02S0001 Q0
arc: S3_V06S0003 Q0
arc: V01S0100 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1000101010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R30C97:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02S0301
arc: H00R0000 H02W0601
arc: H00R0100 H02W0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S3_V06N0203
arc: V00B0000 H02E0401
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 E1_H02W0501
arc: A7 H02E0701
arc: B0 V00B0000
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 H02W0301
arc: B7 V02N0501
arc: C0 H00R0100
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 E1_H02W0401
arc: C5 S1_V02N0201
arc: C7 E1_H02W0601
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V02N0601
arc: D7 F0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 E1_H02W0301
arc: S3_V06S0203 F7
word: SLICED.K1.INIT 1100010010000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R30C98:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00L0100 H02E0301
arc: H00R0000 E1_H02W0601
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 W1_H02E0401
arc: V00T0000 H02E0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 S1_V02N0301
arc: A7 W1_H02E0501
arc: B0 V00B0000
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 E1_H02W0301
arc: B7 N1_V01S0000
arc: C0 V02S0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 H02W0401
arc: C5 H02E0401
arc: C7 V00T0000
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H02W0001
arc: D7 H02W0201
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 E1_H02W0501
arc: S1_V02S0501 F7
word: SLICED.K1.INIT 1010100000001000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R30C99:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 W3_H06E0303
arc: H00L0000 V02S0201
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 H02W0601
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: A0 W1_H02E0701
arc: A1 E1_H02W0501
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A4 V00T0100
arc: B0 S1_V02N0301
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 H02E0301
arc: C0 V02S0401
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V00T0000
arc: C5 V01N0101
arc: CLK1 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V00B0000
arc: F0 F0_SLICE
arc: LSR1 H02W0501
arc: W1_H02W0201 F0
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R31C100:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 H01E0001
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02S0101
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 S3_V06N0303
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: V00T0100 H02W0101
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 N1_V01S0100
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A1 V02N0501
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A4 F7
arc: A5 Q5
arc: A6 H00R0000
arc: A7 S1_V02N0301
arc: B1 V00B0000
arc: B2 H01W0100
arc: B3 H01W0100
arc: B4 N1_V02S0501
arc: B7 V02S0501
arc: C1 V02N0401
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V02N0201
arc: C5 E1_H02W0401
arc: C6 N1_V02S0201
arc: C7 H02E0601
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D1 V02S0201
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 F2
arc: D5 V02S0601
arc: D6 E1_H02W0001
arc: D7 H01W0000
arc: E1_H01E0001 F2
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q7
arc: H01W0100 Q7
arc: M0 V00B0100
arc: M2 V00T0100
arc: M3 E1_H02W0201
arc: M5 H00L0100
arc: M6 H02W0401
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q3
arc: N3_V06N0003 F0
arc: S1_V02S0701 F5
arc: V01S0000 F6
arc: W1_H02W0401 F4
word: SLICED.K0.INIT 1111000010101010
word: SLICEB.K0.INIT 0001101111111111
word: SLICEB.K1.INIT 0001101100000000
word: SLICED.K1.INIT 0101000101000000
word: SLICEC.K0.INIT 0000010100000001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1110101010100000
word: SLICEC.K1.INIT 1111101000001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C101:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 H02E0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 V02N0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: A0 F7
arc: A1 F7
arc: A2 V02N0701
arc: A3 S1_V02N0701
arc: A4 V00B0000
arc: A6 S1_V02N0301
arc: A7 E1_H02W0501
arc: B0 V01N0001
arc: B2 W1_H02E0101
arc: B5 H00R0000
arc: B7 V02S0501
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 S1_V02N0601
arc: C3 F4
arc: C4 H02W0401
arc: C5 H02W0601
arc: C6 E1_H02W0601
arc: C7 H02W0401
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 F2
arc: D2 V02N0201
arc: D3 E1_H02W0001
arc: D4 V02S0401
arc: D5 W1_H02E0201
arc: D6 V02N0601
arc: D7 W1_H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: M0 H01E0001
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: V00B0000 Q4
arc: W1_H02W0201 F0
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 1111101000001010
word: SLICEA.K0.INIT 0000000100010001
word: SLICEA.K1.INIT 0000010101010101
word: SLICEB.K0.INIT 0001010000000100
word: SLICED.K1.INIT 0100010101000000
word: SLICEC.K1.INIT 1100111111000000
word: SLICEB.K1.INIT 0000000001011111
word: SLICED.K0.INIT 0000000010100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C102:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 V02N0001
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H01E0101
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 S1_V02N0501
arc: A2 V02S0701
arc: A4 F5
arc: A6 H02E0501
arc: A7 E1_H02W0501
arc: B0 H02E0101
arc: B1 V02S0301
arc: B2 F3
arc: B3 H02W0301
arc: B4 V00B0100
arc: B5 E1_H02W0301
arc: B6 H02W0101
arc: B7 N1_V01S0000
arc: C0 H02E0601
arc: C1 H02E0401
arc: C2 H00L0000
arc: C3 E1_H02W0601
arc: C4 H01E0001
arc: C5 V02S0201
arc: C6 V02S0201
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 S1_V02N0201
arc: D3 V02S0201
arc: D4 V00B0000
arc: D5 H00R0100
arc: D6 E1_H02W0001
arc: D7 V02S0401
arc: E1_H01E0001 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F7
arc: M0 H02W0601
arc: S1_V02S0301 F3
arc: S3_V06S0203 F7
arc: S3_V06S0303 F5
arc: V01S0100 F4
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0011010011111111
word: SLICEA.K1.INIT 0011111100000011
word: SLICEB.K0.INIT 0000000100000101
word: SLICED.K0.INIT 1000101010000000
word: SLICED.K1.INIT 1110111000100010
word: SLICEB.K1.INIT 1100110011110000
word: SLICEC.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R31C103:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02E0301
arc: H00R0000 E1_H02W0401
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06W0303
arc: S1_V02S0101 H02E0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 W3_H06E0203
arc: V00T0100 V02N0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02N0501
arc: W3_H06W0203 E3_H06W0203
arc: A0 S1_V02N0501
arc: A4 V02N0301
arc: A5 V02N0301
arc: A6 V02N0101
arc: A7 Q7
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 V02N0301
arc: B3 V01N0001
arc: B5 S1_V02N0501
arc: B6 E1_H02W0301
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 S1_V02N0201
arc: C6 H02E0401
arc: C7 H02E0401
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 S1_V02N0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 V02S0601
arc: D7 W1_H02E0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: M2 V00T0100
arc: M4 V00T0100
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F4
arc: N1_V02N0001 F2
arc: N1_V02N0201 F0
arc: N3_V06N0203 F4
arc: V01S0000 F7
arc: W1_H02W0601 F6
arc: W3_H06W0003 F0
word: SLICED.K1.INIT 1111101000001010
word: SLICED.K0.INIT 0101010000000100
word: SLICEA.K0.INIT 1010110010101100
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 1111000010101010
word: SLICEC.K1.INIT 1010101011001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1

.tile R31C104:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 N1_V02S0401
arc: V00B0100 V02S0101
arc: V00T0100 V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0203 E3_H06W0203
arc: A0 S1_V02N0701
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: A4 S1_V02N0301
arc: A5 S1_V02N0301
arc: A6 V02N0101
arc: A7 V02N0101
arc: B1 S1_V02N0301
arc: B6 V01S0000
arc: B7 H02W0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V00B0100
arc: C5 S1_V02N0001
arc: C6 V02S0201
arc: C7 E1_H02W0601
arc: CE1 H00R0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 V00B0100
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 H02W0001
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 F4
arc: M0 V00T0100
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00T0100
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0201 F2
arc: N3_V06N0003 F0
arc: N3_V06N0203 F4
arc: S3_V06S0303 F6
arc: V01S0000 Q3
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1010111110100000
word: SLICEC.K0.INIT 1111000010101010
word: SLICEC.K1.INIT 1010101011110000
word: SLICED.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R31C105:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0101
arc: H00R0100 W1_H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 S3_V06N0003
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A1 H00L0000
arc: A2 V00T0000
arc: A4 V02N0301
arc: B1 S1_V02N0101
arc: B2 V02N0101
arc: B3 W1_H02E0301
arc: B4 H02W0101
arc: C1 N1_V01N0001
arc: C2 H02E0601
arc: C3 H02W0401
arc: C4 V02N0001
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H00L0100
arc: CLK0 G_HPBX0600
arc: D1 E1_H02W0201
arc: D2 S1_V02N0201
arc: D3 H02E0001
arc: D4 H00R0100
arc: E1_H01E0001 F2
arc: E3_H06E0003 F3
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q4
arc: M1 E1_H02W0001
arc: M2 E1_H02W0601
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q1
arc: S3_V06S0103 F1
arc: V00T0000 Q2
arc: V01S0100 F4
arc: W3_H06W0203 F4
word: SLICEA.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 1111111011111111
word: SLICEB.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0011000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R31C106:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V02S0601
arc: H00L0100 N1_V02S0101
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 V01N0101
arc: S1_V02S0101 H06E0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H06E0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02W0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A1 S1_V02N0701
arc: A6 W1_H02E0701
arc: B0 V02S0101
arc: B1 V00B0000
arc: B6 H02E0101
arc: C0 V02N0601
arc: C1 V02N0401
arc: C6 Q6
arc: CE0 E1_H02W0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0201
arc: D6 H02W0201
arc: E1_H01E0101 F1
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0601 F6
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1111111111111101
word: SLICEA.K1.INIT 1111111111111011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R31C107:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0701 H02W0701
arc: V00B0100 N1_V02S0101
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V02N0701
arc: A1 N1_V02S0701
arc: A2 V00T0000
arc: B1 H02W0301
arc: B2 E1_H02W0301
arc: C1 N1_V01N0001
arc: C2 V02N0601
arc: CE1 H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 E1_H02W0001
arc: D2 W1_H02E0001
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q2
arc: M0 E1_H02W0601
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V02N0201 F0
arc: V01S0100 Q6
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 1111111011111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C108:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 W1_H02E0401
arc: H00L0100 H02E0301
arc: H00R0100 S1_V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0003 E1_H01W0000
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 H02E0201
arc: V00T0100 H02W0101
arc: W1_H02W0101 V02S0101
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 V06N0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02W0701
arc: A7 H00L0000
arc: B1 Q1
arc: B7 V01S0000
arc: C0 N1_V02S0401
arc: C1 H02E0601
arc: C7 V02S0001
arc: CE0 E1_H02W0101
arc: CE1 H00R0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V00B0100
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: E1_H02E0501 Q7
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q6
arc: N1_V02N0001 Q2
arc: N1_V02N0601 Q6
arc: V01S0000 Q7
arc: V01S0100 Q1
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 1100000011110000
word: SLICED.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R31C109:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V01N0101
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0203 H06W0203
arc: V00T0000 H02W0201
arc: V00T0100 H02W0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 E3_H06W0203
arc: A3 S1_V02N0701
arc: B3 H00R0100
arc: C3 H02E0401
arc: CLK0 G_HPBX0600
arc: D3 N1_V02S0201
arc: E1_H01E0001 F3
arc: F3 F3_SLICE
arc: H01W0000 Q4
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M2 V00T0000
arc: M4 V00T0100
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0701 Q7
arc: S3_V06S0103 Q2
word: SLICEB.K1.INIT 0010101010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C110:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0201
arc: H00L0100 V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H06E0303
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 V02N0501
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0000
arc: A5 V00T0100
arc: A6 N1_V02S0101
arc: B0 V02S0101
arc: B1 V02S0101
arc: B5 H02W0301
arc: B6 V02S0501
arc: B7 V00T0000
arc: C0 H02W0401
arc: C5 E1_H01E0101
arc: C6 Q6
arc: C7 W1_H02E0601
arc: CE1 E1_H02W0101
arc: CE2 H00L0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V02S0201
arc: D5 W1_H02E0201
arc: D6 H01W0000
arc: D7 H02W0001
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F7
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q5
arc: M0 V00B0000
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: N1_V02N0601 F6
arc: V00T0000 F0
arc: V00T0100 Q3
arc: V01S0000 Q5
arc: V01S0100 Q4
word: SLICED.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 0010011101110111
word: SLICEA.K1.INIT 0011001100000000
word: SLICED.K1.INIT 1111001100000011
word: SLICEC.K1.INIT 0001000100000011
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C111:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 H02E0501
arc: V00T0000 V02N0401
arc: V00T0100 V02N0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02N0701
arc: A2 H02E0701
arc: A4 H02W0501
arc: B0 W1_H02E0101
arc: B2 N1_V02S0301
arc: B3 S1_V02N0301
arc: C0 V02S0401
arc: C1 V02N0601
arc: C2 H00L0100
arc: C4 V00T0000
arc: C6 W1_H02E0401
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 F0
arc: D6 H02W0201
arc: E1_H01E0101 F6
arc: E1_H02E0001 F2
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q6
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00T0100
arc: M2 V00B0100
arc: M5 H00R0000
arc: M6 H02W0401
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F4
arc: N1_V02N0601 F6
arc: V01S0000 Q5
arc: V01S0100 F6
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 1011101111110000
word: SLICEB.K1.INIT 0000000011001100
word: SLICEA.K0.INIT 0101010100111111
word: SLICEA.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 1010000011110101
word: SLICED.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R31C112:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02S0301
arc: H00R0100 H02W0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H01E0101
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0401
arc: V00T0100 H02W0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0303 N1_V01S0100
arc: A0 V02N0501
arc: A6 V02N0101
arc: B0 N1_V02S0301
arc: B1 N1_V02S0301
arc: B6 H02E0301
arc: C0 H02W0601
arc: C6 V02N0001
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D6 V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M4 H02W0401
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V01S0000 Q6
arc: V01S0100 Q5
arc: W1_H02W0301 Q3
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111011111000100
word: SLICEA.K1.INIT 0011001100000000
word: SLICED.K0.INIT 0000000000010011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C113:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0103 W3_H06E0103
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 H02E0001
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00T0000 H02E0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V01N0001
arc: W3_H06W0103 E3_H06W0103
arc: B0 E1_H02W0301
arc: B4 E1_H02W0301
arc: C0 H00R0100
arc: C4 H01E0001
arc: CE0 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D4 H00R0100
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q4
arc: N3_V06N0003 Q0
arc: V01S0000 Q0
arc: V01S0100 Q4
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1111110011001100
word: SLICEC.K0.INIT 1111110011001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R31C114:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00R0000 H02E0401
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 H02E0401
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: CE0 H00L0000
arc: CE1 V02S0201
arc: CE2 W1_H02E0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 Q7
arc: E3_H06E0103 Q2
arc: H01W0000 Q0
arc: H01W0100 Q5
arc: M0 V00B0000
arc: M2 E1_H02W0601
arc: M5 H00R0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V01S0000 Q7
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C115:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 H02W0001
arc: H00L0100 N1_V02S0101
arc: H00R0100 H02W0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 H06E0103
arc: V00B0000 V02N0001
arc: V00B0100 V02S0101
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0303 S3_V06N0303
arc: A1 W1_H02E0701
arc: A2 H01E0001
arc: A5 H02E0501
arc: A7 F5
arc: B1 Q1
arc: B2 W1_H02E0301
arc: B5 V01S0000
arc: B7 V00B0100
arc: C1 H02E0401
arc: C2 N1_V01N0001
arc: C5 E1_H01E0101
arc: C7 H02W0401
arc: CE0 H00L0100
arc: CE1 H02W0101
arc: CE2 H00L0000
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D1 V00T0100
arc: D2 N1_V02S0001
arc: D5 H02E0001
arc: D7 F0
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 H02E0601
arc: M3 H02E0201
arc: M5 H00R0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: V00T0000 F2
arc: V01S0000 Q5
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0010101000000000
word: SLICEB.K0.INIT 0000011101110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R31C116:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 H02W0201
arc: H00L0100 E1_H02W0101
arc: H00R0100 H02E0501
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 H02E0401
arc: V00B0100 V02N0101
arc: V00T0000 V02S0401
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V01N0101
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 H02E0701
arc: A3 V02S0501
arc: A4 F7
arc: A5 W1_H02E0701
arc: A6 F5
arc: A7 V02N0101
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02E0301
arc: B3 W1_H02E0101
arc: B4 N1_V01S0000
arc: B6 V01S0000
arc: B7 S1_V02N0701
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 N1_V02S0401
arc: C3 H02E0601
arc: C4 V00T0100
arc: C5 V00B0100
arc: C6 E1_H02W0401
arc: C7 N1_V02S0001
arc: CE0 V02N0201
arc: CE1 H02E0101
arc: CE2 S1_V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02W0001
arc: D3 N1_V02S0201
arc: D4 F2
arc: D5 F0
arc: D6 H00L0100
arc: D7 N1_V02S0601
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M4 H02E0401
arc: M5 H00L0000
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q5
arc: N1_V02N0101 Q1
arc: V00T0100 F3
arc: V01S0000 Q6
arc: W1_H02W0401 Q6
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 1111110100001101
word: SLICEA.K1.INIT 1111100000001000
word: SLICEC.K1.INIT 1111010110100000
word: SLICED.K0.INIT 0000001100000101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C117:PLC2
arc: E1_H02E0501 H01E0101
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 H02W0001
arc: H00R0000 H02E0601
arc: H00R0100 V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06W0203
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02N0001
arc: V00B0100 V02S0101
arc: V00T0100 V02N0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A1 H02E0501
arc: A2 F7
arc: A3 H00L0100
arc: A4 V02S0301
arc: A5 W1_H02E0701
arc: A6 V02N0301
arc: A7 V02N0101
arc: B1 Q1
arc: B3 H02E0301
arc: B4 V02N0501
arc: B5 N1_V02S0501
arc: B6 H02E0101
arc: B7 H02E0101
arc: C1 V02N0601
arc: C2 F4
arc: C3 N1_V01N0001
arc: C4 H02E0401
arc: C5 H02W0401
arc: C6 Q6
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D1 V02S0001
arc: D2 F0
arc: D3 N1_V02S0001
arc: D4 V01N0001
arc: D5 V02N0401
arc: D6 H02E0001
arc: D7 H02E0201
arc: E1_H01E0001 F5
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0100
arc: M1 H00R0100
arc: M3 W1_H02E0201
arc: M4 V00T0100
arc: M6 V00B0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V02N0401 F6
arc: S1_V02S0001 F2
arc: S1_V02S0101 F3
word: SLICEC.K1.INIT 1000110000000000
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1010000000000000
word: SLICEB.K1.INIT 0000011101110111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R31C118:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02W0401
arc: V00B0100 H02E0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701
arc: A0 H02W0701
arc: A2 N1_V02S0701
arc: A4 N1_V02S0101
arc: B0 E1_H02W0101
arc: B4 V02N0701
arc: C0 H02W0601
arc: C2 E1_H01W0000
arc: C3 V02N0401
arc: C4 S1_V02N0001
arc: CE0 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 N1_V02S0401
arc: E1_H01E0101 Q0
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: LSR1 V00B0000
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: S1_V02S0001 Q0
arc: S3_V06S0003 Q0
arc: V01S0000 F2
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1010000011101100
word: SLICEB.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000010101111
word: SLICEC.K0.INIT 0000000000011011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R31C119:PLC2
arc: H00L0100 V02N0101
arc: H00R0000 H02W0601
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H01E0101
arc: S3_V06S0103 W3_H06E0103
arc: V00B0100 W1_H02E0501
arc: V00T0000 E1_H02W0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 S3_V06N0303
arc: A0 E1_H02W0501
arc: A1 F5
arc: A2 V02N0501
arc: A6 F5
arc: A7 V02N0101
arc: B1 V02N0101
arc: B2 H00R0000
arc: B7 V01S0000
arc: C0 H02E0401
arc: C2 H02E0601
arc: C5 E1_H02W0601
arc: C6 V00T0000
arc: C7 E1_H01E0101
arc: CE0 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 E1_H02W0001
arc: D2 H02E0201
arc: D5 H02E0001
arc: D6 H00L0100
arc: D7 E1_H02W0001
arc: E1_H01E0101 Q0
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F1
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F6
arc: V01S0000 Q2
arc: W1_H02W0101 F1
arc: W1_H02W0701 F5
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 1101110101010101
word: SLICED.K0.INIT 0000101010101010
word: SLICEA.K0.INIT 0101010111110101
word: SLICED.K1.INIT 1110010011001100
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000101100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R31C120:PLC2
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 H06W0203
arc: S1_V02S0401 W3_H06E0203
arc: V00T0000 V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 N1_V01S0100
arc: A0 N1_V02S0701
arc: A1 F5
arc: A5 N1_V02S0301
arc: B0 E1_H02W0301
arc: B1 V00T0000
arc: C0 N1_V01S0100
arc: C1 N1_V01N0001
arc: C7 E1_H02W0401
arc: D0 V00T0100
arc: D1 V00B0100
arc: D5 N1_V02S0601
arc: D7 E1_H01W0100
arc: E1_H01E0001 F1
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V01N0001 F0
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: V00B0100 F7
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
arc: W3_H06W0303 F5
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 0000000000100000
word: SLICEA.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000001010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R31C121:PLC2
arc: E1_H02E0301 V01N0101
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0303 H06E0303
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 H01E0001
arc: A1 H00R0000
arc: A2 F7
arc: A6 F5
arc: B1 H00R0100
arc: B2 H02E0101
arc: B5 E1_H02W0301
arc: B7 N1_V01S0000
arc: C1 N1_V02S0601
arc: C2 N1_V01N0001
arc: C3 V02N0401
arc: C5 E1_H02W0601
arc: C6 H01E0001
arc: C7 V00T0000
arc: CE1 S1_V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D1 N1_V01S0000
arc: D2 Q2
arc: D3 V02N0001
arc: D5 S1_V02N0601
arc: D7 V02S0401
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F3
arc: E1_H02E0101 F3
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F3
arc: H01W0100 F3
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M5 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
arc: N1_V02N0301 F3
arc: S1_V02S0601 F6
arc: V00B0000 F6
arc: V01S0000 F7
arc: V01S0100 F6
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111101001111
word: SLICEC.K1.INIT 1100111100000000
word: SLICED.K1.INIT 0000000000110000
word: SLICED.K0.INIT 1010000010100000
word: SLICEB.K0.INIT 0100111111001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R31C122:PLC2
arc: E1_H02E0601 V02S0601
arc: N1_V02N0101 H02E0101
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H01E0101
arc: V00B0000 V02N0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H01W0000
arc: A2 H01E0001
arc: A4 V02N0101
arc: A5 H02E0701
arc: B0 H02W0101
arc: B3 V02N0301
arc: B6 H02E0301
arc: B7 V00B0000
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F6
arc: S1_V02S0601 F4
arc: V01S0100 F7
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R31C123:PLC2
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02W0201
arc: N3_V06N0103 S1_V02N0101
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 N1_V01S0000
arc: A6 N1_V01S0100
arc: B6 N1_V01S0000
arc: B7 W1_H02E0101
arc: C4 H02E0601
arc: D4 H02W0201
arc: D6 H02W0201
arc: D7 V02S0601
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F7
arc: N1_V01N0101 F7
arc: N1_V02N0401 F6
arc: N1_V02N0601 F6
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 0000000010001000
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R31C124:PLC2
arc: W1_H02W0201 N1_V02S0201

.tile R31C16:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R31C4:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R31C61:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R31C64:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R31C70:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R31C72:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R31C74:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 N3_V06S0103
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 H06W0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 E3_H06W0203

.tile R31C75:PLC2
arc: E1_H02E0601 V01N0001
arc: H00L0000 V02N0201
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 N1_V02S0301
arc: V00T0100 S1_V02N0501
arc: A1 V02N0501
arc: A2 E1_H01E0001
arc: A3 V02N0501
arc: B4 V02N0501
arc: C2 E1_H02W0601
arc: C3 N1_V01N0001
arc: C4 V01N0101
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0300
arc: D1 S1_V02N0201
arc: D2 H02W0001
arc: D3 H02E0001
arc: D4 E1_H01W0100
arc: E1_H01E0001 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0501 Q7
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V02N0101 Q1
arc: N3_V06N0103 Q2
word: SLICEA.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1111010110100000
word: SLICEC.K0.INIT 1111001111000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R31C76:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0103 V06N0103
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 N1_V02S0201
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V06N0103
arc: A0 V02N0501
arc: B0 V00T0000
arc: C0 H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0300
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: M2 H02E0601
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: V00T0000 Q2
word: SLICEA.K0.INIT 1101010110000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C77:PLC2
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0203 E3_H06W0203
arc: V00T0000 V02S0601
arc: V00T0100 V02N0501
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 N3_V06S0203
arc: A0 V02N0501
arc: A1 H00R0000
arc: B0 E1_H02W0101
arc: B1 E1_H02W0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: CE0 H00R0100
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0300
arc: D0 N1_V02S0001
arc: D1 V00T0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H00R0000 Q6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M4 V00T0000
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: V01S0000 Q4
word: SLICEA.K1.INIT 1010000011001100
word: SLICEA.K0.INIT 1110010001000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C78:PLC2
arc: H00R0100 V02S0501
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0303 N1_V01S0100
arc: C0 V02N0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 V02S0201
arc: F0 F0_SLICE
arc: LSR0 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C79:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0203 S3_V06N0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: V00B0000 H02W0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 E1_H01W0100
arc: A0 N1_V02S0701
arc: A1 N1_V02S0501
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: C0 V02N0401
arc: C1 N1_V02S0601
arc: CE0 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 S1_V02N0201
arc: E1_H01E0101 Q1
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1111100010001000
word: SLICEA.K1.INIT 1110101011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C80:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: H00R0000 V02N0601
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0501 N3_V06S0303
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02S0701
arc: B1 E1_H01W0100
arc: C0 V02N0601
arc: C1 H02W0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0300
arc: D0 H02W0201
arc: D1 H00R0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q1
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0301 Q1
arc: N3_V06N0003 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K1.INIT 1100110011110000
word: SLICEA.K0.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C81:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0203 S3_V06N0203
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02E0401
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V06S0203
arc: W3_H06W0203 E3_H06W0203
arc: A0 E1_H02W0701
arc: A2 N1_V02S0501
arc: B0 H00R0100
arc: B2 V02S0301
arc: C0 N1_V01N0001
arc: C2 N1_V01N0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D2 E1_H02W0001
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q0
word: SLICEA.K0.INIT 1110110010100000
word: SLICEB.K0.INIT 1110101011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C82:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 S1_V02N0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0601 S3_V06N0303
arc: V00B0000 E1_H02W0601
arc: V01S0100 S3_V06N0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: A4 H02E0501
arc: B4 H02W0301
arc: C4 E1_H02W0401
arc: D4 V02S0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 E1_H02W0601
arc: M1 H00R0000
arc: M2 E1_H02W0601
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: V01S0000 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111111101111
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R31C83:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0203 S3_V06N0203
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 W1_H02E0401
arc: S3_V06S0203 H06W0203
arc: V00B0100 V02S0101
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A1 H02E0701
arc: A6 H02W0701
arc: B1 H00R0100
arc: B6 H02E0101
arc: C1 V02S0401
arc: C6 E1_H01E0101
arc: D1 V02S0001
arc: D6 S1_V02N0401
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0100
arc: M6 V00B0100
arc: N1_V02N0601 F6
word: SLICED.K0.INIT 0000000000000010
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000010000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R31C84:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0701
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 N3_V06S0003
arc: S1_V02S0001 W1_H02E0001
arc: S3_V06S0203 H06W0203
arc: V00B0100 S1_V02N0301
arc: V00T0100 S1_V02N0501
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303
arc: A2 F5
arc: A4 V02S0101
arc: B2 S1_V02N0101
arc: B4 H02E0301
arc: C2 H00R0100
arc: C4 H02E0601
arc: D2 H01E0101
arc: D4 V02N0401
arc: E1_H02E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H02E0001
arc: M2 V00T0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0100
arc: V01S0100 F1
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000100000
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111111111111101
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R31C85:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0201
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02N0501
arc: A3 H00L0100
arc: A4 F7
arc: A5 H02E0701
arc: A6 F5
arc: A7 E1_H01W0000
arc: B0 S1_V02N0301
arc: B3 E1_H01W0100
arc: B4 F3
arc: B5 H02W0301
arc: B6 V00T0000
arc: B7 V00T0000
arc: C1 V02N0401
arc: C3 H02E0401
arc: C4 H02W0601
arc: C5 H02E0601
arc: C6 V02S0001
arc: C7 H02E0601
arc: CE0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 V00B0100
arc: D3 H02W0001
arc: D4 H02E0001
arc: D5 E1_H01W0100
arc: D6 H01W0000
arc: D7 V00B0000
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F4
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0101 Q1
arc: V00T0000 Q0
arc: V01S0000 F6
arc: V01S0100 Q0
word: SLICED.K1.INIT 1100010011110101
word: SLICEB.K1.INIT 1000101001000101
word: SLICEC.K0.INIT 1000000000001000
word: SLICEC.K1.INIT 1000101011001111
word: SLICED.K0.INIT 1010001000000000
word: SLICEA.K0.INIT 1111111111001100
word: SLICEA.K1.INIT 1111111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C86:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 H02W0201
arc: H00R0100 H02E0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0701 H02W0701
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 H02E0701
arc: W1_H02W0001 S1_V02N0001
arc: W3_H06W0203 E3_H06W0203
arc: A0 W1_H02E0501
arc: A1 V02N0501
arc: A3 F7
arc: A4 F5
arc: A5 Q5
arc: A6 V02S0101
arc: A7 V02S0301
arc: B0 S1_V02N0301
arc: B1 H02E0101
arc: B2 F3
arc: B3 H02E0301
arc: B4 W1_H02E0101
arc: B5 N1_V01S0000
arc: B6 V02S0701
arc: B7 V02S0501
arc: C0 S1_V02N0601
arc: C2 E1_H01W0000
arc: C3 N1_V01S0100
arc: C4 H02E0601
arc: C5 V02N0001
arc: C6 F4
arc: C7 V02S0001
arc: CE0 H00L0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 H02E0201
arc: D2 H01E0101
arc: D3 S1_V02N0001
arc: D4 V00B0000
arc: D5 S1_V02N0401
arc: D6 F0
arc: D7 V02S0401
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F3
arc: E1_H02E0101 F3
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q5
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M1 H00R0100
arc: M4 V00B0100
arc: M5 H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q1
arc: N1_V02N0101 Q1
arc: N1_V02N0601 Q4
arc: S1_V02S0201 F2
arc: S1_V02S0601 F6
arc: V00B0000 Q4
arc: V00T0100 F1
arc: V01S0000 F6
arc: W1_H02W0301 Q1
arc: W1_H02W0601 Q4
word: SLICED.K1.INIT 1111001101010001
word: SLICEB.K1.INIT 1000000000100000
word: SLICEC.K1.INIT 1111101011011010
word: SLICEC.K0.INIT 0100000000010000
word: SLICEB.K0.INIT 0000000000000011
word: SLICEA.K0.INIT 1111000010110000
word: SLICED.K0.INIT 0101110100000000
word: SLICEA.K1.INIT 1111111110001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C87:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H01E0001
arc: S1_V02S0101 H01E0101
arc: S3_V06S0103 E3_H06W0103
arc: V00B0100 V02S0101
arc: V00T0000 V02S0601
arc: V00T0100 W1_H02E0301
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A1 V02N0701
arc: A2 V00B0000
arc: A3 H00L0100
arc: A4 H02E0501
arc: A5 N1_V02S0301
arc: A6 F5
arc: A7 Q7
arc: B1 V00T0000
arc: B2 H01W0100
arc: B3 N1_V02S0301
arc: B4 E1_H02W0101
arc: B5 H02W0301
arc: B6 V02S0701
arc: B7 F3
arc: C1 F4
arc: C2 S1_V02N0401
arc: C3 N1_V01S0100
arc: C4 E1_H02W0601
arc: C5 E1_H02W0601
arc: C6 H02E0401
arc: C7 S1_V02N0001
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D1 V02N0201
arc: D2 H02E0001
arc: D3 H02W0001
arc: D4 S1_V02N0601
arc: D5 S1_V02N0601
arc: D6 H00L0100
arc: D7 F2
arc: E1_H01E0001 Q2
arc: E1_H02E0001 Q2
arc: E1_H02E0201 F0
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: E1_H02E0601 Q4
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F7
arc: H01W0100 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00B0100
arc: M2 H02W0601
arc: M3 H00R0000
arc: M4 V00T0100
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0101 Q3
arc: N1_V02N0301 Q3
arc: N1_V02N0401 F4
arc: N1_V02N0501 Q7
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q7
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: S1_V02S0501 F7
arc: S1_V02S0701 Q7
arc: S3_V06S0203 Q4
arc: V00B0000 Q4
arc: V01S0000 Q7
arc: V01S0100 Q2
word: SLICED.K0.INIT 0100000000000100
word: SLICEC.K0.INIT 1110111011100110
word: SLICEB.K1.INIT 1000001001000001
word: SLICEB.K0.INIT 1000001001000001
word: SLICED.K1.INIT 1000010000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000100000000010
word: SLICEC.K1.INIT 1110111011100110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R31C88:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V02N0701
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02W0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 H06W0303
arc: V00T0000 V02N0601
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 H01E0101
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A1 H02E0501
arc: B1 Q1
arc: B5 W1_H02E0101
arc: C1 N1_V01N0001
arc: C5 V01N0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 H02W0201
arc: E1_H02E0301 Q1
arc: E1_H02E0501 F5
arc: E3_H06E0003 F0
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02W0301
arc: M0 V00T0000
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000111
word: SLICEC.K1.INIT 1100000011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1

.tile R31C89:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0303 W1_H02E0601
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02S0301
arc: V00T0000 H02E0201
arc: V00T0100 H02E0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 W1_H02E0701
arc: A6 V00T0100
arc: A7 N1_V01S0100
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 V00B0100
arc: B6 S1_V02N0501
arc: B7 V00T0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 H02W0601
arc: C5 V02N0001
arc: C6 W1_H02E0401
arc: C7 H02E0401
arc: CE3 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D4 V00B0000
arc: D6 W1_H02E0201
arc: D7 F0
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: LSR0 H02W0301
arc: LSR1 H02W0501
arc: M7 H00R0100
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: S1_V02S0501 F7
arc: V01S0000 Q7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000010011
word: SLICED.K1.INIT 1110000000100000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R31C90:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W1_H02E0201
arc: H00R0000 H02E0601
arc: N1_V02N0201 W1_H02E0201
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0601 H02E0601
arc: S3_V06S0103 H06W0103
arc: V00B0000 W1_H02E0601
arc: V00T0000 V02S0601
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02W0501
arc: A2 V00B0000
arc: B2 W1_H02E0101
arc: C0 S1_V02N0401
arc: C2 H02E0601
arc: CE0 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D2 V02S0001
arc: E1_H02E0001 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: LSR1 H02W0301
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111101011110000
word: SLICEB.K0.INIT 0000000011001010
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C91:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 E1_H02W0301
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H02E0401
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 W1_H02E0501
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02W0301
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0701
arc: A3 H02E0501
arc: A4 V00T0100
arc: B0 V01N0001
arc: B2 V02S0101
arc: B3 W1_H02E0301
arc: B4 H02E0101
arc: C0 N1_V01S0100
arc: C2 W1_H02E0401
arc: C3 S1_V02N0401
arc: C4 V02S0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D2 V02N0001
arc: D3 V02S0201
arc: D4 H00L0100
arc: E1_H01E0101 Q0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: LSR0 H02E0301
arc: M2 V00B0100
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0601 F4
word: SLICEA.K0.INIT 1101100011011000
word: SLICEC.K0.INIT 0000101000001100
word: SLICEC.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000011000000
word: SLICEB.K1.INIT 0011001000000010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R31C92:PLC2
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 N1_V01S0000
arc: H00R0000 H02W0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 H06E0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H02E0601
arc: V00B0000 V02S0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 W3_H06E0003
arc: A0 V02S0701
arc: A1 H02W0501
arc: A4 F7
arc: A5 F7
arc: A7 N1_V01S0100
arc: B1 V00B0000
arc: B5 V01S0000
arc: B7 H01E0101
arc: C0 H02W0401
arc: C1 V02S0601
arc: C4 V02N0201
arc: C5 V02N0201
arc: C7 S1_V02N0001
arc: CE0 S1_V02N0201
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D4 V02N0601
arc: D5 V02N0601
arc: D7 V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F4
arc: M4 E1_H02W0401
arc: M5 W1_H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q5
arc: N1_V02N0101 F1
arc: N3_V06N0003 F0
arc: S3_V06S0103 Q1
arc: S3_V06S0203 F4
arc: V01S0000 Q1
arc: W1_H02W0101 F1
arc: W1_H02W0201 Q0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0101010111110000
word: SLICEA.K1.INIT 1010111111001100
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 1111010101010101
word: SLICEC.K1.INIT 1111110111011101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R31C93:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00R0000 S1_V02N0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 H02W0701
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0303 H01E0101
arc: V00T0100 V02N0701
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02N0501
arc: A2 S1_V02N0501
arc: A3 S1_V02N0701
arc: A4 V00T0000
arc: B0 E1_H02W0301
arc: B3 H00L0000
arc: B4 E1_H02W0101
arc: C2 F4
arc: C3 F4
arc: C4 E1_H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D2 N1_V01S0000
arc: D3 H02E0001
arc: D4 V02N0401
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00T0100
arc: M2 E1_H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0103 F2
arc: V00T0000 Q0
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1110111010101010
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1010111100001111
word: SLICEB.K1.INIT 1111111110001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R31C94:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 S3_V06N0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 E1_H02W0601
arc: V00T0100 H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0701
arc: A1 W1_H02E0701
arc: B0 H02W0301
arc: C1 N1_V02S0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 V00T0100
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0101 Q1
word: SLICEA.K0.INIT 1111111110001000
word: SLICEA.K1.INIT 1111101011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C95:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 W3_H06E0303
arc: H00R0000 H02W0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02N0201
arc: V00B0100 H02W0501
arc: V00T0000 V02N0601
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 E3_H06W0103
arc: A2 W1_H02E0501
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: A6 S1_V02N0301
arc: B0 V02N0101
arc: B2 V02N0101
arc: B5 H00L0000
arc: B6 H02W0301
arc: C0 E1_H01W0000
arc: C2 V02N0401
arc: C4 V01N0101
arc: C5 V01N0101
arc: C6 E1_H02W0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D2 H02E0201
arc: D4 F2
arc: D5 F2
arc: D6 V00B0000
arc: E1_H01E0001 F4
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q0
arc: H01W0000 F0
arc: H01W0100 F4
arc: M4 V00T0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: S1_V02S0601 F6
arc: V01S0100 Q0
arc: W1_H02W0201 F0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000111111001100
word: SLICEB.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 1010000011111111
word: SLICEC.K1.INIT 1110110011111111
word: SLICED.K0.INIT 0011000100100000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R31C96:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: H00R0000 S1_V02N0401
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02E0601
arc: S1_V02S0301 H02E0301
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0101
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02E0701
arc: A6 S1_V02N0301
arc: B0 N1_V02S0301
arc: B2 E1_H02W0301
arc: B6 H02E0301
arc: C0 S1_V02N0601
arc: C2 N1_V01N0001
arc: C6 V00T0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D2 V00B0100
arc: D6 H02E0201
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F5D_SLICE
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: N1_V02N0001 F0
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: S1_V02S0001 Q0
arc: S1_V02S0401 F6
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111010111001100
word: SLICEB.K0.INIT 1111000011001100
word: SLICED.K0.INIT 0101010000010000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R31C97:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0203 S1_V02N0401
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 H02E0601
arc: W1_H02W0601 W3_H06E0303
arc: A0 V02N0701
arc: B0 W1_H02E0301
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111111110001000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C98:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02N0401
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 H02E0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0001
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0601 H02E0601
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 W3_H06E0003
arc: A0 S1_V02N0701
arc: A2 W1_H02E0501
arc: A6 H00R0000
arc: B0 E1_H02W0101
arc: B2 V02N0101
arc: B6 S1_V02N0501
arc: C0 H02W0601
arc: C2 H02E0601
arc: C6 V00B0100
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D2 V00B0100
arc: D6 S1_V02N0601
arc: E1_H01E0001 F0
arc: E1_H02E0001 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F6
arc: M2 V00T0100
arc: M3 H01W0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0201 F0
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q3
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111101000111010
word: SLICED.K0.INIT 0000111000000100
word: SLICED.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000000011001010
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R31C99:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0201
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H01E0001
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0201 S3_V06N0103
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 H01E0101
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0501
arc: V00T0000 V02N0401
arc: V00T0100 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0203
arc: A0 S1_V02N0701
arc: A1 S1_V02N0701
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: A4 V00T0100
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 H02E0301
arc: B6 S1_V02N0501
arc: C0 H02E0401
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V00T0000
arc: C5 V02N0001
arc: C6 H02W0401
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 E1_H02W0001
arc: D6 S1_V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 Q6
arc: LSR1 E1_H02W0301
arc: M5 H02E0001
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: N1_V01N0101 F6
arc: S1_V02S0501 Q5
arc: S3_V06S0003 F0
arc: V01S0000 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 0000111111001100
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R32C100:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00R0000 H02W0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 V01N0001
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02E0601
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02N0501
arc: A3 V02S0501
arc: A7 V02N0301
arc: B0 V02S0301
arc: B1 V02S0301
arc: C1 H02E0401
arc: C3 H02W0401
arc: C6 V02N0201
arc: C7 V02S0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 N1_V02S0001
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 E1_H02W0501
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0301 F3
arc: S1_V02S0601 F6
arc: S3_V06S0303 F6
word: SLICED.K0.INIT 1111000011110000
word: SLICED.K1.INIT 0101000011111111
word: SLICEA.K0.INIT 1111111110001000
word: SLICEA.K1.INIT 1111111111000000
word: SLICEB.K1.INIT 0000101000001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C101:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V06N0203
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 V02N0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0303
arc: A1 E1_H02W0501
arc: A5 Q5
arc: A6 V02N0301
arc: B1 H02E0101
arc: B3 Q3
arc: B6 F3
arc: C1 E1_H02W0401
arc: C2 F4
arc: C3 H02W0601
arc: C4 V01N0101
arc: C5 V02N0201
arc: C6 E1_H02W0601
arc: C7 V00B0100
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D1 V02N0001
arc: D2 V00B0100
arc: D3 V02N0201
arc: D4 V02N0401
arc: D5 N1_V02S0601
arc: D6 V00B0000
arc: D7 V01N0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: E1_H02E0201 F2
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F4
arc: M0 H01E0001
arc: M3 E1_H02W0201
arc: M5 H02E0001
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F4
arc: N1_V02N0401 F4
arc: N3_V06N0003 F0
arc: S1_V02S0301 F3
arc: S1_V02S0501 F5
arc: S3_V06S0303 F5
arc: V00B0000 F4
arc: V01S0000 F4
arc: V01S0100 F2
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 0000111100000000
word: SLICED.K0.INIT 0000111110111011
word: SLICEB.K0.INIT 0000000000001111
word: SLICED.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1010000010111010
word: SLICEC.K1.INIT 1111101000001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C102:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 N1_V02S0101
arc: H00R0100 N1_V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 H06E0203
arc: V00B0100 S1_V02N0101
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 N1_V02S0601
arc: A0 F5
arc: A2 V00T0000
arc: A4 W1_H02E0501
arc: A5 Q5
arc: A6 E1_H01W0000
arc: A7 S1_V02N0101
arc: B0 V02N0101
arc: B1 V02S0301
arc: B2 F3
arc: B3 H02E0301
arc: B4 E1_H02W0301
arc: B6 V02S0501
arc: B7 E1_H02W0301
arc: C0 V02N0401
arc: C1 F4
arc: C2 S1_V02N0401
arc: C3 H02E0601
arc: C4 V00B0100
arc: C5 N1_V02S0201
arc: C6 V02N0201
arc: C7 H01E0001
arc: CE1 H02W0101
arc: CE2 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 H02E0001
arc: D2 N1_V02S0001
arc: D3 H02E0201
arc: D4 V02S0401
arc: D5 H00R0100
arc: D6 F2
arc: D7 V02S0401
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F1
arc: M2 V00T0100
arc: M5 V01S0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0001 F0
arc: S3_V06S0303 F5
arc: V00T0000 Q2
arc: V01S0100 F7
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 0011001000000010
word: SLICED.K0.INIT 0000000000010101
word: SLICEC.K1.INIT 1111101000001010
word: SLICED.K1.INIT 1110000001000000
word: SLICEA.K0.INIT 0011001100000010
word: SLICEB.K1.INIT 0000000000111111
word: SLICEC.K0.INIT 1010100000001000
word: SLICEA.K1.INIT 0000001100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C103:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0001
arc: H00R0000 V02N0401
arc: H00R0100 H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0100 H02W0501
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0701
arc: A3 H02E0501
arc: A5 N1_V02S0301
arc: A7 V00T0100
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 H02E0301
arc: B3 S1_V02N0101
arc: B5 H00L0000
arc: B6 W1_H02E0101
arc: B7 N1_V01S0000
arc: C0 N1_V01N0001
arc: C2 E1_H02W0401
arc: C3 H02E0401
arc: C5 H02E0401
arc: C7 H02E0601
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 S1_V02N0201
arc: D2 V02N0001
arc: D3 H02W0001
arc: D5 S1_V02N0401
arc: D6 H02E0201
arc: D7 H00L0100
arc: E1_H02E0401 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F7
arc: M0 V00B0100
arc: M3 H00R0100
arc: M4 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q2
arc: N1_V02N0201 Q2
arc: N3_V06N0003 F0
arc: S3_V06S0303 F5
arc: V00T0000 F0
arc: V01S0000 F6
arc: V01S0100 F6
word: SLICEB.K1.INIT 1000101010000000
word: SLICED.K1.INIT 0101010100000100
word: SLICEC.K1.INIT 0000000010101100
word: SLICED.K0.INIT 1100110000000000
word: SLICEA.K0.INIT 1110001011100010
word: SLICEA.K1.INIT 1011101110001000
word: SLICEB.K0.INIT 1111010010110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C104:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V01N0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02N0101
arc: H00R0000 V02N0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 H06E0303
arc: V00B0100 H02E0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 H01E0101
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A1 V02N0701
arc: A2 V01N0101
arc: A3 S1_V02N0701
arc: A4 V02S0301
arc: A6 H02W0701
arc: B0 N1_V02S0101
arc: B1 N1_V02S0101
arc: B4 H02W0101
arc: B7 V00T0000
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 H02E0401
arc: C6 H02E0601
arc: C7 H02E0601
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D2 V00T0100
arc: D3 V02N0201
arc: D4 H02W0201
arc: D6 V01N0001
arc: D7 V01N0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M2 V00B0100
arc: M3 H00L0100
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F2
arc: N1_V02N0201 F0
arc: N3_V06N0003 F0
arc: S3_V06S0203 F4
arc: V01S0100 Q3
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1100101011001010
word: SLICEB.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1111101000001010
word: SLICED.K0.INIT 1010111110100000
word: SLICED.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C105:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 H02E0301
arc: H00R0000 H02E0401
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 H06E0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 W1_H02E0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 V02N0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0501
arc: A1 H00L0100
arc: A2 V01N0101
arc: A4 W1_H02E0501
arc: B0 V02S0301
arc: B1 V02N0101
arc: B3 H00R0000
arc: B5 V02N0701
arc: C0 E1_H02W0601
arc: C1 N1_V01N0001
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 V01N0101
arc: C5 V01N0101
arc: CE0 S1_V02N0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 E1_H02W0201
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H02E0001
arc: D5 V00B0000
arc: E1_H01E0101 F2
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0100 Q0
arc: M2 V00B0100
arc: M4 V00B0100
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V02N0401 F4
arc: V01S0000 F1
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICEB.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 1111110000001100
word: SLICEC.K0.INIT 1111101001010000
word: SLICEC.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 1111111011111111
word: SLICEA.K1.INIT 0000011101110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R32C106:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0201
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 V02N0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H02E0201
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 H02E0601
arc: V00B0100 V02N0301
arc: V00T0000 S1_V02N0401
arc: W1_H02W0301 H01E0101
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 H02E0701
arc: A5 V02N0301
arc: A6 V02S0101
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 V02N0501
arc: B5 V02N0501
arc: B6 H02E0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V00B0100
arc: C5 H02E0601
arc: C6 Q6
arc: CE0 H00R0000
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0201
arc: D2 S1_V02N0001
arc: D3 S1_V02N0201
arc: D4 V00B0000
arc: D5 H02E0201
arc: D6 H02W0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M4 V00T0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F2
arc: S3_V06S0303 F6
arc: V00T0100 Q1
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1110010101000000
word: SLICEA.K1.INIT 1110111101001010
word: SLICEC.K0.INIT 1000100011100100
word: SLICEC.K1.INIT 1100101011111100
word: SLICEB.K0.INIT 0100101001000000
word: SLICEB.K1.INIT 1110111111100101
word: SLICED.K0.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C107:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 N1_V02S0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H01E0101
arc: S1_V02S0501 H06E0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 W1_H02E0201
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H01W0000
arc: W3_H06W0103 S3_V06N0103
arc: A2 V01N0101
arc: A3 V01N0101
arc: A6 W1_H02E0501
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 S1_V02N0101
arc: B7 S1_V02N0501
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C6 V02N0001
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 V02N0201
arc: D3 V02N0001
arc: D6 V02N0401
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q5
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00L0000
arc: M6 E1_H02W0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 F6
arc: N3_V06N0103 F2
arc: S1_V02S0101 Q3
arc: V01S0100 Q1
arc: W1_H02W0501 Q7
arc: W1_H02W0601 Q4
arc: W3_H06W0003 F0
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1100101011001010
word: SLICEB.K1.INIT 1010111110100000
word: SLICED.K0.INIT 1111010110100000
word: SLICED.K1.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C108:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 S1_V02N0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 H02W0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H06W0103
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 H02W0401
arc: W1_H02W0601 N1_V02S0601
arc: B0 H02E0101
arc: B1 V02N0101
arc: C0 H00L0000
arc: C1 H02W0601
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 S1_V02N0001
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: H01W0000 F0
arc: H01W0100 Q1
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 E1_H02W0601
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: W1_H02W0201 Q2
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C109:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S3_V06N0003
arc: H00L0000 V02S0001
arc: H00R0000 H02E0601
arc: H01W0000 W3_H06E0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 W3_H06E0103
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 S3_V06N0203
arc: A0 V02S0701
arc: A1 V01N0101
arc: B0 N1_V02S0101
arc: B1 N1_V02S0301
arc: C0 H02E0401
arc: C1 W1_H02E0401
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 H00R0000
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 V00B0000
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: S1_V02S0001 Q0
arc: S1_V02S0501 Q5
arc: S3_V06S0103 Q1
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 1111111111111011
word: SLICEA.K1.INIT 1111111111101111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C110:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 V06S0303
arc: H00L0100 V02S0301
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 H02W0501
arc: V00T0000 V02S0601
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V01N0001
arc: A0 E1_H02W0501
arc: A1 H00L0100
arc: A2 E1_H01E0001
arc: B0 W1_H02E0301
arc: B1 S1_V02N0301
arc: B2 H00R0000
arc: C0 V02N0601
arc: C1 N1_V02S0601
arc: C2 N1_V01N0001
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 H02E0001
arc: D2 Q2
arc: E1_H01E0001 Q0
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00R0000 Q6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 V00T0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q1
arc: S3_V06S0103 F2
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICEB.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1111111111111011
word: SLICEA.K1.INIT 1111111011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C111:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V06N0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02N0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02N0501
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E3_H06W0103
arc: A1 V01N0101
arc: A4 S1_V02N0301
arc: A7 N1_V02S0301
arc: B1 V02S0101
arc: B4 E1_H02W0301
arc: B7 V00T0000
arc: C1 H02E0601
arc: C4 H02E0401
arc: C7 V01N0101
arc: CE1 H02W0101
arc: CE2 V02N0601
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D1 H02E0201
arc: D4 H02E0001
arc: D7 E1_H02W0001
arc: E1_H01E0101 Q7
arc: E1_H02E0401 Q4
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q3
arc: LSR0 V00T0100
arc: M0 V00B0000
arc: M3 H00R0000
arc: M4 V00B0100
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0501 F7
arc: S3_V06S0003 F0
arc: V00B0000 F4
arc: V00B0100 Q7
arc: V01S0000 Q4
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0011000100100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R32C112:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: H00L0000 H02E0201
arc: H00L0100 H02E0301
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: V00B0100 W1_H02E0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 N1_V01S0100
arc: W3_H06W0203 N1_V01S0000
arc: A1 H02W0501
arc: A2 N1_V02S0501
arc: A3 N1_V02S0501
arc: A4 N1_V01N0101
arc: A5 Q5
arc: A6 F7
arc: A7 Q7
arc: B0 S1_V02N0101
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H02E0101
arc: B6 E1_H02W0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H02W0401
arc: C5 W1_H02E0601
arc: C6 V01N0101
arc: C7 V02N0201
arc: CE0 H00L0100
arc: CE1 S1_V02N0201
arc: CE2 H00R0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 V02N0001
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 H02E0001
arc: D5 V00B0000
arc: D6 V02S0401
arc: D7 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q6
arc: H01W0100 Q6
arc: M2 H02W0601
arc: M3 H02E0201
arc: M5 H00L0000
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: N1_V02N0601 F6
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: S1_V02S0501 F5
arc: V00B0000 F4
arc: V01S0100 Q3
arc: W1_H02W0301 Q1
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K1.INIT 1010111110100000
word: SLICEA.K0.INIT 1100000011001111
word: SLICEB.K0.INIT 0000001011110010
word: SLICEB.K1.INIT 0000011111110111
word: SLICED.K1.INIT 0101111101010000
word: SLICED.K0.INIT 0011000000010001
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0101111100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C113:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 V06S0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 N1_V02S0501
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0701
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 V02N0601
arc: A0 H00L0100
arc: A5 V00B0000
arc: B1 E1_H01W0100
arc: B5 V02S0501
arc: C0 H02W0601
arc: C1 W1_H02E0601
arc: C5 V02N0201
arc: CE0 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 V00T0100
arc: D5 V02S0401
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q1
arc: M0 V00B0100
arc: M1 H00R0000
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: V00T0100 Q1
arc: W1_H02W0001 F0
arc: W1_H02W0301 Q1
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111000000110000
word: SLICEC.K1.INIT 1000100011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R32C114:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 V02N0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 H06E0003
arc: V00T0000 E1_H02W0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E3_H06W0303
arc: A1 W1_H02E0701
arc: A7 Q7
arc: B1 Q1
arc: B7 H02W0301
arc: C1 N1_V01N0001
arc: C7 H02E0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H02W0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D1 W1_H02E0001
arc: D7 H02W0201
arc: E1_H01E0101 Q7
arc: E1_H02E0201 Q2
arc: E1_H02E0301 Q1
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: M0 V00B0100
arc: M1 E1_H02W0001
arc: M2 V00T0000
arc: M4 H02W0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: S1_V02S0401 Q4
arc: V00B0100 F7
arc: V01S0000 F0
arc: V01S0100 Q4
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C115:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02S0101
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02E0201
arc: H00L0100 H02E0301
arc: H00R0000 V02S0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 V01N0101
arc: V00B0100 H02E0701
arc: V00T0000 V02S0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 V01N0001
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 W1_H02E0501
arc: A4 S1_V02N0301
arc: A5 E1_H02W0701
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 H00R0100
arc: B4 V02S0701
arc: B5 H02E0101
arc: B6 N1_V02S0501
arc: B7 H01E0101
arc: C0 H00L0000
arc: C1 E1_H02W0401
arc: C2 S1_V02N0401
arc: C4 H02W0601
arc: C5 S1_V02N0001
arc: C6 H02E0601
arc: C7 H02E0601
arc: CE1 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H02E0201
arc: D2 H00R0000
arc: D4 H00L0100
arc: D5 H00L0100
arc: D6 W1_H02E0001
arc: D7 V02N0601
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: LSR0 V00T0100
arc: M0 V00B0000
arc: M4 E1_H01E0101
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: S1_V02S0601 F4
arc: V00B0000 F6
arc: V01S0000 Q2
word: SLICEA.K0.INIT 1100110010100000
word: SLICEA.K1.INIT 1100111111000101
word: SLICEC.K0.INIT 1110110000100000
word: SLICEC.K1.INIT 1111101101010001
word: SLICED.K0.INIT 1111110000001100
word: SLICED.K1.INIT 1100111100000000
word: SLICEB.K0.INIT 1010111111001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R32C116:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 W1_H02E0701
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02S0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0601 V02S0601
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: C0 W1_H02E0401
arc: C1 V02N0401
arc: CE0 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 H00R0000
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q1
arc: LSR0 V00B0000
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: N3_V06N0103 Q1
arc: N3_V06N0303 Q5
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111001111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C117:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02E0301
arc: H00R0100 V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 H01E0001
arc: S1_V02S0201 W3_H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02W0601
arc: V00B0100 H02E0501
arc: V00T0100 V02N0501
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 V02S0701
arc: A0 F5
arc: A1 H02W0501
arc: A2 V00T0000
arc: A3 H02W0701
arc: A4 V02S0101
arc: A5 Q5
arc: A6 F7
arc: A7 V02S0301
arc: B0 V00B0000
arc: B1 H01W0100
arc: B2 V01N0001
arc: B3 V02N0301
arc: B4 F3
arc: B5 N1_V02S0501
arc: B6 V02S0701
arc: B7 V02N0701
arc: C0 H02W0401
arc: C1 F4
arc: C2 H02E0601
arc: C3 V02S0601
arc: C4 V02S0001
arc: C5 V02S0201
arc: C6 V00T0000
arc: C7 V01N0101
arc: CE0 H00L0000
arc: CE1 H02W0101
arc: CE2 V02N0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 V00B0100
arc: D2 H02E0001
arc: D3 S1_V02N0001
arc: D4 F2
arc: D5 N1_V02S0401
arc: D6 F0
arc: D7 N1_V02S0401
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F6
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: M0 V00T0100
arc: M2 V00T0100
arc: M3 H00L0100
arc: M5 H00R0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q7
arc: V00T0000 Q2
arc: W3_H06W0103 F1
word: SLICEC.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 1000101000001010
word: SLICEC.K1.INIT 0000000000001011
word: SLICEA.K0.INIT 1000101000001010
word: SLICED.K1.INIT 0010011101110111
word: SLICED.K0.INIT 1111001111010001
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000011101110111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R32C118:PLC2
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N1_V02S0701
arc: C0 V02N0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: F0 F0_SLICE
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R32C119:PLC2
arc: E1_H02E0301 V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 V01N0101
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 H06E0003
arc: V00B0100 V02N0101
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V01N0001
arc: W3_H06W0103 E1_H01W0100
arc: C0 V02N0601
arc: CE0 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: F0 F0_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R32C120:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V02S0401
arc: H00R0000 H02W0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H01W0000
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 V06S0003
arc: W3_H06W0303 V06S0303
arc: A1 V01N0101
arc: B0 V01N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 Q0
arc: S1_V02S0301 Q1
word: SLICEA.K0.INIT 1111111111001100
word: SLICEA.K1.INIT 1111111110101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R32C121:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: H00L0100 V02N0101
arc: N1_V02N0001 H06W0003
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E1_H01W0000
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0201
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0401 V06N0203
arc: A0 V02S0501
arc: A1 F5
arc: A2 F5
arc: A3 F7
arc: A4 F5
arc: B2 E1_H01W0100
arc: B3 V01N0001
arc: B5 N1_V01S0000
arc: B7 H02E0301
arc: C0 N1_V01S0100
arc: C3 H00L0100
arc: C4 V00T0000
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 V02S0001
arc: D2 E1_H02W0201
arc: D3 V00T0100
arc: D4 F2
arc: D5 V02S0601
arc: D7 V00B0000
arc: E1_H01E0101 Q1
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F2
arc: H01W0100 Q3
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q0
arc: N1_V02N0601 F4
arc: N3_V06N0103 F2
arc: S1_V02S0301 F3
arc: V01S0000 F4
arc: W1_H02W0201 F2
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 1101110101010101
word: SLICEC.K0.INIT 0101111100000000
word: SLICEA.K0.INIT 1010111100001111
word: SLICEA.K1.INIT 1111111101010101
word: SLICEC.K1.INIT 1100110000000000
word: SLICED.K1.INIT 0000111100110011
word: SLICEB.K1.INIT 0000110100000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R32C122:PLC2
arc: H00R0000 H02E0401
arc: N1_V02N0301 H01E0101
arc: S3_V06S0103 W3_H06E0103
arc: V00B0100 H02E0501
arc: A4 V02N0101
arc: B2 V02S0101
arc: B4 H02E0101
arc: C0 N1_V01S0100
arc: C1 V02S0601
arc: C2 H00L0000
arc: C4 H02W0601
arc: CE0 H00R0000
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D4 V02N0601
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E1_H02E0201 Q2
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: W1_H02W0201 Q0
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000011111111
word: SLICEB.K0.INIT 0011000011111111
word: SLICEC.K0.INIT 1111111111111110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R32C123:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 H01E0101
arc: H00L0000 H02W0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: V00T0000 V02N0401
arc: W1_H02W0201 E1_H01W0000
arc: A0 H00L0000
arc: A1 F5
arc: A2 V01N0101
arc: A4 V00T0000
arc: B0 H02W0101
arc: B3 V01N0001
arc: B4 H02W0101
arc: C0 H02E0401
arc: C1 V02N0401
arc: C4 H02E0401
arc: C5 E1_H01E0101
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 S1_V02N0001
arc: D2 W1_H02E0201
arc: D3 F2
arc: D4 E1_H01W0100
arc: D5 V02N0601
arc: E1_H01E0101 Q0
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0100 F5
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: V00T0100 F3
arc: W1_H02W0101 F1
arc: W1_H02W0601 F4
word: SLICEB.K1.INIT 0011001111111111
word: SLICEA.K0.INIT 1111111000000001
word: SLICEC.K1.INIT 0000111100000000
word: SLICEA.K1.INIT 1111111110101111
word: SLICEB.K0.INIT 0101010100000000
word: SLICEC.K0.INIT 1010000010000010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R32C124:PLC2
arc: H00L0000 W1_H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: S1_V02S0001 W1_H02E0001
arc: V00B0100 S1_V02N0301
arc: A2 V00T0000
arc: A3 V00T0000
arc: B0 H02E0301
arc: B1 V02N0301
arc: B2 V02N0101
arc: B3 V02N0101
arc: C0 H00L0000
arc: C1 H00L0100
arc: C3 N1_V01N0001
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 V02N0201
arc: D2 H02E0001
arc: D3 H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q3
arc: S1_V02S0101 F1
arc: V00T0000 Q2
arc: V01S0000 F0
arc: V01S0100 Q1
arc: W1_H02W0001 Q2
arc: W1_H02W0101 Q3
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0011111111111111
word: SLICEB.K0.INIT 1101110111001100
word: SLICEB.K1.INIT 1110110111111111
word: SLICEA.K1.INIT 1100110011111100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R32C70:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R32C72:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R32C73:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0203 E3_H06W0203

.tile R32C74:PLC2
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303

.tile R32C75:PLC2
arc: H00L0100 V02N0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H02W0701
arc: S1_V02S0301 H06W0003
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0601
arc: V00T0100 E1_H02W0101
arc: A0 H02W0501
arc: A1 H02W0501
arc: B0 V01N0001
arc: C1 E1_H01W0000
arc: CE0 S1_V02N0201
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 V00T0100
arc: D1 V01S0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q5
arc: E1_H02E0201 Q2
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 V00T0000
arc: M2 V00B0100
arc: M5 H00L0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q1
arc: N1_V02N0201 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1101110110001000
word: SLICEA.K1.INIT 1111101001010000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R32C76:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 V02N0301
arc: H00R0000 H02W0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 V01N0001
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 V02N0301
arc: V00T0100 V02N0501
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: A0 V02N0701
arc: B0 H01W0100
arc: C0 H02W0601
arc: CE0 H00R0000
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0300
arc: D0 V02S0201
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q3
arc: LSR0 V00B0100
arc: M3 H02E0201
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: S1_V02S0401 Q4
word: SLICEA.K0.INIT 1000111110000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C77:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 E3_H06W0103
arc: A0 V02N0501
arc: A1 V02N0701
arc: B0 V02S0301
arc: B1 E1_H02W0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: CE0 H00R0000
arc: CE2 H02E0101
arc: CLK0 G_HPBX0300
arc: D0 N1_V01S0000
arc: D1 V00B0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 H02E0301
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: S1_V02S0001 Q0
arc: V00B0100 Q5
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 1110010001000100
word: SLICEA.K1.INIT 1110010001000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C78:PLC2
arc: H00R0000 H02E0401
arc: H00R0100 V02S0701
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02E0501
arc: B0 H00R0100
arc: C0 V02N0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0300
arc: D0 V02N0001
arc: F0 F0_SLICE
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1110010001000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C79:PLC2
arc: E1_H02E0301 V02N0301
arc: N1_V02N0401 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 E3_H06W0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V02N0301
arc: W3_H06W0203 E3_H06W0103

.tile R32C80:PLC2
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 E1_H01W0000
arc: V01S0100 N3_V06S0303
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: B0 V02N0101
arc: C0 V02N0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0300
arc: D0 N1_V02S0001
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 1111001111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C81:PLC2
arc: E1_H02E0701 V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 W3_H06E0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 H06W0303
arc: V00B0100 V02S0101
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0701
arc: A2 V02N0701
arc: B0 S1_V02N0301
arc: B2 S1_V02N0301
arc: C0 S1_V02N0601
arc: C2 S1_V02N0601
arc: D0 S1_V02N0001
arc: D2 S1_V02N0001
arc: E1_H01E0001 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 V00B0100
word: SLICEA.K0.INIT 0010000100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0100000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R32C82:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 H01E0001
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0601 H02W0601
arc: S3_V06S0303 E3_H06W0303
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V01N0001
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0701
arc: B0 H02W0301
arc: C0 H00R0100
arc: D0 H02W0201
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 V00T0100
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R32C83:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V06N0303
arc: E3_H06E0003 V06N0003
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 N1_V02S0501
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: A0 H01E0001
arc: B0 V01N0001
arc: C0 V02N0401
arc: D0 V02N0001
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 H02E0601
arc: M1 H02E0001
arc: M2 H02E0601
arc: M3 H00R0000
arc: M4 H02E0401
arc: M5 H02E0001
arc: M6 H02E0401
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R32C84:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0103 N1_V01S0100
arc: H00R0100 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0201 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 H02E0501
arc: W1_H02W0001 S3_V06N0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 S1_V02N0501
arc: A4 S1_V02N0301
arc: B4 N1_V02S0701
arc: C0 V02N0401
arc: C4 V02S0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D4 N1_V02S0601
arc: E1_H01E0001 F4
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F4 F5C_SLICE
arc: LSR0 H02E0301
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F4
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1111101000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C85:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 H06W0303
arc: V00B0000 H02W0401
arc: V00T0100 V02N0501
arc: W1_H02W0001 V01N0001
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 V01N0101
arc: A2 S1_V02N0501
arc: A3 V02S0701
arc: A4 V00T0100
arc: A5 E1_H02W0501
arc: B0 H01W0100
arc: B2 V02S0301
arc: B3 H02E0101
arc: B4 V02N0701
arc: C0 H02E0401
arc: C2 V02S0401
arc: C3 S1_V02N0401
arc: C4 V02N0201
arc: C5 E1_H01E0101
arc: C6 H01E0001
arc: C7 F4
arc: D0 S1_V02N0001
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H00R0100
arc: D5 V02N0401
arc: D6 H02E0001
arc: D7 V02N0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E1_H02E0501 F7
arc: E1_H02E0601 F6
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M0 V00T0000
arc: M2 V00B0000
arc: N1_V01N0001 F5
arc: N1_V02N0501 F5
arc: S1_V02S0401 F4
arc: V00T0000 F2
word: SLICED.K0.INIT 0000111100000000
word: SLICEA.K0.INIT 0000000100010001
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0000010101010101
word: SLICEB.K0.INIT 0001000000000000
word: SLICEB.K1.INIT 0011001000110000
word: SLICEC.K0.INIT 0000000000100100
word: SLICED.K1.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R32C86:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0601 S3_V06N0303
arc: H00L0000 V02S0201
arc: H00R0000 V02S0601
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 H06W0303
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02N0201
arc: V00T0100 H02W0301
arc: W1_H02W0401 V06N0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A5 H02W0701
arc: B3 H02W0301
arc: B5 H02W0301
arc: B7 S1_V02N0501
arc: C1 S1_V02N0601
arc: C3 S1_V02N0601
arc: C5 H01E0001
arc: C7 V00T0100
arc: D1 V02N0201
arc: D3 V02N0201
arc: D5 S1_V02N0601
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 H02W0601
arc: M1 H00R0000
arc: M2 H02W0601
arc: M3 H00L0000
arc: M4 H02W0401
arc: M5 H00R0000
arc: M6 H02W0401
arc: S3_V06S0003 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000011
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000010101
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R32C87:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02S0101
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V06N0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A2 V02S0501
arc: B0 E1_H02W0101
arc: B1 E1_H02W0301
arc: B2 E1_H02W0301
arc: B3 E1_H02W0101
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 V02N0201
arc: C7 V02N0201
arc: D0 S1_V02N0201
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0201
arc: D4 S1_V02N0601
arc: D5 S1_V02N0601
arc: D6 S1_V02N0401
arc: D7 S1_V02N0401
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 W1_H02E0001
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 V00B0100
arc: M5 W1_H02E0001
arc: M6 V00B0100
arc: S3_V06S0003 F3
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0011111100000000
word: SLICEA.K1.INIT 0011111100000000
word: SLICEB.K0.INIT 0111111100000000
word: SLICEB.K1.INIT 0011111100000000
word: SLICEC.K0.INIT 0000111100000000
word: SLICEC.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0000111100000000
word: SLICED.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R32C88:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V06N0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V06N0103
arc: H00R0000 H02W0401
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: V00T0000 V02N0401
arc: V00T0100 H02E0101
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0501 V06N0303
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0501
arc: B0 V02S0101
arc: B1 H02W0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C4 V00T0100
arc: C5 E1_H02W0401
arc: C6 H02E0601
arc: C7 V00T0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V02N0401
arc: D5 E1_H02W0001
arc: D6 V00B0000
arc: D7 V02S0601
arc: E1_H01E0101 F6
arc: E1_H02E0501 F7
arc: E3_H06E0203 F4
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: LSR1 E1_H02W0301
arc: M0 V00T0100
arc: M1 W1_H02E0001
arc: M2 V00T0100
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q7
arc: N1_V02N0501 Q7
arc: N1_V02N0601 F6
arc: N3_V06N0303 F5
arc: S1_V02S0101 F1
arc: S3_V06S0303 F5
arc: V00B0000 F4
arc: W1_H02W0701 Q7
word: SLICEC.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0000000011110000
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0001111111111111
word: SLICEA.K1.INIT 0011111100111111
word: SLICEB.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R32C89:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: H00L0000 H02W0001
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 E3_H06W0303
arc: V00T0100 V02S0501
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V02N0401
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H02W0101
arc: W3_H06W0303 E3_H06W0303
arc: A6 H00L0000
arc: B0 H02E0301
arc: B4 E1_H02W0301
arc: B6 V02S0701
arc: C0 N1_V02S0601
arc: C4 H02E0601
arc: C6 V02S0001
arc: CE0 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D4 S1_V02N0401
arc: D6 V02N0601
arc: E1_H01E0101 F4
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: LSR0 V00B0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0401 F6
arc: V00B0000 F4
word: SLICEA.K0.INIT 1111001111000000
word: SLICED.K0.INIT 0100010001010000
word: SLICED.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1100110011111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C90:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 W1_H02E0501
arc: H00R0000 H02W0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 H06E0303
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 V01N0001
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06W0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
arc: A2 F5
arc: A3 F7
arc: B0 V02S0101
arc: B2 H00R0000
arc: B4 H02E0101
arc: B7 H02E0101
arc: C0 V02S0601
arc: C2 N1_V01N0001
arc: C4 H02E0601
arc: C5 H02E0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 H02E0201
arc: D5 H02E0001
arc: D7 H00R0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0301
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: S1_V02S0501 F5
arc: V00B0000 F4
arc: V01S0000 F7
word: SLICEA.K0.INIT 1111111111000000
word: SLICEC.K1.INIT 1111111100001111
word: SLICEC.K0.INIT 0000000000001100
word: SLICED.K1.INIT 0000000011001100
word: SLICEB.K0.INIT 1111111011101110
word: SLICEB.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C91:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 H01E0101
arc: H00L0000 V02N0001
arc: H00L0100 H02E0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 E1_H02W0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 H02W0601
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02N0001
arc: V00B0100 V02S0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 W1_H02E0701
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 E1_H02W0301
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V00T0000
arc: C5 V00B0100
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 V02S0401
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: LSR0 W1_H02E0501
arc: LSR1 H02E0501
arc: M1 H00L0100
arc: M4 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F0
arc: S1_V02S0301 Q1
arc: S1_V02S0601 Q4
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R32C92:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: H00L0100 S1_V02N0301
arc: H00R0100 V02N0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 E1_H01W0100
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A1 N1_V02S0501
arc: A3 F7
arc: A4 F5
arc: A5 V00T0100
arc: A6 E1_H02W0501
arc: A7 N1_V02S0301
arc: B0 N1_V02S0101
arc: B1 V02N0101
arc: B2 E1_H02W0301
arc: B3 E1_H02W0101
arc: B4 H02W0101
arc: B5 S1_V02N0501
arc: B6 H02E0101
arc: B7 W1_H02E0101
arc: C0 V02S0401
arc: C1 V02S0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 E1_H02W0401
arc: C5 N1_V02S0201
arc: C7 H02W0401
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 V02S0001
arc: D2 V00B0100
arc: D3 V01S0100
arc: D4 H02E0001
arc: D5 H02E0201
arc: D6 H02W0201
arc: D7 V02N0401
arc: E1_H01E0001 Q6
arc: E1_H02E0101 Q3
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F2
arc: M2 H02W0601
arc: M3 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0301 Q3
arc: N3_V06N0003 F0
arc: N3_V06N0303 F6
arc: V00B0100 F7
arc: V00T0100 Q1
arc: V01S0000 Q6
arc: V01S0100 Q0
arc: W1_H02W0101 Q3
arc: W1_H02W0401 F4
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 0101010111001100
word: SLICEA.K0.INIT 0000111111001100
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1100000011111111
word: SLICEB.K1.INIT 1111111111010101
word: SLICEA.K1.INIT 1010101110101010
word: SLICEC.K0.INIT 0000001000001010
word: SLICEC.K1.INIT 0000011101110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R32C93:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 V02S0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V06N0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 N1_V02S0701
arc: A3 H01E0001
arc: A4 V02N0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 V02N0701
arc: C0 H02E0601
arc: C2 F4
arc: C3 F4
arc: C4 E1_H02W0401
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 H02E0201
arc: E1_H01E0101 F2
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H01W0100 F2
arc: LSR1 W1_H02E0301
arc: M2 E1_H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 Q0
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111101010101010
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 1100111100001111
word: SLICEB.K1.INIT 1110111110101111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C94:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 S1_V02N0401
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02N0701
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: A0 V02N0501
arc: A3 V00T0000
arc: A4 N1_V01N0101
arc: A5 H02W0701
arc: A6 F5
arc: B0 V02S0101
arc: B2 E1_H01W0100
arc: B3 H02W0301
arc: B4 S1_V02N0501
arc: B5 S1_V02N0701
arc: B6 V02N0701
arc: C0 H02W0401
arc: C2 N1_V01N0001
arc: C3 E1_H01W0000
arc: C4 S1_V02N0201
arc: C5 S1_V02N0201
arc: C6 F4
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 N1_V02S0601
arc: D5 E1_H02W0001
arc: D6 E1_H02W0001
arc: E1_H01E0101 Q4
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q3
arc: E3_H06E0103 F2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M2 H02W0601
arc: M3 H00R0100
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q4
arc: S1_V02S0001 F2
arc: S3_V06S0003 Q0
arc: V00T0000 F0
arc: W1_H02W0201 F2
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 1100111100001111
word: SLICEB.K1.INIT 1111110111011101
word: SLICEC.K1.INIT 0000000000000010
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K0.INIT 1110111110101111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R32C95:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: H00L0000 H02E0001
arc: H00R0000 V02S0601
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0501 H02E0501
arc: S3_V06S0103 H06E0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 N1_V01S0100
arc: A0 H02E0701
arc: A1 H00L0000
arc: A2 E1_H02W0501
arc: A3 V02N0701
arc: A4 V00T0000
arc: A7 E1_H01W0000
arc: B0 E1_H02W0301
arc: B1 H02W0301
arc: B2 H01W0100
arc: B3 H02E0301
arc: B6 F3
arc: B7 F3
arc: C0 H02E0401
arc: C1 H02E0601
arc: C2 H02W0601
arc: C3 N1_V01N0001
arc: C4 Q4
arc: C6 V00T0000
arc: C7 V00T0000
arc: CE0 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 E1_H02W0201
arc: D3 V02N0201
arc: D4 W1_H02E0201
arc: D6 V02N0401
arc: D7 V02N0401
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: E1_H02E0401 Q4
arc: E1_H02E0601 F4
arc: E3_H06E0103 Q2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: M4 W1_H02E0401
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q2
arc: N1_V02N0001 F0
arc: N1_V02N0301 F1
arc: N1_V02N0401 Q4
arc: N1_V02N0601 F4
arc: N3_V06N0103 F1
arc: N3_V06N0303 F6
arc: S1_V02S0001 Q0
arc: S1_V02S0301 Q1
arc: S1_V02S0401 Q4
arc: S1_V02S0601 F4
arc: S1_V02S0701 Q7
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V00B0000 F4
arc: V00T0000 Q2
arc: V01S0000 Q4
arc: V01S0100 Q2
arc: W1_H02W0001 F0
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q1
arc: W1_H02W0401 Q4
arc: W1_H02W0601 F4
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1101110111110000
word: SLICEA.K1.INIT 1111001110101010
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K0.INIT 1111001100110011
word: SLICED.K1.INIT 1111101110111011
word: SLICEB.K0.INIT 1110110010100000
word: SLICEC.K0.INIT 0000000000000101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R32C96:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0001
arc: H00L0100 V02N0101
arc: H00R0100 H02E0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 H06E0303
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02E0401
arc: V00T0000 V02S0401
arc: V00T0100 V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A2 F5
arc: A3 F5
arc: A5 V00B0000
arc: A6 V02S0301
arc: B0 W1_H02E0301
arc: B3 H00L0000
arc: B5 V02N0701
arc: B6 E1_H02W0301
arc: C0 E1_H02W0401
arc: C2 N1_V01N0001
arc: C3 N1_V01N0001
arc: C5 N1_V02S0001
arc: C6 E1_H02W0601
arc: CE0 V02N0201
arc: CE2 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 H02E0201
arc: D3 N1_V01S0000
arc: D5 V01N0001
arc: D6 H00R0100
arc: E1_H01E0001 F0
arc: E1_H02E0501 Q5
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: H01W0000 Q0
arc: M2 H02E0601
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0001 F0
arc: N3_V06N0103 F2
arc: S1_V02S0001 Q0
arc: S1_V02S0601 Q4
arc: V01S0000 F0
arc: V01S0100 F2
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0000111111001100
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111010101010101
word: SLICEB.K1.INIT 1111111111010101
word: SLICED.K0.INIT 0011001000010000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C97:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 V02N0401
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 H06W0103
arc: S1_V02S0301 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 V02N0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A1 F5
arc: A2 F7
arc: A3 V01N0101
arc: A5 Q5
arc: A7 H02E0501
arc: B1 V01N0001
arc: B2 F3
arc: B3 S1_V02N0101
arc: B5 S1_V02N0501
arc: B7 V00B0100
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 V02N0401
arc: C3 E1_H02W0601
arc: C5 E1_H02W0401
arc: C7 S1_V02N0001
arc: CE1 V02N0201
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 H02E0001
arc: D3 V00T0100
arc: D5 W1_H02E0001
arc: D7 S1_V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q2
arc: LSR1 V00B0000
arc: M0 W1_H02E0601
arc: M5 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: S1_V02S0701 Q5
arc: S3_V06S0003 F0
arc: V00B0100 Q5
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1111010101010101
word: SLICEA.K1.INIT 1111110111011101
word: SLICEB.K1.INIT 0000000000000010
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111110111011101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R32C98:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00R0000 V02S0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H06E0303
arc: V00B0100 W1_H02E0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0501
arc: A3 W1_H02E0701
arc: A4 V00T0000
arc: B2 V01N0001
arc: B3 V01N0001
arc: B4 H02E0101
arc: C0 E1_H02W0401
arc: C2 F4
arc: C3 F4
arc: C4 H02E0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D2 V00B0100
arc: D3 N1_V01S0000
arc: D4 S1_V02N0601
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: LSR1 W1_H02E0301
arc: M2 H02E0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0103 F2
arc: V00T0000 Q0
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111101011110000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1100111100001111
word: SLICEB.K1.INIT 1111111110001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R32C99:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 E1_H02W0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02N0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A2 V01N0101
arc: A3 V01N0101
arc: A4 E1_H01W0000
arc: B1 E1_H02W0101
arc: B3 W1_H02E0301
arc: B4 H00R0000
arc: C1 H02W0601
arc: C2 F4
arc: C3 F4
arc: C4 W1_H02E0401
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 S1_V02N0001
arc: D2 W1_H02E0001
arc: D3 N1_V01S0000
arc: D4 V02N0401
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00R0000 Q4
arc: LSR1 H02W0301
arc: M0 V00T0000
arc: M2 V00B0100
arc: M4 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V02N0001 F0
arc: S1_V02S0201 F0
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: V01S0100 Q4
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 0011001111110011
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1010111100001111
word: SLICEB.K1.INIT 1111111110001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R33C100:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 H02E0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02W0401
arc: V00B0100 H02W0501
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 E1_H01W0100
arc: A1 S1_V02N0501
arc: A2 F5
arc: A3 W1_H02E0701
arc: A4 S1_V02N0301
arc: A6 W1_H02E0701
arc: A7 H02W0501
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H01W0100
arc: B4 S1_V02N0701
arc: B5 H02E0101
arc: B6 F3
arc: B7 F3
arc: C0 F4
arc: C1 F4
arc: C2 E1_H02W0601
arc: C4 H02E0401
arc: C5 H02E0601
arc: C7 E1_H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V00B0100
arc: D4 H00R0100
arc: D6 F2
arc: D7 F2
arc: E1_H01E0001 F5
arc: E1_H01E0101 F6
arc: E3_H06E0003 F0
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F3
arc: LSR1 W1_H02E0301
arc: M0 V00B0000
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 F7
arc: N1_V02N0401 F6
arc: N3_V06N0303 F5
arc: S1_V02S0001 F0
arc: S1_V02S0301 Q1
arc: S3_V06S0003 F0
arc: W1_H02W0101 Q1
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 1010100010100000
word: SLICEB.K1.INIT 1000100010001000
word: SLICED.K1.INIT 0000000000110001
word: SLICEC.K1.INIT 0000110000001100
word: SLICED.K0.INIT 0001000100110011
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 1100111100001111
word: SLICEA.K1.INIT 1110111110101111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R33C101:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02S0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H01E0101
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02W0201
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: A1 F5
arc: A2 V00T0000
arc: A4 V00T0100
arc: A5 H02E0701
arc: A6 H02W0701
arc: A7 E1_H02W0501
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 E1_H02W0301
arc: B3 W1_H02E0101
arc: B4 N1_V02S0701
arc: B6 N1_V01S0000
arc: B7 H02W0301
arc: C1 H02W0601
arc: C2 V02S0601
arc: C3 W1_H02E0601
arc: C4 Q4
arc: C6 V02N0201
arc: C7 V00B0100
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 V00T0100
arc: D2 V02S0201
arc: D4 H00R0100
arc: D5 H01W0000
arc: D6 H02W0001
arc: D7 F2
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 F0
arc: M0 V00B0000
arc: M1 H00L0100
arc: M4 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q4
arc: V00B0000 F4
arc: V00T0100 Q1
arc: V01S0000 F3
arc: V01S0100 F7
arc: W1_H02W0301 F3
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1000100011000000
word: SLICEB.K0.INIT 0000000011100100
word: SLICED.K1.INIT 0000000000010101
word: SLICEC.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 1011010110111111
word: SLICED.K0.INIT 0111010001110111
word: SLICEB.K1.INIT 0011110000111100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.D1MUX 1

.tile R33C102:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: H00L0000 H02E0201
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02W0601
arc: V00B0100 V02N0101
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V06N0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 H01E0001
arc: W3_H06W0203 E1_H01W0000
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A2 F5
arc: A3 H01E0001
arc: A5 V02N0101
arc: A6 V02N0101
arc: A7 Q7
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 V02S0301
arc: B3 V02N0101
arc: B4 H02E0101
arc: B6 V00B0000
arc: B7 V00B0100
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00R0100
arc: C3 V02N0601
arc: C4 H02E0601
arc: C5 V01N0101
arc: C6 W1_H02E0601
arc: C7 F4
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H01E0101
arc: D3 V01S0100
arc: D4 V02S0601
arc: D5 E1_H02W0201
arc: D6 S1_V02N0601
arc: D7 V02N0601
arc: E1_H01E0101 F2
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 F0
arc: M0 V00T0100
arc: M7 W1_H02E0201
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N1_V02N0401 F4
arc: S1_V02S0501 F5
arc: V01S0000 F3
arc: V01S0100 Q7
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0111111101010101
word: SLICEA.K1.INIT 0100111101000101
word: SLICEC.K0.INIT 1100001111110011
word: SLICED.K1.INIT 0000111000000010
word: SLICEB.K0.INIT 0000000011111000
word: SLICEB.K1.INIT 0101000101000000
word: SLICED.K0.INIT 0000110100001000
word: SLICEC.K1.INIT 1111010110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C103:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 H06W0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E3_H06W0103
arc: A0 S1_V02N0701
arc: A1 F7
arc: A2 V02S0701
arc: A3 S1_V02N0701
arc: A4 H02W0701
arc: A5 V02N0301
arc: A6 V02N0301
arc: A7 F5
arc: B0 H02W0301
arc: B1 W1_H02E0301
arc: B2 H02E0101
arc: B3 V02S0301
arc: B5 H02E0101
arc: B6 V02N0501
arc: B7 H02E0301
arc: C0 V02S0401
arc: C1 N1_V01S0100
arc: C2 E1_H02W0601
arc: C3 S1_V02N0601
arc: C4 H02E0401
arc: C5 H02E0601
arc: C6 H02E0401
arc: C7 F4
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 F2
arc: D2 V00B0100
arc: D3 V02N0001
arc: D4 V00B0000
arc: D5 V02N0601
arc: D6 V02N0401
arc: D7 H02E0201
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F6
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q3
arc: N1_V02N0601 F4
arc: V01S0000 Q3
word: SLICEC.K0.INIT 1111101000001010
word: SLICEB.K0.INIT 0101010000010000
word: SLICEC.K1.INIT 0000111000000010
word: SLICED.K1.INIT 0011001000100010
word: SLICEA.K1.INIT 0000000000010101
word: SLICED.K0.INIT 0000000011001010
word: SLICEA.K0.INIT 1110110101001000
word: SLICEB.K1.INIT 1111010010110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C104:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V06S0303
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H01E0101
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02W0201
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V06S0003
arc: W1_H02W0701 E1_H01W0100
arc: A0 H02E0701
arc: A2 H02E0701
arc: A3 H02E0501
arc: A4 H02E0701
arc: A7 V02S0101
arc: B0 H02E0301
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 V02N0501
arc: B7 V00T0000
arc: C0 H00L0000
arc: C2 E1_H02W0601
arc: C3 V02N0601
arc: C4 V02S0001
arc: C7 S1_V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D2 W1_H02E0001
arc: D3 V00B0100
arc: D4 H02E0201
arc: D7 H00R0100
arc: E1_H01E0101 Q4
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q3
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: N1_V02N0201 Q2
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1101110010001100
word: SLICEA.K0.INIT 1110111101000000
word: SLICEB.K1.INIT 1111101101000000
word: SLICEB.K0.INIT 1111101101000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C105:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 E1_H02W0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02S0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 H01E0101
arc: W3_H06W0303 E1_H01W0100
arc: A1 E1_H01E0001
arc: A2 H00L0100
arc: A3 V02N0501
arc: B0 S1_V02N0301
arc: B2 V02N0101
arc: B3 H00R0100
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02N0601
arc: C3 V02S0401
arc: CE1 V02N0201
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 V00B0100
arc: D2 N1_V01S0000
arc: D3 S1_V02N0001
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F0
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q3
arc: M0 V00T0100
arc: M5 W1_H02E0001
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q5
arc: N1_V02N0001 F0
arc: V01S0000 F2
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 1111111011111111
word: SLICEB.K1.INIT 1111111111101111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C106:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 H01E0101
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 S1_V02N0601
arc: V01S0100 S3_V06N0303
arc: W1_H02W0601 V06S0303
arc: A3 V00T0000
arc: A5 S1_V02N0101
arc: B0 V02N0101
arc: B1 S1_V02N0101
arc: B2 V02N0101
arc: B4 H00R0000
arc: C0 V02S0601
arc: C1 S1_V02N0401
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 V00B0100
arc: C5 S1_V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 H00R0000
arc: D2 S1_V02N0201
arc: D3 V01S0100
arc: D4 S1_V02N0601
arc: D5 V02S0601
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0100 F0
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M2 V00B0000
arc: M4 V00B0000
arc: M5 H02E0001
arc: M6 W1_H02E0401
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
arc: N1_V02N0701 Q5
arc: S1_V02S0201 F2
arc: V01S0000 F4
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICEB.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111101000001010
word: SLICEC.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C107:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0301 S3_V06N0003
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 N1_V02S0301
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06E0003
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 H01E0001
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02E0401
arc: V00T0000 W1_H02E0201
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V02S0101
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: A0 F5
arc: A1 V02N0701
arc: A2 V02S0501
arc: A5 Q5
arc: A6 S1_V02N0101
arc: B0 N1_V02S0101
arc: B1 H02W0101
arc: B2 E1_H02W0301
arc: B5 N1_V01S0000
arc: B6 E1_H02W0301
arc: C0 V02N0401
arc: C1 W1_H02E0401
arc: C2 S1_V02N0401
arc: C5 V00T0000
arc: C6 H02E0601
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 N1_V02S0001
arc: D2 S1_V02N0001
arc: D5 V00B0000
arc: D6 H02W0001
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q4
arc: E1_H02E0201 Q2
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q6
arc: M4 V00T0100
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q2
arc: N1_V02N0401 Q4
arc: N1_V02N0601 Q4
arc: V01S0000 F1
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICEC.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1111111111111101
word: SLICEA.K1.INIT 1111111111101111
word: SLICED.K0.INIT 1011100011100010
word: SLICEB.K0.INIT 1011100010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C108:PLC2
arc: H00L0000 H02E0201
arc: H00L0100 V02N0301
arc: H00R0000 V02S0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 H06W0003
arc: S3_V06S0103 E1_H01W0100
arc: V00B0100 H02W0701
arc: V00T0100 V02S0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H01E0001
arc: B1 H02E0301
arc: C0 V02S0601
arc: C1 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H00R0000
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: LSR0 V00T0100
arc: M0 V00B0100
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1100110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C109:PLC2
arc: E1_H02E0501 V06S0303
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02N0001
arc: V00T0000 V02S0401
arc: V00T0100 V02N0501
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V02S0701
arc: W3_H06W0103 V06N0103
arc: A4 V02N0301
arc: A6 H00L0000
arc: B0 S1_V02N0301
arc: B2 V02S0301
arc: B3 E1_H02W0101
arc: B5 H02W0301
arc: B7 S1_V02N0501
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 F5
arc: E1_H01E0101 F7
arc: E1_H02E0101 F3
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q7
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: S1_V02S0401 F4
arc: S1_V02S0601 F6
arc: S3_V06S0103 Q1
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C110:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 H02W0001
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: V00T0000 H02W0201
arc: W1_H02W0301 E1_H01W0100
arc: W3_H06W0003 E1_H01W0000
arc: B0 S1_V02N0301
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 V02S0301
arc: B4 H02W0301
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0100 F0
arc: S3_V06S0203 F4
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R33C111:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02N0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0401 E3_H06W0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02N0701
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 W3_H06E0203
arc: A2 S1_V02N0501
arc: A3 S1_V02N0701
arc: B0 H02E0301
arc: B1 V00T0000
arc: B3 W1_H02E0101
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00R0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H02E0001
arc: D2 H01E0101
arc: D3 H00R0000
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: M5 H00L0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q5
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q3
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q2
arc: V01S0100 Q6
arc: W1_H02W0001 Q2
arc: W1_H02W0101 Q3
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
word: SLICEB.K0.INIT 1010111110100000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K1.INIT 1010101011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C112:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 V06S0303
arc: H00L0000 H02E0201
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06E0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0201 H06E0103
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 H02E0701
arc: W1_H02W0601 W3_H06E0303
arc: A1 W1_H02E0501
arc: A2 H00L0100
arc: A5 Q5
arc: A6 F7
arc: A7 S1_V02N0101
arc: B1 H01W0100
arc: B3 S1_V02N0101
arc: B5 S1_V02N0701
arc: B6 V02S0501
arc: B7 V01S0000
arc: C1 N1_V01S0100
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C5 V02S0001
arc: C6 F4
arc: C7 H02E0601
arc: CE0 N1_V02S0201
arc: CE1 H02E0101
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 V02S0201
arc: D2 H02W0201
arc: D3 V01S0100
arc: D5 H00L0100
arc: D6 S1_V02N0601
arc: D7 W1_H02E0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F1
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q3
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 E1_H01E0101
arc: M5 H00L0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q5
arc: S3_V06S0303 F6
arc: V01S0000 Q7
arc: V01S0100 Q1
word: SLICEB.K0.INIT 0101000001011111
word: SLICEB.K1.INIT 0000001111110011
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0111111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C113:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 H02E0201
arc: H00L0100 S1_V02N0301
arc: H00R0000 S1_V02N0401
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H01E0001
arc: S3_V06S0003 H06E0003
arc: V00B0000 S1_V02N0201
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A3 H02E0701
arc: B0 H02W0101
arc: B1 H02W0101
arc: B3 Q3
arc: C0 H02W0401
arc: C1 H02W0401
arc: C3 S1_V02N0601
arc: CE0 H02E0101
arc: CE1 E1_H02W0101
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V01S0100
arc: D3 V01S0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q5
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q3
arc: M0 E1_H02W0601
arc: M1 H00R0000
arc: M3 H00R0000
arc: M5 H00L0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0201 F0
arc: S1_V02S0301 F3
arc: V01S0000 Q1
arc: V01S0100 Q6
word: SLICEB.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1011101110001011
word: SLICEA.K1.INIT 1011100010001000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R33C114:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: H00L0000 V02S0001
arc: H00L0100 V02N0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 H06E0103
arc: V00B0100 S1_V02N0101
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 S1_V02N0601
arc: A1 V02S0501
arc: A5 V02S0301
arc: A7 F5
arc: B1 H00R0100
arc: B2 S1_V02N0301
arc: B5 H01E0101
arc: B7 N1_V01S0000
arc: C1 S1_V02N0601
arc: C2 H00L0000
arc: C5 H02E0601
arc: C7 W1_H02E0601
arc: CLK0 G_HPBX0600
arc: D1 H00R0000
arc: D2 F0
arc: D5 V02S0401
arc: D7 E1_H01W0100
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00B0100
arc: M2 V00T0100
arc: M5 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 F7
arc: W3_H06W0303 Q5
word: SLICEC.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0111000011110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1100110011111010
word: SLICEB.K0.INIT 0000000000111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R33C115:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 W1_H02E0701
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06W0103
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 H02E0501
arc: V00T0000 V02S0601
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 E3_H06W0303
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A4 V00T0100
arc: B0 V02S0301
arc: B1 Q1
arc: B4 V00B0100
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C4 S1_V02N0001
arc: CE0 V02N0201
arc: CE1 H02E0101
arc: CE2 V02N0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D4 V00B0000
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: H01W0100 F4
arc: M0 V00T0000
arc: M1 H02W0001
arc: M3 H00R0000
arc: M4 E1_H02W0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q1
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q7
arc: V00B0000 Q4
arc: V00T0100 Q3
arc: V01S0000 Q3
arc: V01S0100 Q3
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 1010110010100000
word: SLICEA.K1.INIT 1010110010101111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R33C116:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 H02E0001
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H02W0601
arc: S3_V06S0003 H06E0003
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 S1_V02N0301
arc: A0 S1_V02N0701
arc: A2 H00L0100
arc: A6 H02E0501
arc: B0 H02W0301
arc: B3 Q3
arc: B6 S1_V02N0701
arc: C0 S1_V02N0601
arc: C1 E1_H01W0000
arc: C2 N1_V01S0100
arc: C3 H00L0100
arc: C6 W1_H02E0601
arc: CE0 H00L0000
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 V00T0100
arc: D3 V00T0100
arc: D6 W1_H02E0001
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q3
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 H00R0100
arc: M4 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: N1_V02N0701 Q7
arc: S1_V02S0301 Q1
arc: S1_V02S0401 F6
arc: V01S0000 F2
arc: V01S0100 F0
word: SLICED.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1100000011001100
word: SLICEA.K0.INIT 1010111111001100
word: SLICEA.K1.INIT 0000000011110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R33C117:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0201
arc: H00L0100 H02W0301
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 H01E0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H02W0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02E0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E3_H06W0103
arc: CE0 V02S0201
arc: CE1 V02N0201
arc: CE2 H00L0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: E1_H02E0001 Q0
arc: H01W0000 Q3
arc: M0 V00B0100
arc: M3 H01W0100
arc: M5 H00L0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q7
arc: N1_V02N0301 Q3
arc: N1_V02N0701 Q5
arc: V01S0000 Q5
arc: V01S0100 Q0
arc: W1_H02W0301 Q3
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C118:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 E1_H01W0000
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: V00T0000 H02W0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003
arc: A6 H02W0501
arc: A7 Q7
arc: B1 E1_H01W0100
arc: C0 H02W0401
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D6 S1_V02N0401
arc: D7 S1_V02N0601
arc: E1_H01E0101 Q6
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q1
arc: E1_H02E0501 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
word: SLICEA.K1.INIT 1111111111001100
word: SLICEA.K0.INIT 1111111111110000
word: SLICED.K0.INIT 1111111110101010
word: SLICED.K1.INIT 1111111101010101
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R33C119:PLC2
arc: H00R0100 V02S0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06E0003
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: V00T0000 H02E0001
arc: W1_H02W0001 S1_V02N0001
arc: A2 H02E0501
arc: B0 V02N0101
arc: B3 H02E0101
arc: B4 N1_V01S0000
arc: B5 H01E0101
arc: B6 V00T0000
arc: B7 H02E0301
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F7
arc: M2 W1_H02E0601
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q2
arc: N1_V02N0601 F4
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C120:PLC2
arc: H00L0000 V02S0001
arc: N1_V02N0201 S1_V02N0701
arc: V00B0000 S1_V02N0201
arc: A1 H00L0000
arc: A2 V00B0000
arc: B0 V02S0301
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: N1_V01N0001 F1
arc: N1_V01N0101 F0
arc: S1_V02S0201 F2
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R33C121:PLC2
arc: E1_H02E0201 V02N0201
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06W0003
arc: V01S0000 N3_V06S0103
arc: A1 H00L0100
arc: A5 E1_H01W0000
arc: B0 V02S0301
arc: B1 E1_H01W0100
arc: C0 V02N0401
arc: C1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 V02N0001
arc: D5 H00R0100
arc: E1_H02E0301 Q1
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q1
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: S1_V02S0301 Q1
arc: S3_V06S0303 F5
arc: V01S0100 Q0
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1100101000000000
word: SLICEC.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R33C122:PLC2
arc: H00L0000 V02N0201
arc: N1_V02N0101 H02W0101
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0501 S3_V06N0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 H02W0701
arc: B0 H02W0101
arc: C0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: E1_H01E0001 Q0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1101000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C123:PLC2
arc: H00R0100 S1_V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0601 E1_H01W0000
arc: V00T0000 W1_H02E0201
arc: A2 V02N0501
arc: A4 F7
arc: A6 F7
arc: B1 V00T0000
arc: B2 H00L0000
arc: B4 W1_H02E0301
arc: B6 W1_H02E0301
arc: C1 H02W0601
arc: C2 H02W0601
arc: C4 H01E0001
arc: C6 H01E0001
arc: C7 V02S0001
arc: CLK0 G_HPBX0600
arc: D1 S1_V02N0201
arc: D2 S1_V02N0201
arc: D4 H00R0100
arc: D6 H00R0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q1
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q1
arc: N1_V02N0401 F6
arc: N3_V06N0103 Q2
arc: S1_V02S0201 Q2
arc: S1_V02S0501 F7
arc: S3_V06S0203 F7
arc: V01S0000 Q1
arc: W1_H02W0101 Q1
arc: W1_H02W0701 F7
arc: W3_H06W0103 Q1
word: SLICEB.K0.INIT 0000101000001000
word: SLICEA.K1.INIT 1100000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000000001010111
word: SLICEC.K0.INIT 0000000000000010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R33C124:PLC2
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0601 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: B1 V02S0101
arc: B2 V02S0101
arc: C0 N1_V01N0001
arc: C2 H00L0100
arc: C3 N1_V01S0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 V02S0001
arc: D2 V02N0201
arc: D3 V01S0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 F3
arc: H01W0000 F3
arc: H01W0100 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F2
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V01S0100 Q2
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0000000000110011
word: SLICEB.K0.INIT 0011111111111111
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R33C71:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R33C72:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile R33C73:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R33C74:PLC2
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 E3_H06W0303

.tile R33C75:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 N1_V02S0601
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 E3_H06W0303
arc: V00T0000 N1_V02S0601
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 H02W0501
arc: B0 V02S0301
arc: C1 E1_H01W0000
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0300
arc: D0 E1_H02W0001
arc: D1 V01S0100
arc: D2 V02N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q1
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q1
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICEA.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 1110111001000100
word: SLICEB.K0.INIT 1010101000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R33C76:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0501 V02N0501
arc: H00R0000 H02W0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0303 S3_V06N0203
arc: V00B0000 V02S0201
arc: V00T0000 V02S0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0501 V02N0501
arc: A0 H02W0701
arc: B0 V00T0000
arc: C0 V02S0601
arc: CE0 H00R0000
arc: CLK0 G_HPBX0300
arc: D0 H02E0201
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1000111110000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C77:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: H00L0000 V02S0001
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 W1_H02E0601
arc: V00B0100 N1_V02S0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: B1 V00T0000
arc: C0 H00L0100
arc: C2 H00L0000
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H02E0101
arc: CLK0 G_HPBX0300
arc: D0 N1_V02S0201
arc: D1 V00B0100
arc: D2 S1_V02N0001
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q5
arc: LSR1 V00B0000
arc: M4 V00T0100
arc: M5 V01S0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q0
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0000 Q2
arc: V01S0100 Q4
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1101110110001000
word: SLICEB.K0.INIT 1111101001010000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R33C78:PLC2
arc: H00L0100 S1_V02N0301
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 S3_V06N0303
arc: V00T0000 V02N0401
arc: V00T0100 V02S0501
arc: B0 V02N0301
arc: B1 S1_V02N0301
arc: C0 H00L0100
arc: C1 N1_V01N0001
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 V02N0001
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: H01W0000 Q2
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q1
arc: S1_V02S0201 Q2
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1100110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C79:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: H00R0100 E1_H02W0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 V01N0001
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0501 E1_H02W0501
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 E3_H06W0303
arc: CLK0 G_HPBX0600
arc: H01W0100 Q5
arc: M3 H01W0100
arc: M5 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0701 Q5
arc: S1_V02S0101 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C80:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: H00R0000 H02W0401
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0303 S1_V02N0601
arc: V00B0000 H02W0601
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0501
arc: A1 S1_V02N0501
arc: A2 V02N0501
arc: A3 V02N0701
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: D0 S1_V02N0001
arc: D1 V02N0001
arc: D2 V02N0201
arc: D3 V02N0001
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 H02W0601
arc: M1 H02W0001
arc: M2 H02W0601
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H02W0001
arc: M6 V00B0000
word: SLICEA.K0.INIT 1110001000100010
word: SLICEA.K1.INIT 0011001110000000
word: SLICEB.K0.INIT 1100100010101010
word: SLICEB.K1.INIT 0101110110000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R33C81:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0701 E1_H01W0100
arc: H00R0000 H02W0601
arc: H00R0100 V02N0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0701 H02W0701
arc: S3_V06S0003 E1_H01W0000
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 V06S0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0701
arc: B0 V02N0301
arc: C0 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: E1_H01E0101 F1
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q4
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M4 H02W0401
arc: M6 V00B0000
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V01S0000 Q6
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 0010000100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R33C82:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 V06N0103
arc: N1_V02N0101 H01E0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 H06W0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0100 W1_H02E0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 V06N0203
arc: A1 S1_V02N0501
arc: A4 N1_V01N0101
arc: A6 V02N0101
arc: B1 S1_V02N0101
arc: B4 V02N0501
arc: B6 V02N0501
arc: C1 S1_V02N0401
arc: C4 V02N0201
arc: C6 Q6
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D1 V02N0001
arc: D4 V02N0601
arc: D6 V02N0601
arc: E1_H01E0001 Q6
arc: E1_H02E0401 F6
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q6
arc: LSR0 V00B0000
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00B0100
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q6
arc: N1_V02N0401 F6
arc: N1_V02N0601 F4
arc: S3_V06S0103 F1
arc: S3_V06S0303 Q6
arc: V01S0100 F4
arc: W1_H02W0601 Q6
word: SLICEC.K0.INIT 0001000000000000
word: SLICED.K0.INIT 0001000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R33C83:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 H01E0001
arc: H00L0100 S1_V02N0101
arc: N1_V02N0001 H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 E3_H06W0103
arc: S3_V06S0003 H06E0003
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: A1 S1_V02N0501
arc: A5 S1_V02N0101
arc: A7 W1_H02E0701
arc: B1 H02W0101
arc: B5 S1_V02N0501
arc: B7 W1_H02E0101
arc: C1 H02E0601
arc: C5 H02E0601
arc: C7 V02S0001
arc: D1 H02W0001
arc: D5 S1_V02N0601
arc: D7 S1_V02N0401
arc: E1_H01E0101 F4
arc: E1_H02E0101 F1
arc: E3_H06E0103 F1
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M4 V00B0000
arc: M6 V00B0100
arc: N1_V01N0001 F6
arc: N1_V02N0401 F4
arc: S3_V06S0303 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000001000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000010000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000100001011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R33C84:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 V06N0003
arc: E3_H06E0203 V06N0203
arc: E3_H06E0303 H01E0101
arc: H00R0000 H02W0601
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W3_H06W0103 S3_V06N0103
arc: A1 S1_V02N0701
arc: A2 V02N0501
arc: B1 W1_H02E0301
arc: C0 V02N0601
arc: C1 W1_H02E0401
arc: C2 W1_H02E0401
arc: C7 H02E0601
arc: CE0 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 V00T0100
arc: D2 E1_H02W0201
arc: D7 S1_V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: E1_H02E0201 Q0
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F7
arc: S1_V02S0701 F7
arc: S3_V06S0203 F7
word: SLICEA.K0.INIT 0000111111111111
word: SLICEB.K0.INIT 1111101000000000
word: SLICED.K1.INIT 0000000000001111
word: SLICEA.K1.INIT 0100000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R33C85:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 V02N0601
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 W1_H02E0101
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 H06W0303
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02W0601
arc: V00B0100 E1_H02W0501
arc: W1_H02W0501 V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A1 H01E0001
arc: A3 V00B0000
arc: A4 F5
arc: A6 H02W0701
arc: A7 H02E0501
arc: B1 E1_H02W0101
arc: B3 H02E0101
arc: B5 E1_H02W0301
arc: B7 S1_V02N0501
arc: C1 H00L0100
arc: C2 W1_H02E0401
arc: C3 V02N0401
arc: C4 W1_H02E0601
arc: C6 S1_V02N0001
arc: CE2 S1_V02N0601
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D1 V02N0001
arc: D2 V02N0201
arc: D3 S1_V02N0001
arc: D4 F2
arc: D5 H00R0100
arc: D6 V02S0401
arc: D7 F2
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: E1_H02E0201 F2
arc: E1_H02E0301 F3
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F6
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 E1_H02W0601
arc: M6 V00B0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0101 F3
arc: N1_V02N0301 F3
arc: W1_H02W0601 Q6
word: SLICEB.K1.INIT 0011001000000010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1010000000000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 0100010000000000
word: SLICEB.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000000000000001
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C86:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 H01E0001
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 H06W0303
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02N0701
arc: A1 E1_H02W0501
arc: A3 S1_V02N0701
arc: A5 W1_H02E0701
arc: A7 H02E0501
arc: B0 E1_H02W0101
arc: B1 H00R0100
arc: B3 V02N0101
arc: B5 H01E0101
arc: B6 V00T0000
arc: C1 W1_H02E0401
arc: C3 E1_H02W0601
arc: C5 E1_H01E0101
arc: C6 S1_V02N0201
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 H02E0201
arc: D3 H02E0201
arc: D5 H00L0100
arc: D6 W1_H02E0001
arc: D7 S1_V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0001 F2
arc: E1_H02E0401 F6
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F1
arc: M2 V00T0100
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: S3_V06S0203 F4
arc: V01S0100 F1
word: SLICEA.K0.INIT 0000000010001000
word: SLICED.K0.INIT 0000000000111111
word: SLICED.K1.INIT 0000010101010101
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1000101010001000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R33C87:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: H00L0000 H02E0201
arc: H00L0100 W1_H02E0301
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H06E0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H06W0103
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 V02N0101
arc: V00T0100 V02N0701
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A2 V02S0501
arc: A3 V02S0701
arc: A4 H02E0701
arc: A5 H02W0701
arc: A6 F7
arc: A7 W1_H02E0501
arc: B0 F3
arc: B3 S1_V02N0301
arc: B4 H02E0101
arc: B5 W1_H02E0101
arc: B6 V02N0701
arc: B7 H02E0301
arc: C0 H00L0000
arc: C1 H02E0401
arc: C4 H01E0001
arc: C5 W1_H02E0601
arc: C6 H02E0401
arc: C7 E1_H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V01S0100
arc: D2 V01S0100
arc: D4 H01W0000
arc: D5 H00L0100
arc: D6 W1_H02E0001
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q4
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q1
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q0
arc: S1_V02S0301 F3
arc: S1_V02S0601 F6
arc: S3_V06S0303 F6
arc: V01S0100 F3
arc: W1_H02W0301 F3
word: SLICEC.K1.INIT 0000000000100011
word: SLICEA.K0.INIT 0100000011000000
word: SLICED.K1.INIT 0000000100000000
word: SLICEA.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 1000111100000000
word: SLICEB.K0.INIT 1010101000000000
word: SLICED.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 0010001000100010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C88:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 V02N0501
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 H02E0001
arc: H00R0100 H02W0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H06W0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 V02S0301
arc: V00T0100 S1_V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0501
arc: A2 H02W0501
arc: B2 E1_H02W0101
arc: C0 H00L0000
arc: C2 S1_V02N0401
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D2 H02W0001
arc: E1_H02E0201 Q0
arc: E1_H02E0701 Q5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H00R0000 Q6
arc: M1 H00R0000
arc: M2 V00B0100
arc: M5 V01S0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: S1_V02S0601 Q6
arc: S3_V06S0003 Q0
arc: V01S0000 F2
word: SLICEA.K0.INIT 1111111111111010
word: SLICEB.K0.INIT 0011001000010000
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C89:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0003 W3_H06E0303
arc: H00R0100 S1_V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A1 E1_H02W0501
arc: A2 F5
arc: A5 Q5
arc: A6 E1_H01W0000
arc: B0 V02N0101
arc: B2 H00R0000
arc: B5 W1_H02E0101
arc: B6 H02W0301
arc: C0 H02W0601
arc: C2 F6
arc: C5 W1_H02E0601
arc: C7 V02N0001
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 V02N0001
arc: D2 S1_V02N0201
arc: D6 E1_H01W0100
arc: D7 S1_V02N0601
arc: E1_H01E0101 F7
arc: E1_H02E0201 F0
arc: E1_H02E0501 F7
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 F2
arc: LSR0 V00B0100
arc: M0 V00T0100
arc: M5 H02E0001
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F2
arc: S1_V02S0601 F6
arc: S3_V06S0303 F5
arc: V01S0100 F7
arc: W1_H02W0201 F2
word: SLICEC.K1.INIT 0000000100000001
word: SLICEB.K0.INIT 1111110100000000
word: SLICED.K0.INIT 1111111111101110
word: SLICED.K1.INIT 1111000011111111
word: SLICEA.K0.INIT 0011000000000000
word: SLICEA.K1.INIT 0000000010101010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R33C90:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 V06N0003
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0103 H06W0103
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02E0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 V02N0101
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 H02W0701
arc: A7 N1_V02S0301
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B4 E1_H02W0301
arc: B7 V01S0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V02S0201
arc: C5 S1_V02N0201
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02N0401
arc: D7 S1_V02N0401
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: LSR0 H02E0501
arc: LSR1 V00B0000
arc: M0 H02E0601
arc: M1 H00R0100
arc: M2 V00T0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q1
arc: S1_V02S0701 F7
arc: V01S0000 F0
arc: W1_H02W0301 Q1
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1100101000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R33C91:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00L0100 V02S0101
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02E0601
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: A0 F7
arc: A1 H00L0100
arc: A2 V02N0501
arc: A3 H02E0701
arc: A6 V02S0101
arc: A7 V02N0301
arc: B0 H02W0101
arc: B1 E1_H02W0101
arc: B2 V02N0101
arc: B3 Q3
arc: B6 V02N0701
arc: B7 V02N0501
arc: C0 E1_H02W0601
arc: C1 N1_V01N0001
arc: C2 H02W0601
arc: C3 V02N0601
arc: C6 E1_H01E0101
arc: C7 N1_V02S0201
arc: CE0 H00L0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 F2
arc: D2 V02N0201
arc: D3 V02N0001
arc: D6 F2
arc: D7 V02N0401
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F3
arc: E1_H02E0101 Q3
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q5
arc: E3_H06E0003 F0
arc: E3_H06E0103 Q2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 V00T0000
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q3
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q0
arc: S1_V02S0601 Q6
arc: S3_V06S0003 F0
arc: S3_V06S0303 F6
arc: V01S0000 F1
word: SLICEA.K1.INIT 0000000001110000
word: SLICED.K1.INIT 0000000000010000
word: SLICEB.K0.INIT 0000000000010000
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K0.INIT 1111111110001111
word: SLICEA.K0.INIT 1111101110111011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R33C92:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0203 H01E0001
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H06E0003
arc: S3_V06S0303 H06W0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0501
arc: A1 H00L0100
arc: A2 F7
arc: A3 V00T0000
arc: A4 H02W0501
arc: A5 N1_V01S0100
arc: A7 H02W0501
arc: B1 H02W0301
arc: B2 V02S0101
arc: B3 V02N0101
arc: B4 H00L0000
arc: B5 V02N0501
arc: B7 V02S0501
arc: C0 E1_H02W0401
arc: C1 E1_H02W0601
arc: C2 F4
arc: C3 V02N0601
arc: C4 V02S0201
arc: C5 V02N0001
arc: C7 V02S0001
arc: CE0 H00R0100
arc: CE1 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02E0001
arc: D2 S1_V02N0201
arc: D3 E1_H02W0001
arc: D4 V02S0401
arc: D5 E1_H02W0201
arc: D7 V02S0401
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0000 F3
arc: H01W0100 F0
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F5
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: S3_V06S0103 F2
arc: V00T0000 Q0
arc: V01S0000 F2
arc: V01S0100 Q2
arc: W1_H02W0101 F1
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0000111110101010
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 0000000000000010
word: SLICEB.K1.INIT 0000000000000010
word: SLICEC.K0.INIT 0000000000000100
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1111110111110101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R33C93:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 E1_H02W0101
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 V02N0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0701
arc: A2 F5
arc: A4 E1_H01W0000
arc: A5 N1_V01S0100
arc: A7 Q7
arc: B0 H02W0101
arc: B2 E1_H02W0301
arc: B4 W1_H02E0301
arc: B5 V00B0100
arc: B7 E1_H02W0301
arc: C0 H00L0100
arc: C2 H00R0100
arc: C4 Q4
arc: C5 E1_H02W0401
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 V02N0201
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D2 V01S0100
arc: D4 V02N0601
arc: D5 E1_H01W0100
arc: D7 V02S0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q7
arc: E1_H02E0401 F4
arc: E1_H02E0501 Q7
arc: E1_H02E0701 Q7
arc: E3_H06E0103 F2
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q7
arc: M4 V00B0000
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 F0
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q7
arc: N3_V06N0003 F0
arc: S1_V02S0001 Q0
arc: S1_V02S0201 F2
arc: V00B0100 Q7
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: W1_H02W0501 Q7
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1100111110101010
word: SLICED.K1.INIT 0000000000010000
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1111110111110101
word: SLICEC.K0.INIT 0000011101110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R33C94:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02E0301
arc: H00R0000 V02N0401
arc: H00R0100 H02W0501
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 E3_H06W0003
arc: S3_V06S0003 H06W0003
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02N0401
arc: V00T0100 H02E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 W1_H02E0501
arc: A6 S1_V02N0301
arc: A7 E1_H02W0701
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 W1_H02E0301
arc: B6 E1_H02W0301
arc: B7 E1_H02W0301
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C4 V00T0100
arc: C5 E1_H02W0601
arc: C6 H02E0401
arc: C7 S1_V02N0001
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 H00L0000
arc: CLK1 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 H00R0100
arc: D6 H02W0001
arc: D7 E1_H01W0100
arc: E1_H01E0001 F0
arc: E1_H02E0001 Q2
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q5
arc: LSR0 V00B0100
arc: LSR1 E1_H02W0501
arc: M2 V00B0000
arc: M5 H00L0100
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: S1_V02S0401 Q6
arc: S1_V02S0701 Q5
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V01S0100 Q7
arc: W1_H02W0701 Q5
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1111111110001111
word: SLICED.K1.INIT 1110101011111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R33C95:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 V02N0401
arc: H00R0100 V02S0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0301 H06W0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: A0 H02E0701
arc: A1 V02S0701
arc: A2 V00B0000
arc: A3 W1_H02E0501
arc: A4 V02S0101
arc: A6 N1_V01S0100
arc: A7 N1_V01S0100
arc: B1 E1_H02W0101
arc: B2 H02W0301
arc: B3 H00L0000
arc: B4 S1_V02N0501
arc: B7 F3
arc: C0 N1_V02S0401
arc: C1 V02N0601
arc: C2 S1_V02N0601
arc: C3 V02S0401
arc: C4 H01E0001
arc: C6 S1_V02N0201
arc: C7 S1_V02N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H02W0001
arc: D2 V02N0001
arc: D3 H02E0001
arc: D4 H00R0100
arc: D6 H01W0000
arc: D7 V00B0000
arc: E1_H01E0001 F6
arc: E1_H02E0401 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q0
arc: H01W0000 F3
arc: H01W0100 F1
arc: LSR1 E1_H02W0501
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0303 F6
arc: W1_H02W0001 F2
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111101011110000
word: SLICEC.K0.INIT 1110001000000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K0.INIT 1010000011111111
word: SLICED.K1.INIT 1111111110110011
word: SLICEB.K0.INIT 0000000000000010
word: SLICEA.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R33C96:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H02E0301
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02N0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V01S0000
arc: A0 W1_H02E0501
arc: A4 S1_V02N0301
arc: A7 H02W0701
arc: B0 H02E0301
arc: B4 E1_H02W0301
arc: B6 S1_V02N0501
arc: B7 V00B0000
arc: C4 E1_H01E0101
arc: C6 H02W0401
arc: C7 V02N0001
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D4 H02E0001
arc: D6 H02E0001
arc: D7 H02W0001
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 1111111110001000
word: SLICED.K0.INIT 1111110011110000
word: SLICEC.K0.INIT 0011000000100010
word: SLICEC.K1.INIT 1111111111111111
word: SLICED.K1.INIT 0000000000000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R33C97:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02E0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0001 W1_H02E0001
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 H02E0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: A0 V02S0701
arc: A1 H00L0100
arc: B0 E1_H02W0301
arc: B1 V02S0301
arc: B2 V02N0301
arc: C0 W1_H02E0601
arc: C1 V02N0601
arc: C2 H00L0000
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 V02N0001
arc: D2 V00T0100
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: S1_V02S0101 F1
word: SLICEA.K0.INIT 1100111110101010
word: SLICEB.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 0001001101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R33C98:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02W0201
arc: H00L0100 V02S0301
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 H01E0001
arc: S1_V02S0301 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 S1_V02N0201
arc: W1_H02W0001 V06N0003
arc: W1_H02W0301 V02N0301
arc: W3_H06W0303 E1_H01W0100
arc: A0 W1_H02E0701
arc: A2 F5
arc: A3 H02W0501
arc: A4 N1_V02S0101
arc: A5 V02N0101
arc: A7 N1_V02S0301
arc: B0 H02E0301
arc: B2 V02N0101
arc: B3 H02W0101
arc: B4 V02N0501
arc: B5 V02N0701
arc: B7 V00B0100
arc: C0 W1_H02E0601
arc: C2 H00R0100
arc: C3 F4
arc: C4 E1_H02W0601
arc: C5 N1_V02S0201
arc: C7 H02E0601
arc: CE1 H00L0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 V02S0001
arc: D3 V02N0201
arc: D4 W1_H02E0001
arc: D5 V02N0401
arc: D7 V02N0401
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F2
arc: LSR0 V00B0000
arc: M0 H02W0601
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V02N0701 Q7
arc: S1_V02S0001 Q2
arc: S1_V02S0201 F0
arc: S3_V06S0003 F3
arc: V00B0100 Q7
arc: V01S0000 F3
arc: V01S0100 F2
arc: W1_H02W0101 Q3
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0000000010111000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000010
word: SLICEB.K1.INIT 1111110111110101
word: SLICEC.K1.INIT 0000000000010000
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1110111110101111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R33C99:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00R0000 H02E0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 W1_H02E0101
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 V02S0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0701
arc: A2 F7
arc: A3 F7
arc: A5 N1_V01S0100
arc: A7 V02S0301
arc: B0 H02W0101
arc: B3 Q3
arc: B5 N1_V02S0501
arc: B7 H02W0101
arc: C0 E1_H01W0000
arc: C2 H00L0100
arc: C3 N1_V01N0001
arc: C5 E1_H02W0601
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D5 V02N0601
arc: D7 W1_H02E0201
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q3
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q1
arc: H01W0100 F2
arc: M1 H00L0000
arc: M2 V00T0100
arc: M3 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q1
arc: N1_V02N0001 F0
arc: N3_V06N0003 F0
arc: S3_V06S0003 Q3
arc: V01S0100 Q1
arc: W1_H02W0101 Q1
arc: W1_H02W0501 F5
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111010111001100
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111010101010101
word: SLICEB.K1.INIT 1111110111110101
word: SLICEC.K1.INIT 0001001101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R35C100:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0201
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0601
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: A4 H02E0501
arc: A6 N1_V02S0101
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 E1_H02W0301
arc: B6 V02S0501
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V00B0100
arc: C5 V00T0000
arc: C6 H02E0601
arc: CE0 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 H02W0201
arc: D6 H02E0201
arc: E1_H01E0101 Q4
arc: E1_H02E0201 F0
arc: E1_H02E0501 Q7
arc: E1_H02E0701 Q5
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0000
arc: M1 H00L0100
arc: M4 H02E0401
arc: M5 H00R0000
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: N1_V02N0501 Q5
arc: N1_V02N0601 F6
arc: N3_V06N0303 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000100000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R35C101:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0001
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06W0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: A0 F7
arc: A2 F5
arc: A3 H02E0501
arc: A4 H02E0701
arc: A5 Q5
arc: A7 V02N0301
arc: B0 N1_V02S0301
arc: B2 E1_H02W0101
arc: B3 H02E0301
arc: B4 E1_H02W0101
arc: B5 H01E0101
arc: B7 E1_H02W0301
arc: C0 H00L0100
arc: C1 N1_V02S0601
arc: C2 F4
arc: C3 V02N0401
arc: C4 E1_H02W0401
arc: C5 E1_H02W0601
arc: C7 N1_V02S0001
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V00T0100
arc: D2 V02N0001
arc: D3 E1_H02W0201
arc: D4 V02N0401
arc: D5 V02N0401
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F1
arc: N1_V02N0301 F1
arc: S3_V06S0003 F0
arc: S3_V06S0103 Q2
arc: V01S0000 F2
arc: W1_H02W0701 Q5
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICEA.K1.INIT 0000000011110000
word: SLICED.K1.INIT 0000000000010000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1110111110101111
word: SLICEC.K0.INIT 0000000000000010
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1111110111110101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R35C102:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 W1_H02E0101
arc: H00R0100 H02E0701
arc: H01W0000 W3_H06E0103
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0201
arc: V00B0100 V02N0301
arc: V00T0000 V02N0601
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02E0501
arc: A6 V02N0101
arc: A7 H00L0000
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 V00B0100
arc: B6 E1_H02W0301
arc: B7 H02E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V02S0201
arc: C5 W1_H02E0601
arc: C6 V02S0001
arc: C7 H02E0601
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 S1_V02N0601
arc: D6 N1_V02S0601
arc: D7 W1_H02E0201
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: LSR1 V00T0000
arc: M4 V00B0000
arc: M6 N1_V01N0101
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: N3_V06N0303 Q6
arc: S1_V02S0501 F7
arc: V01S0000 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000111000000100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1011000010000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R35C103:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 W1_H02E0001
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02N0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 V01N0001
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 E1_H02W0501
arc: A6 H02W0701
arc: A7 S1_V02N0101
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 E1_H02W0301
arc: B6 H02E0301
arc: B7 H02E0101
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 H02E0401
arc: C5 S1_V02N0201
arc: C6 V02N0001
arc: C7 H02W0401
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 E1_H02W0001
arc: D6 V00B0000
arc: D7 E1_H02W0201
arc: E1_H02E0501 Q5
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: M5 H00R0000
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: N1_V02N0401 Q6
arc: S1_V02S0201 F0
arc: S3_V06S0203 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000101100001000
word: SLICED.K0.INIT 1111011010010000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R35C104:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 S3_V06N0303
arc: H00L0100 V02N0101
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06E0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 H06E0303
arc: V00T0100 H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 S3_V06N0303
arc: A0 V02N0701
arc: A2 N1_V02S0701
arc: A6 V02N0301
arc: B0 W1_H02E0301
arc: B2 W1_H02E0301
arc: B6 H02E0101
arc: C0 H02W0601
arc: C2 V02N0401
arc: C6 H02W0601
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D2 V02N0001
arc: D6 W1_H02E0001
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: M1 H00R0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
word: SLICEB.K0.INIT 1111011010010000
word: SLICED.K0.INIT 1010110011001010
word: SLICEA.K0.INIT 1011111010000010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C105:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0201
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V06N0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0301
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0701
arc: A1 N1_V02S0701
arc: A3 V00B0000
arc: A5 Q5
arc: B0 H02E0101
arc: B1 H02E0101
arc: B3 Q3
arc: B5 V02S0501
arc: C0 N1_V02S0601
arc: C1 V02S0401
arc: C3 W1_H02E0601
arc: C5 N1_V02S0201
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 V00B0100
arc: D3 E1_H02W0201
arc: D5 V02N0401
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: M0 H02E0601
arc: M3 H00L0000
arc: M4 V00T0000
arc: M5 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q4
arc: S1_V02S0501 F5
arc: V00T0000 F0
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1011001010000010
word: SLICEA.K1.INIT 1111110101100100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C106:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H01E0001
arc: V00B0000 N1_V02S0201
arc: V00B0100 S1_V02N0101
arc: V00T0100 H02E0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0701 S3_V06N0203
arc: A0 V01N0101
arc: A1 V02N0501
arc: A2 V00T0000
arc: A5 Q5
arc: B0 V02S0101
arc: B1 V02N0301
arc: B2 V02N0101
arc: B5 H00R0000
arc: C0 V02N0601
arc: C1 N1_V02S0601
arc: C2 S1_V02N0601
arc: C5 V02S0001
arc: CE0 E1_H02W0101
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 V00B0100
arc: D2 H02E0201
arc: D5 H02E0201
arc: E1_H02E0401 Q6
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: M2 V00B0000
arc: M5 H00L0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0601 Q6
arc: S1_V02S0501 F5
arc: V00T0000 Q2
arc: V01S0000 F0
arc: W1_H02W0201 Q0
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICEB.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1111111011111111
word: SLICEA.K1.INIT 1111111111101111
word: SLICEC.K1.INIT 0000011101110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C107:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0001
arc: H00L0100 W1_H02E0301
arc: H00R0100 S1_V02N0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 V06N0103
arc: W1_H02W0701 W3_H06E0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: B0 H02W0301
arc: B1 S1_V02N0101
arc: C0 H00L0000
arc: C1 H00L0000
arc: CE0 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q0
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q5
arc: W1_H02W0101 Q1
word: SLICEA.K1.INIT 1100101010101100
word: SLICEA.K0.INIT 1100110010101100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C108:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 E3_H06W0003
arc: E3_H06E0103 W3_H06E0103
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 E1_H02W0001
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02W0401
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 N3_V06S0203
arc: A1 S1_V02N0701
arc: B0 H02E0101
arc: C0 H02W0601
arc: C1 H02W0601
arc: D0 H00R0000
arc: D1 H00R0000
arc: F0 F5A_SLICE
arc: M0 V00B0000
arc: W1_H02W0201 F0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R35C109:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: H00L0100 H02E0301
arc: H00R0000 N1_V02S0601
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0101 E1_H02W0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02N0201
arc: V00T0000 N1_V02S0401
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V06S0303
arc: A1 N1_V02S0501
arc: A2 V00T0000
arc: B0 H01W0100
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 S1_V02N0001
arc: D2 E1_H02W0001
arc: E1_H01E0101 Q1
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q4
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q0
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: W1_H02W0201 Q2
word: SLICEA.K1.INIT 1111101000001010
word: SLICEA.K0.INIT 1100111111000000
word: SLICEB.K0.INIT 1111101000001010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R35C110:PLC2
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02S0401
arc: N1_V02N0301 H01E0101
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 H06E0303
arc: A1 N1_V02S0501
arc: A2 N1_V02S0701
arc: B1 H02E0101
arc: C1 V02N0401
arc: C2 H02W0601
arc: CE0 W1_H02E0101
arc: CE1 H00L0100
arc: CLK0 G_HPBX0600
arc: D1 V02N0201
arc: D2 V02N0001
arc: E1_H01E0101 Q5
arc: E3_H06E0103 Q2
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q2
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0001 Q2
arc: N3_V06N0103 Q2
arc: V01S0000 Q5
arc: V01S0100 F1
arc: W1_H02W0001 Q2
arc: W3_H06W0103 Q1
word: SLICEB.K0.INIT 1111101000001010
word: SLICEA.K1.INIT 1111111111101111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R35C111:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 H06W0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0203 N3_V06S0203
arc: CLK0 G_HPBX0600
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M3 H00R0000
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: V01S0000 Q5
arc: V01S0100 Q0
arc: W1_H02W0101 Q3
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C112:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0501
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0401
arc: W1_H02W0701 V06N0203
arc: A0 V02S0701
arc: A3 H00L0100
arc: A4 V00T0000
arc: A5 V00T0000
arc: A7 Q7
arc: B2 V02S0301
arc: B3 H01W0100
arc: B4 V02N0501
arc: B5 V02N0701
arc: B7 H02W0101
arc: C0 E1_H02W0601
arc: C1 H00L0000
arc: C2 E1_H02W0601
arc: C3 V02S0401
arc: C4 E1_H02W0401
arc: C5 E1_H02W0401
arc: C7 H02W0401
arc: CE0 H02E0101
arc: CE1 V02S0201
arc: CE2 H00R0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 F0
arc: D3 H02W0001
arc: D4 H02W0201
arc: D5 H02W0201
arc: D7 V00B0000
arc: E1_H01E0001 Q5
arc: E1_H02E0401 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0100 Q5
arc: M0 H02E0601
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 H02E0401
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: N1_V02N0101 Q3
arc: S1_V02S0001 F2
arc: S1_V02S0401 F6
arc: V00T0100 F3
arc: V01S0000 Q2
arc: V01S0100 Q1
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000011110101
word: SLICEA.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 0011111100000000
word: SLICEC.K0.INIT 1100101011000000
word: SLICEC.K1.INIT 1100101011001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R35C113:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0701 V02S0701
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 H06E0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 E1_H01W0000
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 E3_H06W0303
arc: A0 H01E0001
arc: A3 H02W0501
arc: A5 H02E0501
arc: B0 V02N0101
arc: B2 N1_V02S0301
arc: B3 Q3
arc: B5 V02N0701
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 V02S0401
arc: C3 H02E0401
arc: C4 V02S0201
arc: C5 E1_H01E0101
arc: CE1 H00R0100
arc: CE2 W1_H02E0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 W1_H02E0001
arc: D3 H02W0201
arc: D4 H01W0000
arc: D5 H02W0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: E1_H02E0401 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q5
arc: M0 V00T0100
arc: M2 V00B0000
arc: M3 H00R0000
arc: M5 H00L0100
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
arc: N1_V02N0501 Q5
arc: S3_V06S0103 Q2
arc: S3_V06S0303 F5
arc: V00T0100 F3
arc: V01S0000 Q2
arc: W1_H02W0101 Q3
word: SLICEB.K0.INIT 0000110011001100
word: SLICEC.K1.INIT 0010101010101010
word: SLICEB.K1.INIT 0001000100000101
word: SLICEA.K0.INIT 1011101111110000
word: SLICEA.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R35C114:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 N3_V06S0303
arc: H00L0000 H02E0201
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 H01E0001
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 W1_H02E0501
arc: V00B0000 H02E0401
arc: V00B0100 V02S0101
arc: V00T0000 E1_H02W0001
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 H02W0501
arc: A1 V02N0501
arc: A2 E1_H02W0501
arc: A4 V02N0101
arc: A6 H02E0701
arc: B0 E1_H02W0101
arc: B2 H01W0100
arc: B4 V01S0000
arc: B6 H02E0101
arc: C0 E1_H02W0601
arc: C1 S1_V02N0601
arc: C2 V02N0601
arc: C4 V02N0001
arc: C6 Q6
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H02W0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 E1_H02W0201
arc: D2 V00T0100
arc: D4 V02N0401
arc: D6 V02N0601
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q0
arc: E1_H02E0401 Q6
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q7
arc: M0 V00T0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 E1_H02W0001
arc: M6 V00T0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q4
arc: N1_V02N0101 F1
arc: N1_V02N0301 Q1
arc: N1_V02N0701 Q7
arc: S1_V02S0001 F0
arc: S1_V02S0601 F6
arc: S1_V02S0701 Q5
arc: V00T0100 Q1
arc: W1_H02W0001 F2
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0101000001010101
word: SLICEC.K0.INIT 0001010110111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R35C115:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V02N0201
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02S0101
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 H06E0103
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0301
arc: V00T0000 V02N0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0501 H01E0101
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H02E0501
arc: A3 H02E0501
arc: A6 F5
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 V02S0301
arc: B4 E1_H02W0301
arc: B5 H01E0101
arc: B6 H02E0301
arc: C0 H02E0601
arc: C1 H02E0601
arc: C3 H02E0401
arc: C5 E1_H02W0601
arc: C6 V02N0201
arc: CE1 N1_V02S0201
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 E1_H02W0201
arc: D5 F2
arc: D6 H00R0100
arc: E1_H01E0001 F0
arc: E1_H02E0601 F6
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F4
arc: H01W0100 Q3
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M2 V00B0000
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
word: SLICEA.K0.INIT 1111100000001000
word: SLICEA.K1.INIT 1111101100001011
word: SLICEC.K0.INIT 1111111111001100
word: SLICEB.K0.INIT 1110111001000100
word: SLICEB.K1.INIT 1111101001010000
word: SLICEC.K1.INIT 1100111111000000
word: SLICED.K0.INIT 0000110000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C116:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 N3_V06S0103
arc: H00L0000 H02W0001
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 W3_H06E0303
arc: V00T0000 N1_V02S0401
arc: V00T0100 S1_V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: A1 V02S0701
arc: A2 S1_V02N0701
arc: A5 V02N0301
arc: A6 W1_H02E0701
arc: A7 H02W0501
arc: B1 N1_V02S0301
arc: B2 H01W0100
arc: B3 Q3
arc: B5 V02N0501
arc: B6 W1_H02E0101
arc: B7 W1_H02E0101
arc: C1 H00L0100
arc: C2 V02S0601
arc: C4 H02W0601
arc: C5 H02W0401
arc: C6 W1_H02E0601
arc: C7 V01N0101
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D1 V02N0201
arc: D2 H02E0201
arc: D3 V00T0100
arc: D4 V01N0001
arc: D5 H02E0001
arc: D6 F2
arc: D7 H00L0100
arc: E1_H02E0501 Q5
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F4
arc: H01W0100 Q3
arc: M0 V00T0000
arc: M1 H02W0001
arc: M2 H02E0601
arc: M3 E1_H02W0201
arc: M4 E1_H02W0401
arc: M5 H00R0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V02N0701 Q7
arc: V01S0000 F0
arc: W1_H02W0101 Q3
arc: W1_H02W0701 Q5
word: SLICEC.K0.INIT 0000111111111111
word: SLICEC.K1.INIT 0000000001110000
word: SLICEB.K0.INIT 0010011101110111
word: SLICEB.K1.INIT 0011001100000000
word: SLICED.K0.INIT 0000100000001011
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0000000101000101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R35C117:PLC2
arc: H00R0000 V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0100 V02N0301
arc: V00T0000 S1_V02N0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02N0601
arc: A2 V02N0501
arc: A3 V02N0501
arc: A7 H00R0000
arc: B0 V02N0101
arc: B2 H00R0100
arc: B7 V02N0701
arc: C2 H02W0601
arc: C3 H00R0100
arc: C7 H02E0601
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D2 H02E0201
arc: D3 H02E0001
arc: D7 H02W0001
arc: E1_H01E0001 F2
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q3
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: M2 V00T0000
arc: M3 E1_H02W0201
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0203 F7
arc: W3_H06W0003 Q3
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 0100010101000000
word: SLICEB.K1.INIT 0101000001010101
word: SLICEA.K0.INIT 1100110000000000
word: SLICED.K1.INIT 0000011100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R35C118:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 E1_H02W0001
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06E0203
arc: N3_V06N0303 W3_H06E0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H02W0601
arc: B0 H01W0100
arc: B1 Q1
arc: C0 H00L0000
arc: C1 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: E1_H01E0001 Q1
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: MUXCLK0 CLK0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000011000000
word: SLICEA.K1.INIT 0000000000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C119:PLC2
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 S1_V02N0101
arc: V00T0000 W1_H02E0201
arc: W1_H02W0201 V02N0201
arc: A0 H01E0001
arc: A2 V00T0000
arc: B0 E1_H02W0301
arc: B2 E1_H02W0101
arc: C0 H00L0000
arc: C2 E1_H02W0601
arc: C5 V00T0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 H02E0001
arc: D5 E1_H02W0201
arc: E1_H02E0201 Q0
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F2
arc: H01W0000 F5
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0001 Q0
arc: N3_V06N0003 Q0
arc: S1_V02S0501 F5
arc: V01S0000 Q6
arc: W1_H02W0001 Q0
arc: W1_H02W0701 F5
arc: W3_H06W0303 F5
word: SLICEB.K0.INIT 0000000011010000
word: SLICEA.K0.INIT 1100111110001111
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R35C120:PLC2
arc: H00L0000 N1_V02S0201
arc: H00R0100 H02W0701
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 H06E0003
arc: S3_V06S0303 H06E0303
arc: V00B0100 H02E0701
arc: V00T0000 H02E0201
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0303 N3_V06S0303
arc: C0 H00L0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0201 Q0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R35C121:PLC2
arc: H00L0000 H02W0201
arc: N1_V02N0301 H06E0003
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 N1_V02S0101
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 W3_H06E0203
arc: A0 H00R0000
arc: A2 H00L0100
arc: A4 N1_V02S0301
arc: B0 N1_V02S0301
arc: B1 N1_V02S0301
arc: B2 E1_H02W0301
arc: B4 H00R0000
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C2 V02N0601
arc: C3 V02N0401
arc: C4 V00T0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00T0100
arc: D3 V01S0100
arc: D4 V02N0601
arc: E1_H02E0001 F0
arc: E1_H02E0601 Q4
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q4
arc: H01W0000 Q3
arc: H01W0100 F2
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 H02W0601
arc: M3 H01W0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q1
arc: N3_V06N0003 Q3
arc: V01S0000 Q1
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000000000011
word: SLICEB.K0.INIT 1110111110101111
word: SLICEB.K1.INIT 1111111100001111
word: SLICEC.K0.INIT 1010110000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C122:PLC2
arc: E1_H02E0501 N1_V02S0501
arc: H00R0100 H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: V00T0000 H02W0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0201 V06S0103
arc: W1_H02W0601 E1_H01W0000
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B2 E1_H01W0100
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00B0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C123:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H02W0201
arc: N3_V06N0003 S3_V06N0003
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H01W0000
arc: A0 H00L0000
arc: A2 V00T0000
arc: A7 E1_H01W0000
arc: B1 Q1
arc: B7 V00T0000
arc: C7 W1_H02E0601
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D6 V00B0000
arc: D7 H00R0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F7
arc: H01W0100 Q6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0701 F7
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: V01S0000 F7
arc: V01S0100 Q2
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K0.INIT 0000000011111111
word: SLICED.K1.INIT 1111001000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R35C124:PLC2
arc: H00R0000 N1_V02S0601
arc: S1_V02S0401 H06E0203
arc: V00B0100 H02E0701
arc: V00T0000 H02E0201
arc: A0 H00R0000
arc: A1 F7
arc: A2 F7
arc: A4 N1_V02S0101
arc: A5 V00B0000
arc: A6 N1_V02S0101
arc: A7 N1_V01N0101
arc: B1 V01N0001
arc: B2 V01N0001
arc: B4 V00B0100
arc: B6 V01S0000
arc: B7 V01S0000
arc: C0 V02N0601
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 V02N0601
arc: C4 N1_V02S0201
arc: C5 V00T0000
arc: C6 H02E0601
arc: C7 V00T0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 S1_V02N0201
arc: D4 V02N0401
arc: D5 N1_V02S0601
arc: D6 V02N0401
arc: D7 N1_V02S0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F4
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q2
arc: V00B0000 F6
arc: V01S0000 Q0
arc: V01S0100 Q3
arc: W1_H02W0201 Q0
word: SLICED.K0.INIT 0001000100000011
word: SLICEC.K0.INIT 0000010100010001
word: SLICED.K1.INIT 0000001010101010
word: SLICEC.K1.INIT 1010101000001010
word: SLICEA.K1.INIT 1111111110110111
word: SLICEB.K0.INIT 0010000000000100
word: SLICEB.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 1010000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C12:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R35C18:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R35C24:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R35C30:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R35C36:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R35C3:PLC2
arc: N3_V06N0203 H06W0203
arc: S3_V06S0203 N3_V06S0203

.tile R35C42:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R35C48:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R35C54:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R35C60:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R35C66:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R35C6:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R35C71:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile R35C72:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: W3_H06W0203 E3_H06W0103

.tile R35C73:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 E3_H06W0103

.tile R35C74:PLC2
arc: E1_H02E0001 V02N0001
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 Q3
arc: E1_H02E0601 Q6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M3 E1_H02W0201
arc: M6 E1_H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: V01S0000 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C75:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 V02N0401
arc: H00R0000 H02E0601
arc: N1_V01N0101 S3_V06N0203
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0303
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 Q7
arc: E1_H02E0301 Q3
arc: M3 H00R0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C76:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 H01E0001
arc: H00L0000 V02S0001
arc: H00R0100 H02W0701
arc: N1_V02N0001 S3_V06N0003
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0701 E3_H06W0203
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: A2 V00B0000
arc: B0 H01W0100
arc: B1 Q1
arc: B2 V02S0301
arc: B3 H00R0000
arc: C0 H00L0000
arc: C1 N1_V01N0001
arc: C3 H00L0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02N0201
arc: E1_H01E0101 F2
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q6
arc: H01W0100 Q7
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 V00T0000
arc: M3 H00R0100
arc: M4 H02E0401
arc: M5 W1_H02E0001
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q5
arc: S1_V02S0601 Q4
arc: V00B0000 Q6
arc: V01S0100 Q5
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1010101011001100
word: SLICEB.K1.INIT 1100110011110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C77:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V02S0201
arc: E3_H06E0103 H01E0101
arc: H00L0000 V02N0001
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 N3_V06S0003
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 N1_V02S0201
arc: V00T0100 V02N0501
arc: B0 H01W0100
arc: B1 Q1
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: C0 E1_H02W0601
arc: C1 N1_V01N0001
arc: C2 E1_H02W0601
arc: C3 H00L0100
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 H02E0001
arc: D2 V02N0201
arc: D3 H02E0001
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F2
arc: E1_H02E0601 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q5
arc: M0 H02W0601
arc: M1 V01S0100
arc: M2 H02W0601
arc: M3 H02E0201
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V02N0401 Q6
arc: N3_V06N0203 Q7
arc: S1_V02S0001 F0
arc: V01S0100 Q6
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1100111111000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C78:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0701 V06N0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 N1_V02S0201
arc: H00R0100 V02S0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 E1_H01W0000
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 H02W0201
arc: S1_V02S0501 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00B0100 V02S0301
arc: V00T0100 V02S0501
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: A0 H01E0001
arc: A1 H00R0000
arc: A2 H00L0100
arc: B3 H01W0100
arc: C0 H02W0601
arc: C1 H02E0601
arc: C2 H02W0601
arc: C3 H00L0100
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 V00B0100
arc: D2 V00T0100
arc: D3 V00B0100
arc: E1_H01E0001 Q7
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q6
arc: H01W0000 Q4
arc: H01W0100 Q5
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 E1_H02W0401
arc: M5 H00L0000
arc: M6 H02W0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V02N0301 Q1
arc: N1_V02N0401 Q4
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111000010101010
word: SLICEB.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1010111110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C79:PLC2
arc: E1_H02E0201 V02N0201
arc: H00L0000 S1_V02N0001
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 V01N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 E1_H02W0501
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0601
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 E3_H06W0103
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 E1_H01W0000
arc: A5 E1_H01W0000
arc: B0 H01W0100
arc: B1 Q1
arc: B3 N1_V02S0101
arc: B5 V01S0000
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 V00T0000
arc: CE0 E1_H02W0101
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 V01S0100
arc: D2 H02E0201
arc: D4 V02N0401
arc: D5 V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0401 F4
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q6
arc: H01W0000 Q6
arc: H01W0100 Q1
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 E1_H02W0001
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V01S0000 Q5
arc: V01S0100 Q7
word: SLICEB.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 1010110010101100
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1100111111000000
word: SLICEC.K0.INIT 1010111110100000
word: SLICEC.K1.INIT 1010101011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C80:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 H01E0101
arc: H00L0000 V02N0001
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 E3_H06W0003
arc: V00B0000 V02N0001
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 V01N0001
arc: W1_H02W0401 V01N0001
arc: A0 H02W0501
arc: B0 V02N0301
arc: C0 H02E0401
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: E1_H01E0001 Q5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q5
arc: M2 V00B0000
arc: M5 H00L0000
arc: M6 V00T0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: S1_V02S0401 Q6
arc: V01S0000 Q7
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1111011111000100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R35C81:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 E1_H02W0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 E1_H01W0100
arc: A0 H00R0000
arc: A1 S1_V02N0501
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: C0 H02E0401
arc: C1 E1_H01W0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 W1_H02E0201
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1111001110101010
word: SLICEA.K1.INIT 1010110010100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R35C82:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V01N0101
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02W0001
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: A0 F7
arc: A1 F7
arc: A2 F7
arc: A3 V02N0701
arc: A4 V00T0000
arc: A5 E1_H01W0000
arc: A6 H02E0501
arc: A7 H02E0501
arc: B0 H02W0101
arc: B1 E1_H01W0100
arc: B2 H00R0000
arc: B4 H02W0301
arc: B5 H02W0101
arc: B6 V00B0000
arc: B7 V00T0000
arc: C0 F4
arc: C1 F4
arc: C2 E1_H01W0000
arc: C4 V02N0001
arc: C5 E1_H01E0101
arc: C6 V02N0001
arc: C7 V02N0001
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 V00B0100
arc: D2 W1_H02E0001
arc: D3 S1_V02N0201
arc: D4 E1_H02W0201
arc: D5 E1_H01W0100
arc: D6 V02N0401
arc: D7 S1_V02N0601
arc: E1_H01E0101 F3
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F7
arc: H01W0100 F4
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q6
arc: N3_V06N0103 Q1
arc: S1_V02S0401 F4
arc: V00B0000 Q6
arc: V01S0000 F4
arc: V01S0100 Q2
word: SLICED.K0.INIT 0000111100000100
word: SLICED.K1.INIT 0000000100000000
word: SLICEC.K0.INIT 0000000100000101
word: SLICEA.K0.INIT 1101100010001000
word: SLICEA.K1.INIT 1101100010001000
word: SLICEB.K0.INIT 1110010010100000
word: SLICEB.K1.INIT 0000000001010101
word: SLICEC.K1.INIT 0000000000010000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R35C83:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0203 V01N0001
arc: H00L0100 H02E0301
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 V01N0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0501
arc: V00T0100 V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 V06N0003
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 S3_V06N0203
arc: A1 H02E0701
arc: A3 S1_V02N0701
arc: A5 Q5
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B3 S1_V02N0301
arc: B5 V02N0501
arc: B6 S1_V02N0701
arc: B7 H02W0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: C3 H02W0401
arc: C5 E1_H02W0601
arc: C6 S1_V02N0201
arc: C7 W1_H02E0601
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D3 S1_V02N0001
arc: D5 H00R0100
arc: D7 H02E0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0501 Q5
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H00R0100 F7
arc: H01W0000 Q7
arc: H01W0100 Q3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 H02W0601
arc: M1 H02W0001
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 Q5
arc: N1_V02N0201 F2
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: S3_V06S0303 Q5
arc: V01S0000 Q7
arc: W1_H02W0101 Q1
arc: W1_H02W0401 Q6
word: SLICED.K1.INIT 0000000000000011
word: SLICEA.K0.INIT 0011111111111111
word: SLICEA.K1.INIT 0001010101010101
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000001000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000010000000000
word: SLICED.K0.INIT 0000001100000011
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1

.tile R35C84:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 H01E0001
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0701 H02W0701
arc: S3_V06S0303 E3_H06W0303
arc: V00T0100 H02E0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 H01E0001
arc: W3_H06W0003 S3_V06N0003
arc: A2 F7
arc: A3 V02N0701
arc: B0 F3
arc: B3 V02N0101
arc: C0 V02N0601
arc: C3 V02N0401
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D2 F0
arc: D3 V00T0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: V01S0100 F0
arc: W1_H02W0201 Q2
word: SLICEB.K1.INIT 0010000000000000
word: SLICEA.K0.INIT 0000000011000000
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 1111111110101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C85:PLC2
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W1_H02E0501
arc: H00R0100 H02E0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E3_H06W0203
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02N0001
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103
arc: A0 F7
arc: A1 H00L0000
arc: A2 S1_V02N0501
arc: A3 V01N0101
arc: A6 F5
arc: B1 N1_V02S0101
arc: B3 H02E0101
arc: B6 H01E0101
arc: B7 H01E0101
arc: C1 V02N0601
arc: C2 H02E0601
arc: C3 V02N0401
arc: C5 H01E0001
arc: C6 W1_H02E0401
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 H02E0201
arc: D3 F2
arc: D5 H00R0100
arc: D6 E1_H02W0001
arc: D7 H02E0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q1
arc: LSR0 V00B0000
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: S1_V02S0001 Q2
arc: S1_V02S0501 F5
arc: V00T0000 Q0
arc: V01S0100 Q1
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111111101010101
word: SLICEB.K1.INIT 0011000000100000
word: SLICED.K0.INIT 0001000100010011
word: SLICED.K1.INIT 0000000000110011
word: SLICEA.K1.INIT 1111111111111110
word: SLICEB.K0.INIT 0000000010100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R35C86:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0501 V06N0303
arc: E3_H06E0003 W3_H06E0003
arc: H00R0000 H02W0401
arc: H00R0100 H02E0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 H06W0303
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: V00T0000 W1_H02E0201
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: W3_H06W0003 V06S0003
arc: A0 F7
arc: A2 N1_V02S0501
arc: A7 N1_V02S0301
arc: B0 H02E0101
arc: B7 V00T0000
arc: C1 H02W0401
arc: C2 H02W0601
arc: C3 V02N0601
arc: C7 V02S0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00B0100
arc: D3 W1_H02E0001
arc: D7 H00R0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0301 F1
arc: W1_H02W0101 F1
word: SLICEB.K1.INIT 0000000011110000
word: SLICED.K1.INIT 1011000000000000
word: SLICEA.K0.INIT 1110111000000000
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0000010100000101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C87:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 N1_V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 H02E0201
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: A0 V01N0101
arc: B0 V02N0301
arc: C0 V02N0401
arc: C1 V02N0401
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: E1_H01E0101 F0
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: S3_V06S0303 Q6
arc: W3_H06W0303 Q6
word: SLICEA.K1.INIT 0000111100001111
word: SLICEA.K0.INIT 0000110100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R35C88:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 V06S0303
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02W0501
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: V00B0000 H02W0401
arc: V00B0100 V02N0101
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A1 H02W0501
arc: A4 V00T0000
arc: A5 S1_V02N0101
arc: B0 N1_V02S0301
arc: B4 H02W0101
arc: B5 V02N0701
arc: C0 N1_V02S0601
arc: C4 H02W0601
arc: C5 V01N0101
arc: C6 S1_V02N0001
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D4 V01N0001
arc: D5 E1_H02W0201
arc: D6 V00B0000
arc: E1_H01E0001 F0
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 F6
arc: H01W0100 F4
arc: LSR1 V00B0100
arc: M0 E1_H02W0601
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: V01S0100 Q5
word: SLICEC.K0.INIT 0000000000010000
word: SLICEA.K0.INIT 1100110011110000
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 1010101010101010
word: SLICED.K0.INIT 0000000011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C89:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 V06S0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0001
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 H06E0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 H02W0401
arc: V00B0100 H02W0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: A1 W1_H02E0701
arc: A3 H02E0501
arc: B0 S1_V02N0301
arc: B1 V02N0301
arc: B3 H02E0301
arc: C0 H00R0100
arc: C1 H00L0000
arc: C3 H02E0601
arc: C5 E1_H01E0101
arc: C7 H02E0601
arc: CE0 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H02W0001
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: D5 H02W0001
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E1_H02E0001 Q0
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0501
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F7
arc: S1_V02S0001 F2
arc: S1_V02S0501 F5
arc: V01S0100 F1
word: SLICEA.K0.INIT 1111111111000000
word: SLICED.K1.INIT 0000000000001111
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1110111100000000
word: SLICEC.K1.INIT 0000111100000000
word: SLICEA.K1.INIT 0110111101101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C90:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 H02E0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 E1_H01W0100
arc: A2 S1_V02N0701
arc: B0 H01W0100
arc: B2 H02W0301
arc: B7 H02E0101
arc: C0 N1_V01N0001
arc: C1 S1_V02N0401
arc: C2 H00R0100
arc: C7 H02E0401
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D2 V02N0001
arc: D7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: M0 V00T0000
arc: M2 V00B0100
arc: M4 V00T0100
arc: M6 E1_H02W0401
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q6
arc: N3_V06N0203 F7
arc: S1_V02S0001 F0
arc: V01S0100 F7
word: SLICEA.K0.INIT 1111000011001100
word: SLICEB.K0.INIT 0000000010101100
word: SLICEB.K1.INIT 1111111111111111
word: SLICED.K1.INIT 0000111100001100
word: SLICEA.K1.INIT 1111000011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C91:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0303 H01E0101
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 H01E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 W1_H02E0501
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 H01E0101
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02W0701
arc: A2 V00T0000
arc: A4 V02S0301
arc: B0 V02S0101
arc: B4 V02S0701
arc: C2 H02W0601
arc: C4 W1_H02E0601
arc: CE0 H00R0100
arc: CE1 V02S0201
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D2 E1_H02W0201
arc: D4 S1_V02N0401
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F2
arc: E1_H02E0401 Q4
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F0
arc: H01W0100 Q2
arc: M1 H00R0000
arc: M4 V00B0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: S1_V02S0401 Q6
arc: S3_V06S0103 F2
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q1
arc: W1_H02W0601 F4
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0011001110101010
word: SLICEC.K0.INIT 0000000011111110
word: SLICEB.K0.INIT 1010101000001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R35C92:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02N0601
arc: H00R0100 H02W0701
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 N1_V02S0201
arc: W1_H02W0401 S1_V02N0401
arc: A0 V01N0101
arc: A2 V02N0701
arc: A3 H01E0001
arc: A4 F7
arc: A5 F7
arc: A6 N1_V01N0101
arc: B2 F3
arc: B3 V02N0101
arc: B5 V00B0100
arc: B6 V02N0501
arc: C0 V02N0401
arc: C1 S1_V02N0601
arc: C2 F6
arc: C3 E1_H02W0601
arc: C4 E1_H02W0401
arc: C5 E1_H02W0401
arc: C6 H02E0401
arc: C7 V02S0201
arc: CE1 H00L0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D2 S1_V02N0001
arc: D3 V02N0001
arc: D4 V02N0601
arc: D5 V01N0001
arc: D6 E1_H02W0201
arc: D7 H02E0001
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 W1_H02E0601
arc: M4 V00B0000
arc: M5 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q5
arc: N3_V06N0103 F2
arc: S1_V02S0001 F0
arc: V00B0100 Q5
arc: V01S0000 Q2
arc: W1_H02W0601 F4
arc: W1_H02W0701 Q5
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K1.INIT 0000000000000010
word: SLICED.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 1110111111001111
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0000010101010101
word: SLICEC.K1.INIT 0000000100010001
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R35C93:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 W1_H02E0301
arc: H00R0000 W1_H02E0601
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0401 V01N0001
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02W0701
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 N1_V02S0501
arc: A2 W1_H02E0701
arc: B0 E1_H02W0301
arc: B2 H02E0301
arc: C0 N1_V02S0401
arc: C2 H00L0100
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D2 H02E0001
arc: E1_H01E0101 Q5
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: M0 E1_H02W0601
arc: M2 V00B0100
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F2
arc: N1_V02N0001 F0
arc: N1_V02N0201 F0
arc: W1_H02W0001 F0
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0011001100110010
word: SLICEB.K0.INIT 0000000011100010
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C94:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 S1_V02N0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02S0201
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 F5
arc: A2 N1_V02S0701
arc: A5 V02N0301
arc: B0 E1_H02W0301
arc: B2 V02N0301
arc: B5 V02N0501
arc: C0 S1_V02N0601
arc: C2 V02N0601
arc: C5 V02N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D2 H01E0101
arc: D5 H02E0001
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S3_V06S0003 F0
arc: W3_H06W0003 F0
word: SLICEC.K1.INIT 0000000100000000
word: SLICEB.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1110101011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R35C95:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02N0401
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: V00T0100 S1_V02N0701
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A4 V02N0301
arc: A6 N1_V01N0101
arc: B0 V00B0000
arc: B4 V02N0701
arc: C0 H00R0100
arc: C1 V02N0601
arc: C4 V02S0201
arc: C6 V02S0001
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D4 H02E0201
arc: D6 H01W0000
arc: D7 V02N0401
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F4
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q7
arc: H01W0100 Q2
arc: M0 H02W0601
arc: M2 V00T0100
arc: M3 H02W0201
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 H02E0401
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q3
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q2
arc: N3_V06N0203 F4
arc: S3_V06S0303 F6
arc: V00B0000 Q4
arc: V00B0100 Q5
arc: V01S0000 F4
arc: V01S0100 F0
arc: W1_H02W0201 Q2
arc: W1_H02W0601 F4
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1100110011110000
word: SLICED.K0.INIT 1010111110100000
word: SLICEC.K0.INIT 1111111111111110
word: SLICEA.K1.INIT 1111000011110000
word: SLICED.K1.INIT 1111111100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R35C96:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V06S0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 H01E0101
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0201
arc: V00T0000 V02S0601
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 S1_V02N0601
arc: A0 F7
arc: A4 V00T0000
arc: A5 V02N0301
arc: A6 F5
arc: A7 H02W0501
arc: B0 H02W0101
arc: B4 H02W0301
arc: B5 H02E0301
arc: B6 V02N0701
arc: B7 V02N0701
arc: C0 V02N0401
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 F4
arc: C7 V02S0001
arc: CE0 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D4 W1_H02E0001
arc: D5 H02W0001
arc: D6 H02E0001
arc: D7 H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E3_H06E0003 F0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0201 F0
arc: S3_V06S0003 Q0
arc: S3_V06S0303 F6
arc: V01S0000 Q6
arc: W1_H02W0401 F6
arc: W3_H06W0003 F0
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 0000000000010000
word: SLICEA.K0.INIT 1111101110111011
word: SLICEC.K1.INIT 0000000000000100
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K0.INIT 1110111110101111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R35C97:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 H02W0001
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H01E0101
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0101
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 H02E0501
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H00L0000
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 E1_H02W0401
arc: C5 V00T0100
arc: CE3 H02E0101
arc: CLK1 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 S1_V02N0601
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: LSR1 V00B0100
arc: M6 V00B0000
arc: MUXCLK3 CLK1
arc: N1_V01N0101 Q6
arc: N1_V02N0401 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R35C98:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V02S0201
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02N0001
arc: H00R0000 H02W0601
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00T0100 H02W0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 W3_H06E0003
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 H02W0701
arc: A7 H02E0501
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 H00L0000
arc: B7 H01E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H02W0401
arc: C5 V00T0100
arc: C7 E1_H02W0601
arc: CLK1 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 S1_V02N0601
arc: D7 F0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0501
arc: S1_V02S0501 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1110000001000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R35C99:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0201
arc: H00L0100 H02W0101
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H01E0101
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0201
arc: V00T0000 V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V02S0701
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00T0100
arc: A6 S1_V02N0301
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 H01W0100
arc: B3 H01W0100
arc: B4 H00R0000
arc: B6 V02N0701
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 V00T0000
arc: C5 V02S0201
arc: C6 E1_H02W0601
arc: CE1 H02E0101
arc: CLK1 G_HPBX0600
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 H00R0100
arc: D6 F0
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 E1_H02W0501
arc: M2 V00B0000
arc: MUXCLK1 CLK1
arc: V01S0000 Q2
arc: V01S0100 Q2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1110000000100000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R36C100:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06W0303
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02W0401
arc: V00B0100 E1_H02W0701
arc: V00T0100 V02S0701
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H02W0001
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A2 F7
arc: A3 F7
arc: A7 H02W0701
arc: B0 V02S0301
arc: B2 V02S0101
arc: B3 V02S0101
arc: B7 V00T0000
arc: C0 W1_H02E0601
arc: C3 H02E0601
arc: C7 H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D7 H02E0001
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F2
arc: N3_V06N0103 F2
arc: V00T0000 Q0
arc: V01S0000 F2
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111110011001100
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1101110101010101
word: SLICEB.K1.INIT 1111110111110101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C101:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02S0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H02W0501
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 W1_H02E0501
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 N3_V06S0203
arc: A0 F5
arc: A1 F5
arc: A2 V02N0701
arc: A5 E1_H01W0000
arc: B1 Q1
arc: B5 V02S0501
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 H00R0100
arc: C5 W1_H02E0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 V00B0100
arc: D5 V02N0601
arc: E1_H02E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q2
arc: M0 V00T0000
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F0
arc: V01S0000 F0
arc: W3_H06W0003 F0
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1111010101010101
word: SLICEA.K1.INIT 1111110111011101
word: SLICEB.K0.INIT 1111000010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C102:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0001
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02E0001
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0501
arc: A2 F5
arc: A5 Q5
arc: A6 H02W0701
arc: A7 E1_H01W0000
arc: B0 H02E0301
arc: B2 H00R0100
arc: B3 V02S0301
arc: B5 N1_V01S0000
arc: B6 V00B0000
arc: B7 H02E0101
arc: C0 H02E0401
arc: C2 E1_H01W0000
arc: C5 H02W0401
arc: C6 H02E0601
arc: C7 H02W0401
arc: CE1 V02N0201
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D2 V02N0001
arc: D3 V00B0100
arc: D5 E1_H01W0100
arc: D6 S1_V02N0601
arc: D7 E1_H01W0100
arc: E1_H02E0001 F2
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q5
arc: LSR1 V00T0000
arc: M0 V00T0100
arc: M5 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V02N0201 F0
arc: S1_V02S0601 F6
arc: S1_V02S0701 Q5
arc: W1_H02W0301 F3
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 0000101000001100
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 1010001010000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICED.K1.INIT 0000000000000100
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111110111011101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R36C103:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 E3_H06W0103
arc: A0 F5
arc: A1 W1_H02E0701
arc: A2 V02S0701
arc: A3 V00B0000
arc: A4 V00T0000
arc: A5 S1_V02N0101
arc: A6 F5
arc: A7 E1_H01W0000
arc: B0 V00T0000
arc: B1 V02N0301
arc: B3 Q3
arc: B4 H00R0000
arc: B5 V02S0701
arc: B6 V00B0000
arc: B7 V02N0501
arc: C0 S1_V02N0401
arc: C1 E1_H02W0601
arc: C3 H00L0000
arc: C4 Q4
arc: C6 E1_H01E0101
arc: C7 V02S0201
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 V02N0001
arc: D4 H00L0100
arc: D5 W1_H02E0001
arc: D6 V01N0001
arc: D7 V02S0601
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F2
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q0
arc: E1_H02E0601 Q6
arc: E3_H06E0003 Q3
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: H00R0000 Q6
arc: H01W0000 Q0
arc: H01W0100 Q3
arc: M3 H00R0100
arc: M4 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q0
arc: N3_V06N0003 Q0
arc: N3_V06N0303 Q6
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q3
arc: S1_V02S0401 F4
arc: S1_V02S0501 F7
arc: S1_V02S0601 Q6
arc: S3_V06S0003 F3
arc: S3_V06S0303 Q6
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q3
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0101 Q1
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q3
arc: W1_H02W0401 Q6
arc: W1_H02W0601 Q4
arc: W3_H06W0003 Q3
arc: W3_H06W0103 F2
arc: W3_H06W0303 Q6
word: SLICED.K1.INIT 1110001000000000
word: SLICEA.K1.INIT 0000000011101100
word: SLICEC.K1.INIT 0000000000100010
word: SLICEB.K0.INIT 0000000010101010
word: SLICEA.K0.INIT 1110110010100000
word: SLICED.K0.INIT 1111111101000101
word: SLICEB.K1.INIT 0000000100000000
word: SLICEC.K0.INIT 0000000000010000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R36C104:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V06N0303
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W3_H06E0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02S0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E3_H06W0103
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 H02W0501
arc: A7 N1_V01N0101
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 E1_H02W0301
arc: B7 H02E0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V00T0000
arc: C5 V02N0201
arc: C7 H02E0601
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 E1_H02W0201
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: LSR1 H02E0301
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000010
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R36C105:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 E1_H02W0401
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 H06W0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 H06E0303
arc: V00B0100 S1_V02N0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H01W0000
arc: A0 H02E0501
arc: A1 V02S0701
arc: B0 V02N0301
arc: B1 V02N0101
arc: C0 E1_H02W0601
arc: C1 V02N0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V00B0100
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: V01S0000 F0
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 1111111011111111
word: SLICEA.K1.INIT 1111111111111101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R36C106:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02E0601
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0100 H02W0701
arc: V00T0100 V02N0501
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: C2 V02N0401
arc: CLK0 G_HPBX0600
arc: D2 V02N0001
arc: E1_H02E0001 F2
arc: F2 F2_SLICE
arc: H01W0000 F2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q6
arc: N3_V06N0103 Q1
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C107:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0201 E1_H01W0000
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 V01N0101
arc: B0 V02N0301
arc: C0 V02S0401
arc: CE0 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1111111111101111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R36C108:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00R0000 S1_V02N0601
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0003 H06W0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00T0000 W1_H02E0001
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0501
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: B0 S1_V02N0101
arc: B2 V02N0101
arc: B3 H00R0000
arc: C0 V02N0401
arc: C1 S1_V02N0601
arc: C3 H00L0000
arc: CE0 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 E1_H02W0201
arc: D2 S1_V02N0001
arc: D3 H02E0001
arc: E1_H01E0001 F2
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 F1
arc: H01W0000 F1
arc: H01W0100 Q0
arc: M2 V00T0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0101 F1
arc: N3_V06N0103 F1
arc: N3_V06N0203 Q7
arc: W1_H02W0101 F1
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICEA.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111111111111101
word: SLICEB.K0.INIT 0011001100100010
word: SLICEB.K1.INIT 0000000011111110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R36C109:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0101
arc: H00R0000 V02N0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 S1_V02N0201
arc: W1_H02W0201 H01E0001
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A1 N1_V02S0701
arc: A2 S1_V02N0501
arc: A3 V00T0000
arc: A5 N1_V01N0101
arc: B0 W1_H02E0101
arc: B1 S1_V02N0301
arc: B2 W1_H02E0301
arc: B3 S1_V02N0101
arc: B5 V02N0501
arc: C0 S1_V02N0601
arc: C1 W1_H02E0601
arc: C2 H02E0401
arc: C3 V02N0601
arc: C5 N1_V02S0001
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 E1_H02W0001
arc: D2 H00R0000
arc: D3 V00T0100
arc: D5 H00R0100
arc: E1_H01E0101 F3
arc: E1_H02E0701 F5
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q0
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0000 F2
arc: V01S0100 F1
arc: W3_H06W0103 F1
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 0000010000000000
word: SLICEA.K0.INIT 1111111011111111
word: SLICEA.K1.INIT 1111111111111101
word: SLICEB.K0.INIT 1111111111101111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R36C110:PLC2
arc: E1_H02E0401 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00R0100 H02E0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0201 N1_V01S0000
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0101
arc: W1_H02W0201 S1_V02N0201
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0303 E3_H06W0303
arc: A5 S1_V02N0101
arc: B5 H01E0101
arc: C5 S1_V02N0001
arc: CLK0 G_HPBX0600
arc: D5 H00R0100
arc: F5 F5_SLICE
arc: H01W0100 Q5
arc: LSR0 E1_H02W0501
arc: M0 V00B0100
arc: M5 E1_H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: N1_V02N0201 Q0
arc: S1_V02S0501 F5
word: SLICEC.K1.INIT 1000000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C111:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 E1_H01W0000
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 H06E0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0303 N1_V01S0100
arc: A0 V02N0501
arc: C0 H02E0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V02N0201 Q0
arc: N3_V06N0003 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1010101011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R36C112:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 H01E0101
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0001
arc: V00T0000 V02N0601
arc: V00T0100 S1_V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0501 V02N0501
arc: W3_H06W0203 E1_H01W0000
arc: A0 E1_H02W0701
arc: A5 N1_V01N0101
arc: A6 H02E0501
arc: A7 S1_V02N0101
arc: B0 H01W0100
arc: B5 H02W0301
arc: B6 N1_V01S0000
arc: B7 V02S0701
arc: C0 N1_V01N0001
arc: C1 E1_H02W0401
arc: C5 V00B0100
arc: C6 Q6
arc: C7 F4
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V01S0100
arc: D5 V02S0601
arc: D6 H02E0001
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q5
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M3 H00R0000
arc: M4 E1_H01E0101
arc: M5 H00R0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q3
arc: N1_V02N0401 Q6
arc: S1_V02S0101 Q1
arc: V00B0100 Q5
arc: V01S0100 Q3
arc: W1_H02W0101 Q1
word: SLICED.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICED.K1.INIT 1010001000100010
word: SLICEA.K0.INIT 1110010011110101
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R36C113:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H00R0000 V02N0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0301 N1_V01S0100
arc: A2 S1_V02N0501
arc: B2 H02W0301
arc: C2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D2 H00R0000
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: MUXCLK1 CLK0
arc: V01S0000 Q2
arc: W3_H06W0103 Q2
word: SLICEB.K0.INIT 0000000000001110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C114:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 W1_H02E0201
arc: H00L0100 V02N0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 H02W0601
arc: V00B0000 V02S0001
arc: V00T0000 V02S0601
arc: V00T0100 H02E0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0203 E1_H01W0000
arc: A1 H02E0701
arc: A3 V02S0701
arc: A4 H02E0501
arc: A6 F7
arc: A7 S1_V02N0101
arc: B1 Q1
arc: B3 H00R0000
arc: B4 V02S0501
arc: B7 V00B0100
arc: C1 N1_V01N0001
arc: C3 H02E0401
arc: C4 E1_H01E0101
arc: C6 Q6
arc: C7 H02E0401
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 W1_H02E0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D1 V01S0100
arc: D3 H02W0201
arc: D4 F2
arc: D6 V02S0401
arc: D7 H02W0201
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F0
arc: E1_H02E0101 Q3
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 F6
arc: M0 V00T0000
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 E1_H02W0401
arc: M5 H00L0100
arc: M6 V00T0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q1
arc: N1_V02N0401 Q6
arc: S3_V06S0203 F4
arc: V00B0100 Q5
arc: V01S0000 Q5
arc: V01S0100 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1010001000100010
word: SLICED.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000101010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C115:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02N0101
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0701 H02E0701
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 E3_H06W0303
arc: A0 E1_H02W0701
arc: A3 V02S0701
arc: A4 V00T0100
arc: A5 S1_V02N0301
arc: A6 V02S0301
arc: A7 H02E0501
arc: B0 W1_H02E0301
arc: B1 H02E0101
arc: B3 N1_V02S0101
arc: B4 H02W0301
arc: B5 H02E0301
arc: B6 E1_H02W0101
arc: B7 V02N0501
arc: C1 H02E0401
arc: C3 V02S0401
arc: C4 E1_H01E0101
arc: C5 F4
arc: C6 H02W0601
arc: C7 W1_H02E0601
arc: CE0 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 V02S0201
arc: D3 V02N0201
arc: D4 F2
arc: D5 V02S0601
arc: D6 E1_H01W0100
arc: D7 V00B0000
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 V00B0100
arc: M2 N1_V01N0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F1
arc: V01S0100 Q0
arc: W3_H06W0303 F5
word: SLICEA.K1.INIT 1100000011001111
word: SLICED.K0.INIT 0000011101110111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0111000000000000
word: SLICEC.K1.INIT 1000111100000000
word: SLICEA.K0.INIT 1010101011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1

.tile R36C116:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0001
arc: H00R0000 H02W0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0201 W1_H02E0201
arc: S3_V06S0003 H01E0001
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 E1_H02W0601
arc: V00T0000 W1_H02E0201
arc: V00T0100 S1_V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V02S0601
arc: A0 H00L0100
arc: A2 F5
arc: A4 H02W0501
arc: A5 Q5
arc: A6 N1_V01S0100
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H02E0301
arc: B4 V01S0000
arc: B5 H02W0301
arc: B6 V02S0501
arc: B7 V02N0701
arc: C0 W1_H02E0401
arc: C2 V02S0601
arc: C4 W1_H02E0401
arc: C5 V02S0001
arc: C6 Q6
arc: C7 V00B0100
arc: CE0 H00L0000
arc: CE1 V02S0201
arc: CE2 H00R0000
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 W1_H02E0201
arc: D2 N1_V01S0000
arc: D4 N1_V02S0401
arc: D5 H00L0100
arc: D6 F2
arc: D7 F0
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q4
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q6
arc: H01W0100 Q3
arc: M0 H02W0601
arc: M1 E1_H02W0001
arc: M2 E1_H02W0601
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 E1_H02W0001
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F7
arc: N1_V02N0301 Q3
arc: V00B0100 Q5
arc: V01S0000 Q2
arc: W3_H06W0303 F6
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0010101000000000
word: SLICED.K0.INIT 1000000011001100
word: SLICEC.K0.INIT 0000110100001000
word: SLICEA.K0.INIT 0100011101110111
word: SLICEA.K1.INIT 0011001100000000
word: SLICED.K1.INIT 1100000011110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R36C117:PLC2
arc: H00R0000 E1_H02W0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0303 N3_V06S0303
arc: A4 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 V02N0101
arc: B2 H00R0000
arc: B3 Q3
arc: B6 V01S0000
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00B0000 Q4
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C118:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V01N0101
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V00B0000 Q6
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C119:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 W3_H06E0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 V02N0301
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 E1_H02W0301
arc: B0 V00T0000
arc: B1 V01N0001
arc: CE0 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D4 V00B0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 F1
arc: W1_H02W0401 Q4
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C120:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0301 S1_V02N0301
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0701
arc: V00B0000 H02E0601
arc: V00B0100 V02N0101
arc: V00T0100 H02E0301
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 N3_V06S0303
arc: A0 H02E0501
arc: A1 H00L0100
arc: A3 H00L0100
arc: A4 V00T0000
arc: A5 H02W0501
arc: A6 F5
arc: A7 Q7
arc: B0 V02N0301
arc: B1 Q1
arc: B3 H01W0100
arc: B5 H02W0301
arc: B6 F3
arc: B7 W1_H02E0301
arc: C0 E1_H01W0000
arc: C1 N1_V01N0001
arc: C3 F4
arc: C4 Q4
arc: C5 H02W0601
arc: C6 E1_H01E0101
arc: C7 H02E0401
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 H02E0201
arc: D3 V02S0201
arc: D4 H01W0000
arc: D5 S1_V02N0601
arc: D7 E1_H02W0001
arc: E1_H01E0101 F7
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q6
arc: H01W0100 Q1
arc: M1 H02W0001
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00B0000
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q6
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q0
arc: S1_V02S0301 F1
arc: S1_V02S0401 F6
arc: S1_V02S0501 Q7
arc: S1_V02S0601 Q4
arc: V00T0000 Q2
arc: V01S0000 F4
arc: V01S0100 F1
arc: W1_H02W0001 Q0
word: SLICED.K0.INIT 1000000010000000
word: SLICEA.K0.INIT 1110110010100000
word: SLICEC.K0.INIT 0000000000000101
word: SLICED.K1.INIT 0000000000010000
word: SLICEC.K1.INIT 0000000000000001
word: SLICEB.K1.INIT 1000000000000000
word: SLICEA.K1.INIT 0000000000000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R36C121:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02N0301
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E1_H01W0000
arc: B2 H01W0100
arc: C0 V02N0401
arc: C2 V02S0401
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D2 V00B0100
arc: E1_H01E0001 Q7
arc: E1_H02E0101 Q1
arc: E1_H02E0501 Q5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: M1 H00L0100
arc: M5 H00R0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F0
arc: S3_V06S0003 Q0
arc: V01S0000 Q7
arc: W1_H02W0301 Q1
arc: W1_H02W0501 Q5
arc: W3_H06W0103 Q2
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1111000000000000
word: SLICEB.K0.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C122:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 S1_V02N0601
arc: H00R0100 S1_V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 S3_V06N0103
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: B0 W1_H02E0301
arc: B1 V02N0101
arc: C0 H02W0401
arc: C1 V02N0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0500
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
arc: S3_V06S0103 Q1
arc: V01S0000 Q1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1100110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R36C123:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 S3_V06N0303
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0701 H06E0203
arc: V00T0000 V02N0601
arc: W1_H02W0401 V01N0001
arc: W1_H02W0701 V06S0203
arc: A1 W1_H02E0501
arc: A2 V01N0101
arc: B0 V00T0000
arc: B2 W1_H02E0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0500
arc: D0 W1_H02E0001
arc: D1 V02N0001
arc: D2 H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0001 Q2
arc: S1_V02S0301 Q1
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 1100110010101010
word: SLICEA.K1.INIT 1010111110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R36C124:PLC2
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02N0401
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 H06E0303
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00B0100 S1_V02N0101
arc: V01S0100 S3_V06N0303
arc: A6 N1_V01S0100
arc: B6 H02E0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C6 H02E0401
arc: CE0 H00L0100
arc: CLK0 G_HPBX0500
arc: D0 W1_H02E0201
arc: D1 H00R0000
arc: D6 V02S0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F6
arc: N1_V02N0001 Q0
arc: N3_V06N0103 Q1
arc: V01S0000 F6
word: SLICED.K0.INIT 0000010111010101
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R36C73:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R36C74:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 E1_H01W0000
arc: N1_V02N0001 N1_V01S0000

.tile R36C75:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: H00R0100 S1_V02N0701
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0003 E3_H06W0003
arc: CE0 V02N0201
arc: CLK0 G_HPBX0600
arc: E1_H02E0301 Q1
arc: E3_H06E0003 Q3
arc: H01W0000 Q3
arc: M1 H00R0100
arc: M3 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C76:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02E0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 H06W0003
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0601
arc: B0 H01W0100
arc: B1 V00B0000
arc: B2 S1_V02N0101
arc: B3 H02E0301
arc: C0 N1_V02S0601
arc: C1 H00L0000
arc: C2 H00L0100
arc: C3 N1_V01N0001
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 V00T0100
arc: D2 H02W0201
arc: D3 H02E0201
arc: E1_H02E0201 F0
arc: E1_H02E0701 Q7
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q1
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 W1_H02E0201
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 N1_V01N0101
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q5
arc: N1_V02N0501 Q5
arc: V00B0000 Q6
arc: V00T0100 Q1
arc: V01S0000 Q4
arc: V01S0100 F2
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1100110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C77:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 E3_H06W0003
arc: H00L0000 V02N0201
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 E3_H06W0203
arc: B0 S1_V02N0101
arc: B1 V00B0000
arc: B2 S1_V02N0101
arc: B3 H01W0100
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C2 H00L0100
arc: C3 H00L0100
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 W1_H02E0201
arc: D2 H02W0201
arc: D3 W1_H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q5
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q7
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: M4 E1_H01E0101
arc: M5 H00R0100
arc: M6 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V02N0601 Q6
arc: N3_V06N0303 Q5
arc: V00B0000 Q4
arc: V01S0000 Q6
word: SLICEB.K0.INIT 1111001111000000
word: SLICEB.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C78:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 E3_H06W0103
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0201
arc: H00L0000 H02W0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H01W0100
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 V01N0001
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 H02E0301
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 S1_V02N0001
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 S1_V02N0701
arc: A0 H00L0100
arc: A4 E1_H01W0000
arc: A5 E1_H01W0000
arc: B1 Q1
arc: B2 H01W0100
arc: B3 H01W0100
arc: B5 V01S0000
arc: C0 N1_V02S0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 V00T0000
arc: CE0 V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 H02W0001
arc: D3 H02E0201
arc: D4 N1_V02S0401
arc: D5 S1_V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q3
arc: H01W0100 Q5
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 E1_H02W0201
arc: M4 V00B0000
arc: M5 W1_H02E0001
arc: M6 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q7
arc: V01S0000 Q6
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1100111111000000
word: SLICEC.K0.INIT 1010111110100000
word: SLICEC.K1.INIT 1010101011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1

.tile R36C79:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 N1_V02S0401
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02W0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02S0501
arc: B0 H00R0100
arc: C0 E1_H02W0401
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q1
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q2
arc: N1_V02N0301 Q3
arc: N1_V02N0701 Q7
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q7
arc: V00T0100 Q3
arc: V01S0000 Q0
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 1111110001011100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C80:PLC2
arc: H00R0100 H02W0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 N3_V06S0303
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02E0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0701 E1_H02W0601
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q3
arc: H01W0000 Q5
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 E1_H02W0201
arc: M4 E1_H02W0401
arc: M5 H02E0001
arc: M6 V00T0000
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: N1_V02N0001 Q0
arc: W1_H02W0001 Q2
arc: W1_H02W0101 Q1
arc: W1_H02W0401 Q4
arc: W1_H02W0501 Q5
arc: W3_H06W0003 Q3
arc: W3_H06W0303 Q6
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C81:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V01N0001
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V01N0101
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E3_H06W0003
arc: A0 H00L0100
arc: B0 H01W0100
arc: B2 H00L0000
arc: B3 Q3
arc: C0 H00L0000
arc: C2 H00L0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 V01S0100
arc: D2 V00T0100
arc: D3 V01S0100
arc: E1_H01E0001 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q1
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q0
arc: S3_V06S0103 Q1
arc: V00T0100 Q3
arc: V01S0000 Q0
arc: V01S0100 Q1
word: SLICEA.K0.INIT 0111111110000000
word: SLICEB.K0.INIT 0011110011001100
word: SLICEB.K1.INIT 0011001111001100
word: SLICEA.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C82:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 H02W0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 V02S0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02W0301
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 E1_H01W0100
arc: A0 H00L0100
arc: A1 H00R0000
arc: A3 S1_V02N0701
arc: A4 S1_V02N0101
arc: A5 V00B0000
arc: A6 H02W0701
arc: B0 F3
arc: B1 V02N0101
arc: B3 H02W0101
arc: B5 S1_V02N0501
arc: B6 N1_V01S0000
arc: B7 F3
arc: C0 V02S0401
arc: C1 H00L0000
arc: C2 E1_H01W0000
arc: C3 V02N0601
arc: C4 S1_V02N0201
arc: C5 V00B0100
arc: C6 V00T0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 V01S0100
arc: D2 V00T0100
arc: D3 H02W0001
arc: D4 H02W0001
arc: D5 H02W0001
arc: D6 H01W0000
arc: D7 V02S0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E1_H02E0101 F3
arc: E1_H02E0501 F7
arc: E3_H06E0003 Q0
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F7
arc: N1_V02N0101 Q1
arc: N1_V02N0201 F2
arc: N1_V02N0401 Q4
arc: N3_V06N0103 Q1
arc: N3_V06N0303 Q6
arc: S1_V02S0101 F3
arc: S1_V02S0501 F7
arc: S1_V02S0701 F7
arc: S3_V06S0103 Q1
arc: V00B0000 Q4
arc: V00B0100 Q5
arc: V01S0000 Q1
arc: V01S0100 F3
arc: W1_H02W0301 F3
arc: W1_H02W0501 Q5
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0000000010100000
word: SLICED.K1.INIT 0000000011001100
word: SLICEB.K1.INIT 1111111111101111
word: SLICEC.K1.INIT 1111111111011100
word: SLICEA.K0.INIT 1110111000101110
word: SLICEA.K1.INIT 1111010111001100
word: SLICED.K0.INIT 1100000010101010
word: SLICEB.K0.INIT 0000000000001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R36C83:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V06S0303
arc: E3_H06E0003 N1_V01S0000
arc: H00L0000 V02S0201
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 N3_V06S0303
arc: V00T0100 H02W0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 W3_H06E0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0100
arc: A1 H00R0000
arc: A3 V00B0000
arc: A4 F5
arc: A5 V00B0000
arc: A7 H00R0000
arc: B1 H01W0100
arc: B2 H00R0000
arc: B3 Q3
arc: B4 H02E0301
arc: B5 V00B0100
arc: C0 H00R0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00R0100
arc: C4 E1_H01E0101
arc: C5 H02E0601
arc: C6 Q6
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 V01N0001
arc: D5 W1_H02E0201
arc: D6 H00L0100
arc: D7 H00L0100
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0101 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0601 F4
arc: E1_H02E0701 Q5
arc: E3_H06E0103 F1
arc: E3_H06E0203 Q7
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q6
arc: H00R0100 Q5
arc: H01W0000 Q6
arc: H01W0100 Q4
arc: LSR0 H02E0501
arc: M0 W1_H02E0601
arc: M1 W1_H02E0001
arc: M2 W1_H02E0601
arc: M3 H00L0000
arc: M4 E1_H02W0401
arc: M5 E1_H02W0001
arc: M6 V00T0100
arc: M7 H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: N1_V02N0401 F4
arc: N1_V02N0701 F5
arc: N3_V06N0003 Q3
arc: N3_V06N0103 F1
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q5
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q5
arc: S1_V02S0701 F5
arc: V00B0000 Q4
arc: V00B0100 Q5
arc: V01S0000 F6
arc: V01S0100 Q4
arc: W1_H02W0301 Q3
arc: W1_H02W0401 F6
arc: W1_H02W0501 Q5
arc: W1_H02W0601 Q4
arc: W1_H02W0701 Q7
arc: W3_H06W0303 Q5
word: SLICED.K0.INIT 0000111100000000
word: SLICEA.K0.INIT 0000000000000101
word: SLICEA.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000011
word: SLICEB.K1.INIT 0000000100000000
word: SLICEC.K1.INIT 0000000000000100
word: SLICED.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 0000000000100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R36C84:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 H02E0001
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 H01E0101
arc: V00B0000 H02E0601
arc: V00B0100 V02N0301
arc: V00T0100 V02N0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V02S0201
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02E0501
arc: A4 S1_V02N0301
arc: A5 V02S0301
arc: B0 H02E0301
arc: B4 E1_H02W0301
arc: B5 V01S0000
arc: C0 N1_V01S0100
arc: C2 H02E0601
arc: C3 F4
arc: C4 F6
arc: C5 W1_H02E0401
arc: C6 V02N0001
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D2 S1_V02N0001
arc: D3 W1_H02E0201
arc: D4 V00B0000
arc: D5 V02N0401
arc: D6 W1_H02E0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0301 F3
arc: E1_H02E0701 F5
arc: E3_H06E0003 F0
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q5
arc: LSR1 W1_H02E0501
arc: M0 V00T0100
arc: M1 H00R0000
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q1
arc: N1_V02N0301 Q3
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q5
arc: S1_V02S0201 F2
arc: S1_V02S0501 F5
arc: S3_V06S0003 Q3
arc: V01S0000 F2
arc: V01S0100 F4
arc: W1_H02W0301 Q3
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 0010000000000000
word: SLICEB.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 0000100000000000
word: SLICEB.K1.INIT 0000000000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R36C85:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 H01E0001
arc: H00L0000 W1_H02E0201
arc: H00L0100 H02W0101
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0100
arc: A3 H02E0701
arc: A4 H02W0701
arc: A5 E1_H01W0000
arc: A7 E1_H02W0501
arc: B0 E1_H02W0101
arc: B3 V02N0101
arc: B4 H02E0101
arc: B5 H02W0101
arc: C0 H02W0401
arc: C2 H02E0601
arc: C3 H00L0000
arc: C4 H02E0601
arc: C5 V02S0001
arc: C6 V01N0101
arc: C7 E1_H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D2 H02E0201
arc: D3 F2
arc: D4 V01N0001
arc: D5 H01W0000
arc: D6 F2
arc: D7 V02S0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: E1_H02E0401 F4
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q0
arc: LSR0 V00T0000
arc: M0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F6
arc: S1_V02S0001 F2
arc: S1_V02S0701 F5
arc: V00T0000 F0
arc: V01S0100 F2
word: SLICEB.K0.INIT 0000111100000000
word: SLICEA.K0.INIT 1111111011001100
word: SLICED.K1.INIT 0000000000001010
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 0010100000000000
word: SLICEB.K1.INIT 0101000101010101
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R36C86:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02N0001
arc: H00L0100 V02S0301
arc: H00R0000 V02N0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0601
arc: V00T0000 H02W0001
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E3_H06W0203
arc: A1 H01E0001
arc: A3 V01N0101
arc: A5 V00B0000
arc: A6 F5
arc: A7 V02N0301
arc: B1 W1_H02E0301
arc: B3 H00L0000
arc: B4 V02N0501
arc: B5 H02E0301
arc: B6 V02S0701
arc: B7 N1_V02S0501
arc: C0 F4
arc: C1 S1_V02N0401
arc: C3 H02E0401
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 F4
arc: C7 S1_V02N0201
arc: CE0 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0001
arc: D1 F2
arc: D3 H00R0000
arc: D4 V00B0000
arc: D5 V02N0601
arc: D6 V02N0601
arc: D7 V01N0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0201 F0
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR1 V00T0000
arc: M1 V01S0100
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0601 F6
arc: V00B0100 F7
arc: V01S0100 Q0
arc: W1_H02W0101 Q1
word: SLICEA.K1.INIT 0000100000000000
word: SLICED.K0.INIT 0101010100010101
word: SLICEC.K1.INIT 0000000010000000
word: SLICEC.K0.INIT 0000110000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0010000000110011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R36C87:PLC2
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0203 N3_V06S0203
arc: H00R0000 V02S0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H01E0001
arc: N3_V06N0303 H06E0303
arc: S3_V06S0303 H06W0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02S0301
arc: V00T0100 H02W0301
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 W1_H02E0501
arc: A1 H02E0701
arc: A2 W1_H02E0701
arc: A3 H02E0701
arc: A6 S1_V02N0301
arc: B0 H00R0100
arc: B1 V02S0301
arc: B6 W1_H02E0101
arc: B7 V02N0701
arc: C0 S1_V02N0601
arc: C1 E1_H02W0601
arc: C2 H02E0401
arc: C3 H02E0401
arc: C5 V00B0100
arc: C6 H02E0601
arc: C7 V00T0100
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 H01E0101
arc: D2 H00R0000
arc: D3 S1_V02N0201
arc: D5 V00B0000
arc: D6 V02S0401
arc: D7 V02S0601
arc: E1_H02E0001 Q0
arc: E1_H02E0301 Q1
arc: E3_H06E0103 F2
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q0
arc: S3_V06S0003 F0
arc: V01S0000 F3
arc: V01S0100 F6
arc: W1_H02W0501 F7
word: SLICEB.K1.INIT 0101000011110000
word: SLICEB.K0.INIT 0000000011111010
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0010000000100000
word: SLICED.K1.INIT 1100110000001100
word: SLICEA.K1.INIT 1000000011001100
word: SLICED.K0.INIT 0000000011010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C88:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02S0701
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0501
arc: V00T0000 H02E0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0501 V02S0501
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02W0701
arc: A5 V00T0000
arc: B1 H02W0301
arc: B2 F3
arc: B3 V02N0301
arc: B6 V02S0501
arc: C0 F4
arc: C1 E1_H01W0000
arc: C2 H02E0601
arc: C3 N1_V01S0100
arc: C4 V02S0001
arc: C5 F4
arc: C6 F4
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 F2
arc: D2 V00B0100
arc: D3 V02S0201
arc: D4 W1_H02E0001
arc: D5 H01W0000
arc: D7 V02S0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q2
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0101 F1
arc: S1_V02S0001 Q2
arc: V00B0100 F7
arc: V01S0000 Q2
arc: V01S0100 F0
arc: W1_H02W0301 F3
word: SLICEC.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 0000101000001010
word: SLICEB.K1.INIT 0000001100000000
word: SLICED.K0.INIT 1100111111001111
word: SLICEC.K1.INIT 0000000010100000
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 1100110011111100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R36C89:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00L0100 H02E0301
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 E1_H02W0301
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H01E0001
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A3 H02E0501
arc: A5 V00T0100
arc: B3 V02S0301
arc: C2 H00L0000
arc: C3 S1_V02N0401
arc: C5 V00T0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D2 H01E0101
arc: D3 H01E0101
arc: D5 H02E0001
arc: E1_H01E0101 Q5
arc: E1_H02E0501 Q7
arc: E3_H06E0203 Q7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F3
arc: LSR0 V00B0100
arc: M5 H00L0100
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q2
arc: S1_V02S0501 Q5
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 Q3
arc: V01S0100 Q5
word: SLICEC.K1.INIT 0000000000000101
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 1100100000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C90:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02E0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H01E0001
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0101 V01N0101
arc: S1_V02S0501 H02E0501
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 N1_V02S0001
arc: V01S0100 S3_V06N0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A4 H02W0701
arc: A5 H02E0701
arc: B3 Q3
arc: B4 W1_H02E0101
arc: B5 H01E0101
arc: C5 H02E0601
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D3 H02E0001
arc: D4 H02W0001
arc: E1_H02E0301 F3
arc: E3_H06E0003 F3
arc: E3_H06E0203 F4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR1 V00B0000
arc: M3 H00R0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0301 F3
arc: S1_V02S0701 F5
arc: V01S0000 Q3
word: SLICEC.K0.INIT 0000000000010001
word: SLICEB.K1.INIT 0011001100000000
word: SLICEC.K1.INIT 0101010001010100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1

.tile R36C91:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V02S0601
arc: H00R0000 V02S0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 H06E0203
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N3_V06S0303
arc: V00T0100 V02N0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E3_H06W0203
arc: B0 H01W0100
arc: B2 H00R0000
arc: C2 V02N0601
arc: C3 S1_V02N0401
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 N1_V01S0000
arc: E1_H01E0101 F2
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0100
arc: M2 H02E0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111111111001100
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1111000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1

.tile R36C92:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 V02S0101
arc: V01S0100 S3_V06N0303
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02S0501
arc: A7 H02E0501
arc: B1 V02N0101
arc: B7 H02E0101
arc: C0 H02E0601
arc: C1 W1_H02E0401
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D7 E1_H02W0001
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: M6 N1_V01N0101
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
arc: N1_V02N0401 Q6
arc: N3_V06N0203 F7
arc: S1_V02S0201 Q0
arc: V01S0000 Q1
word: SLICEA.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1111000011001100
word: SLICED.K1.INIT 0000000000010000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R36C93:PLC2
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0201
arc: H00R0100 V02N0701
arc: N1_V02N0601 H06W0303
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303
arc: V00T0100 V02N0501
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A1 N1_V02S0501
arc: B1 H00R0100
arc: C1 H00L0000
arc: D1 H02E0001
arc: F0 F5A_SLICE
arc: M0 V00T0100
arc: N1_V01N0001 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R36C94:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H02W0401
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R36C95:PLC2
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0201
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0601
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: C0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
word: SLICEA.K0.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R36C96:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H01E0001
arc: A5 V00T0000
arc: A6 V00T0100
arc: B0 V00T0000
arc: B1 V00T0000
arc: B5 H01E0101
arc: B6 V00T0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C4 F6
arc: C5 E1_H01E0101
arc: C6 E1_H01E0101
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 H02E0201
arc: D2 Q2
arc: D4 V02S0601
arc: D5 H00L0100
arc: D6 H02E0201
arc: D7 H01W0000
arc: E1_H01E0101 F7
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: S1_V02S0101 Q1
arc: S1_V02S0701 F5
arc: S3_V06S0103 Q2
arc: V00B0000 F4
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: W1_H02W0201 Q2
arc: W1_H02W0601 F4
word: SLICED.K1.INIT 0000000011111111
word: SLICEC.K1.INIT 1111111111111101
word: SLICEA.K0.INIT 0111111110000000
word: SLICEA.K1.INIT 0011110011110000
word: SLICEB.K0.INIT 0000000011111111
word: SLICED.K0.INIT 0000000000000100
word: SLICEC.K0.INIT 1111111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R36C97:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0201 H02E0201
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 H06E0103
arc: V00B0100 S1_V02N0101
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A1 V02N0501
arc: A2 W1_H02E0501
arc: B1 E1_H01W0100
arc: B2 V02N0301
arc: C1 V02S0601
arc: C2 H02E0401
arc: CE0 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 V02N0201
arc: D2 V02S0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q0
arc: LSR0 V00B0100
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F2
arc: V00T0100 F1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1101000010000000
word: SLICEB.K0.INIT 1010000011000000
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R36C98:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 H02W0001
arc: H00R0000 V02S0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: W1_H02W0101 N3_V06S0103
arc: W3_H06W0103 E3_H06W0103
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 E1_H02W0501
arc: A6 W1_H02E0701
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H00L0000
arc: B6 H02E0301
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 H02W0401
arc: C5 E1_H02W0601
arc: C6 V00T0000
arc: CE2 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 V02N0601
arc: D6 V00B0000
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F0
arc: LSR1 H02W0501
arc: M5 V01S0000
arc: M6 V00T0100
arc: MUXCLK2 CLK1
arc: V01S0000 F6
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1010100000001000
word: SLICED.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE RAMW
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R36C99:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: H00L0100 E1_H02W0101
arc: H00R0000 H02E0401
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H06E0103
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0100
arc: A2 H02E0701
arc: A3 E1_H02W0501
arc: B0 F3
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: C0 N1_V01N0001
arc: C2 W1_H02E0601
arc: C3 N1_V01S0100
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D2 Q2
arc: D3 E1_H02W0001
arc: E1_H02E0001 Q2
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 H02E0301
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F2
arc: N1_V02N0201 Q2
arc: S3_V06S0003 F0
arc: V01S0000 Q0
arc: W3_H06W0003 F0
word: SLICEB.K1.INIT 0000000000010000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 1110111111001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R37C100:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H06E0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02N0601
arc: V00T0100 V02N0501
arc: W1_H02W0201 V01N0001
arc: A0 H00R0000
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 V00T0100
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 H00L0000
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 V00B0100
arc: C5 V00T0000
arc: CE1 H00L0100
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 W1_H02E0201
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: LSR0 H02E0301
arc: LSR1 H02W0501
arc: M3 H02W0201
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: V01S0000 Q3
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R37C101:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 H02E0001
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02W0701
arc: V00T0100 H02W0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 V00B0000
arc: A7 H02E0501
arc: B0 S1_V02N0101
arc: B1 H02E0301
arc: B2 S1_V02N0101
arc: B3 S1_V02N0301
arc: B4 H00L0000
arc: B7 V00T0000
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 V00T0100
arc: C5 V02N0001
arc: C7 V01N0101
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 E1_H02W0001
arc: D7 V02N0601
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 H02W0301
arc: V00T0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1101100000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R37C102:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02S0501
arc: H00L0000 W1_H02E0001
arc: H00R0100 H02E0701
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H06E0303
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02W0501
arc: V00T0000 V02S0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: A0 N1_V02S0501
arc: A2 V02S0501
arc: B0 V02S0301
arc: B2 H02E0101
arc: C2 H00L0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D2 H02E0001
arc: E1_H02E0001 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: LSR0 V00T0000
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1110111010101010
word: SLICEB.K0.INIT 1000100010100000
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C103:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02E0001
arc: H00R0100 N1_V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 W1_H02E0601
arc: V00T0000 H02E0201
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E3_H06W0203
arc: A0 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 W1_H02E0501
arc: A7 N1_V01N0101
arc: B0 S1_V02N0301
arc: B3 V02N0301
arc: B4 V02N0701
arc: B6 V02N0501
arc: B7 V02N0501
arc: C0 S1_V02N0401
arc: C2 V02N0601
arc: C3 H02W0401
arc: C4 V01N0101
arc: C6 F4
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D4 S1_V02N0601
arc: D6 W1_H02E0201
arc: D7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0201 F2
arc: E1_H02E0401 F6
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F6
arc: M2 V00T0000
arc: M3 H00L0000
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F4
arc: N1_V02N0001 Q0
arc: N1_V02N0201 F2
arc: N3_V06N0303 F6
arc: S1_V02S0001 Q0
arc: S1_V02S0201 F2
arc: V01S0000 Q3
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111010111001100
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 0101110101011101
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K0.INIT 1100111100001111
word: SLICED.K1.INIT 1111111111010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C104:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02S0301
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 H02E0001
arc: H00L0100 W1_H02E0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 N1_V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H02E0601
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 H02W0601
arc: V00B0100 V02S0301
arc: V00T0000 H02E0001
arc: V00T0100 H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 H02W0701
arc: A6 E1_H01W0000
arc: B0 V00B0000
arc: B1 N1_V02S0301
arc: B2 N1_V02S0301
arc: B3 N1_V02S0301
arc: B4 V00B0100
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V00T0100
arc: C5 H01E0001
arc: C6 S1_V02N0001
arc: CE3 H00R0100
arc: CLK1 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 E1_H01W0100
arc: D6 V02S0601
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02W0501
arc: LSR1 W1_H02E0301
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: V01S0000 F0
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1111101010101010
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R37C105:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S1_V02N0401
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 E1_H02W0401
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 S1_V02N0101
arc: A7 E1_H01W0000
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 H02E0301
arc: B7 H02E0101
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V01N0101
arc: C5 V02N0201
arc: C7 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 H02W0201
arc: D7 F0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR1 V00B0000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1011000010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R37C106:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 H06W0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02E0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02N0401
arc: V00T0100 V02N0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 N1_V02S0301
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02E0701
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 W1_H02E0301
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V00T0100
arc: C5 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H02E0001
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: H01W0100 Q3
arc: LSR0 E1_H02W0301
arc: LSR1 H02E0501
arc: M1 E1_H02W0001
arc: M2 V00T0000
arc: M3 H00R0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q2
arc: W1_H02W0101 Q1
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R37C107:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H06W0203
arc: S1_V02S0201 N1_V02S0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0103 E1_H01W0100
arc: CLK0 G_HPBX0600
arc: E1_H02E0701 Q7
arc: LSR1 E1_H02W0501
arc: M6 H02W0401
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C108:PLC2
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 E1_H01W0100
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02W0401
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 H06E0003
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 H06E0303
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 V02S0701
arc: A0 H00L0100
arc: A1 H00R0000
arc: A3 V02N0501
arc: B0 S1_V02N0301
arc: B1 V02N0301
arc: B3 H02E0101
arc: C0 V02S0601
arc: C1 N1_V01N0001
arc: C3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D1 N1_V02S0201
arc: D3 H02W0201
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q0
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: H01W0100 F0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N3_V06N0003 F0
arc: S1_V02S0101 Q1
arc: V01S0000 F0
arc: W3_H06W0003 F3
arc: W3_H06W0103 F1
word: SLICEA.K0.INIT 1111111111111101
word: SLICEB.K1.INIT 1111111111111011
word: SLICEA.K1.INIT 1111111011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R37C109:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 V02S0301
arc: H00R0100 V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 S1_V02N0201
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V06S0303
arc: W3_H06W0203 N1_V01S0000
arc: W3_H06W0303 E3_H06W0303
arc: CLK0 G_HPBX0600
arc: H01W0000 Q4
arc: LSR1 H02E0501
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 H02E0401
arc: M5 H00L0100
arc: M6 E1_H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0701 Q5
arc: N3_V06N0003 Q3
arc: W1_H02W0001 Q2
arc: W1_H02W0401 Q6
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C110:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: N1_V02N0101 H06W0103
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0203 E1_H01W0000
arc: B0 V02N0301
arc: C0 E1_H02W0401
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C111:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V01N0101
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0203 E3_H06W0103
arc: A2 E1_H01E0001
arc: B0 H02W0301
arc: C0 V02N0401
arc: C2 N1_V01N0001
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D2 S1_V02N0201
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 1010101011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R37C112:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 W1_H02E0201
arc: H00R0000 V02N0401
arc: H00R0100 H02W0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0201
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0100
arc: A1 S1_V02N0501
arc: B0 E1_H02W0101
arc: B1 H00R0100
arc: B2 S1_V02N0101
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 S1_V02N0001
arc: E1_H01E0101 F2
arc: E1_H02E0201 F2
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 F2
arc: V01S0000 Q0
arc: V01S0100 F2
arc: W1_H02W0201 F2
word: SLICEB.K0.INIT 1111111111001100
word: SLICEA.K0.INIT 1111111111001010
word: SLICEA.K1.INIT 1111111111001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R37C113:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V01N0001
arc: H00L0000 H02E0201
arc: H00R0000 H02W0601
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 H06W0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V01N0101
arc: W3_H06W0103 E1_H01W0100
arc: B0 W1_H02E0301
arc: B1 H02E0301
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: CE0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D1 H00R0000
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q1
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R37C114:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 W1_H02E0201
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0201 H06W0103
arc: S1_V02S0601 V01N0001
arc: V00B0000 V02N0201
arc: V00B0100 H02W0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0303 E1_H01W0100
arc: A1 V02N0701
arc: A4 E1_H02W0701
arc: B0 H01W0100
arc: B4 S1_V02N0501
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C4 S1_V02N0201
arc: CE0 H00L0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 V00B0100
arc: D4 V02N0401
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q1
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q4
arc: N3_V06N0203 Q4
arc: W3_H06W0003 Q0
word: SLICEA.K1.INIT 1111101000001010
word: SLICEA.K0.INIT 1111110000001100
word: SLICEC.K0.INIT 1111101111111000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R37C115:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02E0201
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0103 N3_V06S0103
arc: V00T0100 N1_V02S0501
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 E1_H02W0601
arc: A0 H02E0701
arc: A1 H02E0701
arc: A3 V02N0701
arc: A5 N1_V01N0101
arc: B0 V02S0101
arc: B1 V02S0101
arc: B3 E1_H02W0101
arc: B5 H02W0301
arc: C0 H00R0100
arc: C1 H00R0100
arc: C3 W1_H02E0401
arc: C5 W1_H02E0601
arc: C6 V02S0201
arc: CE2 H02W0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D3 V02N0201
arc: D5 E1_H02W0201
arc: D6 V02S0401
arc: E1_H01E0001 F6
arc: E1_H02E0701 F5
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0100 Q7
arc: H01W0100 Q1
arc: M0 V00T0100
arc: M1 H00L0000
arc: M5 W1_H02E0001
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F3
arc: N1_V02N0501 Q7
arc: N3_V06N0303 F6
arc: V01S0100 Q5
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1101100010001000
word: SLICEA.K1.INIT 1101100011011101
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000000010
word: SLICED.K0.INIT 0000111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R37C116:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0501 V06N0303
arc: H00L0000 W1_H02E0001
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0301 H06W0003
arc: S3_V06S0003 H06W0003
arc: V00B0100 H02E0501
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E1_H01W0100
arc: B2 V01N0001
arc: B4 H02W0301
arc: C2 H00L0000
arc: C3 E1_H02W0401
arc: C4 E1_H02W0601
arc: CLK0 G_HPBX0600
arc: D2 E1_H02W0001
arc: E1_H02E0601 Q6
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00B0000
arc: M2 V00B0100
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: S1_V02S0201 F2
arc: V00B0000 F4
word: SLICEC.K0.INIT 1100111111001111
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111000011110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1

.tile R37C117:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 V02N0501
arc: H00L0100 V02S0301
arc: H00R0000 V02N0601
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 N3_V06S0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02E0501
arc: V00T0100 V02S0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: A1 F7
arc: A7 W1_H02E0701
arc: B7 V00T0000
arc: C0 W1_H02E0401
arc: C1 S1_V02N0601
arc: C7 V02N0001
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D1 V00B0100
arc: D7 S1_V02N0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q6
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E1_H02E0401 Q6
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F1
arc: M2 V00T0100
arc: M3 H00R0000
arc: M6 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0501 F7
arc: V00T0000 Q2
arc: V01S0000 F1
arc: W1_H02W0301 Q1
arc: W1_H02W0601 Q6
arc: W3_H06W0003 Q3
arc: W3_H06W0103 F1
arc: W3_H06W0203 Q7
word: SLICED.K1.INIT 0000001000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111010101010101
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R37C118:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0203 H01E0001
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 W1_H02E0201
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 E1_H02W0001
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02E0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0601 V02S0601
arc: A3 V01N0101
arc: B0 V00B0000
arc: C0 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D3 V02S0201
arc: E1_H01E0101 F3
arc: E1_H02E0401 Q6
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q0
arc: H01W0100 F3
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 0000000011000000
word: SLICEB.K1.INIT 1010101011111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R37C119:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 W1_H02E0401
arc: H00R0000 H02W0601
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H01E0101
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02W0201
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0003 E1_H01W0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: B2 H00R0000
arc: B6 W1_H02E0101
arc: C0 V02N0601
arc: C2 S1_V02N0601
arc: C3 H02W0601
arc: C4 H02E0601
arc: C6 F4
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 H02E0201
arc: E1_H01E0101 F4
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: LSR1 W1_H02E0301
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: V01S0000 Q0
arc: W1_H02W0201 F2
word: SLICEB.K1.INIT 0000010111111111
word: SLICEB.K0.INIT 0001000011110000
word: SLICEC.K0.INIT 0000000011110000
word: SLICED.K0.INIT 1100111111001111
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C120:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: H00L0100 V02S0301
arc: H00R0000 E1_H02W0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H01E0101
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 H02E0601
arc: V00T0000 V02S0601
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0303 E1_H02W0601
arc: A0 H00L0100
arc: A1 W1_H02E0501
arc: A2 S1_V02N0501
arc: A7 H00R0000
arc: B0 N1_V02S0101
arc: B2 H02W0301
arc: B4 V02S0501
arc: B7 W1_H02E0301
arc: C0 F4
arc: C1 N1_V01S0100
arc: C2 V02S0401
arc: C4 V00T0000
arc: C7 E1_H02W0601
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 N1_V01S0000
arc: D2 V00B0100
arc: D4 H00R0100
arc: D7 V02N0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00B0100 F7
arc: V01S0000 F1
arc: V01S0100 F1
arc: W1_H02W0001 Q0
arc: W1_H02W0201 F0
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0010000000000000
word: SLICEA.K1.INIT 0101111111111111
word: SLICEC.K0.INIT 0011000000000000
word: SLICEA.K0.INIT 0000000000100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C121:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 V02N0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0301 E1_H02W0301
arc: A1 H02W0501
arc: A2 S1_V02N0701
arc: A4 H02E0501
arc: B0 V00B0000
arc: B1 E1_H02W0301
arc: B2 H01W0100
arc: C0 E1_H01W0000
arc: C4 E1_H02W0601
arc: CE0 V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0500
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 S1_V02N0001
arc: D3 N1_V01S0000
arc: D4 S1_V02N0401
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q0
arc: E1_H02E0301 Q1
arc: E1_H02E0601 Q4
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: S1_V02S0201 F2
arc: S3_V06S0103 F2
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1100110010101010
word: SLICEC.K0.INIT 1010101011110000
word: SLICEB.K0.INIT 1100110010101010
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R37C122:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 V01N0101
arc: H00L0000 H02E0201
arc: N1_V02N0101 H02E0101
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0203 H01E0001
arc: V00T0000 V02N0401
arc: V00T0100 W1_H02E0101
arc: A0 H00L0000
arc: B2 V02N0101
arc: B3 V01N0001
arc: B4 N1_V01S0000
arc: B5 H02E0301
arc: B6 H01E0101
arc: B7 V00T0000
arc: CLK0 G_HPBX0600
arc: E1_H02E0401 Q6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M4 V00T0100
arc: M6 H02E0401
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0401 F4
arc: S1_V02S0601 Q4
arc: V01S0000 F7
arc: V01S0100 F3
arc: W1_H02W0401 Q4
arc: W1_H02W0501 F5
arc: W1_H02W0601 Q6
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R37C123:PLC2
arc: H00L0000 V02S0001
arc: H00R0000 W1_H02E0601
arc: S1_V02S0401 H02E0401
arc: V00B0000 S1_V02N0001
arc: W1_H02W0301 W3_H06E0003
arc: A6 H00R0000
arc: A7 V02N0101
arc: B0 H02E0301
arc: B1 V00B0000
arc: B2 V02S0301
arc: B3 H00L0000
arc: B4 N1_V01S0000
arc: B5 H02E0101
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
arc: N1_V02N0001 F2
arc: N1_V02N0601 F4
arc: S1_V02S0101 F1
arc: W1_H02W0201 F0
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R37C124:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 S1_V02N0501
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H06E0203
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: B0 V01N0001
arc: F0 F0_SLICE
arc: S1_V02S0001 F0
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R37C16:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R37C4:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R37C61:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R37C64:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R37C70:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R37C72:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile R37C74:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R37C75:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0701 E1_H01W0100
arc: H00R0000 V02N0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02N0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 Q6
arc: E1_H02E0301 Q1
arc: M1 H00R0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0401 Q6
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C76:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 N1_V01S0100
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02W0401
arc: H00R0100 V02N0701
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H06W0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 V01N0101
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0501 E3_H06W0303
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 N3_V06S0003
arc: A0 H02E0701
arc: B0 V02N0101
arc: B1 H01W0100
arc: C1 H00L0000
arc: CE0 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0201
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F0
arc: E1_H02E0301 Q1
arc: E1_H02E0601 Q6
arc: F0 F5A_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q4
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 N1_V01N0001
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V02N0101 Q3
arc: N3_V06N0203 Q7
arc: V00T0100 Q3
word: SLICEA.K0.INIT 1011101110001000
word: SLICEA.K1.INIT 1100110011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C77:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0303 H01E0101
arc: H00R0100 H02E0701
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 H06W0303
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0201 E3_H06W0103
arc: V00B0100 E1_H02W0501
arc: V00T0100 E1_H02W0101
arc: W1_H02W0701 N3_V06S0203
arc: A2 H01E0001
arc: A3 H01E0001
arc: A4 V02N0101
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 V02N0301
arc: B5 V02N0701
arc: C0 N1_V01S0100
arc: C1 H02E0401
arc: C3 H02E0601
arc: C4 V01N0101
arc: C5 V01N0101
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 V00B0100
arc: D3 V02N0001
arc: D4 V02S0601
arc: D5 W1_H02E0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0100 Q5
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0100
arc: M2 V00T0100
arc: M3 H02E0201
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: V01S0000 Q3
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 1111010110100000
word: SLICEC.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1011101110001000
word: SLICEB.K1.INIT 1010101011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C78:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00R0000 V02N0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H06W0103
arc: S1_V02S0601 N3_V06S0303
arc: V00B0100 V02N0301
arc: V00T0100 H02W0301
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 V02N0701
arc: W3_H06W0303 E3_H06W0203
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 E1_H02W0701
arc: B0 H02E0301
arc: B1 Q1
arc: C0 V02N0601
arc: C1 H02E0601
arc: C2 V02N0601
arc: C3 H00R0100
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 V02N0201
arc: D2 V00T0100
arc: D3 V02N0201
arc: D4 E1_H02W0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0601 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q3
arc: H00R0100 Q7
arc: H01W0000 Q5
arc: M0 V00B0100
arc: M1 W1_H02E0001
arc: M2 V00B0100
arc: M3 H00R0000
arc: M5 H00R0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V02N0401 F4
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1111111110101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C79:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 H01E0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 H06W0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 N1_V01S0100
arc: W3_H06W0303 V01N0101
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 V02N0301
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 V02N0701
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V02N0201
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 N1_V02S0201
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 H00L0100
arc: E1_H01E0001 F0
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: LSR1 V00T0100
arc: M0 H02W0601
arc: M2 V00B0000
arc: M4 E1_H02W0401
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N3_V06N0203 Q7
arc: S1_V02S0001 F2
arc: S1_V02S0401 F4
arc: S3_V06S0203 Q7
arc: V01S0000 Q7
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1111010110100000
word: SLICEC.K0.INIT 1010001011110011
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0011000000100001
word: SLICEB.K1.INIT 1100000010000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C80:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 H01E0001
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E1_H01W0100
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: V00B0000 H02W0601
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0601 S1_V02N0601
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 V00T0000
arc: A3 V00T0000
arc: A5 H02W0501
arc: B2 V02S0101
arc: B3 V02S0101
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D5 V02S0601
arc: E1_H01E0001 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q4
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 E1_H02W0401
arc: M5 H00R0000
arc: M6 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V01S0000 Q5
arc: W1_H02W0301 Q3
arc: W1_H02W0701 F5
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 0101101011110000
word: SLICEA.K1.INIT 0000111110100101
word: SLICEB.K0.INIT 0011011011000110
word: SLICEB.K1.INIT 0011011011000110
word: SLICEC.K1.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R37C81:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V02S0501
arc: H00L0000 V02N0201
arc: H00R0000 V02S0601
arc: H00R0100 V02S0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0401 V01N0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02E0001
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A0 N1_V02S0501
arc: A1 N1_V02S0501
arc: B1 V02N0101
arc: C0 H00L0000
arc: CE1 H00R0000
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D1 H02E0201
arc: E1_H01E0001 Q7
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M6 H02E0401
arc: M7 E1_H01W0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q3
arc: N1_V02N0001 Q2
arc: N1_V02N0201 F0
arc: N1_V02N0501 Q7
arc: N1_V02N0601 Q6
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: V01S0000 Q3
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1110111001000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C82:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 H02E0001
arc: H00L0100 V02S0101
arc: H00R0000 V02N0401
arc: H00R0100 H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0501 E3_H06W0303
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: V00T0100 V02S0701
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0303 E3_H06W0303
arc: A1 H02E0501
arc: A2 E1_H02W0701
arc: A4 F5
arc: A5 E1_H02W0701
arc: B1 E1_H02W0301
arc: B2 H02E0301
arc: B5 H02E0301
arc: C1 V02S0601
arc: C2 H00L0000
arc: C4 H02E0401
arc: C5 S1_V02N0201
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D1 F2
arc: D2 S1_V02N0201
arc: D4 H00R0100
arc: D5 H02E0001
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q1
arc: E1_H02E0301 Q1
arc: E1_H02E0401 Q4
arc: E1_H02E0601 Q6
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M2 H02W0601
arc: M3 H02W0201
arc: M4 V00B0100
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q6
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q3
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: N3_V06N0303 Q6
arc: S3_V06S0203 Q4
arc: V00B0000 F4
arc: V01S0000 Q6
arc: V01S0100 Q7
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 1010000000001010
word: SLICEA.K1.INIT 1000001000000000
word: SLICEC.K1.INIT 1010001011110011
word: SLICEB.K0.INIT 1100010011110101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C83:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 N1_V01S0000
arc: H00R0100 H02W0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 H01E0101
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 V02S0201
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 E3_H06W0103
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 V02S0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q3
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: H01W0000 Q4
arc: H01W0100 Q7
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 E1_H02W0601
arc: M3 H00R0100
arc: M4 V00B0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V02N0201 Q0
arc: N1_V02N0401 Q4
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q7
arc: V01S0100 Q7
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C84:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 W1_H02E0001
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06E0303
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02E0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0203 E3_H06W0103
arc: A1 H00L0000
arc: A2 F7
arc: A3 H01E0001
arc: A4 H02E0501
arc: B1 V02S0101
arc: B3 W1_H02E0301
arc: C1 W1_H02E0601
arc: C2 N1_V01N0001
arc: C3 H00R0100
arc: C4 H02E0401
arc: C7 F4
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 V00T0100
arc: D2 V02N0001
arc: D3 H02E0201
arc: D4 V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0001 F2
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0301
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F0
arc: N1_V02N0701 F7
arc: V00T0100 F3
word: SLICEC.K0.INIT 1010000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0010000001000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1010101011111010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R37C85:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02S0001
arc: H00R0100 H02W0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0003 H06E0003
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 H02W0401
arc: V00B0100 H02E0501
arc: V00T0000 V02N0401
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0000
arc: A1 V02N0501
arc: A2 W1_H02E0501
arc: A3 H01E0001
arc: A5 W1_H02E0501
arc: A6 V02N0301
arc: A7 W1_H02E0501
arc: B1 H01W0100
arc: B3 E1_H02W0301
arc: B5 S1_V02N0501
arc: B6 H02E0101
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 V02N0401
arc: C3 N1_V01S0100
arc: C5 V00T0000
arc: C6 V00T0100
arc: D0 F2
arc: D1 V02S0001
arc: D3 V00B0100
arc: D5 E1_H02W0201
arc: D6 H00R0100
arc: D7 V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: E1_H02E0001 F0
arc: E1_H02E0101 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F2
arc: M0 V00B0000
arc: M4 W1_H02E0401
arc: N1_V01N0001 F2
arc: N1_V01N0101 F7
arc: N1_V02N0501 F7
arc: N3_V06N0203 F7
arc: S1_V02S0401 F6
arc: V00T0100 F3
word: SLICEB.K0.INIT 0000101000001010
word: SLICED.K1.INIT 0000000001010101
word: SLICEA.K0.INIT 0101111111111111
word: SLICEA.K1.INIT 0001010101010101
word: SLICEB.K1.INIT 0000000011011111
word: SLICED.K0.INIT 0000000000110001
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000100010000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R37C86:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 H06E0003
arc: S1_V02S0301 H06E0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 H02E0501
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: A1 V02S0501
arc: A2 H01E0001
arc: A3 F5
arc: A6 V02N0301
arc: A7 W1_H02E0701
arc: B0 H02W0101
arc: B2 F1
arc: B4 H01E0101
arc: B5 W1_H02E0301
arc: B6 F3
arc: B7 V02N0501
arc: C0 H02E0601
arc: C1 W1_H02E0401
arc: C2 V02N0401
arc: C3 V02N0601
arc: C4 H02W0401
arc: C5 H02E0401
arc: C6 F4
arc: C7 W1_H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 V02S0601
arc: D5 W1_H02E0201
arc: D6 N1_V02S0401
arc: D7 W1_H02E0201
arc: E1_H01E0001 F1
arc: E1_H02E0501 F5
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
arc: S1_V02S0401 F6
arc: S3_V06S0103 Q2
arc: V01S0000 F7
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0011000000000000
word: SLICEA.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 1100000000000000
word: SLICED.K0.INIT 0000000100000011
word: SLICEB.K0.INIT 1111111011111111
word: SLICEB.K1.INIT 1010000000000000
word: SLICEC.K1.INIT 0000001100000000
word: SLICED.K1.INIT 0001000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R37C87:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 N1_V02S0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 W3_H06E0303
arc: A0 H02E0501
arc: A2 H02E0501
arc: B0 E1_H02W0301
arc: B2 E1_H02W0301
arc: B6 W1_H02E0101
arc: C0 H02E0401
arc: C2 H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D2 N1_V01S0000
arc: D6 N1_V02S0401
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q2
arc: V01S0000 Q0
arc: V01S0100 F6
word: SLICEB.K0.INIT 0010100011111111
word: SLICEA.K0.INIT 1111111100101111
word: SLICED.K0.INIT 0000000011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C88:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 S1_V02N0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V01S0100
arc: V00B0100 N1_V02S0301
arc: V00T0000 N1_V02S0601
arc: W3_H06W0303 E1_H01W0100
arc: A1 S1_V02N0501
arc: A2 V00T0000
arc: A3 S1_V02N0501
arc: B0 V00T0000
arc: B1 V00T0000
arc: B3 S1_V02N0301
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 N1_V02S0601
arc: C4 V00T0000
arc: C5 V00T0000
arc: C6 V00T0000
arc: C7 V00T0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 V02N0001
arc: D3 V02N0001
arc: D4 S1_V02N0401
arc: D5 S1_V02N0401
arc: D6 S1_V02N0401
arc: D7 S1_V02N0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S3_V06S0203 Q7
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0011000000110000
word: SLICEA.K1.INIT 0011000000110001
word: SLICEB.K0.INIT 0101000001010000
word: SLICEB.K1.INIT 0000110000001000
word: SLICEC.K0.INIT 0000111100000000
word: SLICEC.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0000111100000000
word: SLICED.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C89:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 N1_V01S0100
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 E1_H01W0100
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02W0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: B0 V00B0000
arc: B3 V02S0101
arc: C0 H00L0100
arc: C3 H02E0401
arc: CE0 S1_V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 V00B0100
arc: D3 V02S0001
arc: D6 V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0201 F0
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q4
arc: H01W0100 F6
arc: M0 V00T0100
arc: M1 H00R0000
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: S3_V06S0003 F3
arc: V00B0000 Q4
arc: V00T0100 F3
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K1.INIT 0011000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C90:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02N0201
arc: H00L0100 W1_H02E0301
arc: H00R0100 V02N0701
arc: N1_V02N0101 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 H06E0203
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02E0601
arc: V00B0100 V02N0301
arc: V00T0100 V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A1 S1_V02N0501
arc: B1 V01N0001
arc: C1 N1_V01S0100
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 E1_H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 V00T0100
arc: E1_H01E0101 Q7
arc: E1_H02E0401 Q6
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q1
arc: M0 V00B0100
arc: M1 H02W0001
arc: M3 H00L0100
arc: M4 V00B0000
arc: M6 H02E0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q4
arc: N1_V02N0401 Q6
arc: N3_V06N0103 Q1
arc: N3_V06N0303 Q6
arc: S1_V02S0001 F0
arc: S3_V06S0003 Q3
arc: W1_H02W0301 Q3
arc: W1_H02W0701 Q7
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R37C91:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 H02W0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0303 E3_H06W0303
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 V02S0301
arc: W3_H06W0203 E3_H06W0203
arc: B0 S1_V02N0301
arc: C0 H00L0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 V00T0100
arc: E1_H01E0101 Q3
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q4
arc: M0 H02E0601
arc: M3 H02E0201
arc: M4 E1_H01E0101
arc: M7 W1_H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q7
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111111100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C92:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02E0201
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E3_H06W0003
arc: A1 H00L0100
arc: B1 F3
arc: C0 H00L0100
arc: C1 H02E0601
arc: C3 V02N0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 S1_V02N0201
arc: D3 V00T0100
arc: E1_H01E0001 Q2
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q5
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q1
arc: M0 H02W0601
arc: M1 W1_H02E0001
arc: M2 V00T0000
arc: M4 V00B0000
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
word: SLICEB.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000011111111
word: SLICEA.K1.INIT 1010110010101111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R37C93:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0201
arc: H00L0100 S1_V02N0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02W0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0101 H06E0103
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02E0501
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02N0501
arc: V01S0100 S3_V06N0303
arc: W3_H06W0003 E3_H06W0003
arc: A1 S1_V02N0701
arc: A3 H02E0501
arc: A4 V02N0301
arc: A5 Q5
arc: A6 H02E0701
arc: A7 Q7
arc: B1 H01W0100
arc: B3 Q3
arc: B4 E1_H02W0301
arc: B5 S1_V02N0501
arc: B6 V02S0501
arc: B7 E1_H02W0101
arc: C1 N1_V01N0001
arc: C2 E1_H02W0601
arc: C3 E1_H02W0401
arc: C4 Q4
arc: C5 N1_V02S0001
arc: C6 E1_H01E0101
arc: C7 V02N0201
arc: CE0 S1_V02N0201
arc: CE1 H00R0100
arc: CE2 H02E0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 V02S0401
arc: D5 H01W0000
arc: D6 S1_V02N0401
arc: D7 H01W0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q3
arc: E1_H02E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q7
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00T0000
arc: M3 H02W0201
arc: M4 H02W0401
arc: M5 H00L0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q4
arc: N1_V02N0501 F7
arc: N1_V02N0701 Q5
arc: V00B0000 F6
arc: W1_H02W0601 F4
word: SLICED.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1000111100000000
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0000000011110000
word: SLICEB.K1.INIT 0101010100111111
word: SLICEC.K0.INIT 0001001101011111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R37C94:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 H06E0203
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 H02W0501
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 S3_V06N0203
arc: A0 H02W0701
arc: B0 V02N0301
arc: B3 W1_H02E0301
arc: C0 H00L0100
arc: C3 V02N0401
arc: CE0 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D3 V00B0100
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: H00L0100 F3
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0003 Q0
arc: S3_V06S0203 Q7
arc: V01S0000 Q7
word: SLICEB.K1.INIT 0011001100000011
word: SLICEA.K0.INIT 0010001011110010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C95:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V02N0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 E3_H06W0103
arc: A0 E1_H02W0701
arc: A1 F5
arc: A2 V02N0701
arc: A3 E1_H01E0001
arc: A4 V00T0100
arc: A5 W1_H02E0701
arc: A6 N1_V01N0101
arc: A7 H02E0501
arc: B1 S1_V02N0301
arc: B2 V02N0101
arc: B3 V02N0301
arc: B4 V02N0501
arc: B5 H00L0000
arc: B6 V01S0000
arc: B7 H02E0301
arc: C1 H02W0401
arc: C2 N1_V01N0001
arc: C3 H02W0401
arc: C4 Q4
arc: C5 H02E0601
arc: C6 V02N0001
arc: C7 F4
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D1 V00B0100
arc: D2 Q2
arc: D3 V01S0100
arc: D4 F2
arc: D5 S1_V02N0601
arc: D6 S1_V02N0401
arc: D7 H02W0001
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M2 V00T0000
arc: M4 V00T0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q6
arc: V00B0000 F6
arc: V00T0100 F3
arc: V01S0000 Q1
arc: V01S0100 Q6
word: SLICEB.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 0010101000000000
word: SLICED.K1.INIT 0000000001110100
word: SLICED.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1100010001000100
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R37C96:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0101
arc: H00R0100 V02S0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02S0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: LSR1 V00B0100
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0101 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R37C97:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00R0000 H02W0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 E1_H02W0401
arc: V00B0100 E1_H02W0501
arc: V00T0000 S1_V02N0401
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A1 E1_H02W0501
arc: A2 V00T0000
arc: A3 V00B0000
arc: A7 E1_H02W0501
arc: B1 V00T0000
arc: B3 E1_H02W0101
arc: B5 E1_H02W0101
arc: B6 V00B0000
arc: C0 V02N0401
arc: C1 H02E0401
arc: C2 H02W0401
arc: C3 H02E0401
arc: C4 V00B0100
arc: C5 E1_H02W0401
arc: C6 H02W0401
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V02N0001
arc: D2 H02E0201
arc: D3 V02N0201
arc: D4 V02N0401
arc: D5 H02E0201
arc: D6 H02E0201
arc: D7 V02N0401
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02W0301
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: V01S0000 Q7
word: SLICEA.K0.INIT 1111111100001111
word: SLICEA.K1.INIT 1011101110111000
word: SLICEB.K0.INIT 1010000011110101
word: SLICEB.K1.INIT 1000110110001000
word: SLICEC.K0.INIT 1111000011111111
word: SLICEC.K1.INIT 1100111111000000
word: SLICED.K0.INIT 1100000011110011
word: SLICED.K1.INIT 1010101000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R37C98:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 V02S0201
arc: H00R0000 V02N0601
arc: H00R0100 S1_V02N0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 W1_H02E0501
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: A0 F5
arc: A1 H00L0100
arc: A4 S1_V02N0101
arc: A5 W1_H02E0701
arc: A7 Q7
arc: B0 N1_V02S0101
arc: B1 H02E0301
arc: B5 V02N0501
arc: B7 V01S0000
arc: C0 N1_V01N0001
arc: C1 H02E0401
arc: C4 V01N0101
arc: C5 V02N0001
arc: C7 W1_H02E0601
arc: CE0 H00R0000
arc: CE1 S1_V02N0201
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 N1_V02S0001
arc: D4 E1_H01W0100
arc: D5 H00L0100
arc: D7 S1_V02N0601
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M1 H00L0000
arc: M2 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: S1_V02S0101 F1
arc: S1_V02S0201 F0
arc: S1_V02S0701 Q7
arc: V01S0000 Q2
arc: W1_H02W0401 F4
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0010000010100000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 1111101001010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R37C99:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02N0501
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 N1_V02S0401
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 N1_V01S0100
arc: A0 F5
arc: A1 F5
arc: A2 V02N0701
arc: A5 Q5
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 H02E0301
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 W1_H02E0601
arc: C5 V00T0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D5 H02W0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F0
arc: H01W0000 Q5
arc: H01W0100 Q5
arc: LSR1 V00B0100
arc: M0 H02E0601
arc: M2 V00B0000
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N3_V06N0103 F2
arc: S3_V06S0303 Q5
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0011101000110011
word: SLICEA.K1.INIT 1111101000110011
word: SLICEB.K0.INIT 1111111100001101
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K1.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R38C100:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0201
arc: H00R0100 H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A6 F7
arc: A7 N1_V02S0101
arc: B0 V02N0101
arc: B1 V02N0101
arc: B6 E1_H02W0301
arc: B7 N1_V01S0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C6 H02W0601
arc: C7 E1_H01E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D6 H00R0100
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q6
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: M0 H01E0001
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V01S0000 Q6
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1110000000100000
word: SLICEA.K1.INIT 1110111100101111
word: SLICED.K0.INIT 1111111111111110
word: SLICED.K1.INIT 0001000011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R38C101:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 H02E0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 E1_H02W0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S1_V02N0601
arc: A0 H00R0000
arc: A1 N1_V02S0701
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 W1_H02E0501
arc: A6 H02W0501
arc: B0 V02N0301
arc: B1 V02N0101
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 V00B0100
arc: B6 V02S0501
arc: C0 E1_H02W0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 H02W0401
arc: C5 V00T0000
arc: C6 V02S0001
arc: CLK1 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 H02W0001
arc: D6 V01N0001
arc: F0 F0_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00B0000
arc: M6 V00T0100
arc: N1_V01N0101 F0
arc: V01S0100 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1000100010100000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R38C102:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0401
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02W0201
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 S1_V02N0701
arc: A3 H00L0100
arc: A4 E1_H02W0501
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 E1_H02W0301
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 H02W0401
arc: C5 V00T0000
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V00B0000
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: LSR1 V00B0100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R38C103:PLC2
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 V02S0601
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 H06E0203
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02S0301
arc: V00T0000 H02E0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 V02S0601
arc: A0 H02E0701
arc: A1 V02N0501
arc: A2 E1_H01E0001
arc: A4 N1_V02S0301
arc: B2 V02S0301
arc: B4 N1_V01S0000
arc: C1 H02E0601
arc: C2 N1_V02S0401
arc: C4 Q4
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 H00R0000
arc: D2 N1_V02S0201
arc: D4 N1_V02S0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: E1_H02E0201 F0
arc: E3_H06E0003 F0
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M4 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q4
arc: N1_V02N0601 Q4
arc: S1_V02S0201 Q2
arc: W1_H02W0001 F0
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 0101010111110101
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1111110111110101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R38C104:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00T0000 N1_V02S0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: A0 F5
arc: A5 N1_V02S0101
arc: B5 N1_V01S0000
arc: C0 V02S0401
arc: C5 H02E0401
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D5 V00B0000
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111101010101010
word: SLICEC.K1.INIT 1101100000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C105:PLC2
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 N1_V02S0001
arc: H00R0100 H02W0501
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02E0501
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 N3_V06S0203
arc: W3_H06W0003 S3_V06N0003
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 V02N0101
arc: B0 S1_V02N0101
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 H00L0000
arc: C0 W1_H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V00T0100
arc: C5 V00B0100
arc: CE1 S1_V02N0201
arc: CLK1 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 V02S0601
arc: E1_H01E0001 Q3
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: LSR0 E1_H02W0501
arc: LSR1 V00B0000
arc: M3 H00R0100
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R38C106:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02E0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E3_H06W0003
arc: A0 V01N0101
arc: B0 V02N0301
arc: C0 V02N0401
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 F0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1111111111111011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R38C107:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 N1_V02S0001
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 N1_V02S0301
arc: V00T0100 N1_V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 Q7
arc: H01W0100 Q6
arc: LSR1 V00B0000
arc: M0 H02E0601
arc: M1 H02W0001
arc: M3 H00L0000
arc: M4 V00B0100
arc: M6 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q1
arc: V01S0000 Q4
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q3
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C108:PLC2
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 S1_V02N0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 H06E0303
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02W0701
arc: A1 H02W0501
arc: A2 W1_H02E0701
arc: A7 N1_V01N0101
arc: B0 E1_H02W0101
arc: B1 V02N0101
arc: B2 H00R0000
arc: B7 H02E0301
arc: C0 V02S0601
arc: C1 H02E0401
arc: C2 E1_H01W0000
arc: C7 V00T0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 W1_H02E0201
arc: D2 V02N0201
arc: D7 W1_H02E0001
arc: E1_H01E0001 F2
arc: E1_H02E0501 F7
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q1
arc: N1_V02N0201 F2
arc: S3_V06S0103 F2
arc: V00T0000 Q0
arc: V01S0000 F1
arc: W3_H06W0003 F0
arc: W3_H06W0103 F1
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1111111111111011
word: SLICEA.K1.INIT 1111111011111111
word: SLICEB.K0.INIT 1111111111111101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R38C109:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0203 H01E0001
arc: H00R0000 H02W0601
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 H06E0303
arc: V00T0000 V02S0601
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0203 E1_H01W0000
arc: CLK0 G_HPBX0600
arc: H01W0000 Q1
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M1 H02W0001
arc: M5 H00R0000
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: W1_H02W0501 Q5
arc: W1_H02W0701 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C110:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H06W0303
arc: N3_V06N0303 H01E0101
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 E1_H02W0401
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 E1_H01W0000
arc: W3_H06W0203 E3_H06W0103
arc: A2 E1_H02W0701
arc: B0 V01N0001
arc: B1 V02S0101
arc: B6 V02S0501
arc: C0 H02E0601
arc: C1 S1_V02N0401
arc: C2 H00L0100
arc: C6 V00T0000
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D6 E1_H02W0001
arc: E1_H02E0201 Q0
arc: E1_H02E0601 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0103 Q1
arc: V00T0000 Q2
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q2
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1010101011110000
word: SLICED.K0.INIT 1100110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R38C111:PLC2
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02E0201
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H02W0701
arc: B2 W1_H02E0301
arc: C0 H00L0000
arc: C2 V02N0401
arc: CE0 H02W0101
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D2 V02N0201
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q0
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q0
arc: V01S0000 Q2
word: SLICEA.K0.INIT 1010101011110000
word: SLICEB.K0.INIT 1111000011111100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R38C112:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 H06W0203
arc: S1_V02S0301 N3_V06S0003
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 N1_V01S0000
arc: A0 H02E0701
arc: B2 H02W0301
arc: C0 H02E0601
arc: C2 H02E0401
arc: CE0 V02S0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 V02N0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1010101011110000
word: SLICEB.K0.INIT 1111000011111100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R38C113:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: H00L0000 V02S0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0301 N1_V02S0201
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 H01E0101
arc: W3_H06W0303 E1_H01W0100
arc: A1 H00L0100
arc: A2 H02W0501
arc: A3 H00L0100
arc: A4 V02N0101
arc: B0 V00T0000
arc: B1 V01N0001
arc: B3 V01N0001
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 S1_V02N0601
arc: C4 S1_V02N0201
arc: C6 V00T0100
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 H00R0000
arc: D2 Q2
arc: D3 V00B0100
arc: D4 H00L0100
arc: D6 V00B0000
arc: E1_H01E0101 Q2
arc: E1_H02E0001 Q2
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: M5 H00R0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q7
arc: N3_V06N0303 Q5
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 Q3
arc: W1_H02W0701 Q5
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 0000000011000000
word: SLICEB.K0.INIT 0101000000000000
word: SLICEB.K1.INIT 0010101000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0000010100000000
word: SLICED.K0.INIT 1111111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C114:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0701 W1_H02E0701
arc: S3_V06S0103 W3_H06E0103
arc: V00B0100 N1_V02S0301
arc: W1_H02W0501 S1_V02N0501
arc: A0 S1_V02N0501
arc: A1 F7
arc: B1 Q1
arc: C0 H00R0100
arc: C7 V02N0001
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 V02S0201
arc: D7 H02E0201
arc: E1_H01E0101 Q0
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F7
arc: H01W0100 Q6
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: V01S0100 Q7
arc: W1_H02W0301 Q1
arc: W1_H02W0701 F7
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1010000000000000
word: SLICEA.K1.INIT 0000000010001000
word: SLICED.K1.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R38C115:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 H06E0203
arc: S1_V02S0201 H06E0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0701 W3_H06E0203
arc: C0 E1_H02W0401
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D7 E1_H02W0201
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 0000000011110000
word: SLICED.K1.INIT 0000111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R38C116:PLC2
arc: E3_H06E0203 W1_H02E0401
arc: H00L0000 V02S0201
arc: H00R0000 S1_V02N0401
arc: N1_V02N0701 H02W0701
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 E1_H02W0401
arc: V00T0100 E1_H02W0101
arc: A2 H01E0001
arc: B2 H02E0101
arc: C2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D2 V02S0001
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F2
arc: E3_H06E0103 F2
arc: F2 F5B_SLICE
arc: H01W0000 Q0
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M2 H02W0601
arc: M5 H00R0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: S1_V02S0201 F2
arc: W3_H06W0103 F2
word: SLICEB.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1111111111111110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C117:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N1_V01S0000
arc: E3_H06E0303 H01E0101
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 W3_H06E0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 H01E0101
arc: V00B0000 E1_H02W0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E1_H01W0000
arc: A0 S1_V02N0701
arc: C0 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 Q0
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 0101111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C118:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 V01N0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0101
arc: W1_H02W0401 W3_H06E0203
arc: A1 F5
arc: A2 F7
arc: A7 N1_V01N0101
arc: B1 Q1
arc: B3 H01W0100
arc: B7 V01S0000
arc: C0 H00L0000
arc: C1 H02W0601
arc: C2 H00L0100
arc: C3 H02W0601
arc: C5 N1_V02S0201
arc: C7 H02W0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 V01S0100
arc: D2 N1_V02S0201
arc: D3 H00R0000
arc: D5 H02E0001
arc: D7 H02E0001
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q3
arc: H01W0000 Q4
arc: H01W0100 Q1
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 Q0
arc: S1_V02S0701 F5
arc: V01S0000 Q1
arc: V01S0100 Q0
arc: W1_H02W0101 Q3
word: SLICEC.K1.INIT 1111111100001111
word: SLICEA.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1110101000000000
word: SLICEA.K1.INIT 0101010101000000
word: SLICEB.K0.INIT 1111101011111111
word: SLICEB.K1.INIT 0000110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C119:PLC2
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: H00R0100 E1_H02W0701
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: W1_H02W0601 N1_V01S0000
arc: A0 V02S0701
arc: C0 E1_H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0500
arc: D0 V02N0201
arc: D6 H02W0201
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: MUXCLK0 CLK0
arc: V01S0100 Q0
arc: W1_H02W0401 F6
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 1010111110100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R38C120:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V06S0303
arc: H00R0000 H02W0601
arc: H00R0100 H02W0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02W0501
arc: W1_H02W0201 N1_V02S0201
arc: A3 V01N0101
arc: B0 V01N0001
arc: B2 E1_H01W0100
arc: C0 E1_H01W0000
arc: C2 H02E0401
arc: C3 E1_H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0500
arc: D0 V00B0100
arc: D2 V02N0001
arc: D3 H00R0000
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0101 Q3
arc: S3_V06S0003 Q3
arc: V01S0000 Q0
arc: V01S0100 Q2
word: SLICEB.K0.INIT 1111001111000000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111000010101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R38C121:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0701 N1_V01S0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02E0501
arc: W1_H02W0501 V06S0303
arc: A0 E1_H01E0001
arc: A3 V01N0101
arc: B2 V01N0001
arc: C0 H02E0601
arc: C2 F4
arc: C3 F4
arc: C4 H02E0401
arc: C7 F4
arc: CE0 E1_H02W0101
arc: CE1 H00R0100
arc: CLK0 G_HPBX0500
arc: D0 Q0
arc: D2 H02E0001
arc: D3 V00B0100
arc: D4 H02W0001
arc: D7 V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q0
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F4
arc: H01W0100 F4
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0001 Q2
arc: S1_V02S0301 Q3
arc: S3_V06S0003 Q0
arc: V01S0000 F4
arc: V01S0100 F7
arc: W1_H02W0601 F4
arc: W1_H02W0701 F7
word: SLICED.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000111100000000
word: SLICEA.K0.INIT 1010000011110101
word: SLICEB.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111101000001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R38C122:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0601 H01E0001
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H01E0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0001
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0401 W3_H06E0203
arc: A0 H01E0001
arc: A1 H01E0001
arc: A3 H01E0001
arc: B6 N1_V01S0000
arc: B7 V00B0000
arc: C0 V02S0601
arc: C1 N1_V01S0100
arc: C3 N1_V02S0401
arc: C6 H01E0001
arc: C7 H01E0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0500
arc: D0 V02S0201
arc: D1 H02E0001
arc: D3 V02S0001
arc: D6 V02S0401
arc: D7 N1_V02S0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0101 Q3
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F7
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: N1_V02N0401 Q6
arc: N1_V02N0501 F7
arc: S1_V02S0101 Q1
arc: S3_V06S0003 Q3
arc: V01S0000 Q0
arc: V01S0100 Q6
word: SLICED.K1.INIT 1111110011110000
word: SLICEA.K0.INIT 1111010110100000
word: SLICED.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111010110100000
word: SLICEA.K1.INIT 1111101001010000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R38C123:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 W1_H02E0201
arc: H00L0100 H02E0301
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H01E0001
arc: S1_V02S0201 H01E0001
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0101
arc: W1_H02W0101 H01E0101
arc: A0 H00L0000
arc: A2 W1_H02E0701
arc: A4 V00B0000
arc: B0 N1_V02S0301
arc: B2 W1_H02E0101
arc: B3 W1_H02E0301
arc: C0 S1_V02N0401
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V01N0101
arc: CE0 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0500
arc: D0 V02N0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 S1_V02N0401
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M1 V01S0100
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q4
arc: S3_V06S0003 Q0
arc: V01S0100 F2
word: SLICEB.K0.INIT 1111111011111100
word: SLICEB.K1.INIT 1111110011110000
word: SLICEC.K0.INIT 1111101011110000
word: SLICEA.K0.INIT 1100000011101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R38C124:PLC2
arc: E1_H02E0701 S1_V02N0701
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 W3_H06E0103
arc: S1_V02S0101 W3_H06E0103
arc: W1_H02W0501 W3_H06E0303
arc: A0 H02E0701
arc: C0 W1_H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0500
arc: D0 V02S0001
arc: D3 V02S0201
arc: D4 V02S0401
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: S1_V02S0001 Q0
arc: S3_V06S0003 F3
arc: S3_V06S0203 F4
word: SLICEB.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 1010111110100000
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R38C70:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R38C72:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile R38C73:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0303 N3_V06S0203

.tile R38C74:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0701 E1_H01W0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R38C75:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0601 E1_H01W0000
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0201 E3_H06W0103
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 Q3
arc: H01W0100 Q6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M3 H00R0100
arc: M4 V00B0100
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0101 Q3
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C76:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0501 V02S0501
arc: E3_H06E0203 S3_V06N0203
arc: H00R0000 E1_H02W0401
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 E1_H02W0501
arc: W1_H02W0501 V02S0501
arc: B0 H02E0101
arc: B1 Q1
arc: C0 N1_V01N0001
arc: C1 H00L0000
arc: CE0 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 W1_H02E0001
arc: E1_H02E0101 Q3
arc: E1_H02E0701 Q5
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q7
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 H02E0601
arc: M3 H00R0100
arc: M5 H00R0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0203 Q7
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1100110011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C77:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 V01N0101
arc: H00L0100 H02E0101
arc: H00R0000 V02N0601
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 N1_V01S0000
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E1_H01W0000
arc: V00B0100 H02W0701
arc: V00T0100 E1_H02W0301
arc: B0 W1_H02E0101
arc: B1 V00B0000
arc: C0 N1_V01N0001
arc: C1 H00L0000
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0001
arc: D1 H02E0001
arc: E1_H01E0001 Q6
arc: E1_H01E0101 F0
arc: E1_H02E0101 Q1
arc: F0 F5A_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q3
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 H02W0601
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H02W0001
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q5
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0303 Q6
arc: V00B0000 Q4
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1100110011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C78:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0103 H01E0101
arc: H00L0100 N1_V02S0301
arc: H00R0100 H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0201 H06W0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H02W0601
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02W0001
arc: V00T0100 H02W0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 H01E0001
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: B0 V00B0000
arc: B1 V02N0301
arc: B3 H02E0101
arc: C0 E1_H02W0601
arc: C1 V02N0401
arc: C2 E1_H02W0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 E1_H02W0201
arc: D2 V02S0001
arc: D3 E1_H02W0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q3
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M3 H02E0201
arc: M4 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V01S0000 Q1
arc: W1_H02W0401 Q4
arc: W1_H02W0701 Q7
word: SLICEB.K1.INIT 1010101011001100
word: SLICEB.K0.INIT 1010111110100000
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C79:PLC2
arc: E1_H02E0101 S3_V06N0103
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: H00L0000 H02E0001
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06W0103
arc: S1_V02S0201 N1_V02S0201
arc: V00T0000 V02S0401
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 N3_V06S0003
arc: W3_H06W0103 E3_H06W0103
arc: A1 F7
arc: A3 H00L0100
arc: A4 H02W0701
arc: A7 Q7
arc: B1 V00T0000
arc: B2 E1_H02W0101
arc: B3 E1_H02W0301
arc: B4 H02W0101
arc: B7 H02E0301
arc: C1 N1_V01N0001
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 V00B0100
arc: C7 V02N0001
arc: CLK0 G_HPBX0600
arc: D1 V02S0001
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H02E0201
arc: D7 V01N0001
arc: E1_H01E0101 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q6
arc: H01W0000 Q1
arc: H01W0100 Q1
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 H02E0601
arc: M3 H02E0201
arc: M4 E1_H02W0401
arc: M5 H02W0001
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q1
arc: N1_V02N0101 Q3
arc: N1_V02N0701 Q5
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: S1_V02S0301 Q1
arc: V00B0000 F4
arc: V00B0100 Q5
arc: V01S0000 Q1
arc: V01S0100 F0
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1100000000110000
word: SLICEB.K1.INIT 1000000000100000
word: SLICEC.K0.INIT 1111001101010001
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1001000010011001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C80:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 E1_H02W0701
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E1_H01W0000
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 V02N0701
arc: A3 V02N0701
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 V02N0701
arc: B5 V02N0701
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 H02W0601
arc: C5 H02W0601
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 H02W0001
arc: D5 E1_H02W0201
arc: E1_H01E0001 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 Q7
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M4 E1_H02W0401
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N3_V06N0203 F4
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 0101101010101010
word: SLICEA.K1.INIT 0101010110100101
word: SLICEB.K0.INIT 0100101101111000
word: SLICEB.K1.INIT 0100101101111000
word: SLICEC.K0.INIT 1100111111000000
word: SLICEC.K1.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R38C81:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 N1_V01S0000
arc: H00R0000 V02S0401
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0701 E3_H06W0203
arc: V00B0000 V02S0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: B0 S1_V02N0101
arc: B2 S1_V02N0101
arc: C0 E1_H02W0601
arc: C2 E1_H02W0601
arc: C4 E1_H02W0601
arc: C5 N1_V02S0201
arc: C6 E1_H02W0601
arc: C7 N1_V02S0201
arc: D0 V02N0201
arc: D1 N1_V02S0201
arc: D2 V02N0201
arc: D3 N1_V02S0201
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 E1_H02W0001
arc: M6 V00B0000
arc: N3_V06N0003 F3
arc: W1_H02W0101 F3
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 1111000011110011
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111000011000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1111000011110000
word: SLICED.K0.INIT 1111000011110000
word: SLICED.K1.INIT 1111000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1

.tile R38C82:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V02N0601
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 H02E0301
arc: H00R0000 E1_H02W0401
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 H02E0601
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0003
arc: A4 E1_H01W0000
arc: A6 E1_H01W0000
arc: B0 H02E0101
arc: B2 H02E0101
arc: C0 E1_H01W0000
arc: C2 E1_H01W0000
arc: D0 H02E0201
arc: D1 H02E0001
arc: D2 H02E0201
arc: D3 H02E0001
arc: D5 H02E0001
arc: D7 H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 H02E0601
arc: M1 H00R0000
arc: M2 H02E0601
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 1111000011110011
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111000011000000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1010101010101010
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1010101010101010
word: SLICED.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R38C83:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 N1_V01S0100
arc: H01W0000 E3_H06W0103
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 H01E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0303 E1_H01W0100
arc: B0 W1_H02E0101
arc: C0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1111111100110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C84:PLC2
arc: E1_H02E0001 V02S0001
arc: H00R0000 H02W0601
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H02E0401
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0301 H02W0301
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 E1_H01W0100
arc: A0 E1_H02W0501
arc: A3 E1_H02W0501
arc: A4 V02N0101
arc: A5 V02N0101
arc: A6 V02N0101
arc: A7 V02N0101
arc: B0 V02N0101
arc: B3 V02N0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C5 H02E0601
arc: D0 V02N0201
arc: D1 S1_V02N0201
arc: D2 S1_V02N0201
arc: D3 V02N0201
arc: D4 V00B0000
arc: D6 V00B0000
arc: D7 V00B0000
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 W1_H02E0601
arc: M1 H02E0001
arc: M2 W1_H02E0601
arc: M3 H00R0000
arc: M4 V00B0100
arc: M5 H02E0001
arc: M6 V00B0100
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 1100000011000101
word: SLICEA.K1.INIT 1111111100001111
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1100111111001010
word: SLICEC.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 1010111110101111
word: SLICED.K0.INIT 1010101000000000
word: SLICED.K1.INIT 1010101011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R38C85:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 W3_H06E0003
arc: H00L0000 E1_H02W0001
arc: H00L0100 V02N0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H06E0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 N1_V02S0401
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02S0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0103 E3_H06W0103
arc: A0 H02W0501
arc: A2 H02W0501
arc: C0 V02N0401
arc: C2 V02N0401
arc: C7 V02S0001
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02S0001
arc: D2 V02N0201
arc: D3 V02S0001
arc: D4 V02N0401
arc: D5 V00B0000
arc: D6 V02N0401
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: LSR0 V00T0000
arc: M0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 1111000011110101
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111000010100000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 1111111100000000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C86:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 H02W0401
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0501 S1_V02N0501
arc: B2 V02S0301
arc: C2 V02S0401
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D2 N1_V01S0000
arc: E3_H06E0103 Q2
arc: F2 F2_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
word: SLICEB.K0.INIT 1100111100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C87:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103

.tile R38C88:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 E1_H01W0000
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02E0001
arc: H00R0000 H02E0601
arc: H00R0100 H02W0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02N0201
arc: V00B0100 H02E0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A2 V02N0501
arc: B0 V00B0000
arc: C0 S1_V02N0401
arc: C1 V02N0601
arc: C2 S1_V02N0601
arc: C3 V02N0601
arc: C4 V02N0001
arc: C6 V02N0001
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 V02N0001
arc: D5 V02N0601
arc: D7 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00B0100
arc: M5 H02W0001
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S1_V02S0501 Q7
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 1111111100000011
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1111101000000000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1111000011110000
word: SLICED.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C89:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02N0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06E0103
arc: V00B0000 N1_V02S0201
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0303 E1_H01W0100
arc: A5 N1_V02S0101
arc: A6 N1_V02S0101
arc: A7 N1_V02S0101
arc: B0 N1_V02S0101
arc: B1 Q1
arc: B2 N1_V02S0101
arc: B3 V01N0001
arc: B5 N1_V02S0501
arc: C0 H00L0000
arc: C2 H00L0000
arc: C3 V02S0401
arc: C5 N1_V02S0201
arc: C6 N1_V02S0201
arc: C7 N1_V02S0201
arc: CE0 V02N0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0201
arc: D2 H02E0001
arc: D3 N1_V02S0201
arc: D5 H02E0001
arc: D6 H02E0001
arc: D7 H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: E1_H02E0001 F0
arc: E1_H02E0101 Q1
arc: E1_H02E0201 F2
arc: E1_H02E0501 F7
arc: E1_H02E0601 F6
arc: E1_H02E0701 F5
arc: E3_H06E0003 F0
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 Q1
arc: LSR0 V00B0100
arc: M1 H00L0100
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F6
arc: S1_V02S0001 Q2
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S3_V06S0203 F7
arc: S3_V06S0303 F6
arc: V01S0000 F0
arc: V01S0100 F0
word: SLICEB.K1.INIT 0000000000001100
word: SLICEC.K1.INIT 0001000100110010
word: SLICED.K0.INIT 0000000001010000
word: SLICEB.K0.INIT 0000000000001100
word: SLICED.K1.INIT 0000010100000000
word: SLICEA.K0.INIT 0000000011000000
word: SLICEA.K1.INIT 0011001100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C90:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: H00L0100 V02N0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H01E0101
arc: V00B0000 H02E0601
arc: V00B0100 H02E0501
arc: V00T0000 H02E0001
arc: V00T0100 V02S0501
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0303
arc: A0 F5
arc: A1 F7
arc: A2 H02E0701
arc: A3 V02N0701
arc: A4 N1_V02S0101
arc: A5 E1_H02W0501
arc: A7 H02W0501
arc: B0 F1
arc: B1 V00B0000
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 V02S0701
arc: B7 V01S0000
arc: C0 F4
arc: C1 N1_V01N0001
arc: C2 W1_H02E0401
arc: C3 V02N0401
arc: C4 H02E0401
arc: C5 V02S0201
arc: C7 V00T0000
arc: CE0 V02N0201
arc: CE1 E1_H02W0101
arc: CE2 H00R0000
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 F2
arc: D2 V00B0100
arc: D3 V02N0001
arc: D4 V02S0401
arc: D5 H02W0001
arc: D7 V02S0601
arc: E1_H01E0001 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F0
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M2 V00T0100
arc: M4 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V02N0301 F3
arc: V01S0000 Q7
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1010101000110000
word: SLICEC.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 0000001000001010
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 0010101000000000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1011101100001011
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R38C91:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0203 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0401 E3_H06W0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 V02N0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0501 V06S0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: A0 F5
arc: A2 V02S0501
arc: A3 F7
arc: A7 W1_H02E0501
arc: B0 H02E0301
arc: B1 W1_H02E0101
arc: B2 N1_V02S0101
arc: B3 N1_V02S0301
arc: B5 H00L0000
arc: B7 S1_V02N0701
arc: C0 N1_V01N0001
arc: C1 H02W0601
arc: C2 W1_H02E0401
arc: C3 V02N0601
arc: C5 H02E0401
arc: C7 V00T0000
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 H02W0201
arc: D2 V02S0001
arc: D3 V02N0001
arc: D5 H02E0201
arc: D7 W1_H02E0201
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F0
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F3
arc: V01S0100 F1
arc: W1_H02W0201 Q0
arc: W1_H02W0301 F1
word: SLICEA.K0.INIT 1000101110001000
word: SLICEC.K1.INIT 1100110011110000
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 0010101000000000
word: SLICEB.K0.INIT 1101110100001101
word: SLICEA.K1.INIT 0000001100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R38C92:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02N0001
arc: H00R0000 H02W0601
arc: H00R0100 V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H06E0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02W0501
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0303 E3_H06W0203
arc: A1 H02W0701
arc: A4 W1_H02E0501
arc: A7 Q7
arc: B1 H02W0101
arc: B3 V02S0101
arc: B4 E1_H02W0301
arc: B7 V00B0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C4 Q4
arc: C7 H02E0601
arc: CE1 S1_V02N0201
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 V00T0100
arc: D3 V02S0001
arc: D4 H00L0100
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: E1_H02E0701 Q5
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F3
arc: H01W0100 Q3
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0100
arc: M3 E1_H02W0201
arc: M4 V00T0000
arc: M5 H00R0000
arc: M7 E1_H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q5
arc: N1_V02N0501 Q7
arc: V00B0000 Q4
arc: V01S0000 F4
arc: V01S0100 F3
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0000000000110011
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1011000000110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R38C93:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 H01E0001
arc: H00R0000 N1_V02S0601
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H02W0501
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02N0501
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 F7
arc: A1 H00L0000
arc: A2 N1_V02S0701
arc: A3 H00L0100
arc: A4 E1_H02W0701
arc: A5 H02W0701
arc: A6 W1_H02E0501
arc: A7 H02E0701
arc: B0 W1_H02E0301
arc: B1 V00B0000
arc: B2 N1_V02S0101
arc: B3 E1_H02W0301
arc: B4 V00B0100
arc: B5 V01S0000
arc: B6 H01E0101
arc: C1 V02N0401
arc: C2 V02N0601
arc: C3 F4
arc: C4 H02W0401
arc: C5 S1_V02N0201
arc: C6 V00T0100
arc: C7 E1_H02W0601
arc: CE0 V02N0201
arc: CE1 W1_H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 V00T0100
arc: D2 S1_V02N0201
arc: D3 F0
arc: D4 V00B0000
arc: D5 V02N0601
arc: D6 F2
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: LSR1 H02W0501
arc: M0 V00T0000
arc: M3 H00R0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: V00B0000 Q4
arc: V01S0000 Q3
arc: W1_H02W0101 F1
arc: W1_H02W0501 F5
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K0.INIT 0100110000000000
word: SLICED.K1.INIT 1010000010100000
word: SLICEA.K0.INIT 0001000101010101
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0111000000000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 0001010100111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R38C94:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 H01E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 E3_H06W0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 E3_H06W0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0501
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: A0 E1_H02W0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A7 V02S0301
arc: B0 V02N0301
arc: B1 E1_H02W0301
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 N1_V01S0000
arc: B7 V00B0100
arc: C0 S1_V02N0401
arc: C1 H02E0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 V01N0101
arc: C5 H02E0401
arc: C6 E1_H01E0101
arc: C7 H02E0401
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 N1_V02S0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 H02E0201
arc: D5 W1_H02E0201
arc: D6 F2
arc: D7 W1_H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: E3_H06E0003 Q0
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0501 F7
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: S3_V06S0203 F7
arc: V00T0100 F1
arc: V01S0000 F7
arc: V01S0100 F6
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0011000100010001
word: SLICEC.K1.INIT 0000000011110000
word: SLICED.K1.INIT 0010000000000000
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1011111100110111
word: SLICEB.K1.INIT 1110101100100111
word: SLICEC.K0.INIT 1111000011001100
word: SLICED.K0.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R38C95:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00R0000 V02S0401
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 E1_H01W0000
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 S1_V02N0401
arc: V00T0100 N1_V02S0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A3 H02W0701
arc: A4 F5
arc: A5 H02E0701
arc: A7 E1_H02W0501
arc: B0 V02N0101
arc: B3 H02E0301
arc: B5 E1_H02W0101
arc: C0 E1_H02W0401
arc: C3 N1_V01N0001
arc: C4 H01E0001
arc: C5 V00B0100
arc: C7 W1_H02E0601
arc: CE0 S1_V02N0201
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D3 E1_H02W0201
arc: D4 H01W0000
arc: D5 E1_H02W0201
arc: D7 H00L0100
arc: E1_H01E0001 F4
arc: E1_H02E0401 Q6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F3
arc: M0 V00T0000
arc: M1 H00R0000
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F0
arc: S3_V06S0103 Q1
arc: V00B0100 F7
arc: V01S0100 F4
word: SLICEA.K0.INIT 1111111101000101
word: SLICEA.K1.INIT 1111111100000000
word: SLICED.K1.INIT 1010111110100000
word: SLICEC.K1.INIT 1110101000000000
word: SLICEB.K1.INIT 0010101010100000
word: SLICEC.K0.INIT 0000000000000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C96:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 N1_V02S0701
arc: H01W0100 E3_H06W0303
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 H02E0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A5 V00B0000
arc: A6 V02N0301
arc: B0 V00T0000
arc: B2 H00R0000
arc: B5 V02S0701
arc: C0 N1_V02S0401
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C4 Q4
arc: C5 W1_H02E0401
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D2 Q2
arc: D3 H00R0000
arc: D4 N1_V02S0401
arc: D5 S1_V02N0601
arc: D6 F0
arc: E1_H01E0101 F6
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q4
arc: H01W0000 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: S3_V06S0103 Q2
arc: S3_V06S0303 F5
arc: V00T0000 Q2
arc: V01S0100 Q3
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0000000001000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111110101010
word: SLICEB.K0.INIT 0111111110000000
word: SLICEB.K1.INIT 0101101010101010
word: SLICEC.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 0000000001110010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R38C97:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 S1_V02N0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: A0 E1_H02W0501
arc: A4 V02S0101
arc: B0 V02S0301
arc: B4 V02S0501
arc: C4 E1_H01E0101
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D4 V02S0401
arc: D5 V02S0401
arc: E1_H01E0001 Q0
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F4 F5C_SLICE
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F4
arc: W3_H06W0003 Q0
word: SLICEC.K0.INIT 1111111101000101
word: SLICEC.K1.INIT 1111111100000000
word: SLICEA.K0.INIT 1101110110001000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R38C98:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 V02S0001
arc: H00L0100 H02E0301
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0100
arc: A1 F5
arc: A2 W1_H02E0701
arc: A3 H02E0501
arc: A4 V00T0100
arc: A5 W1_H02E0501
arc: A6 H00L0000
arc: B0 S1_V02N0301
arc: B1 H00R0100
arc: B2 E1_H02W0101
arc: B3 V02S0101
arc: B4 H02E0101
arc: B6 F3
arc: B7 H02W0301
arc: C0 S1_V02N0401
arc: C1 E1_H02W0401
arc: C2 H00R0100
arc: C3 F4
arc: C4 H02E0601
arc: C5 E1_H01E0101
arc: C6 H02E0401
arc: C7 H02W0601
arc: CE0 H00R0000
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 F2
arc: D2 V01S0100
arc: D3 N1_V01S0000
arc: D4 V01N0001
arc: D5 H02E0201
arc: D6 V00B0000
arc: D7 E1_H02W0201
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q4
arc: N1_V02N0201 Q0
arc: N3_V06N0003 Q0
arc: S1_V02S0201 Q0
arc: S1_V02S0601 F6
arc: V01S0000 F1
arc: V01S0100 F7
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 0100000011000000
word: SLICED.K0.INIT 0000000001001110
word: SLICEA.K0.INIT 0000110010101110
word: SLICED.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 0010101010100000
word: SLICEC.K1.INIT 0000010101010101
word: SLICEA.K1.INIT 0000000000001011
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R38C99:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02E0601
arc: H00R0100 V02S0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 E1_H02W0601
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 H01E0001
arc: W3_H06W0103 E1_H02W0101
arc: A0 S1_V02N0501
arc: A2 H02E0501
arc: A3 F5
arc: A4 N1_V01N0101
arc: A5 H02E0701
arc: A7 V02S0301
arc: B0 V02S0101
arc: B2 H00R0000
arc: B4 H00L0000
arc: B5 V00B0100
arc: C0 F4
arc: C2 N1_V01N0001
arc: C3 H02W0401
arc: C4 H02E0401
arc: C5 H02E0601
arc: C7 H01E0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D2 W1_H02E0201
arc: D3 F2
arc: D4 H00L0100
arc: D5 H02E0201
arc: D7 W1_H02E0001
arc: E1_H01E0001 F0
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F7
arc: S1_V02S0201 Q0
arc: S3_V06S0003 F3
arc: V00B0100 F7
arc: W3_H06W0003 F3
word: SLICEC.K0.INIT 0011010100000000
word: SLICEA.K0.INIT 0000101100000011
word: SLICED.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 1100100010001000
word: SLICEC.K1.INIT 0111110000000000
word: SLICEB.K1.INIT 0000000000000101
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C100:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 N3_V06S0003
arc: W3_H06W0303 E3_H06W0303
arc: A3 S1_V02N0701
arc: B3 V02S0301
arc: C3 N1_V02S0401
arc: D3 V02N0001
arc: F2 F5B_SLICE
arc: H01W0100 F2
arc: M2 W1_H02E0601
word: SLICEB.K0.INIT 1111111111111111
word: SLICEB.K1.INIT 1000101010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R39C101:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 V06N0003
arc: H00L0000 S1_V02N0001
arc: H00R0000 V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0100 V02S0301
arc: V00T0100 H02W0101
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 S1_V02N0401
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 W1_H02E0501
arc: A6 E1_H01W0000
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 H00L0000
arc: B3 S1_V02N0301
arc: B4 H00R0000
arc: B6 H01E0101
arc: C0 E1_H02W0601
arc: C1 N1_V02S0601
arc: C2 N1_V02S0601
arc: C3 N1_V02S0601
arc: C4 V00T0100
arc: C5 V02N0001
arc: C6 H02E0601
arc: CLK1 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 H02W0001
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0100
arc: V01S0100 F6
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1011000010000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R39C102:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N3_V06S0303
arc: N1_V02N0501 H02E0501
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 V00T0000
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 E1_H02W0301
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 V00B0100
arc: C5 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: D4 V00B0000
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: LSR1 V00T0100
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW

.tile R39C103:PLC2
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02E0601
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0401
arc: V00T0000 H02E0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0601 N1_V02S0601
arc: A1 H00L0000
arc: A2 W1_H02E0701
arc: A6 V02N0301
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 S1_V02N0301
arc: B6 N1_V02S0701
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C2 V02N0601
arc: C6 V00T0000
arc: D0 F2
arc: D1 F2
arc: D2 H00R0000
arc: D6 H02W0001
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M6 H02W0401
arc: N3_V06N0003 F0
arc: S1_V02S0401 F6
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 1100000011111111
word: SLICEA.K1.INIT 1110101011111111
word: SLICED.K0.INIT 1100000010100000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R39C104:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 V06S0003
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 S1_V02N0301
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0201
arc: V00B0100 V02N0301
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 V06S0003
arc: W1_H02W0701 E1_H02W0701
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 H02W0501
arc: A6 W1_H02E0501
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 V00B0100
arc: B6 V00T0000
arc: C0 N1_V02S0601
arc: C1 N1_V02S0601
arc: C2 N1_V02S0601
arc: C3 N1_V02S0601
arc: C4 H02W0401
arc: C5 V00T0100
arc: C6 H02E0601
arc: CLK1 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 V02N0601
arc: D6 V02S0401
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0000
arc: V00T0000 F0
arc: W1_H02W0401 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1101000010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R39C105:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02N0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0701
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N1_V02S0601
arc: A0 V02S0701
arc: A1 V02N0501
arc: A2 V02S0701
arc: A3 V02N0501
arc: A4 N1_V01S0100
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H00L0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V00T0000
arc: C5 S1_V02N0001
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK1 G_HPBX0600
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 S1_V02N0601
arc: E1_H01E0101 Q6
arc: E1_H02E0001 F0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: H01W0100 Q7
arc: LSR0 E1_H02W0501
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M1 H02W0001
arc: M2 E1_H02W0601
arc: M3 H00R0000
arc: M4 H02E0401
arc: M5 V01S0000
arc: M6 V00B0000
arc: M7 H02E0201
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V02N0301 Q1
arc: N1_V02N0401 Q4
arc: N3_V06N0003 Q3
arc: N3_V06N0303 Q5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R39C106:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 W1_H02E0001
arc: H00R0100 V02S0501
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 E1_H02W0601
arc: V00B0100 H02E0701
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0701 V06S0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 E1_H02W0701
arc: A3 V02S0701
arc: A4 H02E0501
arc: A6 N1_V02S0101
arc: A7 N1_V02S0301
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H00L0000
arc: B6 V02N0701
arc: B7 H02E0101
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 V00B0100
arc: C5 S1_V02N0001
arc: C6 V00T0000
arc: C7 N1_V02S0001
arc: CLK1 G_HPBX0600
arc: D0 V02S0001
arc: D1 E1_H02W0201
arc: D2 V02S0001
arc: D3 E1_H02W0201
arc: D4 V00B0000
arc: D6 H02E0001
arc: D7 H02W0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: LSR1 H02E0301
arc: M4 H02W0401
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q4
arc: S1_V02S0701 F7
arc: V00T0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1100000010100000
word: SLICED.K0.INIT 1010001010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R39C107:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: H00L0000 H02W0001
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0501 E3_H06W0303
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H06E0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 N1_V02S0201
arc: V00T0000 S1_V02N0401
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 V06S0203
arc: A0 E1_H02W0701
arc: A4 N1_V01S0100
arc: A5 N1_V01S0100
arc: B0 H02W0101
arc: B4 H02E0301
arc: B5 H02E0301
arc: C0 H00L0000
arc: C4 W1_H02E0601
arc: C5 W1_H02E0601
arc: CE0 H00R0000
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D4 H02W0001
arc: D5 H02W0001
arc: E1_H02E0601 Q6
arc: F0 F0_SLICE
arc: F4 F5C_SLICE
arc: H01W0100 Q6
arc: M4 V00B0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0401 F4
arc: N3_V06N0003 Q0
word: SLICEC.K0.INIT 1100000010111000
word: SLICEC.K1.INIT 1111001110111000
word: SLICEA.K0.INIT 1101111010000100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C108:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 E3_H06W0303
arc: E3_H06E0003 N1_V01S0000
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 H02E0601
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0303 H06E0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02S0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: A0 S1_V02N0701
arc: A5 Q5
arc: B0 E1_H02W0301
arc: B5 V01S0000
arc: C0 H02E0401
arc: C5 V00T0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D5 H00L0100
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00B0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: S1_V02S0701 F5
arc: V00T0000 Q0
arc: V01S0000 Q4
arc: V01S0100 F0
arc: W3_H06W0003 F0
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1111111111101111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C109:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: H00L0100 H02W0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0701 W3_H06E0203
arc: A0 H00L0100
arc: B0 V02S0101
arc: B2 H00R0000
arc: C0 N1_V01N0001
arc: C2 H02W0401
arc: C3 H02E0601
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D2 E1_H02W0001
arc: E1_H01E0101 F2
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H00R0000 Q4
arc: LSR0 E1_H02W0301
arc: M2 V00T0100
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q0
arc: W1_H02W0001 Q0
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111000011110000
word: SLICEA.K0.INIT 0000110100001000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C110:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0701 V06S0203
arc: N1_V02N0001 H06E0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V02S0601
arc: V00T0000 V02S0401
arc: V00T0100 H02E0301
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 E1_H02W0301
arc: A5 N1_V01N0101
arc: B0 H02W0101
arc: B5 V02S0501
arc: C0 V02N0601
arc: C2 H02W0401
arc: C5 V02S0001
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D2 H02E0201
arc: D5 V00B0000
arc: E1_H01E0101 F2
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M3 W1_H02E0201
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q3
arc: N3_V06N0003 Q0
arc: V00B0000 Q6
word: SLICEC.K1.INIT 0000000001000000
word: SLICEA.K0.INIT 1111110000110000
word: SLICEB.K0.INIT 1111000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C111:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02W0301
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02E0701
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V02S0601
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00T0100
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 H02E0101
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V00T0000
arc: C5 N1_V02S0001
arc: C6 E1_H02W0401
arc: CLK1 G_HPBX0600
arc: D0 H02W0201
arc: D1 V00B0100
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 N1_V02S0601
arc: D6 E1_H02W0001
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q1
arc: LSR0 V00B0000
arc: LSR1 E1_H02W0501
arc: M1 H00R0100
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: N3_V06N0303 F6
arc: S1_V02S0401 F6
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1111111100001111
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R39C112:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 H01E0101
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H06W0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 E1_H02W0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0303 E3_H06W0203
arc: A2 V00T0000
arc: A5 Q5
arc: A7 Q7
arc: B0 E1_H02W0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C113:PLC2
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0501 S3_V06N0303
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V06S0303
arc: A0 H00L0000
arc: A2 V00T0000
arc: B1 Q1
arc: B6 N1_V01S0000
arc: B7 N1_V01S0000
arc: C6 V00T0000
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D6 V02N0601
arc: D7 V02N0601
arc: E1_H01E0101 F7
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0100 F7
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: V00T0000 Q2
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K1.INIT 0000110000000000
word: SLICED.K0.INIT 1111001100000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R39C114:PLC2
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 N1_V01S0100
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 H06E0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0303 N1_V01S0100
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C115:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 W3_H06E0103
arc: H00R0100 H02E0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H06E0303
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 V01N0001
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 V02S0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0303 N3_V06S0303
arc: B0 E1_H02W0101
arc: B4 V01S0000
arc: C0 V02N0601
arc: C2 F4
arc: CE0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D2 E1_H02W0201
arc: D4 H00R0100
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0000 F2
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N3_V06N0003 Q0
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 0000000000110011
word: SLICEB.K0.INIT 1111111100001111
word: SLICEA.K0.INIT 1100110011111100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R39C116:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 N1_V02S0201
arc: B0 V01N0001
arc: C0 H02E0601
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C117:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 W1_H02E0701
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W3_H06W0003 E1_H01W0000
arc: A0 V02N0501
arc: C0 N1_V01N0001
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0101000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C118:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0701 V06S0203
arc: H00R0000 V02S0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 W3_H06E0103
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 W1_H02E0601
arc: V00T0100 V02S0701
arc: A4 V00T0000
arc: B0 V01N0001
arc: B4 V02N0701
arc: C0 W1_H02E0601
arc: C1 N1_V01S0100
arc: C4 N1_V02S0001
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 N1_V01S0000
arc: D4 H02E0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q1
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F4
arc: LSR1 V00T0100
arc: M3 H00R0000
arc: M4 E1_H01E0101
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V02N0501 Q5
arc: S1_V02S0101 Q3
arc: V00T0000 Q0
arc: V01S0000 Q5
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1100000000000000
word: SLICEC.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 1111111111110000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R39C119:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 N1_V01S0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 H01E0001
arc: V00B0100 E1_H02W0501
arc: A0 H02W0501
arc: A1 V02S0701
arc: A4 V02N0301
arc: B0 E1_H01W0100
arc: C1 E1_H02W0601
arc: C4 N1_V02S0201
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0500
arc: D0 E1_H02W0001
arc: D1 E1_H02W0201
arc: D4 H02E0001
arc: D5 V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q1
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F5C_SLICE
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: S1_V02S0601 F4
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1100110010101010
word: SLICEA.K1.INIT 1010111110100000
word: SLICEC.K0.INIT 1111000010101010
word: SLICEC.K1.INIT 1111111100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R39C120:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 W1_H02E0701
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 H02E0201
arc: H00L0100 W1_H02E0301
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H01W0000
arc: S1_V02S0001 H02E0001
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 W3_H06E0103
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 W3_H06E0003
arc: A2 V00T0000
arc: B0 V02N0101
arc: B3 V02S0101
arc: B4 H02E0101
arc: B5 H00L0000
arc: B6 H02E0301
arc: B7 N1_V01S0000
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 F4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR1 E1_H02W0501
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F3
arc: N1_V02N0501 Q7
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R39C121:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V02S0301
arc: H00L0000 N1_V02S0201
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 H01E0001
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0303 N3_V06S0303
arc: A2 V00B0000
arc: B0 V02S0301
arc: B1 H02E0101
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0600
arc: D7 H02E0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: LSR0 V00B0100
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F0
arc: N1_V02N0701 Q5
arc: V01S0000 F7
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K1.INIT 1111000011111111
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C122:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0001 H01E0001
arc: S1_V02S0501 N1_V01S0100
arc: S3_V06S0103 H01E0101
arc: V00T0000 V02S0401
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V06N0303
arc: C5 E1_H02W0401
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0500
arc: D0 Q0
arc: D5 H02E0201
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0303 F5
arc: S3_V06S0303 F5
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0000111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R39C123:PLC2
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0201 H06E0103
arc: S1_V02S0601 H06E0303
arc: V00T0100 S1_V02N0701
arc: A2 V02N0501
arc: B0 N1_V02S0101
arc: B2 W1_H02E0301
arc: B3 V02N0301
arc: C0 N1_V02S0401
arc: C2 H02E0601
arc: C3 H02E0601
arc: CE0 V02S0201
arc: CLK0 G_HPBX0500
arc: D0 W1_H02E0001
arc: D2 V02N0001
arc: D3 V02N0201
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: N1_V02N0001 Q0
arc: S1_V02S0001 Q0
word: SLICEA.K0.INIT 1111000011001100
word: SLICEB.K0.INIT 1111111111101100
word: SLICEB.K1.INIT 1111110011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R39C124:PLC2
arc: E1_H02E0301 V06N0003
arc: H00L0000 W1_H02E0001
arc: N1_V02N0501 V01N0101
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02S0101
arc: V00T0000 H02E0201
arc: W1_H02W0401 W3_H06E0203
arc: CE3 H00L0000
arc: CLK0 G_HPBX0500
arc: LSR0 V00B0100
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N3_V06N0303 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C71:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R39C72:PLC2
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701

.tile R39C73:PLC2
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0201

.tile R39C74:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R39C75:PLC2
arc: N1_V02N0301 E3_H06W0003
arc: N3_V06N0203 S1_V02N0401
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00T0100 N1_V02S0701
arc: CLK0 G_HPBX0600
arc: E1_H02E0201 Q2
arc: LSR1 H02W0501
arc: M2 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C76:PLC2
arc: H00R0000 E1_H02W0401
arc: N3_V06N0203 S3_V06N0203
arc: V00T0100 V02N0701
arc: W1_H02W0501 N1_V02S0501
arc: A4 V00T0100
arc: A6 V02N0301
arc: B4 V02N0501
arc: B6 V00T0000
arc: C4 V01N0101
arc: C6 F4
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D4 V02N0401
arc: D6 V02N0601
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: LSR1 E1_H02W0501
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
arc: V00T0000 Q0
arc: V01S0000 F6
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K0.INIT 0001000000000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C77:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0601 H02W0601
arc: V00T0000 W1_H02E0201
arc: B0 V02S0301
arc: B1 Q1
arc: C0 H00L0000
arc: C1 H00L0000
arc: CE1 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02S0001
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: M0 E1_H02W0601
arc: M1 H00R0000
arc: M2 V00T0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N3_V06N0203 Q4
word: SLICEA.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 1111001111000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C78:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0601 E3_H06W0303
arc: H00L0000 V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0401
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: V00B0100 H02W0701
arc: V00T0000 E1_H02W0201
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N1_V01S0000
arc: A0 H00L0000
arc: A1 V02S0501
arc: B0 H01W0100
arc: B1 H01W0100
arc: B2 H00L0000
arc: B3 H00R0100
arc: C0 H02W0601
arc: C1 V02S0601
arc: C2 N1_V02S0601
arc: C3 N1_V01N0001
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V00T0100
arc: D3 H02E0001
arc: E1_H01E0001 F2
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q4
arc: H01W0100 Q3
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 H02W0601
arc: M3 E1_H02W0201
arc: M4 V00T0000
arc: M5 V01S0000
arc: M6 H02E0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q4
arc: N1_V02N0601 Q6
arc: V00T0100 Q1
arc: V01S0000 Q6
arc: V01S0100 Q7
word: SLICEB.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 1101100010001000
word: SLICEA.K1.INIT 1100111111000101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C79:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N1_V01S0000
arc: H00L0100 H02W0101
arc: H00R0000 V02N0401
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 S3_V06N0203
arc: V00B0100 V02S0301
arc: V00T0100 H02W0101
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 V06S0203
arc: B0 W1_H02E0301
arc: B1 Q1
arc: C0 H00R0100
arc: C1 H00R0100
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 W1_H02E0001
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q4
arc: H01W0100 Q3
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 H02E0601
arc: M3 H00R0000
arc: M4 H02W0401
arc: M5 H00L0100
arc: M6 V00T0100
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q2
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: V01S0000 Q7
arc: V01S0100 Q6
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111000011001100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C80:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E3_H06E0103 H01E0101
arc: H00L0000 V02N0001
arc: H00R0100 H02W0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0501 S3_V06N0303
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02E0501
arc: V00T0100 V02N0501
arc: A0 H00L0000
arc: A1 H00L0000
arc: B0 E1_H01W0100
arc: B1 E1_H01W0100
arc: C0 H02W0601
arc: C1 H02W0601
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0001
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: H01W0000 Q6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: M2 V00B0000
arc: M3 H00R0100
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: W1_H02W0101 Q3
arc: W1_H02W0201 Q2
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 1111001011111111
word: SLICEA.K1.INIT 1111110001111011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R39C81:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: E3_H06E0103 V06S0103
arc: H00L0000 H02E0001
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 S1_V02N0201
arc: S1_V02S0401 E1_H01W0000
arc: V00T0100 H02W0301
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E3_H06W0303
arc: A0 F7
arc: A2 V02N0701
arc: A5 E1_H01W0000
arc: A7 E1_H02W0701
arc: B0 F1
arc: B1 H01W0100
arc: B2 V01N0001
arc: C0 H02W0601
arc: C1 F4
arc: C2 H00L0000
arc: C4 V00T0000
arc: C5 V00T0000
arc: C7 V01N0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V02N0201
arc: D2 H02W0001
arc: D4 E1_H01W0100
arc: D5 V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F5
arc: E1_H02E0001 Q2
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q0
arc: S1_V02S0501 F5
arc: V00T0000 Q2
arc: V01S0000 F4
arc: V01S0100 Q0
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q2
word: SLICEC.K1.INIT 0000000010100000
word: SLICEB.K0.INIT 0111111111111111
word: SLICEC.K0.INIT 0000000011110000
word: SLICED.K1.INIT 1111101000000000
word: SLICEA.K1.INIT 0011000011000000
word: SLICEA.K0.INIT 1111111011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R39C82:PLC2
arc: E1_H02E0001 H01E0001
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 H01E0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 E3_H06W0303
arc: S1_V02S0101 V01N0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H01W0000
arc: V00B0000 H02W0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0401
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 E3_H06W0203
arc: A1 V01N0101
arc: A2 F7
arc: A3 H02E0701
arc: A4 V00T0000
arc: A5 H02W0501
arc: B1 E1_H02W0301
arc: B2 H02W0101
arc: B3 W1_H02E0301
arc: B4 E1_H02W0301
arc: B5 H01E0101
arc: B7 E1_H02W0101
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 N1_V01N0001
arc: C3 V02N0401
arc: C4 V00B0100
arc: C6 H01E0001
arc: C7 F4
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 H00R0000
arc: D2 V00T0100
arc: D3 V02N0001
arc: D4 V01N0001
arc: D5 E1_H01W0100
arc: D6 V02N0401
arc: D7 V00B0000
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F6
arc: E1_H02E0201 Q2
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q2
arc: LSR0 H02W0301
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: S1_V02S0201 Q2
arc: S1_V02S0401 F6
arc: S1_V02S0701 F5
arc: V00T0100 F3
arc: V01S0000 F0
arc: V01S0100 Q2
arc: W1_H02W0001 F0
arc: W1_H02W0301 F3
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 0000111100001111
word: SLICEA.K1.INIT 0000111100001011
word: SLICEC.K1.INIT 0000000001110111
word: SLICEB.K1.INIT 1101011100000000
word: SLICED.K1.INIT 0000000000000011
word: SLICEB.K0.INIT 0111111111111111
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000010110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R39C83:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 V01N0101
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 H06E0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 V01N0101
arc: S1_V02S0601 V01N0001
arc: V00T0100 H02W0301
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 V02N0701
arc: A2 F7
arc: A3 V02N0701
arc: A4 F7
arc: A6 F5
arc: B0 F3
arc: B1 F3
arc: C0 V02N0601
arc: C1 H02W0601
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H02E0601
arc: C5 V02N0201
arc: C6 V00B0100
arc: C7 H01E0001
arc: D0 V00T0100
arc: D1 H00R0000
arc: D2 H01E0101
arc: D3 H02E0201
arc: D4 V02N0401
arc: D5 H02E0001
arc: D6 V02N0401
arc: D7 W1_H02E0001
arc: E1_H01E0101 F5
arc: E1_H02E0001 F2
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F7
arc: H01W0100 F2
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: V00B0100 F7
arc: V01S0000 F0
arc: V01S0100 F7
arc: W1_H02W0101 F1
arc: W1_H02W0501 F5
arc: W1_H02W0601 F6
word: SLICEC.K1.INIT 0000000000001111
word: SLICEA.K1.INIT 0000000000000011
word: SLICED.K0.INIT 0000000010100000
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 1010000000000000
word: SLICEA.K0.INIT 0000110000000000
word: SLICEB.K0.INIT 0000101000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R39C84:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02N0401
arc: E3_H06E0003 V06S0003
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02S0301
arc: V00T0000 V02N0601
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A1 V01N0101
arc: A5 N1_V01N0101
arc: A6 E1_H02W0701
arc: B1 Q1
arc: B4 H01E0101
arc: B5 V02N0701
arc: C0 N1_V01N0001
arc: C1 S1_V02N0601
arc: C3 W1_H02E0601
arc: C4 V02N0001
arc: C5 S1_V02N0001
arc: C6 Q6
arc: CE0 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D3 V02N0001
arc: D4 V02N0401
arc: D5 E1_H02W0201
arc: D6 V00B0000
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F4
arc: M0 V00T0000
arc: M1 H00R0100
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q7
arc: S1_V02S0101 F3
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: V01S0000 F4
arc: V01S0100 F0
arc: W1_H02W0101 F3
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1010000000000000
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0000000100000101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R39C85:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: H00L0100 V02S0301
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 N1_V01S0100
arc: V00B0000 E1_H02W0601
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E3_H06W0103
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02W0501
arc: A2 H02W0501
arc: B0 W1_H02E0101
arc: B2 W1_H02E0101
arc: B4 W1_H02E0101
arc: B6 W1_H02E0101
arc: C1 V02N0401
arc: C3 V02N0401
arc: D0 E1_H02W0201
arc: D2 E1_H02W0201
arc: D5 V02N0401
arc: D7 V02N0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: M0 E1_H02W0601
arc: M1 E1_H02W0001
arc: M2 E1_H02W0601
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 E1_H02W0001
arc: M6 V00B0000
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 1100110011011101
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1100110010001000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K0.INIT 1100110011001100
word: SLICEC.K1.INIT 1111111100000000
word: SLICED.K0.INIT 1100110011001100
word: SLICED.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R39C86:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 W1_H02E0001
arc: H00R0000 H02W0401
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 E3_H06W0103
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00T0100 V02S0701
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H02W0601
arc: A1 E1_H01E0001
arc: A2 F7
arc: A3 V02N0701
arc: A5 V00B0000
arc: A6 H02W0701
arc: A7 E1_H01W0000
arc: B1 W1_H02E0301
arc: B2 W1_H02E0101
arc: B4 W1_H02E0301
arc: B5 H02E0101
arc: B6 F3
arc: B7 W1_H02E0301
arc: C1 V02N0401
arc: C2 V02N0601
arc: C3 H00L0000
arc: C5 E1_H02W0401
arc: C6 E1_H01E0101
arc: C7 W1_H02E0401
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D1 V00B0100
arc: D2 H02E0201
arc: D3 V02N0001
arc: D4 E1_H02W0201
arc: D5 H00R0100
arc: D6 V01N0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0100 F2
arc: M0 E1_H02W0601
arc: M2 V00T0100
arc: M5 E1_H02W0001
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0501 F5
arc: V00B0000 F4
arc: V00B0100 Q7
arc: V01S0000 F6
word: SLICED.K1.INIT 0000100000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEC.K1.INIT 0100000011000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K1.INIT 0101000000000000
word: SLICED.K0.INIT 0000000000000111
word: SLICEB.K0.INIT 0000000101010101
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R39C87:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 S1_V02N0001
arc: H00L0100 S1_V02N0301
arc: H00R0100 S1_V02N0701
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00R0000
arc: A1 W1_H02E0701
arc: B1 V02N0301
arc: C1 H02E0401
arc: CE0 H00R0100
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H00R0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q1
arc: E1_H02E0101 Q1
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q5
arc: M0 W1_H02E0601
arc: M1 E1_H02W0001
arc: M4 V00B0000
arc: M5 H00L0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: W1_H02W0701 Q7
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0101010111111111
word: SLICEA.K1.INIT 0000000100000011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R39C88:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 V02N0301
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 H02E0301
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 V01N0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 H02E0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0303 E1_H01W0100
arc: B0 V00B0000
arc: B2 V02N0301
arc: C0 N1_V01N0001
arc: C2 V02S0401
arc: CE0 H02W0101
arc: CE2 H00R0100
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H01E0101
arc: D2 H02E0001
arc: E1_H01E0001 Q1
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H00L0000 F0
arc: H00R0000 Q4
arc: M0 E1_H02W0601
arc: M1 H00L0000
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 H02W0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0601 Q6
arc: N1_V02N0701 Q7
arc: S1_V02S0001 Q2
arc: V00B0000 Q4
arc: V00B0100 Q5
arc: V01S0000 Q2
arc: V01S0100 Q6
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 0000001100000000
word: SLICEA.K1.INIT 1111111100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C89:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 V02N0201
arc: H00R0000 N1_V02S0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0401
arc: W1_H02W0101 V01N0101
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: A0 F7
arc: A2 V02N0501
arc: A3 V00B0000
arc: A7 N1_V02S0301
arc: B0 H02W0101
arc: B2 N1_V02S0301
arc: B3 N1_V02S0101
arc: B7 H02W0301
arc: C0 H02W0401
arc: C2 H00L0100
arc: C3 N1_V01S0100
arc: C7 H01E0001
arc: CE0 S1_V02N0201
arc: CE1 E1_H02W0101
arc: CE2 H00L0000
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D2 V02S0201
arc: D3 H02W0001
arc: D7 F2
arc: E1_H01E0001 Q0
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q0
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 Q6
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M3 H00R0100
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: S1_V02S0201 Q0
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q5
arc: W1_H02W0001 Q0
arc: W1_H02W0401 Q6
arc: W3_H06W0003 F0
word: SLICEB.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0001000000110000
word: SLICED.K1.INIT 0011000111110101
word: SLICEA.K0.INIT 1110001000101110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C90:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 V06N0303
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: V00T0000 H02W0001
arc: V00T0100 H02W0301
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A1 V02N0701
arc: A2 H02W0701
arc: A4 V02S0301
arc: A6 H00L0000
arc: A7 E1_H01W0000
arc: B1 N1_V02S0301
arc: B2 H02E0301
arc: B3 N1_V02S0101
arc: B4 V02S0501
arc: B6 H02W0301
arc: B7 V01S0000
arc: C1 N1_V01N0001
arc: C2 V02N0601
arc: C3 F4
arc: C4 H02E0401
arc: C6 V02N0201
arc: C7 E1_H01E0101
arc: CE0 H00R0100
arc: CE1 H02W0101
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 V01S0100
arc: D2 N1_V02S0001
arc: D3 V00T0100
arc: D4 V00B0000
arc: D6 V02N0601
arc: D7 V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E1_H02E0501 Q5
arc: E1_H02E0701 Q7
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q1
arc: H01W0100 Q7
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 H02W0601
arc: M1 H02E0001
arc: M2 V00T0000
arc: M4 V00T0000
arc: M5 E1_H02W0001
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q4
arc: S1_V02S0401 F6
arc: S1_V02S0701 F7
arc: S3_V06S0203 Q7
arc: V00B0000 Q4
arc: W1_H02W0001 Q2
arc: W1_H02W0301 F3
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0011000011110000
word: SLICEB.K0.INIT 0001010100000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0001000000110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R39C91:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 S3_V06N0303
arc: H00L0000 E1_H02W0201
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02W0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 N1_V02S0501
arc: A3 F5
arc: A4 N1_V01N0101
arc: A5 Q5
arc: A6 S1_V02N0301
arc: A7 Q7
arc: B1 Q1
arc: B3 H01W0100
arc: B4 W1_H02E0101
arc: B5 V02S0701
arc: B6 V00B0000
arc: B7 V02S0501
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 H02E0601
arc: C5 W1_H02E0401
arc: C6 H02E0401
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D3 V00T0100
arc: D4 V02S0601
arc: D5 V01N0001
arc: D6 H00L0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q4
arc: H01W0100 F7
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 W1_H02E0601
arc: M1 H02W0001
arc: M2 N1_V01N0001
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q3
arc: N1_V02N0001 F0
arc: N1_V02N0401 Q6
arc: S1_V02S0101 Q3
arc: S1_V02S0701 Q7
arc: V00B0000 Q6
arc: V01S0000 Q5
arc: V01S0100 Q4
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 0101111100000000
word: SLICEA.K1.INIT 0001001100000000
word: SLICED.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0000011101110111
word: SLICED.K1.INIT 1000100010001000
word: SLICEB.K0.INIT 1111010111110101
word: SLICEB.K1.INIT 1111000011011101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R39C92:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 N1_V01S0100
arc: H00L0000 W1_H02E0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 V02N0501
arc: A2 S1_V02N0701
arc: A3 V00T0000
arc: B2 N1_V02S0101
arc: C0 H02W0601
arc: C1 H00L0000
arc: C2 H02W0401
arc: C5 W1_H02E0401
arc: C7 H02E0601
arc: CE2 W1_H02E0101
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 F2
arc: D2 E1_H02W0001
arc: D3 W1_H02E0201
arc: D5 F2
arc: D7 F2
arc: E1_H01E0001 F7
arc: E1_H01E0101 F0
arc: E1_H02E0101 F3
arc: E1_H02E0501 F5
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: E3_H06E0203 F7
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F7
arc: M5 H02E0001
arc: M6 V00T0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: N1_V02N0101 F1
arc: N1_V02N0701 F5
arc: N3_V06N0003 F3
arc: N3_V06N0303 Q5
arc: S1_V02S0301 F1
arc: S1_V02S0501 F5
arc: S3_V06S0003 F0
arc: V00T0000 F2
arc: V01S0000 F7
arc: V01S0100 F0
arc: W1_H02W0101 F1
arc: W1_H02W0401 Q6
arc: W1_H02W0701 F5
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 0100000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R39C93:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 H01E0101
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0201 H02E0201
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 S1_V02N0001
arc: V00T0100 H02W0301
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 N3_V06S0203
arc: A1 V02N0501
arc: B0 V02N0101
arc: B1 H02E0301
arc: C0 H02E0601
arc: C1 H00L0100
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V02N0001
arc: E1_H01E0001 Q6
arc: E1_H02E0101 Q1
arc: F0 F5A_SLICE
arc: H01W0000 F0
arc: M0 V00B0000
arc: M1 H00R0000
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0303 Q6
arc: S1_V02S0101 Q1
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0011000011111100
word: SLICEA.K1.INIT 0000111111101110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R39C94:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W1_H02E0401
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 E1_H01W0000
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0003 E3_H06W0303
arc: A1 F7
arc: A2 H02E0701
arc: A3 W1_H02E0701
arc: A4 V00T0100
arc: A6 F5
arc: A7 H02E0701
arc: B2 F3
arc: B3 H02E0101
arc: B4 E1_H02W0101
arc: B5 V02S0701
arc: B6 N1_V01S0000
arc: B7 E1_H02W0101
arc: C1 H00R0100
arc: C2 H02W0601
arc: C4 H02E0601
arc: C5 H02E0601
arc: C6 H02W0601
arc: C7 V02S0201
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 H00R0000
arc: D2 V02S0201
arc: D3 V01S0100
arc: D4 V02S0601
arc: D5 H00L0100
arc: D6 F2
arc: D7 V02S0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F1
arc: E1_H02E0001 Q0
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H00R0000 F4
arc: H01W0000 F6
arc: H01W0100 Q0
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEB.K1.INIT 1110111001000100
word: SLICEC.K1.INIT 0000001100110011
word: SLICEB.K0.INIT 0010100010101000
word: SLICED.K0.INIT 0000000000100011
word: SLICEC.K0.INIT 1100100010001000
word: SLICED.K1.INIT 0010101010001000
word: SLICEA.K1.INIT 0000000000000101
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R39C95:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 S3_V06N0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 V02N0101
arc: H00R0100 V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A2 S1_V02N0701
arc: A4 V02N0101
arc: A7 H00L0000
arc: B2 H02E0101
arc: B7 H02W0301
arc: C0 H02W0601
arc: C2 H02E0401
arc: C7 H02W0401
arc: CE0 E1_H02W0101
arc: CE1 V02N0201
arc: CE2 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 H02W0001
arc: D4 H00R0100
arc: D7 V02N0601
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N3_V06N0103 Q2
arc: S1_V02S0701 F7
arc: V01S0000 Q4
word: SLICEB.K0.INIT 1111110111110000
word: SLICEA.K0.INIT 1111000011111111
word: SLICED.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 1010101000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R39C96:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02E0201
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 E1_H01W0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 H02E0601
arc: V00B0100 V02N0301
arc: V00T0000 H02E0201
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: A1 H00L0000
arc: A4 V02N0101
arc: A5 V02N0101
arc: A6 F7
arc: A7 E1_H01W0000
arc: B1 V02S0101
arc: B2 H02E0101
arc: B5 E1_H02W0301
arc: B7 W1_H02E0301
arc: C1 V02N0401
arc: C2 H00L0100
arc: C3 W1_H02E0601
arc: C4 V02N0001
arc: C5 V01N0101
arc: C6 V00T0000
arc: C7 H02E0401
arc: D0 H02E0201
arc: D1 V00B0100
arc: D2 V02S0001
arc: D3 E1_H02W0201
arc: D4 H02E0001
arc: D5 V02N0601
arc: D6 F2
arc: D7 V02S0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F4
arc: H01W0100 F6
arc: M0 H02W0601
arc: M4 V00B0000
arc: S3_V06S0303 F6
arc: W1_H02W0001 F0
arc: W1_H02W0501 F7
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0101111101010000
word: SLICEC.K1.INIT 0101010111111100
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0101010001010000
word: SLICED.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1010000000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1100000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R39C97:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0701 V02N0701
arc: H00L0100 S1_V02N0101
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 H06E0003
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E3_H06W0003
arc: A0 H00L0000
arc: A2 H02E0501
arc: A4 H02W0701
arc: A6 V02N0101
arc: B1 E1_H02W0101
arc: B2 F3
arc: B3 H02E0301
arc: B4 V02S0701
arc: B6 V00B0100
arc: B7 V00T0000
arc: C0 H00L0100
arc: C1 H02E0601
arc: C2 E1_H02W0601
arc: C3 V02S0601
arc: C4 V00T0100
arc: C6 H02E0401
arc: C7 F4
arc: CE0 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 H02E0201
arc: D2 V02S0201
arc: D3 H02W0001
arc: D4 E1_H02W0201
arc: D6 V02N0601
arc: D7 V02S0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F1
arc: E1_H02E0101 F1
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F7
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: V00B0100 F7
arc: V00T0000 F2
arc: V00T0100 F3
word: SLICED.K0.INIT 0000010001000100
word: SLICEB.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1110000010100000
word: SLICEC.K0.INIT 0100110011000000
word: SLICED.K1.INIT 0000000000000011
word: SLICEA.K1.INIT 1111110000110000
word: SLICEA.K0.INIT 1111101000001010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R39C98:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 V06N0003
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0201
arc: H00R0000 H02E0401
arc: H00R0100 S1_V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0401
arc: V00B0100 N1_V02S0301
arc: V00T0100 V02N0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0701 V02S0701
arc: A0 H02E0701
arc: A1 H01E0001
arc: A2 H02E0701
arc: B0 H02E0101
arc: B2 H02E0101
arc: B5 H01E0101
arc: B6 H01E0101
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 H01E0001
arc: C5 V02N0001
arc: C6 V02N0001
arc: C7 H01E0001
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 H01E0101
arc: D4 V00B0000
arc: D5 V00B0000
arc: D6 V00B0000
arc: D7 V00B0000
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00T0100
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H02W0001
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q7
word: SLICEA.K0.INIT 0011111100110101
word: SLICEA.K1.INIT 0101111101010000
word: SLICEB.K0.INIT 0011000000110101
word: SLICEB.K1.INIT 0000000011110000
word: SLICEC.K0.INIT 0000111111111111
word: SLICEC.K1.INIT 0011001111110000
word: SLICED.K0.INIT 0011001100001111
word: SLICED.K1.INIT 0000111100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R39C99:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0301 H02E0301
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 V02N0101
arc: V00T0100 S1_V02N0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 V06N0003
arc: A1 F5
arc: A2 F7
arc: A4 V02S0301
arc: A7 H02E0701
arc: B1 V02S0301
arc: B2 V02N0301
arc: B5 H02W0101
arc: B7 W1_H02E0301
arc: C1 V02N0601
arc: C2 N1_V01N0001
arc: C5 W1_H02E0601
arc: C6 Q6
arc: C7 S1_V02N0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 S1_V02N0001
arc: D2 H02E0001
arc: D4 E1_H01W0100
arc: D5 H00R0100
arc: D7 S1_V02N0401
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: M2 V00B0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V02N0201 F0
arc: S3_V06S0303 Q6
arc: V00B0000 F4
arc: W3_H06W0103 F2
arc: W3_H06W0303 Q6
word: SLICEC.K1.INIT 0000000011000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000001000001010
word: SLICEB.K0.INIT 0010000010100000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1010101000000000
word: SLICED.K1.INIT 1100000001000000
word: SLICED.K0.INIT 0000111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R3C115:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203

.tile R3C116:PLC2
arc: N1_V02N0201 H02E0201

.tile R3C117:PLC2
arc: N1_V02N0201 W1_H02E0201

.tile R3C118:PLC2
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203

.tile R3C121:PLC2
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0701 S3_V06N0203

.tile R3C122:PLC2
arc: N1_V02N0201 S1_V02N0701

.tile R3C5:PLC2
arc: N1_V02N0501 S3_V06N0303

.tile R3C70:PLC2
arc: N1_V02N0501 S3_V06N0303

.tile R3C72:PLC2
arc: N1_V02N0201 H06W0103

.tile R3C75:PLC2
arc: W3_H06W0103 S3_V06N0103

.tile R3C81:PLC2
arc: N1_V02N0501 S3_V06N0303

.tile R40C100:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 V06S0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 H02E0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0003
arc: A0 V02N0701
arc: A4 N1_V01N0101
arc: B0 V01N0001
arc: B4 H02E0301
arc: C0 V02N0601
arc: C4 V00T0000
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D4 S1_V02N0401
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H01W0100 F4
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
word: SLICEA.K0.INIT 0011101110111011
word: SLICEC.K0.INIT 0000011101110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R40C101:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02N0601
arc: V00T0100 H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 H01E0001
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H02E0501
arc: A4 W1_H02E0501
arc: A6 V02S0101
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 H00R0000
arc: B6 H02E0301
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V00T0100
arc: C5 V00T0000
arc: C6 V02S0001
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02E0001
arc: D6 H02W0001
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M3 H00R0100
arc: M6 H02W0401
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: S1_V02S0101 Q3
arc: V00B0000 F6
arc: V01S0100 Q0
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1010110000000000
word: SLICED.K1.INIT 1111111111111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R40C102:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02N0401
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02E0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0101
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0601 V06S0303
arc: W3_H06W0303 V06S0303
arc: A0 S1_V02N0701
arc: A1 E1_H02W0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 H02E0701
arc: A6 W1_H02E0701
arc: B0 E1_H02W0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 H00R0000
arc: B6 H01E0101
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 V00B0100
arc: C5 V02N0001
arc: C6 H02W0601
arc: CLK1 G_HPBX0600
arc: D0 W1_H02E0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 W1_H02E0001
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00T0000
arc: W1_H02W0401 F6
word: SLICED.K0.INIT 1110000001000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R40C103:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V06N0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 V02N0001
arc: H00L0100 H02E0101
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0401
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0003 E1_H01W0000
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V02N0501
arc: A3 H02W0501
arc: A4 V02S0101
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 H02W0101
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V00B0100
arc: C5 H02E0401
arc: CE0 W1_H02E0101
arc: CLK1 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 H02E0001
arc: D4 V00B0000
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: LSR1 V00T0000
arc: M1 H00R0000
arc: MUXCLK0 CLK1
arc: V01S0000 Q1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R40C104:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 E1_H02W0201
arc: H00L0100 H02W0101
arc: H00R0000 V02N0401
arc: H00R0100 H02W0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V02S0701
arc: A0 H00L0000
arc: A1 H00R0000
arc: A2 V00T0000
arc: A3 H02E0501
arc: A4 V02S0101
arc: A7 E1_H02W0701
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 V00B0100
arc: B7 H01E0101
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 H02W0401
arc: C5 W1_H02E0401
arc: C7 V02N0001
arc: CE0 H02E0101
arc: CE1 V02N0201
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: CLK1 G_HPBX0600
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 V02S0601
arc: D7 F0
arc: E1_H01E0101 Q4
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M2 H02E0601
arc: M4 H02E0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0701 F7
arc: S3_V06S0003 Q0
arc: S3_V06S0203 Q7
word: SLICED.K1.INIT 1110000001000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C105:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H06E0303
arc: V00T0000 N1_V02S0401
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0203 E1_H01W0000
arc: A0 S1_V02N0701
arc: A1 H02W0501
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 V02S0301
arc: B0 E1_H02W0101
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 H00L0000
arc: C0 H02W0601
arc: C1 N1_V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 V00T0000
arc: C5 V02N0201
arc: CE2 H02W0101
arc: CLK1 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 V02N0601
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0301
arc: M5 V01S0000
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N3_V06N0303 Q5
arc: V01S0100 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R40C106:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 S1_V02N0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02E0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: A0 V02N0501
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 E1_H02W0501
arc: A6 N1_V01N0101
arc: B0 H02W0101
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 H00L0000
arc: B6 E1_H02W0101
arc: C0 V02N0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 V00B0100
arc: C5 W1_H02E0601
arc: C6 E1_H02W0401
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 H00R0100
arc: D6 N1_V02S0601
arc: F0 F0_SLICE
arc: F6 F5D_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0301
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 V00T0100
arc: M6 H02W0401
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F0
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q4
arc: V01S0100 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1110001000000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R40C107:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 V02S0001
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02W0601
arc: H00R0100 W1_H02E0501
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02S0501
arc: A0 S1_V02N0701
arc: A1 S1_V02N0701
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: A4 H02W0501
arc: B0 V02N0301
arc: B1 V02N0101
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 H00L0000
arc: C0 H02E0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 V00T0100
arc: C5 H02E0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 V02N0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 H00R0100
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00B0000
arc: M0 E1_H02W0601
arc: M1 W1_H02E0001
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 W1_H02E0401
arc: M6 E1_H02W0401
arc: M7 H02E0201
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0001 Q0
arc: N1_V02N0301 Q1
arc: N1_V02N0501 Q7
arc: N1_V02N0601 Q6
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q4
arc: S1_V02S0201 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R40C108:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02N0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 V01N0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02E0401
arc: V00B0100 H02W0701
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N1_V02S0701
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V02N0501
arc: A3 E1_H02W0701
arc: A4 V02S0101
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V01N0001
arc: B4 E1_H02W0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0601
arc: C2 S1_V02N0401
arc: C3 S1_V02N0601
arc: C4 V00B0100
arc: C5 W1_H02E0401
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0600
arc: D0 V02S0201
arc: D1 V00T0100
arc: D2 N1_V02S0201
arc: D3 V02S0201
arc: D4 V02N0601
arc: F0 F0_SLICE
arc: LSR0 H02E0501
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 E1_H02W0401
arc: M5 H02E0001
arc: M6 N1_V01N0101
arc: M7 H00L0100
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V02N0201 Q2
arc: N1_V02N0501 Q5
arc: N1_V02N0601 Q4
arc: N3_V06N0003 Q0
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: S1_V02S0001 F0
arc: V01S0100 Q1
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R40C109:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 N1_V02S0601
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H02W0601
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02S0601
arc: V00T0100 E1_H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 N1_V02S0701
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 E1_H02W0501
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 H02W0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V00B0100
arc: C5 V02N0001
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V00B0000
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: LSR0 V00T0000
arc: LSR1 H02E0301
arc: M1 H02W0001
arc: M6 V00T0100
arc: M7 H02W0201
arc: MUXCLK0 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0301 Q1
arc: N1_V02N0501 Q7
arc: N1_V02N0601 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R40C110:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W1_H02E0301
arc: E3_H06E0203 W1_H02E0701
arc: H00L0000 E1_H02W0201
arc: H00R0000 S1_V02N0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0103 H06E0103
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E3_H06W0303
arc: A0 V02S0701
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00T0000
arc: A4 N1_V02S0101
arc: A6 V02N0101
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 V00B0100
arc: C0 S1_V02N0601
arc: C1 W1_H02E0401
arc: C2 W1_H02E0401
arc: C3 W1_H02E0401
arc: C4 H02W0401
arc: C5 V02N0001
arc: C6 H02W0601
arc: CE3 V02N0601
arc: CLK1 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V02S0601
arc: D6 V00B0000
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR0 W1_H02E0501
arc: LSR1 H02E0301
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: V01S0000 F0
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1111101011110000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R40C111:PLC2
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V06S0303
arc: H00L0000 V02N0201
arc: H00R0000 H02W0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 N1_V02S0501
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02W0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 V00B0000
arc: A3 V00B0000
arc: A4 V00T0100
arc: A6 V02N0101
arc: B0 V01N0001
arc: B1 V02N0301
arc: B2 V01N0001
arc: B3 V01N0001
arc: B4 H02E0101
arc: B6 N1_V01S0000
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V00T0000
arc: C5 V02S0001
arc: C6 W1_H02E0401
arc: CE1 H02W0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0600
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V00B0100
arc: D4 V02S0601
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: LSR0 H02W0301
arc: LSR1 H02E0301
arc: M3 H00R0100
arc: M6 N1_V01N0101
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q3
arc: W1_H02W0301 Q3
arc: W1_H02W0601 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1010100000001000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R40C112:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: N1_V02N0001 E1_H01W0000
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 W3_H06E0103
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E3_H06W0303
arc: A2 H02E0501
arc: B2 H00R0000
arc: C2 N1_V01N0001
arc: CLK0 G_HPBX0600
arc: D2 Q2
arc: F2 F2_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q5
arc: LSR1 V00B0000
arc: M0 V00T0000
arc: M2 V00B0100
arc: M4 H02W0401
arc: M5 H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q0
arc: W1_H02W0001 F2
word: SLICEB.K0.INIT 0000000000000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C113:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0601 H06W0303
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H01E0001
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0401 V06S0203
arc: A0 S1_V02N0701
arc: A3 H01E0001
arc: B0 F3
arc: B3 N1_V02S0301
arc: C0 S1_V02N0601
arc: C3 W1_H02E0601
arc: D0 V02N0201
arc: D3 V02S0001
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: H01W0000 F0
word: SLICEB.K1.INIT 1010100000100000
word: SLICEA.K0.INIT 0000001000100010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R40C114:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02E0601
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 E1_H01W0000
arc: V00T0100 V02N0501
arc: C0 N1_V01N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: F0 F0_SLICE
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C115:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 S1_V02N0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 N1_V01S0000
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 H06W0303
arc: V00T0100 V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: A0 H00L0100
arc: C0 N1_V01N0001
arc: C1 H00L0100
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 V02S0001
arc: D2 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q2
arc: S1_V02S0001 Q0
arc: S1_V02S0301 Q1
arc: S3_V06S0103 Q1
arc: V01S0000 Q1
arc: W1_H02W0001 Q2
word: SLICEA.K0.INIT 0101111110100000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C116:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: N1_V02N0401 N1_V01S0000
arc: S1_V02S0001 H06E0003
arc: S1_V02S0701 H06E0203
arc: V00B0100 S1_V02N0301
arc: B4 H02W0301
arc: B5 H02W0301
arc: C3 V02N0401
arc: C4 N1_V02S0201
arc: C5 N1_V02S0201
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V02N0001
arc: D2 E1_H02W0001
arc: D4 V02S0601
arc: D5 V02S0601
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 F4
arc: LSR1 H02E0501
arc: M0 H02E0601
arc: M1 H02W0001
arc: M2 H02E0601
arc: M4 H02W0401
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V02N0601 Q4
arc: N3_V06N0303 F5
arc: S1_V02S0301 F1
arc: W1_H02W0501 F5
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K1.INIT 1111111111001111
word: SLICEC.K0.INIT 0000000000110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R40C117:PLC2
arc: H00R0000 V02S0601
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 H06E0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0601
arc: B3 H02E0301
arc: CLK0 G_HPBX0600
arc: D3 H00R0000
arc: E1_H01E0101 Q6
arc: F3 F3_SLICE
arc: LSR0 V00T0100
arc: M6 H02W0401
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: V00T0100 F3
word: SLICEB.K1.INIT 1100110011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C118:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 S1_V02N0301
arc: H00R0000 V02S0601
arc: H00R0100 V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0701 H01E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 E1_H02W0401
arc: A1 F5
arc: A5 V02S0101
arc: A6 V02S0301
arc: B5 V02N0501
arc: B6 N1_V01S0000
arc: C1 W1_H02E0401
arc: C5 V01N0101
arc: C6 V01N0101
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 H00R0000
arc: D5 V01N0001
arc: D6 V01N0001
arc: E1_H01E0001 Q5
arc: E1_H02E0201 Q2
arc: E1_H02E0501 Q7
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M2 E1_H02W0601
arc: M5 W1_H02E0001
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: S1_V02S0001 Q2
arc: S1_V02S0701 Q7
arc: S3_V06S0103 Q1
arc: S3_V06S0303 Q5
arc: W3_H06W0303 Q5
word: SLICEA.K1.INIT 1010000000000000
word: SLICEC.K1.INIT 0000100000000000
word: SLICED.K0.INIT 0000000000000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C119:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 H01E0001
arc: H00R0000 V02S0601
arc: N1_V02N0401 E1_H01W0000
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 S3_V06N0303
arc: CLK0 G_HPBX0600
arc: LSR0 H02E0301
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0301 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C120:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0501 E1_H01W0100
arc: H00L0000 V02S0001
arc: H00L0100 W1_H02E0101
arc: N1_V02N0101 H02W0101
arc: V00T0000 H02W0201
arc: V00T0100 H02E0301
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 W3_H06E0303
arc: C2 N1_V01N0001
arc: CE2 N1_V02S0601
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: D2 H02W0001
arc: E1_H01E0001 Q7
arc: E1_H02E0401 Q6
arc: E1_H02E0601 Q4
arc: F2 F2_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q5
arc: M1 H02E0001
arc: M4 V00T0000
arc: M5 H00L0100
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V02N0301 Q1
arc: S1_V02S0001 Q2
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q5
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q7
word: SLICEB.K0.INIT 0000000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C121:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 S1_V02N0401
arc: H00R0000 H02E0601
arc: N3_V06N0003 S1_V02N0301
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 N1_V02S0201
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0500
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q1
arc: E1_H02E0001 Q0
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q5
arc: H01W0100 Q4
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H01E0001
arc: M1 H00R0000
arc: M2 V00T0000
arc: M4 V00T0100
arc: M5 H02E0001
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C122:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 N1_V01S0100
arc: H00L0100 V02N0101
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 W1_H02E0401
arc: A2 H01E0001
arc: A3 W1_H02E0501
arc: B0 V01N0001
arc: B1 V02N0301
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0500
arc: D0 H02E0201
arc: D1 S1_V02N0001
arc: D2 H01E0101
arc: D3 V02N0001
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N3_V06N0103 Q2
arc: V01S0000 Q0
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1010111110100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C123:PLC2
arc: E1_H02E0701 W1_H02E0601
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: A0 W1_H02E0701
arc: C0 W1_H02E0401
arc: CE0 H02E0101
arc: CLK0 G_HPBX0500
arc: D0 W1_H02E0001
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 1111101000001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R40C124:PLC2
arc: E1_H02E0201 V06N0103
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0301 V06N0003
arc: A0 H02E0701
arc: C0 V02N0401
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0500
arc: D0 S1_V02N0201
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
word: SLICEA.K0.INIT 1010101011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R40C60:PLC2
arc: S3_V06S0003 E3_H06W0003

.tile R40C66:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R40C72:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R40C73:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R40C75:PLC2
arc: C0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R40C76:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: W1_H02W0201 N1_V01S0000
arc: A2 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 E1_H02W0101
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V01S0000
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR1 E1_H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q4
arc: N1_V02N0301 Q3
arc: N1_V02N0401 Q6
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q5
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C77:PLC2
arc: E3_H06E0003 V06N0003
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0701 N3_V06S0203
arc: W1_H02W0301 S1_V02N0301
arc: A0 H00L0000
arc: A2 V00T0000
arc: A6 H00L0000
arc: B1 Q1
arc: B3 Q3
arc: B6 V00T0000
arc: C6 V00T0100
arc: C7 S1_V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D6 H00L0100
arc: D7 H02E0201
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: H01W0000 F6
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: V00B0100 F7
arc: V00T0000 Q2
arc: V00T0100 Q1
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K0.INIT 0000000000000001
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C78:PLC2
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H01E0101
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 H01E0101
arc: W3_H06W0203 E3_H06W0103

.tile R40C79:PLC2
arc: E3_H06E0203 V06S0203
arc: N1_V02N0401 N1_V01S0000
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R40C80:PLC2
arc: H00L0000 H02W0001
arc: H00R0000 H02W0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H06W0103
arc: N1_V02N0501 E1_H01W0100
arc: N3_V06N0003 H06E0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 H02W0701
arc: V00T0100 H02W0301
arc: V01S0000 N3_V06S0103
arc: A0 H00R0000
arc: A1 H00R0000
arc: B0 E1_H02W0101
arc: B1 H02W0301
arc: C0 H00L0000
arc: C1 H02W0401
arc: D0 V00T0100
arc: D1 H02W0001
arc: E1_H01E0001 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: M0 E1_H02W0601
arc: M1 E1_H02W0001
arc: M2 E1_H02W0601
word: SLICEA.K0.INIT 1101010111110101
word: SLICEA.K1.INIT 1011010101011101
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R40C81:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 N1_V01S0100
arc: E3_H06E0003 N1_V01S0000
arc: H00R0100 V02N0701
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0701 H02W0701
arc: V00B0000 V02S0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 N3_V06S0203
arc: A2 V00B0000
arc: A3 V00B0000
arc: A7 N1_V01S0100
arc: B0 V02N0301
arc: B1 V00T0000
arc: B2 H00R0000
arc: B3 H00R0000
arc: B7 V02S0501
arc: C0 E1_H01W0000
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 H01E0001
arc: C5 V00T0000
arc: C6 V02S0001
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 V02S0201
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 H02W0201
arc: D5 V00B0000
arc: D6 V02S0401
arc: D7 E1_H01W0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: E1_H02E0101 F1
arc: E1_H02E0201 Q0
arc: E1_H02E0401 Q4
arc: E1_H02E0601 Q4
arc: E1_H02E0701 F5
arc: E3_H06E0103 F1
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q4
arc: H01W0100 Q0
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F1
arc: N1_V02N0201 Q0
arc: N1_V02N0401 Q4
arc: N1_V02N0601 F6
arc: V00T0000 Q0
arc: V01S0000 Q4
arc: W1_H02W0601 Q4
word: SLICEA.K1.INIT 0011001100000000
word: SLICED.K1.INIT 1011011100000000
word: SLICEC.K0.INIT 0000111111111111
word: SLICEC.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 1111001111111111
word: SLICEB.K0.INIT 1100010011101001
word: SLICEB.K1.INIT 1011111111111111
word: SLICED.K0.INIT 0000000000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R40C82:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 E1_H02W0001
arc: N1_V02N0401 H01E0001
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02E0601
arc: V00B0100 V02N0301
arc: V00T0000 V02N0601
arc: V00T0100 S1_V02N0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V02S0701
arc: A0 F7
arc: A1 E1_H01E0001
arc: A3 F5
arc: A4 H02E0701
arc: A5 V00B0000
arc: B0 V01N0001
arc: B1 V01N0001
arc: B3 V02S0101
arc: B4 H01E0101
arc: B5 V02S0501
arc: B6 H02E0101
arc: B7 H01E0101
arc: C0 E1_H02W0401
arc: C1 H02W0401
arc: C3 V02N0401
arc: C4 H02E0401
arc: C5 V02S0201
arc: C6 H02E0401
arc: C7 H02E0401
arc: CE0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 V00B0100
arc: D3 V01S0100
arc: D5 H02E0001
arc: D6 V02S0601
arc: D7 V02S0401
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: H01W0100 F0
arc: LSR0 V00T0000
arc: M0 V00T0100
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 F2
arc: S1_V02S0001 Q0
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: V01S0000 F4
arc: V01S0100 F7
arc: W1_H02W0001 F0
word: SLICED.K0.INIT 0000110000000000
word: SLICEC.K0.INIT 0000100000001000
word: SLICEA.K0.INIT 0000111100001101
word: SLICEA.K1.INIT 0010001100000000
word: SLICED.K1.INIT 1100000000000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000101010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R40C83:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 H02W0601
arc: H00R0100 H02E0501
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0201 H02W0201
arc: V00B0000 W1_H02E0401
arc: V00B0100 W1_H02E0701
arc: V00T0100 V02S0501
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 E1_H01W0100
arc: A0 H02E0701
arc: A1 H02E0701
arc: A4 N1_V01S0100
arc: A5 N1_V01S0100
arc: A7 F5
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B3 Q3
arc: B5 W1_H02E0101
arc: B6 V02S0501
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: C2 N1_V01S0100
arc: C3 E1_H01W0000
arc: C4 V00T0100
arc: C6 W1_H02E0401
arc: C7 V00T0000
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V00B0100
arc: D3 F2
arc: D4 V00B0000
arc: D5 V00B0000
arc: D6 H00R0100
arc: D7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E1_H02E0101 F3
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02E0601
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F5
arc: S1_V02S0001 F2
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: V00T0000 F2
arc: V01S0000 F6
arc: V01S0100 F2
word: SLICED.K0.INIT 0000110000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 1111110000000000
word: SLICEA.K0.INIT 0101111111111110
word: SLICEA.K1.INIT 0111111110111101
word: SLICEC.K0.INIT 1010000000000000
word: SLICEC.K1.INIT 1000100000000000
word: SLICED.K1.INIT 0000010101010101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R40C84:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 H02E0001
arc: H00R0000 H02W0601
arc: H00R0100 W1_H02E0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 H01E0101
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 V06S0303
arc: A1 H02W0701
arc: A2 F5
arc: A4 V00B0000
arc: A5 V02N0301
arc: B0 W1_H02E0101
arc: B1 H02E0101
arc: B2 F3
arc: B3 F1
arc: B5 H02W0101
arc: B6 V02N0701
arc: C1 H02E0401
arc: C2 F6
arc: C3 N1_V01S0100
arc: C4 V00T0000
arc: C5 V00T0100
arc: C6 F4
arc: CE0 W1_H02E0101
arc: CE1 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 E1_H02W0201
arc: D4 H00R0100
arc: D5 V02S0401
arc: D6 H02E0201
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q0
arc: V01S0000 Q0
arc: V01S0100 Q0
arc: W1_H02W0001 F0
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1100000000000000
word: SLICEB.K0.INIT 0111111111111111
word: SLICEC.K1.INIT 0000000000000010
word: SLICEA.K1.INIT 0000000100000000
word: SLICEC.K0.INIT 1010000000000000
word: SLICED.K0.INIT 0000110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R40C85:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H02E0401
arc: S3_V06S0003 H06W0003
arc: V00B0000 H02W0401
arc: V00B0100 N1_V02S0101
arc: V00T0000 H02W0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0401 N3_V06S0203
arc: A1 F7
arc: A2 W1_H02E0701
arc: A4 W1_H02E0701
arc: A5 E1_H02W0701
arc: A6 E1_H02W0701
arc: A7 E1_H02W0701
arc: B5 H02E0301
arc: B6 F3
arc: C1 N1_V01N0001
arc: C2 H00L0000
arc: C3 E1_H02W0401
arc: C5 F4
arc: C6 Q6
arc: C7 V00T0000
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D1 H02E0001
arc: D2 H00R0000
arc: D3 H02W0001
arc: D4 E1_H02W0001
arc: D5 H02E0001
arc: D6 F2
arc: D7 E1_H02W0001
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q5
arc: M2 V00B0000
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: S1_V02S0401 F4
arc: S1_V02S0501 F7
arc: V01S0000 F4
arc: V01S0100 F3
arc: W1_H02W0101 F1
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 1010000000000000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 1010000010000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1010000000000000
word: SLICED.K0.INIT 0000000001111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R40C86:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 E1_H02W0001
arc: H00L0100 N1_V02S0101
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 E3_H06W0003
arc: V00B0100 H02W0701
arc: V00T0100 H02W0101
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V02S0501
arc: A5 Q5
arc: B1 S1_V02N0301
arc: B3 W1_H02E0101
arc: C5 E1_H01E0101
arc: CE2 H00L0000
arc: CLK0 G_HPBX0600
arc: D1 H02W0201
arc: D3 V00B0100
arc: D5 W1_H02E0001
arc: E1_H01E0101 F3
arc: E1_H02E0301 F1
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F1
arc: M4 V00T0100
arc: M5 H00L0100
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F5
arc: S1_V02S0101 F3
arc: W1_H02W0601 Q4
word: SLICEA.K1.INIT 1111111111001100
word: SLICEB.K1.INIT 1100110000000000
word: SLICEC.K1.INIT 1111000010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R40C87:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0301 N3_V06S0003
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 H02W0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 W3_H06E0203
arc: C5 N1_V02S0001
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D5 H02E0001
arc: E1_H01E0001 Q2
arc: E3_H06E0103 Q2
arc: F5 F5_SLICE
arc: H00R0100 F5
arc: H01W0100 Q2
arc: LSR1 H02E0301
arc: M2 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N3_V06N0103 Q2
arc: W3_H06W0103 Q2
word: SLICEC.K1.INIT 0000000011110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R40C88:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 H02W0201
arc: H00L0100 V02S0101
arc: H00R0100 H02W0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0001
arc: V00B0100 H02E0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0003 E3_H06W0003
arc: A0 H02W0501
arc: A2 F7
arc: A6 F7
arc: A7 H02W0501
arc: B0 V00B0000
arc: B2 H02W0101
arc: B3 H02W0301
arc: B4 H02W0101
arc: B6 H02W0101
arc: B7 N1_V01S0000
arc: C0 E1_H01W0000
arc: C2 H00L0000
arc: C4 E1_H01E0101
arc: C7 V02N0201
arc: CE1 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 Q2
arc: D3 S1_V02N0001
arc: D4 H02W0201
arc: D6 H02W0001
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: LSR0 V00T0100
arc: M2 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 F2
arc: S1_V02S0001 F0
arc: S1_V02S0401 F4
arc: S1_V02S0601 F6
arc: S3_V06S0303 F6
arc: V00T0100 F3
arc: V01S0000 F4
arc: W1_H02W0001 F2
arc: W3_H06W0103 F2
word: SLICEB.K1.INIT 1111111111001100
word: SLICED.K1.INIT 0000000010000000
word: SLICED.K0.INIT 1000100000000000
word: SLICEB.K0.INIT 0000000000100000
word: SLICEA.K0.INIT 0000010000000000
word: SLICEC.K0.INIT 0011000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R40C89:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0501 V06S0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02N0401
arc: H00R0100 N1_V02S0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 H02E0401
arc: V00B0100 V02S0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 V06S0203
arc: A0 H00L0000
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 H01E0001
arc: A4 H02E0501
arc: A5 H02E0501
arc: A6 H02E0501
arc: A7 H02E0501
arc: B0 H02E0301
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 E1_H02W0301
arc: B4 N1_V02S0701
arc: B5 N1_V02S0701
arc: B6 N1_V02S0701
arc: B7 N1_V02S0701
arc: C0 N1_V02S0601
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 V02N0601
arc: C6 H02E0401
arc: C7 H02E0401
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D3 S1_V02N0201
arc: D4 V00B0000
arc: D5 V00B0000
arc: D6 S1_V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0301 F1
arc: E1_H02E0401 F4
arc: E1_H02E0601 Q6
arc: E1_H02E0701 Q5
arc: E3_H06E0003 Q0
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q2
arc: M2 V00B0100
arc: M3 H00L0100
arc: M5 H02E0001
arc: M6 H02W0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q2
arc: S1_V02S0501 Q5
arc: S1_V02S0701 F5
arc: S3_V06S0003 Q3
arc: S3_V06S0203 F7
arc: S3_V06S0303 Q5
arc: V00T0100 F3
arc: V01S0000 Q7
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0101 Q3
arc: W1_H02W0201 Q2
arc: W1_H02W0501 Q7
arc: W1_H02W0701 Q5
word: SLICEA.K1.INIT 0000001000000010
word: SLICED.K0.INIT 0010000000000000
word: SLICEB.K1.INIT 1000101000001010
word: SLICEA.K0.INIT 1111111111111011
word: SLICEC.K1.INIT 1010101010001000
word: SLICED.K1.INIT 1000000010000000
word: SLICEB.K0.INIT 0001000000010000
word: SLICEC.K0.INIT 0100010000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C90:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V02S0401
arc: V00B0100 V02N0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V06N0303
arc: A0 H02E0501
arc: A1 N1_V02S0701
arc: A2 H00L0100
arc: B0 V00B0000
arc: B1 V00T0000
arc: B3 H01W0100
arc: C2 H02E0601
arc: CE0 N1_V02S0201
arc: CE1 H02E0101
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 H02E0201
arc: D2 V02S0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q7
arc: M2 W1_H02E0601
arc: M3 H01W0100
arc: M4 V00T0000
arc: M6 V00B0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F2
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: S3_V06S0303 Q6
arc: V00B0000 Q4
arc: V00T0000 Q0
arc: V01S0000 Q3
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1110111000000000
word: SLICEA.K0.INIT 1101110110001000
word: SLICEB.K1.INIT 1100110011001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C91:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 V02S0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 H06E0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00T0000 N1_V02S0601
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 E1_H01W0000
arc: A1 H02E0501
arc: A4 V02S0101
arc: A5 V00T0000
arc: B1 H02E0301
arc: B4 N1_V01S0000
arc: B5 V02S0701
arc: C0 H02E0601
arc: C1 F4
arc: C4 V02N0001
arc: C5 H02E0401
arc: CE0 V02S0201
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D1 V00T0100
arc: D4 H02E0201
arc: D5 V02S0401
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q7
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M1 H00R0000
arc: M5 H00L0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: V00B0100 F5
arc: V00T0100 Q1
arc: V01S0000 Q5
word: SLICEC.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1000101000001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C92:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0601
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 V06S0003
arc: A0 F7
arc: A1 F7
arc: A3 V02N0501
arc: A5 V02S0101
arc: B0 V00T0000
arc: B2 N1_V02S0301
arc: B3 V02S0101
arc: B5 V02N0501
arc: B7 N1_V02S0701
arc: C0 F4
arc: C1 F4
arc: C2 V02N0601
arc: C3 H02W0401
arc: C4 H02W0601
arc: C5 H02W0401
arc: C7 V02S0001
arc: CE2 N1_V02S0601
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 H02E0201
arc: D3 V02S0201
arc: D4 W1_H02E0001
arc: D5 V00B0000
arc: D7 V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F5
arc: LSR1 E1_H02W0501
arc: M0 H02E0601
arc: M4 V00B0100
arc: M6 H02E0401
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0003 F0
arc: S1_V02S0101 F3
arc: S1_V02S0401 Q4
arc: S1_V02S0601 Q6
arc: S1_V02S0701 F5
arc: S3_V06S0103 F2
arc: V01S0000 F5
arc: V01S0100 F3
arc: W3_H06W0003 F3
word: SLICEC.K1.INIT 0000000000010000
word: SLICEB.K1.INIT 0000000000000100
word: SLICEA.K0.INIT 1110110011101110
word: SLICEA.K1.INIT 1010000010101010
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0000111100000011
word: SLICEB.K0.INIT 1111110000001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C93:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06W0303
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: A3 W1_H02E0701
arc: A6 N1_V01N0101
arc: B6 V00T0000
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 V02N0401
arc: C6 H02W0401
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 V02N0201
arc: D2 V00T0100
arc: D3 V02S0201
arc: D6 W1_H02E0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q2
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q1
arc: V00T0000 Q0
word: SLICEB.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000000000010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R40C94:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0001
arc: H00L0100 V02N0301
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00T0000 H02E0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0003
arc: A0 H01E0001
arc: A1 H01E0001
arc: A2 H01E0001
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B5 H02E0101
arc: B6 H01E0101
arc: C0 E1_H02W0401
arc: C2 E1_H02W0601
arc: C4 H01E0001
arc: C5 H01E0001
arc: C6 V00T0000
arc: C7 H01E0001
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 H01E0101
arc: D4 H02E0201
arc: D5 E1_H02W0001
arc: D6 E1_H02W0001
arc: D7 H02E0201
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H00L0000
arc: M4 V00B0000
arc: M5 H00L0100
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
word: SLICEA.K0.INIT 1000100010111000
word: SLICEA.K1.INIT 1000100010111011
word: SLICEB.K0.INIT 1011101110111000
word: SLICEB.K1.INIT 1111111100110011
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1100000011110011
word: SLICED.K0.INIT 1100111111000000
word: SLICED.K1.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C95:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00R0100 S1_V02N0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H01E0101
arc: V00B0100 H02E0701
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E1_H01W0000
arc: A0 H02W0701
arc: A6 N1_V01N0101
arc: B0 V00T0000
arc: B1 S1_V02N0301
arc: B6 V02N0501
arc: C0 W1_H02E0601
arc: C1 V02S0601
arc: C6 V01N0101
arc: CE0 S1_V02N0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 S1_V02N0001
arc: D6 H00R0100
arc: E1_H01E0001 F0
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M3 H02W0201
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0401 F6
arc: V00T0100 F1
word: SLICEA.K1.INIT 1100000011001100
word: SLICED.K0.INIT 0101000100000000
word: SLICED.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R40C96:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 V02N0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 W1_H02E0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V02N0201
arc: W3_H06W0303 E1_H01W0100
arc: A1 E1_H02W0501
arc: A7 V02S0301
arc: B0 V02S0101
arc: B1 H00R0100
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 H02W0101
arc: B7 V00T0000
arc: C0 W1_H02E0401
arc: C1 H02W0401
arc: C6 H02E0601
arc: C7 V00T0100
arc: CE0 V02S0201
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 V02N0001
arc: D2 W1_H02E0201
arc: D3 V00B0100
arc: D4 V02N0601
arc: D6 S1_V02N0601
arc: D7 V00B0000
arc: E1_H01E0101 F6
arc: E1_H02E0201 F0
arc: E1_H02E0601 F6
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F6
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F6
arc: N1_V02N0301 F1
arc: S1_V02S0601 F6
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: V00T0100 Q3
arc: V01S0000 Q1
arc: V01S0100 F6
arc: W1_H02W0401 F6
arc: W1_H02W0601 F6
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 0011000011110000
word: SLICEA.K1.INIT 0100110011111111
word: SLICED.K0.INIT 0000111100000000
word: SLICEB.K0.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 1100110000000000
word: SLICED.K1.INIT 0000000000000001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R40C97:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: H00R0000 E1_H02W0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 V02N0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 V02N0701
arc: A0 H02E0701
arc: A1 H00L0100
arc: A3 V02N0501
arc: B0 V02N0301
arc: B1 E1_H02W0101
arc: C0 N1_V01N0001
arc: C1 H02E0401
arc: C3 N1_V02S0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0201
arc: D1 H00R0000
arc: D3 V02S0001
arc: E1_H01E0001 F0
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: H00L0100 F3
arc: H01W0100 F3
arc: LSR1 H02E0501
arc: M0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0101 F1
word: SLICEA.K1.INIT 1100101000000000
word: SLICEB.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C98:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0701 E1_H01W0100
arc: H00L0100 V02N0301
arc: H00R0100 H02W0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0401
arc: V00B0100 H02E0501
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0701
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V06S0303
arc: W3_H06W0103 E1_H01W0100
arc: A0 S1_V02N0501
arc: A3 H02E0701
arc: A6 F5
arc: A7 V02S0301
arc: B0 W1_H02E0101
arc: B1 S1_V02N0301
arc: B5 E1_H02W0301
arc: B6 H02W0301
arc: B7 V00T0000
arc: C0 H02E0401
arc: C1 V02N0601
arc: C3 V02N0401
arc: C5 H01E0001
arc: C6 E1_H01E0101
arc: C7 E1_H02W0601
arc: CE0 H00L0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 H02W0201
arc: D3 H02E0001
arc: D5 F0
arc: D6 W1_H02E0201
arc: D7 V00B0000
arc: E1_H01E0101 F7
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 H02E0601
arc: M2 V00T0100
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F6
arc: N1_V02N0301 F3
arc: V01S0100 Q4
word: SLICEB.K1.INIT 0000000011110101
word: SLICEA.K1.INIT 0011000000000000
word: SLICEA.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0000110011001100
word: SLICED.K1.INIT 1110000000100000
word: SLICED.K0.INIT 0000000100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R40C99:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 V02S0101
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00T0000 H02W0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 W3_H06E0303
arc: A1 V02N0701
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 H02E0701
arc: A5 H02W0701
arc: A7 F5
arc: B0 E1_H02W0101
arc: B3 N1_V02S0301
arc: B4 W1_H02E0301
arc: B7 V00B0000
arc: C0 S1_V02N0401
arc: C1 V02S0401
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 V00T0000
arc: C5 E1_H02W0401
arc: C6 V01N0101
arc: C7 F4
arc: CE0 H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 H02W0201
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H01W0000
arc: D5 E1_H01W0100
arc: D6 V02N0601
arc: D7 W1_H02E0201
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M2 E1_H02W0601
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F1
arc: N1_V02N0601 F6
arc: V00B0100 F7
arc: V01S0000 Q7
arc: V01S0100 Q0
arc: W1_H02W0201 F2
arc: W3_H06W0103 F1
word: SLICED.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1100110011110000
word: SLICEC.K0.INIT 1000101010000000
word: SLICEB.K0.INIT 1010111100000000
word: SLICEB.K1.INIT 0010001100000000
word: SLICED.K1.INIT 0000000000001000
word: SLICEC.K1.INIT 0101111100000000
word: SLICEA.K1.INIT 0000101001011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C100:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02E0201
arc: H00R0100 V02N0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 V01N0001
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02N0101
arc: V00T0000 V02N0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0701
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 F7
arc: A4 H02W0501
arc: A5 H02W0501
arc: A7 H02W0701
arc: B0 W1_H02E0101
arc: B1 W1_H02E0301
arc: B2 W1_H02E0101
arc: B3 V02S0301
arc: B4 H00L0000
arc: B5 H00L0000
arc: B7 V02S0501
arc: C0 S1_V02N0601
arc: C1 H02E0601
arc: C2 H00L0100
arc: C3 H02E0401
arc: C4 E1_H01E0101
arc: C7 V00T0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 Q0
arc: D1 F0
arc: D2 Q2
arc: D3 H02E0001
arc: D4 F2
arc: D5 F2
arc: D7 H02W0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 E1_H02W0601
arc: M2 V00T0100
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F1
arc: W1_H02W0401 F4
word: SLICED.K1.INIT 1100100000001000
word: SLICEB.K1.INIT 0001010100000000
word: SLICEB.K0.INIT 0001000001010000
word: SLICEC.K0.INIT 1111100011111111
word: SLICEC.K1.INIT 1000100011111111
word: SLICEA.K0.INIT 0011000111110101
word: SLICEA.K1.INIT 0111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C101:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0001
arc: H00L0100 H02E0301
arc: H00R0000 V02N0401
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06E0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00T0100 H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0203 E3_H06W0203
arc: A0 F5
arc: A1 F5
arc: A2 H02W0501
arc: A4 N1_V01S0100
arc: A5 Q5
arc: A7 H02W0701
arc: B1 E1_H01W0100
arc: B2 S1_V02N0301
arc: B4 V00B0100
arc: B5 N1_V02S0701
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 F4
arc: C4 V02N0201
arc: C5 E1_H02W0401
arc: C6 V00B0100
arc: C7 H02W0401
arc: CE1 H02E0101
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 V02N0001
arc: D4 V02N0601
arc: D5 N1_V02S0401
arc: D7 N1_V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0201 F0
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F6
arc: H01W0100 F2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00B0000
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0601 F6
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: V00B0100 Q5
arc: W1_H02W0501 Q7
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 1111000011110000
word: SLICED.K1.INIT 0000101011111111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111010101010101
word: SLICEA.K1.INIT 1111110111011101
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 1110111110101111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R41C102:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02E0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 V01N0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0601
arc: V00T0100 H02W0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 E3_H06W0103
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 E1_H02W0501
arc: A3 V02S0701
arc: A4 V02S0101
arc: A7 Q7
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H00R0100
arc: B4 E1_H02W0101
arc: B7 V02N0501
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V00B0100
arc: C5 V02N0001
arc: C7 V00T0100
arc: CE3 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 S1_V02N0601
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q7
arc: LSR1 V00T0000
arc: M7 W1_H02E0201
arc: MUXCLK3 CLK1
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R41C103:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02W0501
arc: N3_V06N0203 H06E0203
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V02S0201
arc: S3_V06S0003 N1_V02S0001
arc: V00B0000 V02N0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0303 E3_H06W0203
arc: A0 N1_V02S0701
arc: A1 N1_V02S0701
arc: A3 V02N0501
arc: A4 S1_V02N0101
arc: A5 H02W0701
arc: A6 H02W0701
arc: B0 H02E0301
arc: B1 H02E0301
arc: B3 Q3
arc: B4 F3
arc: C0 H02E0601
arc: C1 H02E0601
arc: C3 V02S0401
arc: C4 S1_V02N0001
arc: C5 E1_H02W0601
arc: C6 E1_H02W0601
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D3 N1_V01S0000
arc: D4 V01N0001
arc: D5 H02E0201
arc: D6 E1_H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F5
arc: E1_H02E0401 F6
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR1 W1_H02E0301
arc: M0 V00B0000
arc: M1 H02W0001
arc: M3 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F5
arc: N1_V02N0301 Q3
arc: N3_V06N0003 F0
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q4
arc: V01S0100 F4
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1011100100100000
word: SLICEA.K1.INIT 1111110101100100
word: SLICED.K0.INIT 0000000000001010
word: SLICEC.K1.INIT 0000000010100000
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1111111110110011
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R41C104:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 H02W0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: V00T0000 V02N0401
arc: V00T0100 H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 N1_V01S0000
arc: A0 S1_V02N0501
arc: A1 H02E0501
arc: A2 H02E0701
arc: B2 N1_V02S0301
arc: B6 V02S0701
arc: C1 V02S0601
arc: C2 H00L0000
arc: C6 V00T0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 H00R0000
arc: D2 S1_V02N0001
arc: D6 H00L0100
arc: E1_H01E0001 F0
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: LSR1 V00B0000
arc: M0 V00T0100
arc: M2 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
word: SLICEA.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 0101010111110101
word: SLICED.K0.INIT 1111110011001100
word: SLICEB.K0.INIT 1011000010000000
word: SLICEB.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C105:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02E0601
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0201
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 N1_V02S0301
arc: A7 N1_V01S0100
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 H00L0000
arc: B7 W1_H02E0101
arc: C0 V02S0601
arc: C1 N1_V02S0601
arc: C2 N1_V02S0601
arc: C3 N1_V02S0601
arc: C4 V00T0100
arc: C5 H01E0001
arc: C7 H02W0601
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CE2 H00L0100
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: CLK1 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 S1_V02N0601
arc: D7 F0
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M1 E1_H02W0001
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 V00T0000
arc: M5 E1_H02W0001
arc: M6 E1_H02W0401
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q1
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S1_V02S0701 Q7
arc: S3_V06S0003 Q0
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: W1_H02W0701 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1110000000100000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C106:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02N0001
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0203 H06E0203
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06N0203
arc: W3_H06W0103 N3_V06S0103
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 V01N0101
arc: A3 V01N0101
arc: A4 H02E0501
arc: A6 V02N0101
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 W1_H02E0301
arc: B4 H00L0000
arc: B6 V02S0701
arc: C0 V02S0601
arc: C1 V02N0601
arc: C2 N1_V02S0601
arc: C3 N1_V02S0601
arc: C4 H02E0401
arc: C5 W1_H02E0401
arc: C6 E1_H02W0401
arc: CLK1 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 S1_V02N0601
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F5D_SLICE
arc: LSR1 H02E0301
arc: M6 V00T0100
arc: V01S0100 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1100100001000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R41C107:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02W0601
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0101
arc: V00T0000 H02W0001
arc: V00T0100 V02S0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02S0601
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02N0701
arc: A1 H02E0501
arc: A2 H02E0501
arc: A3 V02N0701
arc: A4 W1_H02E0501
arc: A6 W1_H02E0701
arc: A7 W1_H02E0701
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 H00L0000
arc: B6 H02W0301
arc: B7 H02W0301
arc: C0 H02E0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 V00T0100
arc: C5 H02E0401
arc: C6 V02N0201
arc: C7 V02N0201
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 S1_V02N0601
arc: D6 W1_H02E0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00B0100
arc: M6 V00T0000
arc: N1_V02N0401 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1011001010000010
word: SLICED.K1.INIT 1011111010001110
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R41C108:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0103 V06S0103
arc: H00L0000 W1_H02E0001
arc: H00L0100 H02W0301
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 E1_H01W0100
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02N0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 V00T0000
arc: A3 H00L0100
arc: A4 H02E0501
arc: A6 W1_H02E0701
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 H02W0101
arc: B6 E1_H02W0101
arc: C0 V02N0401
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V02S0201
arc: C5 H02E0401
arc: C6 V02S0001
arc: CLK1 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 H02W0001
arc: D4 S1_V02N0601
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0100
arc: S1_V02S0401 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1100100001000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R41C109:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W3_H06E0203
arc: H00R0000 V02S0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0201
arc: V00T0100 V02S0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E1_H01W0000
arc: A0 V02N0501
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 H02E0501
arc: B0 V00T0000
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H02E0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 S1_V02N0201
arc: C5 V02N0201
arc: C7 V02N0001
arc: CE1 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 S1_V02N0601
arc: D7 V02S0401
arc: E1_H01E0101 F7
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: LSR0 V00T0100
arc: LSR1 H02E0301
arc: M2 V00B0000
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: N3_V06N0103 Q2
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111111111110000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R41C110:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 H01E0101
arc: H00L0000 W1_H02E0201
arc: H00L0100 E1_H02W0301
arc: H00R0100 V02N0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 H02W0401
arc: V00B0100 V02N0101
arc: V00T0000 H02W0201
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 E1_H02W0401
arc: A0 H00L0100
arc: A1 E1_H02W0701
arc: A2 V00T0000
arc: A3 E1_H02W0701
arc: A4 W1_H02E0501
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 V00B0100
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 H02W0601
arc: C5 H02E0601
arc: CE0 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK1 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 S1_V02N0601
arc: F0 F0_SLICE
arc: H01W0100 Q5
arc: LSR0 V00B0000
arc: LSR1 H02E0301
arc: M1 V01S0100
arc: M5 H00R0100
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q1
arc: V01S0000 F0
arc: V01S0100 Q5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R41C111:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V06S0303
arc: B0 N1_V02S0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: MUXCLK0 CLK0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C112:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02S0101
arc: E3_H06E0103 W3_H06E0103
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0301 W3_H06E0003
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H02E0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00T0100 H02W0101
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0303 E1_H01W0100
arc: A1 H00L0100
arc: A2 E1_H02W0501
arc: B1 E1_H01W0100
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: C1 H00L0000
arc: C2 H00L0100
arc: C3 H00L0100
arc: C7 E1_H01E0101
arc: CE1 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D1 E1_H02W0201
arc: D2 Q2
arc: D3 V00T0100
arc: D7 H00R0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00L0100 Q3
arc: H01W0000 Q2
arc: LSR1 V00B0100
arc: M0 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: V00B0100 F7
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001000000000000
word: SLICED.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 0111111110000000
word: SLICEB.K1.INIT 0011110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C113:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V02N0201
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 E3_H06W0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A5 F7
arc: A7 S1_V02N0301
arc: B0 H01W0100
arc: B5 N1_V02S0501
arc: B7 H02E0101
arc: C5 V01N0101
arc: C7 W1_H02E0401
arc: CE0 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V01S0100
arc: D5 H01W0000
arc: D7 H02E0001
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0303 F5
arc: V01S0000 Q1
arc: V01S0100 Q1
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 0011001111001100
word: SLICEA.K1.INIT 0000000011111111
word: SLICED.K1.INIT 1100000010001000
word: SLICEC.K1.INIT 0000010001000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R41C114:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 V02N0501
arc: E3_H06E0103 W3_H06E0103
arc: H00R0100 H02W0701
arc: N1_V02N0301 S3_V06N0003
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: V00B0000 V02S0201
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 H01E0101
arc: W3_H06W0003 E3_H06W0003
arc: A2 V00B0000
arc: A5 V02N0301
arc: B0 H01W0100
arc: B2 H01W0100
arc: C0 V02N0601
arc: C2 V02N0601
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D2 Q2
arc: D3 V02N0201
arc: D5 H00R0100
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V02N0501 F5
arc: V00B0100 F5
arc: V01S0000 Q3
arc: V01S0100 Q2
word: SLICEC.K1.INIT 1111111110101010
word: SLICEB.K0.INIT 0111111110000000
word: SLICEA.K0.INIT 0011110011001100
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C115:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V02N0401
arc: H00L0000 V02S0001
arc: N1_V02N0101 S1_V02N0001
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 N1_V02S0001
arc: W1_H02W0701 W3_H06E0203
arc: A1 H02E0501
arc: A2 V00B0000
arc: B1 V02S0301
arc: B2 H01W0100
arc: C1 H00L0000
arc: C2 H00L0000
arc: C7 E1_H01E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D1 V01S0100
arc: D2 N1_V01S0000
arc: D7 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 V00B0100
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0701 F7
arc: S3_V06S0003 F0
arc: V00B0100 F7
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000001000000000
word: SLICED.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 0110110011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C116:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0601 V01N0001
arc: H00L0000 H02W0201
arc: N1_V02N0001 E1_H01W0000
arc: S1_V02S0701 V01N0101
arc: S3_V06S0103 H01E0101
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0701
arc: V01S0100 S3_V06N0303
arc: B3 E1_H01W0100
arc: B4 V02N0701
arc: B7 S1_V02N0701
arc: C2 H02W0401
arc: C4 H02E0401
arc: C7 H02W0601
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 V00B0100
arc: D4 S1_V02N0601
arc: D7 V02N0401
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H00R0100 F7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M5 W1_H02E0001
arc: M6 V00T0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0401 Q6
arc: S1_V02S0101 F1
arc: V00B0100 Q5
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1100110011001100
word: SLICEC.K0.INIT 1100000000000000
word: SLICED.K1.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C117:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V01N0001
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0401 E1_H02W0401
arc: V00B0000 V02N0001
arc: V00T0000 W1_H02E0001
arc: W1_H02W0201 V06N0103
arc: B0 V02N0101
arc: B1 V02N0301
arc: B5 S1_V02N0501
arc: C0 V02N0401
arc: C1 F4
arc: C4 V02N0201
arc: C5 F4
arc: CE0 H00L0000
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 H00R0000
arc: D4 H02E0001
arc: D5 V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F0
arc: H00L0100 F1
arc: H00R0100 F5
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M1 H02W0001
arc: M2 V00B0000
arc: M5 H02W0001
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0501 Q5
arc: V01S0000 F4
arc: V01S0100 F4
arc: W1_H02W0401 Q6
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 1100000000000000
word: SLICEC.K0.INIT 0000111100000000
word: SLICEC.K1.INIT 1100000000000000
word: SLICEA.K1.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C118:PLC2
arc: H00L0100 V02S0301
arc: N1_V02N0501 H02E0501
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 H02E0501
arc: V00B0000 V02S0201
arc: V00B0100 V02N0301
arc: W1_H02W0001 N1_V02S0001
arc: CE0 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: LSR1 V00B0100
arc: M0 W1_H02E0601
arc: M1 H02E0001
arc: M2 H02E0601
arc: M3 H02E0201
arc: M4 V00B0000
arc: M5 H02W0001
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q3
arc: S1_V02S0001 Q0
arc: S1_V02S0301 Q1
arc: S1_V02S0601 Q4
arc: S1_V02S0701 Q5
arc: V01S0000 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C119:PLC2
arc: H00L0100 V02N0101
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 S3_V06N0203
arc: A0 S1_V02N0501
arc: A2 H00L0100
arc: A3 S1_V02N0701
arc: A4 F5
arc: A5 S1_V02N0101
arc: B0 V02N0101
arc: B2 S1_V02N0301
arc: B3 V02N0101
arc: B5 S1_V02N0501
arc: C0 S1_V02N0401
arc: C2 F4
arc: C3 F4
arc: C4 H02W0601
arc: C5 E1_H02W0401
arc: CLK0 G_HPBX0200
arc: D0 V00B0100
arc: D2 V02N0201
arc: D3 S1_V02N0201
arc: D4 H00L0100
arc: D5 S1_V02N0401
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 F0
arc: M0 V00B0000
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: V00B0000 F4
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0010001000110000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K1.INIT 1011010110111111
word: SLICEC.K0.INIT 0101111100000000
word: SLICEB.K1.INIT 1111000011110001
word: SLICEB.K0.INIT 1111000011110001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C120:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: H00L0000 V02N0201
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 W3_H06E0103
arc: W1_H02W0601 V06N0303
arc: A0 H00L0000
arc: B0 S1_V02N0301
arc: C0 V02N0401
arc: CLK0 G_HPBX0200
arc: D0 S1_V02N0001
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111000011110001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C121:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 V02N0301
arc: H00L0100 V02N0101
arc: N1_V02N0001 V01N0001
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 V01N0001
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: V00T0100 S1_V02N0501
arc: W1_H02W0401 S1_V02N0401
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0500
arc: E1_H01E0001 Q6
arc: E3_H06E0203 Q4
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M3 H00L0100
arc: M4 V00B0000
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C122:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V06S0003
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 H02W0001
arc: H00L0100 V02S0101
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 V01N0101
arc: S1_V02S0001 E1_H01W0000
arc: V00B0100 H02W0501
arc: W1_H02W0201 V06S0103
arc: A0 H00L0100
arc: A4 V02S0301
arc: B0 W1_H02E0301
arc: B1 V02S0101
arc: B4 N1_V02S0501
arc: B5 N1_V02S0501
arc: C0 V02N0401
arc: C1 V02N0601
arc: C4 H02W0401
arc: C5 H02W0401
arc: CE1 V02N0201
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0500
arc: D0 H02W0201
arc: D1 V00B0100
arc: D4 H02W0201
arc: D5 H02W0201
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: H00R0000 F4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 E1_H02W0601
arc: M3 H00L0000
arc: M4 E1_H02W0401
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: S3_V06S0203 Q7
arc: V00T0000 F0
word: SLICEA.K0.INIT 1111111111101100
word: SLICEA.K1.INIT 1111110011110000
word: SLICEC.K0.INIT 1111111111101010
word: SLICEC.K1.INIT 1111111111000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R41C123:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S3_V06N0003
arc: H00L0000 H02E0001
arc: N3_V06N0003 S3_V06N0003
arc: V00T0100 V02N0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V01N0101
arc: A2 V01N0101
arc: A5 F7
arc: B0 H02E0301
arc: B2 V02N0101
arc: B3 V02N0101
arc: B5 V02N0701
arc: C0 N1_V01N0001
arc: C2 S1_V02N0401
arc: C3 V02N0401
arc: C5 N1_V02S0001
arc: C7 V02N0001
arc: CE0 H00L0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0500
arc: D0 V00T0100
arc: D2 N1_V02S0201
arc: D3 S1_V02N0201
arc: D5 N1_V02S0601
arc: D7 V02N0601
arc: E1_H01E0001 F7
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M1 V01S0100
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F7
arc: N1_V02N0701 F7
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: V00B0100 F7
arc: V01S0100 F2
word: SLICED.K1.INIT 0000000000001111
word: SLICEA.K0.INIT 1100110000001100
word: SLICEB.K0.INIT 1111111111111000
word: SLICEB.K1.INIT 1111111111000000
word: SLICEC.K1.INIT 1101010111000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R41C124:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00L0000 W1_H02E0201
arc: N1_V02N0401 H06E0203
arc: S1_V02S0201 H01E0001
arc: S3_V06S0003 H01E0001
arc: W1_H02W0401 H01E0001
arc: W1_H02W0601 H01E0001
arc: A0 V02S0501
arc: B0 H02E0101
arc: B1 H02E0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: F0 F5A_SLICE
arc: H01W0000 Q5
arc: M0 H01E0001
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: S1_V02S0001 F0
arc: S3_V06S0303 Q5
word: SLICEA.K0.INIT 1111111111101010
word: SLICEA.K1.INIT 1111111111000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R41C13:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R41C19:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R41C25:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R41C31:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R41C37:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R41C3:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R41C43:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R41C49:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R41C55:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R41C61:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R41C67:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R41C71:PLC2
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0103

.tile R41C72:PLC2
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303

.tile R41C73:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0203 N3_V06S0103

.tile R41C75:PLC2
arc: H00R0000 S1_V02N0601
arc: N1_V02N0401 H06W0203
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S3_V06N0203
arc: A0 V02N0701
arc: A4 V00B0000
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B2 H00R0000
arc: B3 Q3
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: S1_V02S0101 Q3
arc: S1_V02S0401 Q6
arc: S1_V02S0501 Q7
arc: V00B0000 Q4
arc: V01S0000 Q5
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C76:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: S3_V06S0203 H06W0203
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 Q4
arc: E1_H02E0101 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0501 Q5
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0001 Q0
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q1
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C77:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0701 V02S0701
arc: H00R0100 H02E0701
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H02E0101
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: V00T0100 S1_V02N0501
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0103 S3_V06N0103
arc: A0 H00L0000
arc: A2 V00T0000
arc: A7 H02E0501
arc: B1 Q1
arc: B6 V00T0000
arc: B7 H01E0101
arc: C6 E1_H01E0101
arc: C7 H02E0401
arc: CLK0 G_HPBX0600
arc: D6 H01W0000
arc: D7 H00R0100
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S1_V02S0601 F6
arc: V00T0000 Q2
arc: V01S0000 F7
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K0.INIT 0000000000000011
word: SLICED.K1.INIT 0000000000000001
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C78:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 N1_V01S0100
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S3_V06N0303
arc: V00B0100 V02N0301
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 S3_V06N0203
arc: W3_H06W0303 E3_H06W0203
arc: B0 H02E0301
arc: C0 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
arc: S3_V06S0003 Q0
arc: V01S0000 Q0
word: SLICEA.K0.INIT 0000111100001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C79:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: N3_V06N0003 S1_V02N0301
arc: V00B0000 S1_V02N0001
arc: V00T0000 S1_V02N0401
arc: V00T0100 S1_V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: W3_H06W0203 E3_H06W0103
arc: A0 E1_H02W0501
arc: A2 V00B0000
arc: A3 V00T0000
arc: A4 V00T0100
arc: A5 N1_V01S0100
arc: A6 W1_H02E0701
arc: A7 H02E0501
arc: B2 H02E0301
arc: B3 H02E0101
arc: B4 W1_H02E0101
arc: B5 S1_V02N0501
arc: B6 N1_V02S0501
arc: B7 N1_V02S0701
arc: E1_H01E0101 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0101 F3
arc: S1_V02S0201 F2
arc: S1_V02S0401 F6
arc: S1_V02S0501 F7
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: V01S0000 F6
arc: V01S0100 F4
word: SLICED.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R41C7:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R41C80:PLC2
arc: S1_V02S0501 H01E0101
arc: V00B0000 S1_V02N0001
arc: V00T0000 S1_V02N0601
arc: V00T0100 S1_V02N0501
arc: A0 H02W0701
arc: A1 V02S0701
arc: A2 V00B0000
arc: A3 V00T0000
arc: A4 V00T0100
arc: A5 V02S0301
arc: A6 H02E0701
arc: B0 S1_V02N0301
arc: B1 S1_V02N0101
arc: B2 H02E0301
arc: B3 H02E0101
arc: B4 N1_V01S0000
arc: B5 S1_V02N0701
arc: B6 N1_V02S0501
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: S1_V02S0001 F0
arc: S1_V02S0101 F1
arc: S1_V02S0201 F2
arc: S1_V02S0301 F3
arc: S1_V02S0401 F6
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: V01S0000 F6
arc: V01S0100 F4
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101010
word: SLICEA.K0.INIT 0110011001101010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R41C81:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 N1_V01S0000
arc: E3_H06E0003 N1_V01S0000
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 H01E0101
arc: S1_V02S0601 H01E0001
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 N1_V01S0100
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R41C82:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V01N0001
arc: E3_H06E0203 V01N0001
arc: H00R0000 S1_V02N0601
arc: N1_V02N0301 E1_H01W0100
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0301
arc: V00T0000 V02S0401
arc: V00T0100 E1_H02W0301
arc: A1 E1_H01E0001
arc: A2 V02S0501
arc: A4 F5
arc: A5 V00B0000
arc: A6 N1_V01N0101
arc: A7 N1_V01N0101
arc: B1 V02N0101
arc: B2 S1_V02N0301
arc: B5 V02S0701
arc: B6 V02N0701
arc: C1 E1_H01W0000
arc: C2 N1_V01S0100
arc: C4 V02N0001
arc: C5 V00T0000
arc: C6 V02N0201
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 N1_V01S0000
arc: D2 E1_H02W0201
arc: D3 H02W0001
arc: D4 H00R0100
arc: D5 E1_H01W0100
arc: D6 H02W0201
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: E1_H02E0301 F1
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0100 F7
arc: H01W0100 F7
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M2 V00T0100
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q0
arc: N1_V02N0401 Q6
arc: N1_V02N0601 F4
arc: N1_V02N0701 F7
arc: S1_V02S0201 Q0
arc: V00B0000 Q6
word: SLICED.K1.INIT 0000000000000101
word: SLICEC.K0.INIT 1111010111110000
word: SLICEA.K1.INIT 1101000011110000
word: SLICEA.K0.INIT 0000000011111111
word: SLICED.K0.INIT 0000010000000000
word: SLICEB.K0.INIT 1100000011001000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K1.INIT 0000010100000111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R41C83:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 N1_V01S0100
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 E1_H02W0001
arc: H00R0100 E1_H02W0501
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: V00B0000 N1_V02S0201
arc: V00T0000 W1_H02E0201
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0103 E3_H06W0003
arc: A3 F5
arc: A4 H02W0501
arc: A6 H00L0000
arc: B2 H02W0101
arc: B3 N1_V02S0301
arc: B6 V01S0000
arc: C2 W1_H02E0401
arc: C3 V02S0401
arc: C4 Q4
arc: C5 V02S0201
arc: C6 V00T0000
arc: C7 V02S0001
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D2 Q2
arc: D3 H01E0101
arc: D4 N1_V02S0401
arc: D5 H00R0100
arc: D6 F2
arc: D7 W1_H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: M2 E1_H02W0601
arc: M4 V00B0000
arc: M6 E1_H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V01S0000 Q6
arc: W1_H02W0301 F3
word: SLICEB.K0.INIT 0000110000000000
word: SLICED.K0.INIT 0000000011110111
word: SLICEC.K0.INIT 1111101000000000
word: SLICEC.K1.INIT 0000000000001111
word: SLICEB.K1.INIT 0000000000000010
word: SLICED.K1.INIT 0000000011110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R41C84:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02S0701
arc: H00R0100 V02N0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: V00B0100 V02N0101
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 N1_V01S0100
arc: A1 H02E0501
arc: A3 V02N0701
arc: A4 S1_V02N0301
arc: A5 H02W0501
arc: A6 V02N0301
arc: B0 V00T0000
arc: B2 H00R0000
arc: B3 S1_V02N0101
arc: B4 S1_V02N0501
arc: B5 V02S0701
arc: B6 S1_V02N0701
arc: C0 S1_V02N0601
arc: C1 H02E0401
arc: C3 W1_H02E0601
arc: C4 W1_H02E0401
arc: C5 H01E0001
arc: C6 W1_H02E0401
arc: CE0 E1_H02W0101
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 H02E0001
arc: D2 V02N0001
arc: D3 W1_H02E0001
arc: D4 V02N0401
arc: D5 E1_H02W0201
arc: D6 V02S0401
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 F1
arc: H00R0000 Q6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M4 E1_H02W0401
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V02N0701 F5
arc: V00T0000 Q2
arc: V01S0000 Q4
arc: W3_H06W0003 F3
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 1011000010000000
word: SLICEB.K1.INIT 1011000010000000
word: SLICED.K0.INIT 1000111110111111
word: SLICEA.K1.INIT 1010000000000000
word: SLICEC.K1.INIT 0000110100001111
word: SLICEA.K0.INIT 1100111100001111
word: SLICEB.K0.INIT 1100110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1

.tile R41C85:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 S3_V06N0203
arc: E3_H06E0003 W3_H06E0003
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0501
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 S3_V06N0203
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06W0103
arc: V00B0100 V02N0301
arc: V00T0100 V02S0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0103 E3_H06W0003
arc: A1 H02E0701
arc: B0 V00B0000
arc: B2 V02N0301
arc: C0 V02N0601
arc: C1 V02S0401
arc: C4 V02N0001
arc: CE0 H02W0101
arc: CE1 H00L0100
arc: CE2 H00R0000
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D1 V00B0100
arc: D2 V00T0100
arc: D4 H01W0000
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0100 F1
arc: H01W0000 Q7
arc: H01W0100 F2
arc: LSR1 W1_H02E0301
arc: M3 E1_H02W0201
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: V00B0000 Q4
word: SLICEB.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 1100111100001111
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R41C86:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02N0601
arc: H00L0100 V02N0101
arc: H00R0000 H02E0401
arc: H00R0100 V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 H06W0003
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 V02N0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: A1 H02W0701
arc: A3 V00B0000
arc: B0 V01N0001
arc: B1 S1_V02N0101
arc: C0 V02N0401
arc: C1 E1_H02W0401
arc: CE0 H00L0100
arc: CE1 H00R0100
arc: CE2 W1_H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V02S0001
arc: D3 H02E0001
arc: E1_H02E0001 Q0
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M5 H00R0000
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0103 F1
arc: V00B0000 Q6
arc: V01S0100 Q3
word: SLICEA.K1.INIT 0010000000100010
word: SLICEA.K0.INIT 1100111100001111
word: SLICEB.K1.INIT 1010101000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R41C87:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: H00L0000 S1_V02N0201
arc: H00R0000 H02W0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0201
arc: V00T0100 W1_H02E0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: A1 F5
arc: A2 H02E0701
arc: A3 H02E0501
arc: A5 V00T0100
arc: A6 N1_V01N0101
arc: A7 V02N0101
arc: B0 V01N0001
arc: B1 V00T0000
arc: B2 S1_V02N0101
arc: B3 H02W0101
arc: B5 V01S0000
arc: B6 F3
arc: B7 V02S0701
arc: C0 H00L0100
arc: C1 H00L0000
arc: C2 V02S0401
arc: C3 V02N0401
arc: C5 V02N0001
arc: C6 S1_V02N0201
arc: C7 H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D1 V01S0100
arc: D2 V02N0001
arc: D3 H02W0001
arc: D5 V02N0601
arc: D6 H02E0001
arc: D7 N1_V02S0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q6
arc: LSR0 V00B0100
arc: M3 H02W0201
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F2
arc: N1_V02N0401 Q6
arc: S1_V02S0001 Q0
arc: V01S0100 F7
word: SLICED.K1.INIT 1100100000001000
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K1.INIT 0000000000101010
word: SLICEB.K1.INIT 1010110000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICED.K0.INIT 0000001000100010
word: SLICEA.K0.INIT 1100000011000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1

.tile R41C88:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V01N0001
arc: E3_H06E0003 H01E0001
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 H02W0401
arc: V00B0100 V02N0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 N1_V01S0100
arc: W3_H06W0103 E1_H01W0100
arc: A1 H00R0000
arc: A3 F7
arc: A4 F7
arc: A6 V02S0101
arc: A7 V02S0101
arc: B1 H02W0101
arc: B6 V02S0701
arc: B7 V02S0701
arc: C1 F4
arc: C3 H02W0401
arc: C4 V02S0201
arc: C6 V02S0001
arc: C7 N1_V02S0001
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 N1_V01S0000
arc: D2 Q2
arc: D3 V02S0201
arc: D4 V00B0000
arc: D7 E1_H02W0201
arc: E1_H01E0101 F6
arc: E1_H02E0601 F4
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR1 E1_H02W0301
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N3_V06N0003 F0
arc: N3_V06N0203 F4
arc: S1_V02S0001 Q2
arc: S3_V06S0003 F3
arc: V01S0100 Q2
arc: W1_H02W0601 F6
word: SLICED.K1.INIT 0010000000000000
word: SLICEB.K1.INIT 0000000010100000
word: SLICEC.K0.INIT 0000000000001010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K0.INIT 1000000010000000
word: SLICEB.K0.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C89:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02E0401
arc: H00R0100 V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0003 E3_H06W0003
arc: A3 V02S0501
arc: A5 Q5
arc: A7 V02S0101
arc: B5 E1_H02W0101
arc: B6 N1_V01S0000
arc: B7 V00B0000
arc: C3 N1_V01N0001
arc: C5 V00T0000
arc: C6 V00T0100
arc: C7 V02S0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D3 N1_V01S0000
arc: D5 E1_H02W0201
arc: D6 H01W0000
arc: D7 H02E0001
arc: E3_H06E0003 F3
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR1 V00B0100
arc: M4 H02W0401
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F7
arc: N1_V02N0601 F4
arc: S1_V02S0601 F6
arc: V01S0100 F3
arc: W1_H02W0101 F3
arc: W1_H02W0601 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0000001100000000
word: SLICEB.K1.INIT 0101000000000000
word: SLICED.K1.INIT 0000010000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C90:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 V02S0401
arc: E3_H06E0103 N3_V06S0103
arc: H00L0100 S1_V02N0301
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0601
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: A0 S1_V02N0701
arc: A2 E1_H01E0001
arc: A4 F5
arc: A5 V02N0101
arc: A7 V02S0101
arc: B0 V00B0000
arc: B3 S1_V02N0301
arc: B4 V00B0100
arc: B5 S1_V02N0501
arc: B7 W1_H02E0301
arc: C0 N1_V01S0100
arc: C2 N1_V01N0001
arc: C4 V00T0000
arc: C5 H02E0401
arc: C7 H02W0601
arc: CE0 H02E0101
arc: CE1 E1_H02W0101
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D2 N1_V02S0001
arc: D4 N1_V02S0401
arc: D5 V02N0601
arc: D7 S1_V02N0401
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0100 F2
arc: M2 H02E0601
arc: M3 H01W0100
arc: M5 H00R0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q5
arc: S1_V02S0001 F0
arc: V00B0100 F7
arc: V01S0000 Q0
arc: V01S0100 Q3
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0111000011110000
word: SLICEB.K0.INIT 1111000010101010
word: SLICEA.K0.INIT 1111111101011101
word: SLICEB.K1.INIT 1100110011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C91:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 V06N0303
arc: H00L0100 V02S0101
arc: H00R0000 H02W0401
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 H02E0301
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N1_V02S0001
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0501
arc: V00T0100 V02S0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V06N0003
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0003 E3_H06W0303
arc: A1 V02S0501
arc: A4 S1_V02N0301
arc: A6 N1_V01N0101
arc: B1 V02S0301
arc: B4 V02N0701
arc: B6 V01S0000
arc: C1 F4
arc: C2 V02N0401
arc: C4 V01N0101
arc: C6 Q6
arc: CE0 H00R0000
arc: CE1 S1_V02N0201
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 N1_V01S0000
arc: D2 S1_V02N0201
arc: D4 V02N0601
arc: D6 H00R0100
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00R0100 Q7
arc: H01W0000 F6
arc: M0 V00B0000
arc: M1 W1_H02E0001
arc: M4 V00B0100
arc: M6 H02E0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q1
arc: S1_V02S0601 Q4
arc: S3_V06S0103 Q1
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q6
arc: V01S0000 Q4
arc: W1_H02W0001 F0
arc: W1_H02W0401 F6
word: SLICED.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1000101000001010
word: SLICEB.K0.INIT 1111000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R41C92:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02N0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 V02N0701
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: A1 H00L0100
arc: B1 Q1
arc: C1 N1_V01S0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: D1 H02W0001
arc: E1_H01E0001 Q5
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: H01W0000 Q3
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00T0100
arc: M1 E1_H02W0001
arc: M3 W1_H02E0201
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C93:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 V02S0701
arc: H00R0000 E1_H02W0401
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H06W0103
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0101
arc: W1_H02W0001 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A2 V01N0101
arc: A3 S1_V02N0501
arc: A4 E1_H02W0501
arc: A7 V02N0301
arc: B0 H02W0301
arc: B2 H02E0301
arc: B3 V01N0001
arc: B4 F3
arc: B7 H02E0101
arc: C0 V02N0401
arc: C2 V02S0601
arc: C3 V02S0401
arc: C4 H02E0401
arc: C7 H01E0001
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D2 H01E0101
arc: D3 V02N0201
arc: D4 H00R0100
arc: D7 E1_H01W0100
arc: E1_H01E0101 Q3
arc: E3_H06E0003 F0
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR0 V00B0100
arc: M0 E1_H02W0601
arc: M3 H02W0201
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: S1_V02S0001 Q0
arc: S1_V02S0401 F4
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0100110000000000
word: SLICEB.K0.INIT 1000000011110000
word: SLICEA.K0.INIT 0000000000001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C94:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 W1_H02E0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0701 H06W0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02S0001
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A3 V02N0701
arc: A5 N1_V02S0301
arc: B0 H02E0101
arc: B1 H02E0101
arc: B4 H02W0101
arc: C0 H00L0000
arc: C1 H00L0000
arc: C3 H02E0401
arc: C4 E1_H02W0601
arc: C5 N1_V02S0001
arc: C6 E1_H02W0401
arc: CE1 V02N0201
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: D0 H00R0000
arc: D1 H00R0000
arc: D3 V02N0001
arc: D4 S1_V02N0401
arc: D5 H02E0001
arc: D6 V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q5
arc: M0 V00B0100
arc: M2 V00B0000
arc: M3 H02E0201
arc: M5 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q2
arc: N1_V02N0301 F3
arc: N1_V02N0601 F6
arc: S3_V06S0203 F4
arc: V00B0100 F5
arc: V01S0000 Q2
word: SLICEC.K1.INIT 1111000010101010
word: SLICEA.K0.INIT 1111010101110111
word: SLICEA.K1.INIT 1111010110010011
word: SLICEB.K1.INIT 0101000001011111
word: SLICEC.K0.INIT 1111000011001100
word: SLICED.K0.INIT 1111111111110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R41C95:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 H01E0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0001
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A5 Q5
arc: A6 H02W0501
arc: A7 Q7
arc: B0 V02N0101
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q6
arc: H01W0100 Q7
arc: LSR1 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: S1_V02S0601 Q4
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C96:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0303 E3_H06W0203
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q6
arc: E1_H02E0401 Q4
arc: E1_H02E0701 Q7
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 Q3
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: V00T0000 Q0
arc: V01S0100 Q2
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C97:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0701 V02N0701
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H06W0303
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0401 H01E0001
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E3_H06W0203
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: C7 H02W0601
arc: CLK0 G_HPBX0100
arc: D7 H02E0001
arc: E1_H01E0101 F7
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q1
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S3_V06S0103 Q2
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K1.INIT 1111000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R41C98:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02N0001
arc: H00R0000 E1_H02W0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H01E0101
arc: V00T0000 V02S0401
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0303 S3_V06N0303
arc: A0 E1_H02W0701
arc: A1 H00L0100
arc: A2 F5
arc: A6 N1_V01S0100
arc: A7 H02E0501
arc: B1 V02S0101
arc: B2 H00L0000
arc: B5 H01E0101
arc: B6 V02N0701
arc: B7 V00T0000
arc: C0 H02W0601
arc: C1 N1_V02S0401
arc: C2 H02W0401
arc: C5 F6
arc: C6 E1_H01E0101
arc: C7 E1_H02W0601
arc: CE0 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 S1_V02N0001
arc: D2 H02W0201
arc: D5 V02N0401
arc: D6 H02E0001
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: S1_V02S0301 F1
word: SLICEA.K1.INIT 0001010100111111
word: SLICED.K1.INIT 1010000011000000
word: SLICED.K0.INIT 0000010000001100
word: SLICEC.K1.INIT 0011000011110000
word: SLICEB.K0.INIT 0000001000001010
word: SLICEA.K0.INIT 0000101011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R41C99:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 V06S0103
arc: H00L0100 V02N0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02E0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00T0100 H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 W1_H02E0701
arc: A3 E1_H01E0001
arc: A5 V02S0101
arc: A6 H00R0000
arc: A7 V02S0101
arc: B0 S1_V02N0301
arc: B5 V02S0501
arc: B6 W1_H02E0301
arc: B7 V02N0501
arc: C0 N1_V01N0001
arc: C3 H00R0100
arc: C5 V02N0001
arc: C6 V00T0100
arc: C7 S1_V02N0001
arc: CE1 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D3 H02W0001
arc: D5 H02E0001
arc: D6 V02S0601
arc: D7 H02E0201
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 E1_H02W0301
arc: M0 V00B0000
arc: M2 H02E0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0201 F0
arc: S3_V06S0003 F3
arc: V00B0000 F6
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 1111101001010000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1010110000000000
word: SLICEA.K0.INIT 0001000001010000
word: SLICEC.K1.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C100:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00L0100 N1_V02S0101
arc: H00R0100 H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 H06E0003
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 V02N0101
arc: V00T0100 H02E0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0401 V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: A4 V00T0000
arc: A6 V02N0101
arc: B4 V01S0000
arc: B6 H02E0301
arc: C4 E1_H01E0101
arc: C6 N1_V02S0201
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D4 V00B0000
arc: D6 H02W0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q3
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: M2 V00B0100
arc: M3 H00L0000
arc: M4 V00T0100
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0401 F6
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: V01S0000 Q7
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C101:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0201
arc: H00L0100 V02N0101
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02E0501
arc: V00T0000 N1_V02S0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E1_H01W0000
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 W1_H02E0701
arc: A6 F7
arc: A7 N1_V02S0101
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 W1_H02E0101
arc: B4 N1_V02S0701
arc: B6 S1_V02N0701
arc: B7 V01S0000
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 H02W0401
arc: C5 V02S0001
arc: C6 E1_H02W0401
arc: C7 E1_H02W0601
arc: CE1 H00R0100
arc: CE3 H02E0101
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 V02N0601
arc: D6 H02W0001
arc: D7 H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: LSR0 H02W0501
arc: LSR1 V00T0000
arc: M2 V00T0100
arc: MUXCLK1 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: S1_V02S0201 F0
arc: V01S0000 Q2
arc: V01S0100 Q6
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0001001101011111
word: SLICED.K0.INIT 1111110111110101
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R42C102:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 W1_H02E0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02S0701
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02W0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0000
arc: A1 S1_V02N0501
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 F5
arc: A5 H02E0701
arc: A6 V02N0301
arc: B0 H02W0301
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 H02E0101
arc: B5 V02S0501
arc: B6 W1_H02E0301
arc: C0 N1_V02S0401
arc: C1 E1_H02W0601
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 H02E0601
arc: C5 N1_V02S0201
arc: C6 N1_V02S0001
arc: CE0 H00R0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 H02E0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 E1_H02W0001
arc: D5 E1_H02W0201
arc: D6 H02E0201
arc: E1_H01E0101 Q0
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q4
arc: H01W0100 F0
arc: M2 V00B0100
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F2
arc: N1_V02N0001 F0
arc: N1_V02N0301 F1
arc: N3_V06N0103 F1
arc: N3_V06N0203 F4
arc: S1_V02S0601 F6
arc: S3_V06S0203 F4
arc: V01S0000 Q0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1111001110101010
word: SLICEA.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 1011001010010000
word: SLICEB.K1.INIT 1111011011010100
word: SLICEC.K1.INIT 0000000100000000
word: SLICEC.K0.INIT 1110101011111111
word: SLICED.K0.INIT 1100000010100000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R42C103:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 V02N0401
arc: H00R0100 N1_V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0401
arc: V00B0100 V02S0301
arc: V00T0100 S1_V02N0501
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V06S0203
arc: A0 H02W0501
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0501
arc: A4 V00T0100
arc: A6 V02N0301
arc: A7 Q7
arc: B0 E1_H02W0301
arc: B1 N1_V02S0301
arc: B2 N1_V02S0301
arc: B3 N1_V02S0301
arc: B4 H02W0301
arc: B6 H01E0101
arc: B7 V02N0701
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H00R0100
arc: C3 H00R0100
arc: C4 E1_H02W0401
arc: C5 S1_V02N0201
arc: C6 V02N0201
arc: C7 V01N0101
arc: CE3 H02W0101
arc: CLK1 G_HPBX0600
arc: D0 V02S0201
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 N1_V02S0601
arc: D6 V01N0001
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q7
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: M7 H00R0000
arc: MUXCLK3 CLK1
arc: S1_V02S0701 F7
arc: W1_H02W0401 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000010
word: SLICED.K0.INIT 0000000000000100
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R42C104:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 V02S0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02S0201
arc: H00L0100 E1_H02W0101
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 E1_H01W0100
arc: V00B0000 V02S0001
arc: V00B0100 V02S0301
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0501
arc: A1 H01E0001
arc: A2 H02W0501
arc: A4 N1_V01N0101
arc: A6 H02E0701
arc: A7 H02E0701
arc: B0 V02N0301
arc: B1 W1_H02E0301
arc: B2 V01N0001
arc: B4 H00R0000
arc: B6 S1_V02N0701
arc: B7 S1_V02N0701
arc: C0 V02S0601
arc: C1 E1_H02W0601
arc: C2 W1_H02E0601
arc: C4 H02E0601
arc: C6 N1_V02S0201
arc: C7 N1_V02S0201
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 E1_H02W0201
arc: D2 V02N0201
arc: D4 V02N0401
arc: D6 W1_H02E0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F0
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 Q4
arc: H01W0000 F1
arc: M1 H00L0100
arc: M3 H00L0000
arc: M4 V00B0000
arc: M6 V00B0100
arc: M7 E1_H01W0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
arc: N3_V06N0203 Q7
arc: N3_V06N0303 F6
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: V01S0000 F4
arc: V01S0100 Q3
arc: W1_H02W0001 F2
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1111010111001100
word: SLICEA.K1.INIT 1110000000100000
word: SLICED.K0.INIT 1000100011100100
word: SLICED.K1.INIT 1101110111100100
word: SLICEB.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 0000000000000100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R42C105:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00R0100 N1_V02S0701
arc: H01W0100 E3_H06W0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 V02S0201
arc: V00B0100 H02W0501
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V06S0303
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E3_H06W0203
arc: A1 V02N0501
arc: A4 E1_H01W0000
arc: A6 N1_V01N0101
arc: B4 H00R0000
arc: B6 W1_H02E0101
arc: C1 H00R0100
arc: C4 W1_H02E0601
arc: C6 F4
arc: CE2 V02S0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 V00B0100
arc: D4 H02W0001
arc: D6 W1_H02E0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q4
arc: H01W0000 F0
arc: LSR0 E1_H02W0301
arc: M0 V00B0000
arc: M4 V00T0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N3_V06N0303 F6
arc: S3_V06S0303 F6
arc: V01S0000 Q4
arc: V01S0100 Q6
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 0000101011111111
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K0.INIT 1110111110101111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R42C106:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 W1_H02E0001
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 H02E0501
arc: B0 V02S0101
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H00L0000
arc: C0 N1_V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 E1_H02W0601
arc: C4 H02E0401
arc: C5 S1_V02N0001
arc: CE3 H02W0101
arc: CLK1 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 V02N0601
arc: F0 F0_SLICE
arc: H01W0000 Q6
arc: LSR1 H02E0301
arc: M6 V00T0000
arc: MUXCLK3 CLK1
arc: W1_H02W0201 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R42C107:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 H02W0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 W3_H06E0003
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 W1_H02E0501
arc: A6 E1_H01W0000
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H02E0101
arc: B6 S1_V02N0501
arc: C0 V02S0601
arc: C1 E1_H02W0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 V02N0201
arc: C5 H02E0401
arc: C6 N1_V02S0201
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V02N0601
arc: D6 V02N0401
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00B0000
arc: M6 H02W0401
arc: S1_V02S0401 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1100100001000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R42C108:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02E0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 E1_H02W0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A0 H01E0001
arc: B0 V02S0301
arc: C0 W1_H02E0601
arc: D0 H00R0000
arc: F0 F5A_SLICE
arc: M0 V00B0000
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1100000010100000
word: SLICEA.K1.INIT 1111111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R42C109:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0201 N3_V06S0103
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00L0100 V02S0301
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: V00T0000 W1_H02E0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: A0 H02W0501
arc: A1 H00L0100
arc: A2 V00B0000
arc: A3 H00L0100
arc: A4 W1_H02E0501
arc: A6 V02N0301
arc: B0 E1_H02W0301
arc: B1 V02N0101
arc: B2 H00L0000
arc: B3 H00L0000
arc: B4 H02W0101
arc: B6 W1_H02E0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V02N0201
arc: C5 S1_V02N0001
arc: CE3 V02S0601
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V00B0100
arc: D3 V02N0001
arc: D4 V02N0601
arc: D6 E1_H01W0100
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q6
arc: LSR0 H02E0501
arc: LSR1 V00T0000
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: S1_V02S0201 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1111111110001000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R42C110:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 E1_H02W0301
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0401
arc: V00T0000 S1_V02N0601
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H02W0701
arc: A4 S1_V02N0101
arc: A6 E1_H02W0701
arc: A7 H02W0501
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 V01S0000
arc: B6 N1_V01S0000
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 V00T0000
arc: C5 H02W0601
arc: C6 V02S0201
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 V02N0601
arc: D6 F0
arc: D7 V00B0000
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: LSR1 W1_H02E0301
arc: S3_V06S0203 F7
arc: V01S0100 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1110000001000000
word: SLICED.K1.INIT 0101010100000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R42C111:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0201
arc: H00L0100 H02W0301
arc: H00R0000 V02N0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0501 H06W0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0701
arc: V00T0000 S1_V02N0601
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02E0501
arc: A1 E1_H02W0701
arc: A2 H00L0100
arc: A3 E1_H02W0701
arc: A4 V00B0000
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H02E0101
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V00T0000
arc: C5 H02W0601
arc: C6 V02S0001
arc: CE2 H00R0000
arc: CE3 V02N0601
arc: CLK1 G_HPBX0600
arc: D0 H02W0201
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 H02W0201
arc: D4 H00R0100
arc: D6 V02S0401
arc: E1_H01E0101 F6
arc: E1_H02E0701 Q7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0501
arc: M5 H02E0001
arc: M7 H02E0201
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: S3_V06S0303 F6
arc: V01S0000 F0
arc: V01S0100 Q5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1111000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R42C112:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 H01E0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 W3_H06E0203
arc: A3 H02E0701
arc: B2 V01N0001
arc: B6 F3
arc: C0 H02W0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: CE0 H02W0101
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D2 V00B0100
arc: D3 H02W0201
arc: D6 V00B0000
arc: E1_H01E0101 Q5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: M5 H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V01S0100 Q2
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 1100000011111111
word: SLICEB.K1.INIT 0101111100000000
word: SLICED.K0.INIT 1111111100110011
word: SLICEA.K0.INIT 0000111100001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1

.tile R42C113:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0201
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02S0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0701 V01N0101
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00T0000 V02S0601
arc: V00T0100 H02W0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: A1 V02S0701
arc: A2 E1_H01E0001
arc: A4 S1_V02N0101
arc: B1 H02W0101
arc: B2 V02S0301
arc: B4 H00L0000
arc: C1 V02S0401
arc: C2 V02N0601
arc: C4 H02E0601
arc: CE1 H00R0000
arc: CE2 N1_V02S0601
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: D1 H02W0201
arc: D2 V01S0100
arc: D4 E1_H01W0100
arc: E1_H01E0001 Q2
arc: E1_H01E0101 F0
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00B0000
arc: M0 V00T0000
arc: M2 V00T0100
arc: M3 H00R0100
arc: M5 H02W0001
arc: M6 H02W0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q5
arc: N1_V02N0601 Q6
arc: S1_V02S0301 Q3
arc: V01S0100 F4
arc: W1_H02W0201 F2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000001000000
word: SLICEC.K0.INIT 1100100000001000
word: SLICEB.K0.INIT 0000000001110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R42C114:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: H00L0100 V02S0301
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02E0201
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A4 E1_H02W0701
arc: A6 E1_H02W0701
arc: B0 H02E0101
arc: B1 Q1
arc: B2 H02E0101
arc: B3 W1_H02E0301
arc: B5 W1_H02E0301
arc: B7 W1_H02E0101
arc: C0 E1_H02W0601
arc: C3 V02N0401
arc: C4 E1_H01E0101
arc: C5 H02W0601
arc: C6 E1_H01E0101
arc: C7 E1_H01E0101
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H02W0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 V02N0201
arc: D2 S1_V02N0201
arc: D3 F2
arc: D4 E1_H02W0201
arc: D5 V02N0601
arc: D6 V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E1_H02E0101 Q3
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q4
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H00R0100 F7
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M1 H00L0100
arc: M3 H00L0100
arc: M4 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F4
arc: S1_V02S0301 F3
arc: S1_V02S0701 F5
arc: V01S0000 F0
word: SLICEB.K0.INIT 1100110000000000
word: SLICEC.K0.INIT 1010000000000000
word: SLICED.K0.INIT 1010000000000000
word: SLICEA.K0.INIT 0000110000111111
word: SLICEA.K1.INIT 0011001111111111
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K1.INIT 1100000000000000
word: SLICEB.K1.INIT 1100000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C115:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 H01E0001
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02N0101
arc: H00R0000 H02E0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H01E0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0401
arc: V00T0000 V02S0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0601 V01N0001
arc: A0 E1_H02W0701
arc: A1 H02E0501
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: B0 V02N0301
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 V01N0101
arc: C5 E1_H02W0401
arc: C7 H02E0601
arc: CE1 N1_V02S0201
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 H02W0001
arc: D3 H02W0201
arc: D6 S1_V02N0401
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M3 H00R0100
arc: M4 V00T0100
arc: M5 H00R0000
arc: M6 V00T0100
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0001 F0
arc: V01S0100 F2
arc: W1_H02W0101 F3
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q7
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1111000011110000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1010000000000000
word: SLICEB.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 0101010100110011
word: SLICEA.K1.INIT 0101010111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C116:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 W3_H06E0203
arc: H00L0000 H02E0001
arc: H00L0100 H02W0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 H02E0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 W3_H06E0203
arc: A4 H02W0501
arc: A6 E1_H02W0501
arc: A7 V02N0101
arc: B1 W1_H02E0101
arc: B5 V02N0501
arc: B7 V02N0501
arc: C3 E1_H01W0000
arc: C4 V01N0101
arc: C5 E1_H01E0101
arc: C6 H02W0601
arc: C7 V01N0101
arc: CE1 H02E0101
arc: CE2 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D2 H02W0201
arc: D4 W1_H02E0001
arc: D5 V02N0401
arc: D6 V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H00R0100 F5
arc: H01W0000 F1
arc: H01W0100 F7
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 V00T0000
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F4
arc: N1_V02N0301 Q3
arc: V01S0100 Q6
arc: W1_H02W0601 Q4
word: SLICED.K1.INIT 1000000010000000
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1100110011001100
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1111000011110000
word: SLICEC.K1.INIT 1100000000000000
word: SLICED.K0.INIT 1010000000000000
word: SLICEC.K0.INIT 1010000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R42C117:PLC2
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00T0000 H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 E1_H02W0701
arc: A0 V01N0101
arc: A3 H02E0701
arc: A4 H02E0701
arc: A5 N1_V01S0100
arc: A6 H02E0501
arc: A7 H02E0701
arc: B1 H01W0100
arc: B2 H01W0100
arc: C0 V02N0401
arc: C1 W1_H02E0601
arc: C2 W1_H02E0401
arc: C3 N1_V01S0100
arc: C4 V01N0101
arc: C5 H02E0401
arc: C6 H02E0401
arc: C7 V01N0101
arc: CE0 H00L0000
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 H02E0201
arc: D2 V02N0201
arc: D3 H02E0201
arc: D4 H02E0001
arc: D5 H02E0001
arc: D6 V02N0401
arc: D7 V00B0000
arc: E1_H02E0101 F3
arc: E1_H02E0601 F6
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00L0100 F1
arc: H00R0000 F4
arc: H00R0100 F5
arc: H01W0000 Q4
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M1 H02W0001
arc: M2 V00T0000
arc: M4 V00T0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: V01S0000 F0
arc: V01S0100 Q1
arc: W1_H02W0201 Q2
arc: W1_H02W0401 Q6
word: SLICEC.K0.INIT 1010000000000000
word: SLICEC.K1.INIT 1010000000000000
word: SLICEB.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 1100000000000000
word: SLICEA.K0.INIT 1010000000000000
word: SLICED.K0.INIT 1010000000000000
word: SLICED.K1.INIT 1010000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R42C118:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 W1_H02E0101
arc: H00L0000 V02S0201
arc: H00R0100 V02S0501
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V01S0000
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0101
arc: V00T0000 V02N0401
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0501 W3_H06E0303
arc: W3_H06W0103 E1_H01W0100
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q0
arc: E1_H02E0601 Q4
arc: E3_H06E0003 Q3
arc: M0 V00B0100
arc: M3 H00L0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: V01S0000 Q0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C119:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 H02E0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0401 H02E0401
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 V02N0001
arc: V00B0100 V02N0101
arc: V01S0000 S3_V06N0103
arc: W3_H06W0003 E1_H01W0000
arc: A2 V01N0101
arc: B2 V01N0001
arc: C0 H02E0601
arc: C2 H02E0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D2 V00B0100
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q3
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H00L0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0001 F2
arc: S1_V02S0201 F0
arc: W1_H02W0701 Q7
word: SLICEB.K0.INIT 0000110000001010
word: SLICEB.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R42C120:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 W1_H02E0601
arc: H00L0100 E1_H02W0301
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0101 E1_H01W0100
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0601
arc: W1_H02W0501 H01E0101
arc: A0 S1_V02N0501
arc: A3 N1_V02S0701
arc: B0 S1_V02N0301
arc: B4 H02W0101
arc: B5 N1_V02S0501
arc: B6 W1_H02E0101
arc: C0 H00L0100
arc: C7 V00T0000
arc: CLK0 G_HPBX0200
arc: D0 H02E0201
arc: D3 H02W0001
arc: D4 N1_V02S0401
arc: D5 H02W0001
arc: D6 W1_H02E0001
arc: D7 H02W0001
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F7
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 E1_H02W0601
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: S3_V06S0003 F3
arc: S3_V06S0203 F4
arc: S3_V06S0303 F6
arc: V01S0100 F0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0000000011001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICED.K0.INIT 0000000011001100
word: SLICEC.K1.INIT 0000000011001100
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 0000000010101010
word: SLICEC.K0.INIT 0011001100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1

.tile R42C121:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 W1_H02E0601
arc: H00L0100 V02N0301
arc: H00R0100 V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00T0000 H02E0001
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 E1_H02W0001
arc: A0 V01N0101
arc: A3 H02W0501
arc: A4 V02N0101
arc: A6 N1_V01N0101
arc: B0 H02W0101
arc: B3 V02S0301
arc: B6 V01S0000
arc: C0 H00L0100
arc: C3 V02N0601
arc: C4 V00T0100
arc: C6 V00T0000
arc: CE0 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D3 V02S0001
arc: D4 E1_H02W0001
arc: D6 V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F4
arc: M0 V00B0000
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0101 Q1
arc: S1_V02S0101 Q1
arc: V00T0100 Q3
arc: V01S0000 F4
word: SLICEA.K0.INIT 0010001100100000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111101011110000
word: SLICED.K0.INIT 0000001000100010
word: SLICEB.K1.INIT 0000000100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C122:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 V01N0001
arc: H00L0100 W1_H02E0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H02W0601
arc: N3_V06N0103 H06E0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H01E0101
arc: V00T0000 W1_H02E0201
arc: V01S0000 S3_V06N0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 H01E0001
arc: A0 V01N0101
arc: B0 H02E0301
arc: C0 H02W0401
arc: CE0 S1_V02N0201
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0500
arc: D0 V02S0001
arc: E1_H01E0101 Q4
arc: E1_H02E0301 Q3
arc: E1_H02E0501 Q7
arc: E1_H02E0701 Q5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M2 W1_H02E0601
arc: M3 H00R0100
arc: M4 W1_H02E0401
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: N1_V02N0001 Q2
word: SLICEA.K0.INIT 1010000011101100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R42C123:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: H00R0000 H02E0401
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S3_V06S0003 N3_V06S0003
arc: V00T0100 H02E0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 V06N0303
arc: A0 H02E0501
arc: A1 H02E0701
arc: C0 W1_H02E0401
arc: C1 W1_H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0500
arc: D0 H01E0101
arc: D1 V00T0100
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
arc: N1_V02N0301 Q1
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1010111110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C124:PLC2
arc: H00R0100 H02W0701
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 S1_V02N0301
arc: A0 V02N0501
arc: B0 N1_V02S0101
arc: C0 H02E0401
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0500
arc: D0 V02S0201
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
word: SLICEA.K0.INIT 1110101011101110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R42C73:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303

.tile R42C75:PLC2
arc: H00R0000 E1_H02W0401
arc: N1_V02N0701 S1_V02N0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E3_H06W0203
arc: V00B0100 V02S0101
arc: V00T0100 V02S0501
arc: A5 N1_V01S0100
arc: A6 F5
arc: B0 V02N0301
arc: B5 N1_V01S0000
arc: C2 E1_H01W0000
arc: C5 V00T0100
arc: C6 V00B0100
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D2 V02N0201
arc: D5 V02S0401
arc: D6 V02N0601
arc: E1_H01E0001 Q0
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q2
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
word: SLICEA.K0.INIT 0000000000110011
word: SLICEB.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R42C76:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 H06W0203
arc: N3_V06N0303 H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: V00T0000 H02E0201
arc: W1_H02W0301 S1_V02N0301
arc: A2 H01E0001
arc: A4 E1_H02W0501
arc: B0 V02N0301
arc: B3 E1_H01W0100
arc: B5 E1_H02W0301
arc: B6 V00T0000
arc: B7 E1_H02W0101
arc: E1_H01E0001 F5
arc: E1_H01E0101 F3
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R42C77:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 E3_H06W0103
arc: N1_V02N0201 E3_H06W0103
arc: N1_V02N0301 E1_H01W0100
arc: S1_V02S0201 E3_H06W0103
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 H02W0401
arc: W1_H02W0401 E1_H01W0000
arc: A6 V02S0101
arc: A7 H02E0701
arc: B0 H00R0100
arc: B1 V00B0000
arc: B4 H01E0101
arc: B6 N1_V01S0000
arc: B7 H02E0101
arc: C4 H02W0601
arc: C5 H02W0601
arc: C6 E1_H01E0101
arc: C7 H02E0401
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D5 F0
arc: D6 H02E0001
arc: D7 V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0401 Q4
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0000 F6
arc: H01W0100 Q4
arc: LSR0 H02E0301
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 F1
arc: N1_V02N0401 F6
arc: V01S0000 F6
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 0000110000001100
word: SLICEC.K1.INIT 0000111100000000
word: SLICED.K1.INIT 0000001000000000
word: SLICED.K0.INIT 1111111110111111
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R42C78:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0301 H06W0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02E0201
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: B5 H02W0301
arc: C0 W1_H02E0601
arc: C1 S1_V02N0601
arc: C3 S1_V02N0601
arc: C6 V02S0201
arc: C7 V00T0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 H02E0001
arc: D3 V00B0100
arc: D5 H02E0201
arc: D6 S1_V02N0601
arc: D7 E1_H01W0100
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q3
arc: E1_H02E0301 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: S1_V02S0501 F5
arc: V01S0100 Q0
arc: W1_H02W0101 Q3
arc: W1_H02W0301 Q1
word: SLICED.K0.INIT 1111111100001111
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K1.INIT 1111111111001100
word: SLICED.K1.INIT 1111111111110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R42C79:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0701
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 E1_H02W0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 H02E0201
arc: W1_H02W0101 H01E0101
arc: A0 S1_V02N0501
arc: A1 S1_V02N0501
arc: A2 E1_H02W0501
arc: A3 E1_H02W0501
arc: A4 V00T0000
arc: A5 V00T0000
arc: A6 H02W0701
arc: A7 H02W0701
arc: B0 V00T0000
arc: B1 V00T0000
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 H00R0000
arc: B5 E1_H02W0101
arc: B6 E1_H02W0101
arc: B7 V00T0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 V02N0201
arc: C5 S1_V02N0001
arc: C6 V01N0101
arc: C7 V01N0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 H02W0201
arc: D3 H02W0001
arc: D4 V01N0001
arc: D5 V01N0001
arc: D6 H02E0201
arc: D7 E1_H02W0001
arc: E1_H01E0001 Q1
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q5
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 H02W0601
arc: M1 H00R0100
arc: M2 V00B0100
arc: M4 H02W0401
arc: M5 H02E0001
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: S1_V02S0001 F2
arc: S1_V02S0601 F4
arc: V01S0000 F0
arc: V01S0100 F6
arc: W1_H02W0301 Q1
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 1110001000100010
word: SLICEB.K1.INIT 1110111000101110
word: SLICEA.K0.INIT 1100000010101010
word: SLICEA.K1.INIT 1111001110101010
word: SLICEC.K0.INIT 1010110000001100
word: SLICEC.K1.INIT 1111110001110100
word: SLICED.K0.INIT 1110001000100010
word: SLICED.K1.INIT 1111001110101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C80:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02S0701
arc: H00R0000 H02E0401
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 H02E0601
arc: V00T0000 H02E0201
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0701 S1_V02N0701
arc: A2 V00T0000
arc: A3 V02S0501
arc: A4 W1_H02E0501
arc: A5 H02E0701
arc: A6 E1_H01W0000
arc: A7 H02E0501
arc: B0 E1_H02W0301
arc: B2 H02E0101
arc: B3 H00R0000
arc: B4 H02E0301
arc: B5 W1_H02E0301
arc: B6 V00B0000
arc: B7 W1_H02E0101
arc: E1_H01E0001 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0301 F3
arc: S1_V02S0701 F5
arc: V01S0000 F2
arc: W1_H02W0401 F6
arc: W1_H02W0601 F4
word: SLICED.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R42C81:PLC2
arc: E3_H06E0103 N3_V06S0103
arc: H00R0000 V02S0601
arc: H01W0000 W3_H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 H06E0203
arc: V00B0000 H02E0401
arc: V00B0100 E1_H02W0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: W3_H06W0203 E3_H06W0203
arc: A0 E1_H02W0501
arc: A4 H02E0501
arc: A5 H02E0701
arc: B0 V02S0101
arc: B1 H02E0101
arc: B2 H00R0000
arc: B3 H02E0301
arc: B6 V00B0000
arc: CE1 H02W0101
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR1 H02W0501
arc: M2 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0001 F0
arc: S1_V02S0101 F1
arc: S1_V02S0601 F6
arc: S3_V06S0103 Q2
arc: V01S0000 F2
arc: W1_H02W0401 F4
arc: W1_H02W0701 F5
arc: W3_H06W0003 F3
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 0110011001101010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C82:PLC2
arc: E1_H02E0101 H01E0101
arc: E3_H06E0103 N3_V06S0103
arc: H00L0000 N1_V02S0001
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 W1_H02E0601
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 S1_V02N0301
arc: A7 H00L0000
arc: B3 V01N0001
arc: C3 V02N0601
arc: C5 V02N0001
arc: C7 V02N0201
arc: CLK0 G_HPBX0100
arc: D3 V02S0201
arc: D5 E1_H02W0001
arc: D7 H02W0001
arc: E1_H01E0001 F3
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: M4 V00B0000
arc: M5 W1_H02E0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F5
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: V01S0100 F3
arc: W1_H02W0501 F7
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001100
word: SLICED.K1.INIT 1111111100000101
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C83:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 N1_V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 E3_H06W0003
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 H06W0203
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: B0 H02E0101
arc: C0 S1_V02N0601
arc: C5 H01E0001
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D5 V02S0401
arc: E1_H02E0201 Q0
arc: E1_H02E0501 F5
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0011000000000000
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R42C84:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06S0203
arc: H00L0100 V02S0301
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 V01N0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 E3_H06W0103
arc: V00B0000 S1_V02N0201
arc: V00T0100 V02S0701
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0501 N1_V01S0100
arc: W3_H06W0103 N1_V01S0100
arc: A0 E1_H02W0501
arc: A2 E1_H02W0501
arc: A4 V00T0000
arc: A5 N1_V01N0101
arc: B0 V00B0000
arc: B2 H00R0000
arc: B4 H00R0000
arc: B5 V00B0100
arc: C0 E1_H02W0401
arc: C1 H02E0401
arc: C2 E1_H02W0401
arc: C4 V02N0001
arc: C5 V02N0001
arc: C7 N1_V02S0001
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H02E0001
arc: D2 S1_V02N0201
arc: D4 H02W0001
arc: D5 H02W0001
arc: D7 H02E0001
arc: E1_H02E0501 F5
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0100 F1
arc: LSR1 H02E0301
arc: M4 V00T0100
arc: M6 H02W0401
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q0
arc: V00B0100 Q7
arc: V00T0000 Q2
arc: V01S0000 F4
word: SLICEA.K1.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0100000000000000
word: SLICEB.K0.INIT 0100000000000000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0001001101011111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C85:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0701 W1_H02E0701
arc: H00L0100 V02S0101
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0201
arc: V00T0000 V02S0401
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 N3_V06S0203
arc: A0 H02E0501
arc: B2 H00R0000
arc: C0 H00L0000
arc: CE0 H00L0100
arc: CE1 H00R0100
arc: CE2 H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D2 E1_H02W0001
arc: E1_H01E0101 Q0
arc: E1_H02E0601 Q6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M4 V00B0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
word: SLICEA.K0.INIT 1111010101010101
word: SLICEB.K0.INIT 1100110000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1

.tile R42C86:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 H02E0001
arc: H00L0100 W1_H02E0301
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N3_V06S0003
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02N0501
arc: W3_H06W0103 S3_V06N0103
arc: A0 H00R0000
arc: A1 H00L0000
arc: A2 V00B0000
arc: A3 F7
arc: A4 N1_V01N0101
arc: A5 N1_V02S0101
arc: A6 H02E0701
arc: B0 E1_H02W0101
arc: B1 V00T0000
arc: B2 E1_H02W0101
arc: B3 H02E0301
arc: B4 H00R0000
arc: C0 V02N0601
arc: C1 H02W0401
arc: C2 V02N0601
arc: C3 H02W0601
arc: C4 H02W0401
arc: C7 V02N0001
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V02N0201
arc: D4 H02E0001
arc: D5 E1_H02W0001
arc: D6 E1_H02W0001
arc: D7 W1_H02E0201
arc: E1_H02E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 F1
arc: H01W0100 F7
arc: LSR1 H02W0301
arc: M4 W1_H02E0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0401 F4
arc: S1_V02S0401 F6
arc: S1_V02S0701 F5
arc: V00B0100 Q7
arc: V00T0000 Q2
arc: W3_H06W0203 F7
word: SLICED.K0.INIT 1010101000000000
word: SLICEC.K1.INIT 1010101000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000100000000000
word: SLICEB.K0.INIT 0000100000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C87:PLC2
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 W1_H02E0601
arc: H00R0100 N1_V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 V01N0001
arc: S1_V02S0701 H06E0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02N0201
arc: V00B0100 H02E0501
arc: V00T0000 E1_H02W0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 S3_V06N0303
arc: A2 V02N0501
arc: A4 H02E0701
arc: A5 F7
arc: A7 H02W0701
arc: B0 H02E0301
arc: B2 H02W0301
arc: B4 N1_V01S0000
arc: B5 H00R0000
arc: B7 E1_H02W0101
arc: C0 V02N0401
arc: C2 H00R0100
arc: C4 H02W0601
arc: C5 V00T0000
arc: C7 F4
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D2 V00B0100
arc: D4 V00B0000
arc: D5 H02E0001
arc: D7 F2
arc: E1_H02E0001 Q0
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEB.K0.INIT 1100000010100000
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0000000001110000
word: SLICEC.K1.INIT 0000000000101010
word: SLICEA.K0.INIT 1100111100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R42C88:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N3_V06N0103 V01N0101
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02S0001
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 S3_V06N0303
arc: W1_H02W0701 E3_H06W0203
arc: A0 V01N0101
arc: A2 V00B0000
arc: A5 Q5
arc: A6 H02E0501
arc: A7 Q7
arc: B3 Q3
arc: B4 H00R0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q4
arc: E1_H02E0101 Q3
arc: E1_H02E0501 Q5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C89:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 V02N0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 W1_H02E0001
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H00L0000
arc: A4 V02N0301
arc: B1 Q1
arc: B4 V01S0000
arc: C4 V00T0000
arc: C6 H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0100
arc: D4 H02E0201
arc: D6 H02E0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00B0000 F6
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICED.K0.INIT 1111111111110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R42C90:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 V06S0203
arc: H00L0000 V02S0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 H02W0501
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A5 E1_H01W0000
arc: A7 E1_H02W0701
arc: B1 N1_V02S0301
arc: B2 N1_V02S0301
arc: B3 N1_V02S0301
arc: B5 N1_V02S0701
arc: B7 H02W0301
arc: C3 V02S0601
arc: C5 V02S0001
arc: C7 N1_V02S0201
arc: CE1 V02N0201
arc: CE3 H02W0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D1 E1_H02W0001
arc: D2 H00R0000
arc: D3 E1_H02W0001
arc: D5 S1_V02N0601
arc: D7 H00R0100
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q3
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H02E0201
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: V00B0100 F5
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000001010101
word: SLICEA.K1.INIT 0001000100000000
word: SLICEB.K0.INIT 1111111100010001
word: SLICEB.K1.INIT 1111000111110000
word: SLICEC.K1.INIT 0010101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C91:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0203 W1_H02E0701
arc: H00R0000 H02W0601
arc: H00R0100 H02E0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0401
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 N3_V06S0303
arc: A0 S1_V02N0501
arc: A2 H02W0501
arc: A4 E1_H02W0501
arc: A7 H02E0701
arc: B0 V00T0000
arc: B2 H02W0101
arc: B3 V02N0101
arc: B4 V00B0100
arc: B5 V02N0501
arc: B7 H02E0101
arc: C0 N1_V01N0001
arc: C2 V02N0401
arc: C3 F4
arc: C4 E1_H02W0401
arc: C7 E1_H01E0101
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D2 Q2
arc: D3 N1_V02S0001
arc: D4 H02E0201
arc: D5 S1_V02N0601
arc: D7 S1_V02N0401
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F0
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M1 W1_H02E0001
arc: M2 V00B0000
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q1
arc: N1_V02N0001 F2
arc: V01S0000 Q6
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1000110010000000
word: SLICEB.K1.INIT 0011000011110000
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0000000001000000
word: SLICEC.K1.INIT 0011001100000000
word: SLICEB.K0.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C92:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V01N0101
arc: H00L0100 N1_V02S0101
arc: H00R0000 E1_H02W0601
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S3_V06N0303
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 S3_V06N0203
arc: A1 V01N0101
arc: A2 V02N0701
arc: A3 H00L0100
arc: A5 V00T0000
arc: A7 H02E0701
arc: B1 Q1
arc: B2 V02S0101
arc: B3 V01N0001
arc: B5 N1_V02S0701
arc: B7 S1_V02N0501
arc: C1 N1_V01N0001
arc: C2 V02N0401
arc: C3 E1_H01W0000
arc: C5 E1_H01E0101
arc: CE0 H02E0101
arc: CE1 H00R0000
arc: CE2 H02E0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D1 V00B0100
arc: D2 H02E0201
arc: D3 V01S0100
arc: D5 H00R0100
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H01E0101 F2
arc: E1_H02E0301 F1
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q4
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q5
arc: H01W0000 F3
arc: H01W0100 F2
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 W1_H02E0601
arc: M1 W1_H02E0001
arc: M2 V00T0100
arc: M3 H02W0201
arc: M4 H02E0401
arc: M5 H02W0001
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F2
arc: N1_V02N0701 F5
arc: S1_V02S0001 Q2
arc: S1_V02S0201 F2
arc: S3_V06S0203 F7
arc: V01S0000 Q0
arc: V01S0100 Q3
arc: W3_H06W0103 F2
word: SLICEB.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000000001000
word: SLICEA.K1.INIT 0001010100111111
word: SLICED.K1.INIT 1110111000100010
word: SLICEC.K1.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C93:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02N0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 V02N0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H01E0001
arc: V00B0000 E1_H02W0601
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02E0301
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A1 H02E0701
arc: A3 H02E0501
arc: A5 V02S0101
arc: A7 Q7
arc: B1 H02E0101
arc: B3 V02N0301
arc: B5 S1_V02N0501
arc: B7 H01E0101
arc: C1 H02E0401
arc: C3 N1_V02S0401
arc: C7 H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0100
arc: D1 V01S0100
arc: D3 V00B0100
arc: D5 H02W0001
arc: D7 H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F2
arc: E1_H02E0701 F5
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: M0 W1_H02E0601
arc: M1 H00R0000
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00L0000
arc: M6 V00T0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q0
arc: N1_V02N0501 Q5
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q7
arc: S1_V02S0501 F7
arc: S3_V06S0303 F5
arc: V00B0100 Q5
arc: V01S0100 Q1
arc: W1_H02W0601 Q4
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 1110111000100010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C94:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 N1_V02S0101
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02E0401
arc: V00T0100 H02W0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: A1 F5
arc: A2 W1_H02E0701
arc: A3 V00B0000
arc: A4 E1_H02W0501
arc: A5 H02W0501
arc: B0 V02S0301
arc: B1 H02E0101
arc: B2 H02W0301
arc: B3 V02N0301
arc: B5 N1_V02S0701
arc: B7 N1_V02S0501
arc: C0 H02W0401
arc: C1 F4
arc: C2 N1_V02S0601
arc: C3 S1_V02N0401
arc: C4 V02S0001
arc: C5 V00T0100
arc: C7 H01E0001
arc: CE0 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 V00B0100
arc: D2 H01E0101
arc: D3 N1_V01S0000
arc: D4 S1_V02N0601
arc: D5 E1_H02W0201
arc: D7 H01W0000
arc: E1_H01E0001 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: MUXCLK0 CLK0
arc: S1_V02S0001 F0
arc: V00B0100 F7
arc: V01S0100 Q0
word: SLICEB.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0000110011001100
word: SLICEC.K0.INIT 0101111100000000
word: SLICEC.K1.INIT 1100100001000000
word: SLICEA.K1.INIT 0000000000010000
word: SLICEB.K0.INIT 1000000011110000
word: SLICEA.K0.INIT 1111111111001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R42C95:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02S0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: A2 E1_H02W0701
arc: A6 W1_H02E0701
arc: A7 E1_H02W0501
arc: B2 S1_V02N0101
arc: B6 H02W0101
arc: B7 W1_H02E0301
arc: C0 V02N0401
arc: C2 W1_H02E0601
arc: C6 N1_V02S0201
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D2 V02S0201
arc: D6 H00R0100
arc: D7 F2
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: E1_H02E0201 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F0
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: N1_V02N0501 F7
arc: N3_V06N0003 Q0
arc: S3_V06S0003 F0
arc: V00B0000 F6
arc: V01S0100 F0
arc: W1_H02W0201 F0
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 0001010100000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0100110000000000
word: SLICED.K0.INIT 1110000000100000
word: SLICEA.K0.INIT 1111000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R42C96:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02E0301
arc: H00R0100 V02N0501
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 H02E0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02S0701
arc: A3 S1_V02N0501
arc: A4 H02E0501
arc: B0 V02N0101
arc: B3 Q3
arc: B4 V00B0100
arc: C0 S1_V02N0601
arc: C3 V02S0401
arc: C4 V01N0101
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0001
arc: D3 H00R0000
arc: D4 V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: E1_H02E0101 F3
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00R0000 F4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M3 H00L0100
arc: M5 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: W1_H02W0501 Q5
word: SLICEA.K0.INIT 0100010101010101
word: SLICEC.K0.INIT 1100100001000000
word: SLICEB.K1.INIT 0000000000101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R42C97:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E3_H06E0003 H01E0001
arc: H00R0000 H02E0601
arc: H00R0100 H02W0701
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 H01E0101
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V01N0101
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 S1_V02N0701
arc: A0 W1_H02E0501
arc: A1 V02N0701
arc: A4 F5
arc: A5 H02E0501
arc: A6 N1_V02S0101
arc: B0 V02N0101
arc: B1 V02S0301
arc: B5 V02N0501
arc: B6 V00B0000
arc: C0 N1_V02S0601
arc: C1 F4
arc: C4 V00T0000
arc: C5 V00B0100
arc: C6 E1_H01E0101
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 N1_V01S0000
arc: D1 V02N0001
arc: D4 E1_H01W0100
arc: D5 S1_V02N0601
arc: D6 H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: E1_H02E0401 Q4
arc: E1_H02E0601 F6
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q6
arc: LSR1 H02E0301
arc: M4 V00T0100
arc: M6 W1_H02E0401
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
word: SLICEC.K1.INIT 1000100010100000
word: SLICEC.K0.INIT 0000010100000000
word: SLICEA.K0.INIT 1110000001000000
word: SLICED.K0.INIT 0000011100000000
word: SLICEA.K1.INIT 0100000011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C98:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02N0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0701
arc: V01S0100 S3_V06N0303
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0701 V02S0701
arc: W3_H06W0303 E3_H06W0303
arc: A0 F7
arc: A1 H00R0000
arc: A3 H02W0501
arc: A6 S1_V02N0301
arc: A7 H00L0000
arc: B0 V00T0000
arc: B1 V00B0000
arc: B3 H02W0101
arc: B6 F3
arc: B7 V02N0701
arc: C0 V02N0401
arc: C1 E1_H01W0000
arc: C3 W1_H02E0401
arc: C6 V02N0001
arc: C7 H02W0401
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V02N0201
arc: D3 H02W0201
arc: D6 E1_H01W0100
arc: D7 H02W0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q6
arc: H01W0100 F6
arc: LSR1 W1_H02E0301
arc: M2 N1_V01N0001
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0101 F1
word: SLICEA.K1.INIT 0000011100000000
word: SLICED.K0.INIT 0000010001000100
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0101001100000000
word: SLICEA.K0.INIT 0100000001010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R42C99:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 V06S0303
arc: H00L0000 S1_V02N0201
arc: H00R0000 H02E0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 H02E0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0000
arc: A1 H00L0000
arc: A4 F7
arc: A6 S1_V02N0101
arc: A7 W1_H02E0701
arc: B0 V02S0101
arc: B1 V02S0101
arc: B7 V02S0701
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C2 F4
arc: C4 V02N0201
arc: C6 F4
arc: C7 H02E0401
arc: CE1 W1_H02E0101
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 H00R0000
arc: D4 H02E0201
arc: D6 V00B0000
arc: D7 H02W0001
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 Q2
arc: M0 H01E0001
arc: M5 H02E0001
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q5
arc: N3_V06N0303 Q5
word: SLICED.K0.INIT 1010101000001010
word: SLICEA.K0.INIT 1010100000100000
word: SLICEA.K1.INIT 1111110101110101
word: SLICED.K1.INIT 0000000001110000
word: SLICEC.K0.INIT 0000101010101010
word: SLICEB.K0.INIT 1111111100001111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R43C100:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: H00L0100 V02N0301
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06W0303
arc: V00B0000 V02N0001
arc: V00T0100 V02N0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 E1_H01W0100
arc: A1 H02W0501
arc: A3 H02W0501
arc: A6 H02W0501
arc: B1 V01N0001
arc: B3 V02N0101
arc: B4 H02W0301
arc: B6 V00B0000
arc: C1 H02E0401
arc: C3 H00L0100
arc: C4 S1_V02N0201
arc: C6 V02N0201
arc: D1 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 V02S0401
arc: D6 W1_H02E0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: M0 V00T0100
arc: M2 V00T0100
arc: N1_V01N0001 F0
arc: N1_V02N0201 F2
arc: N1_V02N0601 F6
arc: N3_V06N0203 F4
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 1100000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1110110010100000
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1110110010100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R43C101:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02S0101
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 N1_V01S0100
arc: H00R0100 N1_V02S0701
arc: H01W0000 W3_H06E0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 W1_H02E0701
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 H01E0101
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0501
arc: A1 V02N0701
arc: A2 F7
arc: A3 F7
arc: A4 V02N0301
arc: A7 H00L0000
arc: B1 S1_V02N0301
arc: B3 V02N0101
arc: B4 V02S0701
arc: B7 N1_V01S0000
arc: C0 F4
arc: C1 V02N0601
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V02S0201
arc: C7 N1_V02S0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 V02N0001
arc: D2 V02N0201
arc: D3 H02W0001
arc: D4 N1_V02S0601
arc: D7 S1_V02N0401
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 F2
arc: LSR1 V00B0100
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0103 F2
arc: W1_H02W0301 F1
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111101011110000
word: SLICEC.K0.INIT 1010100000100000
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1111010101010101
word: SLICEB.K1.INIT 1111111111010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C102:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V01N0101
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 H01E0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 H06W0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 V02S0401
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 N3_V06S0103
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: A4 H02W0501
arc: A7 E1_H01W0000
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 H02W0101
arc: B7 V02S0701
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 H02W0401
arc: C5 S1_V02N0201
arc: C7 V02S0201
arc: CLK1 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 H02E0001
arc: D7 F0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0000
arc: S1_V02S0701 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1000110010000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW

.tile R43C103:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 H02W0201
arc: H00L0100 V02N0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 N1_V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N1_V02S0401
arc: V00B0000 H02E0401
arc: V00B0100 V02N0101
arc: V00T0000 S1_V02N0601
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 E1_H02W0501
arc: A7 H02W0501
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B2 E1_H02W0301
arc: B3 E1_H02W0301
arc: B4 W1_H02E0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 E1_H02W0401
arc: C5 V00T0000
arc: C7 S1_V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 N1_V02S0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: CLK1 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 V02N0601
arc: D6 V01N0001
arc: D7 V00B0000
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q7
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F0
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M1 H02W0001
arc: M2 W1_H02E0601
arc: M3 H00L0100
arc: M5 H00L0000
arc: M6 V00T0100
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0401 F6
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
arc: S3_V06S0303 Q5
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111111100000000
word: SLICED.K1.INIT 0101111100001111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R43C104:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 S1_V02N0201
arc: H00L0100 S1_V02N0101
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 H02W0701
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02N0001
arc: V00T0000 V02S0401
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 V06N0103
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 E1_H01W0100
arc: A1 V02S0501
arc: A2 F7
arc: A3 H02E0501
arc: A4 F5
arc: A5 H02E0701
arc: A6 V02N0301
arc: A7 N1_V01S0100
arc: B0 V02N0101
arc: B1 V00T0000
arc: B2 H02E0101
arc: B3 V02S0101
arc: B4 F3
arc: B5 H02E0301
arc: B6 S1_V02N0701
arc: B7 V00B0100
arc: C0 V02S0401
arc: C1 F6
arc: C2 S1_V02N0401
arc: C3 N1_V01N0001
arc: C4 S1_V02N0001
arc: C5 V02S0001
arc: C6 E1_H02W0401
arc: C7 H02E0401
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE2 E1_H02W0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 V02N0201
arc: D2 N1_V01S0000
arc: D3 H02E0001
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 H02W0201
arc: D7 V02S0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: E1_H02E0201 F2
arc: E3_H06E0003 F0
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0100 F0
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0000
arc: M1 W1_H02E0001
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q4
arc: N1_V02N0301 Q1
arc: N1_V02N0501 Q7
arc: N3_V06N0103 F2
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: V00B0100 Q7
arc: V01S0100 Q7
arc: W1_H02W0401 F4
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 1100000011111111
word: SLICEA.K1.INIT 1110111110101111
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111111111010101
word: SLICEC.K1.INIT 0000000000010000
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 1111101110111011
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R43C105:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02E0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 N1_V02S0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 N3_V06S0303
arc: A0 H02E0701
arc: A3 N1_V02S0501
arc: A4 V02N0301
arc: A5 V02N0301
arc: B0 E1_H01W0100
arc: B5 V02S0701
arc: C0 S1_V02N0601
arc: C3 H02W0601
arc: C4 V02N0201
arc: C5 V02N0201
arc: D0 N1_V01S0000
arc: D2 H02W0201
arc: D3 H00R0000
arc: D4 F0
arc: D5 F0
arc: E1_H01E0001 F2
arc: E1_H02E0201 F2
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F2
arc: H01W0100 F4
arc: M2 V00B0000
arc: M4 H02E0401
arc: W3_H06W0203 F4
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 0000111110101111
word: SLICEA.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 1010000011111111
word: SLICEC.K1.INIT 1110110011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R43C106:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0001
arc: H00R0100 H02W0501
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 H02E0601
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 H02E0501
arc: A6 H02E0701
arc: A7 V02S0101
arc: B0 N1_V02S0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H00L0000
arc: B6 W1_H02E0301
arc: B7 V02N0501
arc: C0 H02W0601
arc: C1 N1_V02S0601
arc: C2 N1_V02S0601
arc: C3 N1_V02S0601
arc: C4 H02E0401
arc: C5 H01E0001
arc: C7 E1_H01E0101
arc: CE3 H00R0100
arc: CLK1 G_HPBX0600
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 V00B0000
arc: D6 H02W0201
arc: D7 H02W0001
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: LSR0 E1_H02W0301
arc: LSR1 H02E0301
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: S1_V02S0701 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1110111011001100
word: SLICED.K1.INIT 1100010010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R43C107:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 V01N0001
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00B0100 V02S0101
arc: V00T0100 V02S0701
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 H02W0501
arc: A6 S1_V02N0301
arc: B0 N1_V02S0101
arc: B1 N1_V02S0301
arc: B2 N1_V02S0301
arc: B3 N1_V02S0301
arc: B4 H02W0101
arc: C0 N1_V02S0601
arc: C1 V02S0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V02S0201
arc: C5 H02E0401
arc: C6 S1_V02N0001
arc: CE3 H00R0100
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 V00B0000
arc: D6 E1_H02W0201
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: LSR0 H02W0301
arc: LSR1 V00B0100
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: W1_H02W0001 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1111111110100000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R43C108:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0100 V02N0301
arc: H00R0100 W1_H02E0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02E0601
arc: V00B0100 V02S0101
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V02S0701
arc: A0 H02W0501
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0501
arc: A4 V00T0100
arc: A6 E1_H01W0000
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 E1_H02W0101
arc: B6 W1_H02E0101
arc: C0 H00R0100
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V02S0201
arc: C5 S1_V02N0001
arc: C6 W1_H02E0601
arc: CLK1 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 H00L0100
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F5D_SLICE
arc: LSR1 V00B0000
arc: M6 E1_H02W0401
arc: V01S0000 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1011000010000000
word: SLICED.K1.INIT 1111111111111111
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R43C109:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0203 H01E0001
arc: H00L0000 H02E0001
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0701
arc: V00T0000 W1_H02E0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 N1_V01S0100
arc: A0 V02S0501
arc: A1 V02S0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: A4 H02E0501
arc: B0 V00T0000
arc: B1 W1_H02E0301
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 H02W0101
arc: C0 H00L0000
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 N1_V02S0201
arc: C5 S1_V02N0001
arc: CLK1 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 V00B0000
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: LSR1 H02E0301
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R43C110:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 E1_H02W0301
arc: H00R0000 E1_H02W0401
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0301
arc: V00T0000 V02N0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 N1_V01S0000
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 E1_H02W0701
arc: A4 W1_H02E0501
arc: A7 H00L0000
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B4 N1_V01S0000
arc: B7 V00B0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00T0000
arc: C5 H02E0601
arc: C7 H02E0401
arc: CE1 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 V00T0100
arc: D3 H02E0201
arc: D4 S1_V02N0601
arc: D7 N1_V02S0601
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F7
arc: LSR0 V00B0100
arc: LSR1 W1_H02E0301
arc: M2 H02W0601
arc: MUXCLK1 CLK1
arc: MUXLSR1 LSR0
arc: S3_V06S0103 Q2
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1000110010000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R43C111:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 N3_V06S0203
arc: H00R0000 V02S0401
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00T0000 H02E0201
arc: W1_H02W0601 N1_V02S0601
arc: A2 V02N0501
arc: A4 V00T0000
arc: B2 V01N0001
arc: B4 N1_V01S0000
arc: C2 V02N0401
arc: C4 W1_H02E0401
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D2 V02S0001
arc: D4 H02W0001
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F4
arc: MUXCLK1 CLK0
arc: S3_V06S0103 Q2
word: SLICEC.K0.INIT 1010100000001000
word: SLICEB.K0.INIT 0010111110101111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R43C112:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0501
arc: N1_V02N0401 W1_H02E0401
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02E0701
arc: V00B0100 V02S0101
arc: V00T0000 V02N0601
arc: V00T0100 H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0303 N1_V01S0100
arc: A0 V02S0501
arc: A1 E1_H02W0701
arc: A2 E1_H02W0701
arc: A3 H00L0100
arc: A4 V02N0101
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 W1_H02E0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V00T0000
arc: C5 V00B0100
arc: CE0 H00R0100
arc: CLK1 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 N1_V01S0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 N1_V02S0601
arc: F0 F0_SLICE
arc: LSR0 V00T0100
arc: LSR1 W1_H02E0301
arc: M1 H00L0000
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q1
arc: W1_H02W0001 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R43C113:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0701 W3_H06E0203
arc: H00R0000 V02S0401
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H02E0501
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0101
arc: V00T0100 S1_V02N0701
arc: W1_H02W0101 V02S0101
arc: W1_H02W0701 E3_H06W0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: A1 H00L0000
arc: A2 V02S0701
arc: B0 V00T0000
arc: B1 S1_V02N0101
arc: C0 V02S0601
arc: C1 H02E0601
arc: CE0 W1_H02E0101
arc: CE1 H00R0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V00T0100
arc: D2 V01S0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q0
arc: LSR0 V00B0100
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F1
arc: V00T0000 Q2
arc: V01S0100 Q6
word: SLICEA.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1100000011111111
word: SLICEB.K0.INIT 1010101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R43C114:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 V02S0401
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02S0301
arc: H00R0100 V02S0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: V00T0100 H02W0301
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0701 N1_V02S0701
arc: A0 H02W0501
arc: A3 H02W0701
arc: A4 F7
arc: A7 Q7
arc: B0 H01W0100
arc: B1 Q1
arc: B2 V02S0101
arc: B3 Q3
arc: B4 N1_V01S0000
arc: B6 V02S0501
arc: C2 H02E0401
arc: C3 V02S0401
arc: C4 E1_H02W0601
arc: C6 V00T0100
arc: CE0 H00L0100
arc: CE1 H00R0000
arc: CE2 H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 F0
arc: D3 F0
arc: D4 S1_V02N0601
arc: D6 E1_H02W0201
arc: D7 E1_H01W0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0100 Q5
arc: LSR0 V00B0000
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: M3 H00L0000
arc: M4 E1_H01E0101
arc: M5 H00L0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
word: SLICEA.K0.INIT 0011001101010101
word: SLICEA.K1.INIT 0011001111111111
word: SLICEB.K0.INIT 0000000000001100
word: SLICEB.K1.INIT 0100000001010000
word: SLICED.K1.INIT 1010101000000000
word: SLICED.K0.INIT 1100000000000000
word: SLICEC.K0.INIT 0100111100000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R43C115:PLC2
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: H00L0100 H02E0101
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H06W0103
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00T0000 H02E0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 V06S0003
arc: A0 F5
arc: A1 F5
arc: A2 H02W0701
arc: A4 H02W0701
arc: A5 F7
arc: A6 H02W0701
arc: B1 E1_H01W0100
arc: B2 F3
arc: B3 W1_H02E0101
arc: B4 F3
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 H00L0000
arc: C4 H02W0401
arc: C5 E1_H02W0601
arc: C6 E1_H01E0101
arc: C7 H02E0401
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 F2
arc: D2 V02S0001
arc: D3 V02N0201
arc: D5 V02S0401
arc: D6 V02S0601
arc: D7 H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 F4
arc: H01W0000 F7
arc: H01W0100 F3
arc: LSR1 V00B0000
arc: M0 H01E0001
arc: M1 H02E0001
arc: M2 V00T0000
arc: M5 H02E0001
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q7
arc: N1_V02N0301 Q1
arc: S3_V06S0003 F0
arc: V01S0000 F6
arc: W1_H02W0301 F3
arc: W1_H02W0501 Q5
word: SLICEB.K1.INIT 0011001100000000
word: SLICED.K1.INIT 0000000011110000
word: SLICEC.K1.INIT 0000010100001111
word: SLICEC.K0.INIT 1000000010000000
word: SLICED.K0.INIT 1010000000000000
word: SLICEB.K0.INIT 1000000010101010
word: SLICEA.K0.INIT 1111111101011111
word: SLICEA.K1.INIT 0011001100010011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R43C116:PLC2
arc: E1_H02E0201 S3_V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: S3_V06S0103 N3_V06S0003
arc: V00B0100 N1_V02S0101
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0701
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 V02S0401
arc: A1 F7
arc: A2 F7
arc: A3 F5
arc: A6 F5
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0301
arc: B6 V02S0501
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 F4
arc: C3 E1_H01W0000
arc: C4 H02W0401
arc: C5 H02W0401
arc: C6 E1_H01E0101
arc: C7 H02W0401
arc: CE0 H00L0000
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 W1_H02E0201
arc: D5 W1_H02E0201
arc: D6 E1_H01W0100
arc: D7 W1_H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0001 Q2
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00L0100 F1
arc: H01W0000 F2
arc: H01W0100 F6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00T0000
arc: M2 V00T0000
arc: M4 V00T0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0601 F4
arc: N1_V02N0701 F7
arc: S1_V02S0401 Q6
arc: V01S0000 Q0
arc: V01S0100 F4
arc: W1_H02W0101 F3
arc: W1_H02W0601 F4
arc: W1_H02W0701 F5
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K1.INIT 0000111100000000
word: SLICEB.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 0000000000001111
word: SLICEA.K0.INIT 1100000000000000
word: SLICEA.K1.INIT 1000000010000000
word: SLICEB.K0.INIT 0000011101110111
word: SLICED.K0.INIT 0000011101110111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R43C117:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 N3_V06S0203
arc: H00L0100 V02N0101
arc: H00R0000 V02N0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 H06W0303
arc: V00B0000 W1_H02E0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 S1_V02N0601
arc: A5 W1_H02E0701
arc: A6 H02E0501
arc: C0 N1_V01S0100
arc: C2 H02E0601
arc: C4 V02N0201
arc: C5 F4
arc: C6 F4
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 H02E0001
arc: D3 V00T0100
arc: D4 W1_H02E0201
arc: D5 V02S0601
arc: D6 V02S0601
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F4
arc: H01W0100 F1
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M3 H00R0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F4
arc: S1_V02S0101 Q3
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K0.INIT 0000000000001111
word: SLICEC.K1.INIT 1010000000000000
word: SLICED.K0.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C118:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 V02N0201
arc: H00L0000 N1_V02S0201
arc: H00R0000 V02N0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 H02E0401
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V02N0301
arc: W3_H06W0103 E1_H01W0100
arc: A1 N1_V02S0701
arc: A3 V00B0000
arc: A5 N1_V02S0301
arc: B3 Q3
arc: B4 V01S0000
arc: C0 H00R0100
arc: C1 V02S0401
arc: C2 H00L0100
arc: C4 S1_V02N0001
arc: C5 S1_V02N0001
arc: C7 V02S0201
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0001
arc: D3 N1_V02S0001
arc: D5 N1_V02S0601
arc: D7 H02E0001
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0100 Q5
arc: H01W0000 F4
arc: H01W0100 F7
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M1 V01S0100
arc: M2 V00T0000
arc: M3 H00L0000
arc: M4 V00T0000
arc: M5 H00R0000
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: V01S0000 Q6
word: SLICED.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 0000111111111111
word: SLICEA.K1.INIT 0000111101010101
word: SLICEB.K0.INIT 0000111111111111
word: SLICEB.K1.INIT 0001000110111011
word: SLICEC.K0.INIT 0011111100111111
word: SLICEC.K1.INIT 0000010111110101
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C119:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 V02S0001
arc: H00R0000 V02S0401
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 S3_V06N0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 N3_V06S0203
arc: V00T0000 E1_H02W0201
arc: W1_H02W0401 V01N0001
arc: A0 H00R0000
arc: A1 H00R0000
arc: A2 F5
arc: A3 V00T0000
arc: A4 V00T0000
arc: A5 E1_H02W0501
arc: B0 E1_H01W0100
arc: B1 S1_V02N0101
arc: B3 E1_H02W0301
arc: B5 E1_H02W0301
arc: B6 V00T0000
arc: B7 V00T0000
arc: C0 S1_V02N0401
arc: C1 H00L0100
arc: C2 E1_H01W0000
arc: C3 H02W0401
arc: C4 V02N0201
arc: C5 F4
arc: C6 S1_V02N0201
arc: C7 V02N0001
arc: CLK0 G_HPBX0200
arc: D0 F2
arc: D1 F2
arc: D2 N1_V01S0000
arc: D3 S1_V02N0001
arc: D4 V02N0601
arc: D5 H00R0100
arc: D6 H02W0001
arc: D7 E1_H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H00R0100 F7
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F4
arc: N1_V02N0001 F2
arc: N1_V02N0401 F6
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q7
word: SLICEC.K1.INIT 1001110110111111
word: SLICED.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 1111010110100000
word: SLICEB.K0.INIT 0101111100000000
word: SLICEB.K1.INIT 0000100001001100
word: SLICED.K0.INIT 1111110000110000
word: SLICEA.K0.INIT 1111111100000001
word: SLICEA.K1.INIT 1111111100000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C120:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0701 E1_H01W0100
arc: H00R0000 H02E0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0301 V01N0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 E1_H01W0000
arc: V00B0100 S1_V02N0101
arc: V00T0000 E1_H02W0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06N0003
arc: W1_H02W0401 V06N0203
arc: W1_H02W0601 E1_H01W0000
arc: A0 E1_H02W0501
arc: A3 V00T0000
arc: A4 E1_H01W0000
arc: A5 Q5
arc: A7 E1_H02W0501
arc: B0 H02E0101
arc: B2 S1_V02N0301
arc: B3 E1_H02W0301
arc: B4 H02W0101
arc: B7 H02E0301
arc: C0 F4
arc: C2 E1_H01W0000
arc: C3 F4
arc: C5 E1_H02W0401
arc: C6 E1_H02W0401
arc: C7 V02N0201
arc: CE0 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D2 W1_H02E0001
arc: D3 F2
arc: D4 W1_H02E0201
arc: D6 V00B0000
arc: D7 E1_H01W0100
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F7
arc: M0 E1_H02W0601
arc: M1 H00R0000
arc: M5 H00R0100
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q5
arc: S1_V02S0201 F0
arc: S3_V06S0103 Q1
arc: S3_V06S0303 F5
arc: V00B0000 Q6
arc: V01S0100 F6
arc: W3_H06W0303 F6
word: SLICEB.K0.INIT 1111110000001100
word: SLICEC.K0.INIT 1110111001000100
word: SLICEA.K0.INIT 0011001000010000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K1.INIT 0110011111101111
word: SLICED.K1.INIT 0010001000001010
word: SLICEC.K1.INIT 0000101000001010
word: SLICED.K0.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C121:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: E3_H06E0003 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0201
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V06N0303
arc: A2 F5
arc: A4 H02E0701
arc: B2 H00R0100
arc: B4 H00R0000
arc: B5 V02N0701
arc: C2 F4
arc: C4 V02N0201
arc: C5 E1_H01E0101
arc: C6 V00T0000
arc: C7 V00T0000
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 W1_H02E0001
arc: D5 H02E0001
arc: D6 E1_H01W0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H00R0100 F7
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR1 V00B0100
arc: M2 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 F5
arc: N1_V02N0001 F2
arc: S1_V02S0001 F2
arc: V01S0000 F7
arc: V01S0100 F6
arc: W1_H02W0201 Q0
arc: W3_H06W0003 Q0
word: SLICEB.K1.INIT 1111111100000000
word: SLICED.K1.INIT 0000111100000000
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1100100001000000
word: SLICEC.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 1111100000000000
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C122:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 N1_V01S0000
arc: V00B0100 H02W0701
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 H01E0001
arc: W3_H06W0103 E1_H01W0100
arc: B0 V02N0301
arc: C0 V02N0401
arc: CLK0 G_HPBX0200
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: V01S0000 Q0
arc: W1_H02W0001 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C123:PLC2
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0301 W1_H02E0301
arc: W1_H02W0701 H01E0101
arc: A0 V01N0101
arc: B0 S1_V02N0101
arc: CLK0 G_HPBX0200
arc: D0 H01E0101
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1010101011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C124:PLC2
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: D1 V02N0001
arc: F1 F1_SLICE
arc: S3_V06S0103 F1
word: SLICEA.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R43C13:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R43C16:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R43C19:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R43C25:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R43C31:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R43C37:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R43C43:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R43C49:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R43C4:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R43C52:PLC2
arc: S3_V06S0303 H06W0303

.tile R43C55:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0303 E3_H06W0303

.tile R43C60:PLC2
arc: E1_H02E0001 V06S0003

.tile R43C61:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: N3_V06N0203 S3_V06N0203
arc: D5 H02E0001
arc: F5 F5_SLICE
arc: W3_H06W0303 F5
word: SLICEC.K1.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R43C64:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R43C67:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R43C70:PLC2
arc: N3_V06N0303 E3_H06W0303

.tile R43C72:PLC2
arc: N1_V02N0101 E3_H06W0103
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 H06W0203

.tile R43C73:PLC2
arc: E1_H02E0701 S3_V06N0203
arc: E3_H06E0103 W3_H06E0103

.tile R43C74:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 H02E0701
arc: B1 Q1
arc: CLK0 G_HPBX0100
arc: D1 V01S0100
arc: E3_H06E0103 F1
arc: F1 F1_SLICE
arc: M0 V00B0100
arc: M1 V01S0100
arc: MUXCLK0 CLK0
arc: V01S0100 Q0
word: SLICEA.K1.INIT 0000000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C75:PLC2
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H01W0000
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: C6 Q6
arc: CLK0 G_HPBX0600
arc: F6 F6_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V02N0601 Q6
word: SLICED.K0.INIT 0000111100001111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1

.tile R43C76:PLC2
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00T0100 S1_V02N0501
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0701
arc: A5 Q5
arc: A7 Q7
arc: B2 E1_H01W0100
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: E1_H02E0701 Q7
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N3_V06N0303 Q6
arc: S1_V02S0101 Q3
arc: S3_V06S0203 Q4
arc: V00B0000 Q6
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C77:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0301 V02N0301
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: V00B0000 V02S0201
arc: V00B0100 E1_H02W0701
arc: W1_H02W0101 V01N0101
arc: B0 V00T0000
arc: B7 N1_V01S0000
arc: C4 Q4
arc: CE0 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D7 V00B0000
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: N1_V02N0501 F7
arc: N3_V06N0003 Q0
arc: N3_V06N0203 Q4
arc: S1_V02S0201 Q0
arc: S1_V02S0401 Q4
arc: V00T0000 Q0
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 0000111100001111
word: SLICED.K1.INIT 1111111100110011
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1

.tile R43C78:PLC2
arc: E1_H02E0101 V02N0101
arc: H00L0000 E1_H02W0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 W1_H02E0701
arc: S3_V06S0303 H06W0303
arc: V00B0100 V02S0301
arc: V00T0100 V02S0501
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V01N0101
arc: A3 V01N0101
arc: B0 E1_H02W0301
arc: B1 E1_H02W0101
arc: B2 H00L0000
arc: B3 H00L0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 Q4
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: D4 H02E0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00T0100
arc: M0 V00B0100
arc: M2 E1_H02W0601
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q4
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: S1_V02S0001 F2
arc: S3_V06S0003 F0
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1101100001010000
word: SLICEA.K1.INIT 1101100011111010
word: SLICEB.K0.INIT 1110001000100010
word: SLICEB.K1.INIT 1110001011101110
word: SLICEC.K0.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R43C79:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 V02N0201
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 H06E0003
arc: N3_V06N0303 H06E0303
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 N1_V02S0201
arc: V00T0000 N1_V02S0601
arc: W1_H02W0701 S1_V02N0701
arc: A0 H00L0000
arc: A2 V00B0000
arc: A3 V02N0701
arc: A4 V00T0000
arc: A5 V02N0101
arc: A6 H00R0000
arc: A7 V02N0301
arc: B2 H02E0101
arc: B3 N1_V02S0101
arc: B4 E1_H02W0301
arc: B5 N1_V02S0701
arc: B6 W1_H02E0301
arc: B7 N1_V02S0501
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: N1_V01N0001 F6
arc: N1_V01N0101 F7
arc: N1_V02N0601 F4
arc: S1_V02S0501 F5
arc: S1_V02S0701 F5
arc: V01S0100 F3
word: SLICED.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R43C7:PLC2
arc: E3_H06E0303 S3_V06N0303

.tile R43C80:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 N1_V02S0201
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 N1_V02S0001
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 V02N0501
arc: A4 V00T0000
arc: A6 H00R0000
arc: B0 V00B0000
arc: B1 N1_V02S0101
arc: B2 H00L0000
arc: B3 N1_V02S0301
arc: B5 N1_V02S0701
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E1_H02E0001 F2
arc: E1_H02E0201 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F4
arc: N1_V01N0001 F5
arc: W1_H02W0101 F3
arc: W1_H02W0301 F3
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEA.K0.INIT 0110011001101010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R43C81:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 N1_V01S0000
arc: H00R0000 V02N0401
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0501 H02W0501
arc: V00B0000 V02S0001
arc: V00B0100 V02S0101
arc: V00T0000 V02S0601
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W3_H06W0303 E1_H01W0100
arc: A2 V01N0101
arc: A3 V01N0101
arc: A4 S1_V02N0101
arc: A5 S1_V02N0301
arc: A6 H00R0000
arc: A7 H00R0000
arc: B2 S1_V02N0101
arc: B3 S1_V02N0301
arc: B4 V02S0701
arc: B5 V02S0701
arc: B6 V02S0701
arc: B7 V02S0701
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 H01E0001
arc: C7 H01E0001
arc: D2 H01E0101
arc: D3 H01E0101
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 S1_V02N0601
arc: D7 S1_V02N0401
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F2
arc: M2 V00B0100
arc: M4 V00B0000
arc: M6 V00T0000
arc: S3_V06S0203 F4
arc: V01S0000 F6
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 1101100001010000
word: SLICEC.K1.INIT 1111101001110010
word: SLICEB.K0.INIT 1110001000100010
word: SLICEB.K1.INIT 1110111000101110
word: SLICED.K0.INIT 1100000010101010
word: SLICED.K1.INIT 1111001110101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R43C82:PLC2
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 N3_V06S0203
arc: H00R0000 H02W0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 S3_V06N0303
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 V02S0301
arc: V00T0100 V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H01E0001
arc: A4 V00B0000
arc: A5 V00B0000
arc: B0 E1_H02W0101
arc: B1 V02S0101
arc: B4 V02N0501
arc: B5 V02N0701
arc: C0 V02S0601
arc: C1 V02S0601
arc: C4 V02S0001
arc: C5 V02S0001
arc: C6 N1_V02S0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D4 W1_H02E0001
arc: D5 W1_H02E0001
arc: D6 H01W0000
arc: E1_H01E0001 Q6
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: H01W0100 F4
arc: LSR0 V00B0100
arc: M0 V00T0100
arc: M4 H02E0401
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q6
arc: S3_V06S0003 F0
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 1110010001000100
word: SLICEC.K1.INIT 1110111001001110
word: SLICEA.K0.INIT 1111111010101110
word: SLICEA.K1.INIT 1100110000000011
word: SLICED.K0.INIT 0000111111110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C83:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 N1_V01S0100
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0001
arc: W1_H02W0601 S3_V06N0303
arc: B0 E1_H01W0100
arc: C0 H02W0401
arc: CE0 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
word: SLICEA.K0.INIT 1100111100001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R43C84:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 H01E0001
arc: H00L0000 V02N0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E3_H06W0203
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 N1_V01S0000
arc: A0 E1_H02W0501
arc: A6 N1_V01N0101
arc: B0 V02S0101
arc: B2 V02S0301
arc: B6 V00T0000
arc: C0 H00L0000
arc: C2 N1_V01N0001
arc: C6 H02E0601
arc: CE0 H02W0101
arc: CE1 H00R0100
arc: CE2 H00L0100
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D6 V00B0000
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M4 V00B0100
arc: M5 H02E0001
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q5
arc: N1_V02N0601 F6
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0100000000000000
word: SLICED.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 1100000011000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1

.tile R43C85:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0103 W3_H06E0103
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0501 H02W0501
arc: S3_V06S0103 H01E0101
arc: V00B0000 V02S0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 N1_V02S0401
arc: A0 N1_V02S0701
arc: B0 H02W0101
arc: B7 V02S0701
arc: C0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D7 V00B0000
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00B0100 F7
word: SLICED.K1.INIT 1100110011111111
word: SLICEA.K0.INIT 1111000011111000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C86:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 S3_V06N0303
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 S3_V06N0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 V01N0101
arc: A3 W1_H02E0701
arc: A4 N1_V01N0101
arc: A7 N1_V02S0101
arc: B0 H01W0100
arc: B3 H00L0000
arc: B4 H00R0000
arc: B5 E1_H02W0101
arc: B7 E1_H02W0101
arc: C2 N1_V01N0001
arc: C3 E1_H02W0401
arc: C4 S1_V02N0001
arc: C5 W1_H02E0401
arc: C7 V00T0000
arc: CE0 V02S0201
arc: CE1 H00L0100
arc: CE2 V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0001
arc: D2 V00T0100
arc: D3 V00B0100
arc: D4 H02E0201
arc: D5 V00B0000
arc: D7 V01N0001
arc: E1_H01E0001 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M5 H02W0001
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q6
arc: V00B0000 F4
arc: V00B0100 F7
arc: V00T0000 Q0
arc: V01S0000 F3
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 0000011100000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0011111100000000
word: SLICEA.K0.INIT 1101110101010101
word: SLICEB.K0.INIT 1111000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R43C87:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 V02S0201
arc: H00L0100 V02N0101
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 E3_H06W0303
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 S3_V06N0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 V02S0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0103 S3_V06N0103
arc: A0 H02E0501
arc: A1 V01N0101
arc: A3 H02W0501
arc: A4 N1_V02S0101
arc: A6 V00T0100
arc: B0 V02S0101
arc: B1 N1_V02S0301
arc: B3 H02E0101
arc: B4 F3
arc: B6 W1_H02E0301
arc: C0 S1_V02N0401
arc: C3 V02N0401
arc: C4 H01E0001
arc: C6 V00T0000
arc: CE0 S1_V02N0201
arc: CE1 N1_V02S0201
arc: CE2 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 H02W0201
arc: D3 H02W0001
arc: D4 H00R0100
arc: D6 V02S0401
arc: E1_H02E0101 F1
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M3 H00R0000
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0401 F6
arc: V00T0000 Q0
arc: V00T0100 Q3
arc: V01S0100 Q5
word: SLICEA.K1.INIT 0010001010101010
word: SLICEB.K1.INIT 1010001010000000
word: SLICEC.K0.INIT 0000000000010000
word: SLICEA.K0.INIT 0100000000000000
word: SLICED.K0.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C88:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 V06S0303
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 N1_V02S0201
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02N0201
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0501 V02S0501
arc: A4 N1_V02S0301
arc: B4 V02S0701
arc: C4 N1_V02S0201
arc: CLK0 G_HPBX0200
arc: D4 V02S0401
arc: F4 F4_SLICE
arc: LSR1 H02W0301
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: W1_H02W0401 F4
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 1010000011000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R43C89:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 N1_V02S0201
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A2 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 H02E0101
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V01S0000
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q3
arc: E1_H02E0401 Q6
arc: E1_H02E0601 Q4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C90:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 W1_H02E0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 S3_V06N0303
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q3
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 Q0
arc: LSR0 W1_H02E0501
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q2
arc: V00T0000 Q0
arc: V01S0000 Q1
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C91:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 V01N0001
arc: H00R0000 H02W0601
arc: H00R0100 H02E0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 S3_V06N0303
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0201
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E1_H01W0000
arc: A0 E1_H01E0001
arc: A3 H02W0501
arc: B0 W1_H02E0101
arc: B3 V02S0301
arc: C0 H02E0601
arc: C3 H00L0100
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0100
arc: D0 V02S0001
arc: D3 N1_V01S0000
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: H00L0100 Q3
arc: M0 V00B0000
arc: M3 H00R0100
arc: M4 W1_H02E0401
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0401 Q4
arc: S3_V06S0003 F0
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1000110000001100
word: SLICEA.K1.INIT 0000000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C92:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V01N0001
arc: E3_H06E0203 S3_V06N0203
arc: H00R0100 H02W0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: V00T0000 W1_H02E0201
arc: V00T0100 N1_V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02W0701
arc: A1 W1_H02E0701
arc: A2 F5
arc: A3 F7
arc: A4 V02S0101
arc: A6 H02E0501
arc: A7 N1_V02S0301
arc: B1 V00B0000
arc: B2 F3
arc: B4 H02W0301
arc: B6 H02E0301
arc: C0 S1_V02N0401
arc: C1 F4
arc: C2 H00L0000
arc: C4 V02S0001
arc: C5 V00T0100
arc: C6 V00T0000
arc: C7 S1_V02N0201
arc: CE0 H02E0101
arc: CE1 H02W0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V01S0100
arc: D1 N1_V01S0000
arc: D2 H00R0000
arc: D3 V00T0100
arc: D4 F2
arc: D5 F0
arc: D6 H02E0001
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H02E0301 F3
arc: E1_H02E0501 F5
arc: E1_H02E0601 Q4
arc: E1_H02E0701 F7
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q6
arc: H01W0000 F0
arc: M1 W1_H02E0001
arc: M2 H02W0601
arc: M4 W1_H02E0401
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F5
arc: N1_V02N0101 F3
arc: N1_V02N0301 Q1
arc: V01S0000 F1
arc: W1_H02W0301 F3
arc: W1_H02W0501 F5
arc: W1_H02W0701 F7
arc: W3_H06W0003 F0
word: SLICEC.K1.INIT 0000111100000000
word: SLICEB.K1.INIT 0000000010101010
word: SLICEA.K0.INIT 0000010100000000
word: SLICED.K1.INIT 0000000000000101
word: SLICED.K0.INIT 0000110111011101
word: SLICEB.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 1000101000001010
word: SLICEC.K0.INIT 0001001100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C93:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 H02E0201
arc: H00R0000 H02W0401
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H01E0101
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0501
arc: A1 H00L0000
arc: A3 H02E0501
arc: A4 H02W0701
arc: A6 V02S0301
arc: A7 V02S0301
arc: B0 H02W0301
arc: B1 V01N0001
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00T0000
arc: B7 V00T0000
arc: C0 N1_V01N0001
arc: C1 N1_V01N0001
arc: C3 V02S0401
arc: C4 H01E0001
arc: C6 V02S0001
arc: C7 V02S0001
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0100
arc: D0 H02E0201
arc: D1 H02E0001
arc: D3 V02N0001
arc: D4 V02S0601
arc: D6 F0
arc: D7 F0
arc: E1_H01E0001 F6
arc: E1_H02E0101 F1
arc: E1_H02E0201 F2
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F5D_SLICE
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M6 H02E0401
arc: MUXCLK1 CLK0
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0001000001010000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0111111100000000
word: SLICED.K1.INIT 0010111100000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0001010100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C94:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02S0401
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H02E0601
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00B0100 H02W0701
arc: V00T0100 V02S0701
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E1_H01W0000
arc: A0 F5
arc: A1 F5
arc: A3 H02W0501
arc: A4 S1_V02N0301
arc: A5 V02N0301
arc: A7 V00T0100
arc: B0 F3
arc: B1 E1_H02W0301
arc: B2 H02E0301
arc: B4 N1_V02S0701
arc: B5 S1_V02N0501
arc: B7 V02S0501
arc: C1 N1_V01N0001
arc: C2 N1_V02S0601
arc: C4 S1_V02N0001
arc: C5 H01E0001
arc: C7 H02W0401
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V00B0100
arc: D3 S1_V02N0201
arc: D4 H00R0100
arc: D5 H02W0001
arc: D7 H02E0201
arc: E1_H01E0001 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0100 F2
arc: M0 V00B0000
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F3
arc: V01S0000 F0
arc: W1_H02W0401 Q4
word: SLICEA.K0.INIT 0000000000100010
word: SLICEA.K1.INIT 0000000000000010
word: SLICED.K1.INIT 1000000011001100
word: SLICEC.K0.INIT 1111111111111101
word: SLICEB.K1.INIT 1010101000000000
word: SLICEC.K1.INIT 0000000001110000
word: SLICEB.K0.INIT 0000110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R43C95:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02N0301
arc: H00R0100 E1_H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 E1_H02W0201
arc: V00T0100 S1_V02N0501
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 F5
arc: A1 F5
arc: A3 H02E0701
arc: A4 H02W0701
arc: A5 V02S0301
arc: B1 H02W0301
arc: B2 F3
arc: B3 E1_H01W0100
arc: B4 E1_H02W0101
arc: B5 V02N0501
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 F4
arc: C3 H00L0000
arc: C4 H02E0601
arc: C5 W1_H02E0401
arc: CE1 H02W0101
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 V00B0100
arc: D3 H02E0001
arc: D4 V00B0000
arc: D5 H02E0201
arc: E1_H01E0101 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 H01E0001
arc: M3 H02W0201
arc: M4 V00T0100
arc: M5 V01S0000
arc: M6 V00T0000
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q5
arc: N1_V02N0501 Q7
arc: S1_V02S0001 F2
arc: S1_V02S0201 F0
arc: S1_V02S0301 Q3
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 0000101010101010
word: SLICEA.K1.INIT 0000001000100010
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 0011111100000000
word: SLICEC.K1.INIT 0010000010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C96:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0001
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02S0301
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E1_H02W0301
arc: A0 H02W0701
arc: A4 N1_V02S0101
arc: B0 H02W0301
arc: B4 V02N0701
arc: C0 H02E0401
arc: C4 V02S0001
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0100
arc: D0 E1_H02W0201
arc: D4 V02N0401
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F0
arc: H01W0100 Q3
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0000
arc: M3 H00R0100
arc: M5 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: V00B0000 F4
arc: V01S0000 Q5
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1010000011000000
word: SLICEA.K0.INIT 0001000001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C97:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 V02N0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: V00T0000 H02E0001
arc: V00T0100 H02E0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0701 V02N0701
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02N0701
arc: A5 V00T0000
arc: B0 V01N0001
arc: B2 V01N0001
arc: B5 E1_H02W0301
arc: C0 N1_V01N0001
arc: C2 N1_V01N0001
arc: C5 V02N0201
arc: CE1 H02E0101
arc: CLK0 G_HPBX0100
arc: D0 V02N0001
arc: D2 H00R0000
arc: D5 N1_V02S0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q3
arc: M0 H01E0001
arc: M1 H02W0001
arc: M2 V00T0100
arc: M3 W1_H02E0201
arc: MUXCLK1 CLK0
arc: N3_V06N0103 F1
arc: S1_V02S0501 F5
arc: W1_H02W0101 Q3
word: SLICEA.K0.INIT 0000001100000111
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000001100001111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R43C98:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 N1_V02S0201
arc: E3_H06E0003 H01E0001
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0303
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0501
arc: V01S0000 S3_V06N0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V01N0101
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A1 N1_V02S0501
arc: A2 S1_V02N0701
arc: A3 S1_V02N0701
arc: A4 F5
arc: A5 S1_V02N0101
arc: A6 V00T0100
arc: B1 V02S0101
arc: B3 V02N0101
arc: B5 S1_V02N0501
arc: B6 V02N0501
arc: C1 N1_V01S0100
arc: C2 F4
arc: C3 F4
arc: C4 V00B0100
arc: C5 H02W0601
arc: C6 V02N0001
arc: C7 E1_H02W0601
arc: D1 N1_V02S0001
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D4 N1_V02S0601
arc: D5 E1_H02W0001
arc: D6 S1_V02N0601
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M2 V00T0000
arc: N1_V02N0201 F0
arc: N1_V02N0601 F6
arc: S3_V06S0203 F7
arc: W1_H02W0001 F2
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 1101000010000000
word: SLICEC.K0.INIT 0101000000000000
word: SLICEB.K0.INIT 0101000011110000
word: SLICEB.K1.INIT 0001000000110000
word: SLICED.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R43C99:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N1_V01S0100
arc: H00R0000 V02S0401
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H06E0303
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02N0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0203 E3_H06W0203
arc: A1 V02N0701
arc: A2 N1_V02S0501
arc: A3 W1_H02E0501
arc: A5 V02N0301
arc: A7 H02W0501
arc: B1 V01N0001
arc: B5 V02N0501
arc: B7 V01S0000
arc: C1 H02W0401
arc: C2 W1_H02E0401
arc: C5 H02W0401
arc: C7 N1_V02S0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0600
arc: D1 H02E0001
arc: D2 N1_V02S0001
arc: D3 H00R0000
arc: D5 H02E0001
arc: D7 H02E0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F7
arc: M0 V00T0000
arc: M4 V00T0000
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F7
arc: N1_V02N0401 F4
arc: N3_V06N0003 F0
arc: V01S0100 Q3
arc: W1_H02W0501 F7
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 0000000010000000
word: SLICEB.K0.INIT 1111101000001010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K1.INIT 1111111101010101
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1110101011000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R44C100:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 S3_V06N0003
arc: H00L0000 H02W0001
arc: H00L0100 V02S0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02W0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H06E0303
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 S3_V06N0003
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 S3_V06N0003
arc: W3_H06W0203 E3_H06W0103
arc: A3 V00B0000
arc: A6 H02E0501
arc: A7 V02N0301
arc: B0 V02N0101
arc: B1 E1_H02W0301
arc: B2 H00R0000
arc: B4 E1_H02W0101
arc: B5 S1_V02N0701
arc: CE0 H02W0101
arc: CE1 H00L0000
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 F6
arc: E1_H02E0001 Q2
arc: E1_H02E0201 F2
arc: E1_H02E0301 F1
arc: E1_H02E0501 F7
arc: E1_H02E0701 Q7
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q4
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: H01W0100 F1
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M1 H00L0100
arc: M2 V00T0100
arc: M3 H00L0100
arc: M4 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q3
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q3
arc: S1_V02S0701 F5
arc: S3_V06S0003 F3
arc: S3_V06S0203 F7
arc: V01S0000 F4
arc: V01S0100 F0
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C101:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 V02S0301
arc: E3_H06E0003 W1_H02E0301
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 S3_V06N0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02N0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 W3_H06E0303
arc: A0 V02N0501
arc: A1 V02N0701
arc: A2 H02W0501
arc: A5 V00T0000
arc: A7 E1_H02W0501
arc: B3 S1_V02N0101
arc: B4 S1_V02N0701
arc: B6 S1_V02N0501
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: E1_H02E0701 F5
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: S1_V02S0001 F2
arc: S1_V02S0501 F5
arc: S3_V06S0203 F7
arc: V01S0100 F0
word: SLICEA.K0.INIT 1010101010100000
word: SLICEA.K1.INIT 1010101010100000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R44C102:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 H02W0301
arc: H00R0000 H02W0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 V01N0101
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02W0201
arc: V00T0100 H02E0301
arc: W1_H02W0101 S3_V06N0103
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 S3_V06N0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303
arc: B5 V02N0501
arc: C5 W1_H02E0601
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0100
arc: D5 S1_V02N0601
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q2
arc: E3_H06E0003 Q0
arc: F5 F5_SLICE
arc: H00R0100 F5
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M4 V00T0000
arc: M5 H02W0001
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F5
arc: S1_V02S0501 Q7
arc: S1_V02S0701 Q5
arc: V01S0100 Q1
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K1.INIT 0000000011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C103:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0101
arc: H00R0000 H02W0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A2 F5
arc: A3 N1_V02S0501
arc: A4 N1_V01N0101
arc: A5 Q5
arc: A6 V02N0301
arc: B1 V00T0000
arc: B2 V02S0101
arc: B3 V02N0101
arc: B4 V02S0701
arc: B5 N1_V02S0501
arc: B6 F3
arc: C0 V02N0401
arc: C1 N1_V02S0401
arc: C2 H00R0100
arc: C3 V02S0401
arc: C4 V02N0201
arc: C5 V01N0101
arc: C6 F4
arc: CE1 V02S0201
arc: CE2 H00R0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D1 V02N0001
arc: D2 V00T0100
arc: D3 N1_V01S0000
arc: D4 N1_V02S0601
arc: D5 V02S0401
arc: D6 H00L0100
arc: E1_H01E0101 Q5
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F2
arc: H01W0100 F6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q4
arc: N1_V02N0201 F0
arc: N1_V02N0401 F6
arc: S1_V02S0201 F0
arc: S1_V02S0401 Q6
arc: S3_V06S0103 Q2
arc: V01S0000 F6
arc: V01S0100 Q4
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 0011000011111111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111111111010101
word: SLICEB.K1.INIT 0000000000000100
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K0.INIT 1110111111001111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R44C104:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0601
arc: H00L0000 E1_H02W0201
arc: H00R0000 S1_V02N0401
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02E0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 V06S0303
arc: W3_H06W0303 S3_V06N0303
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 F7
arc: A3 H02E0501
arc: A7 E1_H01W0000
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B2 F3
arc: B3 E1_H01W0100
arc: B7 V01S0000
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 S1_V02N0401
arc: C3 V02S0401
arc: C7 H02E0601
arc: CE1 H00L0000
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 N1_V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D7 H02E0001
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q7
arc: LSR0 V00B0100
arc: M0 V00T0000
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q2
arc: N3_V06N0003 F0
arc: S3_V06S0103 Q2
arc: V01S0000 Q7
arc: V01S0100 F2
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1011001010010000
word: SLICEA.K1.INIT 1111011011010100
word: SLICEB.K1.INIT 0000000000000100
word: SLICED.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 1111110111011101
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R44C105:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00R0000 V02S0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06E0303
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02S0601
arc: A0 F7
arc: A1 F7
arc: A2 F5
arc: A3 F5
arc: A5 H02E0701
arc: A6 V02S0301
arc: A7 V02N0301
arc: B1 V00B0000
arc: B3 H02E0101
arc: B5 H02E0301
arc: B6 W1_H02E0101
arc: B7 V02N0701
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C5 E1_H02W0401
arc: C6 H02W0601
arc: C7 H01E0001
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 N1_V02S0201
arc: D5 V02N0601
arc: D6 H02E0001
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0401 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: H01W0100 Q6
arc: M0 H02E0601
arc: M2 H02E0601
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: N3_V06N0003 F0
arc: S1_V02S0201 F0
arc: V00B0000 Q6
arc: V01S0000 F2
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 1110111001001110
word: SLICEA.K0.INIT 1111010101010101
word: SLICEA.K1.INIT 1111110111011101
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111010101010101
word: SLICEB.K1.INIT 1111111111010101
word: SLICED.K1.INIT 0000011101110111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R44C106:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: H00L0000 H02W0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 H02W0601
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 H01E0001
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 N1_V02S0301
arc: V00T0100 H02W0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0303 V06S0303
arc: A0 H02W0501
arc: A1 N1_V02S0501
arc: A2 E1_H01E0001
arc: A3 N1_V02S0501
arc: A4 H02E0501
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 H00L0000
arc: C0 V02N0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 V00B0100
arc: C5 V02N0001
arc: CE0 H00R0100
arc: CE2 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 V02S0001
arc: D1 E1_H02W0201
arc: D2 V02S0001
arc: D3 E1_H02W0201
arc: D4 H00L0100
arc: F0 F0_SLICE
arc: LSR1 V00T0100
arc: M1 H02E0001
arc: M5 E1_H02W0001
arc: MUXCLK0 CLK1
arc: MUXCLK2 CLK1
arc: S1_V02S0501 Q5
arc: V01S0000 Q1
arc: V01S0100 F0
arc: W3_H06W0103 Q1
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R44C107:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V02S0701
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02W0601
arc: V00T0000 H02E0201
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 V00B0000
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 H00R0000
arc: B6 V02N0501
arc: C0 H02E0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 V00T0000
arc: C5 W1_H02E0401
arc: C6 V02N0201
arc: CE3 H00R0100
arc: CLK1 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 V02S0601
arc: D6 H02E0001
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0301
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: W1_H02W0401 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1111110011001100
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R44C108:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 N3_V06S0103
arc: H00L0100 W1_H02E0301
arc: H00R0000 H02E0401
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02E0501
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 H06W0103
arc: V00B0100 H02E0701
arc: V00T0000 H02W0201
arc: V00T0100 H02E0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H02W0501
arc: A1 H02W0701
arc: A2 H00L0100
arc: A3 H02W0701
arc: A4 V02N0101
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 E1_H02W0101
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 N1_V02S0201
arc: C5 V02S0001
arc: CE3 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 V02N0201
arc: D1 V00B0100
arc: D2 S1_V02N0201
arc: D3 V00B0100
arc: D4 V02S0601
arc: D6 V00B0000
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00T0000
arc: LSR1 V00T0100
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: S1_V02S0201 F0
arc: V00B0000 Q6
arc: V01S0000 Q6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 0000000011111111
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R44C109:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 V06S0203
arc: H00R0000 H02W0601
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0100 E1_H02W0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 V02N0201
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 V06S0003
arc: W3_H06W0103 E3_H06W0003
arc: A0 E1_H02W0701
arc: B0 H02W0301
arc: B1 W1_H02E0301
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: CLK0 G_HPBX0200
arc: D0 H00R0000
arc: D1 V00B0100
arc: D2 W1_H02E0201
arc: D3 W1_H02E0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 F2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 W1_H02E0601
arc: M2 W1_H02E0601
arc: M3 H01W0100
arc: M6 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: S1_V02S0401 Q6
arc: V00T0000 F0
word: SLICEA.K0.INIT 1100110010101010
word: SLICEA.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111110000001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C110:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02N0101
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 H02W0601
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 V02N0301
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: A0 V02N0501
arc: A1 H00L0100
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 W1_H02E0701
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H00L0000
arc: B6 S1_V02N0701
arc: B7 W1_H02E0101
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 H02W0401
arc: C3 H02W0401
arc: C4 H02W0601
arc: C5 V02N0001
arc: C6 N1_V02S0001
arc: C7 N1_V02S0001
arc: CLK0 G_HPBX0200
arc: CLK1 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D4 H02W0201
arc: D6 V02S0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 Q3
arc: F0 F0_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 F6
arc: LSR0 W1_H02E0501
arc: LSR1 V00B0000
arc: M3 H00R0000
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: V01S0000 F0
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1111110000110000
word: SLICED.K1.INIT 1100110011110000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C111:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 E3_H06W0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 N1_V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02W0501
arc: V00T0100 H02E0101
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V02S0701
arc: A0 E1_H02W0701
arc: A1 E1_H02W0501
arc: A2 N1_V02S0501
arc: A3 H02W0501
arc: A4 F7
arc: A7 V02N0101
arc: B1 E1_H02W0301
arc: B3 H00R0000
arc: B4 H00L0000
arc: B7 W1_H02E0101
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 F4
arc: C3 F4
arc: C4 H02E0601
arc: C7 V02N0001
arc: CE2 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 V00B0100
arc: D3 N1_V02S0001
arc: D4 V02S0401
arc: D7 V02N0401
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: LSR1 H02E0301
arc: M0 V00T0100
arc: M2 N1_V01N0001
arc: M5 H02W0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V02N0401 F4
arc: V01S0100 Q5
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 1010101000001010
word: SLICEB.K1.INIT 0000110010001100
word: SLICEA.K0.INIT 0101111100000000
word: SLICEA.K1.INIT 0001001100000000
word: SLICED.K1.INIT 1100100001000000
word: SLICEC.K0.INIT 0000010001000100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C112:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00R0100 V02S0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0303 N1_V01S0100
arc: V00B0100 H02E0501
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 V06S0003
arc: CE0 H00R0100
arc: CE1 H00L0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: E1_H02E0201 Q0
arc: H01W0100 Q5
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0100
arc: M3 H02E0201
arc: M5 H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0301 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C113:PLC2
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 H01E0001
arc: H00L0000 H02E0201
arc: H00L0100 H02E0301
arc: H00R0000 H02E0401
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H01W0000
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 N1_V02S0301
arc: V00T0000 V02S0401
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0203 V06S0203
arc: A0 F7
arc: A1 V02S0501
arc: A2 H00L0100
arc: A4 S1_V02N0301
arc: A5 H02E0701
arc: A6 H00L0000
arc: A7 F5
arc: B0 W1_H02E0301
arc: B1 H02W0101
arc: B2 V02S0301
arc: B3 V02S0101
arc: B4 V02S0501
arc: B5 H02E0301
arc: B6 F3
arc: B7 V00B0100
arc: C0 V02S0401
arc: C1 V02N0601
arc: C2 E1_H02W0401
arc: C3 H02W0601
arc: C4 E1_H02W0601
arc: C5 N1_V02S0201
arc: C6 V00T0000
arc: C7 S1_V02N0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 V02N0001
arc: D2 H02E0001
arc: D3 V01S0100
arc: D4 V02N0601
arc: D5 V02N0401
arc: D6 F2
arc: D7 V01N0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F1
arc: S3_V06S0003 Q0
arc: V01S0100 F4
arc: W3_H06W0003 F0
arc: W3_H06W0303 F6
word: SLICEC.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0011111100000000
word: SLICEB.K0.INIT 1000100010100000
word: SLICED.K0.INIT 0000000001001100
word: SLICEA.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 1000110010000000
word: SLICED.K1.INIT 0001010100000000
word: SLICEA.K0.INIT 1111111111010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R44C114:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H06W0303
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 N1_V02S0201
arc: V00B0100 W1_H02E0501
arc: V00T0000 V02S0401
arc: W1_H02W0101 E1_H01W0100
arc: W3_H06W0003 V06N0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 S1_V02N0701
arc: A4 N1_V01N0101
arc: B0 H02W0101
arc: B4 V02S0701
arc: C0 V02N0401
arc: C4 S1_V02N0001
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 W1_H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D4 V02S0601
arc: E1_H02E0701 Q5
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F4
arc: H01W0100 Q3
arc: LSR0 V00B0000
arc: M2 E1_H02W0601
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q0
arc: S3_V06S0103 Q2
arc: V01S0100 Q4
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 0010000000000000
word: SLICEC.K0.INIT 0000011101110111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C115:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 V01N0001
arc: H00R0100 E1_H02W0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 H06E0003
arc: S1_V02S0301 H06E0003
arc: S3_V06S0303 H06E0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02E0701
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: A2 S1_V02N0701
arc: A4 H02E0701
arc: B0 V02N0101
arc: B2 S1_V02N0101
arc: B4 V02S0701
arc: C0 W1_H02E0601
arc: C2 S1_V02N0401
arc: C4 V02N0001
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D2 V00B0100
arc: D4 H01W0000
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: V01S0100 F4
word: SLICEA.K0.INIT 1100000011111111
word: SLICEB.K0.INIT 0010000000000000
word: SLICEC.K0.INIT 0001001101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R44C116:PLC2
arc: E1_H02E0201 V06S0103
arc: H00R0100 V02N0501
arc: V00B0100 S1_V02N0101
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0601 E1_H01W0000
arc: B0 V02N0101
arc: B2 H00R0000
arc: C0 N1_V02S0601
arc: CE0 H00R0100
arc: CE1 N1_V02S0201
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 V00T0100
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1100000011111111
word: SLICEB.K0.INIT 1100110000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1

.tile R44C117:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 W1_H02E0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0303 N3_V06S0303
arc: A0 H00L0100
arc: A5 V00T0000
arc: B0 V00T0000
arc: B1 V00T0000
arc: B5 V01S0000
arc: C0 N1_V01N0001
arc: C1 H00L0100
arc: C2 N1_V01N0001
arc: C5 V00T0100
arc: C7 F4
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 V01S0100
arc: D2 Q2
arc: D5 W1_H02E0001
arc: D6 V00B0000
arc: D7 H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR1 V00B0100
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: V00B0000 Q6
arc: V00B0100 F7
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0000 Q0
arc: V01S0100 Q6
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0111111110000000
word: SLICEA.K1.INIT 0011110011110000
word: SLICEB.K0.INIT 0000111111110000
word: SLICED.K0.INIT 0000000011111111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000010000000000
word: SLICED.K1.INIT 1111111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R44C118:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 S1_V02N0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 V01N0101
arc: H00L0000 H02E0001
arc: H00L0100 H02E0101
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06W0203
arc: V00B0000 V02S0201
arc: V00B0100 H02E0701
arc: V00T0000 S1_V02N0601
arc: V01S0000 N3_V06S0103
arc: A2 E1_H02W0501
arc: A7 V02S0301
arc: B0 H01W0100
arc: B1 Q1
arc: B2 S1_V02N0301
arc: B7 H02W0101
arc: C0 N1_V01N0001
arc: C2 H02W0601
arc: C3 V02N0401
arc: C5 N1_V02S0001
arc: C7 V00T0000
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 H02W0201
arc: D3 H00R0000
arc: D5 V02N0401
arc: D7 H02E0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00L0000
arc: M6 H02E0401
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: S1_V02S0501 F5
arc: S1_V02S0701 Q7
arc: S3_V06S0003 F0
arc: V01S0100 Q6
word: SLICEB.K0.INIT 0000010100010001
word: SLICED.K1.INIT 0000100001001100
word: SLICEC.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 0011001111111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C119:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 H01E0001
arc: H00L0000 V02S0201
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 H01E0001
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0401
arc: V00T0100 H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0601 E1_H02W0601
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V00T0000
arc: A3 V00B0000
arc: A4 F5
arc: A5 V02S0101
arc: A6 F7
arc: A7 S1_V02N0301
arc: B0 E1_H02W0301
arc: B1 V02S0101
arc: B2 F1
arc: B3 V02S0101
arc: B5 H00L0000
arc: B6 V00T0000
arc: B7 V00B0000
arc: C0 H02E0601
arc: C1 S1_V02N0401
arc: C2 F6
arc: C3 E1_H02W0601
arc: C4 V02S0001
arc: C5 S1_V02N0001
arc: C6 F4
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0200
arc: D0 W1_H02E0201
arc: D1 V00B0100
arc: D2 H02E0201
arc: D3 V00T0100
arc: D4 H01W0000
arc: D5 E1_H02W0001
arc: D6 F0
arc: D7 S1_V02N0401
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F5
arc: W3_H06W0103 Q2
word: SLICEA.K1.INIT 0000100001001100
word: SLICEB.K0.INIT 1111000011110001
word: SLICEB.K1.INIT 0000100001001100
word: SLICEC.K0.INIT 0000000000000101
word: SLICED.K1.INIT 1110000000100000
word: SLICED.K0.INIT 1100110011001000
word: SLICEA.K0.INIT 1100010010000000
word: SLICEC.K1.INIT 0000010000010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C120:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: H00L0000 V02S0201
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V02S0401
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 S1_V02N0301
arc: V00T0100 V02N0501
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N3_V06S0203
arc: A0 V02S0501
arc: A2 E1_H02W0701
arc: A4 V02S0301
arc: A5 F7
arc: A6 V02S0301
arc: A7 H00R0000
arc: B0 V01N0001
arc: B2 H02E0101
arc: B3 H00R0000
arc: B4 V02N0701
arc: B5 H02E0101
arc: B6 V02S0701
arc: B7 S1_V02N0701
arc: C0 H02E0401
arc: C2 V02N0401
arc: C3 S1_V02N0401
arc: C4 H02E0601
arc: C5 E1_H02W0401
arc: C6 V02N0001
arc: CLK0 G_HPBX0200
arc: D0 V02N0201
arc: D2 H00R0000
arc: D3 V00B0100
arc: D4 H00R0100
arc: D5 H00L0100
arc: D6 E1_H02W0001
arc: D7 V02S0601
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0100 Q4
arc: M0 V00T0100
arc: M4 V00T0000
arc: M7 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 F2
arc: N1_V02N0301 F3
arc: N1_V02N0501 F7
arc: N3_V06N0303 F5
arc: V00T0000 F0
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 0000110100001000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K1.INIT 1111110000110000
word: SLICED.K1.INIT 1101110110001000
word: SLICEC.K1.INIT 0011110111111101
word: SLICED.K0.INIT 0000010000010101
word: SLICEC.K0.INIT 0001000000010101
word: SLICEB.K0.INIT 0000110001000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C121:PLC2
arc: E1_H02E0601 S3_V06N0303
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 V01N0001
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0203 E1_H01W0000
arc: A0 F7
arc: A2 E1_H02W0701
arc: A3 E1_H02W0501
arc: A7 V02S0301
arc: B0 V00B0000
arc: B1 N1_V02S0101
arc: B7 V02S0701
arc: C0 H02E0601
arc: C2 E1_H02W0401
arc: C3 E1_H02W0601
arc: C7 H02E0401
arc: CLK0 G_HPBX0200
arc: D0 V02S0001
arc: D1 E1_H02W0001
arc: D2 H02W0201
arc: D3 H02W0201
arc: D7 H00R0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: S1_V02S0001 F2
arc: S1_V02S0301 F1
arc: W3_H06W0003 Q0
word: SLICED.K1.INIT 0000100000101010
word: SLICEA.K0.INIT 1111111100000001
word: SLICEA.K1.INIT 0000000011001100
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1111000010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R44C122:PLC2
arc: H00R0000 H02W0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 V01N0101
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: A4 E1_H01W0000
arc: A5 V02N0301
arc: A6 V02N0101
arc: B2 H02W0301
arc: B3 V02N0301
arc: B6 H02W0101
arc: C2 H02W0401
arc: C3 E1_H01W0000
arc: C4 V02N0201
arc: C5 H02W0601
arc: C6 V02N0001
arc: C7 V02N0001
arc: CLK0 G_HPBX0500
arc: D0 Q0
arc: D2 V02N0201
arc: D3 H00R0000
arc: D4 E1_H02W0201
arc: D5 E1_H01W0100
arc: D6 V02N0601
arc: D7 H00R0100
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F2
arc: LSR1 E1_H02W0301
arc: M2 V00B0000
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0201 Q0
arc: N3_V06N0003 Q0
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: S3_V06S0003 Q0
arc: V01S0100 Q0
arc: W1_H02W0601 F6
arc: W3_H06W0103 F2
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000000011111111
word: SLICED.K0.INIT 0101000011011100
word: SLICED.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 1111101001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R44C123:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 V06N0003
arc: H00R0000 H02W0601
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0301 E1_H01W0100
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V01N0101
arc: A4 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 V02S0301
arc: B2 S1_V02N0301
arc: B3 Q3
arc: B6 V02N0501
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0200
arc: E1_H01E0001 Q6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q7
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q3
arc: S1_V02S0601 Q6
arc: S1_V02S0701 Q7
arc: V00B0000 Q4
arc: V01S0000 Q7
arc: V01S0100 Q6
arc: W1_H02W0301 Q3
arc: W1_H02W0401 Q4
arc: W1_H02W0501 Q5
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R44C124:PLC2
arc: H00R0000 V02N0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 V02N0601
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0200
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q1
arc: H01W0100 Q3
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: S1_V02S0001 Q2
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R44C65:PLC2
arc: S3_V06S0003 E3_H06W0003

.tile R44C70:PLC2
arc: N3_V06N0203 E3_H06W0203

.tile R44C71:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R44C72:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0303 E3_H06W0303

.tile R44C73:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0003 N3_V06S0303

.tile R44C74:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303

.tile R44C75:PLC2
arc: H00R0000 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0301
arc: A0 V01N0101
arc: B2 V01N0001
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 V00B0100
arc: D3 S1_V02N0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q2
arc: E1_H02E0201 Q0
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q2
arc: S1_V02S0301 Q1
arc: S3_V06S0003 Q0
arc: V01S0000 Q1
arc: V01S0100 Q2
word: SLICEA.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 0000101000001010
word: SLICEB.K0.INIT 0000110000001100
word: SLICEB.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C76:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: H00L0000 H02E0201
arc: H00R0000 H02W0601
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 H01E0101
arc: W3_H06W0203 E3_H06W0103
arc: A3 V02N0701
arc: A6 F7
arc: A7 N1_V01N0101
arc: B3 H02E0301
arc: B6 F3
arc: B7 H01E0101
arc: C0 F6
arc: C2 F6
arc: C3 H00L0000
arc: C6 H01E0001
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D2 V02N0001
arc: D3 H02W0201
arc: D6 V02N0601
arc: D7 H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q2
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q0
arc: S1_V02S0001 Q2
arc: V00T0000 Q2
arc: V01S0100 Q0
word: SLICEB.K1.INIT 0001000000100000
word: SLICED.K1.INIT 1011111111111101
word: SLICED.K0.INIT 0000010001000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICEB.K0.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C77:PLC2
arc: E3_H06E0303 H01E0101
arc: N1_V02N0301 W1_H02E0301
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 W1_H02E0301
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 H01E0101
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0601 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 H01E0001
arc: A2 H01E0001
arc: C2 H02E0401
arc: C5 V02N0001
arc: C7 H02E0401
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D2 E1_H02W0001
arc: D5 F2
arc: D7 V02N0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F5
arc: S3_V06S0003 Q0
arc: V00B0100 F7
arc: V01S0000 F5
arc: V01S0100 Q0
arc: W1_H02W0201 Q0
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 0000000001010101
word: SLICEB.K0.INIT 0101000011110000
word: SLICEC.K1.INIT 0000000000001111
word: SLICED.K1.INIT 1111111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C78:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 W1_H02E0201
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 V01N0001
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0501 E1_H01W0100
arc: W3_H06W0003 V06N0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 V06N0303
arc: CE1 V02N0201
arc: CLK0 G_HPBX0600
arc: D2 Q2
arc: E1_H02E0201 Q2
arc: F2 F2_SLICE
arc: LSR0 E1_H02W0501
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q2
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C79:PLC2
arc: E3_H06E0303 S3_V06N0303
arc: H00L0000 H02E0001
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02W0301
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0501 S3_V06N0303
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 V02S0701
arc: A3 V02S0501
arc: A6 H00L0000
arc: A7 H00L0000
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0301
arc: B6 V00B0000
arc: B7 V00B0000
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 V02N0401
arc: C3 V02N0401
arc: C6 V02N0201
arc: C7 V02N0201
arc: D0 E1_H02W0201
arc: D1 V02N0201
arc: D2 H02E0001
arc: D3 H02E0001
arc: D6 V02S0601
arc: D7 V02S0401
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F2
arc: M0 V00T0100
arc: M2 V00B0100
arc: M6 V00T0000
arc: S1_V02S0201 F0
arc: S1_V02S0401 F6
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1010000011001100
word: SLICEA.K1.INIT 1111010111001100
word: SLICEB.K0.INIT 1010110000001100
word: SLICEB.K1.INIT 1010110011111100
word: SLICED.K0.INIT 1010110000001100
word: SLICED.K1.INIT 1111110001011100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R44C80:PLC2
arc: E1_H02E0501 V02N0501
arc: H00R0000 H02W0601
arc: N1_V02N0501 H06E0303
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02N0501
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 E3_H06W0203
arc: A0 E1_H02W0701
arc: A2 V00T0000
arc: A4 V00B0000
arc: A5 Q5
arc: A6 N1_V01N0101
arc: A7 Q7
arc: B3 Q3
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 Q5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: N1_V02N0701 Q7
arc: V00B0000 Q4
arc: W1_H02W0101 Q3
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C81:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0401 N1_V01S0000
arc: N1_V02N0301 W3_H06E0003
arc: S1_V02S0601 N1_V02S0301
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 H01E0101
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02N0601
arc: A5 Q5
arc: A7 V02N0101
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 Q3
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q1
arc: N1_V02N0201 Q0
arc: N1_V02N0401 Q6
arc: N1_V02N0501 Q5
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 F7
arc: W1_H02W0401 Q4
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C82:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0103
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 H02W0501
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0203 E1_H01W0000
arc: A3 N1_V02S0701
arc: C2 H02E0401
arc: C5 E1_H01E0101
arc: D2 V00T0100
arc: D3 V00B0100
arc: D5 H02E0001
arc: E1_H01E0101 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: S1_V02S0501 F5
arc: V00T0100 F3
arc: W3_H06W0103 F2
arc: W3_H06W0303 F5
word: SLICEB.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 0000000000001111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEB.K1.INIT 0000000010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R44C83:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 V02S0601
arc: N1_V02N0601 V01N0001
arc: S1_V02S0001 N1_V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 N1_V02S0401
arc: A0 E1_H02W0701
arc: A4 V00T0000
arc: A5 V00T0000
arc: A7 V02S0301
arc: B1 E1_H02W0101
arc: B4 E1_H02W0301
arc: B5 E1_H02W0301
arc: B7 V02N0701
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C4 E1_H02W0601
arc: C5 E1_H02W0601
arc: C7 E1_H02W0401
arc: CLK0 G_HPBX0200
arc: D0 H00R0000
arc: D1 H00R0000
arc: D4 H00R0100
arc: D5 H00R0100
arc: D7 H02E0001
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F4
arc: LSR0 H02W0501
arc: M0 V00B0100
arc: M4 E1_H01E0101
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: W1_H02W0501 F5
arc: W3_H06W0203 Q4
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1100111111000000
word: SLICED.K1.INIT 0000000000000010
word: SLICEC.K1.INIT 0010001011110010
word: SLICEC.K0.INIT 0000011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R44C84:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 W1_H02E0001
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 V02N0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: V00B0100 V02N0101
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00R0000
arc: A2 F5
arc: A5 V02S0301
arc: A7 Q7
arc: B1 S1_V02N0301
arc: B5 V02N0501
arc: B7 V00B0000
arc: C0 N1_V01S0100
arc: C1 N1_V01S0100
arc: C2 H02E0601
arc: C5 E1_H02W0601
arc: C7 V00T0100
arc: CE1 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 H00R0000
arc: D2 F0
arc: D5 V02N0601
arc: D7 V01N0001
arc: E1_H01E0101 F7
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M3 H00R0100
arc: M6 H02W0401
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
arc: N1_V02N0301 Q3
arc: N1_V02N0701 Q7
arc: V00B0000 Q6
arc: V00T0100 Q3
word: SLICEA.K0.INIT 0000010100000000
word: SLICEA.K1.INIT 0000000011000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1111000001010000
word: SLICED.K1.INIT 0000000100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C85:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 V06N0203
arc: E3_H06E0003 W3_H06E0303
arc: H00R0000 H02E0601
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H06W0303
arc: V00B0100 V02N0101
arc: V00T0000 W1_H02E0001
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 E3_H06W0203
arc: A2 V02S0501
arc: A4 H02E0701
arc: A6 H00L0000
arc: B2 H01W0100
arc: B6 V00B0000
arc: C2 E1_H02W0401
arc: C4 E1_H02W0601
arc: C6 S1_V02N0001
arc: CE1 S1_V02N0201
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D2 H02W0201
arc: D4 H02W0001
arc: D6 S1_V02N0401
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M6 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
arc: V01S0000 F6
arc: W1_H02W0601 F4
word: SLICEC.K0.INIT 1010000000000000
word: SLICEB.K0.INIT 0100000000000000
word: SLICED.K0.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C86:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 H02W0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02S0501
arc: A3 H02W0501
arc: A5 V00T0000
arc: B0 H01W0100
arc: B5 V00B0100
arc: C0 H02W0401
arc: C3 V02N0401
arc: C5 H02E0401
arc: CE0 V02S0201
arc: CE1 H00R0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D3 N1_V01S0000
arc: D5 H02E0001
arc: E1_H01E0001 Q3
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q5
arc: LSR0 H02E0301
arc: LSR1 H02W0301
arc: M3 H00R0100
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F5
arc: V00B0100 Q5
arc: V00T0000 Q0
word: SLICEB.K1.INIT 1111010100000000
word: SLICEA.K0.INIT 0100000000000000
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C87:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 V06S0203
arc: H00L0000 V02S0001
arc: H00R0100 V02N0501
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 W1_H02E0701
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02W0001
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 V02S0601
arc: A1 H01E0001
arc: A3 V02S0501
arc: A4 S1_V02N0301
arc: A5 V00T0100
arc: B1 H02E0101
arc: B3 V02S0101
arc: B4 N1_V02S0701
arc: B5 V00B0100
arc: C1 S1_V02N0601
arc: C3 N1_V01S0100
arc: C4 V02N0001
arc: C5 V00T0000
arc: CE0 E1_H02W0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 S1_V02N0001
arc: D3 H00R0000
arc: D4 V00B0000
arc: D5 V02S0401
arc: E1_H01E0001 F5
arc: E3_H06E0003 F3
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 F4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M1 H00L0000
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F1
arc: V00B0100 Q5
arc: V00T0100 Q1
arc: W1_H02W0101 Q1
arc: W1_H02W0701 Q5
word: SLICEA.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0001001100000000
word: SLICEC.K1.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R44C88:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 H01E0001
arc: H00L0100 V02N0301
arc: H00R0000 H02W0401
arc: H00R0100 H02E0701
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 S3_V06N0103
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0501
arc: A1 V02N0701
arc: A5 E1_H02W0701
arc: A6 F5
arc: B0 W1_H02E0301
arc: B5 V01S0000
arc: B6 V02N0501
arc: C0 H02W0401
arc: C1 W1_H02E0601
arc: C5 V02S0001
arc: C6 V02N0201
arc: CE0 H02E0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D1 H00R0000
arc: D5 H01W0000
arc: D6 H02E0001
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00B0100
arc: M1 H00R0100
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V02N0201 F0
arc: V01S0000 Q5
word: SLICEA.K0.INIT 1011100010111000
word: SLICEA.K1.INIT 1010111110100000
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0100010011000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C89:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 V01N0001
arc: H00R0000 H02E0401
arc: H00R0100 V02N0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0501 H01E0101
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0401
arc: V00T0000 V02N0401
arc: V00T0100 N1_V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 E3_H06W0203
arc: A0 S1_V02N0701
arc: A1 F7
arc: A2 V00T0000
arc: A4 N1_V01N0101
arc: A6 F5
arc: A7 Q7
arc: B0 V00T0000
arc: B2 N1_V02S0101
arc: B4 S1_V02N0701
arc: B5 E1_H02W0101
arc: B6 V02N0501
arc: B7 V02S0701
arc: C0 N1_V01N0001
arc: C1 F4
arc: C2 E1_H01W0000
arc: C3 V02S0601
arc: C4 E1_H02W0401
arc: C6 H02E0601
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CE1 H02W0101
arc: CE2 H00R0100
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 F2
arc: D2 H02W0201
arc: D3 N1_V02S0001
arc: D4 H01W0000
arc: D5 V02S0601
arc: D6 E1_H02W0001
arc: D7 S1_V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0201 F0
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 F3
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00T0100
arc: M2 V00B0000
arc: M4 H02E0401
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q4
arc: S1_V02S0501 F5
arc: V01S0000 F1
arc: W1_H02W0101 F3
arc: W1_H02W0501 F5
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 1010000000000000
word: SLICEC.K1.INIT 1100110000000000
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1000101000001010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R44C90:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 S3_V06N0303
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0601 H06W0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02E0201
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: A2 S1_V02N0701
arc: A4 F5
arc: A5 Q5
arc: A6 V02N0301
arc: B2 N1_V02S0301
arc: B5 V01S0000
arc: B6 V00B0100
arc: C2 H00L0000
arc: C4 V00T0000
arc: C5 V01N0101
arc: C6 E1_H02W0601
arc: CE0 E1_H02W0101
arc: CE1 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D2 V02N0001
arc: D4 F2
arc: D5 V02N0601
arc: D6 W1_H02E0001
arc: E1_H01E0101 F6
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q7
arc: LSR1 H02E0301
arc: M0 H02W0601
arc: M1 H02E0001
arc: M2 V00T0100
arc: M5 H02E0001
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0001 Q0
arc: N3_V06N0003 Q0
arc: S1_V02S0601 F4
arc: V01S0000 Q1
word: SLICEB.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1010000000000000
word: SLICED.K0.INIT 0001001101011111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R44C91:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 H01E0101
arc: H00R0100 H02E0501
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 H02E0301
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0701
arc: V01S0000 S3_V06N0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: A1 H02E0701
arc: A7 F5
arc: B1 V02N0301
arc: B4 N1_V02S0501
arc: B5 H02E0101
arc: B7 F3
arc: C1 H00R0100
arc: C3 E1_H02W0401
arc: C4 E1_H02W0601
arc: C5 V01N0101
arc: C7 N1_V02S0201
arc: CE1 V02N0201
arc: CLK0 G_HPBX0100
arc: D1 V02S0201
arc: D2 Q2
arc: D3 V02S0001
arc: D4 V00B0000
arc: D5 V02N0601
arc: D7 V02S0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q2
arc: E1_H02E0501 F5
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR0 H02W0501
arc: M0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V02N0001 F0
arc: N1_V02N0401 F4
arc: N1_V02N0601 F4
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: S1_V02S0701 F5
arc: S3_V06S0203 F7
arc: V01S0100 F3
arc: W1_H02W0201 Q2
word: SLICEC.K1.INIT 0000001100000000
word: SLICED.K1.INIT 0011011010011100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1110110010100000
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0011001100110000
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C92:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02N0001
arc: H00L0100 V02N0101
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0501 H02E0501
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 H02W0701
arc: V00T0100 H02E0301
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 F5
arc: A2 S1_V02N0701
arc: A4 V02N0301
arc: A5 V00T0100
arc: A6 H02E0501
arc: B0 H02W0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B4 N1_V02S0501
arc: B5 N1_V02S0701
arc: C0 H00L0000
arc: C2 F4
arc: C3 F4
arc: C4 V02S0201
arc: C5 W1_H02E0401
arc: C6 H02E0401
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D2 W1_H02E0001
arc: D3 S1_V02N0201
arc: D4 W1_H02E0001
arc: D5 E1_H02W0201
arc: D6 H02E0201
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F2
arc: M0 V00B0100
arc: M2 E1_H02W0601
arc: M3 H01W0100
arc: M5 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F6
arc: N1_V02N0301 Q3
arc: N3_V06N0003 Q3
arc: N3_V06N0303 Q5
arc: S1_V02S0201 F0
arc: V01S0100 F6
word: SLICEB.K0.INIT 1010101110111011
word: SLICEB.K1.INIT 1111111100000011
word: SLICEC.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 1111111111111011
word: SLICEA.K1.INIT 1111111111111111
word: SLICED.K0.INIT 1111010110100000
word: SLICEC.K1.INIT 1110001000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R44C93:PLC2
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 W1_H02E0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 V01N0001
arc: S1_V02S0001 N1_V02S0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 V01N0101
arc: W3_H06W0303 E1_H01W0100
arc: A0 S1_V02N0501
arc: A4 S1_V02N0101
arc: A5 S1_V02N0101
arc: B0 H02E0301
arc: B3 V02S0301
arc: B5 H02E0101
arc: C0 V02S0401
arc: C3 W1_H02E0601
arc: C4 V02N0001
arc: C5 V02N0001
arc: CE0 V02N0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D3 W1_H02E0001
arc: D4 H02W0001
arc: D5 H02W0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: M2 E1_H02W0601
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N3_V06N0103 Q2
arc: V01S0000 F4
word: SLICEA.K0.INIT 1111111100111011
word: SLICEB.K1.INIT 1100110011110000
word: SLICEC.K0.INIT 0000010111111111
word: SLICEC.K1.INIT 0100000110101111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R44C94:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V06N0203
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 V01N0001
arc: N3_V06N0203 H06E0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E3_H06W0003
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02W0501
arc: A2 V02N0701
arc: A5 H02E0501
arc: B0 V00T0000
arc: B2 S1_V02N0301
arc: B5 V02S0701
arc: C0 H00L0100
arc: C2 N1_V01N0001
arc: C3 W1_H02E0401
arc: CE0 H00R0000
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D2 V02N0201
arc: D3 E1_H02W0201
arc: D5 V02N0601
arc: E1_H01E0001 F0
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0100 F3
arc: H01W0000 Q1
arc: H01W0100 F2
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M1 H00R0100
arc: M4 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0401 Q4
arc: S1_V02S0701 F5
word: SLICEB.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 0000001000000011
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 1110111001000100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C95:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0001
arc: H00R0100 H02W0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 H06W0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 W1_H02E0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E1_H02W0401
arc: A0 F5
arc: A2 F5
arc: A4 E1_H02W0701
arc: A5 S1_V02N0301
arc: B0 S1_V02N0101
arc: B2 S1_V02N0101
arc: B4 V02N0701
arc: C0 H00L0000
arc: C4 H02E0401
arc: C5 F4
arc: D0 S1_V02N0001
arc: D2 S1_V02N0001
arc: D4 V02S0601
arc: D5 H00R0100
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: M0 V00B0000
arc: M1 W1_H02E0001
arc: M2 V00B0000
arc: N3_V06N0103 F1
word: SLICEA.K0.INIT 1100110011000100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1100110001000100
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 0100110000000000
word: SLICEC.K1.INIT 0101000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R44C96:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 V06N0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 S1_V02N0201
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06E0303
arc: V00B0100 V02S0301
arc: V00T0000 S1_V02N0601
arc: V00T0100 E1_H02W0301
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 V02N0501
arc: A1 F5
arc: A2 E1_H02W0701
arc: A4 V00T0100
arc: A5 H02W0701
arc: A6 W1_H02E0501
arc: A7 N1_V02S0301
arc: B0 H01W0100
arc: B2 V02N0301
arc: B4 V02N0701
arc: B5 S1_V02N0701
arc: B6 H02W0301
arc: B7 F1
arc: C0 H00R0100
arc: C1 H00L0000
arc: C2 F4
arc: C4 H02E0401
arc: C5 V02N0201
arc: C6 N1_V02S0001
arc: C7 V00T0000
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 W1_H02E0001
arc: D2 V00B0100
arc: D4 H02W0001
arc: D5 F2
arc: D6 S1_V02N0401
arc: D7 V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M2 V00B0000
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
arc: V00B0000 F6
word: SLICED.K1.INIT 0000010000001100
word: SLICEA.K0.INIT 0010111100100010
word: SLICEA.K1.INIT 0000101010101010
word: SLICEC.K1.INIT 0111000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1110000000100000
word: SLICEB.K0.INIT 0001000001010000
word: SLICEC.K0.INIT 0001010100111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R44C97:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E3_H06W0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 W1_H02E0101
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 S1_V02N0701
arc: A2 H02W0501
arc: A3 H02W0701
arc: A4 W1_H02E0501
arc: A5 N1_V01N0101
arc: A6 H02E0701
arc: B0 H01W0100
arc: B3 V02S0301
arc: B4 V02N0701
arc: B5 H02E0101
arc: B6 V02S0501
arc: C0 H00L0100
arc: C2 F4
arc: C3 E1_H02W0601
arc: C4 H02E0601
arc: C5 H02W0601
arc: C6 E1_H01E0101
arc: CE2 V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D2 S1_V02N0201
arc: D3 H02E0001
arc: D4 H01W0000
arc: D5 N1_V02S0601
arc: D6 W1_H02E0201
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F6
arc: H01W0100 Q7
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M0 V00B0100
arc: M5 W1_H02E0001
arc: M6 V00T0100
arc: M7 H02W0201
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F3
arc: N3_V06N0103 F2
arc: V00B0100 F5
arc: V01S0000 Q5
arc: V01S0100 F0
word: SLICEB.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0101000011110000
word: SLICEA.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 1100101000000000
word: SLICED.K0.INIT 0000010000001100
word: SLICED.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0111000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C98:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02E0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02E0001
arc: V00T0100 H02E0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 V06N0303
arc: A0 H00R0000
arc: A3 H02E0701
arc: A4 V00T0000
arc: B2 V02S0101
arc: B5 W1_H02E0301
arc: B6 N1_V02S0701
arc: B7 H02E0301
arc: CE1 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 F6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F4
arc: LSR1 V00B0000
arc: M2 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F7
arc: N3_V06N0203 F4
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: V01S0000 Q2
arc: W1_H02W0401 F6
arc: W3_H06W0003 F3
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R44C99:PLC2
arc: E1_H02E0001 S3_V06N0003
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0501 S3_V06N0303
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: H00R0100 H02E0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 H02W0701
arc: V00T0000 H02W0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A3 V02S0501
arc: A4 N1_V02S0301
arc: B0 V02N0301
arc: B1 H02W0301
arc: B2 H00R0000
arc: B5 N1_V02S0501
arc: B6 V02N0701
arc: B7 E1_H02W0301
arc: CE0 H00R0100
arc: CE2 H00R0100
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E1_H02E0301 Q1
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: LSR0 V00T0000
arc: M1 H00L0100
arc: M4 V00B0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F5
arc: N1_V02N0001 F2
arc: N1_V02N0301 Q1
arc: N1_V02N0401 F4
arc: N1_V02N0501 Q7
arc: N3_V06N0203 F4
arc: S1_V02S0301 F1
arc: S3_V06S0203 F7
arc: V01S0000 Q4
arc: V01S0100 F7
arc: W1_H02W0601 F6
arc: W3_H06W0103 F1
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 1010101010100000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C100:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02N0301
arc: H00R0100 H02W0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0401 N1_V01S0000
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 E1_H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 N1_V01S0100
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A3 V02S0501
arc: A5 W1_H02E0701
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B3 V02S0101
arc: B5 H02E0301
arc: C0 H00L0000
arc: C1 H00L0000
arc: C3 V02S0401
arc: C5 E1_H02W0601
arc: CE1 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V01S0100
arc: D3 V00T0100
arc: D5 S1_V02N0601
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q3
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M2 N1_V01N0001
arc: M3 H00R0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: N1_V02N0001 F0
arc: V01S0000 Q3
word: SLICEA.K0.INIT 1011100000100010
word: SLICEA.K1.INIT 1011100011101110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0000010001000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C101:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 H06W0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0303 H06W0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02S0101
arc: V00T0000 V02S0601
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0303 E3_H06W0203
arc: A1 H00R0000
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 N1_V01N0101
arc: B1 V02S0301
arc: B3 E1_H01W0100
arc: B4 E1_H02W0301
arc: C0 H02W0401
arc: C1 H02W0401
arc: C2 F4
arc: C3 F4
arc: C4 S1_V02N0001
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 V00B0000
arc: E1_H02E0001 F0
arc: E1_H02E0301 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q3
arc: H01W0100 F2
arc: M0 V00B0100
arc: M2 V00T0000
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: N1_V02N0301 Q3
arc: V01S0100 F2
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0111000011000000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1010111100001111
word: SLICEB.K1.INIT 1110111111001111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R45C102:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02N0001
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0203 E3_H06W0203
arc: A0 S1_V02N0701
arc: A1 H02E0701
arc: A3 H02W0501
arc: A5 Q5
arc: B0 H02W0101
arc: B1 N1_V02S0101
arc: B3 N1_V02S0301
arc: B5 H00R0000
arc: C0 V02N0401
arc: C1 W1_H02E0601
arc: C3 N1_V02S0601
arc: C5 V00B0100
arc: CE0 N1_V02S0201
arc: CE1 N1_V02S0201
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D1 V00T0100
arc: D3 S1_V02N0201
arc: D5 H00L0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q4
arc: H01W0100 Q0
arc: M3 W1_H02E0201
arc: M4 H02E0401
arc: M5 H00R0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F5
arc: N1_V02N0201 F0
arc: S3_V06S0103 F1
arc: V00B0100 Q7
arc: V00T0100 F3
word: SLICEA.K0.INIT 1110010011101110
word: SLICEC.K1.INIT 0000000000000001
word: SLICEB.K1.INIT 0000011101110111
word: SLICEA.K1.INIT 0000011100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R45C103:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0601
arc: H00R0000 H02W0601
arc: H00R0100 V02S0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 H06E0103
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V01S0000
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0601
arc: V00T0100 H02E0301
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 S1_V02N0701
arc: A0 H02E0701
arc: A1 V02S0701
arc: A4 W1_H02E0501
arc: B1 Q1
arc: C0 H02E0601
arc: C1 N1_V02S0401
arc: C4 V00T0000
arc: CE0 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00B0100
arc: D4 E1_H02W0201
arc: E1_H02E0301 Q1
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: M1 H02W0001
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q5
arc: N1_V02N0201 Q0
arc: V01S0100 F4
word: SLICEA.K0.INIT 1111101010101010
word: SLICEC.K0.INIT 1010000000000000
word: SLICEA.K1.INIT 0000000000000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R45C104:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02N0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A0 N1_V02S0701
arc: A1 H00R0000
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 H02W0701
arc: A6 E1_H02W0701
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 V00B0100
arc: B6 V02S0701
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 H02W0401
arc: C5 H02E0601
arc: C6 S1_V02N0001
arc: CLK1 G_HPBX0600
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 H00R0100
arc: D6 F0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 W1_H02E0501
arc: V01S0000 F6
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1110000000100000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R45C105:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 V06S0303
arc: H00L0000 W1_H02E0201
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 V01N0101
arc: N3_V06N0203 V01N0001
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 F5
arc: A1 F5
arc: A2 H02E0501
arc: A5 E1_H02W0701
arc: B1 Q1
arc: B2 S1_V02N0101
arc: B5 V02N0501
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 V02N0401
arc: C5 H02E0401
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0001
arc: D5 S1_V02N0401
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q2
arc: H01W0100 F0
arc: M0 H02E0601
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: S1_V02S0101 Q1
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 1111111110110011
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1111010101010101
word: SLICEA.K1.INIT 1111110111011101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R45C106:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02W0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 V01N0001
arc: N3_V06N0303 V01N0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 W3_H06E0203
arc: V00B0100 V02N0301
arc: V00T0100 N1_V02S0701
arc: W1_H02W0401 V06S0203
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E1_H02W0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00L0100
arc: A2 F7
arc: A4 V00B0000
arc: A7 S1_V02N0301
arc: B0 N1_V02S0101
arc: B2 V02N0301
arc: B4 V02S0501
arc: B7 V02S0701
arc: C0 H00L0000
arc: C2 F4
arc: C4 V02S0001
arc: C7 V02S0001
arc: CE1 N1_V02S0201
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D2 H00R0000
arc: D4 V02S0601
arc: D7 N1_V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00T0100
arc: M4 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F2
arc: V00B0000 Q4
arc: V01S0000 Q2
arc: V01S0100 Q4
arc: W1_H02W0201 F2
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 1100101000000000
word: SLICEA.K1.INIT 1111111111111111
word: SLICED.K1.INIT 0000000000000010
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 1110111110101111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R45C107:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 N1_V02S0001
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00T0000 V02S0601
arc: V00T0100 N1_V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0000
arc: A1 V02N0701
arc: A2 W1_H02E0701
arc: A3 V02N0701
arc: A4 V00T0000
arc: A7 E1_H02W0701
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 H00R0000
arc: B7 V01S0000
arc: C0 H02W0401
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 V01N0101
arc: C5 N1_V02S0201
arc: CE3 S1_V02N0601
arc: CLK1 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 V00T0100
arc: D2 E1_H02W0201
arc: D3 V00T0100
arc: D4 V00B0000
arc: D7 V02N0401
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: LSR0 H02W0501
arc: LSR1 H02W0301
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: W1_H02W0701 Q7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1110111010101010
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R45C108:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06N0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 E1_H02W0201
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H02W0201
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02S0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 S3_V06N0203
arc: W3_H06W0203 E3_H06W0103
arc: A0 N1_V02S0501
arc: A2 N1_V02S0701
arc: A3 H02W0501
arc: A5 N1_V02S0301
arc: B3 W1_H02E0301
arc: B5 H02E0101
arc: C0 H00R0100
arc: C2 V02N0601
arc: C3 H00L0000
arc: C5 V00T0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D2 V00T0100
arc: D3 V02S0201
arc: D5 V02S0401
arc: E1_H01E0101 F2
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0101 F3
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 1111101010101010
word: SLICEB.K1.INIT 1101000010000000
word: SLICEB.K0.INIT 0000101001011111
word: SLICEC.K1.INIT 1011000010000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C109:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0601
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 E1_H02W0301
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02S0601
arc: W3_H06W0303 S3_V06N0303
arc: A0 H00L0000
arc: A1 N1_V02S0701
arc: A2 V02S0701
arc: A3 H00L0100
arc: A4 H02E0701
arc: A6 N1_V01N0101
arc: A7 V02S0301
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 H02W0301
arc: B6 V02S0501
arc: B7 V02S0501
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 E1_H02W0601
arc: C5 H02E0401
arc: C6 H02W0401
arc: C7 E1_H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0400
arc: CLK1 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 N1_V02S0201
arc: D4 V00B0000
arc: D6 H02W0201
arc: D7 H02W0201
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 W1_H02E0301
arc: LSR1 H02E0301
arc: M1 E1_H02W0001
arc: M2 V00T0000
arc: M3 E1_H02W0201
arc: M4 V00B0100
arc: M6 V00T0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F0
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q6
arc: S1_V02S0401 F6
arc: W1_H02W0701 F7
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1011100000000000
word: SLICED.K1.INIT 1110001000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C110:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 E1_H01W0100
arc: V00B0100 N1_V02S0101
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N1_V01S0000
arc: W3_H06W0203 E1_H01W0000
arc: A0 H01E0001
arc: A1 V02S0701
arc: A3 H02E0501
arc: A4 V02N0101
arc: A5 V02S0101
arc: B2 N1_V02S0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 E1_H02W0401
arc: C3 V02N0601
arc: C4 E1_H02W0601
arc: C5 E1_H02W0601
arc: CLK0 G_HPBX0200
arc: D0 V00T0100
arc: D1 H02E0001
arc: D2 V02N0001
arc: D3 V00B0100
arc: D4 V02N0601
arc: D5 V02N0601
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00R0000 F4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 H02E0601
arc: M1 V01S0100
arc: M2 H02E0601
arc: M4 H02E0401
arc: M5 V01S0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V01S0000 F0
arc: V01S0100 F2
arc: W1_H02W0701 Q7
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111101000001010
word: SLICEC.K0.INIT 1010101011110000
word: SLICEC.K1.INIT 1010101011110000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C111:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 S3_V06N0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0100 V02N0101
arc: H00R0100 H02W0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H02E0101
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 W3_H06E0303
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0101
arc: V00T0100 E1_H02W0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02E0701
arc: A1 F7
arc: A2 V00B0000
arc: A4 F5
arc: A5 V02S0101
arc: A7 V00T0100
arc: B0 W1_H02E0301
arc: B1 V02S0101
arc: B2 H02E0101
arc: B4 V02S0501
arc: B5 N1_V02S0501
arc: B7 V02N0701
arc: C0 N1_V01S0100
arc: C1 E1_H02W0601
arc: C2 H00L0100
arc: C5 V02N0201
arc: C7 S1_V02N0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 F2
arc: D2 V00B0100
arc: D4 W1_H02E0201
arc: D5 H02E0001
arc: D7 H02W0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q0
arc: H01W0100 F1
arc: MUXCLK0 CLK0
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 1110000000100000
word: SLICED.K1.INIT 0001001101011111
word: SLICEA.K1.INIT 0000000000101010
word: SLICEC.K1.INIT 0000000001110000
word: SLICEC.K0.INIT 1000100010101010
word: SLICEA.K0.INIT 1110110011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R45C112:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 S1_V02N0101
arc: H00R0100 H02E0501
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0401
arc: S1_V02S0201 N1_V02S0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 N1_V02S0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V02S0601
arc: W1_H02W0701 V06S0203
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 W1_H02E0501
arc: A1 E1_H02W0701
arc: A2 V00T0000
arc: A3 E1_H02W0701
arc: A4 V02S0101
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 W1_H02E0301
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 H02E0601
arc: C5 V02S0001
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H00L0100
arc: CE3 V02N0601
arc: CLK1 G_HPBX0600
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 W1_H02E0201
arc: D3 W1_H02E0201
arc: D4 H02E0201
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q3
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: H01W0000 F0
arc: H01W0100 Q1
arc: LSR0 V00T0100
arc: LSR1 E1_H02W0301
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H00R0100
arc: M5 H02W0001
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK1
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: MUXCLK3 CLK1
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V01S0100 Q5
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R45C113:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 H01E0101
arc: H00L0000 V02S0001
arc: H00R0000 H02E0601
arc: H00R0100 H02W0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H06E0203
arc: S1_V02S0501 N1_V02S0401
arc: V00B0000 V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 E1_H02W0201
arc: V00T0100 V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0601 H01E0001
arc: W3_H06W0203 E3_H06W0203
arc: A2 W1_H02E0701
arc: A5 E1_H02W0501
arc: A6 H02E0701
arc: B0 H01W0100
arc: B1 H01W0100
arc: B5 E1_H02W0301
arc: B6 V00T0000
arc: C0 E1_H01W0000
arc: C1 V02N0401
arc: C2 V02N0601
arc: C5 S1_V02N0201
arc: C6 V00T0100
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 S1_V02N0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V01S0100
arc: D5 H02E0001
arc: D6 H02E0001
arc: E1_H01E0001 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: LSR0 H02E0301
arc: M4 V00B0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q0
arc: N3_V06N0303 F5
arc: S1_V02S0601 Q4
arc: V01S0100 Q2
arc: W1_H02W0301 Q1
word: SLICEC.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1100000011111111
word: SLICEA.K1.INIT 1100111100001111
word: SLICEB.K0.INIT 1010000010100000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1

.tile R45C114:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0601 H01E0001
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0201
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 H02W0401
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: V00T0000 H02E0201
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0103 E3_H06W0003
arc: C0 H00L0100
arc: C1 H00L0000
arc: C4 V02N0201
arc: CE0 H00R0100
arc: CE1 W1_H02E0101
arc: CE2 S1_V02N0601
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: D4 V00B0000
arc: E1_H02E0101 Q1
arc: E1_H02E0401 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: H00L0100 Q3
arc: H01W0000 Q0
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M3 H00R0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
word: SLICEA.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R45C115:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 E1_H02W0401
arc: H00R0100 E1_H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: S3_V06S0103 H06W0103
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0100 V02N0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V06N0203
arc: W1_H02W0501 V02N0501
arc: W3_H06W0003 E1_H01W0000
arc: A0 F7
arc: A2 W1_H02E0701
arc: A3 V00B0000
arc: A6 W1_H02E0701
arc: A7 N1_V01N0101
arc: B2 V02N0301
arc: B3 V02N0301
arc: B6 N1_V02S0701
arc: B7 N1_V02S0701
arc: C0 H02E0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C6 V00T0000
arc: C7 H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 V00T0100
arc: D3 V00T0100
arc: D6 H02W0001
arc: D7 H02W0001
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q3
arc: V00T0000 Q2
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1111010101010101
word: SLICEB.K1.INIT 0010000000000000
word: SLICEB.K0.INIT 0010000000000000
word: SLICED.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0000011101110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R45C116:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 E1_H01W0000
arc: H00L0000 W1_H02E0001
arc: H00R0000 H02W0401
arc: H00R0100 H02W0701
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0501 W3_H06E0303
arc: V00B0100 V02N0101
arc: W1_H02W0001 V02N0001
arc: A2 V02N0501
arc: A3 H02E0701
arc: B0 F3
arc: B2 H00L0000
arc: B3 V02N0301
arc: C0 N1_V01S0100
arc: C2 H02E0601
arc: C3 V02N0601
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D2 V02N0201
arc: D3 V01S0100
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1111001100110011
word: SLICEB.K0.INIT 0100000000000000
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R45C117:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 E3_H06W0303
arc: E1_H02E0601 V06S0303
arc: H00R0000 V02S0601
arc: H00R0100 V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0501 E1_H01W0100
arc: V00B0100 S1_V02N0101
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 H01E0001
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 N1_V01S0100
arc: B0 H01W0100
arc: B1 N1_V02S0101
arc: C1 H00L0100
arc: CE0 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V01S0100
arc: E1_H02E0001 Q2
arc: F0 F5A_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q6
arc: H01W0100 Q5
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0100
arc: M1 H02E0001
arc: M2 N1_V01N0001
arc: M3 H00R0100
arc: M5 H02W0001
arc: M6 H02E0401
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N3_V06N0003 Q3
arc: S1_V02S0001 F0
arc: S1_V02S0701 Q7
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q2
arc: V01S0000 Q2
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0011001111111111
word: SLICEA.K1.INIT 0000111100110011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C118:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0701 V01N0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02N0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02W0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 H06E0203
arc: S1_V02S0201 W3_H06E0103
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 N1_V01S0000
arc: A0 V02S0701
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 H02E0501
arc: A5 H02E0501
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 H02E0301
arc: B5 H02E0301
arc: B6 V01S0000
arc: C0 W1_H02E0601
arc: C1 N1_V01S0100
arc: C2 H00L0000
arc: C3 V02N0401
arc: C4 V02S0201
arc: C5 V02S0201
arc: C6 H01E0001
arc: C7 H01E0001
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 E1_H02W0201
arc: D3 V02N0001
arc: D4 S1_V02N0601
arc: D5 S1_V02N0601
arc: D7 H00R0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E1_H02E0601 F6
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q7
arc: H01W0100 F4
arc: M0 V00B0000
arc: M2 H02E0601
arc: M4 H02E0401
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 F7
arc: S1_V02S0401 Q4
arc: S1_V02S0701 F7
arc: S3_V06S0003 F0
arc: S3_V06S0203 Q7
arc: V01S0000 Q6
arc: V01S0100 Q4
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
word: SLICEB.K0.INIT 0000001000010011
word: SLICEB.K1.INIT 0000010010001100
word: SLICEC.K1.INIT 1100000011100000
word: SLICEC.K0.INIT 0000110000001110
word: SLICED.K1.INIT 0000111100000000
word: SLICED.K0.INIT 0000110000001100
word: SLICEA.K0.INIT 0000111101010101
word: SLICEA.K1.INIT 1111111100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C119:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0701 H01E0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H02E0601
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02S0401
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0601 N1_V01S0000
arc: A1 F5
arc: A2 V00B0000
arc: A3 E1_H02W0701
arc: A4 V00T0000
arc: A5 V02N0101
arc: A6 N1_V02S0101
arc: A7 H00L0000
arc: B1 V00T0000
arc: B2 E1_H02W0301
arc: B3 H00L0000
arc: B4 F3
arc: B5 V00B0100
arc: B6 H02E0301
arc: C1 H00L0000
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 H01E0001
arc: C5 N1_V02S0001
arc: C6 V01N0101
arc: C7 H02W0401
arc: CLK0 G_HPBX0200
arc: D0 H00R0000
arc: D1 F2
arc: D2 V00T0100
arc: D3 S1_V02N0201
arc: D4 F0
arc: D5 H02E0201
arc: D6 E1_H02W0201
arc: D7 V02N0601
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02W0601
arc: MUXCLK2 CLK0
arc: N1_V02N0501 F7
arc: N1_V02N0601 F6
arc: W3_H06W0203 Q4
word: SLICED.K1.INIT 1111101001010000
word: SLICED.K0.INIT 0000100000101010
word: SLICEC.K1.INIT 0011110111111101
word: SLICEB.K0.INIT 0101101111111011
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 0100000001001100
word: SLICEB.K1.INIT 0000000100001101
word: SLICEC.K0.INIT 1111111100000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C120:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 W3_H06E0303
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02E0101
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E1_H01W0000
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0701 H06W0203
arc: V00B0000 E1_H02W0601
arc: V00B0100 V02N0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 E1_H02W0101
arc: A0 H00L0100
arc: A1 H00L0000
arc: A3 N1_V02S0701
arc: A6 F5
arc: A7 H00R0000
arc: B0 F3
arc: B1 N1_V02S0301
arc: B2 H00R0000
arc: B3 N1_V02S0301
arc: B4 H00R0000
arc: B5 H00R0000
arc: B6 N1_V02S0501
arc: B7 N1_V02S0501
arc: C0 S1_V02N0401
arc: C1 F4
arc: C2 H02W0601
arc: C3 S1_V02N0601
arc: C4 V02N0201
arc: C5 E1_H02W0401
arc: C6 N1_V02S0001
arc: C7 H02W0401
arc: CLK0 G_HPBX0200
arc: D0 H01E0101
arc: D1 V01S0100
arc: D2 V00B0100
arc: D3 S1_V02N0001
arc: D4 V00B0000
arc: D5 H02E0201
arc: D6 F2
arc: D7 V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0201 F2
arc: V01S0100 F7
arc: W1_H02W0601 F6
arc: W3_H06W0003 Q0
word: SLICEC.K0.INIT 1111001111000000
word: SLICEB.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 1111110000110000
word: SLICED.K0.INIT 1101001111011111
word: SLICED.K1.INIT 0000000100100011
word: SLICEA.K1.INIT 0000000001010001
word: SLICEB.K1.INIT 0000001000010011
word: SLICEA.K0.INIT 1111111100000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C121:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 V06S0203
arc: H00R0000 V02S0601
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0103 H06E0103
arc: V00B0000 E1_H02W0401
arc: V00T0000 V02S0401
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 V01N0101
arc: A0 W1_H02E0701
arc: A4 V00T0000
arc: A5 Q5
arc: A6 H02W0701
arc: A7 Q7
arc: B2 E1_H02W0101
arc: B3 Q3
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q5
arc: LSR1 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q3
arc: S3_V06S0203 Q4
arc: V01S0000 Q7
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R45C122:PLC2
arc: E1_H02E0101 V06N0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0303 N1_V01S0100
arc: H00R0000 V02S0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H01E0101
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02E0401
arc: V00B0100 V02S0101
arc: V00T0100 H02W0301
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 H01E0101
arc: W3_H06W0103 V01N0101
arc: W3_H06W0303 E1_H01W0100
arc: A2 E1_H01E0001
arc: A7 V00T0100
arc: B0 V00T0000
arc: B1 Q1
arc: B3 Q3
arc: B7 S1_V02N0501
arc: C7 W1_H02E0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D7 V00B0000
arc: E1_H01E0001 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q3
arc: LSR1 E1_H02W0501
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q3
arc: V00T0000 Q0
arc: V01S0000 Q0
arc: V01S0100 Q0
word: SLICED.K0.INIT 1111111111111111
word: SLICED.K1.INIT 1010000010110011
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R45C123:PLC2
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02W0301
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 S3_V06N0203
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: V00T0100 H02E0101
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 V02N0601
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00L0000
arc: A1 H02E0701
arc: A2 V02S0701
arc: A3 H02E0701
arc: A4 H02E0701
arc: A7 V02S0301
arc: B0 H02E0301
arc: B1 V02S0301
arc: B4 N1_V01S0000
arc: B5 N1_V01S0000
arc: C0 H00R0100
arc: C1 H00L0100
arc: C2 H02W0601
arc: C3 H02W0601
arc: C5 H02W0601
arc: C6 S1_V02N0201
arc: C7 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 V02N0201
arc: D2 H02E0201
arc: D3 V02S0001
arc: D4 V02S0601
arc: D5 H02E0201
arc: D6 H00R0100
arc: D7 H02E0201
arc: E1_H01E0101 F6
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 F7
arc: M1 H00R0000
arc: M2 V00T0100
arc: M4 V00T0100
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
arc: N1_V02N0001 Q0
arc: S1_V02S0001 F2
arc: S1_V02S0101 Q1
arc: V01S0000 F1
arc: V01S0100 F4
arc: W1_H02W0301 Q1
arc: W1_H02W0401 F6
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F2
arc: W3_H06W0303 Q6
word: SLICED.K0.INIT 1111000011111111
word: SLICEA.K0.INIT 1011000010100000
word: SLICEC.K0.INIT 1101110110001000
word: SLICEC.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111101001010000
word: SLICED.K1.INIT 0000000000001010
word: SLICEA.K1.INIT 0100010011011000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R45C124:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: H00R0000 V02S0601
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0101 S3_V06N0103
arc: S1_V02S0201 N3_V06S0103
arc: V00B0000 H02E0401
arc: V00T0100 W1_H02E0101
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 N1_V01S0000
arc: A2 W1_H02E0701
arc: A4 V02S0301
arc: A5 V02S0101
arc: B2 V02S0301
arc: B3 V02S0301
arc: C3 N1_V01S0100
arc: C4 V02S0001
arc: C5 V02S0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D2 V02S0201
arc: D3 W1_H02E0201
arc: D4 W1_H02E0201
arc: D5 W1_H02E0201
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H01W0000 F4
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: M2 V00T0100
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0000 F2
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K0.INIT 1101110110001000
word: SLICEB.K1.INIT 1111000011001100
word: SLICEC.K0.INIT 1111000010101010
word: SLICEC.K1.INIT 1010101011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R45C53:PLC2
arc: S1_V02S0201 E3_H06W0103
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103

.tile R45C59:PLC2
arc: S3_V06S0003 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003

.tile R45C65:PLC2
arc: S3_V06S0303 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303

.tile R45C71:PLC2
arc: N3_V06N0103 S1_V02N0201
arc: S3_V06S0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203

.tile R45C74:PLC2
arc: E1_H02E0301 S3_V06N0003
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile R45C75:PLC2
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: A4 V00B0000
arc: A5 N1_V01S0100
arc: A6 V02S0101
arc: B0 V02N0301
arc: B2 E1_H02W0301
arc: B3 V02S0301
arc: B7 H02W0301
arc: E1_H01E0001 F7
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0301 F3
arc: V01S0000 F6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 1100110011000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R45C76:PLC2
arc: E1_H02E0401 S3_V06N0203
arc: E1_H02E0601 W1_H02E0301
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0401 N1_V02S0101
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0001
arc: W1_H02W0301 N1_V01S0100
arc: B0 V00B0000
arc: CLK0 G_HPBX0200
arc: E1_H01E0001 Q4
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: M4 E1_H02W0401
arc: MUXCLK2 CLK0
arc: N1_V02N0001 F0
arc: N3_V06N0203 Q4
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R45C77:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0103 V06S0103
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 H02E0601
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 N1_V01S0100
arc: B7 S1_V02N0701
arc: CLK0 G_HPBX0200
arc: D7 V02N0601
arc: E3_H06E0203 F7
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: M4 H02E0401
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0501 F7
arc: S3_V06S0203 F7
arc: V01S0000 Q7
arc: V01S0100 Q6
arc: W3_H06W0203 F7
word: SLICED.K1.INIT 0000000011001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C78:PLC2
arc: N1_V02N0201 H06W0103
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E3_H06W0303
arc: V00B0000 H02W0401
arc: W1_H02W0401 S1_V02N0401
arc: B1 V02N0101
arc: B2 V02N0301
arc: C0 H02E0401
arc: C1 V02N0601
arc: C2 V02N0401
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 E1_H02W0201
arc: D2 H02E0001
arc: E1_H01E0101 F1
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: V01S0100 F2
word: SLICEB.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111000011001100
word: SLICEA.K0.INIT 0000000011110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C79:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0303 H01E0101
arc: H00L0000 H02E0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 E3_H06W0203
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0103 E1_H01W0100
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: A2 V00T0000
arc: A3 H00L0100
arc: A4 V00B0000
arc: A5 Q5
arc: A6 H00R0000
arc: A7 Q7
arc: B0 N1_V02S0301
arc: B2 S1_V02N0301
arc: B3 W1_H02E0301
arc: B4 E1_H02W0301
arc: B5 S1_V02N0501
arc: B6 E1_H02W0101
arc: B7 S1_V02N0701
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H00R0000 Q6
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0501 Q5
arc: N1_V02N0601 Q4
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: S1_V02S0401 Q4
arc: S1_V02S0501 Q5
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q6
arc: V00B0000 Q4
arc: V00T0000 Q2
arc: W1_H02W0101 Q3
arc: W1_H02W0201 Q2
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C80:PLC2
arc: H00L0000 W1_H02E0001
arc: N1_V02N0501 H01E0101
arc: S1_V02S0101 H06E0103
arc: V00B0000 H02E0401
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 H01E0101
arc: A0 E1_H01E0001
arc: A2 V00T0000
arc: A5 Q5
arc: A6 N1_V01N0101
arc: B0 H02E0301
arc: B1 Q1
arc: B3 Q3
arc: B4 H00R0000
arc: CE0 H00L0000
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q6
arc: H01W0100 Q4
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q3
arc: N1_V02N0401 Q4
arc: N1_V02N0701 Q5
arc: N3_V06N0303 Q6
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q2
arc: S3_V06S0003 Q3
arc: S3_V06S0103 Q1
arc: S3_V06S0303 Q5
arc: V00T0000 Q2
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1010101010100000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C81:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V06S0103
arc: H00L0000 S1_V02N0201
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 E1_H01W0000
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A4 H02W0701
arc: A5 H02W0701
arc: C4 V02N0001
arc: C5 V02N0201
arc: CLK0 G_HPBX0200
arc: D4 V02S0601
arc: D5 V02N0401
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: S1_V02S0601 F4
arc: S3_V06S0303 F5
arc: V01S0100 Q7
word: SLICEC.K0.INIT 1111101001010000
word: SLICEC.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R45C82:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E3_H06E0203 S3_V06N0203
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: B0 H01W0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 1111111111001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C83:PLC2
arc: E1_H02E0601 V02N0601
arc: E3_H06E0003 V06N0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00R0100 V02N0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0701 H02W0701
arc: V00B0000 V02N0201
arc: V00T0100 V02N0701
arc: W3_H06W0303 E3_H06W0203
arc: A1 S1_V02N0501
arc: A2 V02N0501
arc: A3 F5
arc: A4 V00T0100
arc: A5 V02N0101
arc: A7 V02N0101
arc: B0 W1_H02E0101
arc: B1 F3
arc: B2 V02N0301
arc: B3 S1_V02N0301
arc: B4 V02N0501
arc: B5 V02N0701
arc: B7 V02N0701
arc: C0 H00L0000
arc: C1 F4
arc: C2 H00R0100
arc: C3 S1_V02N0601
arc: C4 H02E0401
arc: C5 V02N0001
arc: C7 V01N0101
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 F2
arc: D2 H02E0001
arc: D3 V00B0100
arc: D4 V02N0401
arc: D5 V01N0001
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0101 F1
arc: S3_V06S0103 F1
arc: V00B0100 F7
word: SLICEB.K0.INIT 0000000101010001
word: SLICEC.K0.INIT 0000010010001100
word: SLICEA.K1.INIT 1100110011001000
word: SLICED.K1.INIT 0000010000010101
word: SLICEC.K1.INIT 0000001010001010
word: SLICEB.K1.INIT 0000111100001011
word: SLICEA.K0.INIT 0000000011001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C84:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 S3_V06N0003
arc: H00L0100 N1_V02S0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H01E0001
arc: V00B0000 V02N0201
arc: V00T0000 E1_H02W0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 N3_V06S0203
arc: A1 H02W0501
arc: A2 N1_V02S0501
arc: A3 N1_V02S0501
arc: A4 V00T0100
arc: A6 V00T0100
arc: A7 Q7
arc: B0 H02W0101
arc: B1 E1_H02W0301
arc: B2 H00L0000
arc: B3 H01W0100
arc: B4 H00L0000
arc: B6 N1_V02S0501
arc: B7 N1_V02S0501
arc: C0 H02E0601
arc: C2 H00R0100
arc: C3 W1_H02E0601
arc: C4 Q4
arc: C6 W1_H02E0601
arc: C7 E1_H02W0601
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 V02N0201
arc: D3 E1_H02W0201
arc: D4 H01W0000
arc: D6 H02W0001
arc: D7 H00R0100
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q7
arc: H01W0100 Q4
arc: M0 H01E0001
arc: M1 H02W0001
arc: M2 V00B0000
arc: M4 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: V00T0100 Q1
arc: V01S0100 F0
arc: W3_H06W0003 F3
arc: W3_H06W0103 F2
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1011101110001000
word: SLICED.K1.INIT 1011100000000000
word: SLICED.K0.INIT 1011000010000000
word: SLICEB.K0.INIT 1101000010000000
word: SLICEB.K1.INIT 1101000010000000
word: SLICEC.K0.INIT 0000000000100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C85:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V02N0401
arc: E3_H06E0103 S3_V06N0103
arc: H00R0000 S1_V02N0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02E0101
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 H06W0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0501
arc: V00T0000 V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 V06S0003
arc: A2 H02E0701
arc: A4 H02E0701
arc: A7 N1_V01S0100
arc: B0 H02W0301
arc: B1 H02W0301
arc: B2 S1_V02N0301
arc: B4 S1_V02N0701
arc: B7 V00T0000
arc: C0 H00L0000
arc: C1 H02W0401
arc: C2 N1_V01N0001
arc: C4 N1_V02S0001
arc: C7 E1_H02W0401
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 V00B0100
arc: D4 V02N0601
arc: D7 S1_V02N0401
arc: E1_H01E0001 F4
arc: E1_H02E0001 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q1
arc: H01W0100 F7
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 H02E0601
arc: M1 H00R0000
arc: M2 V00T0100
arc: M4 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q2
arc: S1_V02S0001 F0
arc: V01S0000 Q4
arc: W1_H02W0101 Q1
arc: W1_H02W0401 Q4
arc: W1_H02W0501 Q7
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K1.INIT 1001111100001111
word: SLICEB.K0.INIT 0001001101011111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R45C86:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02N0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02S0601
arc: H00L0000 V02S0001
arc: H00R0100 H02W0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E3_H06W0303
arc: N3_V06N0103 H06W0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 E3_H06W0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02W0601
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V06N0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0601 V06S0303
arc: A3 F5
arc: A5 N1_V02S0101
arc: B0 V00T0000
arc: B3 V02N0101
arc: B4 H00R0000
arc: B5 W1_H02E0301
arc: C0 S1_V02N0401
arc: C2 V02N0401
arc: C5 V02N0201
arc: CE0 V02S0201
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D2 V00B0100
arc: D3 V01S0100
arc: D4 V02N0401
arc: D5 H02W0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00R0000 Q6
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M6 V00T0100
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: V00B0100 Q7
arc: V00T0000 Q2
arc: V01S0100 Q0
word: SLICEC.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0010001010101010
word: SLICEA.K0.INIT 1100000011111111
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 1100110000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1

.tile R45C87:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 E3_H06W0103
arc: H00L0000 H02E0001
arc: H00R0000 H02E0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0401
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N1_V02S0701
arc: A2 H02W0501
arc: A6 N1_V02S0301
arc: A7 E1_H02W0501
arc: B2 H00L0000
arc: B6 H02E0101
arc: B7 V01S0000
arc: C2 H00R0100
arc: C6 S1_V02N0201
arc: C7 V00T0000
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D2 H01E0101
arc: D6 N1_V02S0601
arc: D7 W1_H02E0001
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: LSR1 V00B0100
arc: M2 V00B0000
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F2
arc: N1_V02N0701 F7
arc: V01S0000 Q7
arc: W1_H02W0401 F6
word: SLICED.K1.INIT 1000000010101010
word: SLICED.K0.INIT 0000001000001010
word: SLICEB.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1110110010100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R45C88:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02S0601
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 E1_H01W0000
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0100 H02W0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: A1 H02W0701
arc: A3 E1_H01E0001
arc: A4 N1_V02S0301
arc: B0 W1_H02E0301
arc: B1 W1_H02E0301
arc: B3 S1_V02N0301
arc: B4 V02S0701
arc: C0 E1_H02W0401
arc: C3 H02W0601
arc: C4 V02N0201
arc: CLK0 G_HPBX0200
arc: D0 H02W0001
arc: D1 H02W0001
arc: D3 H02E0001
arc: D4 H02E0201
arc: E1_H01E0001 F4
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: LSR1 W1_H02E0501
arc: M0 V00T0100
arc: M6 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: V00T0000 F0
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1011101110001000
word: SLICEC.K0.INIT 1000101010000000
word: SLICEB.K1.INIT 0001010100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R45C89:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 V02N0101
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H06W0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 V02N0301
arc: V00T0100 N1_V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A1 H00L0000
arc: A2 F5
arc: A3 F7
arc: A4 V02S0301
arc: A5 V02S0101
arc: A6 N1_V02S0101
arc: B0 E1_H02W0101
arc: B1 F3
arc: B2 H02W0101
arc: B4 V02S0701
arc: B5 H02W0301
arc: B6 V02N0501
arc: C0 H00L0100
arc: C1 V02S0601
arc: C2 F4
arc: C3 H02E0601
arc: C4 S1_V02N0001
arc: C5 V00T0000
arc: C7 V02S0201
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V00T0100
arc: D3 V02N0201
arc: D4 S1_V02N0401
arc: D5 V02S0401
arc: D6 H02E0001
arc: D7 H02W0001
arc: E1_H01E0001 F0
arc: E1_H02E0701 F7
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 Q2
arc: H01W0100 F2
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: S1_V02S0001 F0
arc: V00B0000 F6
arc: V00T0000 Q2
word: SLICEC.K0.INIT 0011101100000000
word: SLICEC.K1.INIT 0000110001000100
word: SLICEB.K0.INIT 0100010000000101
word: SLICED.K1.INIT 0000111100000000
word: SLICED.K0.INIT 1010101011001100
word: SLICEB.K1.INIT 0000010101010101
word: SLICEA.K0.INIT 1100110000001100
word: SLICEA.K1.INIT 1111011110110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R45C90:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 V02S0201
arc: H00L0100 W1_H02E0301
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 H01E0101
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 E1_H02W0601
arc: V00B0100 W1_H02E0501
arc: V00T0100 V02S0701
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06N0003
arc: W3_H06W0303 E3_H06W0303
arc: A1 V02N0501
arc: A3 N1_V02S0701
arc: A4 F5
arc: A6 V02N0101
arc: A7 F5
arc: B3 Q3
arc: B6 S1_V02N0501
arc: B7 V02N0501
arc: C1 F4
arc: C3 N1_V02S0601
arc: C4 E1_H02W0601
arc: C5 H01E0001
arc: C6 E1_H02W0401
arc: C7 S1_V02N0201
arc: CE1 V02S0201
arc: CE2 H02E0101
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D1 S1_V02N0201
arc: D3 H00R0000
arc: D5 V02N0401
arc: D6 S1_V02N0401
arc: D7 V00B0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q7
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 F6
arc: H01W0100 Q3
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M2 V00T0100
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00L0100
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 F7
arc: N1_V02N0401 F6
arc: N1_V02N0501 Q5
arc: N3_V06N0103 F1
arc: N3_V06N0203 F7
arc: S1_V02S0701 F7
arc: S3_V06S0203 F7
arc: V01S0000 F4
arc: V01S0100 Q5
arc: W1_H02W0401 Q4
arc: W1_H02W0701 Q7
word: SLICED.K0.INIT 0100000000000000
word: SLICEC.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 1010000010100000
word: SLICED.K1.INIT 0010000000000000
word: SLICEA.K1.INIT 1010000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1110101011000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C91:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 V02S0101
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E3_H06W0203
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V01S0100
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N1_V01S0100
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0003 N3_V06S0003
arc: A0 S1_V02N0701
arc: A1 W1_H02E0701
arc: A2 H00L0100
arc: B1 V02S0101
arc: B2 V02S0301
arc: C0 N1_V02S0601
arc: C2 N1_V01N0001
arc: D0 V02S0001
arc: D1 V02N0201
arc: D2 V01S0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: M2 V00T0100
arc: N1_V01N0001 F0
arc: V00T0100 F1
word: SLICEA.K1.INIT 1100110010001000
word: SLICEA.K0.INIT 1111000010101010
word: SLICEB.K0.INIT 0001011110110111
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R45C92:PLC2
arc: E1_H02E0001 V06S0003
arc: E3_H06E0103 V06N0103
arc: E3_H06E0203 H01E0001
arc: H00L0000 V02S0201
arc: H00R0000 H02E0401
arc: H00R0100 H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00T0000 N1_V02S0401
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 N3_V06S0103
arc: A2 W1_H02E0501
arc: A3 W1_H02E0501
arc: A4 V02S0301
arc: A5 N1_V01N0101
arc: B0 V02N0101
arc: B2 V02N0301
arc: B6 H01E0101
arc: B7 V02S0701
arc: C0 F4
arc: C1 S1_V02N0401
arc: C2 F4
arc: C3 S1_V02N0401
arc: C5 V00T0000
arc: C6 H02W0601
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D2 V00T0100
arc: D4 V00B0000
arc: D5 H00R0100
arc: D6 S1_V02N0601
arc: D7 E1_H02W0001
arc: E1_H01E0101 F5
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: N1_V02N0101 F1
arc: V00B0100 F7
arc: V01S0000 F6
arc: V01S0100 Q3
arc: W1_H02W0401 F6
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
arc: W3_H06W0303 F5
word: SLICEA.K0.INIT 1100000011001100
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K0.INIT 1110101011101110
word: SLICEB.K1.INIT 1111101011111010
word: SLICED.K1.INIT 1100110000000000
word: SLICEC.K0.INIT 1010101000000000
word: SLICED.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 1010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R45C93:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06N0203
arc: E1_H02E0701 W1_H02E0701
arc: H00R0100 H02W0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0203 H06E0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 S1_V02N0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V06N0103
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02N0701
arc: A5 Q5
arc: A7 Q7
arc: B2 V02N0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE1 H00R0100
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0100
arc: E1_H01E0101 Q7
arc: E1_H02E0601 Q6
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q4
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q7
arc: N1_V02N0501 Q5
arc: N3_V06N0003 Q3
arc: V00B0000 Q6
arc: V01S0000 Q5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C94:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E3_H06W0203
arc: A2 V00T0000
arc: B0 H01W0100
arc: B1 Q1
arc: B3 Q3
arc: B4 H00R0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0100
arc: E1_H01E0001 Q2
arc: E3_H06E0003 Q0
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q3
arc: N1_V02N0101 Q1
arc: N3_V06N0203 Q4
arc: V00T0000 Q2
arc: V01S0000 Q3
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1010101010100000
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C95:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 V02S0501
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 E3_H06W0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 S1_V02N0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 E3_H06W0103
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E1_H01W0100
arc: A2 F5
arc: A3 S1_V02N0701
arc: A4 V00T0000
arc: A5 E1_H02W0701
arc: B2 S1_V02N0101
arc: B3 H00R0100
arc: B4 H02W0101
arc: B5 E1_H02W0101
arc: C0 F4
arc: C2 V02N0401
arc: C3 N1_V02S0401
arc: C4 N1_V02S0001
arc: C5 H02E0601
arc: CE0 H02E0101
arc: CE1 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D2 E1_H02W0201
arc: D3 S1_V02N0001
arc: D4 H00L0100
arc: D5 H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0100 F3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N3_V06N0103 Q2
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111001111110001
word: SLICEB.K1.INIT 1010001010000000
word: SLICEC.K0.INIT 0000000000000010
word: SLICEA.K0.INIT 1111111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R45C96:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0501
arc: V00T0000 H02E0001
arc: V00T0100 E1_H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A1 N1_V02S0701
arc: A3 H02W0501
arc: A5 V00T0100
arc: A7 N1_V01N0101
arc: B0 H00R0100
arc: B1 Q1
arc: B2 V02S0101
arc: B4 S1_V02N0701
arc: B5 E1_H02W0301
arc: B6 V00B0000
arc: B7 N1_V02S0501
arc: C0 N1_V02S0401
arc: C1 N1_V01N0001
arc: C2 H00L0100
arc: C4 Q4
arc: C5 V02S0201
arc: C6 F4
arc: C7 S1_V02N0201
arc: CE0 H00R0000
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 F0
arc: D2 V02S0001
arc: D3 W1_H02E0001
arc: D4 V02S0601
arc: D5 W1_H02E0001
arc: D6 S1_V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E1_H02E0101 F3
arc: E1_H02E0601 Q4
arc: E3_H06E0003 F3
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F3
arc: LSR0 V00T0000
arc: M1 H00L0000
arc: M4 H02W0401
arc: M6 W1_H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F4
word: SLICED.K0.INIT 0000111100110011
word: SLICED.K1.INIT 0101010111001111
word: SLICEC.K0.INIT 0000110000111111
word: SLICEA.K1.INIT 0000000001110000
word: SLICEB.K0.INIT 0011000011110000
word: SLICEA.K0.INIT 1101010100000000
word: SLICEB.K1.INIT 1010101000000000
word: SLICEC.K1.INIT 0111000001110111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C97:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 H02E0101
arc: H00R0000 H02E0601
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 V02N0101
arc: V00T0000 V02S0601
arc: V00T0100 V02S0701
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 V06N0203
arc: A0 V02S0701
arc: A1 E1_H02W0501
arc: A3 H00L0100
arc: A4 H02E0701
arc: A5 V00T0000
arc: A6 W1_H02E0701
arc: A7 N1_V02S0301
arc: B1 W1_H02E0301
arc: B2 F3
arc: B3 H01W0100
arc: B4 N1_V01S0000
arc: B5 H02E0301
arc: B7 V02N0501
arc: C0 E1_H01W0000
arc: C1 N1_V02S0601
arc: C2 N1_V02S0401
arc: C3 N1_V01S0100
arc: C4 S1_V02N0001
arc: C5 V00T0100
arc: C6 H02W0401
arc: C7 H02E0401
arc: CE1 N1_V02S0201
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 V02N0001
arc: D2 H02W0201
arc: D3 V00B0100
arc: D4 S1_V02N0401
arc: D5 H01W0000
arc: D6 H02W0001
arc: D7 V02N0401
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F4
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0203 Q7
arc: S1_V02S0001 Q2
arc: S1_V02S0201 F2
arc: S1_V02S0501 F5
arc: V01S0000 F6
arc: W1_H02W0201 F0
arc: W1_H02W0301 F1
arc: W1_H02W0601 F6
word: SLICEA.K0.INIT 0101010100000101
word: SLICED.K1.INIT 0000011101110111
word: SLICED.K0.INIT 1111010110100000
word: SLICEC.K0.INIT 0000011101110111
word: SLICEB.K1.INIT 1100000001000000
word: SLICEB.K0.INIT 0011001111110011
word: SLICEC.K1.INIT 0000011100000000
word: SLICEA.K1.INIT 1010000010001000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R45C98:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02W0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S3_V06N0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 E1_H01W0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02E0501
arc: V00T0000 H02E0201
arc: V00T0100 V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N1_V02S0601
arc: A0 H02W0501
arc: A1 H02W0501
arc: A2 V02S0701
arc: A3 S1_V02N0701
arc: A4 H02E0701
arc: A6 E1_H02W0701
arc: A7 V02S0301
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 H00R0000
arc: B3 H02W0301
arc: B4 H00L0000
arc: B5 H00L0000
arc: B6 V00T0000
arc: B7 H02W0301
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 V02N0401
arc: C3 F6
arc: C4 V02N0201
arc: C5 V02N0201
arc: C6 S1_V02N0201
arc: C7 W1_H02E0401
arc: CE1 H02E0101
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V00T0100
arc: D3 F2
arc: D4 F0
arc: D5 F0
arc: D6 V02S0601
arc: D7 V00B0000
arc: E3_H06E0003 Q3
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 E1_H02W0601
arc: M3 H00R0100
arc: M4 V00B0100
arc: M5 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0301 F3
arc: V01S0100 F7
arc: W1_H02W0101 Q3
arc: W1_H02W0501 Q5
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 0111111100000000
word: SLICEA.K1.INIT 0101110100000000
word: SLICED.K0.INIT 1000000000000000
word: SLICEB.K1.INIT 0000011100000000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 1000110000000000
word: SLICEC.K1.INIT 0000110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R45C99:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0701
arc: H01W0000 E3_H06W0103
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06E0303
arc: V00T0000 V02N0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00R0000
arc: A1 H00R0000
arc: A3 S1_V02N0501
arc: B0 V00T0000
arc: B1 V00T0000
arc: B3 V02N0101
arc: C0 H02E0601
arc: C1 H02E0601
arc: C3 N1_V01N0001
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 H02W0201
arc: D3 S1_V02N0001
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: LSR0 H02W0301
arc: M0 W1_H02E0601
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q5
arc: N3_V06N0003 F3
arc: V01S0000 Q5
word: SLICEA.K0.INIT 1100100001000000
word: SLICEA.K1.INIT 1111101101110011
word: SLICEB.K1.INIT 0011111100010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R47C100:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 V02N0601
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0201
arc: H00L0100 H02W0101
arc: H00R0000 H02E0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 H02E0001
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02W0701
arc: A1 H00L0100
arc: A2 V02S0701
arc: A3 V02N0701
arc: A4 H02W0501
arc: A5 H02E0701
arc: A6 H02E0501
arc: A7 V02S0101
arc: B0 H02E0101
arc: B1 W1_H02E0301
arc: B2 H02E0301
arc: B3 H00R0000
arc: B4 H00L0000
arc: B5 E1_H02W0101
arc: B6 E1_H02W0301
arc: B7 V00T0000
arc: E1_H02E0201 F0
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0601 F6
arc: S1_V02S0201 F2
arc: S1_V02S0301 F1
word: SLICEA.K0.INIT 0110011001101100
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R47C101:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V06N0203
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 H02W0001
arc: H00L0100 H02E0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06W0003
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 H02W0201
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 N3_V06S0203
arc: A2 E1_H01E0001
arc: A4 H02W0501
arc: A5 S1_V02N0301
arc: A7 F5
arc: B2 V02N0101
arc: B3 H00L0000
arc: B4 E1_H02W0101
arc: B5 H02E0101
arc: B6 V02S0701
arc: B7 V02N0701
arc: C2 H00L0100
arc: C3 H02W0601
arc: C4 W1_H02E0601
arc: C5 F4
arc: C6 V00T0000
arc: C7 E1_H02W0401
arc: D2 V00B0100
arc: D3 H00R0000
arc: D4 H00R0100
arc: D5 V02S0401
arc: D6 F2
arc: D7 E1_H01W0100
arc: E1_H01E0001 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0401 F6
arc: V00B0100 F7
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0010101000000000
word: SLICED.K0.INIT 0000001100000000
word: SLICEB.K1.INIT 0000000000001100
word: SLICED.K1.INIT 0010101010101010
word: SLICEC.K1.INIT 0000000001110000
word: SLICEC.K0.INIT 0001010100111111
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R47C102:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00R0000 N1_V02S0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 H06W0003
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0401
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02S0401
arc: V00T0100 V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0303 E3_H06W0203
arc: A1 F5
arc: A2 N1_V02S0501
arc: A3 V02S0501
arc: A4 E1_H02W0701
arc: A5 V00B0000
arc: A6 H02W0701
arc: A7 H00R0000
arc: B1 H02W0301
arc: B2 H02E0301
arc: B3 H00L0000
arc: B4 E1_H02W0301
arc: B5 H02E0301
arc: B6 V00T0000
arc: C1 V02N0601
arc: C3 S1_V02N0601
arc: C4 W1_H02E0601
arc: C5 N1_V02S0201
arc: C6 V01N0101
arc: C7 H02W0601
arc: D1 V01S0100
arc: D3 V00B0100
arc: D4 W1_H02E0001
arc: D5 E1_H02W0201
arc: D6 F2
arc: D7 H01W0000
arc: E1_H01E0101 F0
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F2
arc: M0 V00T0100
arc: V01S0100 F7
arc: W1_H02W0601 F6
word: SLICEB.K0.INIT 1000100010001000
word: SLICED.K0.INIT 0100110011000000
word: SLICEC.K0.INIT 1100000010100000
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K1.INIT 0101111100000000
word: SLICEB.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R47C103:PLC2
arc: E1_H02E0001 V06N0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 S1_V02N0301
arc: H00R0000 H02W0601
arc: H00R0100 H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 H06W0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 H06E0103
arc: V00B0000 V02S0201
arc: V00T0000 V02S0601
arc: V00T0100 H02W0301
arc: V01S0000 N3_V06S0103
arc: V01S0100 S3_V06N0303
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E1_H02W0201
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H00L0100
arc: A2 F5
arc: A3 E1_H02W0701
arc: A5 H02W0501
arc: A6 W1_H02E0501
arc: A7 V02S0101
arc: B0 V02N0301
arc: B1 S1_V02N0301
arc: B2 H00L0000
arc: B3 V02S0301
arc: B5 W1_H02E0301
arc: B6 H02W0101
arc: B7 V00B0100
arc: C0 V02S0601
arc: C1 S1_V02N0601
arc: C2 H02E0601
arc: C3 E1_H02W0601
arc: C4 V02S0001
arc: C5 V00T0100
arc: C6 V00T0000
arc: C7 E1_H02W0401
arc: CE2 H02E0101
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 F2
arc: D2 N1_V02S0201
arc: D3 H01E0101
arc: D4 E1_H02W0001
arc: D5 V02S0401
arc: D6 H01W0000
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: E1_H02E0501 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: M0 V00B0000
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: S1_V02S0601 F6
arc: V00B0100 Q7
arc: W1_H02W0601 Q4
word: SLICEA.K0.INIT 0111000000000000
word: SLICEA.K1.INIT 0011111100000000
word: SLICEB.K1.INIT 0111010100000000
word: SLICED.K0.INIT 1111000100000000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000100000000
word: SLICEC.K0.INIT 1111000011111111
word: SLICED.K1.INIT 0001001101011111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R47C104:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02N0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00T0000 S1_V02N0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 E1_H02W0501
arc: A1 S1_V02N0501
arc: A3 V01N0101
arc: A4 F7
arc: A5 F7
arc: A6 H02E0701
arc: A7 E1_H02W0701
arc: B1 S1_V02N0101
arc: B3 V02N0301
arc: B4 S1_V02N0501
arc: B5 S1_V02N0701
arc: B6 V02N0701
arc: B7 N1_V02S0701
arc: C0 V02S0401
arc: C1 H02E0401
arc: C3 W1_H02E0401
arc: C4 V02S0201
arc: C5 V02S0201
arc: C6 V00T0000
arc: C7 E1_H02W0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0001
arc: D1 H02E0001
arc: D3 H00R0000
arc: D5 H00L0100
arc: D6 N1_V02S0401
arc: D7 N1_V02S0601
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F2
arc: LSR1 H02W0301
arc: M2 V00T0100
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0203 F4
arc: V00T0100 F1
arc: W3_H06W0003 Q0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 1111101011110000
word: SLICEA.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0010000000000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1101010111010101
word: SLICEC.K1.INIT 1111111111010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C105:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 V02N0101
arc: H00R0100 H02E0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 E1_H02W0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 E1_H01W0100
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0701
arc: V00T0000 H02E0001
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0201 E3_H06W0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V02S0701
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A1 H00L0100
arc: A2 W1_H02E0501
arc: A3 V00B0000
arc: A4 N1_V02S0101
arc: B0 V02N0101
arc: B1 F3
arc: B2 S1_V02N0101
arc: B3 E1_H02W0301
arc: B4 H02W0101
arc: B7 W1_H02E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 N1_V02S0401
arc: C3 N1_V02S0601
arc: C4 W1_H02E0601
arc: C7 E1_H02W0601
arc: CE1 H02E0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 E1_H02W0201
arc: D2 H00R0000
arc: D3 V00B0100
arc: D4 V02N0601
arc: D7 V02S0401
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F0
arc: H01W0100 F2
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0401 Q6
arc: N3_V06N0003 F0
arc: S3_V06S0103 Q2
arc: V01S0000 F7
arc: V01S0100 F3
arc: W1_H02W0401 Q6
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICED.K1.INIT 0011000011110000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1100000011111111
word: SLICEA.K1.INIT 1111111110110011
word: SLICEC.K0.INIT 0000000000000010
word: SLICEB.K0.INIT 1111111111010101
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R47C106:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02S0301
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0401 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 S1_V02N0201
arc: V00T0000 V02N0601
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0303 E3_H06W0303
arc: A0 F7
arc: A2 E1_H01E0001
arc: A3 H00L0100
arc: A7 E1_H01W0000
arc: B0 V00B0000
arc: B2 E1_H02W0101
arc: B3 N1_V02S0101
arc: B4 H02E0301
arc: B7 V00B0100
arc: C0 N1_V02S0601
arc: C2 S1_V02N0401
arc: C3 H02E0401
arc: C4 H02W0401
arc: C7 V02N0201
arc: CE0 H00R0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D2 H02W0001
arc: D3 N1_V02S0001
arc: D4 V02S0601
arc: D7 V01N0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 F0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F0
arc: N1_V02N0701 Q7
arc: S3_V06S0003 Q0
arc: V00B0100 Q7
arc: V01S0000 F0
arc: W1_H02W0701 Q7
arc: W3_H06W0003 F0
arc: W3_H06W0103 F2
word: SLICEC.K0.INIT 0000110011001100
word: SLICEB.K1.INIT 1010100000100000
word: SLICEB.K0.INIT 0001000001010000
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111111111010101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R47C107:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 H01E0101
arc: H00R0000 H02W0601
arc: H00R0100 V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00T0100 N1_V02S0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E1_H02W0301
arc: W3_H06W0003 E3_H06W0003
arc: A0 H02E0701
arc: A2 V02S0501
arc: B0 N1_V02S0101
arc: C0 N1_V02S0601
arc: C2 H02E0401
arc: CE0 H00R0100
arc: CE1 H02E0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D2 H00R0000
arc: E1_H01E0001 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q0
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: S3_V06S0103 F2
arc: V01S0000 Q2
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1100111110101010
word: SLICEB.K0.INIT 0101010111110101
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C108:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02E0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02N0601
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 V06S0103
arc: W3_H06W0203 E3_H06W0103
arc: A1 S1_V02N0701
arc: B0 V02N0301
arc: B1 N1_V02S0101
arc: C0 H02W0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q0
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 1111110011110000
word: SLICEA.K1.INIT 1110111011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C109:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0201
arc: H00R0100 S1_V02N0501
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 H02E0001
arc: W1_H02W0301 E1_H02W0301
arc: W1_H02W0401 N1_V02S0401
arc: W3_H06W0103 E1_H01W0100
arc: A0 E1_H02W0701
arc: A1 V02N0701
arc: A2 E1_H02W0701
arc: A3 V02N0701
arc: A4 H02E0701
arc: A5 V02S0101
arc: A7 N1_V01N0101
arc: B0 V02N0101
arc: B1 E1_H02W0101
arc: B2 W1_H02E0101
arc: B3 V02N0301
arc: B4 E1_H02W0101
arc: B5 H00L0000
arc: B7 S1_V02N0701
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 V02N0001
arc: C5 S1_V02N0201
arc: C7 H02E0601
arc: CE0 H00R0100
arc: CLK1 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 H02W0001
arc: D5 E1_H02W0001
arc: D7 V01N0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F1
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0000
arc: LSR1 H02W0301
arc: M0 H02W0601
arc: MUXCLK0 CLK1
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F0
arc: S1_V02S0201 F2
arc: V01S0100 F3
word: SLICED.K1.INIT 0011011011000110
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R47C10:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R47C110:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 W3_H06E0003
arc: H00L0000 H02E0201
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 H06E0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 H06W0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 W1_H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0301 V01N0101
arc: W1_H02W0601 V02S0601
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0701
arc: A3 S1_V02N0701
arc: B0 H02E0301
arc: B2 N1_V02S0101
arc: B3 H00L0000
arc: C0 H02W0601
arc: C2 V02N0401
arc: C3 N1_V01N0001
arc: CE0 H00R0100
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D2 V00T0100
arc: D3 N1_V02S0001
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0100 F3
arc: M0 H01E0001
arc: M1 H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F2
arc: N3_V06N0103 Q1
arc: S1_V02S0301 Q1
arc: V01S0100 Q3
word: SLICEA.K0.INIT 1001110010010011
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000110011001100
word: SLICEB.K1.INIT 1111111110001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R47C111:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0201
arc: H00L0100 H02E0301
arc: H00R0000 V02S0401
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 W3_H06E0303
arc: V00B0000 E1_H02W0601
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02N0701
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A1 H00L0000
arc: A4 H02W0501
arc: B1 V00B0000
arc: B4 H02E0101
arc: C1 F4
arc: C4 H02E0601
arc: CE1 H02W0101
arc: CE2 H00R0000
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D1 V02N0201
arc: D4 H02W0201
arc: E1_H01E0101 Q7
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q5
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M2 V00T0000
arc: M5 E1_H02W0001
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: W1_H02W0301 F1
word: SLICEC.K0.INIT 1011100000000000
word: SLICEA.K1.INIT 0000011100000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C112:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0003
arc: H00R0000 H02E0601
arc: H00R0100 S1_V02N0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 S1_V02N0601
arc: S1_V02S0001 V01N0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0301
arc: V00T0000 E1_H02W0001
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 V06S0303
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02N0701
arc: A3 F5
arc: A4 N1_V01N0101
arc: A5 H02E0501
arc: B0 S1_V02N0301
arc: B3 V02N0101
arc: B4 H02W0301
arc: B5 N1_V01S0000
arc: C0 V02N0601
arc: C3 V02S0601
arc: C4 E1_H02W0601
arc: C5 V02S0001
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D3 H02W0201
arc: D4 H02E0201
arc: D5 V00B0000
arc: E1_H01E0101 F4
arc: E1_H02E0001 Q2
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F3
arc: LSR1 V00B0100
arc: M2 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q0
word: SLICEC.K1.INIT 1100100000001000
word: SLICEB.K1.INIT 0000010001000100
word: SLICEA.K0.INIT 0010000000000000
word: SLICEC.K0.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R47C113:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: H00R0100 V02S0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0303 E1_H01W0100
arc: V00T0000 E1_H02W0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 N1_V02S0501
arc: A1 F5
arc: A3 H02E0701
arc: A4 S1_V02N0301
arc: A5 S1_V02N0101
arc: B1 H02W0101
arc: B3 V02N0301
arc: B4 W1_H02E0301
arc: B5 S1_V02N0501
arc: C0 V02N0601
arc: C1 F4
arc: C3 H02W0601
arc: C4 V00T0000
arc: C5 V02S0001
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 V02N0201
arc: D3 H02W0201
arc: D4 V02N0401
arc: D5 H00R0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F3
arc: W3_H06W0003 Q0
arc: W3_H06W0103 F1
word: SLICEC.K1.INIT 1010110000000000
word: SLICEC.K0.INIT 0001001101011111
word: SLICEA.K1.INIT 0001000001010000
word: SLICEA.K0.INIT 1010111100001111
word: SLICEB.K1.INIT 0000011101110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R47C114:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 V02N0701
arc: H00L0000 V02S0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 H06W0303
arc: V00B0100 V02N0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 E1_H01E0001
arc: A2 W1_H02E0701
arc: A3 V00T0000
arc: B0 W1_H02E0301
arc: B2 W1_H02E0301
arc: B3 H01W0100
arc: C0 V02N0401
arc: C2 V02N0401
arc: C3 N1_V01N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00L0000
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 V02N0001
arc: D3 E1_H02W0001
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q5
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M5 H00L0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: V00T0000 Q0
arc: W1_H02W0201 Q2
word: SLICEA.K0.INIT 0010000000000000
word: SLICEB.K0.INIT 0010000000000000
word: SLICEB.K1.INIT 0000011101110111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C115:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 V02N0201
arc: H00R0000 H02E0401
arc: H00R0100 E1_H02W0501
arc: H01W0100 W3_H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 E1_H02W0601
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 V02N0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 W3_H06E0203
arc: A2 H02E0701
arc: B0 E1_H01W0100
arc: C0 H00L0000
arc: CE0 H02W0101
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D2 V01S0100
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V02N0001 Q2
arc: V01S0100 Q5
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1100000011111111
word: SLICEB.K0.INIT 1010101000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R47C116:PLC2
arc: E1_H02E0201 V01N0001
arc: H00R0100 H02W0501
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 V01N0101
arc: V00B0100 V02N0101
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 H01E0101
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0203
arc: C0 V02N0601
arc: CE0 H00R0100
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: M2 H02E0601
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R47C117:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N1_V02S0301
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 H06W0103
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 W1_H02E0401
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02S0301
arc: V00T0100 S1_V02N0701
arc: W1_H02W0501 W3_H06E0303
arc: A0 E1_H02W0701
arc: A2 V02N0501
arc: A3 N1_V02S0701
arc: B0 E1_H02W0301
arc: C2 E1_H01W0000
arc: CE1 S1_V02N0201
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: E1_H01E0001 Q3
arc: E1_H02E0401 Q4
arc: E1_H02E0501 Q7
arc: E1_H02E0601 Q6
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q7
arc: M2 V00T0100
arc: M3 H02W0201
arc: M4 V00B0000
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0003 Q0
arc: S3_V06S0203 Q7
arc: S3_V06S0303 Q6
arc: W1_H02W0001 F2
arc: W1_H02W0601 Q4
arc: W3_H06W0003 Q3
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEA.K0.INIT 1110111000000000
word: SLICEB.K0.INIT 0000111101010101
word: SLICEB.K1.INIT 0101010111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C118:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V02S0601
arc: H00L0100 E1_H02W0101
arc: H00R0000 S1_V02N0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0301 V01N0101
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0001
arc: V00T0100 H02E0101
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V01N0001
arc: A5 H02E0501
arc: B0 H01W0100
arc: B1 Q1
arc: B2 H02E0301
arc: B4 H02E0301
arc: B5 H02E0301
arc: B6 H02E0301
arc: C0 V02N0401
arc: C2 N1_V01S0100
arc: C4 N1_V02S0201
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: D6 V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: E3_H06E0203 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q3
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M1 H00L0100
arc: M3 H00R0000
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 E1_H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F2
arc: S1_V02S0401 Q4
arc: V01S0000 Q5
arc: V01S0100 F0
word: SLICEC.K1.INIT 0010001000100010
word: SLICEB.K0.INIT 0011000000110000
word: SLICEC.K0.INIT 0011000000110000
word: SLICED.K0.INIT 0011001100000000
word: SLICEA.K0.INIT 0011001100001111
word: SLICEA.K1.INIT 1111111100110011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C119:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V02S0601
arc: H00L0100 N1_V02S0301
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 H02W0001
arc: S1_V02S0501 E1_H02W0501
arc: V00B0000 W1_H02E0401
arc: V00B0100 V02S0301
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 S1_V02N0701
arc: A2 V02S0701
arc: A3 S1_V02N0501
arc: B2 S1_V02N0101
arc: C0 W1_H02E0601
arc: C1 H02E0401
arc: C2 H00L0100
arc: C3 V02N0601
arc: C6 V00T0100
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00B0100
arc: D3 E1_H02W0201
arc: D6 V00B0000
arc: E1_H01E0101 F6
arc: E1_H02E0001 F0
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: N1_V01N0101 F6
arc: N1_V02N0001 F2
arc: N1_V02N0301 F1
arc: S1_V02S0101 F3
arc: V01S0000 F0
word: SLICEB.K0.INIT 0000000100110001
word: SLICEB.K1.INIT 1111111110101111
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000000011110000
word: SLICED.K0.INIT 0000111100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R47C11:PLC2
arc: S3_V06S0103 E3_H06W0103
arc: W3_H06W0103 E3_H06W0103

.tile R47C120:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 V02N0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H01E0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0203 H06E0203
arc: V00B0000 N1_V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: A1 E1_H02W0501
arc: A2 H02W0701
arc: A4 S1_V02N0301
arc: B4 H02E0101
arc: B5 H02W0101
arc: C3 H02W0601
arc: C4 W1_H02E0601
arc: C5 N1_V02S0001
arc: C6 S1_V02N0201
arc: C7 N1_V02S0001
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 N1_V02S0001
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D4 V02S0401
arc: D6 V00B0000
arc: D7 W1_H02E0001
arc: E1_H01E0001 F5
arc: E1_H01E0101 F6
arc: E1_H02E0201 F0
arc: E1_H02E0701 F7
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F6
arc: LSR0 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 F7
arc: N1_V02N0401 F4
arc: N3_V06N0003 Q0
arc: S1_V02S0001 F0
arc: V01S0000 Q0
arc: V01S0100 F2
arc: W1_H02W0001 F0
arc: W1_H02W0301 F3
arc: W1_H02W0701 F5
arc: W3_H06W0003 F0
word: SLICEC.K0.INIT 0000100001001100
word: SLICEA.K1.INIT 0000000010101010
word: SLICEC.K1.INIT 0000110000001100
word: SLICED.K1.INIT 0000111100000000
word: SLICEB.K1.INIT 0000000011110000
word: SLICED.K0.INIT 0000000011110000
word: SLICEB.K0.INIT 0000000010101010
word: SLICEA.K0.INIT 1111111111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R47C121:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V06S0303
arc: H00L0000 H02W0001
arc: H00L0100 H02E0301
arc: H00R0000 S1_V02N0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: S1_V02S0401 V01N0001
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: A2 V02S0701
arc: A3 V00T0000
arc: A7 Q7
arc: B5 H00L0000
arc: C0 N1_V02S0401
arc: C2 N1_V02S0401
arc: C3 E1_H01W0000
arc: C4 Q4
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 Q2
arc: D4 H02W0001
arc: D5 E1_H01W0100
arc: D7 H02W0001
arc: E1_H01E0001 Q1
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F7
arc: M1 H00L0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 H02W0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N3_V06N0003 F3
arc: S3_V06S0003 Q0
arc: S3_V06S0203 Q4
arc: S3_V06S0303 Q5
arc: V00T0000 Q2
arc: V01S0000 Q6
arc: V01S0100 F4
arc: W1_H02W0201 F0
arc: W1_H02W0501 Q7
arc: W1_H02W0601 Q6
arc: W1_H02W0701 Q5
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000000000001111
word: SLICEB.K1.INIT 0000010100000101
word: SLICEB.K0.INIT 0101000000000000
word: SLICEC.K1.INIT 0011001100000000
word: SLICED.K1.INIT 0000000010101010
word: SLICEC.K0.INIT 0000000011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C122:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 N3_V06S0203
arc: H00R0000 V02N0401
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 H02E0401
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E1_H01W0100
arc: A0 V01N0101
arc: A4 N1_V01N0101
arc: B0 H02W0101
arc: C0 V02N0601
arc: C2 N1_V02S0601
arc: C4 N1_V02S0201
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D2 Q2
arc: D4 V00B0000
arc: E1_H01E0001 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0000 F0
arc: H01W0000 Q4
arc: H01W0100 Q1
arc: M0 W1_H02E0601
arc: M1 W1_H02E0001
arc: M2 H02E0601
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q4
arc: S3_V06S0103 Q2
arc: V01S0000 Q1
arc: V01S0100 F2
arc: W3_H06W0203 Q4
word: SLICEA.K0.INIT 1100000010000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000101000000000
word: SLICEB.K0.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C123:PLC2
arc: H01W0100 W3_H06E0303
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H02E0401
arc: N3_V06N0003 H06E0003
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 E1_H02W0401
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 W3_H06E0203
arc: CE0 H02W0101
arc: CLK0 G_HPBX0200
arc: D0 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C124:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: H00R0100 V02S0701
arc: S1_V02S0001 N3_V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: C0 H00R0100
arc: D4 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
word: SLICEC.K0.INIT 0000000011111111
word: SLICEA.K0.INIT 0000111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1

.tile R47C13:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R47C14:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R47C15:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R47C16:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R47C17:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R47C19:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R47C20:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R47C21:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R47C22:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R47C23:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R47C25:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R47C26:PLC2
arc: S3_V06S0003 H06W0003
arc: W3_H06W0303 E3_H06W0203

.tile R47C27:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R47C28:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R47C29:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R47C2:PLC2
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 H06W0203

.tile R47C31:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R47C32:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R47C33:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R47C34:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R47C35:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R47C37:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R47C38:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R47C39:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R47C3:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 E3_H06W0303

.tile R47C40:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R47C41:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R47C43:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R47C44:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R47C45:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R47C46:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R47C47:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R47C49:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R47C4:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R47C50:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R47C51:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R47C52:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R47C53:PLC2
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0201 N1_V02S0201
arc: CLK0 G_HPBX0400
arc: D0 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 Q0
arc: W3_H06W0003 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C54:PLC2
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0203 E3_H06W0203

.tile R47C55:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: W1_H02W0301 V02N0301

.tile R47C56:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R47C57:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R47C58:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R47C59:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: S3_V06S0003 W3_H06E0003
arc: W3_H06W0003 E3_H06W0003

.tile R47C5:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R47C60:PLC2
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R47C61:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R47C62:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R47C63:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R47C64:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R47C65:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 E3_H06W0203
arc: W3_H06W0003 E3_H06W0303

.tile R47C66:PLC2
arc: S1_V02S0101 E3_H06W0103
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06W0203
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R47C67:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R47C68:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R47C69:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R47C70:PLC2
arc: S3_V06S0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R47C71:PLC2
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0201 E1_H02W0201
arc: N3_V06N0103 E3_H06W0103
arc: S3_V06S0203 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303

.tile R47C72:PLC2
arc: N3_V06N0203 E3_H06W0203
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R47C73:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0201 E3_H06W0103

.tile R47C74:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: S3_V06S0203 H06E0203
arc: W3_H06W0203 E3_H06W0103

.tile R47C75:PLC2
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0701
arc: N3_V06N0203 H06W0203
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0303 E3_H06W0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: CE2 H00R0100
arc: CLK0 G_HPBX0400
arc: LSR0 E1_H02W0501
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: W3_H06W0303 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C76:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V06S0203
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0401
arc: W3_H06W0003 E1_H02W0301
arc: W3_H06W0103 E1_H01W0100
arc: A7 W1_H02E0501
arc: B7 V01S0000
arc: C0 E1_H01W0000
arc: C7 V00T0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D7 H02W0201
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: S1_V02S0201 Q0
arc: V01S0000 F0
word: SLICEA.K0.INIT 0000111111111111
word: SLICED.K1.INIT 0000000000101000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R47C77:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00R0100 N1_V02S0701
arc: H01W0000 E3_H06W0103
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0201 E3_H06W0103
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00T0000 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E1_H01W0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0701
arc: A1 H02E0701
arc: A3 E1_H02W0501
arc: A5 N1_V02S0101
arc: A6 N1_V02S0101
arc: A7 E1_H02W0501
arc: B0 N1_V02S0301
arc: B1 N1_V02S0301
arc: B2 H00L0000
arc: B3 V02N0301
arc: B4 H00L0000
arc: B7 V02N0501
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 H02E0601
arc: C4 H02E0601
arc: C5 H02E0401
arc: C6 H02E0401
arc: CLK0 G_HPBX0200
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 V02N0001
arc: D3 V02S0001
arc: D4 V02N0601
arc: D5 H02E0001
arc: D6 H02E0001
arc: D7 V00B0000
arc: E1_H01E0001 F2
arc: E1_H02E0101 F3
arc: E1_H02E0201 Q2
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0000
arc: MUXCLK1 CLK0
arc: N3_V06N0103 Q2
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1111111111101111
word: SLICEA.K1.INIT 1111011111111111
word: SLICEB.K0.INIT 1100001100111100
word: SLICEC.K0.INIT 1111110011000000
word: SLICED.K0.INIT 1010010101011010
word: SLICEC.K1.INIT 1111101010100000
word: SLICEB.K1.INIT 1001100101100110
word: SLICED.K1.INIT 1110111010001000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1

.tile R47C78:PLC2
arc: E1_H02E0701 V06N0203
arc: H00R0000 H02E0601
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: V00B0000 H02E0401
arc: V00T0000 V02N0401
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A2 H01E0001
arc: A3 V00B0000
arc: A4 H02E0701
arc: A5 S1_V02N0101
arc: A6 H02E0501
arc: A7 V02N0301
arc: B0 S1_V02N0301
arc: B3 H00R0000
arc: B4 V02N0701
arc: B5 H02E0101
arc: B6 V00T0000
arc: B7 V02N0501
arc: CLK0 G_HPBX0200
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q5
arc: N1_V02N0301 Q3
arc: N1_V02N0601 Q6
arc: N1_V02N0701 Q7
arc: N3_V06N0003 Q3
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: V01S0000 Q4
arc: W3_H06W0203 Q4
word: SLICED.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 1010101010101010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C79:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0601 V02N0601
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02N0201
arc: H00R0000 S1_V02N0401
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 H02E0701
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 E3_H06W0303
arc: V00B0000 V02N0001
arc: V00T0000 V02N0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0501 N1_V02S0501
arc: A0 V02N0501
arc: A1 H02W0701
arc: A2 V01N0101
arc: A3 V00T0000
arc: A4 V00B0000
arc: A5 H02W0501
arc: A6 H00L0000
arc: B0 E1_H01W0100
arc: B1 V01N0001
arc: B2 V02N0301
arc: B3 V02N0101
arc: B4 H00R0000
arc: B5 V02N0701
arc: B6 S1_V02N0701
arc: CLK0 G_HPBX0200
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q5
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0401 Q4
arc: N3_V06N0003 Q3
arc: N3_V06N0103 Q1
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q2
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q5
word: SLICED.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEA.K0.INIT 0110011001101100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C7:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R47C80:PLC2
arc: H00L0000 N1_V02S0001
arc: H00R0100 S1_V02N0701
arc: N1_V02N0401 H01E0001
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 H06W0303
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0303 E1_H01W0100
arc: B4 H00L0000
arc: B5 H00L0000
arc: C4 H02E0601
arc: C5 H02E0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D4 V02N0401
arc: D5 V02N0401
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F4
arc: LSR1 V00B0100
arc: M2 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: W1_H02W0701 F5
arc: W3_H06W0103 Q2
word: SLICEA.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1111110011000000
word: SLICEC.K0.INIT 1100001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C81:PLC2
arc: E1_H02E0401 V01N0001
arc: H00R0000 H02W0601
arc: W1_H02W0301 E1_H02W0201
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02N0501
arc: A2 H02W0501
arc: B0 S1_V02N0101
arc: B2 E1_H01W0100
arc: B3 E1_H02W0301
arc: C1 V02N0401
arc: C2 H02W0401
arc: C7 E1_H01E0101
arc: CLK0 G_HPBX0200
arc: D0 W1_H02E0001
arc: D1 V01S0100
arc: D2 H00R0000
arc: D3 E1_H02W0201
arc: D7 V02N0601
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: MUXCLK0 CLK0
arc: N1_V02N0101 F1
arc: N1_V02N0201 Q0
arc: N1_V02N0301 F3
arc: N3_V06N0003 F3
arc: N3_V06N0103 F1
arc: N3_V06N0203 F7
arc: V01S0100 F3
arc: W1_H02W0501 F7
arc: W3_H06W0003 F3
arc: W3_H06W0103 F1
arc: W3_H06W0203 F7
word: SLICEB.K0.INIT 1000001001000001
word: SLICEA.K1.INIT 0000000011110000
word: SLICED.K1.INIT 1111000000001111
word: SLICEB.K1.INIT 1111111111001100
word: SLICEA.K0.INIT 1010101011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C82:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 H01E0001
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0601 E1_H01W0000
arc: V00B0000 S1_V02N0201
arc: V00T0000 V02N0601
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 S1_V02N0601
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 E3_H06W0203
arc: A0 E1_H02W0501
arc: A2 V02N0501
arc: A4 V00B0000
arc: A5 H02W0701
arc: B3 E1_H01W0100
arc: CLK0 G_HPBX0200
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q4
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F4
arc: M0 V00T0000
arc: M4 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R47C83:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: H00R0100 E1_H02W0701
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0501 H02W0501
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 V02N0101
arc: W3_H06W0203 E1_H01W0000
arc: W3_H06W0303 E1_H01W0100
arc: A0 H02W0501
arc: A2 V00T0000
arc: B3 Q3
arc: C6 V00T0000
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D6 V02N0601
arc: D7 H01W0000
arc: E1_H01E0101 F3
arc: E1_H02E0101 Q3
arc: E1_H02E0201 Q2
arc: E3_H06E0103 Q2
arc: E3_H06E0303 F6
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: H01W0100 F6
arc: LSR0 H02E0301
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q3
arc: N3_V06N0003 F3
arc: N3_V06N0103 Q2
arc: S1_V02S0001 Q2
arc: S3_V06S0003 Q3
arc: V00T0000 Q2
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q3
arc: W1_H02W0701 F7
arc: W3_H06W0003 F3
arc: W3_H06W0103 Q2
word: SLICED.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K0.INIT 0000111100000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1

.tile R47C84:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 E1_H01W0000
arc: H00R0000 N1_V02S0401
arc: H00R0100 V02S0501
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 V02N0301
arc: V00T0000 N1_V02S0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0501 E3_H06W0303
arc: A0 H02W0501
arc: A1 H00R0000
arc: B2 H02W0101
arc: B3 E1_H01W0100
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: CLK0 G_HPBX0200
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V00T0100
arc: D3 V00T0100
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0000 F2
arc: H01W0000 Q4
arc: LSR1 V00B0100
arc: M0 V00T0000
arc: M1 H02W0001
arc: M2 V00T0000
arc: M3 H00R0100
arc: M4 H02W0401
arc: M5 V01S0000
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: V01S0000 F0
arc: W3_H06W0003 Q3
arc: W3_H06W0103 Q1
arc: W3_H06W0203 Q7
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1010111110100000
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1100111111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C85:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00R0000 H02E0401
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 V01N0001
arc: N3_V06N0203 S3_V06N0203
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 S1_V02N0201
arc: V00B0100 E1_H02W0501
arc: V00T0000 V02N0601
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0701 E1_H02W0601
arc: A1 H00L0100
arc: A4 N1_V01N0101
arc: B1 V02S0301
arc: B6 H02W0301
arc: B7 H02W0301
arc: C1 H02E0601
arc: C4 V02N0001
arc: C6 H02W0601
arc: C7 H02W0601
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CE2 E1_H02W0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D1 S1_V02N0201
arc: D4 V00B0000
arc: D6 H02W0201
arc: D7 H02W0201
arc: E1_H01E0001 F4
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q6
arc: H01W0100 Q6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00T0000
arc: M4 V00T0000
arc: M5 H00L0000
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q4
arc: N1_V02N0401 F6
arc: N1_V02N0701 Q5
arc: S1_V02S0701 F7
arc: V01S0000 Q2
arc: W1_H02W0101 Q1
arc: W1_H02W0501 Q5
arc: W1_H02W0601 Q4
arc: W3_H06W0303 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1110101011000000
word: SLICED.K0.INIT 0000000000001100
word: SLICED.K1.INIT 0000000011000000
word: SLICEC.K0.INIT 0000010100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C86:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02N0201
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 V01N0001
arc: N3_V06N0303 E3_H06W0303
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0100 H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0601 S1_V02N0601
arc: A1 H02W0501
arc: A5 V00T0100
arc: A6 F5
arc: A7 Q7
arc: B1 Q1
arc: B2 H02W0301
arc: B3 H02W0301
arc: B5 S1_V02N0501
arc: B6 V02S0501
arc: B7 N1_V02S0501
arc: C1 H00R0100
arc: C2 H00L0100
arc: C3 N1_V01N0001
arc: C5 N1_V02S0201
arc: C6 H01E0001
arc: C7 H02W0401
arc: CE0 H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D1 H02E0201
arc: D2 V02N0001
arc: D3 V02N0001
arc: D5 V02N0601
arc: D6 S1_V02N0401
arc: D7 V00B0000
arc: E3_H06E0303 F6
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0100 F7
arc: H01W0000 F2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M1 H00L0000
arc: M2 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N3_V06N0103 F1
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 1111000011001100
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K1.INIT 1000101000001010
word: SLICEC.K1.INIT 0101110001011111
word: SLICED.K0.INIT 0100110000001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R47C87:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0303 V01N0101
arc: H00L0100 S1_V02N0101
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 E1_H02W0501
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 H06W0303
arc: S1_V02S0301 S3_V06N0003
arc: S1_V02S0601 E3_H06W0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 E3_H06W0303
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 V02S0501
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203
arc: A1 H02E0501
arc: A4 F7
arc: B1 E1_H02W0101
arc: B2 S1_V02N0301
arc: B7 S1_V02N0701
arc: C1 W1_H02E0401
arc: C2 V02N0601
arc: C4 H02E0601
arc: C7 H02W0401
arc: CE1 H00L0100
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D1 V02N0201
arc: D4 H02E0201
arc: D7 N1_V02S0601
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00B0000
arc: M5 H02W0001
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q2
arc: N1_V02N0201 F0
arc: S1_V02S0701 Q5
arc: V00B0000 F4
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0110111111110110
word: SLICEC.K0.INIT 0000101000000000
word: SLICED.K1.INIT 0000110000000000
word: SLICEB.K0.INIT 1100000011000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C88:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0003 V06N0003
arc: H00L0000 H02W0201
arc: H00L0100 V02N0301
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0201 V01N0001
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0100 V02N0101
arc: V00T0000 V02N0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0401 N3_V06S0203
arc: W3_H06W0203 E3_H06W0203
arc: A0 V02N0501
arc: A2 V02S0501
arc: A3 V02S0501
arc: A6 N1_V01N0101
arc: B0 V00T0000
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 N1_V01S0000
arc: B6 S1_V02N0701
arc: C0 N1_V01N0001
arc: C3 H00L0000
arc: C4 V01N0101
arc: C6 V02N0001
arc: CE0 H02E0101
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 S1_V02N0201
arc: D3 S1_V02N0001
arc: D4 V02S0601
arc: D6 H01W0000
arc: E1_H01E0001 F2
arc: E1_H02E0001 F2
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q7
arc: LSR1 H02W0301
arc: M2 V00B0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q0
arc: V00B0000 F4
arc: V01S0100 F6
word: SLICEC.K0.INIT 1111000011001100
word: SLICEB.K0.INIT 0001000111111111
word: SLICEB.K1.INIT 0100000110111011
word: SLICEA.K0.INIT 0010000000000000
word: SLICED.K0.INIT 0000011101110111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C89:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: H00L0000 N1_V02S0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 S1_V02N0701
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H02W0501
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0401
arc: V00B0100 V02N0301
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02N0301
arc: A0 H00L0100
arc: A1 E1_H01E0001
arc: A3 V02N0701
arc: A4 N1_V02S0301
arc: A6 H02W0501
arc: A7 H02W0701
arc: B0 N1_V02S0101
arc: B1 V02N0101
arc: B3 H02W0101
arc: B4 V02N0501
arc: B6 V00T0000
arc: B7 H02E0101
arc: C0 N1_V01N0001
arc: C1 E1_H01W0000
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 Q4
arc: C5 V02N0001
arc: C6 Q6
arc: C7 H02W0401
arc: CE0 H00R0000
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: D3 V01S0100
arc: D4 E1_H01W0100
arc: D5 S1_V02N0601
arc: D6 H01W0000
arc: D7 E1_H01W0100
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q6
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: M0 V00B0000
arc: M2 V00T0100
arc: M4 H02E0401
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F5
arc: N1_V02N0401 F6
arc: S1_V02S0701 F5
arc: V00T0000 F0
arc: V00T0100 F1
arc: V01S0000 F2
arc: V01S0100 F7
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0001010100111111
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K0.INIT 0100110000000000
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1000000011110000
word: SLICEA.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K1.INIT 1111000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R47C8:PLC2
arc: S3_V06S0103 H06W0103
arc: W3_H06W0103 E3_H06W0103

.tile R47C90:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 V06S0003
arc: E1_H02E0701 V02S0701
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02W0401
arc: N1_V02N0301 S3_V06N0003
arc: N3_V06N0103 H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 H02W0601
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 N1_V02S0101
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 V02S0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0303 E3_H06W0303
arc: A1 F7
arc: A5 V02N0301
arc: A6 F7
arc: B1 E1_H01W0100
arc: B5 V00B0100
arc: B6 F3
arc: B7 V02N0501
arc: C1 V02N0401
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 H02E0601
arc: C5 F4
arc: C6 V00T0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D1 W1_H02E0201
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 H02W0201
arc: D5 V02S0401
arc: D6 V02N0601
arc: D7 H02E0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: E3_H06E0003 F0
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 Q7
arc: LSR0 H02E0301
arc: M0 V00T0000
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: N1_V02N0201 F2
arc: N1_V02N0401 F4
arc: N1_V02N0501 F7
arc: N1_V02N0601 F6
arc: N3_V06N0003 F0
arc: S1_V02S0201 F0
arc: S1_V02S0401 F6
arc: S1_V02S0701 F5
arc: S3_V06S0303 F5
arc: V00B0100 F7
arc: V01S0000 F3
arc: W1_H02W0401 F6
word: SLICEB.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 0000000011110000
word: SLICEC.K1.INIT 1000000000000000
word: SLICEB.K1.INIT 0000000011110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 0000000000100000
word: SLICED.K1.INIT 0000000011001100
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1

.tile R47C91:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02W0101
arc: H00R0000 H02W0401
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 H01E0101
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 W1_H02E0401
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02S0201
arc: V00B0100 V02N0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A1 H02W0701
arc: A2 V02S0501
arc: A4 V02S0301
arc: A5 V02S0301
arc: A6 S1_V02N0101
arc: A7 N1_V02S0301
arc: B0 V02N0301
arc: B1 V02S0101
arc: B2 E1_H02W0101
arc: B3 V02S0301
arc: B4 N1_V02S0501
arc: B6 H02E0301
arc: B7 N1_V02S0701
arc: C0 H00L0000
arc: C1 H00L0100
arc: C2 H02W0601
arc: C3 V02N0601
arc: C4 V02S0201
arc: C5 V02S0201
arc: C6 V00T0000
arc: C7 N1_V02S0001
arc: CE2 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 V00B0100
arc: D2 H02E0001
arc: D3 V02N0001
arc: D4 V01N0001
arc: D5 V01N0001
arc: D6 H00R0100
arc: D7 V00B0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F0
arc: LSR1 W1_H02E0301
arc: M0 V00T0100
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: S3_V06S0303 Q5
arc: V00T0000 F2
arc: V00T0100 F3
arc: V01S0100 F0
arc: W1_H02W0201 F0
word: SLICEC.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 0000011100000000
word: SLICED.K0.INIT 0001000000110000
word: SLICEB.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 0000111100111111
word: SLICEA.K1.INIT 0110010001010111
word: SLICED.K1.INIT 0101101001100110
word: SLICEC.K0.INIT 0011011011000110
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R47C92:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 W1_H02E0501
arc: H00L0000 H02E0201
arc: H00L0100 H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 W3_H06E0303
arc: S1_V02S0101 H06W0103
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 W1_H02E0701
arc: A2 V00B0000
arc: A3 H02E0501
arc: A5 V02S0101
arc: B0 V02N0101
arc: B1 H02E0301
arc: B2 E1_H02W0301
arc: B3 H00L0000
arc: B4 V02S0701
arc: B5 H02E0101
arc: B6 W1_H02E0301
arc: B7 H01E0101
arc: C0 E1_H01W0000
arc: C1 V02N0401
arc: C2 V02N0601
arc: C3 H02W0601
arc: C4 V02N0001
arc: C5 V02N0001
arc: C6 S1_V02N0201
arc: C7 S1_V02N0001
arc: CE0 N1_V02S0201
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 N1_V02S0001
arc: D2 H02E0201
arc: D3 V02S0001
arc: D4 H00L0100
arc: D5 V02S0601
arc: D6 N1_V02S0601
arc: D7 V02S0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M4 E1_H01E0101
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F6
arc: N1_V02N0401 F6
arc: N1_V02N0601 F4
arc: N1_V02N0701 F7
arc: N3_V06N0003 Q0
arc: S1_V02S0201 F2
arc: S1_V02S0301 F3
word: SLICEA.K0.INIT 0101110100001100
word: SLICED.K1.INIT 0000110011001100
word: SLICED.K0.INIT 0000000011110011
word: SLICEA.K1.INIT 1111110000110000
word: SLICEC.K0.INIT 0011001100111111
word: SLICEC.K1.INIT 0010000111001111
word: SLICEB.K0.INIT 0011110001011010
word: SLICEB.K1.INIT 0001110111100010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R47C93:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W1_H02E0701
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H00L0100 H02E0301
arc: H00R0100 V02N0501
arc: N1_V02N0001 V01N0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 H06E0003
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0601 V06S0303
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02W0501
arc: A1 H00L0000
arc: A2 F7
arc: A3 H02E0701
arc: A4 N1_V02S0101
arc: A5 V02N0301
arc: A7 F5
arc: B0 F3
arc: B1 S1_V02N0301
arc: B2 V02S0101
arc: B3 E1_H02W0301
arc: B4 V02S0501
arc: B5 V02N0701
arc: B6 V02S0701
arc: C0 H00R0100
arc: C1 N1_V01N0001
arc: C2 E1_H02W0401
arc: C3 V02N0601
arc: C4 V00T0000
arc: C5 V00B0100
arc: C6 N1_V02S0001
arc: C7 F4
arc: CE0 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 F0
arc: D2 H02E0201
arc: D3 V00T0100
arc: D4 H02W0201
arc: D5 V00B0000
arc: D6 V02N0401
arc: D7 H00L0100
arc: E1_H01E0001 F6
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 Q0
word: SLICEC.K1.INIT 1101100000000000
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K1.INIT 0000000001010000
word: SLICEB.K0.INIT 0010101000000000
word: SLICEA.K1.INIT 0001000000110000
word: SLICEB.K1.INIT 1100100000001000
word: SLICEA.K0.INIT 1100111011111111
word: SLICED.K0.INIT 1111001111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R47C94:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 W1_H02E0601
arc: H00R0000 H02W0601
arc: H00R0100 H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06W0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00B0100 H02W0501
arc: V00T0000 V02S0601
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W3_H06W0203 E3_H06W0103
arc: A1 H02W0501
arc: B1 N1_V02S0301
arc: B3 E1_H02W0301
arc: B7 V02S0501
arc: C0 H00L0100
arc: C1 H00L0100
arc: C3 H00R0100
arc: C7 V00T0000
arc: CE0 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 N1_V02S0001
arc: D3 V02S0201
arc: D7 H02E0201
arc: E1_H01E0101 F3
arc: E1_H02E0201 F0
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: M0 V00B0000
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: N3_V06N0203 F7
arc: S1_V02S0501 F7
arc: V01S0000 F3
arc: V01S0100 F7
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0001101101011111
word: SLICED.K1.INIT 1111000011001100
word: SLICEB.K1.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R47C95:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 S1_V02N0001
arc: H00R0000 N1_V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 V01N0101
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 H02W0201
arc: V00T0100 H02E0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S3_V06N0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: A0 W1_H02E0701
arc: A1 H00L0000
arc: A2 H02W0501
arc: A3 H02W0501
arc: A4 S1_V02N0101
arc: A5 H02E0501
arc: A6 N1_V02S0301
arc: A7 F5
arc: B0 V02S0101
arc: B3 E1_H02W0301
arc: B4 H00R0000
arc: B5 V02N0501
arc: C0 N1_V01S0100
arc: C1 E1_H02W0401
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 Q4
arc: C5 W1_H02E0401
arc: C6 V02S0001
arc: C7 W1_H02E0601
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 S1_V02N0201
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 F0
arc: D5 H02W0001
arc: D6 N1_V02S0401
arc: D7 H00R0100
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00B0000
arc: M2 V00B0100
arc: M4 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F1
arc: N1_V02N0601 F6
arc: V01S0100 F7
arc: W3_H06W0103 F2
word: SLICED.K0.INIT 0101000011110000
word: SLICEC.K1.INIT 1011100000000000
word: SLICED.K1.INIT 0101000000000000
word: SLICEB.K0.INIT 0101111100000000
word: SLICEB.K1.INIT 0001001100000000
word: SLICEA.K1.INIT 0101010100000101
word: SLICEA.K0.INIT 1110000000100000
word: SLICEC.K0.INIT 0000000000101010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R47C96:PLC2
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W1_H02E0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 W1_H02E0401
arc: V01S0000 S3_V06N0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 S1_V02N0501
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0303 E3_H06W0303
arc: A2 V02N0701
arc: A3 V02S0701
arc: A4 W1_H02E0701
arc: A5 H02W0701
arc: A6 S1_V02N0101
arc: A7 V02S0101
arc: B0 S1_V02N0301
arc: B2 V02S0301
arc: B3 V02N0101
arc: B4 H02W0101
arc: B5 W1_H02E0301
arc: B6 V00B0000
arc: B7 V02S0501
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0001 F2
arc: E1_H02E0401 F4
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R47C97:PLC2
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 H01E0001
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00R0000 H02W0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0001
arc: V00T0000 V02S0401
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E1_H02W0401
arc: W3_H06W0303 E1_H01W0100
arc: A0 V02S0701
arc: A1 V02S0501
arc: A2 H02W0501
arc: A3 V02N0701
arc: A4 W1_H02E0701
arc: A5 H02W0701
arc: A6 V02N0101
arc: A7 W1_H02E0501
arc: B0 H02W0301
arc: B1 H02W0101
arc: B2 V02S0301
arc: B3 H00L0000
arc: B4 H00R0000
arc: B5 W1_H02E0301
arc: B6 V00T0000
arc: B7 V00B0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F1
arc: E1_H02E0001 F0
arc: E1_H02E0101 F3
arc: E1_H02E0201 F2
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R47C98:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0201 V01N0001
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S1_V02N0401
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0101
arc: V00T0000 E1_H02W0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0301 V06N0003
arc: W1_H02W0501 V06N0303
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203
arc: A3 V00T0000
arc: A4 E1_H01W0000
arc: A5 V02S0301
arc: A7 E1_H02W0501
arc: B2 V02N0301
arc: B3 H00R0000
arc: B6 V02S0501
arc: B7 N1_V02S0701
arc: C2 N1_V02S0401
arc: C3 N1_V02S0601
arc: C4 V02S0201
arc: C6 S1_V02N0001
arc: C7 H02W0601
arc: D2 E1_H02W0201
arc: D3 V01S0100
arc: D4 V00B0000
arc: D5 V02N0401
arc: D7 E1_H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F5
arc: E3_H06E0203 F4
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F6
arc: M2 V00B0100
arc: N1_V01N0001 F5
arc: N1_V01N0101 F7
arc: N1_V02N0401 F6
arc: N1_V02N0601 F6
arc: N3_V06N0303 F5
arc: S1_V02S0501 F5
arc: V01S0000 F2
arc: W1_H02W0401 F4
word: SLICEC.K0.INIT 1111010110100000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICED.K1.INIT 1010000011000000
word: SLICEB.K0.INIT 0011111100000000
word: SLICEB.K1.INIT 0000001000100010
word: SLICEC.K1.INIT 0000000010101010
word: SLICED.K0.INIT 1100000011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1

.tile R47C99:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0001
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0203 H01E0001
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0401
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0401 E3_H06W0203
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303
arc: A2 V02S0501
arc: A3 V00B0000
arc: A4 H02E0501
arc: A5 H02E0701
arc: A6 V02S0101
arc: A7 H00L0000
arc: B0 V00T0000
arc: B2 H02E0101
arc: B3 H02W0301
arc: B4 H02W0101
arc: B5 N1_V01S0000
arc: B6 W1_H02E0301
arc: B7 V00B0100
arc: E1_H01E0001 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0301 F3
arc: S1_V02S0601 F4
arc: S1_V02S0701 F5
arc: V01S0000 F7
arc: W1_H02W0201 F2
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R47C9:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R48C100:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 N1_V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S3_V06N0003
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 V02N0301
arc: V00T0100 H02E0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V06S0303
arc: A1 F5
arc: A2 H02W0501
arc: A3 V02N0501
arc: A4 F7
arc: A6 H00L0000
arc: A7 V00T0100
arc: B0 H02W0301
arc: B1 V02N0101
arc: B3 E1_H02W0101
arc: B4 E1_H02W0301
arc: B5 V02S0701
arc: B6 N1_V02S0501
arc: B7 H02W0301
arc: C1 N1_V01N0001
arc: C3 E1_H02W0601
arc: C4 V02N0001
arc: C5 F4
arc: C6 W1_H02E0401
arc: C7 V02N0201
arc: D0 S1_V02N0201
arc: D1 H00R0000
arc: D2 V00B0100
arc: D3 H02E0001
arc: D4 H01W0000
arc: D5 H02W0001
arc: D6 V02N0601
arc: D7 H02W0201
arc: E1_H01E0001 F2
arc: E1_H01E0101 F1
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F3
arc: V01S0000 F6
word: SLICED.K1.INIT 1000000000000000
word: SLICEA.K1.INIT 0000000000100000
word: SLICEC.K1.INIT 0011000011110000
word: SLICEC.K0.INIT 0001010100000000
word: SLICEB.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 1100110000000000
word: SLICED.K0.INIT 0100100011001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R48C101:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 E1_H02W0201
arc: H00R0000 H02W0401
arc: H00R0100 V02S0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0701 H02W0701
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 N3_V06S0203
arc: A0 F5
arc: A2 H02E0501
arc: A3 N1_V02S0501
arc: A5 W1_H02E0701
arc: A7 H00L0000
arc: B0 V00B0000
arc: B2 V02S0101
arc: B4 H00R0000
arc: B5 H02E0301
arc: B6 N1_V02S0501
arc: B7 N1_V01S0000
arc: C0 W1_H02E0401
arc: C1 F4
arc: C2 H00R0100
arc: C3 S1_V02N0601
arc: C4 H02E0601
arc: C5 V02N0201
arc: C6 S1_V02N0201
arc: C7 V02S0201
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 V01S0100
arc: D4 V02N0401
arc: D5 V02S0401
arc: D7 F2
arc: E1_H01E0001 F6
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: V00B0000 F4
arc: V00T0100 F3
arc: W3_H06W0203 F7
word: SLICEB.K0.INIT 1010000010001000
word: SLICED.K1.INIT 0000000001001100
word: SLICEA.K0.INIT 1111111111000100
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K1.INIT 1010000010100000
word: SLICEC.K1.INIT 0111111100000000
word: SLICEC.K0.INIT 0011001100000011
word: SLICED.K0.INIT 1100000011000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1

.tile R48C102:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H06E0303
arc: S1_V02S0001 S3_V06N0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 V02S0301
arc: V00T0100 V02S0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 N3_V06S0203
arc: A0 H02E0701
arc: A1 F5
arc: A3 V02N0701
arc: A4 V02S0101
arc: A5 V02N0101
arc: A6 V02N0301
arc: A7 W1_H02E0701
arc: B0 H02W0301
arc: B1 E1_H02W0301
arc: B3 H02E0301
arc: B4 H02E0301
arc: B5 V02N0501
arc: B7 V00T0000
arc: C0 H02E0401
arc: C1 F4
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 V02S0001
arc: C5 N1_V02S0001
arc: C6 H02W0401
arc: C7 S1_V02N0001
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00T0100
arc: D2 E1_H02W0001
arc: D3 E1_H02W0001
arc: D4 V02S0401
arc: D5 W1_H02E0201
arc: D6 W1_H02E0001
arc: D7 F2
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q3
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q3
arc: M2 V00B0000
arc: M3 H02E0201
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q3
arc: N1_V02N0701 F7
arc: N3_V06N0003 Q3
arc: V00T0000 F0
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0111000011000000
word: SLICEA.K0.INIT 1010100000100000
word: SLICED.K1.INIT 0000000000010000
word: SLICED.K0.INIT 1010000000000000
word: SLICEC.K0.INIT 1000000000000000
word: SLICEA.K1.INIT 0000001000001010
word: SLICEC.K1.INIT 0001001101011111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R48C103:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0201 S3_V06N0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V01N0101
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02S0301
arc: H00R0000 H02W0601
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 H02E0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 H02W0501
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 S3_V06N0003
arc: W1_H02W0401 N1_V02S0401
arc: A0 E1_H01E0001
arc: A1 E1_H01E0001
arc: A2 E1_H01E0001
arc: A3 E1_H01E0001
arc: A4 E1_H02W0701
arc: A5 H02E0501
arc: A6 F5
arc: A7 H02E0701
arc: B1 V01N0001
arc: B3 H02W0101
arc: B4 H02E0101
arc: B5 H02E0301
arc: B6 N1_V02S0701
arc: B7 V02N0501
arc: C0 V02N0401
arc: C1 E1_H01W0000
arc: C3 F6
arc: C4 V00T0100
arc: C5 H02E0601
arc: C6 E1_H02W0401
arc: C7 V00B0100
arc: CE1 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 W1_H02E0001
arc: D2 V02N0201
arc: D3 H02E0001
arc: D4 H00R0100
arc: D5 V00B0000
arc: D6 H00L0100
arc: D7 V02S0401
arc: E1_H01E0101 Q3
arc: E1_H02E0101 Q3
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H00R0100 F7
arc: H01W0000 Q7
arc: H01W0100 F0
arc: M0 V00T0000
arc: M2 W1_H02E0601
arc: M3 H01W0100
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V02N0701 Q7
arc: N3_V06N0203 Q7
arc: V00B0000 F4
word: SLICEA.K0.INIT 1111101011111010
word: SLICEA.K1.INIT 1110111011101010
word: SLICED.K0.INIT 0010001010100010
word: SLICEB.K0.INIT 1111111110101010
word: SLICEB.K1.INIT 1110111010101110
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0000010000000000
word: SLICEC.K0.INIT 0000011100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R48C104:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02E0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0303 N1_V02S0601
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0601 V02S0601
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 F7
arc: A1 F7
arc: A2 F7
arc: A3 F7
arc: B2 H00L0000
arc: B4 N1_V02S0701
arc: B5 H02W0301
arc: B6 H02W0301
arc: B7 S1_V02N0501
arc: C2 E1_H01W0000
arc: C5 S1_V02N0001
arc: C7 V02N0201
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 V02S0201
arc: D3 H02E0001
arc: D4 V02N0601
arc: D6 V02N0601
arc: D7 V02S0401
arc: E1_H01E0001 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 V00B0000
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q6
arc: N1_V02N0401 Q6
arc: V00B0000 F4
arc: V00T0100 F1
arc: V01S0100 F5
word: SLICEA.K0.INIT 1111111110101010
word: SLICEA.K1.INIT 1111111110101010
word: SLICEB.K0.INIT 1110110011101110
word: SLICEB.K1.INIT 1111111110101010
word: SLICED.K0.INIT 1100110000000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICED.K1.INIT 0000000011110011
word: SLICEC.K1.INIT 1100000011000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.D1MUX 1

.tile R48C105:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 N1_V02S0001
arc: H00R0000 H02W0401
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06W0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 H06E0303
arc: V00B0100 V02S0101
arc: V00T0100 H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E1_H02W0701
arc: A0 N1_V02S0701
arc: B0 H02E0101
arc: C0 V02N0401
arc: C2 H00L0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 N1_V02S0201
arc: D2 N1_V01S0000
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0000 F0
arc: H01W0100 Q2
arc: M0 V00T0100
arc: MUXCLK1 CLK0
word: SLICEA.K0.INIT 1000000010101010
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K0.INIT 1111000011111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R48C106:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00R0000 H02E0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0201 N1_V02S0201
arc: S3_V06S0203 N1_V01S0000
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 S1_V02N0001
arc: V00T0000 W1_H02E0001
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 E3_H06W0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 N1_V01S0000
arc: A1 E1_H01E0001
arc: A3 H00L0100
arc: A6 H00L0000
arc: B1 Q1
arc: B3 H01W0100
arc: B6 V02N0701
arc: C1 V02N0601
arc: C3 H00R0100
arc: C6 V02S0001
arc: CE0 H02W0101
arc: CE1 H02W0101
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D1 V00B0100
arc: D3 V01S0100
arc: D6 S1_V02N0401
arc: E1_H01E0001 Q2
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q3
arc: H00R0100 Q7
arc: H01W0100 Q4
arc: M0 V00T0100
arc: M1 H02E0001
arc: M2 H02E0601
arc: M3 H02W0201
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00T0000
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0003 F0
arc: V00B0100 Q5
arc: V00T0100 F3
arc: V01S0000 F6
arc: V01S0100 Q6
word: SLICEB.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000010000000
word: SLICED.K0.INIT 0000011101110111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R48C107:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 V02S0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 E1_H02W0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 N1_V01S0000
arc: A2 H02W0701
arc: A5 Q5
arc: A7 Q7
arc: B0 E1_H02W0101
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V01S0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 Q7
arc: E1_H01E0101 Q3
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q5
arc: H01W0100 Q6
arc: LSR1 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: V01S0000 Q6
arc: W1_H02W0401 Q4
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C108:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 V06S0303
arc: H00R0000 H02E0601
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 H02W0401
arc: V00B0100 V02S0301
arc: W1_H02W0701 V06S0203
arc: W3_H06W0203 V06S0203
arc: A6 E1_H02W0501
arc: A7 E1_H02W0701
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H01W0100
arc: B6 S1_V02N0701
arc: B7 S1_V02N0501
arc: C7 S1_V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D6 V02N0401
arc: D7 V02N0401
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: LSR1 V00B0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: V00T0000 Q0
arc: W1_H02W0001 Q0
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0010001010101010
word: SLICED.K1.INIT 0000001000001010
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C109:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: H00L0000 H02E0201
arc: H00L0100 V02S0101
arc: H00R0000 W1_H02E0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0601 W3_H06E0303
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 V06S0203
arc: W3_H06W0003 N3_V06S0003
arc: A0 E1_H02W0701
arc: A1 E1_H02W0701
arc: A2 E1_H02W0701
arc: A3 E1_H02W0701
arc: A4 E1_H02W0701
arc: A5 S1_V02N0101
arc: A6 N1_V01S0100
arc: A7 W1_H02E0701
arc: B0 E1_H02W0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 E1_H02W0101
arc: B4 E1_H02W0101
arc: B5 H00L0000
arc: B6 F3
arc: B7 N1_V02S0701
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0401
arc: C4 E1_H02W0401
arc: C5 V01N0101
arc: C6 H02E0601
arc: C7 H01E0001
arc: CE3 H00L0100
arc: CLK1 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 H02W0201
arc: D5 E1_H02W0001
arc: D6 E1_H02W0201
arc: D7 V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F1
arc: E1_H02E0401 F6
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02W0301
arc: M7 H00R0000
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: S3_V06S0203 F7
word: SLICED.K0.INIT 0011010111001010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0011000001010000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R48C110:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 W3_H06E0003
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 N1_V01S0100
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 H01E0001
arc: A4 H02W0501
arc: A5 W1_H02E0501
arc: A7 V02N0101
arc: B0 H02W0301
arc: B4 V01S0000
arc: B7 N1_V01S0000
arc: C0 H02W0601
arc: C4 V00B0100
arc: C7 F4
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D4 H02E0001
arc: D5 V02S0401
arc: D7 V01N0001
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F5
arc: LSR1 E1_H02W0301
arc: M0 V00T0000
arc: M5 E1_H02W0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N3_V06N0303 Q5
arc: W1_H02W0501 F7
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 1001110010010011
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000010101010
word: SLICEC.K0.INIT 1011000010000000
word: SLICED.K1.INIT 0000011100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R48C111:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0601 V02S0601
arc: H00R0000 S1_V02N0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0203 W3_H06E0203
arc: V00T0000 V02N0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 W3_H06E0203
arc: A1 V02N0501
arc: B1 V02N0101
arc: C1 V02S0401
arc: D1 H01E0101
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 E1_H02W0001
arc: M2 V00T0000
arc: M3 H00R0000
arc: M4 V00T0000
arc: M5 E1_H02W0001
arc: M6 V00T0000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R48C112:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 E1_H02W0201
arc: H00L0100 V02S0101
arc: H00R0000 H02E0601
arc: H00R0100 V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 E3_H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 W3_H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 V02S0001
arc: V00B0100 H02W0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 N3_V06S0003
arc: A3 V02N0701
arc: B0 E1_H02W0301
arc: B3 H00L0000
arc: B6 V01S0000
arc: C3 V02S0401
arc: C6 H02W0601
arc: CE0 H00R0000
arc: CE1 H00L0100
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D3 V02N0001
arc: D6 V02N0401
arc: E1_H01E0001 Q3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M3 H02W0201
arc: M4 V00B0100
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0101 F3
arc: S1_V02S0001 Q0
arc: V01S0000 Q4
arc: V01S0100 Q6
arc: W3_H06W0303 F6
word: SLICEB.K1.INIT 0000011101110111
word: SLICED.K0.INIT 0011000011110000
word: SLICEA.K0.INIT 1100110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1

.tile R48C113:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 H01E0001
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02E0001
arc: H00R0000 V02N0601
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 W3_H06E0203
arc: S3_V06S0203 N3_V06S0103
arc: V00T0100 H02W0301
arc: W1_H02W0001 V02N0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V02S0501
arc: A2 V00B0000
arc: A4 F5
arc: A5 V02S0301
arc: A7 H02E0501
arc: B0 V00T0000
arc: B4 N1_V01S0000
arc: B5 V02N0701
arc: B7 N1_V02S0501
arc: C0 H00L0000
arc: C4 V00B0100
arc: C5 W1_H02E0401
arc: C7 N1_V02S0201
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D2 V00T0100
arc: D4 V02S0601
arc: D5 E1_H02W0201
arc: D7 N1_V02S0401
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
arc: V00B0100 F7
arc: V00T0000 Q2
arc: W1_H02W0601 F4
arc: W3_H06W0003 Q0
word: SLICED.K1.INIT 1101000010000000
word: SLICEC.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 0000001000001010
word: SLICEA.K0.INIT 1100000011111111
word: SLICEB.K0.INIT 1010101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R48C114:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 W1_H02E0701
arc: H00R0000 H02W0401
arc: H00R0100 V02S0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 H06W0203
arc: V00B0000 V02S0201
arc: V00T0100 E1_H02W0101
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 N1_V01S0000
arc: A2 S1_V02N0501
arc: A3 V02S0501
arc: B0 F3
arc: B2 V02S0301
arc: B3 H02E0301
arc: C0 N1_V01N0001
arc: C2 W1_H02E0401
arc: C3 H00L0000
arc: C4 H02E0401
arc: CE0 H00R0000
arc: CE1 H00R0100
arc: CE2 V02S0601
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D2 H02E0201
arc: D3 E1_H02W0001
arc: D4 H01W0000
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q6
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M6 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1111001100110011
word: SLICEB.K0.INIT 0010000000000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R48C115:PLC2
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 N3_V06S0203
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0203 H06E0203
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E1_H01W0000
arc: S3_V06S0003 N3_V06S0303
arc: V00T0100 H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V02S0101
arc: W1_H02W0401 V02S0401
arc: A2 H02E0501
arc: A3 H02E0701
arc: B0 V00B0000
arc: B2 H01W0100
arc: B3 V02S0301
arc: C0 N1_V01N0001
arc: C2 W1_H02E0601
arc: C3 W1_H02E0601
arc: C4 W1_H02E0401
arc: CE0 H00R0000
arc: CE1 V02S0201
arc: CE2 H00R0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D2 H02W0001
arc: D3 S1_V02N0001
arc: D4 H01W0000
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q3
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M6 H02E0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: V00B0000 Q4
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1100111100001111
word: SLICEB.K1.INIT 0010000000000000
word: SLICEB.K0.INIT 0000011101110111
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R48C116:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0501 N3_V06S0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0203 E1_H01W0000
arc: V00B0000 N1_V02S0201
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N3_V06S0103
arc: W3_H06W0003 E1_H01W0000
arc: A1 H02W0701
arc: A5 E1_H02W0701
arc: A6 E1_H02W0701
arc: A7 E1_H02W0701
arc: B0 F3
arc: B1 F3
arc: B3 H02W0101
arc: C0 H00R0100
arc: C5 N1_V02S0201
arc: C6 V00T0000
arc: C7 N1_V02S0201
arc: CE0 V02N0201
arc: CE1 H00R0000
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 E1_H02W0001
arc: D3 V00B0100
arc: D5 H02W0001
arc: D6 V00B0000
arc: D7 H02W0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 Q4
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H00R0100 Q7
arc: H01W0000 Q6
arc: H01W0100 Q0
arc: LSR0 H02E0301
arc: LSR1 E1_H02W0501
arc: M2 H02E0601
arc: M4 V00T0100
arc: M6 H02E0401
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 F3
arc: N3_V06N0103 Q2
arc: S1_V02S0001 Q0
arc: S1_V02S0201 F0
arc: S3_V06S0003 F0
arc: V01S0000 F0
arc: V01S0100 F1
arc: W1_H02W0301 Q1
arc: W3_H06W0103 Q2
arc: W3_H06W0203 F7
arc: W3_H06W0303 F5
word: SLICED.K1.INIT 0000000001010000
word: SLICEC.K1.INIT 0000000010100000
word: SLICED.K0.INIT 0101000000000000
word: SLICEB.K1.INIT 0011001100000000
word: SLICEA.K0.INIT 1100000011111111
word: SLICEA.K1.INIT 1000100011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C117:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0201 V06S0103
arc: E1_H02E0701 V02N0701
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02N0301
arc: H00R0000 V02S0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H02W0201
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 H02E0301
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 V02N0101
arc: V00T0100 H02W0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 H01E0101
arc: W3_H06W0203 E1_H01W0000
arc: A0 V01N0101
arc: A1 V01N0101
arc: A2 V02N0501
arc: B1 V00B0000
arc: C0 N1_V01N0001
arc: C1 V02N0401
arc: C2 H00R0100
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CE2 S1_V02N0601
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 V02S0001
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00R0100 Q5
arc: H01W0000 F1
arc: H01W0100 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 W1_H02E0301
arc: M4 V00T0100
arc: M5 H00L0000
arc: M6 N1_V01N0101
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q4
arc: N1_V02N0501 Q7
arc: S1_V02S0201 Q0
arc: S3_V06S0003 F0
arc: S3_V06S0103 F2
arc: V00B0000 Q6
arc: V01S0000 F2
arc: V01S0100 Q1
word: SLICEA.K0.INIT 1010000011111111
word: SLICEA.K1.INIT 1000111110001111
word: SLICEB.K0.INIT 1010000011111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R48C118:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0601 N3_V06S0303
arc: H00R0000 V02N0401
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02W0601
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: V00B0100 V02N0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02N0501
arc: A0 H02E0701
arc: A2 V02N0701
arc: A5 Q5
arc: B0 V02S0301
arc: B1 V02N0101
arc: C0 N1_V01S0100
arc: C1 V02S0401
arc: C2 S1_V02N0401
arc: C5 N1_V02S0201
arc: CE0 V02N0201
arc: CE1 S1_V02N0201
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 V02N0001
arc: D2 H02W0001
arc: D5 H02E0001
arc: E1_H01E0001 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F0
arc: H01W0100 Q5
arc: LSR0 V00B0100
arc: M5 H00R0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q7
arc: S1_V02S0001 Q2
arc: S1_V02S0201 F0
arc: S3_V06S0303 Q5
arc: V01S0000 Q1
arc: V01S0100 Q0
arc: W1_H02W0101 F1
arc: W1_H02W0701 Q5
arc: W3_H06W0103 F1
word: SLICEB.K0.INIT 1010111110100000
word: SLICEC.K1.INIT 1010000000000000
word: SLICEA.K0.INIT 1000111100001111
word: SLICEA.K1.INIT 1100000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C119:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0203 W3_H06E0103
arc: H00R0100 H02W0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 H06E0103
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02N0401
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 N3_V06S0303
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B2 H02E0101
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: V00B0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1010101010100000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R48C120:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 E1_H01W0100
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02W0701
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0701 N3_V06S0203
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B7 N1_V01S0000
arc: C6 E1_H01E0101
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D6 H01W0000
arc: D7 V02N0401
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0100 F7
arc: H01W0000 F3
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V02N0401 F6
arc: V00T0000 Q0
arc: V01S0100 F7
arc: W1_H02W0501 F7
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0011001100000000
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 1100110011000000
word: SLICEB.K0.INIT 1100110011000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R48C121:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02W0501
arc: N1_V02N0101 W1_H02E0101
arc: N3_V06N0103 E1_H01W0100
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02N0101
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 V06S0203
arc: A3 V00T0000
arc: B0 H01W0100
arc: B2 V01N0001
arc: B3 V01N0001
arc: C2 H02W0401
arc: C3 S1_V02N0401
arc: CE0 H00L0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0500
arc: D0 H00R0000
arc: D2 H02W0001
arc: D3 H02W0001
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0100 F3
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: S1_V02S0101 F3
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: V01S0100 F3
word: SLICEA.K0.INIT 1111111100110011
word: SLICEB.K0.INIT 0011000000000000
word: SLICEB.K1.INIT 1111001000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R48C122:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0301
arc: H00L0000 H02W0001
arc: H00R0000 V02S0401
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N1_V01S0100
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0301 V01N0101
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0501
arc: V00T0000 V02N0601
arc: V00T0100 V02S0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 V06S0303
arc: A0 W1_H02E0701
arc: A2 H02E0701
arc: A4 F7
arc: A5 S1_V02N0101
arc: A7 H00L0000
arc: B0 V02N0101
arc: B2 S1_V02N0301
arc: B3 S1_V02N0301
arc: B4 V02N0501
arc: B7 S1_V02N0701
arc: C0 V02N0401
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 H02E0401
arc: C5 H01E0001
arc: C6 S1_V02N0001
arc: C7 V02N0201
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D2 V02N0001
arc: D3 H02E0001
arc: D4 V00B0000
arc: D5 V00B0000
arc: D6 E1_H01W0100
arc: D7 S1_V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: H01W0100 F6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0100
arc: M2 V00T0000
arc: M3 H00R0000
arc: M6 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q3
arc: N1_V02N0401 Q6
arc: N3_V06N0303 F5
arc: S1_V02S0001 F2
arc: S1_V02S0201 F0
arc: S1_V02S0701 F7
arc: S3_V06S0303 F6
arc: V01S0000 F4
arc: V01S0100 F6
word: SLICEC.K1.INIT 1111101000000000
word: SLICEA.K0.INIT 0111111100000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 0100000000000000
word: SLICEB.K0.INIT 0010000010100000
word: SLICEB.K1.INIT 1111110000000000
word: SLICEC.K0.INIT 1010000011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R48C123:PLC2
arc: H00L0000 S1_V02N0001
arc: N3_V06N0103 H01E0101
arc: S1_V02S0401 H01E0001
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0501 E1_H01W0100
arc: A1 H02E0501
arc: A6 E1_H01W0000
arc: A7 S1_V02N0101
arc: B0 H02E0301
arc: B1 S1_V02N0301
arc: B2 E1_H02W0301
arc: B6 V00B0000
arc: C0 W1_H02E0401
arc: C1 F4
arc: C2 H00L0000
arc: C4 V02N0001
arc: C6 H02E0401
arc: D0 H00R0000
arc: D1 W1_H02E0201
arc: D2 H02E0201
arc: D4 F2
arc: D6 V02N0601
arc: D7 V02N0401
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0100 F4
arc: M0 V00B0100
arc: N3_V06N0203 F7
arc: S1_V02S0001 F2
arc: S1_V02S0201 F0
arc: S3_V06S0203 F7
arc: V00B0000 F4
arc: V00B0100 F7
arc: V01S0000 F6
arc: V01S0100 F2
word: SLICEA.K0.INIT 0011000000000000
word: SLICEA.K1.INIT 1101100000000000
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1010101000000000
word: SLICED.K0.INIT 0000000100001111
word: SLICEB.K0.INIT 0000110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R48C124:PLC2
arc: H00L0100 W1_H02E0301
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0203 N1_V02S0701
arc: V00B0000 W1_H02E0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 V01N0001
arc: W1_H02W0501 V02N0501
arc: A4 F5
arc: B5 S1_V02N0501
arc: C0 F4
arc: C5 S1_V02N0001
arc: C6 V00T0000
arc: CE0 H00L0100
arc: CLK0 G_HPBX0500
arc: D0 V00T0100
arc: D4 V02N0401
arc: D5 S1_V02N0601
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F4
arc: H01W0100 F0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N3_V06N0003 F0
arc: N3_V06N0303 F6
arc: S1_V02S0201 F0
arc: S1_V02S0701 F5
arc: V00T0000 Q0
word: SLICED.K0.INIT 0000111100001111
word: SLICEC.K1.INIT 0000000011000000
word: SLICEC.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R48C12:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R48C18:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R48C24:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R48C30:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R48C36:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R48C3:PLC2
arc: S3_V06S0003 H06W0003

.tile R48C42:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R48C48:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R48C53:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 V06S0003
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0103 N1_V01S0100

.tile R48C54:PLC2
arc: H00R0000 V02S0601
arc: CE3 H02E0101
arc: CLK0 G_HPBX0400
arc: LSR0 H02E0301
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: W3_H06W0203 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C55:PLC2
arc: N1_V02N0301 S1_V02N0301

.tile R48C58:PLC2
arc: S1_V02S0301 E1_H02W0301

.tile R48C60:PLC2
arc: W1_H02W0301 E3_H06W0003

.tile R48C66:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R48C6:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R48C72:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R48C74:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601

.tile R48C75:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 S1_V02N0601
arc: E1_H02E0701 V02S0701
arc: S1_V02S0301 S3_V06N0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0301
arc: A0 V02S0701
arc: A1 V02S0701
arc: A3 V00B0000
arc: A5 N1_V02S0101
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B3 N1_V02S0301
arc: B5 S1_V02N0501
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C3 S1_V02N0601
arc: C5 H02W0601
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D3 V02N0201
arc: D5 S1_V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: M0 V00B0100
arc: M2 V00T0000
arc: M4 E1_H01E0101
arc: V00T0000 F0
word: SLICEA.K0.INIT 0100000000010000
word: SLICEA.K1.INIT 1000000000100000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1000010000100001
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1000001001000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R48C76:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 H01E0001
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0601
arc: H00L0100 H02W0301
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0301 E1_H02W0301
arc: N3_V06N0203 S3_V06N0103
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: W1_H02W0601 V06S0303
arc: A0 H02E0701
arc: A1 H00L0100
arc: A3 V01N0101
arc: A5 V02N0101
arc: B0 H02W0301
arc: B1 H02E0301
arc: B3 V01N0001
arc: B4 E1_H02W0301
arc: B6 S1_V02N0501
arc: B7 E1_H02W0301
arc: C0 H02W0401
arc: C1 H02W0401
arc: C3 S1_V02N0601
arc: C4 S1_V02N0201
arc: C5 H02W0401
arc: C6 H02W0401
arc: C7 H02E0601
arc: D0 V02N0201
arc: D1 V02N0001
arc: D3 S1_V02N0001
arc: D4 V00B0000
arc: D5 S1_V02N0401
arc: D6 V01N0001
arc: D7 V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M2 V00T0000
arc: N1_V01N0001 F5
arc: N1_V02N0601 F4
arc: V00T0000 F0
word: SLICEC.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 1111101000001010
word: SLICEA.K0.INIT 0000010000000001
word: SLICEA.K1.INIT 0000100000000100
word: SLICED.K1.INIT 1111001111000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1000001001000001
word: SLICED.K0.INIT 1100111111000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R48C77:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V02S0201
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02E0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0100 V02N0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: A1 H02E0501
arc: A2 F7
arc: A4 W1_H02E0501
arc: A7 N1_V02S0101
arc: B1 V02N0301
arc: B2 V01N0001
arc: B6 V02N0501
arc: B7 S1_V02N0701
arc: C1 N1_V02S0601
arc: C2 S1_V02N0601
arc: C4 V02N0201
arc: C6 W1_H02E0401
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0200
arc: D1 V02N0201
arc: D2 F0
arc: D4 S1_V02N0401
arc: D6 S1_V02N0401
arc: D7 H02E0201
arc: E1_H01E0001 F6
arc: E1_H02E0601 F4
arc: E3_H06E0103 F2
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00T0100
arc: M0 H01E0001
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
word: SLICEC.K0.INIT 1010101011110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000001001000001
word: SLICED.K1.INIT 0010000100000000
word: SLICEB.K0.INIT 0001010001010101
word: SLICED.K0.INIT 1111000011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R48C78:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 V02N0001
arc: N1_V02N0601 N1_V01S0000
arc: S3_V06S0003 N3_V06S0303
arc: W1_H02W0301 S1_V02N0301
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0701
arc: A2 W1_H02E0701
arc: A3 H02W0701
arc: A4 S1_V02N0301
arc: A5 W1_H02E0701
arc: A6 H02W0501
arc: A7 H02W0501
arc: B1 S1_V02N0301
arc: C0 H02E0601
arc: C1 H00L0000
arc: C2 H02W0401
arc: C3 H02E0601
arc: C4 S1_V02N0001
arc: C5 H02W0401
arc: C6 H01E0001
arc: C7 H01E0001
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 H02E0201
arc: D2 E1_H02W0001
arc: D3 S1_V02N0201
arc: D4 H02E0001
arc: D5 E1_H02W0001
arc: D6 S1_V02N0401
arc: D7 S1_V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: MUXCLK0 CLK0
arc: N1_V02N0301 F3
arc: N1_V02N0401 F6
arc: N1_V02N0501 F7
arc: N1_V02N0701 F5
arc: V01S0000 Q1
arc: V01S0100 F2
word: SLICEC.K0.INIT 1111101001010000
word: SLICEA.K0.INIT 1111101010100000
word: SLICEA.K1.INIT 0000110000111111
word: SLICEB.K0.INIT 1111101010100000
word: SLICEC.K1.INIT 1010010101011010
word: SLICED.K1.INIT 1111101010100000
word: SLICEB.K1.INIT 1010010101011010
word: SLICED.K0.INIT 1010010101011010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R48C79:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02N0301
arc: H00L0100 H02W0301
arc: H00R0100 S1_V02N0501
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 V06S0203
arc: A2 H02W0501
arc: A3 V00T0000
arc: A7 H02W0501
arc: B0 S1_V02N0101
arc: B1 S1_V02N0301
arc: B3 S1_V02N0101
arc: B4 S1_V02N0701
arc: B5 S1_V02N0501
arc: B6 S1_V02N0701
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H02E0601
arc: C4 V02S0201
arc: C5 V00T0000
arc: C6 V02S0201
arc: C7 H02E0601
arc: D0 S1_V02N0001
arc: D1 E1_H02W0001
arc: D2 V00B0100
arc: D3 S1_V02N0201
arc: D4 V02N0601
arc: D5 E1_H02W0201
arc: D6 V02N0601
arc: D7 H00R0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: N1_V01N0101 F6
arc: N1_V02N0001 F0
arc: N1_V02N0101 F1
arc: N1_V02N0201 F2
arc: N1_V02N0301 F3
arc: N1_V02N0401 F4
arc: N1_V02N0701 F7
word: SLICEC.K1.INIT 1100001100111100
word: SLICEC.K0.INIT 1111110011000000
word: SLICEB.K1.INIT 1110111010001000
word: SLICEA.K1.INIT 1100001100111100
word: SLICED.K0.INIT 1100001100111100
word: SLICEA.K0.INIT 1111110011000000
word: SLICED.K1.INIT 1010010101011010
word: SLICEB.K0.INIT 1111101010100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1

.tile R48C80:PLC2
arc: H00L0100 S1_V02N0301
arc: H00R0100 S1_V02N0501
arc: N1_V02N0401 S1_V02N0101
arc: S1_V02S0101 N3_V06S0103
arc: V00T0000 V02N0401
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 V06S0303
arc: A1 F5
arc: A2 H00L0100
arc: A3 E1_H02W0701
arc: A4 V02N0101
arc: A5 V00T0100
arc: A6 S1_V02N0301
arc: A7 S1_V02N0301
arc: B1 F3
arc: B2 V02N0301
arc: B3 H00R0100
arc: B4 S1_V02N0701
arc: B5 H02W0301
arc: B6 H02E0301
arc: B7 V00T0000
arc: C1 F4
arc: C2 S1_V02N0601
arc: C3 V02N0401
arc: C4 E1_H02W0601
arc: C5 E1_H02W0401
arc: C6 H02W0401
arc: C7 H02W0401
arc: D1 V00B0100
arc: D2 H02E0201
arc: D3 S1_V02N0201
arc: D4 E1_H02W0001
arc: D5 S1_V02N0401
arc: D6 V02N0601
arc: D7 S1_V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: V00B0000 F6
arc: V00B0100 F7
word: SLICED.K0.INIT 1100010000110001
word: SLICEB.K1.INIT 1011101100001011
word: SLICEC.K1.INIT 0000000010001100
word: SLICED.K1.INIT 1000110010101111
word: SLICEC.K0.INIT 1000010000100001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1000001001000001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R48C81:PLC2
arc: E3_H06E0303 V06S0303
arc: H00R0100 V02N0701
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 S1_V02N0601
arc: V00T0100 S1_V02N0701
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 E1_H02W0101
arc: A0 E1_H02W0501
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: A4 S1_V02N0101
arc: A7 S1_V02N0301
arc: B0 V01N0001
arc: B1 E1_H01W0100
arc: B3 E1_H02W0301
arc: B4 H01E0101
arc: B7 E1_H02W0101
arc: C0 F4
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 V02N0401
arc: C4 H01E0001
arc: C7 V02N0001
arc: CLK0 G_HPBX0200
arc: D0 E1_H02W0201
arc: D2 H02W0201
arc: D3 V00T0100
arc: D4 V00B0000
arc: D7 H00R0100
arc: E1_H02E0101 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q0
arc: M3 H01W0100
arc: M6 N1_V01N0101
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 F1
arc: S1_V02S0101 F3
arc: V00B0000 F6
word: SLICEA.K0.INIT 0000000000000010
word: SLICEA.K1.INIT 1100000011000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1101110100001101
word: SLICEB.K1.INIT 1011000010111011
word: SLICEC.K0.INIT 0000011100001111
word: SLICEB.K0.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C82:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0301 E1_H01W0100
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 E1_H01W0000
arc: S3_V06S0103 N3_V06S0103
arc: V00B0100 V02N0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 V02N0401
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02N0701
arc: A2 V00T0000
arc: B2 E1_H02W0101
arc: C2 N1_V01N0001
arc: CLK0 G_HPBX0600
arc: D2 V02N0001
arc: E1_H01E0101 F2
arc: E1_H02E0201 Q2
arc: F2 F2_SLICE
arc: H01W0100 Q3
arc: M2 V00B0100
arc: M3 E1_H02W0201
arc: MUXCLK1 CLK0
arc: V00T0000 Q2
arc: W1_H02W0201 Q2
word: SLICEB.K0.INIT 1000000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R48C83:PLC2
arc: E1_H02E0101 V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 W1_H02E0101
arc: H00R0000 V02N0401
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0601 E1_H02W0601
arc: V00B0000 S1_V02N0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 H02E0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 H01E0101
arc: B1 V00T0000
arc: B3 Q3
arc: C1 E1_H02W0601
arc: CLK0 G_HPBX0200
arc: D1 H02E0201
arc: D3 V01S0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F3
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q3
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q1
arc: H01W0100 F3
arc: M0 V00B0100
arc: M2 V00B0000
arc: M3 H00R0000
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q2
arc: N1_V02N0301 Q3
arc: N3_V06N0003 F3
arc: V01S0100 Q0
word: SLICEB.K1.INIT 0000000000110011
word: SLICEA.K1.INIT 1100111111000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C84:PLC2
arc: E3_H06E0303 H01E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H06E0303
arc: V00T0100 H02E0101
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0201 S1_V02N0201
arc: B0 H02E0301
arc: B1 H02E0301
arc: C0 V02S0601
arc: C1 H02W0401
arc: CLK0 G_HPBX0200
arc: D0 V02N0001
arc: D1 V02N0001
arc: F0 F5A_SLICE
arc: H00L0000 F0
arc: LSR0 W1_H02E0301
arc: M0 V00T0100
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: W3_H06W0203 Q7
word: SLICEA.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111001111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C85:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H02W0601
arc: N3_V06N0003 E1_H01W0000
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02W0701
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 S1_V02N0601
arc: A0 H02W0501
arc: B0 V00T0000
arc: C0 V02N0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: F0 F5A_SLICE
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: M0 V00B0100
arc: M2 H02W0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0001 F0
arc: V00T0000 Q2
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1000101010000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R48C86:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 S1_V02N0001
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H02E0601
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 E3_H06W0303
arc: S1_V02S0701 E3_H06W0203
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 E3_H06W0203
arc: S3_V06S0303 E3_H06W0303
arc: V00B0100 E1_H02W0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V06S0203
arc: A3 H02W0501
arc: A7 E1_H01W0000
arc: B0 V01N0001
arc: B1 Q1
arc: B3 V02N0101
arc: B7 V02N0701
arc: C0 F6
arc: C1 F6
arc: C3 E1_H01W0000
arc: C7 V02N0201
arc: CE0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 V00B0100
arc: D3 V02N0201
arc: D7 E1_H01W0100
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: E1_H02E0001 F0
arc: E1_H02E0101 Q1
arc: E3_H06E0003 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F0
arc: LSR1 H02W0301
arc: M1 V01S0100
arc: M6 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F3
arc: N3_V06N0003 F3
arc: N3_V06N0103 F1
arc: V00T0100 Q1
word: SLICEB.K1.INIT 0000000100010000
word: SLICEA.K0.INIT 0011000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000100000
word: SLICEA.K1.INIT 1111001111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R48C87:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02S0301
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: H00R0000 V02N0401
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 S3_V06N0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 H01E0101
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0601 H01E0001
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 H01E0101
arc: S3_V06S0203 H01E0001
arc: V00B0000 V02N0001
arc: V00T0000 H02W0001
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 E1_H02W0301
arc: A1 H00R0000
arc: A2 V01N0101
arc: A3 V00T0000
arc: A4 H02E0701
arc: A5 Q5
arc: A6 H02E0701
arc: A7 H00R0000
arc: B1 H02E0101
arc: B2 H01W0100
arc: B4 V00B0100
arc: B6 H02E0101
arc: B7 V00T0000
arc: C1 N1_V01N0001
arc: C2 H00R0100
arc: C3 V02N0401
arc: C4 V01N0101
arc: C5 E1_H01E0101
arc: C6 H02E0601
arc: C7 F4
arc: CLK0 G_HPBX0600
arc: D1 H02W0001
arc: D2 S1_V02N0001
arc: D3 F2
arc: D4 S1_V02N0401
arc: D5 V01N0001
arc: D6 H02W0001
arc: D7 F2
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0501 Q5
arc: E1_H02E0701 F5
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0100 Q7
arc: H01W0000 Q7
arc: H01W0100 Q5
arc: LSR1 E1_H02W0301
arc: M0 V00B0000
arc: M5 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: N1_V02N0601 F6
arc: N3_V06N0003 F3
arc: N3_V06N0303 F5
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0701 Q7
arc: S3_V06S0303 F5
arc: V00B0100 Q7
arc: V01S0000 Q5
arc: V01S0100 F3
arc: W1_H02W0501 Q5
word: SLICEB.K0.INIT 1000000000000000
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111000011010000
word: SLICED.K0.INIT 0000100000000000
word: SLICEC.K0.INIT 1001001001110010
word: SLICED.K1.INIT 1101111100001111
word: SLICEB.K1.INIT 0101000000000000
word: SLICEC.K1.INIT 1111010111110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R48C88:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N1_V02S0601
arc: H00R0100 H02E0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 V02N0501
arc: A1 H02E0501
arc: A7 H00L0000
arc: B0 V00T0000
arc: B2 H00R0000
arc: B7 H02E0301
arc: C0 N1_V01S0100
arc: C7 V02S0201
arc: CE0 H02E0101
arc: CE1 H00R0100
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0201
arc: D2 H01E0101
arc: D7 V01N0001
arc: E1_H01E0101 F1
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q4
arc: H01W0100 F1
arc: LSR0 H02W0301
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N3_V06N0103 F1
arc: N3_V06N0203 F7
arc: S3_V06S0103 F1
arc: V00T0000 Q2
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1100111100001111
word: SLICEA.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 1100110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1

.tile R48C89:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 N1_V02S0301
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H02W0701
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02W0501
arc: V00T0100 V02S0501
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 V02S0701
arc: A0 H02E0501
arc: A1 H02E0501
arc: A3 E1_H01E0001
arc: A7 H02W0701
arc: B0 V02N0301
arc: B1 V02N0301
arc: B3 V02S0301
arc: B6 E1_H02W0101
arc: B7 V01S0000
arc: C1 H00L0100
arc: C3 E1_H01W0000
arc: C6 H02E0601
arc: C7 H02W0601
arc: CE1 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D3 V00T0100
arc: D6 V02N0401
arc: D7 V02S0401
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F0
arc: E1_H02E0001 F0
arc: E1_H02E0101 F3
arc: E1_H02E0501 F7
arc: E3_H06E0003 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 E1_H02W0301
arc: M0 V00B0000
arc: M3 H02E0201
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: V00B0000 F6
arc: V01S0000 Q3
word: SLICED.K0.INIT 1100111111000000
word: SLICEA.K0.INIT 0001000111111111
word: SLICEA.K1.INIT 0100000110111011
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R48C90:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0201 V02N0201
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 N1_V02S0201
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 E3_H06W0003
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E1_H01W0100
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 V02S0601
arc: V00T0100 V02S0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V02S0701
arc: A1 H02W0501
arc: A3 H02E0501
arc: A4 N1_V01S0100
arc: A5 V00B0000
arc: A6 N1_V01N0101
arc: B1 N1_V02S0301
arc: B3 H01W0100
arc: B4 S1_V02N0701
arc: B5 V01S0000
arc: B6 H02E0101
arc: B7 N1_V01S0000
arc: C1 H00L0000
arc: C3 N1_V01S0100
arc: C4 Q4
arc: C5 V02S0201
arc: C6 F4
arc: C7 N1_V02S0201
arc: CE0 H00R0100
arc: CE2 H00L0100
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: D1 H01E0101
arc: D2 V02N0001
arc: D3 V02S0001
arc: D4 H02E0201
arc: D5 V02N0401
arc: D6 S1_V02N0601
arc: D7 H02E0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 F7
arc: LSR0 H02E0301
arc: M0 V00T0100
arc: M1 H00R0000
arc: M2 V00B0100
arc: M4 V00T0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q6
arc: N1_V02N0701 F7
arc: N3_V06N0203 F7
arc: S1_V02S0501 F7
arc: S3_V06S0203 F7
arc: V00B0000 Q4
arc: V00B0100 F5
arc: V01S0000 Q1
arc: W1_H02W0601 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1100000010000000
word: SLICED.K1.INIT 0000000011000000
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1101010100000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K0.INIT 0100000011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R48C91:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 S3_V06N0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 E3_H06W0203
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 S3_V06N0103
arc: H00L0000 V02S0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 H02W0301
arc: N1_V02N0601 S1_V02N0301
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: V00T0000 V02S0401
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V02N0301
arc: W1_H02W0501 N1_V01S0100
arc: A1 H00L0100
arc: A3 V00B0000
arc: A7 V02S0301
arc: B0 N1_V02S0101
arc: B1 V02S0101
arc: B2 H00R0000
arc: B3 V02S0301
arc: B5 N1_V01S0000
arc: B6 N1_V01S0000
arc: B7 V00B0000
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 N1_V02S0601
arc: C3 H00L0000
arc: C5 N1_V02S0001
arc: C6 N1_V02S0201
arc: C7 V00T0000
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D1 H02W0001
arc: D2 N1_V02S0201
arc: D3 H02W0201
arc: D5 H02W0201
arc: D6 H02W0201
arc: D7 N1_V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0001 F2
arc: E3_H06E0203 Q7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: H01W0100 F0
arc: LSR1 W1_H02E0301
arc: M0 V00B0100
arc: M7 H02E0201
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N3_V06N0303 F6
arc: S1_V02S0301 F3
arc: S3_V06S0103 F2
arc: V00B0100 F5
arc: V01S0000 F7
word: SLICEB.K0.INIT 1111000011001100
word: SLICEB.K1.INIT 0011011010011100
word: SLICED.K1.INIT 0101011010011010
word: SLICED.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 0000111100111111
word: SLICEA.K1.INIT 0100101000011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C92:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 H01E0101
arc: H00R0000 H02E0601
arc: H00R0100 H02W0501
arc: N1_V01N0101 S3_V06N0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 S3_V06N0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0001 E3_H06W0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0101
arc: V00T0100 H02E0301
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203
arc: A1 V02N0501
arc: A4 E1_H02W0501
arc: B1 H02W0301
arc: B3 V02N0301
arc: B4 V02S0501
arc: C1 S1_V02N0401
arc: C2 H02W0601
arc: C3 V02S0601
arc: C4 V00T0100
arc: C5 H02E0601
arc: C7 H02E0601
arc: D1 S1_V02N0001
arc: D2 H00R0000
arc: D3 W1_H02E0001
arc: D4 H02W0001
arc: D5 V02N0401
arc: D7 H00R0100
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: N1_V01N0001 F4
arc: N1_V02N0101 F3
arc: N3_V06N0003 F0
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: V01S0000 F2
word: SLICEB.K0.INIT 0000111111110000
word: SLICEB.K1.INIT 0000110000001111
word: SLICEC.K0.INIT 1100101000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0011101101111111
word: SLICED.K1.INIT 0000111111110000
word: SLICEC.K1.INIT 0000111111110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R48C93:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 N1_V02S0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0003 N1_V01S0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 W1_H02E0601
arc: V00T0000 V02S0601
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: A0 H00L0000
arc: A2 N1_V02S0701
arc: B0 W1_H02E0301
arc: B1 Q1
arc: B2 S1_V02N0101
arc: C0 V02N0601
arc: C4 W1_H02E0601
arc: C5 W1_H02E0601
arc: C6 V02N0201
arc: CLK0 G_HPBX0100
arc: D0 W1_H02E0001
arc: D1 V01S0100
arc: D2 V02S0001
arc: D4 V02S0401
arc: D5 F2
arc: D6 V00B0000
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F4
arc: M0 V00T0000
arc: M1 V01S0100
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F1
arc: N3_V06N0103 F1
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: V01S0100 Q0
arc: W3_H06W0103 F1
word: SLICEB.K0.INIT 1110111001000100
word: SLICEC.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000111111110000
word: SLICEC.K0.INIT 0000111111110000
word: SLICEA.K0.INIT 1010001010000000
word: SLICEA.K1.INIT 0000000011001100
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R48C94:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: H00L0000 S1_V02N0201
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 S1_V02N0701
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H01E0001
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 E1_H02W0601
arc: W1_H02W0501 S1_V02N0501
arc: A2 H02E0701
arc: A3 H02E0701
arc: C0 H02E0601
arc: C2 H00L0000
arc: C3 V02S0401
arc: C5 H02E0601
arc: C7 H02W0401
arc: D0 H02E0201
arc: D2 V02S0201
arc: D3 S1_V02N0201
arc: D5 V00B0000
arc: D7 F2
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E1_H02E0201 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: S1_V02S0001 F0
arc: V01S0000 F3
arc: V01S0100 F5
word: SLICEA.K0.INIT 0000111111110000
word: SLICEB.K0.INIT 1111101001010000
word: SLICED.K1.INIT 0000111111110000
word: SLICEB.K1.INIT 1111010110100000
word: SLICEC.K1.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R48C95:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N1_V01S0000
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0001
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 S3_V06N0203
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H01E0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H01E0101
arc: V00B0100 V02S0101
arc: V00T0000 H02E0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 S1_V02N0401
arc: A1 H00L0000
arc: A5 V00T0000
arc: A6 W1_H02E0501
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 H02E0101
arc: B5 H00R0000
arc: C0 H02W0401
arc: C1 H02E0401
arc: C2 N1_V02S0601
arc: C4 W1_H02E0601
arc: C5 V02S0201
arc: C6 V02N0001
arc: C7 W1_H02E0601
arc: D1 E1_H02W0001
arc: D2 N1_V02S0201
arc: D4 V02S0601
arc: D5 F2
arc: D6 H00R0100
arc: D7 F2
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: N1_V01N0001 F2
arc: N1_V01N0101 F4
arc: S1_V02S0201 F2
arc: V01S0100 F7
word: SLICEA.K0.INIT 1100000011000000
word: SLICEA.K1.INIT 0110111000000000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEC.K1.INIT 1001000000001001
word: SLICED.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0000101000001111
word: SLICEC.K0.INIT 0000111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R48C96:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 S3_V06N0303
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 E1_H02W0001
arc: H00R0000 H02W0401
arc: N1_V02N0101 H02W0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 H06E0303
arc: V00B0000 V02S0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 S3_V06N0303
arc: W1_H02W0601 E1_H01W0000
arc: A2 W1_H02E0501
arc: A3 V02S0701
arc: A4 V00B0000
arc: A5 S1_V02N0101
arc: A6 F5
arc: A7 H00L0000
arc: B1 V02S0101
arc: B2 S1_V02N0301
arc: B3 H00R0000
arc: B4 E1_H02W0301
arc: B5 H02E0301
arc: B6 H02W0301
arc: C0 H02E0401
arc: C1 W1_H02E0601
arc: C2 F4
arc: C3 E1_H02W0401
arc: C4 H02E0601
arc: C5 S1_V02N0001
arc: C6 H01E0001
arc: C7 V02S0201
arc: D0 V01S0100
arc: D1 E1_H02W0001
arc: D2 V00T0100
arc: D3 N1_V02S0001
arc: D4 H02W0201
arc: D5 W1_H02E0201
arc: D6 F2
arc: D7 V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: N1_V01N0001 F0
arc: N3_V06N0003 F0
arc: S1_V02S0101 F1
arc: S1_V02S0201 F0
arc: S1_V02S0501 F7
arc: S3_V06S0003 F0
arc: V00T0100 F3
arc: V01S0000 F0
arc: W3_H06W0003 F0
arc: W3_H06W0203 F7
word: SLICEC.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 1101000010000000
word: SLICEB.K0.INIT 0000011100000000
word: SLICEB.K1.INIT 0001000000110000
word: SLICEA.K1.INIT 1111110000110000
word: SLICED.K0.INIT 0000010000000000
word: SLICEA.K0.INIT 0000111100000000
word: SLICED.K1.INIT 0101010100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R48C97:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 S3_V06N0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0001
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 E1_H01W0000
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0001
arc: V00T0000 S1_V02N0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 V06S0003
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02N0701
arc: A2 H02E0701
arc: A4 F5
arc: A5 V02N0301
arc: A6 N1_V01N0101
arc: A7 H02W0501
arc: B0 V00T0000
arc: B1 H02W0101
arc: B2 V02S0101
arc: B3 V02S0301
arc: B4 H00L0000
arc: B5 V02N0501
arc: B6 V02S0701
arc: B7 V00B0000
arc: C0 H02W0601
arc: C1 V02N0401
arc: C2 N1_V02S0601
arc: C3 H02E0601
arc: C4 H02E0401
arc: C5 V02N0201
arc: C6 H02E0401
arc: C7 F4
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H02W0201
arc: D1 N1_V02S0201
arc: D2 V02S0201
arc: D3 V00B0100
arc: D4 F2
arc: D5 W1_H02E0001
arc: D6 H00L0100
arc: D7 V01N0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: S1_V02S0101 F3
arc: S1_V02S0201 F0
arc: S3_V06S0103 F1
arc: V00B0100 F7
arc: V01S0100 F1
word: SLICED.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 1000000000000000
word: SLICEB.K1.INIT 0011111100000000
word: SLICED.K1.INIT 0111000000000000
word: SLICEC.K0.INIT 0001010100000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 1111100011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R48C98:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0201
arc: H00L0100 E1_H02W0301
arc: H00R0000 H02E0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 W3_H06E0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 H06W0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 H06E0003
arc: S3_V06S0103 N3_V06S0003
arc: V00T0000 V02N0601
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103
arc: A0 V02N0701
arc: A3 H02W0701
arc: A5 E1_H02W0501
arc: B1 W1_H02E0101
arc: B2 W1_H02E0301
arc: B3 E1_H02W0301
arc: B5 H00L0000
arc: B6 W1_H02E0301
arc: B7 V02N0501
arc: C0 S1_V02N0601
arc: C1 H00L0100
arc: C2 H02E0401
arc: C3 F6
arc: C4 E1_H02W0601
arc: C5 E1_H02W0601
arc: C6 H02E0401
arc: C7 S1_V02N0201
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 W1_H02E0001
arc: D3 H00R0000
arc: D4 H02W0001
arc: D5 N1_V02S0401
arc: D7 H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: N1_V02N0001 F2
arc: N3_V06N0003 F3
arc: N3_V06N0103 F1
arc: N3_V06N0303 F6
arc: S1_V02S0201 F2
arc: V01S0000 F4
word: SLICED.K1.INIT 1111110000110000
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 0010100010101000
word: SLICEA.K0.INIT 0000101011111111
word: SLICEB.K1.INIT 1110000000100000
word: SLICED.K0.INIT 1100000011000000
word: SLICEA.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 0011000000110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1

.tile R48C99:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 H02W0001
arc: H00R0000 V02N0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0701 N3_V06S0203
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A4 S1_V02N0301
arc: A5 N1_V02S0301
arc: A6 H02E0701
arc: B1 V02S0101
arc: B5 H00L0000
arc: B6 V02N0501
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C2 N1_V02S0401
arc: C3 N1_V02S0401
arc: C4 S1_V02N0001
arc: C5 V00B0100
arc: C6 E1_H02W0601
arc: D0 V02S0001
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D5 V02S0401
arc: D6 H02E0201
arc: E1_H01E0001 F6
arc: E1_H02E0401 F4
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: N3_V06N0103 F1
arc: N3_V06N0303 F5
word: SLICEA.K0.INIT 1111010100000101
word: SLICEA.K1.INIT 1111010000000100
word: SLICEB.K0.INIT 1111010100000101
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1010000010100000
word: SLICED.K0.INIT 1100100000001000
word: SLICEC.K1.INIT 0011000001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R49C100:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0201
arc: H00L0100 H02W0301
arc: H00R0000 E1_H02W0601
arc: H00R0100 E1_H02W0501
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H06W0303
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 V02N0101
arc: V00T0000 V02S0601
arc: V00T0100 H02E0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 E1_H02W0601
arc: W3_H06W0203 E3_H06W0103
arc: A1 H00L0100
arc: A3 V02N0701
arc: A5 V00B0000
arc: A6 N1_V01N0101
arc: A7 H00R0000
arc: B0 E1_H02W0301
arc: B1 E1_H02W0301
arc: B3 E1_H02W0101
arc: B4 N1_V01S0000
arc: B5 V02N0701
arc: B6 H01E0101
arc: B7 H02E0101
arc: C1 H02W0601
arc: C3 H02W0401
arc: C4 V00T0000
arc: C5 H01E0001
arc: C6 V00T0100
arc: C7 V02N0001
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D1 W1_H02E0201
arc: D3 V01S0100
arc: D4 W1_H02E0001
arc: D5 F0
arc: D6 S1_V02N0601
arc: D7 N1_V02S0401
arc: E1_H01E0001 F6
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0100
arc: M2 V00B0000
arc: M7 H00L0000
arc: MUXCLK3 CLK0
arc: N1_V01N0101 F4
arc: N3_V06N0203 Q7
arc: S1_V02S0201 F2
arc: S1_V02S0501 Q7
arc: V01S0000 Q7
arc: V01S0100 F7
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 0100110010001000
word: SLICEC.K1.INIT 0000000000000010
word: SLICED.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0000000000101010
word: SLICEC.K0.INIT 0000001100110011
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001010100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R49C101:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 E1_H02W0201
arc: H00R0000 N1_V02S0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 H02W0001
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0001
arc: V00B0100 H02E0701
arc: V00T0000 V02N0401
arc: V00T0100 V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 E1_H02W0301
arc: A0 H02W0701
arc: A1 V02S0701
arc: A2 V00B0000
arc: A4 V02S0101
arc: A5 V02N0101
arc: A7 F5
arc: B0 V02N0301
arc: B1 H02E0101
arc: B2 E1_H02W0101
arc: B4 V00B0100
arc: B5 V02N0501
arc: B7 W1_H02E0101
arc: C0 W1_H02E0601
arc: C1 E1_H02W0601
arc: C2 F4
arc: C4 N1_V02S0001
arc: C5 H02E0401
arc: C7 E1_H01E0101
arc: CE0 H00R0000
arc: CE2 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0201
arc: D1 H02E0001
arc: D2 V00T0100
arc: D4 H01W0000
arc: D5 H00R0100
arc: D7 V02S0401
arc: E1_H01E0101 F1
arc: E1_H02E0201 F2
arc: E3_H06E0303 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 Q5
arc: M2 V00T0000
arc: M5 E1_H02W0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: N3_V06N0003 Q0
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000001110000
word: SLICEC.K0.INIT 0100110000000000
word: SLICED.K1.INIT 0000001000001010
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1111110011011100
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R49C102:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 S1_V02N0201
arc: H00L0100 V02N0101
arc: H00R0000 V02S0401
arc: H00R0100 N1_V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 H06E0003
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: V00B0000 V02S0001
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H02W0701
arc: A0 H00R0000
arc: B0 F3
arc: B4 V02S0501
arc: B5 V02N0701
arc: B6 V02S0501
arc: C0 H02E0601
arc: C2 S1_V02N0601
arc: C3 H02E0401
arc: C5 V02S0201
arc: C6 V00T0000
arc: CE2 H00L0100
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D2 V00T0100
arc: D3 V00B0100
arc: D4 N1_V02S0601
arc: D5 H00R0100
arc: D6 N1_V02S0601
arc: E1_H01E0101 F2
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q4
arc: M0 V00B0000
arc: M7 H00L0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N3_V06N0203 Q7
arc: S3_V06S0203 Q7
arc: S3_V06S0303 F5
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1111000000110000
word: SLICEC.K1.INIT 0011001100001111
word: SLICEB.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 0001000000010001
word: SLICEA.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111111100110011
word: SLICEB.K0.INIT 0000000000001111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R49C103:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 S3_V06N0103
arc: E3_H06E0003 V06N0003
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 H02W0501
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0401
arc: V00B0100 V02N0101
arc: V00T0100 N1_V02S0501
arc: V01S0100 S3_V06N0303
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 V01N0101
arc: A1 N1_V02S0701
arc: A3 F5
arc: A4 W1_H02E0701
arc: A5 H02E0501
arc: B0 S1_V02N0301
arc: B1 S1_V02N0301
arc: B3 H02E0101
arc: B4 N1_V01S0000
arc: B5 V02S0701
arc: B6 H02W0101
arc: C0 F4
arc: C1 F4
arc: C3 V02N0401
arc: C4 V02N0001
arc: C5 N1_V02S0001
arc: C6 V00B0100
arc: C7 H02W0401
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 H01E0101
arc: D3 V02N0201
arc: D4 V02S0401
arc: D5 H02W0001
arc: D6 V02N0401
arc: D7 E1_H01W0100
arc: E1_H01E0101 F0
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: M2 V00B0000
arc: M5 H02E0001
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F6
arc: N1_V01N0101 Q5
arc: N1_V02N0401 F6
arc: N3_V06N0303 Q5
arc: S1_V02S0201 F2
arc: S1_V02S0501 F7
word: SLICED.K0.INIT 0011000000110011
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1111000011000000
word: SLICEA.K1.INIT 0101000001000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000001000001010
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 0111000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R49C104:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0601 W1_H02E0601
arc: H00L0000 S1_V02N0001
arc: H00L0100 V02S0101
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02S0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02W0301
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V02N0701
arc: W3_H06W0303 E3_H06W0203
arc: A0 F5
arc: A2 V02S0501
arc: B0 F3
arc: B3 H01W0100
arc: B4 V02N0701
arc: B7 V02N0701
arc: C0 N1_V01N0001
arc: C2 V02S0401
arc: C4 E1_H02W0601
arc: C5 V02N0201
arc: C7 V00T0000
arc: CE0 H00L0100
arc: CE1 H00R0100
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D3 H02W0201
arc: D4 N1_V02S0401
arc: D5 V00B0000
arc: D7 V02N0601
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q1
arc: E1_H02E0401 Q6
arc: E1_H02E0501 Q5
arc: E1_H02E0701 Q5
arc: E3_H06E0103 Q1
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: M0 V00B0100
arc: M1 V01S0100
arc: M5 H00L0000
arc: M6 V00T0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F4
arc: N1_V02N0101 Q1
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
arc: V01S0000 Q2
arc: V01S0100 F0
word: SLICEC.K0.INIT 0000000011110011
word: SLICEA.K0.INIT 1110000011110000
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K1.INIT 1100110000000000
word: SLICED.K1.INIT 0000111100000011
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1111010111110101
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1

.tile R49C105:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06N0303
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 N1_V01S0100
arc: H00L0100 H02W0101
arc: H01W0100 E3_H06W0303
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H06E0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 E1_H01W0100
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: A0 H02E0701
arc: A1 H02E0701
arc: B0 V01N0001
arc: B1 V01N0001
arc: C0 V02N0601
arc: C1 V02N0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F0
arc: E1_H02E0001 F0
arc: F0 F5A_SLICE
arc: LSR0 V00B0100
arc: M0 V00B0000
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 1100000010100000
word: SLICEA.K1.INIT 1100111110101111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C106:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 V02S0201
arc: H00L0100 S1_V02N0101
arc: H00R0000 E1_H02W0601
arc: H00R0100 H02W0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 W3_H06E0303
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0103 E3_H06W0103
arc: A0 H00L0100
arc: A4 V00T0000
arc: B0 H02E0301
arc: B4 V00B0100
arc: C0 E1_H02W0401
arc: C4 V00T0100
arc: CE0 H00R0100
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D4 V00B0000
arc: E1_H01E0001 F0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q2
arc: M0 H02W0601
arc: M1 E1_H02W0001
arc: M2 N1_V01N0001
arc: M3 H00L0000
arc: M4 H02E0401
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V02N0601 F4
arc: N3_V06N0103 Q2
arc: V00B0000 Q4
arc: V00B0100 Q7
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 F0
arc: V01S0100 Q3
word: SLICEC.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1000110010000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R49C107:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 E1_H01W0000
arc: H00L0100 W1_H02E0101
arc: H00R0000 H02W0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0201 H06E0103
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 W3_H06E0203
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 W1_H02E0601
arc: V00B0100 V02N0101
arc: V00T0000 V02S0401
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 S1_V02N0601
arc: A0 H00L0100
arc: A1 H00L0100
arc: A2 H00L0100
arc: A3 H00L0100
arc: A4 V00T0100
arc: A5 V02N0301
arc: A6 H02W0701
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 V00B0100
arc: B5 E1_H02W0301
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 E1_H02W0401
arc: C5 V02N0201
arc: C6 H02W0401
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0001
arc: D3 V02N0001
arc: D4 V02N0401
arc: D5 H02E0001
arc: D6 V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0201 F2
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00T0000
arc: M3 H00R0100
arc: M4 V00B0000
arc: MUXCLK1 CLK1
arc: MUXCLK2 CLK1
arc: N1_V01N0001 Q4
arc: N1_V02N0301 Q3
arc: S1_V02S0401 Q4
arc: V01S0000 F6
arc: V01S0100 Q3
word: SLICED.K0.INIT 0101000001011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R49C108:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 W1_H02E0401
arc: H00R0100 S1_V02N0701
arc: H01W0000 W3_H06E0103
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0501 W3_H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 H06E0103
arc: S3_V06S0303 W3_H06E0303
arc: V00B0000 S1_V02N0201
arc: V00T0000 H02E0201
arc: V00T0100 V02S0501
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V06N0203
arc: A1 S1_V02N0501
arc: A2 S1_V02N0501
arc: A5 S1_V02N0301
arc: A6 F5
arc: A7 S1_V02N0301
arc: B1 H02W0301
arc: B2 H02W0301
arc: B4 S1_V02N0501
arc: B6 W1_H02E0101
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C4 V02N0001
arc: C5 V00T0000
arc: C6 E1_H01E0101
arc: C7 H01E0001
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D1 H01E0101
arc: D2 H01E0101
arc: D4 V01N0001
arc: D5 H02W0001
arc: D6 V02N0401
arc: D7 H02W0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F7
arc: E1_H02E0501 Q5
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M1 V01S0100
arc: M2 V00B0000
arc: M4 V00T0100
arc: M5 H00R0100
arc: M7 H00R0000
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q5
arc: N1_V02N0601 Q4
arc: N1_V02N0701 Q7
arc: S1_V02S0501 Q5
arc: S3_V06S0203 Q4
arc: V01S0000 Q7
arc: V01S0100 F4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1100100101100011
word: SLICEB.K0.INIT 1100100101100011
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111001111000000
word: SLICED.K0.INIT 1001000000001001
word: SLICED.K1.INIT 1111010110100000
word: SLICEC.K1.INIT 1111010110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C109:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0201
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 H06W0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 H02W0401
arc: V00B0000 H02W0401
arc: V00B0100 V02N0301
arc: V00T0000 V02S0401
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 W3_H06E0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 H02E0701
arc: A5 S1_V02N0301
arc: A6 S1_V02N0301
arc: A7 H02E0501
arc: B0 H02E0101
arc: B1 E1_H02W0101
arc: B2 H02E0101
arc: B3 E1_H02W0101
arc: B4 H02E0101
arc: B5 V00B0100
arc: B6 W1_H02E0301
arc: B7 S1_V02N0701
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 W1_H02E0601
arc: C5 H02E0401
arc: C6 E1_H01E0101
arc: CE1 H00R0000
arc: CLK1 G_HPBX0600
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: D2 N1_V02S0001
arc: D3 N1_V02S0001
arc: D4 V00B0000
arc: D5 W1_H02E0001
arc: D6 S1_V02N0601
arc: D7 H02E0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: LSR1 V00T0000
arc: M3 H00R0100
arc: MUXCLK1 CLK1
arc: N3_V06N0003 Q3
arc: S1_V02S0501 F7
arc: V01S0000 Q3
arc: W1_H02W0001 F2
arc: W1_H02W0201 F0
word: SLICED.K0.INIT 0110011001011010
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1100110010101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1

.tile R49C10:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R49C110:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 V02S0701
arc: H00L0100 V02S0101
arc: H00R0100 H02E0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 W3_H06E0203
arc: S3_V06S0303 W3_H06E0303
arc: V00B0100 N1_V02S0101
arc: W1_H02W0401 V06S0203
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0100
arc: A1 E1_H02W0701
arc: A3 V01N0101
arc: A4 V00T0000
arc: B0 V00B0000
arc: B1 H02W0301
arc: B3 V02N0301
arc: B4 H02E0301
arc: B7 F3
arc: C0 N1_V02S0601
arc: C1 H02E0601
arc: C3 V02N0401
arc: C4 E1_H02W0401
arc: C7 H02E0401
arc: CE0 H02E0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 E1_H02W0201
arc: D3 H02W0001
arc: D4 V02N0601
arc: D7 V01N0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F1
arc: V00B0000 Q4
arc: V00T0000 Q0
word: SLICEB.K1.INIT 1010010111000011
word: SLICED.K1.INIT 0000000011000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0010000000000000
word: SLICEA.K0.INIT 0001010100111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C111:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 N3_V06S0303
arc: H00L0100 V02S0301
arc: H00R0100 W1_H02E0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 N1_V01S0100
arc: S1_V02S0401 H06E0203
arc: S3_V06S0003 W3_H06E0003
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0701
arc: V00T0000 H02W0001
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 V02N0101
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0303 E3_H06W0203
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 V02S0101
arc: A6 H02W0701
arc: B0 V02N0101
arc: B1 V02N0101
arc: B2 V02N0101
arc: B3 V02N0101
arc: B4 V02N0701
arc: B6 V00T0000
arc: C0 E1_H02W0601
arc: C1 H00R0100
arc: C2 E1_H02W0401
arc: C3 H00R0100
arc: C4 E1_H02W0401
arc: C5 V02N0201
arc: C6 S1_V02N0201
arc: CE3 H02W0101
arc: CLK1 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 H02E0201
arc: D6 W1_H02E0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q7
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0000
arc: LSR1 V00B0100
arc: M7 H00L0100
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F6
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R49C112:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0701 S1_V02N0701
arc: H00R0100 N1_V02S0501
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 H02W0201
arc: S3_V06S0103 W3_H06E0103
arc: S3_V06S0203 W3_H06E0203
arc: V00B0000 N1_V02S0001
arc: V00T0100 V02N0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V02S0401
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0103 E3_H06W0003
arc: A1 H00L0000
arc: A2 H02E0701
arc: B0 V02S0301
arc: B1 H02W0301
arc: B2 N1_V02S0301
arc: C0 V02N0401
arc: C1 N1_V02S0601
arc: C2 V02S0401
arc: CE0 N1_V02S0201
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 H01E0101
arc: D2 V00T0100
arc: E1_H02E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 Q2
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: W1_H02W0001 Q0
word: SLICEA.K0.INIT 1100111100001111
word: SLICEB.K0.INIT 0010000000000000
word: SLICEA.K1.INIT 0001001101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R49C113:PLC2
arc: E1_H02E0401 V02S0401
arc: H00L0000 H02W0001
arc: H00L0100 H02W0301
arc: H00R0100 V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H01E0101
arc: V00T0000 H02E0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0601 E1_H01W0000
arc: A0 H00L0000
arc: A3 V02N0501
arc: A4 H02E0701
arc: A5 S1_V02N0101
arc: A6 V02N0301
arc: A7 S1_V02N0301
arc: B2 H02W0101
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: E1_H02E0501 Q7
arc: LSR1 V00T0000
arc: M7 H00L0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C114:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0501 S1_V02N0501
arc: H00R0000 H02W0401
arc: H00R0100 H02W0501
arc: H01W0000 W3_H06E0103
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0003 N1_V02S0001
arc: V00B0100 V02S0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N3_V06S0003
arc: A2 V00B0000
arc: A4 H02E0501
arc: B2 W1_H02E0101
arc: C4 H02E0401
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D2 V02S0201
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: S1_V02S0201 F0
arc: V00B0000 Q4
arc: W1_H02W0201 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 1011101100110011
word: SLICEC.K0.INIT 1010000010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1

.tile R49C115:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 E1_H01W0000
arc: E1_H02E0701 N1_V02S0701
arc: H00R0100 V02N0501
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0003 H06W0003
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0303 E1_H01W0100
arc: V00B0100 S1_V02N0301
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: B0 V01N0001
arc: B2 H02E0301
arc: C0 H02W0401
arc: C4 V00T0000
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D2 V01S0100
arc: D4 H02W0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: V00T0000 Q2
arc: V01S0100 Q0
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000110000001100
word: SLICEB.K0.INIT 0011001100000000
word: SLICEC.K0.INIT 1111111111110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R49C116:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 S1_V02N0001
arc: H00R0100 H02E0701
arc: N1_V02N0201 E1_H01W0000
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 E1_H02W0601
arc: V00T0100 V02S0701
arc: W1_H02W0401 V02N0401
arc: A0 H00L0000
arc: A1 H00L0000
arc: A2 E1_H01E0001
arc: A3 H02W0701
arc: A4 N1_V02S0301
arc: A6 V02S0301
arc: A7 E1_H01W0000
arc: B1 H02E0301
arc: B2 S1_V02N0301
arc: B4 V02S0701
arc: B6 H02W0301
arc: B7 N1_V01S0000
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 H02E0401
arc: C3 H02W0401
arc: C4 H02W0401
arc: C6 Q6
arc: C7 V02S0001
arc: CE1 H00L0100
arc: CE2 V02S0601
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 H02W0201
arc: D3 V00T0100
arc: D4 V02S0401
arc: D6 V01N0001
arc: D7 H02E0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q1
arc: E1_H02E0301 Q1
arc: E1_H02E0501 F7
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F6
arc: H01W0100 F2
arc: LSR0 E1_H02W0501
arc: LSR1 W1_H02E0501
arc: M0 H02E0601
arc: M1 H00R0100
arc: M4 V00B0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0301 Q1
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q4
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: S3_V06S0203 F4
arc: V00T0000 F2
arc: V01S0000 F7
arc: V01S0100 F0
arc: W1_H02W0001 Q2
arc: W1_H02W0601 F4
arc: W3_H06W0203 Q4
word: SLICEB.K1.INIT 1010000000000000
word: SLICED.K1.INIT 1101100000000000
word: SLICEC.K0.INIT 0010000000000000
word: SLICEB.K0.INIT 1011001100110011
word: SLICEA.K0.INIT 1010000011110000
word: SLICEA.K1.INIT 1010000000110000
word: SLICED.K0.INIT 1010000010000010
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C117:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: H00L0000 H02W0001
arc: H00R0000 H02W0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 N1_V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0203 E3_H06W0203
arc: A0 H02E0501
arc: A2 E1_H01E0001
arc: A3 H01E0001
arc: A4 V02S0301
arc: A6 V02S0101
arc: B0 V00B0000
arc: B2 H02E0101
arc: B3 V02S0101
arc: B4 N1_V01S0000
arc: B6 H02E0301
arc: B7 H02E0301
arc: C0 E1_H01W0000
arc: C2 H00L0000
arc: C3 S1_V02N0601
arc: C4 H02W0401
arc: C6 S1_V02N0201
arc: C7 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D2 H00R0000
arc: D3 S1_V02N0201
arc: D4 H01W0000
arc: D6 S1_V02N0401
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0101 F7
arc: N1_V02N0301 F3
arc: N1_V02N0501 F7
arc: S1_V02S0201 F2
arc: S1_V02S0401 F4
arc: S1_V02S0501 F7
arc: S1_V02S0601 F4
arc: V00B0000 F4
arc: V01S0000 F6
arc: V01S0100 F2
arc: W1_H02W0101 F3
arc: W1_H02W0701 F7
word: SLICED.K1.INIT 0000001100000011
word: SLICEB.K1.INIT 0010000000000000
word: SLICEB.K0.INIT 1101100000000000
word: SLICEC.K0.INIT 1100000010100000
word: SLICED.K0.INIT 0001000000000000
word: SLICEA.K0.INIT 1000000000010001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R49C118:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W1_H02E0701
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06S0303
arc: W3_H06W0203 N1_V01S0000
arc: A6 N1_V01S0100
arc: B6 H02E0301
arc: C4 V00T0000
arc: C6 V02S0201
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D1 V01S0100
arc: D4 E1_H01W0100
arc: D6 V02S0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: LSR0 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 Q1
arc: S1_V02S0001 F0
arc: S1_V02S0401 F6
arc: S1_V02S0601 F6
arc: V00T0000 Q0
arc: V01S0100 Q1
arc: W3_H06W0003 F0
word: SLICEA.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 1111000000000000
word: SLICED.K0.INIT 1110001000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R49C119:PLC2
arc: H00L0000 V02N0201
arc: H00R0000 V02N0401
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 H01E0001
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0203 H01E0001
arc: V00B0000 E1_H02W0401
arc: V00B0100 N1_V02S0101
arc: V00T0000 V02N0601
arc: V00T0100 W1_H02E0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: A2 V00B0000
arc: A7 V02N0101
arc: B0 W1_H02E0101
arc: B3 V01N0001
arc: B4 S1_V02N0501
arc: B5 H00L0000
arc: B6 V00T0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q6
arc: LSR1 V00B0100
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: S1_V02S0301 F3
arc: S1_V02S0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0601 F4
arc: V01S0000 F7
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R49C11:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R49C120:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 W1_H02E0301
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 E1_H02W0201
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02N0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N1_V01S0100
arc: B0 S1_V02N0101
arc: B1 V00B0000
arc: B2 V01N0001
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: S1_V02S0301 F1
arc: V01S0000 F2
word: SLICEC.K1.INIT 0000000000001110
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1

.tile R49C121:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V01S0100
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 V02N0401
arc: W1_H02W0401 N1_V01S0000
arc: A1 F5
arc: A2 V02S0501
arc: A3 V01N0101
arc: A4 S1_V02N0101
arc: A5 N1_V01N0101
arc: A6 V02S0301
arc: B1 E1_H01W0100
arc: B2 H02W0301
arc: B3 V02N0101
arc: B5 S1_V02N0501
arc: B6 H02W0301
arc: B7 N1_V01S0000
arc: C0 N1_V02S0401
arc: C1 F4
arc: C2 V02N0401
arc: C3 E1_H02W0601
arc: C4 F6
arc: C5 H02W0601
arc: C6 V00T0000
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 V02S0201
arc: D2 E1_H02W0201
arc: D3 S1_V02N0201
arc: D4 E1_H02W0001
arc: D5 H02W0001
arc: D6 S1_V02N0401
arc: D7 V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E3_H06E0103 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F2
arc: S1_V02S0401 F6
arc: V01S0000 F1
word: SLICEA.K0.INIT 0000000011110000
word: SLICEB.K0.INIT 1010100000100000
word: SLICED.K1.INIT 0011001100000000
word: SLICED.K0.INIT 1010001010000000
word: SLICEA.K1.INIT 0000000010000000
word: SLICEB.K1.INIT 0010000000000000
word: SLICEC.K1.INIT 0000000100000000
word: SLICEC.K0.INIT 0000010100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R49C122:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0701 V01N0101
arc: H00L0000 V02S0201
arc: H00L0100 V02N0301
arc: H00R0100 S1_V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0501 H01E0101
arc: S3_V06S0103 N1_V01S0100
arc: S3_V06S0303 N1_V01S0100
arc: W1_H02W0001 V01N0001
arc: W1_H02W0301 V02N0301
arc: W1_H02W0601 N1_V01S0000
arc: A1 F7
arc: A2 V02S0701
arc: A4 S1_V02N0301
arc: A5 S1_V02N0301
arc: B1 F3
arc: B2 V02N0301
arc: B5 V02N0501
arc: B6 H02W0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 H02E0601
arc: C3 H02E0601
arc: C5 V01N0101
arc: C6 S1_V02N0201
arc: C7 V02N0001
arc: CE0 H00L0100
arc: CLK0 G_HPBX0500
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 E1_H02W0201
arc: D3 V02N0001
arc: D4 H00R0100
arc: D5 H01W0000
arc: D6 H02E0201
arc: D7 H02E0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: E1_H02E0101 F3
arc: E1_H02E0501 F7
arc: E3_H06E0103 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 F7
arc: H01W0100 F0
arc: LSR0 E1_H02W0501
arc: M0 H01E0001
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F2
arc: N1_V02N0401 F4
arc: N1_V02N0601 F6
arc: N3_V06N0003 F3
arc: S1_V02S0001 F0
arc: S1_V02S0101 F3
arc: S1_V02S0301 F3
arc: S1_V02S0401 F6
arc: S1_V02S0701 F7
arc: S3_V06S0003 F3
arc: V00B0100 F7
arc: V01S0000 F3
arc: W1_H02W0101 F3
arc: W1_H02W0201 F2
word: SLICEC.K1.INIT 1000000000000000
word: SLICED.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 1010101000000000
word: SLICEA.K0.INIT 1111000011111111
word: SLICEA.K1.INIT 0011000111110101
word: SLICED.K0.INIT 0000000011000000
word: SLICEB.K0.INIT 1110000000100000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R49C123:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 S1_V02N0201
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0501 H01E0101
arc: S1_V02S0701 H01E0101
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 E1_H01W0000
arc: W1_H02W0601 V01N0001
arc: A1 F7
arc: A2 H02E0501
arc: A3 H01E0001
arc: A5 W1_H02E0701
arc: A6 F5
arc: A7 F5
arc: B0 E1_H02W0101
arc: B1 H02E0101
arc: B2 H00R0100
arc: B4 V02N0501
arc: B5 H01E0101
arc: B6 V00T0000
arc: B7 S1_V02N0701
arc: C0 W1_H02E0401
arc: C1 V02N0601
arc: C2 H02W0601
arc: C3 S1_V02N0601
arc: C4 V02N0201
arc: C5 E1_H01E0101
arc: C6 S1_V02N0001
arc: C7 E1_H02W0601
arc: D0 H01E0101
arc: D1 H02E0001
arc: D2 N1_V01S0000
arc: D3 V01S0100
arc: D4 V02N0401
arc: D5 V02S0401
arc: D6 H02E0201
arc: D7 V02N0401
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0001 F2
arc: S1_V02S0201 F0
arc: S1_V02S0401 F4
arc: S1_V02S0601 F6
arc: S3_V06S0203 F4
arc: V00T0000 F2
arc: V01S0000 F1
arc: V01S0100 F4
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 0010101010101010
word: SLICEA.K1.INIT 0000000000101010
word: SLICEA.K0.INIT 0011000000000000
word: SLICEC.K1.INIT 0000000000000111
word: SLICEB.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 0000011100000000
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 0011111111111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R49C124:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: H00L0000 V02S0201
arc: H00L0100 W1_H02E0301
arc: H00R0000 V02N0401
arc: H00R0100 W1_H02E0701
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0101 H06E0103
arc: V00B0100 S1_V02N0301
arc: V00T0000 S1_V02N0601
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 S1_V02N0501
arc: A0 V02N0501
arc: A2 F5
arc: A4 F5
arc: A5 V02N0301
arc: B0 S1_V02N0101
arc: B2 S1_V02N0301
arc: B4 V00B0100
arc: B6 V02S0701
arc: C0 V02N0601
arc: C2 S1_V02N0401
arc: C4 N1_V02S0001
arc: C5 V02N0201
arc: C6 V02N0201
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0500
arc: D0 H00R0000
arc: D2 S1_V02N0001
arc: D4 H02E0201
arc: D5 H00R0100
arc: D6 H02E0001
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M3 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F2
arc: N3_V06N0003 Q3
arc: N3_V06N0303 F5
arc: S1_V02S0001 F0
arc: S1_V02S0201 F2
arc: S1_V02S0501 F5
arc: S3_V06S0003 Q3
arc: S3_V06S0203 Q4
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
word: SLICEB.K0.INIT 0000000100000000
word: SLICEC.K0.INIT 0001000000000000
word: SLICEA.K0.INIT 0000100000000000
word: SLICED.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 1010000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R49C13:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0203 E3_H06W0203

.tile R49C16:PLC2
arc: N3_V06N0303 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303

.tile R49C17:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R49C19:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0203 E3_H06W0103

.tile R49C22:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R49C23:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R49C25:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003

.tile R49C28:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R49C29:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R49C2:PLC2
arc: S3_V06S0103 H06W0103

.tile R49C31:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0303

.tile R49C34:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R49C35:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R49C37:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0303 E3_H06W0303

.tile R49C40:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R49C41:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R49C43:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0303 E3_H06W0303

.tile R49C46:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R49C47:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R49C49:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: W3_H06W0303 E3_H06W0203

.tile R49C4:PLC2
arc: N3_V06N0003 E3_H06W0003
arc: S3_V06S0203 H06W0203
arc: W3_H06W0003 E3_H06W0003

.tile R49C52:PLC2
arc: S3_V06S0303 N3_V06S0303
arc: W3_H06W0203 E3_H06W0203

.tile R49C53:PLC2
arc: H00L0000 N1_V02S0001
arc: H00R0100 V02S0701
arc: V00B0000 N1_V02S0201
arc: CE0 H00R0100
arc: CLK0 G_HPBX0400
arc: LSR0 V00B0000
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: W3_H06W0103 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C55:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0203 E3_H06W0203

.tile R49C58:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R49C5:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R49C61:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: N3_V06N0203 H06W0203
arc: W3_H06W0203 E3_H06W0203

.tile R49C64:PLC2
arc: N3_V06N0203 E3_H06W0203
arc: S3_V06S0203 E3_H06W0203
arc: W3_H06W0203 E3_H06W0203

.tile R49C66:PLC2
arc: S3_V06S0103 N1_V02S0101

.tile R49C67:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0203 E3_H06W0203

.tile R49C70:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R49C73:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: N3_V06N0203 S3_V06N0103
arc: W3_H06W0203 E3_H06W0203

.tile R49C74:PLC2
arc: E3_H06E0003 V06N0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R49C75:PLC2
arc: E1_H02E0301 V02S0301
arc: N1_V02N0201 V01N0001
arc: S3_V06S0303 N3_V06S0303
arc: B0 V02N0101
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K0.INIT 1100110011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C76:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 E3_H06W0003
arc: E3_H06E0203 N3_V06S0203
arc: N3_V06N0003 E3_H06W0003
arc: S3_V06S0003 E3_H06W0003
arc: V00B0000 N1_V02S0001
arc: V00T0000 S1_V02N0601
arc: W1_H02W0001 N1_V02S0001
arc: W3_H06W0103 E3_H06W0003
arc: A0 N1_V02S0501
arc: A2 V02N0701
arc: A3 V00B0000
arc: A4 S1_V02N0101
arc: A5 V02N0301
arc: B2 V02N0101
arc: B3 H02E0301
arc: B6 V00T0000
arc: B7 S1_V02N0701
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0001 F2
arc: N1_V02N0101 F3
arc: N1_V02N0201 F2
arc: N1_V02N0301 F3
arc: N1_V02N0601 F4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R49C77:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H01E0101
arc: S1_V02S0301 N1_V02S0201
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: V00T0000 V02N0401
arc: B0 V02N0101
arc: C4 V00T0000
arc: CLK0 G_HPBX0600
arc: D4 H02E0001
arc: D7 S1_V02N0601
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: MUXCLK2 CLK0
arc: N1_V01N0001 F0
arc: N1_V02N0701 F7
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 1111111111110000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICED.K1.INIT 0000000011111111
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C78:PLC2
arc: E1_H02E0601 V06N0303
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 W1_H02E0301
arc: V00T0000 W1_H02E0201
arc: V00T0100 W1_H02E0301
arc: A2 V01N0101
arc: A3 V00T0000
arc: A7 H00L0000
arc: B0 W1_H02E0301
arc: B2 V02N0101
arc: B3 S1_V02N0301
arc: B4 H01E0101
arc: B5 N1_V01S0000
arc: B6 H02E0101
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 F6
arc: E1_H02E0001 F2
arc: E1_H02E0101 F3
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: E1_H02E0701 F7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: M2 V00T0100
arc: MUXCLK1 CLK0
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 1100110011000000
word: SLICEC.K1.INIT 1100110011000000
word: SLICED.K0.INIT 1100110011000000
word: SLICED.K1.INIT 1010101010100000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C79:PLC2
arc: E1_H02E0501 H01E0101
arc: E3_H06E0103 W3_H06E0003
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 H02E0601
arc: N3_V06N0003 H06W0003
arc: S1_V02S0601 N1_V02S0601
arc: W3_H06W0203 E3_H06W0103
arc: A7 V02N0301
arc: B0 V00T0000
arc: B4 V02N0501
arc: B6 V02N0701
arc: C4 S1_V02N0201
arc: C6 S1_V02N0201
arc: C7 S1_V02N0001
arc: CLK0 G_HPBX0600
arc: D4 V02N0601
arc: D6 V02N0601
arc: D7 V02N0401
arc: E1_H01E0101 F4
arc: E1_H02E0001 F0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02W0601
arc: MUXCLK0 CLK0
arc: N1_V02N0401 F6
arc: N1_V02N0701 F7
arc: V00T0000 Q0
word: SLICEA.K0.INIT 1100110011000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 1111110011000000
word: SLICED.K0.INIT 1100001100111100
word: SLICED.K1.INIT 1010010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R49C7:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303
arc: W3_H06W0203 E3_H06W0203

.tile R49C80:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 W3_H06E0003
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 S3_V06N0203
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 W1_H02E0401
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0001
arc: W1_H02W0601 N1_V02S0601
arc: A0 N1_V02S0501
arc: A2 V00T0000
arc: A3 S1_V02N0701
arc: A4 V00B0000
arc: A5 W1_H02E0501
arc: A6 H02E0501
arc: A7 W1_H02E0701
arc: B2 H00R0000
arc: B3 W1_H02E0101
arc: B4 H02W0301
arc: B5 V00B0100
arc: B6 S1_V02N0501
arc: B7 E1_H02W0301
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R49C81:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: H00L0000 W1_H02E0001
arc: H00R0000 S1_V02N0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 H02W0701
arc: V00B0100 V02S0101
arc: W1_H02W0301 S1_V02N0301
arc: A3 F5
arc: A4 H02E0501
arc: A5 H02W0701
arc: A7 H00L0000
arc: B3 H02E0101
arc: B4 V02N0701
arc: B5 S1_V02N0701
arc: B7 S1_V02N0501
arc: C3 F4
arc: C4 H02W0401
arc: C5 H02W0601
arc: C7 V01N0101
arc: CLK0 G_HPBX0600
arc: D3 H02W0201
arc: D4 H00R0100
arc: D5 H02E0201
arc: D7 F0
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: M2 V00B0100
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F7
arc: N1_V02N0101 Q3
arc: V01S0100 F2
word: SLICED.K1.INIT 1101111101000111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K1.INIT 1100111101000101
word: SLICEC.K0.INIT 1100111101000101
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 1000000000100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R49C82:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0303 E3_H06W0303
arc: V00T0000 V02N0601
arc: V00T0100 H02E0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0003 E3_H06W0303
arc: A2 V02N0701
arc: B0 V00T0000
arc: C0 N1_V02S0601
arc: CLK0 G_HPBX0200
arc: D0 H02W0001
arc: D2 H01E0101
arc: E1_H02E0201 Q2
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V02N0201 F0
word: SLICEA.K0.INIT 1100000011110011
word: SLICEB.K0.INIT 0000000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C83:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0501 W1_H02E0401
arc: H00R0000 E1_H02W0401
arc: N1_V01N0101 N3_V06S0203
arc: N3_V06N0303 S3_V06N0203
arc: V00T0000 H02E0201
arc: W1_H02W0001 N1_V02S0001
arc: A0 N1_V02S0501
arc: A2 V02N0501
arc: A3 V02N0701
arc: A4 H02E0501
arc: A5 E1_H01W0000
arc: A6 H00R0000
arc: A7 E1_H02W0501
arc: B2 V02N0301
arc: B3 S1_V02N0301
arc: B4 H02E0301
arc: B5 S1_V02N0501
arc: B6 S1_V02N0701
arc: B7 W1_H02E0301
arc: CLK0 G_HPBX0200
arc: M3 H02W0201
arc: M4 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0401 Q4
arc: V01S0000 Q3
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C84:PLC2
arc: E1_H02E0301 V01N0101
arc: N1_V02N0001 H02E0001
arc: N3_V06N0303 E3_H06W0303
arc: V00T0000 E1_H02W0201
arc: W1_H02W0201 S1_V02N0201
arc: A0 S1_V02N0701
arc: A1 S1_V02N0501
arc: A2 H02E0501
arc: A3 W1_H02E0701
arc: B0 V00T0000
arc: B1 E1_H02W0301
arc: B2 H02W0301
arc: B3 E1_H02W0101
arc: D6 E1_H02W0001
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: S1_V02S0601 F4
word: SLICEA.K0.INIT 1001100110011010
word: SLICED.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R49C85:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 H02W0401
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0601 H06W0303
arc: V00T0000 V02N0401
arc: W1_H02W0301 E1_H01W0100
arc: W3_H06W0103 E3_H06W0003
arc: A0 H00R0000
arc: A2 H02W0501
arc: A3 V01N0101
arc: A4 S1_V02N0101
arc: A5 V00T0000
arc: A6 H02W0701
arc: A7 V02N0301
arc: B2 V01N0001
arc: B3 V02N0101
arc: B4 H02E0301
arc: B5 V02N0701
arc: B6 S1_V02N0701
arc: B7 V02N0501
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: W1_H02W0401 F6
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R49C86:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 V02S0501
arc: E3_H06E0003 W3_H06E0003
arc: H00L0100 V02N0301
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H01W0100
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00B0100 V02S0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 V02N0701
arc: A0 H00L0100
arc: A1 S1_V02N0501
arc: A2 V00B0000
arc: A6 F7
arc: A7 E1_H01W0000
arc: B0 S1_V02N0301
arc: B1 H02W0101
arc: B2 V02N0101
arc: B3 V01N0001
arc: B6 V01S0000
arc: C6 V02N0001
arc: C7 H02W0601
arc: CLK0 G_HPBX0600
arc: D6 E1_H02W0001
arc: D7 H02W0001
arc: E1_H02E0401 Q6
arc: E3_H06E0303 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: LSR1 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q6
arc: N3_V06N0303 Q6
arc: S3_V06S0303 Q6
arc: V01S0000 Q6
arc: W1_H02W0101 F3
arc: W1_H02W0201 F0
arc: W1_H02W0301 F1
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 1100110011000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K1.INIT 0000000000000101
word: SLICED.K0.INIT 0010001000110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R49C87:PLC2
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 S1_V02N0601
arc: H00R0100 V02S0701
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N1_V01S0100
arc: V00T0000 V02S0401
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V02N0101
arc: W1_H02W0401 N3_V06S0203
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 H00L0100
arc: A3 V02S0701
arc: A4 V00B0000
arc: A5 V00B0000
arc: A6 H02E0501
arc: B0 V00B0000
arc: B1 Q1
arc: B2 H01W0100
arc: B3 H01W0100
arc: B4 N1_V01S0000
arc: B5 N1_V01S0000
arc: B6 V02S0701
arc: C0 H00L0100
arc: C2 H00R0100
arc: C3 H00L0100
arc: C4 V00T0100
arc: C5 V00T0100
arc: C6 V00T0100
arc: CLK0 G_HPBX0600
arc: D0 N1_V01S0000
arc: D1 V01S0100
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 H00R0100
arc: D5 H00R0100
arc: D6 V00B0000
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H00R0000 F4
arc: H01W0000 Q1
arc: H01W0100 Q6
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M1 H00R0000
arc: M2 V00T0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q1
arc: N1_V02N0001 F2
arc: N1_V02N0101 F1
arc: N1_V02N0301 F1
arc: N3_V06N0003 F0
arc: N3_V06N0103 F1
arc: S3_V06S0003 F0
arc: S3_V06S0103 F1
arc: V00B0000 Q6
arc: V00T0100 Q1
arc: V01S0000 Q6
arc: V01S0100 Q6
arc: W1_H02W0601 Q6
word: SLICEB.K0.INIT 1110101111100001
word: SLICEB.K1.INIT 1111101110101011
word: SLICEA.K0.INIT 0001000000000000
word: SLICEC.K0.INIT 1110101000010111
word: SLICEC.K1.INIT 1110111100010111
word: SLICED.K0.INIT 1101110111100001
word: SLICEA.K1.INIT 0001000100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R49C88:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0301 W1_H02E0201
arc: E3_H06E0303 H01E0101
arc: H00R0000 H02E0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0201 H01E0001
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H01E0101
arc: V00B0000 V02S0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 H01E0101
arc: W1_H02W0401 E3_H06W0203
arc: W3_H06W0303 E3_H06W0203
arc: C2 W1_H02E0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D2 V02N0001
arc: E1_H01E0001 F2
arc: E1_H01E0101 F2
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
arc: H01W0100 F2
arc: LSR0 H02W0301
arc: M0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F2
arc: N3_V06N0103 F2
arc: S1_V02S0001 Q0
arc: S3_V06S0103 F2
arc: V01S0000 F2
arc: V01S0100 Q0
word: SLICEB.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C89:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02S0301
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W1_H02E0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 H01E0101
arc: S3_V06S0303 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 V02S0301
arc: A1 V02S0701
arc: B0 V01N0001
arc: B1 V01N0001
arc: C0 H02W0401
arc: C1 H02W0401
arc: D0 H02W0001
arc: D1 H02W0001
arc: F0 F5A_SLICE
arc: M0 E1_H02W0601
arc: N3_V06N0003 F0
word: SLICEA.K0.INIT 0000111111001100
word: SLICEA.K1.INIT 0000111111101110
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R49C90:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 W1_H02E0001
arc: H00L0000 V02N0201
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H02E0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0203 E1_H01W0000
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 H06E0103
arc: V00B0000 S1_V02N0001
arc: V00T0000 H02E0001
arc: W1_H02W0001 V02S0001
arc: W1_H02W0401 V02S0401
arc: A1 V02S0501
arc: A2 N1_V02S0701
arc: A6 V02S0101
arc: B1 N1_V02S0301
arc: B2 H00L0000
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 N1_V02S0401
arc: C5 E1_H02W0601
arc: CE1 S1_V02N0201
arc: CLK0 G_HPBX0600
arc: D1 F2
arc: D2 Q2
arc: D5 V02S0601
arc: D6 V02N0401
arc: E1_H01E0101 F6
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 F6
arc: LSR0 H02E0301
arc: M0 V00B0000
arc: M2 V00T0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N3_V06N0003 F0
arc: N3_V06N0303 F6
arc: S3_V06S0303 F5
arc: V01S0000 Q2
arc: V01S0100 F6
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 1010101011111111
word: SLICEB.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1000000011110000
word: SLICEC.K1.INIT 0000111100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R49C91:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 V06S0203
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 N1_V02S0601
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 W1_H02E0301
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 E1_H01W0000
arc: W3_H06W0003 E3_H06W0003
arc: A0 V02S0501
arc: A2 H02W0501
arc: A3 H02W0701
arc: A4 E1_H02W0501
arc: A5 V00T0100
arc: A6 V02S0301
arc: A7 H02E0701
arc: B2 V01N0001
arc: B3 H00R0000
arc: B4 N1_V01S0000
arc: B5 V01S0000
arc: B6 V02N0501
arc: B7 N1_V02S0701
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: E1_H02E0701 F5
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V02N0701 F7
arc: N3_V06N0203 F4
arc: N3_V06N0303 F6
arc: W1_H02W0501 F5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101100
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R49C92:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 E3_H06W0103
arc: E1_H02E0301 V01N0101
arc: H00L0000 N1_V02S0201
arc: H00L0100 N1_V02S0301
arc: H00R0000 W1_H02E0401
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 W3_H06E0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N1_V02S0401
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00T0100 V02N0701
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 N1_V02S0701
arc: A0 H00L0100
arc: A1 H00L0000
arc: A2 V02S0501
arc: A3 V02S0701
arc: A4 V02S0101
arc: A5 V02N0301
arc: A6 V02N0101
arc: A7 V00T0100
arc: B0 E1_H02W0301
arc: B1 H02W0101
arc: B2 H00R0000
arc: B3 S1_V02N0301
arc: B4 E1_H02W0101
arc: B5 H02E0301
arc: B6 N1_V01S0000
arc: B7 V00B0000
arc: E1_H01E0101 F2
arc: E1_H02E0201 F2
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: N3_V06N0003 F0
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: V01S0000 F1
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R49C93:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0701 E3_H06W0203
arc: H00R0000 V02S0601
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W3_H06E0103
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00T0000 V02N0601
arc: V00T0100 V02N0701
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: A0 H00R0000
arc: A1 V02S0701
arc: A2 V02S0501
arc: A3 E1_H02W0501
arc: A4 H02W0501
arc: A5 V00T0000
arc: A6 V00T0100
arc: A7 W1_H02E0501
arc: B0 S1_V02N0101
arc: B1 V02N0301
arc: B2 E1_H02W0301
arc: B3 N1_V02S0301
arc: B4 H02E0301
arc: B5 H02E0101
arc: B6 V02N0501
arc: B7 V00B0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F1
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0003 F0
arc: S1_V02S0501 F5
arc: S3_V06S0203 F4
arc: V01S0000 F4
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101100
word: SLICEC.K1.INIT 0110011001101010
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R49C94:PLC2
arc: E1_H02E0101 W1_H02E0001
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 H01E0101
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 V06S0203
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 E3_H06W0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V01S0000
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 N1_V02S0501
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 V02N0401
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W3_H06W0203 E3_H06W0203
arc: A0 H00L0000
arc: A1 V01N0101
arc: A2 H02W0701
arc: A3 N1_V02S0701
arc: A4 V02N0301
arc: A5 H02E0701
arc: A6 N1_V01S0100
arc: A7 N1_V02S0301
arc: B0 V02S0101
arc: B1 H02E0301
arc: B2 V02S0301
arc: B3 V01N0001
arc: B4 S1_V02N0701
arc: B5 S1_V02N0501
arc: B6 E1_H02W0101
arc: B7 V00T0000
arc: E1_H01E0001 F2
arc: E1_H01E0101 F0
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S3_V06S0303 F5
arc: V01S0000 F7
arc: V01S0100 F4
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101010
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101010
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R49C95:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02N0501
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 W1_H02E0401
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 H02E0601
arc: V00B0100 V02N0301
arc: V00T0000 V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 V01N0101
arc: A0 F7
arc: A1 V02N0701
arc: A6 H02W0501
arc: B0 E1_H02W0301
arc: B1 H00R0100
arc: B6 V00B0100
arc: C6 V02N0001
arc: C7 V00T0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D6 S1_V02N0401
arc: D7 N1_V02S0401
arc: E1_H01E0001 F1
arc: E1_H01E0101 F0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: N3_V06N0203 Q4
arc: S1_V02S0401 Q4
arc: S3_V06S0103 F1
arc: S3_V06S0203 Q4
arc: V01S0100 F0
arc: W3_H06W0103 F2
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K0.INIT 1010000010001000
word: SLICED.K1.INIT 0000111111110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R49C96:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V06N0003
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 V01N0001
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 H06W0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0101
arc: V00T0000 H02E0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 N3_V06S0203
arc: A0 V02S0701
arc: A2 V02S0701
arc: A5 V02S0101
arc: A6 V02S0101
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B5 N1_V01S0000
arc: C0 N1_V01S0100
arc: C1 V02S0401
arc: C2 N1_V01S0100
arc: C3 V02S0401
arc: C4 V00B0100
arc: C6 V02S0201
arc: C7 V00B0100
arc: D0 V02S0201
arc: D1 N1_V01S0000
arc: D2 V02S0201
arc: D3 V00B0100
arc: D4 V02S0401
arc: D5 V02S0401
arc: D6 V02S0401
arc: D7 V02S0401
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00T0000
arc: M3 W1_H02E0201
arc: M4 V00T0000
arc: M5 H00R0100
arc: M6 V00T0000
arc: N3_V06N0003 F3
word: SLICEA.K0.INIT 1000100011011000
word: SLICEA.K1.INIT 1100000011001111
word: SLICEB.K0.INIT 1101110111011000
word: SLICEB.K1.INIT 1111111100001111
word: SLICEC.K0.INIT 1111000000000000
word: SLICEC.K1.INIT 1010101000110011
word: SLICED.K0.INIT 1010101011110000
word: SLICED.K1.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R49C97:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W1_H02E0601
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 S3_V06N0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0701 H02W0701
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 W1_H02E0401
arc: V00T0000 E1_H02W0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 V02N0301
arc: W1_H02W0701 V01N0101
arc: W3_H06W0003 E3_H06W0003
arc: A0 V02N0501
arc: A1 F5
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 N1_V01S0100
arc: A5 V00B0000
arc: A6 F7
arc: A7 W1_H02E0501
arc: B0 V02S0301
arc: B1 S1_V02N0101
arc: B2 E1_H02W0101
arc: B3 H02E0301
arc: B4 H02W0301
arc: B5 S1_V02N0501
arc: B6 V02S0701
arc: B7 V02S0501
arc: C0 V02N0401
arc: C1 N1_V02S0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 V02S0001
arc: C5 V02S0201
arc: C6 F4
arc: C7 V00T0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 S1_V02N0001
arc: D2 H02E0001
arc: D3 H02E0201
arc: D4 W1_H02E0001
arc: D5 V02S0401
arc: D6 H00L0100
arc: D7 V01N0001
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: LSR1 V00T0100
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F0
arc: S3_V06S0303 F6
arc: V01S0000 Q7
word: SLICED.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 1100000010001000
word: SLICEA.K0.INIT 0000000000000100
word: SLICED.K1.INIT 1000010000100001
word: SLICEB.K1.INIT 1000010000100001
word: SLICEC.K1.INIT 0001001100000000
word: SLICEA.K1.INIT 0000111100001101
word: SLICEC.K0.INIT 1001000000001001
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C98:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 V02N0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V06N0003
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: E3_H06E0103 V06N0103
arc: H00L0100 V02N0101
arc: H00R0000 V02S0401
arc: H00R0100 H02W0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 E1_H01W0000
arc: S1_V02S0701 H02W0701
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 H02E0601
arc: V00T0000 N1_V02S0401
arc: V00T0100 E1_H02W0101
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0303 E3_H06W0303
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 F7
arc: A3 F7
arc: A4 F5
arc: A5 S1_V02N0101
arc: A7 V02N0301
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 N1_V02S0301
arc: B3 N1_V02S0301
arc: B4 N1_V01S0000
arc: B5 V02S0501
arc: B6 S1_V02N0701
arc: B7 N1_V02S0701
arc: C1 V02S0401
arc: C2 H02E0401
arc: C4 V02S0001
arc: C5 N1_V02S0001
arc: C6 V00T0100
arc: C7 F4
arc: CE2 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 H02E0201
arc: D2 F0
arc: D3 F0
arc: D4 V02N0401
arc: D5 H00R0100
arc: D6 S1_V02N0601
arc: D7 N1_V02S0601
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR1 E1_H02W0301
arc: M0 V00T0000
arc: M2 E1_H02W0601
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V02N0201 F0
arc: S1_V02S0001 F2
word: SLICEC.K1.INIT 1011100000000000
word: SLICEC.K0.INIT 0000000000010000
word: SLICEA.K0.INIT 0111011100000000
word: SLICEA.K1.INIT 0000000001110000
word: SLICED.K1.INIT 0111000000000000
word: SLICED.K0.INIT 1100111100000011
word: SLICEB.K0.INIT 0010101000100010
word: SLICEB.K1.INIT 1010101000100010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R49C99:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 S1_V02N0201
arc: N1_V02N0001 V01N0001
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 H01E0001
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 H06E0303
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 H06W0303
arc: S1_V02S0601 N1_V02S0301
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02W0701
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 N3_V06S0203
arc: A0 F5
arc: A4 N1_V01S0100
arc: A5 E1_H02W0501
arc: A7 H02W0501
arc: B0 F3
arc: B1 H02E0301
arc: B3 V02S0301
arc: B4 S1_V02N0501
arc: B5 V01S0000
arc: B6 V02N0501
arc: B7 V00B0100
arc: C0 H02W0401
arc: C1 H00L0000
arc: C4 H02E0401
arc: C6 S1_V02N0201
arc: C7 V02N0201
arc: D0 V02S0201
arc: D1 V00T0100
arc: D3 V02S0001
arc: D4 S1_V02N0601
arc: D5 H00R0100
arc: D6 V02N0601
arc: D7 N1_V02S0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F1
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F0
arc: V01S0100 F3
word: SLICEB.K1.INIT 1100110000000000
word: SLICEA.K0.INIT 0010101010101010
word: SLICEC.K1.INIT 0111011100000000
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K0.INIT 1010000010001000
word: SLICED.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1100111111000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R4C13:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R4C19:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R4C25:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R4C2:PLC2
arc: W1_H02W0301 S1_V02N0301

.tile R4C31:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R4C37:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R4C3:PLC2
arc: W1_H02W0201 V02N0201

.tile R4C40:PLC2
arc: S1_V02S0001 H06E0003

.tile R4C7:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R50C100:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 V06N0003
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02W0101
arc: H00R0000 W1_H02E0401
arc: H00R0100 E1_H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 H02W0601
arc: V00B0100 N1_V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V02S0701
arc: A1 V02N0701
arc: A2 N1_V02S0701
arc: A3 V00B0000
arc: A4 F5
arc: A5 H02E0501
arc: A6 F7
arc: A7 H00R0000
arc: B2 E1_H01W0100
arc: B3 V02N0301
arc: B4 H02E0101
arc: B5 E1_H02W0101
arc: B6 F3
arc: B7 V00B0100
arc: C1 V02N0401
arc: C2 N1_V01N0001
arc: C3 W1_H02E0401
arc: C4 H02E0401
arc: C5 V02S0001
arc: C6 F4
arc: C7 V00T0000
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D1 W1_H02E0001
arc: D2 V00T0100
arc: D3 H02W0001
arc: D4 H00R0100
arc: D5 V02S0601
arc: D6 E1_H02W0001
arc: D7 H00L0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E1_H02E0001 F0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: MUXCLK0 CLK0
arc: N3_V06N0003 F0
arc: S1_V02S0001 F2
arc: S3_V06S0003 F0
arc: V01S0000 F0
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0000111100001010
word: SLICEA.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K0.INIT 0001000000000000
word: SLICEB.K1.INIT 1010001010000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEC.K0.INIT 0000001000001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R50C101:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 H01E0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02N0001
arc: H00R0000 H02W0601
arc: H01W0000 E3_H06W0103
arc: H01W0100 W3_H06E0303
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 N1_V01S0100
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0303 N3_V06S0303
arc: V00T0000 W1_H02E0001
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0601 N1_V02S0601
arc: A2 F5
arc: A3 F5
arc: A4 E1_H02W0701
arc: A5 H02E0701
arc: A6 W1_H02E0701
arc: A7 V00T0100
arc: B0 E1_H02W0101
arc: B1 V02N0301
arc: B3 S1_V02N0101
arc: B4 H00R0000
arc: B5 W1_H02E0301
arc: B6 V02N0701
arc: B7 H02E0301
arc: C0 F4
arc: C1 V02N0401
arc: C3 H00L0000
arc: C4 H02W0401
arc: C6 V02N0001
arc: C7 V02N0001
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 V02N0201
arc: D2 S1_V02N0001
arc: D3 S1_V02N0001
arc: D4 E1_H01W0100
arc: D5 V02S0401
arc: D6 V02N0401
arc: D7 F0
arc: E1_H01E0001 Q6
arc: E1_H02E0701 F7
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M2 W1_H02E0601
arc: M6 V00T0000
arc: M7 W1_H02E0201
arc: MUXCLK3 CLK0
arc: N1_V02N0401 F6
arc: N3_V06N0103 F2
arc: N3_V06N0203 Q7
arc: N3_V06N0303 Q6
word: SLICEC.K1.INIT 0000000011011101
word: SLICED.K0.INIT 1100000010100000
word: SLICEB.K0.INIT 1111111110101010
word: SLICEB.K1.INIT 1111111110000000
word: SLICEA.K1.INIT 1100000011001111
word: SLICED.K1.INIT 0001010100000000
word: SLICEA.K0.INIT 0000001100001111
word: SLICEC.K0.INIT 0100110011000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R50C102:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 V02N0701
arc: E3_H06E0003 W1_H02E0001
arc: E3_H06E0203 N3_V06S0203
arc: H00L0100 H02E0101
arc: H00R0000 S1_V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 N3_V06S0303
arc: N3_V06N0003 H06W0003
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0203 N1_V02S0701
arc: V00B0100 V02N0101
arc: V00T0000 E1_H02W0201
arc: V00T0100 H02W0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: A1 H02W0501
arc: A2 V02N0501
arc: A3 V02N0501
arc: A4 V00T0100
arc: A6 F7
arc: A7 V00T0100
arc: B1 W1_H02E0101
arc: B3 V02N0301
arc: B4 H01E0101
arc: B6 E1_H02W0101
arc: B7 V02N0501
arc: C1 N1_V01N0001
arc: C3 H02W0401
arc: C4 H02E0601
arc: C5 S1_V02N0001
arc: C6 V02S0201
arc: C7 H02E0601
arc: CE2 V02S0601
arc: CLK0 G_HPBX0600
arc: D1 H00R0000
arc: D2 V01S0100
arc: D3 S1_V02N0001
arc: D4 V02S0401
arc: D5 H02W0001
arc: D6 F2
arc: D7 H00L0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: H01W0100 F5
arc: LSR1 E1_H02W0301
arc: M0 V00B0100
arc: M2 V00T0000
arc: M5 E1_H02W0001
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V02N0701 Q5
arc: N3_V06N0303 Q5
arc: S1_V02S0201 F0
arc: S1_V02S0501 Q5
arc: V01S0000 Q5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001000000110000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1110000001000000
word: SLICEB.K0.INIT 1010101000000000
word: SLICEB.K1.INIT 0100110010001000
word: SLICED.K1.INIT 1101000010000000
word: SLICED.K0.INIT 0000000000010000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R50C103:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 H02W0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 W3_H06E0203
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0701 N3_V06S0203
arc: A0 W1_H02E0701
arc: A2 F5
arc: A3 N1_V02S0501
arc: A4 V02S0101
arc: A5 H02W0701
arc: A6 H02E0701
arc: A7 N1_V02S0301
arc: B0 V00B0000
arc: B2 E1_H02W0301
arc: B3 W1_H02E0301
arc: B5 S1_V02N0501
arc: B6 S1_V02N0701
arc: B7 V02S0701
arc: C0 F4
arc: C1 F4
arc: C2 V02S0401
arc: C3 N1_V01N0001
arc: C4 E1_H01E0101
arc: C5 V02S0201
arc: C6 V02N0001
arc: C7 H02E0401
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 F2
arc: D1 S1_V02N0001
arc: D2 H01E0101
arc: D3 W1_H02E0001
arc: D4 S1_V02N0601
arc: D5 W1_H02E0201
arc: D6 H00R0100
arc: D7 H01W0000
arc: E3_H06E0003 Q3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F3
arc: H01W0100 F0
arc: M0 V00T0100
arc: M3 H01W0100
arc: MUXCLK1 CLK0
arc: N3_V06N0003 Q3
arc: V01S0000 F6
word: SLICEA.K0.INIT 1101110011111100
word: SLICEA.K1.INIT 1111111111110000
word: SLICEC.K1.INIT 0111000011110000
word: SLICEB.K0.INIT 0000000000101010
word: SLICEC.K0.INIT 0101010100000101
word: SLICEB.K1.INIT 0001001100000000
word: SLICED.K1.INIT 0011101100000000
word: SLICED.K0.INIT 1111000100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R50C104:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: H00L0000 V02S0001
arc: H00L0100 V02S0301
arc: H00R0100 H02W0701
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 H06E0303
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 H06E0303
arc: V00B0000 H02W0401
arc: V00B0100 W1_H02E0501
arc: V00T0000 N1_V02S0601
arc: V00T0100 W1_H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 V06N0003
arc: W3_H06W0203 N1_V01S0000
arc: A1 H00L0000
arc: A2 H02W0701
arc: A3 F5
arc: A5 Q5
arc: B0 S1_V02N0101
arc: B1 S1_V02N0301
arc: B2 V02N0301
arc: B3 V02N0301
arc: B5 V00B0100
arc: B6 V02S0501
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 N1_V01N0001
arc: C3 H00R0100
arc: C5 V00T0100
arc: C6 H02E0401
arc: CE2 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 H02W0001
arc: D3 H02W0001
arc: D5 H00L0100
arc: D6 E1_H02W0201
arc: E1_H01E0001 Q5
arc: E1_H01E0101 Q5
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F6
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: M2 H02W0601
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N3_V06N0303 Q5
arc: V01S0000 F2
arc: W1_H02W0001 F0
word: SLICEB.K0.INIT 1111001011110011
word: SLICEB.K1.INIT 1111101010111011
word: SLICEA.K0.INIT 0000111100110011
word: SLICEA.K1.INIT 0000111110111011
word: SLICEC.K1.INIT 1011000010000000
word: SLICED.K0.INIT 0011001100000011
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R50C105:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 N1_V02S0301
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02N0201
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0401 H06E0203
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0303 N1_V02S0601
arc: V00B0100 N1_V02S0301
arc: V00T0000 N1_V02S0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0601 E1_H02W0301
arc: W1_H02W0701 E1_H02W0701
arc: W3_H06W0203 E3_H06W0203
arc: A0 N1_V02S0701
arc: A4 H02E0501
arc: A5 H02E0501
arc: A6 E1_H02W0501
arc: B0 S1_V02N0301
arc: B2 V02S0301
arc: B3 H01W0100
arc: B4 V00B0100
arc: B5 V01S0000
arc: C0 F4
arc: C2 H02W0401
arc: C3 S1_V02N0601
arc: C4 E1_H02W0601
arc: C5 V00B0100
arc: C6 H01E0001
arc: CE0 H00R0000
arc: CE2 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D2 H02W0001
arc: D3 V02N0001
arc: D4 H01W0000
arc: D5 H00R0100
arc: D6 H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0401 F6
arc: E1_H02E0601 F6
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q0
arc: H01W0100 F2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M5 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q5
arc: N1_V02N0001 F0
arc: S1_V02S0001 Q0
arc: S1_V02S0501 F5
arc: V01S0000 Q5
arc: W3_H06W0003 Q0
arc: W3_H06W0303 Q5
word: SLICEC.K1.INIT 1101000010000000
word: SLICEC.K0.INIT 0000010010001100
word: SLICEA.K0.INIT 0000101100000011
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1100111111000000
word: SLICED.K0.INIT 1111000010101010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R50C106:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 H02W0301
arc: H00R0000 V02N0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: S1_V02S0101 H02W0101
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0701 H02W0701
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 H02E0601
arc: V00B0100 V02N0301
arc: V00T0100 V02S0501
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0201 V02S0201
arc: W1_H02W0401 V02S0401
arc: A3 V02S0501
arc: B2 H02E0301
arc: B3 H02E0301
arc: B6 V02S0501
arc: B7 V02S0501
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0601
arc: C3 H02E0401
arc: C4 V00T0100
arc: C5 H01E0001
arc: C6 V02N0001
arc: C7 H01E0001
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V00T0100
arc: D2 V00T0100
arc: D3 H02E0001
arc: D4 V00B0000
arc: D5 S1_V02N0601
arc: D6 V00B0000
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00B0100
arc: M5 H00R0100
arc: M6 V00B0100
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: N3_V06N0203 Q7
arc: S3_V06S0203 Q7
arc: V01S0100 Q7
word: SLICEA.K0.INIT 1111000011111111
word: SLICEA.K1.INIT 1111000011111111
word: SLICEB.K0.INIT 1111000000110011
word: SLICEB.K1.INIT 1011000110100000
word: SLICEC.K0.INIT 1111111100001111
word: SLICEC.K1.INIT 1111000011111111
word: SLICED.K0.INIT 1100111100000011
word: SLICED.K1.INIT 1100000011000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1

.tile R50C107:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N1_V01S0100
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 N1_V01S0000
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 S1_V02N0001
arc: V00T0000 N1_V02S0401
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V06S0203
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 H02W0701
arc: A5 V02N0101
arc: A6 E1_H01W0000
arc: A7 H02W0501
arc: B0 W1_H02E0101
arc: B1 W1_H02E0101
arc: B2 W1_H02E0101
arc: B3 W1_H02E0101
arc: B4 W1_H02E0101
arc: B5 H02E0101
arc: B6 V02N0501
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 V02S0601
arc: C3 V02S0601
arc: C4 V02S0201
arc: C5 H01E0001
arc: C6 H01E0001
arc: C7 E1_H01E0101
arc: CLK1 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 V00B0000
arc: D5 V02N0401
arc: D6 F0
arc: D7 S1_V02N0401
arc: E1_H01E0001 F1
arc: E1_H02E0201 F2
arc: E1_H02E0301 F3
arc: E1_H02E0601 F6
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0000
word: SLICED.K0.INIT 0001111011010010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICED.K1.INIT 0000010110101111
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE RAMW

.tile R50C108:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 W3_H06E0003
arc: H00L0100 V02S0301
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02W0401
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0203 N1_V01S0000
arc: V00B0000 E1_H02W0401
arc: V00B0100 V02S0301
arc: V00T0000 V02N0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V06S0003
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 V01N0101
arc: A0 N1_V02S0701
arc: A1 N1_V02S0701
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 V00T0100
arc: A5 V02N0101
arc: A6 V02N0301
arc: A7 V02N0301
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 H02E0101
arc: B5 W1_H02E0301
arc: B6 V01S0000
arc: B7 V01S0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C2 H00L0100
arc: C3 H00L0100
arc: C4 V00B0100
arc: C5 H02E0401
arc: C6 H02E0601
arc: C7 H02E0601
arc: CE2 V02S0601
arc: CLK1 G_HPBX0600
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H02E0001
arc: D5 V02N0601
arc: D6 H02E0201
arc: D7 H02E0201
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F0
arc: LSR0 E1_H02W0301
arc: LSR1 V00B0000
arc: M5 H02W0001
arc: M6 V00T0000
arc: MUXCLK2 CLK1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F1
arc: N1_V02N0501 Q5
arc: N1_V02N0701 Q5
arc: V01S0000 F2
word: SLICED.K0.INIT 0000000100001011
word: SLICED.K1.INIT 0000111000000100
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK

.tile R50C109:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 H01E0101
arc: H00L0000 V02S0201
arc: H00R0000 S1_V02N0401
arc: H01W0000 W3_H06E0103
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N1_V01S0000
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02E0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0401 W3_H06E0203
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 H02E0701
arc: A5 S1_V02N0101
arc: A6 F7
arc: B0 E1_H02W0101
arc: B1 E1_H02W0101
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 W1_H02E0101
arc: B5 H00R0000
arc: B6 E1_H02W0301
arc: B7 W1_H02E0301
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V02S0201
arc: C5 V00T0100
arc: C6 H02W0601
arc: C7 H01E0001
arc: CLK1 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 V02S0401
arc: D5 H02E0001
arc: D6 V01N0001
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0201 F2
arc: E1_H02E0301 F1
arc: E1_H02E0601 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0000
word: SLICED.K1.INIT 1100110011110000
word: SLICED.K0.INIT 1001000000001001
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R50C10:PLC2
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0203

.tile R50C110:PLC2
arc: E1_H02E0001 V01N0001
arc: H00L0000 V02S0201
arc: H00R0000 H02E0401
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H06E0203
arc: V00B0100 N1_V02S0301
arc: V00T0100 W1_H02E0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 H02W0701
arc: A5 V02N0101
arc: A7 S1_V02N0301
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 H02W0101
arc: B5 H00R0000
arc: B6 H02E0301
arc: B7 V02N0501
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V02S0201
arc: C5 V00T0100
arc: C6 V02N0001
arc: C7 H01E0001
arc: CLK1 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 S1_V02N0401
arc: D5 W1_H02E0001
arc: D6 H01W0000
arc: D7 F0
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F1
arc: LSR1 V00B0100
arc: N1_V01N0001 F7
arc: N1_V01N0101 F3
arc: W1_H02W0601 F6
word: SLICED.K1.INIT 0101011010011010
word: SLICED.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW

.tile R50C111:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 W1_H02E0201
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0701 W3_H06E0203
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0601 V01N0001
arc: S1_V02S0701 N1_V02S0701
arc: V00B0000 W1_H02E0601
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0203 E3_H06W0203
arc: A2 H01E0001
arc: A4 S1_V02N0101
arc: A7 W1_H02E0501
arc: B2 V02N0101
arc: B4 V02N0501
arc: B7 V00T0000
arc: C2 H00L0000
arc: C4 V01N0101
arc: C7 F4
arc: D2 V02N0001
arc: D4 H02E0001
arc: D7 N1_V02S0401
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F6 F5D_SLICE
arc: M6 V00B0000
arc: N1_V02N0601 F6
arc: V00T0000 F2
word: SLICEC.K0.INIT 1010011010010101
word: SLICEB.K0.INIT 1001100111000011
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000010000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R50C112:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 W3_H06E0303
arc: H00L0000 H02E0201
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0101 H02E0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0103 W3_H06E0103
arc: V00B0000 V02S0201
arc: V00B0100 H02E0501
arc: V00T0100 N1_V02S0501
arc: W1_H02W0601 W3_H06E0303
arc: A0 H02E0701
arc: A1 H02E0701
arc: A2 H02E0701
arc: A3 H02E0701
arc: A4 H02E0701
arc: A7 V02N0301
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H02E0101
arc: B3 H02E0101
arc: B4 H02E0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 H00L0000
arc: C4 V02N0201
arc: C5 V00B0100
arc: C7 V02S0001
arc: CLK1 G_HPBX0600
arc: D0 V02S0201
arc: D1 V02S0201
arc: D2 V02S0201
arc: D3 V02S0201
arc: D4 V00B0000
arc: D7 F0
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: S1_V02S0701 F7
word: SLICED.K1.INIT 1111101001010000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK

.tile R50C113:PLC2
arc: N1_V02N0301 H02W0301
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 N1_V02S0301
arc: W3_H06W0003 N3_V06S0003
arc: A2 H02W0501
arc: A4 V02N0101
arc: A6 V02N0301
arc: A7 N1_V02S0101
arc: B0 H02W0101
arc: B3 H02E0101
arc: B5 H02W0301
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R50C114:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: H00R0100 E1_H02W0501
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 W1_H02E0701
arc: V00T0100 V02N0501
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 V06S0303
arc: B2 E1_H02W0101
arc: C2 N1_V01N0001
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D2 V02N0201
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M7 E1_H01W0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q7
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 1111110000110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C115:PLC2
arc: E1_H02E0401 V02S0401
arc: H00L0100 H02W0301
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0501 H02W0501
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 H02W0001
arc: A0 H00L0100
arc: A1 H00L0100
arc: A3 E1_H02W0501
arc: A4 V00T0100
arc: A5 V00T0000
arc: A6 V02N0101
arc: A7 V02N0101
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 H02W0101
arc: B6 V00B0000
arc: B7 V00B0000
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H02W0401
arc: C4 H02W0401
arc: C5 V02N0201
arc: C6 V00T0000
arc: C7 V00T0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0201
arc: D2 H02W0201
arc: D3 V01S0100
arc: D5 V01N0001
arc: D6 V02S0401
arc: D7 V02S0401
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0000 F0
arc: LSR0 V00B0100
arc: M0 H02W0601
arc: M6 N1_V01N0101
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F5
arc: V00T0100 Q3
arc: V01S0100 Q2
word: SLICEA.K0.INIT 1110111011100010
word: SLICEA.K1.INIT 0010111000100010
word: SLICEB.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1011101110001000
word: SLICEC.K0.INIT 1110001011100010
word: SLICEC.K1.INIT 0101101011110000
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 1001100101101100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C116:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: H00L0000 N1_V02S0001
arc: H00R0000 E1_H02W0401
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H02W0601
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0201 N1_V02S0201
arc: V00B0000 H02E0601
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 V02S0601
arc: A0 H00L0000
arc: A2 F7
arc: A3 V01N0101
arc: A4 V02N0101
arc: A5 V02N0101
arc: A6 H00L0000
arc: B0 E1_H02W0101
arc: B1 V00T0000
arc: B2 E1_H02W0101
arc: B3 E1_H02W0101
arc: B4 S1_V02N0501
arc: B5 S1_V02N0501
arc: B7 V02N0501
arc: C0 V02S0601
arc: C1 N1_V01S0100
arc: C2 V02N0401
arc: C4 V01N0101
arc: C5 V01N0101
arc: C6 H02E0401
arc: C7 N1_V02S0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 V00B0100
arc: D2 V02S0201
arc: D3 W1_H02E0201
arc: D4 V01N0001
arc: D5 V01N0001
arc: D7 V02S0601
arc: E1_H01E0001 Q3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F4
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: W1_H02W0301 Q1
word: SLICED.K0.INIT 0000010100000101
word: SLICEB.K1.INIT 1011101110001000
word: SLICEA.K0.INIT 0111111111111111
word: SLICEA.K1.INIT 1111000011111100
word: SLICEB.K0.INIT 1011100011111100
word: SLICED.K1.INIT 1100000011001111
word: SLICEC.K0.INIT 1001011001101001
word: SLICEC.K1.INIT 0110100110010110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C117:PLC2
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 N3_V06S0303
arc: H00R0100 N1_V02S0701
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 N1_V02S0201
arc: V00T0000 V02S0601
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0203 V06S0203
arc: B4 N1_V01S0000
arc: C0 N1_V01S0100
arc: C4 N1_V02S0001
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D4 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0000 F4
word: SLICEC.K0.INIT 1100000011111111
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R50C118:PLC2
arc: E1_H02E0501 V02N0501
arc: H00R0000 V02S0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 N1_V02S0001
arc: S3_V06S0003 H01E0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 W1_H02E0201
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0501 V02N0501
arc: A0 H00R0000
arc: A3 V01N0101
arc: A4 V02N0101
arc: B0 V00T0000
arc: B3 V01N0001
arc: C0 H02E0401
arc: C1 V02S0401
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V02N0001
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 H01E0101
arc: D3 V02N0201
arc: D4 V02N0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: N1_V02N0201 F2
arc: S1_V02S0201 F2
arc: V01S0000 Q0
arc: V01S0100 Q1
arc: W1_H02W0401 F4
word: SLICEB.K0.INIT 1111000011110000
word: SLICEB.K1.INIT 1111000011100000
word: SLICEC.K0.INIT 1111101000000000
word: SLICEA.K0.INIT 0110100100001111
word: SLICEA.K1.INIT 0000000011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R50C119:PLC2
arc: H00R0000 V02S0601
arc: N1_V02N0001 V01N0001
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06W0203
arc: V00B0100 V02S0301
arc: V01S0000 N3_V06S0103
arc: A2 V02S0501
arc: A4 V00T0000
arc: B4 H00L0000
arc: C0 E1_H02W0601
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0601
arc: C4 V00T0100
arc: C6 E1_H02W0601
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0500
arc: D0 V00B0100
arc: D1 H00R0000
arc: D3 N1_V01S0000
arc: D4 V00B0000
arc: D6 V02S0401
arc: E1_H02E0101 Q3
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q0
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q2
arc: N1_V02N0601 Q6
arc: V00B0000 Q6
arc: V00T0000 Q2
arc: V00T0100 Q1
arc: V01S0100 Q1
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0000101000001010
word: SLICED.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 0000000000000001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R50C120:PLC2
arc: E3_H06E0003 V01N0001
arc: H00L0000 E1_H02W0201
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 W3_H06E0003
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 V02S0301
arc: A3 V00T0000
arc: A4 F7
arc: A6 E1_H02W0701
arc: B3 H02E0101
arc: B4 H00L0000
arc: B6 E1_H02W0301
arc: C0 H02W0401
arc: C1 H02W0401
arc: C3 N1_V01N0001
arc: C4 E1_H02W0401
arc: C6 V02S0201
arc: C7 V02N0001
arc: CE0 H02W0101
arc: CLK0 G_HPBX0500
arc: D0 V00B0100
arc: D1 N1_V01S0000
arc: D3 V02N0201
arc: D4 H00R0100
arc: D6 S1_V02N0401
arc: D7 E1_H01W0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E1_H02E0401 F6
arc: E1_H02E0601 F4
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 W1_H02E0501
arc: M2 H02E0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 F2
arc: N1_V02N0001 Q0
arc: S1_V02S0701 F7
arc: S3_V06S0203 F4
arc: V00T0000 Q0
arc: V01S0000 F7
arc: V01S0100 F4
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0000111100000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000100000000000
word: SLICED.K0.INIT 0000000000000111
word: SLICED.K1.INIT 0000000000001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R50C121:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 H01E0101
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0601 H01E0001
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 H02W0201
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0303 H01E0101
arc: V00T0000 H02W0201
arc: W1_H02W0101 N1_V02S0101
arc: A1 F5
arc: A6 H02W0501
arc: B0 V02N0301
arc: B6 E1_H02W0301
arc: C0 H02E0401
arc: C1 F4
arc: C2 F4
arc: C3 E1_H01W0000
arc: C4 H02W0601
arc: C5 V00T0000
arc: C7 V02N0201
arc: CLK0 G_HPBX0500
arc: D0 N1_V01S0000
arc: D2 V00T0100
arc: D3 E1_H02W0001
arc: D4 E1_H02W0201
arc: D5 E1_H02W0001
arc: D6 V02N0601
arc: D7 F2
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: E1_H02E0201 Q0
arc: E1_H02E0301 F1
arc: E1_H02E0501 F5
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F5
arc: N1_V02N0201 Q0
arc: N1_V02N0401 F6
arc: N3_V06N0203 F7
arc: N3_V06N0303 F6
arc: S1_V02S0301 F3
arc: S1_V02S0401 F6
arc: S1_V02S0701 F5
arc: S3_V06S0203 F7
arc: V00T0100 F3
arc: V01S0000 F7
arc: V01S0100 F1
arc: W1_H02W0401 F6
arc: W1_H02W0601 F6
word: SLICEC.K1.INIT 1111000000000000
word: SLICEA.K1.INIT 1010000010100000
word: SLICED.K0.INIT 1000100000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 1100111111111111
word: SLICEB.K1.INIT 0000111100000000
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R50C122:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V01N0101
arc: E1_H02E0701 W1_H02E0601
arc: H00R0000 E1_H02W0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 V01N0001
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 H01E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 H02E0501
arc: V00B0100 V02N0101
arc: V00T0000 H02W0001
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 E1_H01W0000
arc: W1_H02W0701 V02S0701
arc: A0 F5
arc: A1 F7
arc: A2 V02S0701
arc: A4 F7
arc: A5 N1_V02S0301
arc: B1 V01N0001
arc: B2 F1
arc: B3 F1
arc: B4 H00L0000
arc: B5 H00R0000
arc: B7 V00B0000
arc: C0 V02N0401
arc: C2 F4
arc: C3 F4
arc: C4 V00T0000
arc: C5 H02W0601
arc: C6 Q6
arc: CLK0 G_HPBX0500
arc: D0 V02N0001
arc: D1 H02W0001
arc: D2 N1_V01S0000
arc: D3 N1_V01S0000
arc: D4 V01N0001
arc: D5 S1_V02N0401
arc: D6 E1_H01W0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F6
arc: E1_H02E0201 Q0
arc: E1_H02E0601 Q6
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: H01W0100 Q6
arc: M2 V00B0100
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F2
arc: N1_V01N0101 F7
arc: N1_V02N0101 F1
arc: N1_V02N0401 F4
arc: S1_V02S0401 F6
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: V00B0000 Q6
arc: V01S0000 F7
arc: V01S0100 Q0
arc: W1_H02W0201 Q0
arc: W1_H02W0501 F7
arc: W1_H02W0601 Q6
arc: W3_H06W0203 F4
word: SLICED.K1.INIT 0000000011001100
word: SLICEC.K0.INIT 1111011111111111
word: SLICEC.K1.INIT 0001000000000000
word: SLICEA.K0.INIT 0101111111111111
word: SLICEB.K0.INIT 0001000001010101
word: SLICEB.K1.INIT 0011000011111111
word: SLICED.K0.INIT 0000000000001111
word: SLICEA.K1.INIT 1000100000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R50C123:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0501 V02S0501
arc: E1_H02E0701 V02S0701
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0701 H02E0701
arc: V00B0000 V02S0201
arc: V00T0000 H02E0001
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 H01E0101
arc: A0 F5
arc: A4 H02W0701
arc: A5 F7
arc: A6 S1_V02N0301
arc: A7 H02W0501
arc: B1 F3
arc: B2 W1_H02E0101
arc: B4 V00B0100
arc: B5 E1_H02W0301
arc: B6 W1_H02E0301
arc: B7 H02E0101
arc: C0 H02W0401
arc: C2 F4
arc: C3 H00L0000
arc: C4 E1_H02W0401
arc: C5 W1_H02E0401
arc: C6 V00T0000
arc: CLK0 G_HPBX0500
arc: D0 N1_V01S0000
arc: D1 H01E0101
arc: D2 S1_V02N0201
arc: D3 H02E0201
arc: D4 V02S0601
arc: D5 V02N0401
arc: D6 W1_H02E0201
arc: D7 V00B0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q0
arc: E1_H02E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q2
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F1
arc: N1_V02N0001 Q2
arc: N1_V02N0101 F1
arc: S1_V02S0001 Q0
arc: S1_V02S0101 F3
arc: S1_V02S0301 F1
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: V00B0100 F7
arc: V01S0000 Q2
arc: V01S0100 Q0
arc: W1_H02W0001 Q2
arc: W1_H02W0201 Q0
arc: W1_H02W0301 F3
word: SLICEC.K1.INIT 0000001000000000
word: SLICEB.K1.INIT 0000000000001111
word: SLICEA.K1.INIT 1100110000000000
word: SLICED.K1.INIT 0000000001110111
word: SLICEA.K0.INIT 0101111111111111
word: SLICEC.K0.INIT 1000000000000000
word: SLICEB.K0.INIT 0011111111111111
word: SLICED.K0.INIT 0100010000000100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R50C124:PLC2
arc: H00L0000 H02E0201
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0203 H06E0203
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H01E0001
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: V00B0100 W1_H02E0501
arc: V00T0100 N1_V02S0701
arc: W1_H02W0501 V02S0501
arc: A0 H02E0701
arc: A1 H02E0501
arc: A2 F7
arc: A3 H02E0501
arc: A4 F5
arc: A5 V02N0301
arc: A6 F7
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 W1_H02E0301
arc: B3 S1_V02N0301
arc: B4 V02N0701
arc: B5 W1_H02E0101
arc: B6 W1_H02E0301
arc: B7 H02E0101
arc: C1 H00L0000
arc: C2 V02N0401
arc: C4 V01N0101
arc: C6 N1_V02S0001
arc: C7 W1_H02E0401
arc: D1 H02E0001
arc: D2 N1_V02S0001
arc: D3 V00T0100
arc: D4 V01N0001
arc: D5 H00L0100
arc: D6 S1_V02N0601
arc: D7 H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: M0 V00B0100
arc: W1_H02W0401 F4
arc: W1_H02W0601 F6
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 1100000000000000
word: SLICED.K0.INIT 1011000010000000
word: SLICEB.K0.INIT 1110001000000000
word: SLICEA.K0.INIT 0111011101110111
word: SLICEA.K1.INIT 0000011101110111
word: SLICEB.K1.INIT 0010001000000000
word: SLICEC.K1.INIT 0000000001110111
word: SLICEC.K0.INIT 0010101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R50C16:PLC2
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile R50C22:PLC2
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile R50C28:PLC2
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0203 E3_H06W0203

.tile R50C2:PLC2
arc: W1_H02W0501 E1_H02W0501

.tile R50C34:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203

.tile R50C3:PLC2
arc: W1_H02W0501 V06S0303

.tile R50C40:PLC2
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0203

.tile R50C46:PLC2
arc: W3_H06W0203 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R50C4:PLC2
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103

.tile R50C52:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0303

.tile R50C55:PLC2
arc: N1_V02N0301 H06W0003

.tile R50C58:PLC2
arc: H00L0000 H02W0001
arc: V00B0100 N1_V02S0301
arc: W3_H06W0003 E3_H06W0003
arc: CE3 H00L0000
arc: CLK0 G_HPBX0400
arc: LSR0 H02W0301
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: W3_H06W0303 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C59:PLC2
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 V02N0301

.tile R50C62:PLC2
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303

.tile R50C63:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: S1_V02S0201 E3_H06W0103
arc: S1_V02S0301 E3_H06W0003
arc: S3_V06S0203 H06W0203

.tile R50C64:PLC2
arc: S3_V06S0003 H06W0003
arc: S3_V06S0103 H06W0103
arc: S3_V06S0303 H06W0303
arc: W3_H06W0003 E3_H06W0303

.tile R50C65:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R50C66:PLC2
arc: S3_V06S0203 E3_H06W0203
arc: W3_H06W0203 E3_H06W0103

.tile R50C67:PLC2
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R50C68:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203

.tile R50C69:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0103 E3_H06W0003

.tile R50C70:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R50C72:PLC2
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203

.tile R50C73:PLC2
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: S3_V06S0103 N3_V06S0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0103
arc: W3_H06W0303 E3_H06W0303

.tile R50C74:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R50C75:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0601 W3_H06E0303
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203
arc: H00L0000 S1_V02N0001
arc: H00L0100 E1_H02W0301
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H06W0103
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0301 E1_H02W0301
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02W0501
arc: A2 V02N0501
arc: A3 H00L0100
arc: A4 S1_V02N0101
arc: A5 V00B0000
arc: A6 S1_V02N0301
arc: B2 E1_H02W0101
arc: B3 H00L0000
arc: B7 V02N0701
arc: E1_H01E0001 F3
arc: E1_H01E0101 F5
arc: E1_H02E0201 F2
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: N1_V02N0201 F2
arc: N1_V02N0301 F3
arc: N1_V02N0401 F6
arc: N1_V02N0501 F7
arc: N1_V02N0601 F4
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R50C76:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0701 S1_V02N0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0203 S3_V06N0203
arc: S1_V02S0101 E3_H06W0103
arc: S3_V06S0003 E3_H06W0003
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: W1_H02W0501 E1_H02W0501
arc: W3_H06W0203 E3_H06W0103
arc: B0 V02N0301
arc: B1 S1_V02N0101
arc: E1_H01E0001 F0
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R50C77:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0301 E1_H01W0100
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 W1_H02E0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 H01E0101
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 S1_V02N0201
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 E3_H06W0003
arc: A0 H02W0501
arc: A2 H02E0701
arc: A3 E1_H01E0001
arc: A4 V00B0000
arc: A5 S1_V02N0301
arc: A7 V02N0301
arc: B2 V02S0301
arc: B3 W1_H02E0101
arc: B6 V02N0501
word: SLICED.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001010
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R50C78:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0601 V01N0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H06E0203
arc: N1_V02N0601 H06E0303
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0601 H01E0001
arc: V00B0000 H02W0401
arc: W1_H02W0501 E3_H06W0303
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0103 E1_H01W0100
arc: B7 V00B0000
arc: C7 H02E0401
arc: CLK0 G_HPBX0600
arc: D4 E1_H01W0100
arc: D7 F0
arc: E1_H01E0101 F7
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: LSR0 H02E0301
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N1_V01N0101 Q4
arc: N1_V02N0001 F0
arc: N3_V06N0203 F4
arc: W3_H06W0203 F4
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 1111111111110000
word: SLICED.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 0000000011111111
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R50C79:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 E3_H06W0103
arc: S3_V06S0303 N3_V06S0203
arc: V00T0100 H02W0101
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0501
arc: A5 V00B0000
arc: A6 E1_H01W0000
arc: C1 H02W0401
arc: C2 H02W0601
arc: C3 H02W0401
arc: C5 H02W0601
arc: C6 Q6
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D1 V01S0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D5 E1_H01W0100
arc: D6 E1_H01W0100
arc: E1_H02E0401 Q6
arc: E1_H02E0601 Q6
arc: E3_H06E0303 Q6
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: H01W0100 Q6
arc: LSR1 H02W0301
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N3_V06N0303 Q6
arc: V00B0000 Q6
arc: V01S0000 F2
arc: V01S0100 Q6
arc: W1_H02W0401 Q6
arc: W3_H06W0003 F3
arc: W3_H06W0103 F1
arc: W3_H06W0303 F5
word: SLICED.K0.INIT 1010111110100000
word: SLICEC.K1.INIT 1111101001010000
word: SLICEB.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1010101011110000
word: SLICEB.K1.INIT 1111000010101010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R50C80:PLC2
arc: E1_H02E0401 W1_H02E0401
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0301 E1_H02W0301
arc: V00B0000 W1_H02E0601
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 E1_H02W0301
arc: A0 V02S0701
arc: A2 V01N0101
arc: A3 V00B0000
arc: A4 V02N0101
arc: A5 V02N0301
arc: A7 H02W0501
arc: B2 W1_H02E0301
arc: B3 V01N0001
arc: B6 V02N0501
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 Q2
arc: E1_H02E0701 Q7
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: H01W0100 Q3
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q6
arc: N1_V02N0301 Q3
arc: N1_V02N0501 Q5
arc: N1_V02N0701 Q7
arc: V01S0100 Q5
arc: W1_H02W0401 Q6
arc: W1_H02W0501 Q7
arc: W1_H02W0601 Q4
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R50C81:PLC2
arc: E1_H02E0301 V02N0301
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 H02E0701
arc: S1_V02S0301 H02W0301
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 V01N0101
arc: A1 E1_H01E0001
arc: A6 H02E0701
arc: B2 V01N0001
arc: C6 W1_H02E0401
arc: C7 W1_H02E0601
arc: CLK0 G_HPBX0600
arc: D6 H01W0000
arc: D7 H01W0000
arc: E1_H01E0001 F0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q2
arc: MUXCLK1 CLK0
arc: N1_V01N0101 F0
arc: W3_H06W0203 F7
arc: W3_H06W0303 F6
word: SLICEA.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K0.INIT 1010111110100000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0000000000000000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R50C82:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 V02N0701
arc: H00R0000 V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 E3_H06W0003
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H06W0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0103 H06W0103
arc: S1_V02S0001 E3_H06W0003
arc: S3_V06S0003 E3_H06W0003
arc: W1_H02W0301 E3_H06W0003
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0103 E3_H06W0003
arc: CLK0 G_HPBX0200
arc: D0 V02N0201
arc: D2 V02N0001
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q0
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0101 Q2
arc: S1_V02S0301 Q1
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C83:PLC2
arc: H00L0000 H02E0001
arc: H00R0000 H02W0601
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0701 W1_H02E0701
arc: V00B0000 E1_H02W0401
arc: V00T0100 E1_H02W0301
arc: W3_H06W0003 V06S0003
arc: A0 H00R0000
arc: A2 H01E0001
arc: A3 H02W0701
arc: A4 E1_H02W0501
arc: A5 V00B0000
arc: A6 E1_H02W0701
arc: A7 V00T0100
arc: B2 E1_H02W0101
arc: B3 V02N0301
arc: B4 H00L0000
arc: B5 V02N0501
arc: B6 V02N0701
arc: B7 W1_H02E0301
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R50C84:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 V06S0303
arc: H00R0000 E1_H02W0601
arc: N1_V02N0201 W1_H02E0201
arc: S1_V02S0101 H06W0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0701 E3_H06W0203
arc: V00B0000 V02N0001
arc: V00T0000 E1_H02W0001
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0303 V06S0303
arc: A0 V02N0701
arc: A1 V02N0501
arc: A2 W1_H02E0501
arc: A3 W1_H02E0701
arc: B0 E1_H02W0101
arc: B1 V00T0000
arc: B2 E1_H02W0301
arc: CE1 H00R0000
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 Q5
arc: E1_H02E0201 Q2
arc: E1_H02E0701 Q5
arc: F4 F4_SLICE
arc: H01W0000 F4
arc: H01W0100 Q2
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M2 V00B0000
arc: M5 H02W0001
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q2
arc: W1_H02W0501 Q5
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C85:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02W0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 E3_H06W0203
arc: S1_V02S0501 E1_H02W0501
arc: V00T0000 H02E0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 E1_H01W0100
arc: W3_H06W0103 E3_H06W0003
arc: A0 H02E0501
arc: A3 H02E0701
arc: A4 V00T0000
arc: A5 Q5
arc: A7 Q7
arc: B2 H00R0000
arc: B6 V02N0501
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 F7
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M5 H00R0100
arc: M7 E1_H02W0201
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F4
arc: N1_V02N0401 F6
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q5
arc: V01S0100 F5
arc: W1_H02W0101 F3
arc: W1_H02W0401 F6
arc: W1_H02W0501 F5
arc: W1_H02W0701 F7
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 0101010101010000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 0101010101010000
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 0101010101010000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C86:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02W0301
arc: H00R0000 N1_V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 S1_V02N0301
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 H02W0501
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 E1_H02W0701
arc: V00B0000 S1_V02N0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 E1_H02W0001
arc: W1_H02W0601 N1_V02S0601
arc: B0 V02N0101
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B6 E1_H02W0301
arc: C6 V02N0201
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: D6 V00B0000
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H01W0100 F0
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M1 H00R0100
arc: M2 V00B0100
arc: M3 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q6
arc: N1_V02N0101 F3
arc: N1_V02N0201 Q2
arc: N1_V02N0301 F1
arc: V01S0100 Q1
arc: W1_H02W0001 F2
arc: W1_H02W0101 F1
arc: W1_H02W0301 F3
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 0011001100110000
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K0.INIT 0000000000110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R50C87:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 W3_H06E0003
arc: H00L0100 N1_V02S0101
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0401 N1_V01S0000
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 H06W0203
arc: S1_V02S0701 H02W0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 V02N0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V01N0101
arc: W1_H02W0501 V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: A0 F5
arc: A2 V00B0000
arc: A4 V02S0101
arc: A5 V02S0301
arc: B2 N1_V02S0301
arc: B5 H00L0000
arc: C0 N1_V02S0601
arc: C2 V02S0401
arc: C5 N1_V02S0001
arc: CE0 H00L0100
arc: CE1 N1_V02S0201
arc: CE2 H00R0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D2 V02S0001
arc: D4 H01W0000
arc: D5 V00B0000
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 Q6
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
word: SLICEA.K0.INIT 1111010101010101
word: SLICEB.K0.INIT 0000100000000000
word: SLICEC.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 1010101000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1

.tile R50C88:PLC2
arc: E1_H02E0501 V02N0501
arc: E3_H06E0003 S3_V06N0003
arc: H00R0100 V02S0701
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 S3_V06N0003
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 S3_V06N0003
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 H02E0501
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 H02W0501
arc: V00T0000 V02S0401
arc: W1_H02W0001 E3_H06W0003
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0401 V02N0401
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E3_H06W0003
arc: A0 F7
arc: A2 V00T0000
arc: A6 S1_V02N0301
arc: A7 N1_V01S0100
arc: B0 V01N0001
arc: B2 H02E0301
arc: B6 N1_V01S0000
arc: B7 V01S0000
arc: C2 N1_V01N0001
arc: C6 V02N0201
arc: C7 N1_V02S0001
arc: CE0 H02E0101
arc: CE1 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 V02S0001
arc: D6 H02E0001
arc: D7 H00R0100
arc: E1_H02E0201 Q0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: V01S0000 Q2
word: SLICED.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 1101110101010101
word: SLICEB.K0.INIT 0100000000000000
word: SLICED.K1.INIT 0001001101011111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R50C89:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N3_V06S0203
arc: H00L0100 H02W0301
arc: H00R0100 V02N0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 N3_V06S0203
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 H02E0501
arc: V00T0100 H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 E1_H02W0401
arc: A1 V02S0701
arc: A3 F7
arc: A4 V02N0101
arc: A7 N1_V01N0101
arc: B1 V02N0301
arc: B2 V01N0001
arc: B3 V01N0001
arc: B4 V02N0501
arc: C1 V02N0401
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C4 Q4
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 H02E0201
arc: D3 H00R0000
arc: D4 H00L0100
arc: D7 E1_H01W0100
arc: E1_H01E0101 Q4
arc: E3_H06E0103 F2
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: LSR1 V00B0000
arc: M2 V00T0100
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F2
arc: N3_V06N0103 F1
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 1100111111001111
word: SLICEB.K1.INIT 1100101011001111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R50C90:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: H00L0100 E1_H02W0301
arc: H00R0100 W1_H02E0501
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H02E0701
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 V02S0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 E3_H06W0103
arc: W3_H06W0203 E3_H06W0103
arc: A1 H00R0000
arc: A2 H02E0701
arc: A3 V02N0701
arc: A4 H02W0701
arc: A5 V02S0301
arc: A6 H00R0000
arc: A7 Q7
arc: B1 V02N0101
arc: B2 H00L0000
arc: B3 Q3
arc: B4 V02S0701
arc: B5 N1_V02S0501
arc: B6 V02S0501
arc: B7 H01E0101
arc: C1 H02E0601
arc: C2 N1_V01N0001
arc: C3 S1_V02N0601
arc: C4 V00T0100
arc: C5 F4
arc: C6 V02S0201
arc: C7 V02S0201
arc: CE0 V02N0201
arc: CE1 S1_V02N0201
arc: CE2 H02E0101
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D1 N1_V01S0000
arc: D2 V01S0100
arc: D3 H02E0201
arc: D4 V02S0401
arc: D5 H01W0000
arc: D6 V02N0401
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q1
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0000 F7
arc: H01W0100 Q7
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 V00T0000
arc: M1 H00R0100
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 V00B0000
arc: M6 V00B0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q6
arc: N1_V02N0201 Q2
arc: N3_V06N0303 F5
arc: V00T0000 F2
arc: V00T0100 Q3
arc: V01S0000 F6
arc: W1_H02W0101 F3
arc: W1_H02W0301 Q1
word: SLICED.K0.INIT 0001001101011111
word: SLICEB.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001010100111111
word: SLICEC.K1.INIT 0111000000000000
word: SLICEB.K1.INIT 0000011101110111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R50C91:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 H02W0601
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 N1_V02S0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 H01E0101
arc: W3_H06W0203 E1_H01W0000
arc: A0 E1_H02W0701
arc: A2 S1_V02N0701
arc: A7 W1_H02E0501
arc: B0 H00R0100
arc: B2 H02W0101
arc: B7 V02N0701
arc: C0 V02S0401
arc: C2 V02N0601
arc: C7 V00B0100
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: D2 H00R0000
arc: D7 H02E0001
arc: E1_H01E0001 F7
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR0 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F2
arc: N3_V06N0003 Q0
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 0101000100010001
word: SLICEB.K0.INIT 0001111010110100
word: SLICED.K1.INIT 0000000001110010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R50C92:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00R0000 V02N0601
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 H06W0203
arc: N1_V02N0701 N3_V06S0203
arc: S3_V06S0003 H06W0003
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 V02S0301
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0203 N3_V06S0203
arc: A4 H02E0701
arc: A5 H02E0701
arc: A7 V02N0101
arc: B0 H02E0101
arc: B7 V02S0501
arc: C0 H02E0401
arc: C1 V02N0601
arc: C2 N1_V02S0401
arc: C3 H02E0601
arc: C4 V02S0201
arc: C5 V02N0201
arc: C6 F4
arc: C7 N1_V02S0001
arc: D0 E1_H02W0201
arc: D1 N1_V02S0201
arc: D2 H00R0000
arc: D3 F0
arc: D4 E1_H02W0201
arc: D5 N1_V02S0601
arc: D6 V02N0601
arc: D7 H02E0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E1_H02E0401 F4
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: N1_V01N0101 F6
arc: N1_V02N0201 F2
arc: N1_V02N0301 F1
arc: S1_V02S0701 F5
arc: V01S0000 F0
arc: V01S0100 F4
word: SLICEB.K0.INIT 0000111111110000
word: SLICEC.K1.INIT 1111101001010000
word: SLICEA.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 1111010110100000
word: SLICED.K0.INIT 0000111111110000
word: SLICED.K1.INIT 0000000000000010
word: SLICEA.K1.INIT 0000111111110000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1

.tile R50C93:PLC2
arc: E1_H01E0001 E3_H06W0003
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0401 E3_H06W0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W1_H02E0601
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 N1_V02S0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0701 H02W0701
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 H02W0501
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00T0000 W1_H02E0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W3_H06W0003 E3_H06W0303
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A4 V02S0301
arc: A5 V00T0000
arc: B1 S1_V02N0101
arc: B4 S1_V02N0501
arc: B5 V02S0701
arc: B6 S1_V02N0701
arc: C0 F4
arc: C1 F4
arc: C2 F4
arc: C3 F4
arc: C5 N1_V02S0001
arc: C7 W1_H02E0601
arc: D0 N1_V02S0201
arc: D1 H00R0000
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: D4 W1_H02E0201
arc: D5 H02W0001
arc: D6 V02N0601
arc: D7 S1_V02N0601
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 H02E0601
arc: M1 H02E0001
arc: M2 H02E0601
arc: N1_V02N0501 F7
arc: N1_V02N0601 F6
arc: N3_V06N0103 F1
arc: W1_H02W0701 F5
word: SLICED.K1.INIT 0000111111110000
word: SLICED.K0.INIT 0011001111001100
word: SLICEA.K0.INIT 1111000001010101
word: SLICEA.K1.INIT 1101000111000000
word: SLICEB.K0.INIT 1111000001010101
word: SLICEB.K1.INIT 1111000000000000
word: SLICEC.K0.INIT 1110111001000100
word: SLICEC.K1.INIT 0100000001110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R50C94:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 V02N0601
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W1_H02E0401
arc: E3_H06E0303 N1_V01S0100
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 H06E0203
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 V02S0401
arc: V00T0100 S1_V02N0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0003 E3_H06W0003
arc: A2 F7
arc: A4 V02S0101
arc: A5 H02W0701
arc: B1 F3
arc: B3 E1_H02W0101
arc: B4 V01S0000
arc: B7 V01S0000
arc: C0 V02N0401
arc: C3 S1_V02N0401
arc: C5 F4
arc: C6 V00B0100
arc: C7 V00T0000
arc: D0 V00T0100
arc: D1 V00B0100
arc: D2 V00B0100
arc: D3 V02N0201
arc: D4 S1_V02N0401
arc: D6 V00B0000
arc: D7 S1_V02N0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0301 F3
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: N1_V01N0001 F5
arc: N1_V01N0101 F2
arc: N1_V02N0301 F1
arc: N1_V02N0401 F6
arc: N3_V06N0003 F0
arc: S1_V02S0401 F4
arc: S1_V02S0601 F4
word: SLICED.K1.INIT 1111000011001100
word: SLICEB.K0.INIT 0101010110101010
word: SLICEC.K0.INIT 1010101011001100
word: SLICEC.K1.INIT 0101101001011010
word: SLICEB.K1.INIT 1100111111000000
word: SLICEA.K1.INIT 0011001111001100
word: SLICED.K0.INIT 0000111111110000
word: SLICEA.K0.INIT 0000000000001111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R50C95:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 V02S0401
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0303 W1_H02E0501
arc: H00R0000 V02S0601
arc: H00R0100 S1_V02N0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 N1_V01S0000
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N1_V01S0100
arc: V00B0000 V02S0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 W1_H02E0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 N1_V01S0000
arc: A0 H00L0100
arc: A2 V00T0000
arc: A3 N1_V02S0501
arc: A4 H02W0501
arc: A5 W1_H02E0701
arc: A6 S1_V02N0101
arc: A7 S1_V02N0301
arc: B0 V02S0301
arc: B2 N1_V02S0301
arc: B3 N1_V02S0101
arc: B4 H02E0101
arc: C0 H02W0601
arc: C1 W1_H02E0601
arc: C2 V02N0401
arc: C3 W1_H02E0401
arc: C4 N1_V02S0001
arc: C5 F4
arc: C7 V00B0100
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 V02N0201
arc: D2 H01E0101
arc: D3 H02E0001
arc: D6 H00R0100
arc: D7 V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: E1_H02E0001 F0
arc: E1_H02E0601 F6
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0101 F1
arc: N1_V02N0601 F6
arc: N3_V06N0003 Q0
arc: N3_V06N0303 F6
arc: S1_V02S0501 F5
arc: V01S0000 F6
arc: V01S0100 F4
arc: W3_H06W0203 F7
word: SLICEB.K1.INIT 0000001010001010
word: SLICEA.K0.INIT 0100000001010101
word: SLICEB.K0.INIT 1000110010000000
word: SLICEA.K1.INIT 0000111111110000
word: SLICEC.K0.INIT 1110010011100100
word: SLICEC.K1.INIT 0101101001011010
word: SLICED.K0.INIT 0101010100000000
word: SLICED.K1.INIT 1010111110100000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R50C96:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0003 V06N0003
arc: E3_H06E0303 W1_H02E0501
arc: H00L0100 W1_H02E0301
arc: H00R0100 W1_H02E0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00B0100 H02W0701
arc: V00T0000 H02E0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0103 E3_H06W0103
arc: A0 H00L0100
arc: A1 F5
arc: A2 N1_V02S0701
arc: A3 N1_V02S0701
arc: A4 V00B0000
arc: A5 N1_V01S0100
arc: A6 S1_V02N0101
arc: A7 N1_V01N0101
arc: B0 V02N0301
arc: B1 H01W0100
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 V00B0100
arc: B5 V02S0501
arc: B6 V02N0701
arc: B7 E1_H02W0101
arc: C0 V02N0601
arc: C1 F4
arc: C2 H02E0401
arc: C3 H02E0401
arc: C4 S1_V02N0001
arc: C5 W1_H02E0401
arc: C6 V02S0201
arc: C7 V02N0001
arc: D0 H02E0201
arc: D1 F0
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 V02N0401
arc: D5 W1_H02E0201
arc: D6 H00R0100
arc: D7 H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: M2 V00T0000
arc: V01S0000 F1
word: SLICEA.K1.INIT 1000000000000000
word: SLICED.K0.INIT 1110000001000000
word: SLICEA.K0.INIT 1001000000001001
word: SLICEB.K0.INIT 1010100000100000
word: SLICEB.K1.INIT 1111110101110101
word: SLICEC.K0.INIT 1000001001000001
word: SLICED.K1.INIT 1000010000100001
word: SLICEC.K1.INIT 1000010000100001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R50C97:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 H01E0101
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 H02W0001
arc: H00L0100 N1_V02S0101
arc: H01W0100 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 S1_V02N0401
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H06E0203
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 E1_H02W0701
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 S1_V02N0701
arc: A1 H00L0000
arc: A2 F5
arc: A3 F5
arc: A4 N1_V01N0101
arc: A5 N1_V01N0101
arc: A6 H02W0701
arc: B0 S1_V02N0101
arc: B1 S1_V02N0101
arc: B3 H00R0100
arc: B6 S1_V02N0501
arc: C0 H02W0401
arc: C1 H02W0401
arc: C3 V02N0601
arc: C4 V02S0001
arc: C5 V02S0001
arc: C6 V00B0100
arc: C7 H02E0401
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 V02S0601
arc: D5 E1_H02W0001
arc: D6 H00L0100
arc: D7 S1_V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F0
arc: E1_H02E0001 F2
arc: E1_H02E0601 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M0 H02E0601
arc: M2 V00B0000
arc: V00B0000 F6
word: SLICED.K1.INIT 1111000000000000
word: SLICEC.K1.INIT 0000111100000101
word: SLICED.K0.INIT 1111000100000000
word: SLICEA.K0.INIT 0011111111111111
word: SLICEA.K1.INIT 0001010101010101
word: SLICEC.K0.INIT 0000111100000101
word: SLICEB.K0.INIT 1111111110101010
word: SLICEB.K1.INIT 1111111110101000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R50C98:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06N0303
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 N3_V06S0003
arc: H00L0000 W1_H02E0001
arc: H00R0100 V02N0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 W3_H06E0203
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0001
arc: V00B0100 N1_V02S0101
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0701 V01N0101
arc: A1 S1_V02N0701
arc: A2 H01E0001
arc: A3 F5
arc: A4 H02E0501
arc: A6 F7
arc: A7 V02N0301
arc: B1 W1_H02E0301
arc: B3 H00L0000
arc: B4 V00B0100
arc: B5 S1_V02N0701
arc: B6 V00T0000
arc: B7 S1_V02N0501
arc: C1 H00R0100
arc: C3 H02E0601
arc: C4 H02W0401
arc: C5 V02N0201
arc: C6 F4
arc: C7 S1_V02N0001
arc: D1 V02N0001
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 V02S0601
arc: D5 V01N0001
arc: D6 V02N0401
arc: D7 V01N0001
arc: E1_H01E0001 F0
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00B0000
arc: M2 N1_V01N0001
arc: N1_V01N0001 F6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000010101011
word: SLICED.K1.INIT 1100000010001000
word: SLICEC.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0001000001010000
word: SLICEC.K0.INIT 0111000000000000
word: SLICEB.K0.INIT 1111111110101010
word: SLICEB.K1.INIT 1111111111100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R50C99:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 H01E0101
arc: E1_H02E0601 H01E0001
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00R0000 S1_V02N0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 S1_V02N0501
arc: N1_V02N0601 H02E0601
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 H02E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 E1_H01W0100
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N1_V02S0701
arc: S3_V06S0003 N1_V02S0001
arc: S3_V06S0103 N3_V06S0003
arc: V00T0000 H02W0001
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0701 S1_V02N0701
arc: W3_H06W0003 N3_V06S0003
arc: W3_H06W0203 N3_V06S0203
arc: W3_H06W0303 E3_H06W0203
arc: A0 H00R0000
arc: A1 V02S0501
arc: A2 H02W0501
arc: A3 H02W0701
arc: A5 V00T0100
arc: A6 N1_V01N0101
arc: A7 H02E0701
arc: B0 S1_V02N0301
arc: B1 H01W0100
arc: B2 V02S0101
arc: B3 N1_V02S0101
arc: B4 S1_V02N0701
arc: B5 E1_H02W0301
arc: B6 N1_V02S0501
arc: B7 V00T0000
arc: C0 S1_V02N0601
arc: C1 F4
arc: C2 V02S0601
arc: C3 N1_V01S0100
arc: C4 V02N0201
arc: C5 V01N0101
arc: C6 W1_H02E0401
arc: C7 V02N0001
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 V00B0100
arc: D2 V02S0201
arc: D3 E1_H02W0201
arc: D4 V02N0401
arc: D5 N1_V02S0601
arc: D6 W1_H02E0201
arc: D7 F2
arc: E1_H01E0101 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F0
arc: M3 H02E0201
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 F3
arc: N3_V06N0003 Q3
arc: S1_V02S0301 F1
arc: V00B0100 F7
arc: W1_H02W0401 F6
word: SLICEA.K1.INIT 0000000100000000
word: SLICED.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0100100011001000
word: SLICED.K0.INIT 0000000000000100
word: SLICEC.K1.INIT 1011100000000000
word: SLICEA.K0.INIT 1000100011000000
word: SLICEC.K0.INIT 0011001100110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R51C100:PLC2
arc: E1_H02E0101 V01N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E3_H06E0003 V01N0001
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 W3_H06E0203
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 V01N0001
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 E3_H06W0003
arc: N3_V06N0103 E3_H06W0103
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 W3_H06E0303
arc: S1_V02S0701 W1_H02E0701
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 W1_H02E0601
arc: V00B0100 E1_H02W0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 V02N0301
arc: A1 E1_H02W0501
arc: A2 V02N0501
arc: A3 V02S0701
arc: A4 V02N0301
arc: A5 V02N0301
arc: A6 V02N0301
arc: A7 W1_H02E0701
arc: B0 H02E0101
arc: B1 H02E0101
arc: B2 H00R0100
arc: B4 V02N0701
arc: B5 V02N0701
arc: B7 V02N0501
arc: C1 H02W0401
arc: C2 H02E0401
arc: C4 H02E0601
arc: C5 H02E0601
arc: C6 S1_V02N0001
arc: C7 V02N0201
arc: D0 V00B0100
arc: D1 V02N0001
arc: D2 V02N0201
arc: D3 H02W0201
arc: D4 V01N0001
arc: D5 V01N0001
arc: D6 V02N0401
arc: D7 V00B0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F2
arc: E1_H02E0601 F6
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M0 V00T0100
arc: M4 V00T0000
arc: N1_V02N0001 F0
arc: N1_V02N0601 F4
word: SLICEA.K0.INIT 1100110000000000
word: SLICEA.K1.INIT 0010101010001000
word: SLICEB.K0.INIT 1110000000100000
word: SLICEB.K1.INIT 0000000010101010
word: SLICED.K1.INIT 1110010000000000
word: SLICEC.K0.INIT 0000000011110100
word: SLICEC.K1.INIT 0000000011111110
word: SLICED.K0.INIT 1111010110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R51C101:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 H01E0101
arc: E1_H02E0401 V02N0401
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 V02S0001
arc: H00R0100 N1_V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 S1_V02N0701
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 H06E0203
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 E1_H02W0401
arc: V00B0100 H02W0701
arc: V00T0000 N1_V02S0601
arc: V00T0100 H02W0301
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V02S0401
arc: W3_H06W0303 E3_H06W0203
arc: A1 E1_H02W0701
arc: A2 N1_V02S0501
arc: A3 S1_V02N0501
arc: A4 F5
arc: A5 F7
arc: A7 W1_H02E0501
arc: B1 H02W0101
arc: B2 H00R0000
arc: B3 V02S0101
arc: B4 E1_H02W0101
arc: B5 H02E0101
arc: B6 V02S0501
arc: B7 V02N0501
arc: C0 H00R0100
arc: C1 H00R0100
arc: C2 E1_H02W0601
arc: C3 H00L0000
arc: C4 H01E0001
arc: C5 V01N0101
arc: C6 V00T0000
arc: C7 E1_H01E0101
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 N1_V01S0000
arc: D2 H02E0201
arc: D3 F2
arc: D4 V00B0000
arc: D5 H00L0100
arc: D6 V01N0001
arc: D7 W1_H02E0201
arc: E1_H01E0001 Q4
arc: E3_H06E0203 Q4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H00R0000 F6
arc: M0 V00T0100
arc: MUXCLK2 CLK0
arc: N1_V01N0101 F0
arc: N3_V06N0203 Q4
word: SLICEC.K1.INIT 0000000100000000
word: SLICEC.K0.INIT 1111111100000001
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0100110011000000
word: SLICED.K0.INIT 1100000000000000
word: SLICEB.K0.INIT 0001001100000000
word: SLICEB.K1.INIT 0010101000000000
word: SLICED.K1.INIT 1000100011000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R51C102:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V02N0401
arc: E3_H06E0003 H01E0001
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 N1_V02S0001
arc: H00L0100 H02W0301
arc: H00R0100 H02W0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 V01N0101
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 W1_H02E0401
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0003 E3_H06W0003
arc: W3_H06W0203 E3_H06W0203
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A4 W1_H02E0501
arc: A5 V02S0301
arc: A6 W1_H02E0701
arc: A7 V02N0101
arc: B1 V02N0301
arc: B5 S1_V02N0501
arc: B6 V02S0701
arc: B7 V02N0501
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 S1_V02N0001
arc: C5 V02N0201
arc: C6 V02S0201
arc: C7 V00T0000
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 V01N0001
arc: D5 V00B0000
arc: D6 H00R0100
arc: D7 H00L0100
arc: E1_H01E0101 F7
arc: E1_H02E0601 F6
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: M0 V00T0100
arc: M1 H00L0000
arc: M2 V00T0100
arc: S1_V02S0701 F5
word: SLICEC.K1.INIT 0000100000101010
word: SLICEC.K0.INIT 1111101000001010
word: SLICED.K1.INIT 1000100011000000
word: SLICEA.K0.INIT 1111010100000101
word: SLICEA.K1.INIT 1111010000000100
word: SLICEB.K0.INIT 1111010100000101
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K0.INIT 0001000001010000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R51C103:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0401 V02S0401
arc: E3_H06E0003 W3_H06E0003
arc: H00R0000 H02E0601
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H02W0401
arc: N3_V06N0003 V01N0001
arc: S1_V02S0001 H02E0001
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0701 N3_V06S0203
arc: S3_V06S0103 N3_V06S0103
arc: V00T0100 H02W0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02S0701
arc: W3_H06W0003 V06N0003
arc: A0 E1_H02W0501
arc: A4 V02S0301
arc: A5 E1_H02W0701
arc: A6 V02S0101
arc: A7 F5
arc: B0 H02E0301
arc: B1 E1_H01W0100
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: B4 H02E0301
arc: B5 H01E0101
arc: B7 W1_H02E0301
arc: C0 W1_H02E0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 E1_H02W0601
arc: C4 V00T0100
arc: C5 H02W0601
arc: C7 H02E0401
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 H02E0001
arc: D2 H02E0001
arc: D3 H02E0001
arc: D4 H00R0100
arc: D5 W1_H02E0201
arc: D6 H02W0001
arc: D7 V02N0401
arc: E1_H01E0001 Q4
arc: E1_H01E0101 Q4
arc: E3_H06E0303 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: N1_V02N0701 Q5
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q5
arc: V00B0000 F6
arc: V01S0000 F1
word: SLICED.K1.INIT 0000000000000010
word: SLICEC.K1.INIT 0001001100000000
word: SLICEC.K0.INIT 0000110010101110
word: SLICEA.K0.INIT 0000101011001110
word: SLICEA.K1.INIT 1100111111001100
word: SLICEB.K0.INIT 1100111111001100
word: SLICEB.K1.INIT 1100111111001100
word: SLICED.K0.INIT 1010101000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1

.tile R51C104:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 V06S0303
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 H06E0203
arc: N3_V06N0103 H01E0101
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0201 H06W0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: V00B0000 V02S0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V06N0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E1_H02W0601
arc: W1_H02W0701 W3_H06E0203
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A3 F5
arc: A4 N1_V02S0101
arc: A7 V02S0101
arc: B2 W1_H02E0301
arc: B5 H00R0000
arc: B7 E1_H02W0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 S1_V02N0401
arc: C4 H02E0401
arc: C5 H02E0401
arc: C6 V02N0001
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 W1_H02E0001
arc: D1 W1_H02E0001
arc: D2 H02E0201
arc: D3 W1_H02E0001
arc: D4 N1_V02S0401
arc: D5 H02E0001
arc: D6 V00B0000
arc: E1_H01E0101 F4
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: M0 V00B0100
arc: M1 V01S0100
arc: M2 V00B0100
arc: M5 V01S0000
arc: MUXCLK2 CLK0
arc: N1_V02N0501 Q5
arc: N1_V02N0701 Q5
arc: V00B0100 F7
arc: V01S0000 F1
arc: V01S0100 F6
word: SLICEA.K0.INIT 1010111110101010
word: SLICEA.K1.INIT 1010111110101010
word: SLICEB.K0.INIT 0000110010101110
word: SLICEB.K1.INIT 1010111110101010
word: SLICED.K1.INIT 1000100010001000
word: SLICEC.K1.INIT 0011001100000011
word: SLICED.K0.INIT 1111000000000000
word: SLICEC.K0.INIT 0000000010101111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R51C105:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 E1_H01W0000
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: H00R0000 V02S0401
arc: H00R0100 V02S0501
arc: N1_V02N0401 H02E0401
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0301 H02E0301
arc: S1_V02S0601 H06E0303
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N1_V02S0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 E1_H02W0701
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V01N0001
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 H01E0101
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 V06S0203
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 S1_V02N0501
arc: A3 S1_V02N0501
arc: B0 H00R0100
arc: B1 H00R0100
arc: B3 V02S0101
arc: B4 V02N0501
arc: B5 S1_V02N0501
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 N1_V01S0100
arc: C3 V02S0601
arc: C4 V02S0201
arc: C5 H02W0401
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 H02W0201
arc: D3 H00R0000
arc: D4 S1_V02N0601
arc: D5 H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: E1_H02E0201 F2
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: M0 V00B0100
arc: N1_V02N0001 F0
arc: N1_V02N0201 F0
arc: S1_V02S0501 F5
word: SLICEA.K0.INIT 1100111011001111
word: SLICEA.K1.INIT 1110111011001111
word: SLICEB.K0.INIT 0000010110101111
word: SLICEC.K1.INIT 0000110000111111
word: SLICEC.K0.INIT 0011001100001111
word: SLICEB.K1.INIT 0010000001110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R51C106:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 H01E0101
arc: E1_H02E0701 H01E0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: H00L0100 V02N0301
arc: H00R0100 H02E0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 H01E0001
arc: V00B0000 N1_V02S0201
arc: V00T0100 H02E0101
arc: W1_H02W0101 V02N0101
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V06S0203
arc: A0 V02N0701
arc: A3 H00L0100
arc: A4 V02N0301
arc: A5 V02N0301
arc: A6 F7
arc: A7 V02N0301
arc: B0 V02S0101
arc: B1 Q1
arc: B2 H02E0301
arc: B3 H02E0301
arc: B4 V02S0701
arc: B5 V02S0701
arc: B6 V02N0501
arc: B7 H02W0301
arc: C0 H02E0401
arc: C1 N1_V01S0100
arc: C2 V02N0401
arc: C3 V02N0401
arc: C4 V02N0201
arc: C5 V02N0201
arc: C7 V01N0101
arc: CE0 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D1 E1_H02W0201
arc: D2 H02E0201
arc: D3 H02E0201
arc: D4 V02S0401
arc: D5 V02S0401
arc: D6 H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F1
arc: E1_H02E0201 F0
arc: E1_H02E0401 Q6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q1
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 V00T0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0101 Q1
arc: S3_V06S0003 Q0
arc: V00T0000 F2
arc: V01S0000 F0
arc: V01S0100 Q0
arc: W1_H02W0201 Q0
arc: W1_H02W0401 Q6
arc: W3_H06W0003 Q0
arc: W3_H06W0103 Q1
arc: W3_H06W0303 Q6
word: SLICEB.K0.INIT 0000001111001111
word: SLICEB.K1.INIT 0010001111101111
word: SLICEC.K0.INIT 1111111100001101
word: SLICEC.K1.INIT 1111111110001101
word: SLICED.K0.INIT 0011001101010101
word: SLICEA.K1.INIT 1100110011110000
word: SLICED.K1.INIT 0111000001110000
word: SLICEA.K0.INIT 0101001100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R51C107:PLC2
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 N1_V02S0001
arc: H00L0100 N1_V02S0101
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0501 N1_V02S0401
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02N0601
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 N3_V06S0103
arc: W3_H06W0203 E3_H06W0203
arc: A3 E1_H02W0501
arc: B2 H02W0301
arc: B3 H02W0301
arc: B4 H01E0101
arc: B5 H01E0101
arc: B6 H01E0101
arc: B7 H01E0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 H02W0601
arc: C6 V00T0000
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 H01E0101
arc: D3 H01E0101
arc: D4 V02N0601
arc: D5 V02N0601
arc: D6 W1_H02E0001
arc: D7 V02N0601
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 H00L0100
arc: M4 V00B0000
arc: M5 H00L0000
arc: M6 V00B0000
arc: N1_V01N0101 F3
word: SLICEA.K0.INIT 1111111100001111
word: SLICEA.K1.INIT 1111111100001111
word: SLICEB.K0.INIT 1111001100000011
word: SLICEB.K1.INIT 1011101000010000
word: SLICEC.K0.INIT 1100110011111111
word: SLICEC.K1.INIT 1100110011111111
word: SLICED.K0.INIT 1100000011001111
word: SLICED.K1.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1

.tile R51C108:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0001 V01N0001
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0401 V01N0001
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 V02N0201
arc: V00B0100 W1_H02E0701
arc: V00T0100 V02N0501
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V01N0001
arc: W3_H06W0003 E3_H06W0303
arc: W3_H06W0203 E3_H06W0103
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A3 F5
arc: A4 W1_H02E0701
arc: A6 V02S0301
arc: A7 V02S0301
arc: B1 W1_H02E0301
arc: B4 V02N0701
arc: B5 H00R0000
arc: B6 H02W0101
arc: B7 H02W0101
arc: C0 V02N0601
arc: C1 V02N0601
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 V02N0001
arc: C5 S1_V02N0201
arc: C6 H02E0601
arc: C7 H02E0601
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V02N0001
arc: D2 V00B0100
arc: D4 W1_H02E0001
arc: D5 V02S0401
arc: D6 V02N0601
arc: D7 V02N0601
arc: E3_H06E0103 F1
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H00R0000 Q4
arc: H01W0000 F6
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M1 W1_H02E0001
arc: M2 V00B0000
arc: M6 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F1
arc: N1_V01N0101 Q4
arc: N1_V02N0401 F6
arc: N1_V02N0601 F6
arc: N3_V06N0203 Q4
arc: W1_H02W0401 Q4
word: SLICEC.K0.INIT 0101000100010001
word: SLICED.K0.INIT 1100110001011111
word: SLICED.K1.INIT 1100110000001010
word: SLICEA.K0.INIT 1010000010101111
word: SLICEA.K1.INIT 1010001110100000
word: SLICEB.K0.INIT 1010000010101111
word: SLICEB.K1.INIT 1010000010100000
word: SLICEC.K1.INIT 1100111111000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1

.tile R51C109:PLC2
arc: E1_H02E0301 V02S0301
arc: E1_H02E0701 E1_H01W0100
arc: H00L0100 H02E0101
arc: H00R0000 V02S0401
arc: H00R0100 S1_V02N0701
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02E0601
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 N1_V02S0301
arc: S1_V02S0501 N3_V06S0303
arc: S3_V06S0003 N3_V06S0303
arc: V00B0000 S1_V02N0201
arc: V00B0100 V02S0301
arc: V00T0000 H02E0001
arc: V00T0100 N1_V02S0501
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02S0301
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 W3_H06E0303
arc: W1_H02W0701 V01N0101
arc: A0 N1_V02S0501
arc: A1 V02N0501
arc: A2 N1_V02S0501
arc: A3 N1_V02S0501
arc: A4 H02E0701
arc: A5 N1_V01N0101
arc: A6 E1_H01W0000
arc: A7 W1_H02E0701
arc: B1 H02E0301
arc: B4 V02S0701
arc: B5 H02E0301
arc: B6 V02N0501
arc: B7 V02N0501
arc: C0 F4
arc: C1 F4
arc: C2 F4
arc: C4 S1_V02N0001
arc: C5 S1_V02N0201
arc: C6 V00T0000
arc: C7 E1_H02W0401
arc: CE2 V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 V00T0100
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: D4 H02E0001
arc: D5 V02S0401
arc: D6 W1_H02E0201
arc: D7 H02E0001
arc: E1_H01E0001 F1
arc: E1_H01E0101 F6
arc: E1_H02E0101 F1
arc: E3_H06E0203 Q7
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 Q5
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M6 W1_H02E0401
arc: M7 H00L0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 F4
arc: N1_V02N0701 Q5
arc: N3_V06N0303 Q5
arc: V01S0100 F6
word: SLICEC.K1.INIT 0100010100000101
word: SLICED.K0.INIT 1000101110111011
word: SLICED.K1.INIT 1101000111000000
word: SLICEA.K0.INIT 1010101000001111
word: SLICEA.K1.INIT 1010111000000100
word: SLICEB.K0.INIT 1010101000001111
word: SLICEB.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 0101001100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C110:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0601 V01N0001
arc: H00L0000 N1_V02S0201
arc: H00L0100 H02E0101
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 H02W0501
arc: S1_V02S0001 N1_V02S0501
arc: S3_V06S0303 N1_V02S0601
arc: V00B0000 V02S0201
arc: A0 H02W0701
arc: A1 H02W0701
arc: A2 H02W0701
arc: A3 H02W0701
arc: A4 H02W0701
arc: A5 V02N0101
arc: A6 E1_H01W0000
arc: A7 W1_H02E0501
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 H02W0101
arc: B5 H00R0000
arc: B6 H02W0301
arc: B7 S1_V02N0501
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 N1_V02S0201
arc: C5 S1_V02N0001
arc: C6 W1_H02E0401
arc: CLK1 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 S1_V02N0601
arc: D5 H00L0100
arc: D6 F0
arc: D7 N1_V02S0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F3
arc: LSR1 V00B0000
arc: N1_V01N0001 F1
word: SLICED.K0.INIT 1011010010000111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K1.INIT 1011101110001000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R51C111:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0701 W3_H06E0203
arc: H00L0000 N1_V02S0201
arc: H00R0000 H02E0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 N3_V06S0303
arc: N3_V06N0103 S1_V02N0201
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 W3_H06E0203
arc: V00B0000 V02N0201
arc: V00B0100 N1_V02S0301
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V01N0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 V06S0203
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 V00T0100
arc: A5 V02N0101
arc: A7 W1_H02E0701
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 V02S0101
arc: B3 V02S0101
arc: B4 H02W0101
arc: B5 H00R0000
arc: B6 H01E0101
arc: B7 F3
arc: C0 H00L0000
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V00T0000
arc: C5 S1_V02N0001
arc: C6 E1_H01E0101
arc: C7 H02E0401
arc: CLK1 G_HPBX0600
arc: D0 V02N0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 V02N0201
arc: D4 V00B0000
arc: D5 H02E0201
arc: D6 E1_H01W0100
arc: D7 V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F0
arc: LSR1 V00B0100
arc: N1_V01N0101 F1
arc: N1_V02N0601 F6
word: SLICED.K1.INIT 0011110001011010
word: SLICED.K0.INIT 0000110000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEC.MODE RAMW

.tile R51C112:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 H02W0701
arc: S3_V06S0003 N3_V06S0303
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 V06S0103
arc: A1 H01E0001
arc: A2 H01E0001
arc: B1 H02E0301
arc: B2 H02E0301
arc: C1 H02E0401
arc: C2 H02E0401
arc: D1 W1_H02E0001
arc: D2 W1_H02E0001
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 F1
arc: M0 W1_H02E0601
arc: M1 H00R0100
arc: M2 W1_H02E0601
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1011010010000111
word: SLICEB.K0.INIT 1011010010000111
word: SLICEB.K1.INIT 0000000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R51C113:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0701 V06S0203
arc: H00R0000 V02N0401
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0301 H02E0301
arc: S1_V02S0001 H06W0003
arc: S1_V02S0401 V01N0001
arc: S1_V02S0501 V01N0101
arc: S1_V02S0601 H06W0303
arc: V00B0100 E1_H02W0701
arc: V00T0000 V02S0601
arc: V00T0100 H02E0101
arc: W1_H02W0701 W3_H06E0203
arc: A0 V02S0501
arc: A2 V00T0000
arc: A4 E1_H01W0000
arc: B0 V02S0301
arc: B2 H00L0000
arc: C0 H02E0401
arc: C2 S1_V02N0601
arc: C4 V02S0201
arc: CE0 H02W0101
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 V00B0100
arc: D4 F2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: W3_H06W0203 Q4
word: SLICEC.K0.INIT 1010000011111111
word: SLICEA.K0.INIT 0010000000000000
word: SLICEB.K0.INIT 0001010100111111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R51C114:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02E0401
arc: H00R0100 V02S0701
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 W1_H02E0501
arc: S1_V02S0001 V01N0001
arc: S1_V02S0601 N1_V02S0601
arc: S1_V02S0701 V01N0101
arc: V00B0000 N1_V02S0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0101 H01E0101
arc: A1 F7
arc: A3 H02E0701
arc: A6 H02E0701
arc: B0 H01W0100
arc: B1 F3
arc: B3 S1_V02N0301
arc: B7 H02W0101
arc: CE0 H02E0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 V02N0001
arc: D3 W1_H02E0001
arc: D6 V00B0000
arc: D7 W1_H02E0001
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q5
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: W3_H06W0103 F1
arc: W3_H06W0303 F6
word: SLICED.K1.INIT 1100110000000000
word: SLICEB.K1.INIT 0001000101010101
word: SLICEA.K1.INIT 1011101100000000
word: SLICED.K0.INIT 0000000001010101
word: SLICEA.K0.INIT 1100110000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1

.tile R51C115:PLC2
arc: E1_H02E0201 E1_H01W0000
arc: E1_H02E0601 S1_V02N0601
arc: H00R0000 S1_V02N0401
arc: N1_V02N0301 H06E0003
arc: N3_V06N0003 H06E0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 H06E0003
arc: V00T0000 V02N0401
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0701 W3_H06E0203
arc: A0 V02N0701
arc: A1 V02N0501
arc: A2 V02N0501
arc: A3 V02N0701
arc: A4 V02N0301
arc: A5 H02W0701
arc: B0 H02W0101
arc: B1 H02W0101
arc: B2 H02W0101
arc: B3 H02W0101
arc: B4 W1_H02E0301
arc: B5 E1_H02W0301
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: C3 S1_V02N0601
arc: C4 V00T0000
arc: C5 V00T0100
arc: CLK1 G_HPBX0600
arc: D0 H00R0000
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 H00R0000
arc: D4 H02W0001
arc: D5 V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H01W0000 F0
arc: LSR1 H02W0501
arc: N1_V01N0001 F3
arc: N1_V02N0001 F0
arc: N1_V02N0101 F1
arc: N1_V02N0201 F2
arc: V01S0000 F1
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW

.tile R51C116:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0701 N1_V02S0701
arc: H00L0000 E1_H02W0001
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H01E0101
arc: S1_V02S0501 E1_H01W0100
arc: V00B0000 V02N0001
arc: V00T0000 E1_H02W0201
arc: W1_H02W0001 V02N0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0501 E1_H01W0100
arc: W1_H02W0701 V06S0203
arc: W3_H06W0003 V06S0003
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 V02N0701
arc: A3 V02N0701
arc: A4 V02N0301
arc: A5 V02S0101
arc: A6 H02W0501
arc: B0 V01N0001
arc: B1 V01N0001
arc: B2 V01N0001
arc: B3 V01N0001
arc: B4 H00R0000
arc: B5 H02W0101
arc: B6 V00B0100
arc: C0 H02E0601
arc: C1 H02E0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 V02N0201
arc: C5 V02S0201
arc: C6 E1_H02W0601
arc: CLK1 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 S1_V02N0201
arc: D2 S1_V02N0201
arc: D3 S1_V02N0201
arc: D4 V00B0000
arc: D5 H02W0001
arc: D6 H02W0201
arc: E1_H01E0001 Q7
arc: E1_H01E0101 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q7
arc: H01W0100 F6
arc: LSR0 E1_H02W0501
arc: LSR1 V00T0000
arc: M7 H00L0000
arc: MUXCLK3 CLK1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F3
arc: N1_V02N0101 F1
arc: N1_V02N0201 F2
arc: V00B0100 Q7
arc: V01S0100 F2
arc: W3_H06W0303 F6
word: SLICED.K0.INIT 0000100000000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK1.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.WREMUX WRE
enum: CLK1.CLKMUX CLK
enum: SLICEA.MODE DPRAM
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE RAMW
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE DPRAM
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R51C117:PLC2
arc: E1_H02E0301 E1_H01W0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 N1_V02S0101
arc: V00T0000 N1_V02S0401
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 V02S0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0501 N1_V02S0501
arc: A0 H02E0701
arc: A1 F5
arc: A3 F5
arc: A5 V00T0100
arc: B0 V00T0000
arc: B1 E1_H02W0101
arc: B3 V02S0301
arc: B5 E1_H02W0301
arc: C0 H02W0401
arc: C1 V02N0601
arc: C3 V02N0601
arc: C5 H02W0601
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0201
arc: D1 V02S0201
arc: D3 N1_V01S0000
arc: D5 W1_H02E0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 F3
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: H01W0100 F1
arc: MUXCLK0 CLK0
arc: S1_V02S0701 F5
word: SLICEB.K1.INIT 1111111111010000
word: SLICEC.K1.INIT 0000001000000000
word: SLICEA.K1.INIT 0000000010100010
word: SLICEA.K0.INIT 0111111010010001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R51C118:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 H01E0101
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 V02S0201
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0301 W3_H06E0003
arc: S3_V06S0303 N3_V06S0203
arc: V00B0100 V02N0101
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 V06S0303
arc: A7 V02S0101
arc: B0 V00T0000
arc: B2 V01N0001
arc: B3 V01N0001
arc: B4 V01S0000
arc: B6 E1_H02W0101
arc: C0 N1_V01S0100
arc: C2 E1_H01W0000
arc: C3 E1_H02W0601
arc: C4 V00T0000
arc: C6 V00B0100
arc: C7 E1_H01E0101
arc: CE0 V02S0201
arc: CE1 V02S0201
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 V02S0001
arc: D3 N1_V01S0000
arc: D4 H00R0100
arc: D6 H02E0201
arc: D7 H01W0000
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q6
arc: E1_H02E0001 Q0
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 Q3
arc: LSR0 W1_H02E0501
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q0
arc: S1_V02S0601 F4
arc: V00T0000 Q0
arc: V01S0000 Q2
arc: V01S0100 F7
word: SLICEA.K0.INIT 1111000000110011
word: SLICEB.K0.INIT 1111110000110000
word: SLICED.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111110000110000
word: SLICED.K1.INIT 0000000000000101
word: SLICEC.K0.INIT 0011000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R51C119:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0601 N1_V01S0000
arc: H00L0000 H02E0201
arc: H00R0000 V02N0401
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0201 E1_H01W0000
arc: V00T0000 H02E0001
arc: A2 V00T0000
arc: A3 H01E0001
arc: A6 H00L0000
arc: B0 N1_V02S0101
arc: B4 H01E0101
arc: B5 H02E0101
arc: CE1 V02N0201
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 F3
arc: E1_H01E0101 F4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: LSR1 H02E0301
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F5
arc: W1_H02W0101 Q3
arc: W1_H02W0301 Q3
word: SLICED.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
word: SLICED.K1.INIT 1111111111110000
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C120:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 V02S0601
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0401 N1_V02S0101
arc: W1_H02W0101 H01E0101
arc: W1_H02W0601 H01E0001
arc: A4 V02N0101
arc: B3 E1_H02W0301
arc: B4 V02S0501
arc: C3 E1_H02W0401
arc: C4 E1_H01E0101
arc: CLK0 G_HPBX0600
arc: D3 V02S0201
arc: D4 V01N0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F3
arc: E1_H02E0101 F3
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F3
arc: LSR1 V00B0000
arc: M2 H02E0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q2
arc: S1_V02S0101 F3
arc: S3_V06S0003 F3
arc: V00B0000 F4
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
word: SLICEC.K0.INIT 1111111111101111
word: SLICEB.K1.INIT 0011111111111111
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R51C121:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V06S0203
arc: E1_H02E0601 V06S0303
arc: E3_H06E0003 H01E0001
arc: H00L0100 N1_V02S0301
arc: H00R0100 H02W0501
arc: N1_V02N0001 H06E0003
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0001 H01E0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0601 E1_H02W0601
arc: S3_V06S0203 N3_V06S0103
arc: V00B0100 N1_V02S0101
arc: A1 V02S0501
arc: A2 F5
arc: A5 E1_H02W0701
arc: A6 V02S0101
arc: B2 H00R0000
arc: B4 V02S0701
arc: B5 V02S0701
arc: B6 H02W0101
arc: B7 S1_V02N0501
arc: C0 V02S0401
arc: C1 N1_V01S0100
arc: C2 N1_V01N0001
arc: C4 H02E0401
arc: C5 H02E0601
arc: C6 E1_H02W0601
arc: C7 V02S0001
arc: CE0 H00L0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0500
arc: D0 N1_V02S0001
arc: D1 V00B0100
arc: D2 V00B0100
arc: D4 H02W0201
arc: D5 H02E0001
arc: D6 E1_H02W0001
arc: D7 V02S0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F6
arc: E1_H02E0701 F7
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F4
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M2 H02W0601
arc: M5 W1_H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V01N0001 F7
arc: N1_V01N0101 F2
arc: N1_V02N0101 F1
arc: N1_V02N0701 F5
arc: S1_V02S0401 F4
arc: S1_V02S0701 F5
arc: S3_V06S0303 Q5
word: SLICEA.K0.INIT 0000111100000000
word: SLICED.K0.INIT 0000010000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K1.INIT 1010000000000000
word: SLICEC.K0.INIT 1100000000000000
word: SLICEC.K1.INIT 0000100000000000
word: SLICED.K1.INIT 1100111100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R51C122:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 H01E0101
arc: H00R0100 N1_V02S0701
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: V00B0100 V02S0301
arc: V00T0100 V02S0501
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 V06S0303
arc: A1 F7
arc: A2 N1_V02S0501
arc: A5 N1_V02S0301
arc: A6 V02S0301
arc: A7 F5
arc: B1 W1_H02E0301
arc: B2 H02E0101
arc: B4 V02S0701
arc: B6 V00B0000
arc: B7 H01E0101
arc: C1 H00R0100
arc: C2 N1_V02S0401
arc: C3 H00L0000
arc: C4 V00T0100
arc: C6 H02E0601
arc: CLK0 G_HPBX0500
arc: D1 N1_V02S0001
arc: D2 V00B0100
arc: D3 V02S0201
arc: D4 H01W0000
arc: D5 S1_V02N0601
arc: D6 H02E0001
arc: D7 W1_H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0101 F3
arc: E1_H02E0501 F5
arc: E3_H06E0103 Q2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0000 F3
arc: H01W0100 F6
arc: M0 H01E0001
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: N1_V02N0201 Q2
arc: N1_V02N0301 F3
arc: S1_V02S0701 F5
arc: V00B0000 F4
arc: V01S0000 F3
arc: V01S0100 Q2
arc: W1_H02W0001 Q2
arc: W1_H02W0301 F3
arc: W1_H02W0601 F6
word: SLICEB.K1.INIT 0000111100000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100000000
word: SLICED.K1.INIT 1000100000000000
word: SLICEC.K0.INIT 1100000000000000
word: SLICED.K0.INIT 1110000001000000
word: SLICEB.K0.INIT 1000100011000000
word: SLICEC.K1.INIT 0000000010101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1

.tile R51C123:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0701 N1_V01S0100
arc: H00R0000 V02S0601
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 W1_H02E0701
arc: V00B0100 W1_H02E0701
arc: V00T0000 N1_V02S0401
arc: V00T0100 V02S0501
arc: W1_H02W0001 V02S0001
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: A1 H01E0001
arc: A2 F5
arc: A3 V02S0701
arc: A4 V02S0101
arc: A5 V02N0101
arc: A6 N1_V02S0101
arc: B1 H02W0101
arc: B3 H02E0301
arc: B4 H01E0101
arc: B5 H02E0301
arc: B6 F3
arc: B7 W1_H02E0301
arc: C1 E1_H01W0000
arc: C2 W1_H02E0401
arc: C3 H00L0000
arc: C5 V00T0000
arc: C6 V00B0100
arc: C7 H02E0401
arc: D1 N1_V02S0001
arc: D2 H00R0000
arc: D3 V02S0201
arc: D4 H02E0001
arc: D5 S1_V02N0601
arc: D6 V02S0401
arc: D7 V02S0401
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F6
arc: M0 V00T0100
arc: N1_V01N0001 F0
arc: N1_V02N0001 F2
arc: N1_V02N0401 F6
arc: N3_V06N0203 F7
arc: W1_H02W0401 F4
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1101111111111111
word: SLICEC.K0.INIT 1000100000000000
word: SLICEB.K1.INIT 0000000001110000
word: SLICED.K0.INIT 0100110011001100
word: SLICEB.K0.INIT 0000010101010101
word: SLICEC.K1.INIT 0000100000000000
word: SLICED.K1.INIT 1100000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R51C124:PLC2
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0301 W3_H06E0003
arc: W1_H02W0101 N1_V02S0101
arc: A0 V02S0701
arc: A1 E1_H01E0001
arc: A2 S1_V02N0701
arc: A3 H02E0701
arc: A4 V02S0101
arc: A6 W1_H02E0501
arc: B0 V02S0301
arc: B1 H02E0101
arc: B3 H00R0000
arc: B5 W1_H02E0301
arc: B6 F3
arc: C0 H02E0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 V02S0401
arc: C4 W1_H02E0601
arc: C5 S1_V02N0001
arc: C6 F4
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0500
arc: D0 N1_V02S0001
arc: D1 V02N0001
arc: D2 N1_V02S0201
arc: D3 V02S0201
arc: D4 V02S0401
arc: D5 F0
arc: D6 H00R0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
arc: N1_V02N0401 F4
arc: S3_V06S0103 Q2
arc: V01S0100 F3
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 0000101000000000
word: SLICEB.K1.INIT 0010000000000000
word: SLICEC.K0.INIT 1010000000000000
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K0.INIT 1000001010000000
word: SLICEC.K1.INIT 0000000000111111
word: SLICEA.K1.INIT 1111111111101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R51C53:PLC2
arc: S1_V02S0201 N3_V06S0103

.tile R51C59:PLC2
arc: N1_V02N0301 N3_V06S0003

.tile R51C65:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R51C67:PLC2
arc: S3_V06S0103 E3_H06W0103
arc: S3_V06S0203 E3_H06W0203

.tile R51C71:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R51C73:PLC2
arc: E1_H02E0201 E3_H06W0103
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0203 E3_H06W0103

.tile R51C74:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: B0 V02N0301
arc: C0 V02N0401
arc: CLK0 G_HPBX0200
arc: D0 H02E0201
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: M3 H01W0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N3_V06N0003 Q3
word: SLICEA.K0.INIT 0011001100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C75:PLC2
arc: E1_H02E0101 V01N0101
arc: E3_H06E0303 V01N0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 E1_H01W0100
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 V02N0001
arc: A2 V01N0101
arc: A3 V00B0000
arc: A4 V02N0101
arc: A6 V02N0301
arc: A7 E1_H01W0000
arc: B0 S1_V02N0101
arc: B2 V02S0101
arc: B3 V02S0301
arc: B5 E1_H02W0101
word: SLICED.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEA.K0.INIT 0000000000001100
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1

.tile R51C76:PLC2
arc: E1_H02E0701 V02N0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0203 E1_H01W0000
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 S1_V02N0001
arc: B0 E1_H01W0100
arc: CLK0 G_HPBX0200
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q6
arc: E1_H02E0601 Q6
arc: E3_H06E0303 Q6
arc: F1 F1_SLICE
arc: H01W0000 Q6
arc: H01W0100 Q6
arc: M6 V00B0000
arc: MUXCLK3 CLK0
arc: N1_V02N0601 Q6
word: SLICEB.K1.INIT 0000000000001110
word: SLICEB.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 0011001100111100
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C77:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 V01N0001
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0100 E1_H02W0501
arc: W1_H02W0101 V01N0101
arc: B0 S1_V02N0101
arc: C0 V02N0401
arc: C3 V02N0601
arc: CLK0 G_HPBX0200
arc: D0 V00B0100
arc: D3 S1_V02N0201
arc: E1_H01E0101 Q3
arc: E1_H02E0301 Q3
arc: E3_H06E0003 Q3
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q3
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0301 Q3
word: SLICEB.K1.INIT 0000111111110000
word: SLICEA.K0.INIT 0011001100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C78:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 H01E0101
arc: H00R0000 V02S0601
arc: V00B0000 W1_H02E0601
arc: V00B0100 S1_V02N0101
arc: A2 V00T0000
arc: A3 W1_H02E0701
arc: A4 V02N0301
arc: A6 S1_V02N0301
arc: B0 V02S0101
arc: B2 H02E0101
arc: B3 Q3
arc: B5 V02N0501
arc: B7 V00B0000
arc: CLK0 G_HPBX0600
arc: M2 V00B0100
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q2
arc: N1_V02N0301 Q3
arc: V00T0000 Q2
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0011001100111100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R51C79:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0501 N1_V01S0100
arc: W1_H02W0501 N1_V01S0100
arc: W3_H06W0003 N1_V01S0000
arc: W3_H06W0103 N1_V01S0100
arc: B0 W1_H02E0301
arc: B1 V02N0301
arc: E1_H01E0001 F2
arc: F2 F2_SLICE
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1

.tile R51C80:PLC2
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0101 V01N0101
arc: E1_H02E0701 N1_V01S0100
arc: H00R0000 H02E0601
arc: H00R0100 V02N0701
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 H02W0501
arc: V00B0100 S1_V02N0301
arc: A1 W1_H02E0501
arc: B1 W1_H02E0301
arc: C1 E1_H02W0601
arc: CLK0 G_HPBX0200
arc: D1 V02N0001
arc: D3 V00B0100
arc: D6 H00R0100
arc: E1_H01E0001 Q3
arc: E1_H01E0101 F0
arc: E3_H06E0003 Q3
arc: E3_H06E0203 Q7
arc: E3_H06E0303 Q6
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: M0 H01E0001
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q6
arc: N1_V02N0401 Q6
arc: N1_V02N0701 Q7
word: SLICED.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000000011111111
word: SLICEA.K0.INIT 1111111111111111
word: SLICEA.K1.INIT 1111111110101000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R51C81:PLC2
arc: E1_H02E0601 W3_H06E0303
arc: H00L0000 S1_V02N0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H02E0701
arc: V00B0000 W1_H02E0601
arc: A0 E1_H02W0501
arc: A2 V00B0000
arc: A4 V02N0101
arc: A7 H00L0000
arc: B3 H02E0101
arc: B5 V02N0701
arc: B6 S1_V02N0501
arc: CLK0 G_HPBX0200
arc: E1_H01E0101 Q6
arc: E1_H02E0701 Q7
arc: E3_H06E0203 Q4
arc: E3_H06E0303 Q5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q6
arc: N1_V02N0301 Q3
arc: N1_V02N0401 Q6
arc: N1_V02N0501 Q7
arc: W1_H02W0101 Q3
arc: W1_H02W0501 Q5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 0011001100110000
word: SLICED.K1.INIT 1001100110011100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R51C82:PLC2
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H02E0701
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 H06W0203
arc: V00T0100 V02N0701
arc: W1_H02W0601 W3_H06E0303
arc: CLK0 G_HPBX0200
arc: E3_H06E0203 Q4
arc: LSR1 E1_H02W0301
arc: M4 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V02N0601 Q4
arc: N3_V06N0203 Q4
arc: V01S0100 Q4
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R51C83:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: H00R0000 H02W0601
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 W3_H06E0003
arc: V00T0000 S1_V02N0401
arc: W1_H02W0501 S1_V02N0501
arc: A0 H00R0000
arc: A1 H00R0000
arc: B0 V02N0301
arc: B1 V02N0301
arc: B2 V02N0301
arc: B4 V02S0701
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 V02N0601
arc: C4 W1_H02E0601
arc: CLK0 G_HPBX0200
arc: D0 F2
arc: D1 F2
arc: D2 V02S0001
arc: D4 V02N0401
arc: E1_H01E0001 Q4
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: M0 V00T0000
arc: MUXCLK2 CLK0
word: SLICEB.K0.INIT 1111110000000000
word: SLICEA.K0.INIT 1010111011111111
word: SLICEA.K1.INIT 1110111111111111
word: SLICEC.K0.INIT 0000001111001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C84:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 E3_H06W0303
arc: H00R0000 E1_H02W0601
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0301 H02E0301
arc: S1_V02S0501 E3_H06W0303
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 E1_H01W0100
arc: S3_V06S0303 E3_H06W0303
arc: V00B0000 V02N0201
arc: V00B0100 H02W0501
arc: V00T0000 S1_V02N0401
arc: W1_H02W0301 H01E0101
arc: W1_H02W0601 N1_V02S0601
arc: A0 S1_V02N0501
arc: A2 V00T0000
arc: A4 E1_H02W0701
arc: B0 V01N0001
arc: B2 V02S0101
arc: B4 V02S0701
arc: C0 V02N0601
arc: C1 H02W0401
arc: C2 V02S0401
arc: C4 V02N0201
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 V02N0001
arc: D2 V02N0201
arc: D4 S1_V02N0401
arc: E1_H01E0001 F4
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: LSR0 H02W0301
arc: M0 V00B0000
arc: M2 V00B0100
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0001 F2
arc: N3_V06N0003 F0
arc: S1_V02S0101 F1
word: SLICEA.K1.INIT 1111111100001111
word: SLICEC.K0.INIT 1010001110100000
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1010101000001100
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 0000011100000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_

.tile R51C85:PLC2
arc: E1_H02E0101 V06S0103
arc: H00R0000 H02W0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0201 H02W0201
arc: S1_V02S0601 E1_H01W0000
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 H02E0401
arc: V00B0100 E1_H02W0501
arc: V00T0000 H02W0001
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 E1_H02W0501
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0203 E1_H01W0000
arc: A0 V02S0501
arc: A1 H00L0000
arc: A2 H02W0701
arc: A3 V00T0000
arc: A4 E1_H02W0701
arc: B0 H00R0100
arc: B1 F3
arc: B3 V02N0301
arc: B4 H02E0101
arc: C0 E1_H02W0401
arc: C1 V02S0401
arc: C2 E1_H02W0601
arc: C3 E1_H01W0000
arc: C4 V02N0201
arc: C6 V02N0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 S1_V02N0001
arc: D2 V02N0201
arc: D3 H02W0201
arc: D4 V00B0000
arc: D6 V02N0601
arc: D7 V02N0401
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 Q0
arc: H01W0100 F6
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N3_V06N0103 F1
arc: S1_V02S0001 Q2
arc: S1_V02S0401 F6
arc: S1_V02S0701 F7
arc: V01S0000 Q0
arc: V01S0100 F4
arc: W3_H06W0003 Q0
word: SLICED.K0.INIT 1111000011111111
word: SLICED.K1.INIT 0000000011111111
word: SLICEB.K0.INIT 0000000000001010
word: SLICEA.K0.INIT 1100000010001000
word: SLICEC.K0.INIT 1100000011001010
word: SLICEC.K1.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000100
word: SLICEA.K1.INIT 1111000010110000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R51C86:PLC2
arc: E1_H02E0701 V06S0203
arc: H00L0100 S1_V02N0101
arc: H00R0000 V02S0601
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 H06W0003
arc: S1_V02S0501 H01E0101
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0001
arc: W1_H02W0001 V01N0001
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 S1_V02N0701
arc: A0 V02S0701
arc: A1 F5
arc: A2 V02S0501
arc: A6 S1_V02N0101
arc: B0 H02W0301
arc: B1 E1_H02W0301
arc: B2 H02W0101
arc: B6 V02S0701
arc: C0 H00L0100
arc: C1 S1_V02N0601
arc: C2 H02W0401
arc: C5 W1_H02E0601
arc: CE0 V02S0201
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 E1_H02W0201
arc: D2 V02N0201
arc: D5 H02W0201
arc: D6 H02W0001
arc: E1_H01E0001 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V02N0001 Q2
arc: S1_V02S0101 Q1
arc: S1_V02S0201 Q0
arc: S1_V02S0601 F6
arc: V01S0100 F0
arc: W1_H02W0201 Q0
arc: W1_H02W0501 F5
word: SLICEC.K1.INIT 0000000000001111
word: SLICED.K0.INIT 1110111000000000
word: SLICEA.K1.INIT 1010100000001000
word: SLICEA.K0.INIT 0001000000100010
word: SLICEB.K0.INIT 1111001110111011
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C87:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0303 V06S0303
arc: H00L0000 H02W0201
arc: H00L0100 V02N0101
arc: H00R0000 V02S0401
arc: H00R0100 H02E0701
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02S0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 H01E0001
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 N3_V06S0203
arc: A0 V02S0701
arc: A2 H00L0100
arc: A3 F7
arc: B2 H02W0301
arc: C0 V02N0601
arc: C2 H00L0000
arc: C7 V02N0201
arc: CE0 H00R0100
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D2 V00T0100
arc: D3 H00R0000
arc: D7 E1_H02W0001
arc: E1_H02E0201 Q0
arc: E1_H02E0501 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q2
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F0
arc: V00T0100 F3
arc: V01S0100 Q0
arc: W1_H02W0101 F3
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 0000000001010101
word: SLICEA.K0.INIT 1111101011110000
word: SLICEB.K0.INIT 1110010011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C88:PLC2
arc: E1_H02E0201 V01N0001
arc: E3_H06E0203 W3_H06E0203
arc: H00L0100 H02E0301
arc: H00R0000 V02S0601
arc: H00R0100 V02S0501
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 V01N0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 H02E0501
arc: V00T0100 H02W0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: A2 H02E0701
arc: B0 E1_H02W0301
arc: B2 V02N0101
arc: C2 V02N0601
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D2 V02S0201
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 F2
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M2 V00B0100
arc: M3 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q0
arc: V01S0100 Q3
word: SLICEB.K0.INIT 1000100010111000
word: SLICEB.K1.INIT 0000000000000000
word: SLICEA.K0.INIT 1100110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1

.tile R51C89:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0701 V02N0701
arc: E3_H06E0103 W1_H02E0201
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0501 N1_V02S0401
arc: W1_H02W0001 E1_H01W0000
arc: W1_H02W0101 V06S0103
arc: W3_H06W0003 E1_H01W0000
arc: CE1 V02N0201
arc: CLK0 G_HPBX0600
arc: M3 H02E0201
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C90:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0301 S1_V02N0301
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 N3_V06S0203
arc: H01W0000 E3_H06W0103
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 V01N0001
arc: S3_V06S0303 H06E0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 V06S0003
arc: W3_H06W0303 E3_H06W0303

.tile R51C91:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: H00R0100 W1_H02E0701
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 V01N0101
arc: S1_V02S0701 N3_V06S0203
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: M7 H00R0100
arc: MUXCLK3 CLK0
arc: N1_V02N0701 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C92:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 N1_V01S0000
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 E3_H06W0203
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 H02W0401
arc: S1_V02S0701 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N1_V02S0601
arc: V00T0100 H02E0301
arc: V01S0100 N3_V06S0303
arc: W1_H02W0201 N3_V06S0103
arc: A1 H02W0701
arc: A3 V02N0501
arc: A4 F7
arc: A5 F7
arc: A6 V00T0100
arc: B0 V01N0001
arc: B1 W1_H02E0301
arc: B3 H02E0301
arc: B4 V02N0501
arc: B5 H02W0101
arc: B6 V02N0701
arc: C0 H02W0601
arc: C1 N1_V02S0401
arc: C3 H00R0100
arc: C4 V02N0201
arc: C5 E1_H01E0101
arc: C6 F4
arc: C7 V01N0101
arc: D0 E1_H02W0001
arc: D1 W1_H02E0001
arc: D3 F0
arc: D4 H02E0001
arc: D5 F0
arc: D6 F0
arc: D7 E1_H02W0001
arc: E1_H01E0001 F6
arc: E3_H06E0003 F3
arc: E3_H06E0103 F1
arc: E3_H06E0303 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: N1_V02N0501 F7
word: SLICEC.K1.INIT 1100100000001000
word: SLICEC.K0.INIT 0000011100000000
word: SLICED.K0.INIT 0000110000001000
word: SLICEB.K1.INIT 1010100000100000
word: SLICEA.K0.INIT 1100110011110000
word: SLICED.K1.INIT 0000000011110000
word: SLICEA.K1.INIT 0001001101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R51C93:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 V02S0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 W1_H02E0201
arc: H00R0000 H02E0401
arc: H00R0100 H02E0701
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0601 N1_V02S0601
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N1_V02S0201
arc: S3_V06S0203 H06E0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00T0000 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 V06N0303
arc: W1_H02W0701 E1_H02W0601
arc: A2 S1_V02N0701
arc: A3 W1_H02E0501
arc: A4 V00T0000
arc: A5 H02E0501
arc: A6 W1_H02E0701
arc: A7 S1_V02N0301
arc: B0 V00B0000
arc: B2 H00R0100
arc: B3 H00R0000
arc: B4 W1_H02E0101
arc: B5 H00L0000
arc: B6 H02E0301
arc: B7 V02S0501
arc: E3_H06E0103 F2
arc: F2 F2_SLICE
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R51C94:PLC2
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V06S0303
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02N0201
arc: H00R0000 H02E0401
arc: H00R0100 N1_V02S0501
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 W1_H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H06W0003
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 H06W0203
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02E0001
arc: V00T0100 S1_V02N0501
arc: W1_H02W0001 V01N0001
arc: A0 V02S0501
arc: A1 S1_V02N0701
arc: A2 V01N0101
arc: A3 E1_H02W0501
arc: A4 V00T0100
arc: A5 V02N0101
arc: A6 V02N0301
arc: A7 H02E0501
arc: B0 V00B0000
arc: B1 H00R0100
arc: B2 N1_V02S0301
arc: B3 H00R0000
arc: B4 H00L0000
arc: B5 H02E0301
arc: B6 V00T0000
arc: B7 V02S0701
word: SLICEA.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R51C95:PLC2
arc: E1_H02E0001 V02N0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 W1_H02E0201
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 V02S0001
arc: H00L0100 V02S0301
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0001 N1_V02S0001
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H06W0203
arc: V00B0000 W1_H02E0601
arc: V00T0000 V02S0601
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 E3_H06W0303
arc: A0 W1_H02E0701
arc: A1 H00L0000
arc: A2 V02S0701
arc: A3 H00L0100
arc: A4 E1_H02W0701
arc: A5 N1_V02S0101
arc: A6 H02E0501
arc: A7 V02S0101
arc: B0 W1_H02E0101
arc: B1 H02E0301
arc: B2 S1_V02N0101
arc: B3 H02W0301
arc: B4 H02E0101
arc: B5 S1_V02N0501
arc: B6 V00B0000
arc: B7 N1_V02S0701
arc: CLK0 G_HPBX0600
arc: E3_H06E0303 Q6
arc: LSR1 V00T0000
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011010
word: SLICED.K1.INIT 1001100110011100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R51C96:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 V06N0303
arc: H00L0000 H02W0201
arc: H00R0000 W1_H02E0401
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 H06W0203
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 H06E0203
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N1_V01S0000
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02W0001
arc: W1_H02W0301 E1_H02W0201
arc: W1_H02W0501 V06S0303
arc: W3_H06W0103 E3_H06W0003
arc: W3_H06W0303 E3_H06W0203
arc: A0 H02E0701
arc: A1 V02N0701
arc: A2 E1_H02W0701
arc: A3 V02N0501
arc: A4 V02S0301
arc: A5 H02E0501
arc: A6 H00L0000
arc: A7 N1_V02S0301
arc: B0 V00T0000
arc: B1 H00R0100
arc: B2 H02W0301
arc: B3 H00R0000
arc: B4 H02W0101
arc: B5 N1_V02S0701
arc: B6 V00B0000
arc: B7 E1_H02W0301
word: SLICEA.K0.INIT 1001100110011010
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R51C97:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0301 V02S0301
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0003 V06N0003
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 V01N0101
arc: S1_V02S0001 E1_H01W0000
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0501 H02W0501
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00T0000 V02N0601
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E1_H02W0001
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 E1_H01W0000
arc: W3_H06W0203 V06S0203
arc: A1 H00L0000
arc: A2 H02E0501
arc: A3 H02E0701
arc: A6 S1_V02N0301
arc: A7 S1_V02N0301
arc: B2 V02S0301
arc: B3 V02N0301
arc: B6 E1_H02W0301
arc: B7 V00T0000
arc: C6 E1_H02W0601
arc: C7 E1_H02W0601
arc: D6 W1_H02E0001
arc: D7 W1_H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: E1_H02E0201 F0
arc: E1_H02E0401 F4
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H01W0000 F3
arc: N1_V02N0601 F6
arc: S1_V02S0601 F4
word: SLICED.K1.INIT 1000110010000000
word: SLICED.K0.INIT 1000110010000000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001010
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R51C98:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 V02N0601
arc: H00R0100 V02S0701
arc: H01W0100 W3_H06E0303
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S1_V02N0601
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N1_V02S0201
arc: S1_V02S0301 H06E0003
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02E0601
arc: V00B0100 W1_H02E0501
arc: V00T0000 W1_H02E0001
arc: V00T0100 E1_H02W0101
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V06S0003
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0103 E1_H01W0100
arc: A0 N1_V02S0701
arc: A1 H00L0000
arc: A2 V02S0701
arc: A3 N1_V02S0701
arc: A4 V02S0301
arc: A5 W1_H02E0501
arc: A6 V00T0100
arc: B0 H02E0101
arc: B1 F3
arc: B2 E1_H02W0101
arc: B3 H02W0101
arc: B4 H01E0101
arc: B5 H02E0301
arc: B6 H02W0101
arc: C0 H00R0100
arc: C1 F6
arc: C2 W1_H02E0401
arc: C3 N1_V02S0401
arc: C4 V00B0100
arc: C5 H02E0401
arc: C6 W1_H02E0401
arc: C7 H02W0401
arc: D0 W1_H02E0201
arc: D1 F0
arc: D2 W1_H02E0201
arc: D3 H02E0001
arc: D4 H02E0201
arc: D5 H02E0201
arc: D6 N1_V02S0401
arc: D7 V00B0000
arc: E1_H01E0001 F7
arc: E1_H02E0701 F7
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F7
arc: M4 V00T0000
arc: N1_V01N0001 F7
arc: N1_V01N0101 F7
arc: N1_V02N0501 F7
arc: N1_V02N0701 F7
arc: S1_V02S0601 F4
arc: S1_V02S0701 F7
arc: V01S0000 F1
arc: V01S0100 F7
arc: W1_H02W0501 F7
arc: W3_H06W0203 F7
word: SLICEA.K1.INIT 1000000000000000
word: SLICEB.K1.INIT 1010001011110011
word: SLICED.K0.INIT 1100010011110101
word: SLICEC.K0.INIT 1001110000111001
word: SLICEC.K1.INIT 0010110110110100
word: SLICEA.K0.INIT 1101000011011101
word: SLICED.K1.INIT 0000111111110000
word: SLICEB.K0.INIT 1100111101000101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R51C99:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 V01N0001
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 H01E0001
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 N1_V02S0001
arc: H00L0100 V02S0301
arc: H00R0100 V02S0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 S1_V02N0601
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0201 H01E0001
arc: S1_V02S0601 V01N0001
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 H02E0501
arc: V00T0000 S1_V02N0401
arc: V00T0100 V02S0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 H01E0001
arc: A0 W1_H02E0701
arc: A2 W1_H02E0701
arc: A4 V02S0101
arc: A5 V00T0100
arc: A6 F5
arc: A7 F5
arc: B0 H00R0100
arc: B5 H02W0301
arc: B7 V00B0100
arc: C0 H00L0000
arc: C2 H00L0000
arc: C4 H02E0401
arc: C5 S1_V02N0201
arc: C6 V00B0100
arc: C7 V02N0201
arc: D0 H02E0201
arc: D2 H02W0001
arc: D4 V02S0601
arc: D5 V02S0401
arc: D6 S1_V02N0601
arc: D7 S1_V02N0601
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F5D_SLICE
arc: H01W0100 F4
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 V00B0000
arc: M6 V00T0000
arc: N1_V01N0001 F1
arc: N1_V01N0101 F4
arc: N3_V06N0303 F6
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0000010101010101
word: SLICED.K1.INIT 0000000100000101
word: SLICEA.K0.INIT 0000011100000011
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0000010100001111
word: SLICEB.K1.INIT 1111111111111111
word: SLICEC.K0.INIT 1111000010101010
word: SLICEC.K1.INIT 1110001000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R52C100:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 W3_H06E0303
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0103 E3_H06W0103
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0103 N1_V01S0100
arc: V00T0000 S1_V02N0601
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0601 V02N0601
arc: A0 F5
arc: A1 F5
arc: A2 V01N0101
arc: A3 H02E0501
arc: A4 F5
arc: A6 F5
arc: A7 N1_V02S0301
arc: B0 H00R0100
arc: B1 H00R0100
arc: B2 H00R0100
arc: B3 H02W0101
arc: B4 V02N0701
arc: B6 H01E0101
arc: B7 F3
arc: C0 E1_H02W0401
arc: C1 E1_H02W0401
arc: C2 E1_H02W0401
arc: C3 H02W0401
arc: C5 E1_H02W0401
arc: C6 V00B0100
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 E1_H02W0001
arc: D3 S1_V02N0201
arc: D4 H00R0100
arc: D5 W1_H02E0201
arc: D6 H00R0100
arc: D7 V02S0601
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E3_H06E0103 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F5
arc: M0 V00T0000
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N3_V06N0303 F5
arc: V00B0100 F7
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 0100010001010100
word: SLICEA.K1.INIT 0101010101010100
word: SLICED.K0.INIT 1010000010110000
word: SLICED.K1.INIT 0001000100110011
word: SLICEB.K1.INIT 0010101010001000
word: SLICEC.K1.INIT 0000000000001111
word: SLICEC.K0.INIT 0101010101000100
word: SLICEB.K0.INIT 0001000100000011
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R52C101:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 W1_H02E0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: H00L0100 H02W0301
arc: H00R0000 H02E0601
arc: H00R0100 E1_H02W0701
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0601 H02E0601
arc: V00B0000 V02S0001
arc: V00B0100 W1_H02E0701
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 E1_H01W0100
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0601 V06S0303
arc: W3_H06W0103 V01N0101
arc: A1 F7
arc: A2 F5
arc: A4 H02E0701
arc: A6 H02W0501
arc: A7 H02E0501
arc: B0 H02W0301
arc: B1 Q1
arc: B2 V02S0101
arc: B4 V02S0701
arc: B6 V02S0701
arc: B7 H02W0101
arc: C1 H00L0100
arc: C2 N1_V02S0401
arc: C4 W1_H02E0601
arc: C5 N1_V02S0201
arc: C6 H02E0401
arc: C7 V02N0001
arc: CE0 H00R0000
arc: CE2 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: D1 H02W0201
arc: D2 V00T0100
arc: D4 H02E0201
arc: D5 V02S0401
arc: D6 H02E0201
arc: D7 V02N0401
arc: E1_H01E0001 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 E1_H02W0601
arc: M1 H00R0100
arc: M2 V00B0100
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F4
arc: N1_V02N0001 F0
arc: V01S0000 Q1
arc: V01S0100 F2
word: SLICEA.K0.INIT 1100110011001100
word: SLICEA.K1.INIT 1101000001010000
word: SLICED.K0.INIT 1010100000100000
word: SLICED.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1011001101110111
word: SLICEB.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1110000000100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R52C102:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0001 S1_V02N0001
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 N1_V01S0100
arc: H00L0000 V02S0001
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 S1_V02N0501
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H02E0201
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 W1_H02E0601
arc: S1_V02S0701 N1_V01S0100
arc: V00B0100 V02S0301
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: A1 V02S0501
arc: A2 V02S0701
arc: A3 H02W0501
arc: A6 N1_V01S0100
arc: A7 Q7
arc: B1 V02N0301
arc: B2 V02S0101
arc: B5 N1_V02S0501
arc: B6 S1_V02N0701
arc: B7 S1_V02N0701
arc: C1 V02N0601
arc: C2 H02E0601
arc: C4 E1_H02W0401
arc: C5 V02N0001
arc: C6 E1_H02W0601
arc: C7 H02W0401
arc: CE0 H02E0101
arc: CE1 H00L0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00B0100
arc: D2 S1_V02N0201
arc: D3 H02E0001
arc: D4 H01W0000
arc: D5 V02N0401
arc: D6 H00L0100
arc: D7 V01N0001
arc: E1_H01E0001 F7
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F3
arc: H01W0100 F3
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: M1 W1_H02E0001
arc: M4 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q4
arc: N1_V02N0201 Q2
arc: N1_V02N0601 F4
arc: S1_V02S0301 Q1
arc: V00B0000 F6
arc: V01S0100 Q7
arc: W3_H06W0003 F0
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1000111100000000
word: SLICEB.K0.INIT 0100000001010101
word: SLICEC.K1.INIT 1100111111000000
word: SLICED.K1.INIT 0001010100111111
word: SLICEB.K1.INIT 1010101000000000
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R52C103:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 H01E0101
arc: H00R0000 H02E0601
arc: H00R0100 W1_H02E0501
arc: N1_V01N0001 S3_V06N0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 W1_H02E0701
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 H06E0103
arc: N3_V06N0203 E3_H06W0203
arc: N3_V06N0303 E3_H06W0303
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 H02E0701
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V02S0701
arc: A0 H02E0501
arc: A1 H02E0501
arc: A3 H02E0501
arc: A4 H02E0501
arc: A5 H02E0501
arc: A6 H02E0501
arc: A7 H02E0501
arc: B1 E1_H02W0301
arc: B3 E1_H02W0301
arc: C0 E1_H02W0601
arc: C1 E1_H02W0601
arc: C2 E1_H02W0601
arc: C3 E1_H02W0601
arc: C4 E1_H02W0601
arc: C5 E1_H02W0601
arc: C6 E1_H02W0601
arc: C7 E1_H02W0601
arc: D0 H02E0001
arc: D1 H02E0001
arc: D2 V00B0100
arc: D3 H02E0001
arc: D4 H02E0001
arc: D7 H02E0001
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0000
word: SLICEA.K0.INIT 1010000010101111
word: SLICEA.K1.INIT 1010000010101100
word: SLICEB.K0.INIT 1111111100001111
word: SLICEB.K1.INIT 1010111110101100
word: SLICEC.K0.INIT 1010000010101111
word: SLICEC.K1.INIT 1010000010100000
word: SLICED.K0.INIT 1010111110101111
word: SLICED.K1.INIT 1010111110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R52C104:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0501 S1_V02N0501
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V06S0203
arc: H00L0000 H02W0001
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 W1_H02E0601
arc: N3_V06N0003 W3_H06E0003
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 V01N0101
arc: V00T0100 N1_V02S0701
arc: W1_H02W0401 V02S0401
arc: W1_H02W0501 S1_V02N0501
arc: W1_H02W0601 V06S0303
arc: A0 W1_H02E0701
arc: A1 W1_H02E0701
arc: A3 F7
arc: A5 H02W0501
arc: A6 V02N0301
arc: A7 V02N0101
arc: B0 V02N0101
arc: B1 V02N0301
arc: B3 H01W0100
arc: B5 V02N0501
arc: B6 N1_V02S0501
arc: B7 V00B0000
arc: C0 H00L0100
arc: C1 S1_V02N0401
arc: C3 W1_H02E0401
arc: C4 V02S0001
arc: C5 V02S0001
arc: C6 Q6
arc: C7 V02N0001
arc: CE0 H02W0101
arc: CE1 H00L0000
arc: CE2 H00L0000
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H02W0201
arc: D2 V02S0001
arc: D3 V02S0001
arc: D5 S1_V02N0401
arc: D6 H02E0001
arc: D7 E1_H01W0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: E3_H06E0203 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F4
arc: H01W0100 Q1
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 H02E0601
arc: M1 H00R0000
arc: M2 N1_V01N0001
arc: M3 E1_H02W0201
arc: M4 E1_H01E0101
arc: M5 H00R0000
arc: M6 E1_H02W0401
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F1
arc: N1_V01N0101 F2
arc: V00B0000 Q6
arc: V00B0100 Q7
arc: V01S0000 Q3
arc: V01S0100 Q5
word: SLICEA.K1.INIT 0000011101110111
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1101010100000000
word: SLICEA.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1011000000110000
word: SLICED.K0.INIT 0001010100111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R52C105:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 W3_H06E0103
arc: H00L0000 V02S0001
arc: H00L0100 V02S0301
arc: H00R0000 W1_H02E0601
arc: H00R0100 V02N0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 V01N0101
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0303 H06W0303
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0601 H06E0303
arc: V00B0000 H02W0401
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02E0001
arc: V00T0100 H02E0101
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: W3_H06W0003 N3_V06S0003
arc: A0 H02W0701
arc: A2 H02E0701
arc: A3 H02W0701
arc: A4 V02N0301
arc: A6 H02W0501
arc: A7 V00T0100
arc: B0 V00T0000
arc: B2 H01W0100
arc: B3 Q3
arc: B4 V01S0000
arc: B6 S1_V02N0501
arc: B7 E1_H02W0301
arc: C0 V02S0601
arc: C2 H02E0601
arc: C3 H02E0601
arc: C4 H02E0401
arc: C6 F4
arc: C7 H01E0001
arc: CE0 H00R0100
arc: CE1 H00L0100
arc: CE2 H00L0000
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 V02N0201
arc: D3 W1_H02E0001
arc: D4 V02N0401
arc: D6 F0
arc: D7 F2
arc: E1_H01E0001 F3
arc: E1_H01E0101 Q4
arc: E3_H06E0203 F7
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q2
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00B0100
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F6
arc: V01S0000 Q3
arc: V01S0100 Q7
word: SLICEA.K0.INIT 0001001101011111
word: SLICEC.K0.INIT 0000011101110111
word: SLICED.K0.INIT 0111000000000000
word: SLICEB.K0.INIT 0001010100111111
word: SLICED.K1.INIT 0111000000000000
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C106:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V06S0103
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: H00R0000 H02W0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 E1_H02W0701
arc: S1_V02S0001 H02E0001
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0501 W3_H06E0303
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0001
arc: V00T0100 V02N0501
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 H01E0101
arc: W3_H06W0003 E1_H01W0000
arc: A1 H00R0000
arc: A4 V02S0101
arc: A5 V02S0101
arc: A6 N1_V01S0100
arc: B1 V00T0000
arc: B5 S1_V02N0701
arc: C1 W1_H02E0401
arc: C5 V01N0101
arc: C6 E1_H02W0401
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 V00B0100
arc: D4 V02N0401
arc: D5 H02W0001
arc: D6 H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q2
arc: LSR1 V00T0100
arc: M0 H01E0001
arc: M2 V00B0000
arc: M4 E1_H01E0101
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F4
arc: N3_V06N0103 Q2
arc: S1_V02S0401 F6
arc: V01S0000 Q2
arc: W3_H06W0103 Q2
word: SLICED.K0.INIT 1010111110100000
word: SLICEC.K0.INIT 0000000010101010
word: SLICEC.K1.INIT 0010011101110111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R52C107:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V02S0501
arc: H00L0000 V02S0201
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 H02E0601
arc: V00B0000 H02W0601
arc: V00B0100 S1_V02N0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0701 W3_H06E0203
arc: A0 H01E0001
arc: A1 H01E0001
arc: A2 H01E0001
arc: A3 H01E0001
arc: A4 S1_V02N0301
arc: A7 S1_V02N0301
arc: B0 S1_V02N0301
arc: B1 H02W0301
arc: B3 H02W0301
arc: C0 H02W0601
arc: C1 H02W0601
arc: C2 H02W0601
arc: C3 H02W0601
arc: C4 H02W0601
arc: C5 H01E0001
arc: C6 H01E0001
arc: C7 H01E0001
arc: D1 V02S0001
arc: D3 V02S0001
arc: D4 V02N0401
arc: D5 V00B0000
arc: D6 V00B0000
arc: D7 V00B0000
arc: E1_H01E0101 F3
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0100
arc: M1 H00L0000
arc: M2 V00B0100
arc: M3 H02E0201
arc: M4 V00B0100
arc: M5 H00L0000
arc: M6 V00B0100
word: SLICEA.K0.INIT 1010001110100011
word: SLICEA.K1.INIT 1010000010101100
word: SLICEB.K0.INIT 1010111110101111
word: SLICEB.K1.INIT 1010111110101100
word: SLICEC.K0.INIT 1111010100000101
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000011111111
word: SLICED.K1.INIT 1111000010101010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R52C108:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V06S0303
arc: H00L0000 V02S0201
arc: H00R0100 N1_V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 S1_V02N0701
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 H06E0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0101
arc: V00T0000 V02S0401
arc: V00T0100 V02N0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: A1 H00L0000
arc: A4 F7
arc: A5 V00T0000
arc: A6 N1_V01N0101
arc: B0 V02N0101
arc: B1 V02N0301
arc: B2 V02N0101
arc: B5 N1_V02S0501
arc: B6 V02N0701
arc: B7 V00T0000
arc: C0 F6
arc: C1 F6
arc: C2 F6
arc: C3 F6
arc: C4 S1_V02N0001
arc: C5 V01N0101
arc: C6 H02E0401
arc: C7 S1_V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: D1 V02S0001
arc: D2 V02S0201
arc: D3 V01S0100
arc: D4 H02E0001
arc: D5 W1_H02E0001
arc: D7 H02E0201
arc: E1_H01E0001 F1
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 V00B0000
arc: M0 V00T0100
arc: M1 H00R0100
arc: M2 V00T0100
arc: M6 V00B0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q5
arc: N1_V02N0501 F7
arc: N3_V06N0203 Q4
arc: N3_V06N0303 Q6
arc: V01S0000 Q4
arc: W1_H02W0701 Q5
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q5
word: SLICED.K1.INIT 0011000011110000
word: SLICEC.K1.INIT 0000000010001111
word: SLICEC.K0.INIT 0000010111110101
word: SLICEA.K0.INIT 1100000011110011
word: SLICEA.K1.INIT 1101000111000000
word: SLICEB.K0.INIT 1100000011110011
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1011100010111000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1

.tile R52C109:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0501 W3_H06E0303
arc: E3_H06E0303 W3_H06E0203
arc: H00R0000 H02E0601
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H02E0601
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0501 W1_H02E0501
arc: S3_V06S0303 N1_V02S0501
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: V00T0100 H02E0301
arc: W1_H02W0101 V01N0101
arc: A0 F7
arc: A1 H02E0501
arc: A2 F7
arc: A4 V02S0301
arc: A6 H02W0501
arc: A7 N1_V01N0101
arc: B1 H00R0100
arc: B4 H02E0301
arc: B5 H01E0101
arc: B7 N1_V02S0501
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: C2 S1_V02N0401
arc: C3 H00R0100
arc: C4 S1_V02N0201
arc: C5 H02E0401
arc: C6 Q6
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V00T0100
arc: D2 V00B0100
arc: D3 V00B0100
arc: D4 S1_V02N0401
arc: D5 H02E0201
arc: D6 N1_V02S0601
arc: D7 H02E0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: E1_H02E0101 F1
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00B0000
arc: M6 E1_H02W0401
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q4
arc: N3_V06N0203 Q4
arc: S1_V02S0701 F5
arc: W1_H02W0401 Q6
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q6
word: SLICEC.K0.INIT 0000000010001111
word: SLICEC.K1.INIT 1100110011110000
word: SLICED.K0.INIT 1111010110100000
word: SLICEA.K0.INIT 1010101000001111
word: SLICEA.K1.INIT 1000110110001000
word: SLICEB.K0.INIT 1010101000001111
word: SLICEB.K1.INIT 1111000000000000
word: SLICED.K1.INIT 1010101011001100
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1

.tile R52C110:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N3_V06S0103
arc: H00R0000 N1_V02S0401
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0001 H02E0001
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 N1_V02S0401
arc: V00B0000 S1_V02N0001
arc: V00T0100 W1_H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0501 V02N0501
arc: A0 H01E0001
arc: A2 H01E0001
arc: B0 H02W0301
arc: B2 W1_H02E0301
arc: B4 H02W0301
arc: B6 H02W0301
arc: C0 S1_V02N0401
arc: C1 H02E0601
arc: C2 S1_V02N0401
arc: C3 H02E0601
arc: C4 H01E0001
arc: C5 H02E0601
arc: C6 H01E0001
arc: C7 H02E0601
arc: D0 V00T0100
arc: D1 H02W0001
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 S1_V02N0401
arc: D5 H02W0001
arc: D6 S1_V02N0401
arc: D7 H02W0001
arc: E1_H01E0101 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00B0000
arc: M3 H02E0201
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 V00B0000
arc: N1_V01N0001 F3
word: SLICEA.K0.INIT 1011101110001011
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 1010101011001111
word: SLICEB.K1.INIT 1111000011111111
word: SLICEC.K0.INIT 1100000011110011
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1100000011110011
word: SLICED.K1.INIT 1111000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R52C111:PLC2
arc: E1_H02E0201 W3_H06E0103
arc: E1_H02E0601 V02N0601
arc: H00L0100 V02S0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H01E0101
arc: V00B0000 V02S0201
arc: V00B0100 H02W0501
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V02N0401
arc: A0 H00R0000
arc: A2 W1_H02E0501
arc: B2 H00L0000
arc: C0 S1_V02N0401
arc: C2 H02W0401
arc: C4 E1_H01E0101
arc: CE0 H02E0101
arc: CE2 H00L0100
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D2 V02N0201
arc: D4 V02S0401
arc: E1_H01E0101 Q6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M6 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N3_V06N0103 F2
word: SLICEB.K0.INIT 0001010100111111
word: SLICEA.K0.INIT 1010111100001111
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R52C112:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 V02S0501
arc: H00R0000 S1_V02N0401
arc: H00R0100 V02S0701
arc: N3_V06N0203 S1_V02N0701
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 S1_V02N0101
arc: W1_H02W0101 V01N0101
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: A2 S1_V02N0701
arc: A6 S1_V02N0301
arc: B2 V02N0301
arc: B6 V00T0000
arc: C2 H02E0601
arc: C6 H02E0601
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D2 H00R0000
arc: D6 H02E0201
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V02N0401 F6
arc: V00T0000 Q2
word: SLICEB.K0.INIT 0000000010000000
word: SLICED.K0.INIT 0001001101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R52C113:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 S1_V02N0301
arc: H00L0000 V02S0001
arc: H00R0000 V02S0601
arc: H00R0100 E1_H02W0501
arc: N1_V02N0301 H06W0003
arc: N1_V02N0401 S1_V02N0401
arc: S1_V02S0301 E1_H01W0100
arc: V00B0000 S1_V02N0001
arc: V00B0100 N1_V02S0101
arc: A2 S1_V02N0701
arc: A4 S1_V02N0101
arc: A5 V02N0301
arc: B0 H02W0301
arc: B3 V01N0001
arc: B6 S1_V02N0501
arc: B7 V00B0000
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02E0501
arc: M0 V00B0100
arc: M1 H00R0100
arc: M3 E1_H02W0201
arc: M4 H02E0401
arc: M5 H00L0000
arc: M6 H02W0401
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q4
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: S1_V02S0701 F7
arc: S3_V06S0303 Q5
arc: V01S0000 Q6
arc: V01S0100 F3
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C114:PLC2
arc: H00L0000 V02N0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0501
arc: N1_V02N0001 H02W0001
arc: V00B0000 S1_V02N0001
arc: V00T0000 N1_V02S0401
arc: V00T0100 H02E0101
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 N1_V02S0401
arc: A2 S1_V02N0501
arc: A6 S1_V02N0101
arc: A7 S1_V02N0301
arc: B0 H02E0301
arc: B1 V00B0000
arc: B3 V01N0001
arc: B4 H00L0000
arc: B5 S1_V02N0701
arc: CE0 H02W0101
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR0 W1_H02E0501
arc: LSR1 W1_H02E0501
arc: M0 E1_H02W0601
arc: M1 E1_H02W0001
arc: M2 V00T0100
arc: M3 H02W0201
arc: M5 H00L0100
arc: M6 V00T0000
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
arc: N1_V01N0101 Q3
arc: S1_V02S0101 Q1
arc: S1_V02S0201 F0
arc: S1_V02S0301 F1
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: S1_V02S0601 F6
arc: S1_V02S0701 Q7
arc: S3_V06S0103 Q2
arc: S3_V06S0203 F7
arc: V01S0000 F3
arc: V01S0100 Q5
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C115:PLC2
arc: H00L0000 S1_V02N0001
arc: H00R0000 H02W0401
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0303 W3_H06E0303
arc: S1_V02S0001 H01E0001
arc: V00B0000 H02W0601
arc: V00B0100 V02S0301
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0501 V06S0303
arc: A1 V01N0101
arc: B0 V01N0001
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 V00B0100
arc: M3 H00L0000
arc: M4 V00B0000
arc: M7 H02W0201
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0101 Q3
arc: S1_V02S0201 F0
arc: S1_V02S0401 Q4
arc: S1_V02S0701 Q7
arc: V01S0100 F1
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C116:PLC2
arc: H00R0100 V02S0501
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0501 N1_V01S0100
arc: S1_V02S0201 E1_H01W0000
arc: V00B0000 V02N0001
arc: V00T0000 V02N0601
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 V06S0203
arc: W1_H02W0601 V06S0303
arc: A1 H00L0000
arc: A4 V02N0301
arc: A6 V00T0100
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B5 S1_V02N0501
arc: B6 V00T0000
arc: C1 V02N0401
arc: C2 V02N0401
arc: C4 H02W0601
arc: C5 V01N0101
arc: C6 V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 V01S0100
arc: D2 V01S0100
arc: D3 V01S0100
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D6 V01N0001
arc: E1_H01E0001 F3
arc: E1_H02E0001 F2
arc: E1_H02E0101 F1
arc: E1_H02E0201 Q0
arc: E1_H02E0401 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q2
arc: H01W0100 Q5
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q4
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q1
arc: N1_V02N0701 Q5
arc: S1_V02S0001 Q2
arc: V00T0100 Q1
arc: V01S0000 Q3
arc: V01S0100 Q0
arc: W1_H02W0301 Q1
arc: W3_H06W0003 Q3
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 0110110011001100
word: SLICEB.K0.INIT 0011110011001100
word: SLICEB.K1.INIT 0011001111001100
word: SLICEC.K0.INIT 0101101010101010
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K0.INIT 1111100011110100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R52C117:PLC2
arc: H00L0000 H02E0001
arc: H00L0100 N1_V02S0301
arc: H00R0000 E1_H02W0401
arc: N1_V02N0601 E1_H01W0000
arc: V00B0000 H02E0401
arc: W1_H02W0601 V01N0001
arc: A1 V01N0101
arc: A2 V02S0701
arc: A4 E1_H01W0000
arc: A5 E1_H01W0000
arc: A6 V00T0100
arc: B1 H02E0101
arc: B2 E1_H01W0100
arc: B3 V01N0001
arc: B4 V02S0701
arc: B5 V02S0701
arc: B6 V02N0701
arc: C1 H00L0000
arc: C2 H00L0100
arc: C4 E1_H01E0101
arc: C5 V00B0100
arc: C6 H01E0001
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D1 V02N0001
arc: D3 H02E0201
arc: D4 H00L0100
arc: D5 H00L0100
arc: D6 F2
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0201 F0
arc: E1_H02E0501 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F4
arc: H01W0100 F5
arc: LSR1 V00B0000
arc: M0 H02W0601
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: S1_V02S0701 F5
arc: V00B0100 Q5
arc: V00T0100 F3
arc: V01S0000 F2
word: SLICEC.K1.INIT 0000101010001010
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000010000100001
word: SLICEC.K0.INIT 1010000000100000
word: SLICEB.K0.INIT 0000001000000010
word: SLICEB.K1.INIT 0011001111001100
word: SLICED.K0.INIT 1000001000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C118:PLC2
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0301 V02S0301
arc: H00R0000 E1_H02W0601
arc: N1_V02N0301 N1_V01S0100
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02S0601
arc: W1_H02W0601 H01E0001
arc: A0 H02E0501
arc: A1 H02E0501
arc: A2 V00B0000
arc: A6 H02E0501
arc: B1 Q1
arc: B2 F3
arc: B6 V01S0000
arc: C0 V02N0401
arc: C1 H00L0000
arc: C2 V02S0601
arc: C3 V02N0601
arc: C6 E1_H01E0101
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 S1_V02N0001
arc: D2 Q2
arc: D3 V02N0001
arc: D6 V02S0601
arc: E1_H01E0101 Q2
arc: E1_H02E0701 Q7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: M0 V00T0000
arc: M1 V01S0100
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: N1_V02N0101 F3
arc: S1_V02S0301 Q1
arc: S1_V02S0401 F6
arc: V01S0000 Q1
arc: V01S0100 F0
arc: W1_H02W0101 F3
word: SLICEA.K0.INIT 1010000011111111
word: SLICEA.K1.INIT 1010100011111111
word: SLICED.K0.INIT 0101010001000100
word: SLICEB.K0.INIT 1000101010001000
word: SLICEB.K1.INIT 1111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1

.tile R52C119:PLC2
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: W1_H02W0401 V06S0203
arc: A0 H02E0701
arc: B0 E1_H01W0100
arc: C0 V02N0401
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: F0 F0_SLICE
arc: LSR0 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 0010001000101111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C11:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R52C120:PLC2
arc: E1_H02E0701 N1_V02S0701
arc: E3_H06E0103 N1_V01S0100
arc: H00L0100 V02S0101
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0001 N1_V02S0501
arc: V00B0000 E1_H02W0601
arc: V00T0000 V02S0401
arc: W1_H02W0401 V02S0401
arc: B7 V00B0000
arc: C4 V02N0001
arc: C7 N1_V02S0201
arc: CE2 H00L0100
arc: CLK0 G_HPBX0600
arc: D4 S1_V02N0401
arc: D7 E1_H02W0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR1 H02W0501
arc: M4 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q4
arc: W1_H02W0601 Q4
word: SLICEC.K0.INIT 1111000011111111
word: SLICED.K1.INIT 1100000000000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R52C121:PLC2
arc: E3_H06E0003 H01E0001
arc: H00L0100 V02N0301
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103
arc: V00B0000 N1_V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 V02S0401
arc: W1_H02W0501 H01E0101
arc: A0 F7
arc: A2 N1_V02S0701
arc: A3 E1_H02W0701
arc: A4 H02W0501
arc: A5 E1_H01W0000
arc: A6 H02E0701
arc: A7 H00L0000
arc: B0 V00T0000
arc: B1 V02N0301
arc: B4 H00L0000
arc: B5 V02N0701
arc: B6 V00B0000
arc: B7 N1_V02S0501
arc: C0 F4
arc: C1 N1_V01N0001
arc: C2 H02W0601
arc: C3 S1_V02N0401
arc: C4 V02S0001
arc: C5 H02W0401
arc: C6 H02W0601
arc: C7 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V02N0001
arc: D2 H02W0201
arc: D3 F0
arc: D4 S1_V02N0401
arc: D5 E1_H01W0100
arc: D6 V02S0601
arc: D7 H02W0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F1
arc: E1_H02E0601 F6
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F4
arc: M1 H00L0100
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q1
arc: S1_V02S0501 F5
arc: V01S0000 F6
arc: W1_H02W0301 F1
word: SLICED.K0.INIT 0000000010000000
word: SLICEC.K0.INIT 0100111000000000
word: SLICEA.K0.INIT 0000000100000101
word: SLICEB.K0.INIT 1010000000000000
word: SLICED.K1.INIT 1110101000000000
word: SLICEB.K1.INIT 1010111100000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K1.INIT 1111111100001100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R52C122:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0201 H01E0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0501 V01N0101
arc: E1_H02E0601 V02S0601
arc: H00R0100 V02N0501
arc: N1_V02N0401 H01E0001
arc: N3_V06N0303 H01E0101
arc: S1_V02S0301 E1_H01W0100
arc: S1_V02S0401 E1_H01W0000
arc: V00B0100 V02N0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 V02S0701
arc: A2 H02W0501
arc: A4 V02N0101
arc: A5 Q5
arc: A7 Q7
arc: B0 N1_V02S0101
arc: B3 Q3
arc: B6 V00B0000
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q7
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0601 F4
arc: V00B0000 Q6
arc: V01S0000 Q3
arc: W1_H02W0401 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C123:PLC2
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 V02N0001
arc: V00B0100 V02N0301
arc: V00T0000 H02E0001
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 V06S0203
arc: A0 H00L0000
arc: A5 V00B0000
arc: A7 Q7
arc: B1 Q1
arc: B2 V02N0101
arc: B3 Q3
arc: B4 V02N0701
arc: B6 V00T0000
arc: CE0 S1_V02N0201
arc: CE1 S1_V02N0201
arc: CE3 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F5
arc: H01W0100 F2
arc: LSR0 V00B0100
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q3
arc: S1_V02S0701 Q7
arc: V01S0000 F6
arc: V01S0100 Q1
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C124:PLC2
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 H06E0003
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0601 H06E0303
arc: S1_V02S0201 H01E0001
arc: V00B0100 V02S0301
arc: C3 N1_V01S0100
arc: CE1 H00R0000
arc: CLK0 G_HPBX0500
arc: D3 V02N0201
arc: F3 F3_SLICE
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S3_V06S0003 Q3
word: SLICEB.K1.INIT 1111111111110000
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R52C15:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R52C17:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R52C21:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R52C23:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R52C27:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R52C29:PLC2
arc: S1_V02S0001 H06W0003
arc: W3_H06W0303 E3_H06W0203

.tile R52C2:PLC2
arc: S3_V06S0003 H06W0003

.tile R52C32:PLC2
arc: CLK0 G_HPBX0200
arc: M0 E1_H02W0601
arc: MUXCLK0 CLK0
arc: W3_H06W0003 Q0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C33:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R52C34:PLC2
arc: W1_H02W0601 E1_H02W0301

.tile R52C35:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R52C36:PLC2
arc: W1_H02W0301 E3_H06W0003

.tile R52C39:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R52C3:PLC2
arc: S1_V02S0301 E3_H06W0003

.tile R52C41:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R52C42:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R52C45:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R52C47:PLC2
arc: E1_H02E0501 E3_H06W0303
arc: W3_H06W0103 E3_H06W0103

.tile R52C48:PLC2
arc: V00B0100 H02E0501
arc: CLK0 G_HPBX0200
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: W3_H06W0303 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C4:PLC2
arc: W3_H06W0303 S3_V06N0303

.tile R52C51:PLC2
arc: C4 H02W0601
arc: F4 F4_SLICE
arc: W3_H06W0203 F4
word: SLICEC.K0.INIT 0000111100001111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1

.tile R52C52:PLC2
arc: W1_H02W0601 V06S0303

.tile R52C53:PLC2
arc: H00R0100 V02N0701
arc: V00B0000 V02S0201
arc: W3_H06W0303 E3_H06W0303
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0400
arc: LSR1 V00B0000
arc: M1 H00R0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: W3_H06W0103 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C59:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R52C5:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R52C62:PLC2
arc: E3_H06E0303 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203

.tile R52C63:PLC2
arc: E3_H06E0003 S3_V06N0003
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0203 S3_V06N0203
arc: E3_H06E0303 S3_V06N0303
arc: S3_V06S0003 N1_V02S0301
arc: S3_V06S0103 N1_V02S0201

.tile R52C64:PLC2
arc: E3_H06E0003 S3_V06N0003

.tile R52C65:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R52C68:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R52C69:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R52C70:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R52C71:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R52C73:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R52C74:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H06W0203
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203
arc: N3_V06N0303 S3_V06N0303

.tile R52C75:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0101 S1_V02N0001
arc: N1_V02N0201 E1_H02W0201
arc: N3_V06N0103 S3_V06N0103
arc: S1_V02S0501 E1_H01W0100
arc: C1 V02N0401
arc: C3 H02W0601
arc: C4 V02N0001
arc: CLK0 G_HPBX0200
arc: D0 S1_V02N0201
arc: E1_H01E0001 Q1
arc: E1_H01E0101 Q0
arc: E1_H02E0301 Q3
arc: E1_H02E0401 Q4
arc: E1_H02E0601 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q4
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q0
arc: N1_V02N0301 Q3
arc: V01S0000 Q3
arc: V01S0100 Q4
word: SLICEA.K1.INIT 0000111100001111
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K1.INIT 0000111100001111
word: SLICEC.K0.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C76:PLC2
arc: E1_H02E0601 V01N0001
arc: E3_H06E0003 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 H02E0301
arc: N1_V02N0701 H01E0101
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0401 N1_V02S0101
arc: W1_H02W0601 S1_V02N0601
arc: A0 V01N0101
arc: A4 S1_V02N0101
arc: B0 V01N0001
arc: B3 S1_V02N0301
arc: B4 V02N0701
arc: C0 V02N0601
arc: C4 S1_V02N0201
arc: CLK0 G_HPBX0200
arc: D0 V02N0201
arc: D2 Q2
arc: D3 E1_H02W0201
arc: D4 S1_V02N0601
arc: E1_H02E0001 Q2
arc: E1_H02E0201 F0
arc: E1_H02E0401 F4
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F2
arc: H01W0100 Q2
arc: LSR1 V00T0100
arc: M0 H02W0601
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: S1_V02S0301 F3
arc: V00T0100 F3
word: SLICEB.K1.INIT 1111111100110011
word: SLICEA.K0.INIT 0000000000000001
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R52C77:PLC2
arc: E3_H06E0303 W1_H02E0601
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02E0601
arc: V00T0000 V02N0401
arc: W1_H02W0601 V01N0001
arc: A0 E1_H02W0701
arc: A2 V02N0501
arc: A3 V00T0000
arc: B0 V02N0301
arc: C0 V02N0601
arc: C3 H02E0601
arc: C4 V01N0101
arc: C5 S1_V02N0001
arc: CLK0 G_HPBX0200
arc: D0 Q0
arc: D3 V02N0201
arc: D5 H01W0000
arc: E1_H01E0101 Q2
arc: E1_H02E0301 Q3
arc: E1_H02E0701 Q5
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0203 Q4
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q3
arc: M1 W1_H02E0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q2
arc: N3_V06N0303 F5
arc: S1_V02S0201 Q0
arc: V01S0000 Q4
arc: V01S0100 Q1
arc: W1_H02W0201 Q2
arc: W3_H06W0203 Q4
arc: W3_H06W0303 Q5
word: SLICEA.K0.INIT 1000101010000000
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K1.INIT 1010101010100101
word: SLICEC.K0.INIT 0000111100001111
word: SLICEB.K0.INIT 0101010101010101
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C78:PLC2
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0501 H01E0101
arc: N1_V02N0701 H06E0203
arc: N3_V06N0303 H06E0303
arc: V00T0000 W1_H02E0001
arc: A0 V02N0501
arc: B0 V00T0000
arc: C0 W1_H02E0401
arc: C4 S1_V02N0001
arc: CLK0 G_HPBX0200
arc: D0 W1_H02E0201
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00B0000 F4
arc: V01S0000 F0
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 0001000000000000
word: SLICEC.K0.INIT 0000111100001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C79:PLC2
arc: E1_H02E0101 V02N0101
arc: E3_H06E0203 W1_H02E0701
arc: N1_V02N0101 H06E0103
arc: N1_V02N0301 W1_H02E0301
arc: N3_V06N0003 S3_V06N0003
arc: S1_V02S0501 E1_H01W0100
arc: V00B0000 V02N0201
arc: V00T0000 V02N0601
arc: W1_H02W0701 S1_V02N0701
arc: A0 H02W0501
arc: A3 V02N0501
arc: A4 V00B0000
arc: A5 H02W0701
arc: A7 E1_H01W0000
arc: B2 V02N0301
arc: B6 V00T0000
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: S1_V02S0601 F6
arc: S1_V02S0701 F5
arc: V01S0000 F3
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R52C80:PLC2
arc: E1_H02E0401 V02N0401
arc: N1_V02N0001 H06E0003
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0701 V01N0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 N1_V02S0301
arc: V00B0100 N1_V02S0301
arc: V00T0000 H02W0001
arc: W1_H02W0501 V06S0303
arc: W1_H02W0701 V01N0101
arc: A2 V00T0000
arc: B0 E1_H01W0100
arc: B1 H00R0100
arc: B3 V02N0101
arc: B6 H01E0101
arc: B7 F1
arc: C7 V02N0201
arc: CE3 H02E0101
arc: CLK0 G_HPBX0200
arc: D6 V02N0601
arc: D7 V01N0001
arc: E1_H01E0001 F0
arc: E1_H01E0101 F3
arc: E1_H02E0001 F2
arc: E1_H02E0701 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 Q6
arc: H01W0100 Q6
arc: LSR1 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q6
word: SLICED.K0.INIT 0000000011001100
word: SLICED.K1.INIT 1111111100001100
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R52C81:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: N1_V02N0001 W3_H06E0003
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0701 H02E0701
arc: S1_V02S0101 H01E0101
arc: V00B0100 N1_V02S0301
arc: A1 H01E0001
arc: A5 H02E0701
arc: B5 V01S0000
arc: C0 H02E0401
arc: C1 H02E0401
arc: C5 V02N0001
arc: CE0 S1_V02N0201
arc: CLK0 G_HPBX0200
arc: D0 H02E0001
arc: D1 V02N0201
arc: D5 H01W0000
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q1
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0101 Q1
arc: S1_V02S0501 F5
arc: V01S0000 Q1
arc: V01S0100 Q0
arc: W1_H02W0001 Q0
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 1111111100001010
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R52C82:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 W3_H06E0303
arc: N1_V02N0701 H06E0203
arc: N3_V06N0303 S3_V06N0303
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0501 W3_H06E0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0301
arc: C0 N1_V01S0100
arc: CLK0 G_HPBX0200
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C83:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: H00L0100 E1_H02W0301
arc: H01W0100 W3_H06E0303
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0101 W3_H06E0103
arc: S1_V02S0201 H06W0103
arc: V00B0000 H02E0601
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02E0001
arc: A0 V02N0501
arc: A2 H00L0100
arc: A3 H02W0701
arc: A4 V02N0301
arc: A5 H02W0501
arc: A6 E1_H02W0501
arc: A7 E1_H02W0701
arc: B2 V02N0101
arc: B3 H01W0100
arc: B4 S1_V02N0701
arc: B5 H02E0301
arc: B6 V00B0000
arc: B7 W1_H02E0301
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 Q2
arc: LSR1 V00T0000
arc: M2 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011010
word: SLICEC.K1.INIT 1001100110011100
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C84:PLC2
arc: H00L0000 V02N0201
arc: H00L0100 E1_H02W0301
arc: H00R0100 V02N0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 H01E0001
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0301 H02W0301
arc: V00B0100 V02S0101
arc: V00T0000 H02W0001
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0701 E1_H01W0100
arc: A0 H00L0100
arc: A1 E1_H02W0501
arc: A2 W1_H02E0501
arc: A3 V02S0701
arc: A7 H00L0000
arc: B0 H02E0101
arc: B1 V02N0101
arc: B2 V02N0301
arc: B3 V02S0301
arc: B7 V00T0000
arc: C6 Q6
arc: C7 V02N0001
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D7 V01N0001
arc: E1_H01E0101 F7
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR0 V00B0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q6
word: SLICEA.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
word: SLICED.K0.INIT 0000111100001111
word: SLICED.K1.INIT 0000000000000001
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R52C85:PLC2
arc: E1_H02E0301 N1_V02S0301
arc: H00L0000 V02N0201
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0101 E1_H02W0101
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: V00B0000 V02S0001
arc: V00T0000 V02N0401
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0701 E1_H01W0100
arc: A0 V02N0501
arc: A2 V00B0000
arc: A4 V00T0000
arc: B3 V02N0301
arc: B5 H00L0000
arc: B6 N1_V01S0000
arc: B7 V02N0701
arc: E1_H01E0001 F6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: S1_V02S0501 F7
arc: S1_V02S0701 F5
arc: V01S0100 F6
arc: W1_H02W0301 F3
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 0011001100110000
word: SLICEC.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 0011001100110000
word: SLICED.K0.INIT 0011001100110000
word: SLICED.K1.INIT 0011001100110000
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R52C86:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V02S0401
arc: H00L0000 V02N0201
arc: H00R0000 S1_V02N0401
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0701 V01N0101
arc: S1_V02S0201 E1_H02W0201
arc: V00B0000 V02S0201
arc: W1_H02W0401 H01E0001
arc: W1_H02W0501 V02S0501
arc: A2 V00B0000
arc: B0 V02S0101
arc: B1 Q1
arc: B3 H02W0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F2
arc: H01W0100 F0
arc: LSR1 H02E0301
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q1
arc: S1_V02S0001 F2
arc: S1_V02S0101 Q1
arc: S1_V02S0301 F3
arc: V01S0100 F0
arc: W1_H02W0301 F1
arc: W1_H02W0601 F4
arc: W3_H06W0103 Q1
word: SLICEA.K0.INIT 0011001100110000
word: SLICEA.K1.INIT 1001100110011010
word: SLICEB.K0.INIT 0101010101010000
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 1111111111110000
word: SLICEC.K1.INIT 1111111111110000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C87:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 V06S0003
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 S1_V02N0301
arc: S1_V02S0201 E1_H02W0201
arc: S1_V02S0501 H01E0101
arc: V00B0000 S1_V02N0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N1_V01S0100
arc: A1 V02N0501
arc: B0 H02E0301
arc: B2 E1_H02W0101
arc: B4 H02W0301
arc: C0 E1_H01W0000
arc: C1 E1_H01W0000
arc: C2 E1_H01W0000
arc: C4 H02E0401
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 V02N0001
arc: D2 N1_V01S0000
arc: D4 E1_H01W0100
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0100 Q2
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: N3_V06N0203 Q4
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: S1_V02S0601 Q4
arc: V01S0100 Q2
word: SLICEB.K0.INIT 1111110000001100
word: SLICEA.K0.INIT 1100000011001111
word: SLICEA.K1.INIT 1111101000001010
word: SLICEC.K0.INIT 1111000011001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R52C88:PLC2
arc: E1_H02E0101 V06S0103
arc: H00L0000 N1_V02S0001
arc: H00R0100 V02N0501
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0501 H01E0101
arc: V00B0000 V02S0001
arc: V00T0000 H02W0001
arc: V00T0100 H02W0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0301 V01N0101
arc: A1 V02N0701
arc: A2 V00B0000
arc: A4 V00B0000
arc: B1 S1_V02N0101
arc: B2 V02S0101
arc: B5 N1_V02S0701
arc: C1 E1_H01W0000
arc: C4 V00B0100
arc: C6 V02N0001
arc: CE0 H00R0100
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D1 S1_V02N0001
arc: D2 V01S0100
arc: D3 H02W0001
arc: D4 H00L0100
arc: D6 S1_V02N0401
arc: E1_H01E0001 F6
arc: E1_H01E0101 F2
arc: E1_H02E0401 F6
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q6
arc: H01W0000 F6
arc: H01W0100 F6
arc: M0 H02W0601
arc: M1 H00L0000
arc: M2 V00T0100
arc: M4 V00T0100
arc: M5 H00L0100
arc: M6 V00T0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F4
arc: N1_V01N0101 Q6
arc: S1_V02S0201 F0
arc: S1_V02S0401 F6
arc: S1_V02S0601 F6
arc: V00B0100 Q5
arc: V01S0100 Q7
word: SLICEA.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K0.INIT 0000000011110000
word: SLICEB.K0.INIT 1110111001000100
word: SLICEC.K0.INIT 1111010110100000
word: SLICEB.K1.INIT 1111111100000000
word: SLICEC.K1.INIT 1100110011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R52C89:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0601 V01N0001
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 N3_V06S0303
arc: H00R0000 V02N0401
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0701 H01E0101
arc: S3_V06S0003 H01E0001
arc: V00B0000 S1_V02N0201
arc: V00B0100 H02W0701
arc: W1_H02W0001 E1_H02W0001
arc: W1_H02W0101 V01N0101
arc: W1_H02W0301 V02S0301
arc: A0 H02W0501
arc: A1 H01E0001
arc: A2 V02S0501
arc: A3 V00T0000
arc: A4 F7
arc: A6 S1_V02N0101
arc: A7 N1_V02S0301
arc: B3 H02E0101
arc: B4 S1_V02N0501
arc: B6 E1_H02W0101
arc: B7 N1_V02S0701
arc: C0 H02E0401
arc: C1 N1_V02S0601
arc: C2 H02E0401
arc: C3 V02N0601
arc: C4 V02S0001
arc: C6 V00T0100
arc: C7 W1_H02E0601
arc: CE0 W1_H02E0101
arc: CE1 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H00R0000
arc: D2 H02W0001
arc: D3 V02N0201
arc: D4 S1_V02N0401
arc: D6 E1_H01W0100
arc: D7 N1_V02S0601
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q1
arc: N1_V02N0001 Q2
arc: N3_V06N0003 F3
arc: S1_V02S0001 Q2
arc: S1_V02S0201 Q0
arc: S1_V02S0301 Q1
arc: V00T0000 Q0
arc: V00T0100 Q1
arc: V01S0000 F4
arc: W1_H02W0201 Q2
arc: W1_H02W0601 F6
word: SLICEC.K0.INIT 0001001100110011
word: SLICED.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1111101000001010
word: SLICEB.K0.INIT 1010111110100000
word: SLICEA.K1.INIT 1111010110100000
word: SLICEB.K1.INIT 0001010100111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R52C90:PLC2
arc: E1_H02E0401 W1_H02E0401
arc: E1_H02E0501 W1_H02E0401
arc: H00R0100 S1_V02N0501
arc: N1_V02N0201 H06W0103
arc: N1_V02N0601 H02W0601
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 E1_H01W0100
arc: V00B0000 W1_H02E0601
arc: V00T0000 H02E0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 V02N0001
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 N3_V06S0203
arc: A2 V01N0101
arc: A3 V00B0000
arc: A6 V02N0301
arc: B0 V01N0001
arc: B1 H02E0301
arc: B6 W1_H02E0101
arc: C0 W1_H02E0401
arc: C1 S1_V02N0401
arc: C2 W1_H02E0401
arc: C3 H02E0601
arc: C6 S1_V02N0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 H02E0001
arc: D2 S1_V02N0201
arc: D3 V02N0201
arc: D6 S1_V02N0601
arc: E1_H01E0001 Q2
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: H01W0100 Q1
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q1
arc: N3_V06N0003 Q0
arc: S1_V02S0101 Q3
arc: S1_V02S0201 Q0
arc: V01S0000 Q2
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1111010110100000
word: SLICEA.K1.INIT 1100110011110000
word: SLICED.K0.INIT 0001001101011111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R52C91:PLC2
arc: E1_H01E0101 E3_H06W0203
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N1_V02S0601
arc: E3_H06E0203 N3_V06S0203
arc: H00R0000 E1_H02W0601
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0101 H02W0101
arc: S1_V02S0301 V01N0101
arc: S1_V02S0501 E1_H01W0100
arc: S3_V06S0203 N1_V02S0401
arc: V00B0100 V02S0301
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0601 N3_V06S0303
arc: A0 H02E0501
arc: A2 H02W0701
arc: A3 H02E0501
arc: A5 S1_V02N0301
arc: A6 E1_H01W0000
arc: B1 V01N0001
arc: B5 H00L0000
arc: B6 V02N0701
arc: C0 E1_H02W0401
arc: C1 H02E0401
arc: C2 H02E0401
arc: C3 V02S0401
arc: C5 V00T0100
arc: C6 H01E0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 V00B0100
arc: D2 V02N0201
arc: D3 V02N0001
arc: D5 E1_H01W0100
arc: D6 H02E0201
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q1
arc: S1_V02S0001 Q0
arc: S1_V02S0201 Q2
arc: S1_V02S0401 F6
arc: S1_V02S0701 F5
arc: V00T0100 Q1
arc: V01S0000 Q3
arc: V01S0100 Q1
arc: W1_H02W0101 Q3
word: SLICED.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 1111101000001010
word: SLICEB.K1.INIT 1111010110100000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R52C92:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0103 N3_V06S0103
arc: H00R0000 H02W0601
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H06W0103
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H06E0203
arc: V00B0100 S1_V02N0101
arc: W1_H02W0701 V02N0701
arc: A0 W1_H02E0501
arc: A1 W1_H02E0501
arc: A2 V02N0501
arc: A3 H02W0701
arc: A4 F5
arc: B2 V02N0301
arc: B5 V02N0501
arc: B6 E1_H02W0301
arc: B7 V02N0501
arc: C0 V02N0601
arc: C1 E1_H02W0401
arc: C2 V02N0401
arc: C3 F4
arc: C4 E1_H01E0101
arc: C5 H02E0601
arc: C6 V00T0100
arc: C7 V01N0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 V02N0001
arc: D2 V02S0001
arc: D3 E1_H02W0201
arc: D4 V02N0401
arc: D5 H02E0201
arc: D6 F2
arc: D7 H02W0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 F7
arc: E1_H02E0601 F4
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 F3
arc: N1_V01N0101 F2
arc: N3_V06N0103 Q1
arc: N3_V06N0303 F6
arc: S1_V02S0701 F5
arc: V00T0100 F3
arc: V01S0000 F7
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 1111101001010000
word: SLICEA.K1.INIT 1111010110100000
word: SLICEC.K1.INIT 1111110000110000
word: SLICEC.K0.INIT 1111000010101010
word: SLICEB.K0.INIT 0000000100000000
word: SLICEB.K1.INIT 1111000010101010
word: SLICED.K1.INIT 1111001111000000
word: SLICED.K0.INIT 1111110000110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R52C93:PLC2
arc: E1_H02E0001 V01N0001
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 H01E0001
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V06S0203
arc: H00R0100 H02W0701
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0501 N3_V06S0303
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H06W0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V01S0000
arc: V00B0100 V02S0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 S1_V02N0601
arc: W1_H02W0701 V01N0101
arc: W3_H06W0103 N1_V01S0100
arc: A0 V02N0701
arc: A1 V02N0701
arc: A2 F5
arc: A3 S1_V02N0501
arc: A4 F5
arc: A5 V02N0101
arc: B0 V02N0101
arc: B1 V02N0101
arc: B3 H00R0100
arc: B4 H02W0301
arc: B5 S1_V02N0701
arc: B6 H02W0101
arc: B7 H02W0101
arc: C0 V02N0401
arc: C1 V02N0401
arc: C2 E1_H01W0000
arc: C3 V02S0601
arc: C5 V01N0101
arc: C6 W1_H02E0401
arc: C7 W1_H02E0401
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V02N0201
arc: D3 V00B0100
arc: D4 F0
arc: D6 S1_V02N0401
arc: D7 E1_H02W0001
arc: E1_H01E0001 F3
arc: E1_H01E0101 F0
arc: E1_H02E0601 F6
arc: E1_H02E0701 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: M0 H02E0601
arc: N1_V01N0001 F6
arc: N1_V02N0001 F2
arc: N1_V02N0601 F6
arc: N1_V02N0701 F7
arc: N3_V06N0203 F4
arc: S1_V02S0501 F7
arc: V01S0000 F7
arc: V01S0100 F4
word: SLICEB.K1.INIT 1001000000001001
word: SLICED.K0.INIT 1111110000001100
word: SLICED.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 1111111111110111
word: SLICEA.K1.INIT 1100110011000100
word: SLICEC.K1.INIT 1110010011100100
word: SLICEB.K0.INIT 1010111110100000
word: SLICEC.K0.INIT 0010001011101110
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1

.tile R52C94:PLC2
arc: E1_H02E0201 S1_V02N0201
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0303 V06S0303
arc: H00L0000 V02S0201
arc: H00R0000 V02S0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 H01E0101
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 W1_H02E0501
arc: V00B0000 H02E0601
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 N1_V02S0701
arc: A1 S1_V02N0701
arc: A4 V00B0000
arc: A5 V02S0301
arc: A6 H00L0000
arc: B1 W1_H02E0301
arc: B2 V01N0001
arc: B3 S1_V02N0101
arc: B4 H02E0101
arc: B5 V02S0701
arc: B6 V00T0000
arc: C1 S1_V02N0401
arc: C2 H00L0100
arc: C4 W1_H02E0401
arc: C5 V01N0101
arc: C6 F4
arc: C7 E1_H01E0101
arc: D1 H02E0201
arc: D2 V02N0001
arc: D3 H00R0000
arc: D4 S1_V02N0601
arc: D5 V02N0401
arc: D6 H02E0001
arc: D7 V02N0601
arc: E1_H01E0001 F2
arc: E1_H01E0101 F3
arc: E1_H02E0101 F3
arc: E1_H02E0301 F3
arc: E1_H02E0401 F6
arc: E3_H06E0003 F3
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F3
arc: M0 H01E0001
arc: N1_V01N0001 F3
arc: N3_V06N0103 F2
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: S1_V02S0101 F3
arc: V00T0000 F0
arc: V01S0000 F3
arc: V01S0100 F3
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1000010000100001
word: SLICEC.K0.INIT 1000001001000001
word: SLICED.K0.INIT 1000000001000000
word: SLICEB.K1.INIT 1100110000110011
word: SLICEC.K1.INIT 1100100001000000
word: SLICEB.K0.INIT 0000000000000011
word: SLICED.K1.INIT 0000111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R52C95:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 H01E0101
arc: H00L0100 H02E0301
arc: H00R0000 S1_V02N0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0701 V01N0101
arc: N3_V06N0003 E1_H01W0000
arc: S1_V02S0101 H01E0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0701 H01E0101
arc: W1_H02W0001 S1_V02N0001
arc: W1_H02W0201 N3_V06S0103
arc: A0 S1_V02N0501
arc: A5 E1_H02W0701
arc: A7 H00R0000
arc: B1 H02E0101
arc: B2 V01N0001
arc: B3 S1_V02N0301
arc: B4 H01E0101
arc: B5 H00R0000
arc: B6 V02S0701
arc: B7 V02S0701
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 V02S0401
arc: C3 H00L0100
arc: C4 H02W0401
arc: C5 V02N0201
arc: C6 W1_H02E0401
arc: C7 F4
arc: D0 H01E0101
arc: D1 V02N0001
arc: D2 V02N0201
arc: D3 H02E0201
arc: D4 V02N0401
arc: D5 V02S0401
arc: D6 F0
arc: D7 F0
arc: E1_H01E0001 F2
arc: E1_H01E0101 F1
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: E3_H06E0203 F4
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N3_V06N0203 F7
arc: N3_V06N0303 F5
arc: W3_H06W0103 F1
word: SLICEC.K1.INIT 1000100011000000
word: SLICEB.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 1111110000001100
word: SLICED.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111001111000000
word: SLICEA.K0.INIT 1010101011110000
word: SLICEC.K0.INIT 1111110000110000
word: SLICED.K1.INIT 1010001010000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R52C96:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0601 W1_H02E0301
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W1_H02E0301
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 V01N0101
arc: H00L0000 V02N0001
arc: H00L0100 E1_H02W0101
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02N0701
arc: N1_V02N0001 H06E0003
arc: N1_V02N0101 S1_V02N0101
arc: N1_V02N0301 H01E0101
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 S1_V02N0301
arc: N3_V06N0103 S1_V02N0101
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 H02W0601
arc: V00T0100 E1_H02W0301
arc: W1_H02W0401 S1_V02N0401
arc: W3_H06W0003 N3_V06S0003
arc: A0 E1_H02W0701
arc: A1 F5
arc: A3 H00L0100
arc: A5 F7
arc: A6 W1_H02E0701
arc: A7 V00T0100
arc: B0 V02N0301
arc: B1 V00B0000
arc: B3 V02S0101
arc: B4 W1_H02E0101
arc: B5 H00R0000
arc: B6 V02S0501
arc: B7 H02E0301
arc: C0 H00L0000
arc: C1 W1_H02E0401
arc: C2 V02S0401
arc: C3 V02S0401
arc: C5 V00T0000
arc: C6 H02W0401
arc: C7 W1_H02E0601
arc: D0 H02E0201
arc: D1 V02S0201
arc: D2 H02W0001
arc: D3 H02W0001
arc: D4 V01N0001
arc: D5 V02S0601
arc: D6 V02N0601
arc: D7 H00R0100
arc: E1_H01E0001 F2
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: M2 H02E0601
arc: N3_V06N0203 F4
arc: V00T0000 F0
arc: V01S0100 F1
word: SLICEC.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 1111000000000000
word: SLICEB.K1.INIT 0111110000000000
word: SLICED.K0.INIT 1010001010000000
word: SLICEA.K1.INIT 0000000010000000
word: SLICED.K1.INIT 1000010000100001
word: SLICEA.K0.INIT 1000001001000001
word: SLICEC.K0.INIT 0011001100000000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1

.tile R52C97:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W1_H02E0101
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 H01E0101
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0301 H06E0003
arc: S1_V02S0401 N3_V06S0203
arc: V00B0100 V02N0101
arc: V00T0000 H02E0201
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 E1_H01W0100
arc: W3_H06W0203 E1_H02W0701
arc: A0 S1_V02N0701
arc: A1 F5
arc: A2 W1_H02E0701
arc: A3 V02N0701
arc: A5 V00T0000
arc: A6 S1_V02N0101
arc: B0 H02E0301
arc: B1 V01N0001
arc: B2 F3
arc: B3 H02E0101
arc: B4 V02N0501
arc: B5 S1_V02N0501
arc: B6 F3
arc: B7 V02S0501
arc: C0 V02N0401
arc: C1 F4
arc: C2 E1_H02W0601
arc: C3 H02E0401
arc: C4 H02W0601
arc: C5 H02E0601
arc: C6 H02E0601
arc: C7 E1_H02W0401
arc: D0 H02E0201
arc: D1 V02S0001
arc: D2 V00B0100
arc: D3 V02N0001
arc: D4 F2
arc: D5 H02W0001
arc: D6 S1_V02N0401
arc: D7 H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F7
arc: N1_V01N0101 F0
arc: N3_V06N0103 F1
arc: W1_H02W0401 F6
word: SLICED.K0.INIT 1010111110101100
word: SLICEA.K0.INIT 1110000000100000
word: SLICED.K1.INIT 0000000011111100
word: SLICEA.K1.INIT 1010111110001100
word: SLICEB.K0.INIT 0111000011110000
word: SLICEC.K0.INIT 0011111100000000
word: SLICEC.K1.INIT 1010110000000000
word: SLICEB.K1.INIT 1000000000000000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R52C98:PLC2
arc: E1_H02E0001 H01E0001
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 W1_H02E0701
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0103
arc: N1_V02N0001 S1_V02N0501
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H06W0103
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: N3_V06N0003 H06E0003
arc: N3_V06N0103 H01E0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 W1_H02E0301
arc: V00B0000 V02N0001
arc: V00T0000 S1_V02N0401
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V01N0101
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 V06S0203
arc: A0 S1_V02N0501
arc: A4 V02N0101
arc: A5 H02W0501
arc: A6 N1_V01S0100
arc: B0 V00T0000
arc: B2 E1_H02W0301
arc: B3 V02S0301
arc: B4 V02S0701
arc: B5 F3
arc: C0 N1_V01S0100
arc: C2 E1_H02W0401
arc: C4 V00T0000
arc: C5 V02S0201
arc: C6 E1_H02W0601
arc: D0 V02N0201
arc: D2 S1_V02N0001
arc: D3 S1_V02N0201
arc: D4 V01N0001
arc: D5 V00B0000
arc: D6 V02N0401
arc: E1_H01E0101 F3
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0100 F2
arc: N3_V06N0203 F4
arc: S1_V02S0701 F5
arc: W3_H06W0003 F0
word: SLICEB.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 0010100010101000
word: SLICEC.K0.INIT 1011000010000000
word: SLICED.K0.INIT 1111101001010000
word: SLICEA.K0.INIT 1100100000001000
word: SLICEB.K1.INIT 1100110000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1

.tile R52C99:PLC2
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 W3_H06E0203
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 V02S0601
arc: E3_H06E0103 W3_H06E0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H06W0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0101
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H02W0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 H02W0301
arc: V00B0100 W1_H02E0501
arc: V00T0100 V02N0701
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 E1_H01W0000
arc: W1_H02W0701 V06S0203
arc: A1 H02E0501
arc: A2 W1_H02E0701
arc: A3 N1_V02S0701
arc: A4 H02W0701
arc: A5 H02E0701
arc: A6 F7
arc: A7 S1_V02N0301
arc: B0 F3
arc: B1 F3
arc: B2 H02W0301
arc: B3 H02W0101
arc: B5 W1_H02E0301
arc: B6 S1_V02N0701
arc: C0 H02E0601
arc: C1 H02W0601
arc: C3 N1_V02S0401
arc: C4 V02S0201
arc: C5 E1_H02W0601
arc: C6 V02S0201
arc: C7 N1_V02S0201
arc: D0 V00B0100
arc: D1 H02E0201
arc: D2 S1_V02N0001
arc: D3 H02W0001
arc: D4 H02E0001
arc: D5 S1_V02N0601
arc: D6 F2
arc: D7 H02W0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0201 F2
arc: E1_H02E0701 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: N3_V06N0003 F0
arc: N3_V06N0303 F6
word: SLICEA.K0.INIT 0000001100110011
word: SLICEA.K1.INIT 0000000000010011
word: SLICEC.K0.INIT 0101010101010000
word: SLICEC.K1.INIT 1110010000000000
word: SLICEB.K0.INIT 1011101110001000
word: SLICED.K0.INIT 1000110010000000
word: SLICED.K1.INIT 1010101011110000
word: SLICEB.K1.INIT 1100000010100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R52C9:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R53C100:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 V02N0301
arc: E1_H02E0401 S1_V02N0401
arc: E1_H02E0701 N1_V01S0100
arc: E3_H06E0003 V06S0003
arc: E3_H06E0203 H01E0001
arc: H00L0100 V02S0301
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 H06E0103
arc: N1_V02N0601 W3_H06E0303
arc: N1_V02N0701 H01E0101
arc: N3_V06N0003 H01E0001
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0501 N1_V02S0401
arc: S1_V02S0601 N3_V06S0303
arc: S3_V06S0003 N3_V06S0003
arc: V00B0100 S1_V02N0101
arc: V00T0100 V02N0701
arc: W1_H02W0001 V02N0001
arc: W1_H02W0301 N3_V06S0003
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V01N0101
arc: A5 E1_H02W0501
arc: B0 H02E0301
arc: B1 H02E0301
arc: B2 F3
arc: B3 S1_V02N0301
arc: B4 V02N0501
arc: B5 H02E0301
arc: B6 H02E0301
arc: B7 F3
arc: C0 F4
arc: C1 F4
arc: C3 V02N0401
arc: C4 H02W0401
arc: C5 F4
arc: C6 E1_H01E0101
arc: C7 F4
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 E1_H02W0201
arc: D3 H02E0001
arc: D4 H02E0201
arc: D5 V02S0401
arc: D6 V02S0401
arc: D7 E1_H02W0201
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F6
arc: H01W0100 F7
arc: LSR0 V00B0100
arc: M0 V00T0000
arc: M6 V00T0100
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F0
arc: N1_V01N0101 F5
arc: N1_V02N0001 F0
arc: N1_V02N0401 F6
arc: V00T0000 F2
arc: V01S0100 Q6
arc: W1_H02W0201 F2
arc: W1_H02W0701 F5
word: SLICEC.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1100111111000000
word: SLICEB.K0.INIT 1010101011001100
word: SLICED.K1.INIT 1100110011110000
word: SLICED.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 1111011110000000
word: SLICEA.K0.INIT 0011000000100010
word: SLICEA.K1.INIT 1111110011101110
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R53C101:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 H02E0301
arc: H00R0100 H02E0701
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 N1_V02S0301
arc: S1_V02S0701 N1_V02S0601
arc: V00B0000 S1_V02N0201
arc: V00B0100 E1_H02W0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0401 W3_H06E0203
arc: A1 V02N0501
arc: A3 S1_V02N0501
arc: A5 V02S0101
arc: A6 V02N0301
arc: A7 Q7
arc: B1 W1_H02E0101
arc: B3 V02S0301
arc: B5 H02W0101
arc: B6 N1_V01S0000
arc: B7 H02E0101
arc: C1 H02E0401
arc: C3 V02N0401
arc: C5 E1_H01E0101
arc: C6 Q6
arc: C7 E1_H01E0101
arc: CE2 V02S0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D1 S1_V02N0001
arc: D2 V02N0201
arc: D3 V02N0001
arc: D5 H01W0000
arc: D6 H00R0100
arc: D7 V01N0001
arc: E1_H01E0001 F6
arc: E1_H01E0101 Q5
arc: F1 F1_SLICE
arc: F2 F5B_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M2 N1_V01N0001
arc: M5 H00L0100
arc: M6 V00B0100
arc: M7 H00L0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F2
arc: N1_V02N0401 Q6
arc: N3_V06N0103 F1
arc: S1_V02S0501 F7
word: SLICED.K1.INIT 0000011101110111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 1111111100000000
word: SLICEB.K1.INIT 1000000011001100
word: SLICED.K0.INIT 0000011101110111
word: SLICEA.K1.INIT 0000011101110111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R53C102:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 E1_H01W0100
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 W1_H02E0001
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 S1_V02N0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 H02W0201
arc: S1_V02S0301 W3_H06E0003
arc: S1_V02S0601 N1_V02S0301
arc: V00B0000 V02S0201
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 W3_H06E0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 W3_H06E0303
arc: A1 N1_V02S0501
arc: A3 V02S0501
arc: A4 N1_V01N0101
arc: A5 V02S0301
arc: A6 N1_V01S0100
arc: B1 Q1
arc: B3 V02N0301
arc: B4 V01S0000
arc: B5 H02E0301
arc: B6 F3
arc: C1 H02E0601
arc: C3 H02E0401
arc: C4 H02W0401
arc: C5 V02S0001
arc: C6 H01E0001
arc: CE0 H00R0000
arc: CE1 H00L0000
arc: CE2 V02N0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D1 V02S0201
arc: D3 H02E0001
arc: D4 H00L0100
arc: D5 H01W0000
arc: D6 V00B0000
arc: E1_H01E0101 F6
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q5
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0100
arc: M1 H02W0001
arc: M3 H00R0100
arc: M5 H02W0001
arc: M7 W1_H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q5
arc: N1_V02N0601 F4
arc: S1_V02S0101 Q3
arc: V00B0100 F5
arc: V01S0100 Q7
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0001010100111111
word: SLICED.K0.INIT 0100000011000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C103:PLC2
arc: E1_H02E0001 W1_H02E0001
arc: E1_H02E0301 H01E0101
arc: E3_H06E0003 V06N0003
arc: E3_H06E0203 S3_V06N0203
arc: H00L0000 E1_H02W0001
arc: H00R0000 E1_H02W0401
arc: H00R0100 H02W0701
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H06E0203
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0301 H02W0301
arc: S1_V02S0601 H02W0601
arc: S1_V02S0701 W1_H02E0701
arc: V00T0000 W1_H02E0201
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 H01E0001
arc: W1_H02W0701 N1_V02S0701
arc: A1 H01E0001
arc: A2 W1_H02E0501
arc: A3 H02E0501
arc: A5 V00B0000
arc: A6 N1_V02S0101
arc: A7 N1_V01N0101
arc: B1 E1_H01W0100
arc: B2 V02S0301
arc: B3 H02E0101
arc: B5 H02E0301
arc: B6 V02S0701
arc: B7 H02E0101
arc: C1 H00L0100
arc: C2 N1_V01N0001
arc: C3 E1_H01W0000
arc: C4 N1_V02S0001
arc: C5 N1_V02S0001
arc: C6 V00T0100
arc: C7 H02W0401
arc: CE0 H00L0000
arc: CE1 V02N0201
arc: CE2 H00R0100
arc: CE3 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 N1_V02S0001
arc: D1 N1_V02S0001
arc: D2 Q2
arc: D3 H02E0001
arc: D5 H01W0000
arc: D6 V02N0401
arc: D7 V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F6
arc: E1_H02E0101 Q3
arc: E1_H02E0201 F2
arc: E1_H02E0401 Q6
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q3
arc: H01W0000 F3
arc: H01W0100 Q2
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: M0 V00B0100
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 H02W0201
arc: M4 E1_H01E0101
arc: M5 H02W0001
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q5
arc: N1_V02N0401 F4
arc: V00B0000 Q6
arc: V00B0100 F7
arc: V00T0100 Q1
word: SLICEB.K0.INIT 0001010100111111
word: SLICED.K0.INIT 0001010100111111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 1111000011110000
word: SLICEC.K1.INIT 1000000011110000
word: SLICED.K1.INIT 0000011101110111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1011001100000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R53C104:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 W1_H02E0101
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 N3_V06S0203
arc: H00L0000 H02W0001
arc: H00R0000 E1_H02W0401
arc: H00R0100 V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0003 H01E0001
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0201 V01N0001
arc: S1_V02S0401 N1_V01S0000
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 N1_V02S0101
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02N0501
arc: W1_H02W0001 E1_H02W0501
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V02N0501
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: A1 H02E0701
arc: A3 E1_H02W0701
arc: A6 V02N0301
arc: A7 Q7
arc: B1 Q1
arc: B3 S1_V02N0301
arc: B6 H02E0101
arc: B7 W1_H02E0301
arc: C1 N1_V01N0001
arc: C2 V02N0601
arc: C3 S1_V02N0401
arc: C6 E1_H01E0101
arc: C7 H02W0601
arc: CE0 H02W0101
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D1 V00B0100
arc: D2 N1_V02S0201
arc: D3 N1_V02S0201
arc: D6 H02E0001
arc: D7 H00L0100
arc: E1_H01E0001 F0
arc: E1_H01E0101 Q7
arc: E1_H02E0201 F2
arc: E1_H02E0601 Q4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q4
arc: H01W0100 F7
arc: LSR0 V00T0100
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M1 H00R0000
arc: M2 V00T0000
arc: M3 H02W0201
arc: M4 H02W0401
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V02N0201 F2
arc: V00B0000 F6
arc: V01S0100 Q3
word: SLICED.K0.INIT 0001001101011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0101010100111111
word: SLICED.K1.INIT 0001001101011111
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R53C105:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 E3_H06W0003
arc: E1_H02E0401 V01N0001
arc: E1_H02E0601 H01E0001
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 V02N0301
arc: H00R0000 H02E0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H02E0701
arc: S1_V02S0001 H02W0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 V02N0301
arc: V00T0000 W1_H02E0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 V02S0101
arc: W1_H02W0201 S1_V02N0201
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0501 V06S0303
arc: W1_H02W0601 N1_V02S0601
arc: A1 H00R0000
arc: A3 S1_V02N0701
arc: A4 E1_H01W0000
arc: A5 V00B0000
arc: A6 V02S0301
arc: A7 F5
arc: B1 E1_H02W0301
arc: B2 N1_V02S0101
arc: B3 N1_V02S0101
arc: B4 W1_H02E0301
arc: B5 V01S0000
arc: B6 V01S0000
arc: B7 H02W0301
arc: C1 W1_H02E0401
arc: C3 V02N0401
arc: C4 N1_V02S0201
arc: C5 H02E0401
arc: C6 Q6
arc: C7 V01N0101
arc: CE2 S1_V02N0601
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D1 H02E0001
arc: D2 V02N0001
arc: D3 V02N0201
arc: D4 V01N0001
arc: D5 V02S0601
arc: D6 H02E0001
arc: D7 V02N0601
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00T0000
arc: M2 H02W0601
arc: M5 H00L0100
arc: M6 V00B0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 F2
arc: N1_V01N0101 F4
arc: S1_V02S0601 F6
arc: V00B0000 Q6
arc: V01S0000 Q5
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0000000011001100
word: SLICEB.K1.INIT 0001110100111111
word: SLICEC.K0.INIT 0000000001011100
word: SLICEC.K1.INIT 0001001101011111
word: SLICED.K1.INIT 0010000010100000
word: SLICED.K0.INIT 0000011101110111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R53C106:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 V06S0203
arc: H00L0000 V02N0201
arc: H00L0100 H02E0301
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 W1_H02E0501
arc: N3_V06N0003 H06E0003
arc: V00B0000 N1_V02S0201
arc: V00B0100 N1_V02S0101
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 E1_H02W0401
arc: W1_H02W0601 H01E0001
arc: W1_H02W0701 V01N0101
arc: A1 H00L0000
arc: A2 V02N0501
arc: A3 V02N0501
arc: B0 V00B0000
arc: B1 V00B0000
arc: B3 N1_V02S0101
arc: C0 H02E0401
arc: C1 H02E0401
arc: C3 V02N0601
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02S0001
arc: D2 V00B0100
arc: D3 S1_V02N0001
arc: E1_H01E0001 F2
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H01W0000 Q3
arc: M0 V00T0100
arc: M2 H02E0601
arc: M3 H00L0100
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F2
arc: N1_V02N0001 F0
word: SLICEA.K0.INIT 0011000000111111
word: SLICEA.K1.INIT 0011111100110101
word: SLICEB.K0.INIT 0101010100000000
word: SLICEB.K1.INIT 0100011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C107:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 W3_H06E0303
arc: H00L0000 H02E0201
arc: H00R0000 V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0401 H02E0401
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: V00B0000 V02N0201
arc: V00B0100 H02W0501
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 V06S0003
arc: A0 H02W0501
arc: A1 H02W0501
arc: A3 H02W0501
arc: B1 E1_H01W0100
arc: B3 V02S0301
arc: B4 H02W0301
arc: B7 H02W0301
arc: C0 E1_H01W0000
arc: C1 H02W0601
arc: C2 E1_H01W0000
arc: C3 E1_H01W0000
arc: C4 H02W0601
arc: C5 V00B0100
arc: C6 E1_H02W0601
arc: C7 H02W0601
arc: D0 V02N0001
arc: D1 V02S0001
arc: D2 V00B0100
arc: D3 V02N0001
arc: D4 E1_H01W0100
arc: D5 E1_H01W0100
arc: D6 H00R0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 F3
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00B0000
arc: M1 H00L0000
arc: M2 V00B0000
arc: M3 H00R0000
arc: M4 V00B0000
arc: M5 H00L0000
arc: M6 V00B0000
word: SLICEA.K0.INIT 1010000011110101
word: SLICEA.K1.INIT 1000110110001000
word: SLICEB.K0.INIT 1111000011111111
word: SLICEB.K1.INIT 1111010111100100
word: SLICEC.K0.INIT 1100111100000011
word: SLICEC.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111000011111111
word: SLICED.K1.INIT 1111110000110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R53C108:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 V01N0001
arc: H00L0100 H02W0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 S1_V02N0601
arc: N1_V02N0701 E1_H02W0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 N1_V01S0100
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V01N0001
arc: W1_H02W0701 N3_V06S0203
arc: A0 V02N0501
arc: A1 V02N0501
arc: A5 V02N0301
arc: B0 H02W0101
arc: B1 V02N0301
arc: B4 V01S0000
arc: B5 H02E0101
arc: B6 N1_V01S0000
arc: C1 H00L0100
arc: C4 W1_H02E0601
arc: C5 V01N0101
arc: C6 E1_H02W0401
arc: D0 V02N0001
arc: D1 V02S0001
arc: D4 W1_H02E0001
arc: D5 V02S0401
arc: D6 V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F6
arc: F0 F5A_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F4
arc: H01W0100 F4
arc: M0 H02E0601
arc: N1_V01N0101 F5
arc: N1_V02N0501 F5
arc: V01S0100 F0
word: SLICEA.K0.INIT 0011001101010101
word: SLICEA.K1.INIT 0011111100011101
word: SLICED.K0.INIT 1100110011110000
word: SLICEC.K0.INIT 1111110000110000
word: SLICEC.K1.INIT 0001010100000100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R53C109:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0501 N1_V02S0501
arc: H00L0100 N1_V02S0101
arc: H00R0100 W1_H02E0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0701 N3_V06S0203
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0401 H06E0203
arc: S1_V02S0501 E1_H01W0100
arc: V00B0000 V02S0001
arc: V00T0000 H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0601 H01E0001
arc: A0 V02S0701
arc: A1 V02S0701
arc: A2 V02S0701
arc: A3 V02S0701
arc: B0 H02E0101
arc: B2 H02E0301
arc: B4 H02E0101
arc: B5 V02S0701
arc: B6 H02E0301
arc: B7 V02S0701
arc: C0 V02N0601
arc: C2 V02N0601
arc: C4 V00T0100
arc: C6 V00T0100
arc: C7 V02S0001
arc: D0 H02E0001
arc: D1 V02S0001
arc: D2 H02E0001
arc: D3 V02S0001
arc: D4 V02N0601
arc: D5 V00B0000
arc: D6 V02N0601
arc: E1_H01E0001 F3
arc: F0 F5A_SLICE
arc: F1 FXA_SLICE
arc: F2 F5B_SLICE
arc: F3 FXB_SLICE
arc: F4 F5C_SLICE
arc: F5 FXC_SLICE
arc: F6 F5D_SLICE
arc: M0 V00T0000
arc: M1 H00L0100
arc: M2 V00T0000
arc: M3 H00R0100
arc: M4 H02E0401
arc: M5 H00L0100
arc: M6 H02E0401
word: SLICEA.K0.INIT 1011101110001011
word: SLICEA.K1.INIT 1010101000000000
word: SLICEB.K0.INIT 1011101110001011
word: SLICEB.K1.INIT 1010101011111111
word: SLICEC.K0.INIT 1100000011110011
word: SLICEC.K1.INIT 1100110000000000
word: SLICED.K0.INIT 1100000011110011
word: SLICED.K1.INIT 1100111111001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.D1MUX 1

.tile R53C10:PLC2
arc: CLK0 G_HPBX0200
arc: M3 E1_H02W0201
arc: MUXCLK1 CLK0
arc: W1_H02W0301 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C110:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 N3_V06S0103
arc: N1_V02N0001 H06E0003
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0201 N3_V06S0103
arc: V00B0000 S1_V02N0001
arc: V00B0100 H02E0501
arc: V00T0100 S1_V02N0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0701 N3_V06S0203
arc: A0 V02N0501
arc: A1 V02N0701
arc: B1 V02S0301
arc: B2 H00R0100
arc: C0 V02S0401
arc: C1 V02S0401
arc: C2 H00L0100
arc: CE0 V02N0201
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 V00B0100
arc: D3 H02E0001
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q1
arc: H00R0100 Q5
arc: H01W0100 F2
arc: M0 V00T0100
arc: M1 H02E0001
arc: M2 V00B0000
arc: M5 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
word: SLICEA.K0.INIT 0000111101010101
word: SLICEA.K1.INIT 0000111111011101
word: SLICEB.K0.INIT 1100110011110000
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C111:PLC2
arc: H00L0000 S1_V02N0001
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 W3_H06E0103
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 W3_H06E0303
arc: S1_V02S0001 H02E0001
arc: V00B0100 S1_V02N0301
arc: B0 V00B0000
arc: C0 H00R0100
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 S1_V02N0001
arc: F0 F5A_SLICE
arc: H00R0100 Q5
arc: M0 V00B0100
arc: M5 H00L0000
arc: M6 N1_V01N0101
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q5
arc: V00B0000 Q6
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1100110011110000
word: SLICEA.K1.INIT 1111111100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C112:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 V01N0101
arc: S1_V02S0101 V01N0101
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 V01N0001

.tile R53C113:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0201 N1_V01S0000
arc: W1_H02W0001 W3_H06E0003
arc: A0 N1_V02S0501
arc: A1 V02S0501
arc: B3 V01N0001
arc: C0 N1_V01S0100
arc: C1 N1_V02S0401
arc: C3 E1_H01W0000
arc: CLK0 G_HPBX0000
arc: D0 H02W0201
arc: D1 H02W0001
arc: D3 S1_V02N0201
arc: E1_H02E0301 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q0
arc: N1_V02N0301 Q1
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
word: SLICEB.K1.INIT 0000000011000000
word: SLICEA.K1.INIT 1010101011110000
word: SLICEA.K0.INIT 1111000010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R53C114:PLC2
arc: E1_H02E0201 V01N0001
arc: E1_H02E0601 V01N0001
arc: N1_V02N0301 N3_V06S0003
arc: V00T0100 N1_V02S0701
arc: W1_H02W0001 V01N0001
arc: W1_H02W0201 V01N0001
arc: A0 V01N0101
arc: A2 V02S0501
arc: A4 F7
arc: A7 V02N0101
arc: B1 V01N0001
arc: B2 V01N0001
arc: B4 H02W0301
arc: B7 V01S0000
arc: C0 V02S0401
arc: C1 N1_V01S0100
arc: C4 V02N0201
arc: C7 V00T0000
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0001
arc: D1 N1_V01S0000
arc: D2 V00T0100
arc: D4 E1_H01W0100
arc: D7 H00L0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0000 F4
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q1
arc: N1_V02N0001 Q0
arc: S1_V02S0601 F4
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: V01S0100 Q2
word: SLICED.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000000010
word: SLICEA.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1011101110001000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1

.tile R53C115:PLC2
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0301 W1_H02E0301
arc: V00T0000 V02S0401
arc: B0 V02S0101
arc: B1 V00T0000
arc: C0 N1_V01S0100
arc: C1 H02E0601
arc: CLK0 G_HPBX0000
arc: D0 H02E0201
arc: D1 V02S0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R53C116:PLC2
arc: E1_H02E0601 S1_V02N0601
arc: H00L0000 H02W0001
arc: H00R0100 H02W0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 N1_V01S0000
arc: N3_V06N0303 S3_V06N0203
arc: V00B0000 V02S0201
arc: V00B0100 H02W0701
arc: V00T0000 H02W0201
arc: A0 H00L0100
arc: A2 V00T0000
arc: A5 V00T0100
arc: B0 V00T0000
arc: B1 Q1
arc: B2 E1_H01W0100
arc: B5 N1_V01S0000
arc: C0 H00L0000
arc: C5 V02S0001
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 H02W0001
arc: D2 V00B0100
arc: D5 E1_H01W0100
arc: E1_H01E0101 Q1
arc: E1_H02E0001 Q0
arc: E1_H02E0101 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F5C_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q2
arc: LSR1 E1_H02W0301
arc: M4 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F0
arc: N1_V01N0101 F0
arc: N1_V02N0301 Q1
arc: N1_V02N0601 F4
arc: V00T0100 F1
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0111111110000000
word: SLICEA.K1.INIT 0011001111001100
word: SLICEB.K0.INIT 1100110010101010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 1001000000001001
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R53C117:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: H00R0100 V02S0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H01E0101
arc: S1_V02S0101 N1_V02S0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0701 V02S0701
arc: B2 H02E0101
arc: C2 N1_V01N0001
arc: C4 V00T0000
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D2 Q2
arc: D4 H00R0100
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q4
arc: H01W0100 F2
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 Q2
arc: V00T0000 Q0
arc: W1_H02W0001 Q0
arc: W1_H02W0201 Q2
arc: W1_H02W0401 Q4
word: SLICEA.K0.INIT 0000000011111111
word: SLICEB.K0.INIT 0011111111000000
word: SLICEC.K0.INIT 0000111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R53C118:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 W1_H02E0601
arc: S1_V02S0401 W3_H06E0203
arc: V00B0000 W1_H02E0601
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 V06S0003
arc: A2 V00B0000
arc: B2 H00L0000
arc: B3 V02S0301
arc: C2 V02S0401
arc: C3 H00L0000
arc: CLK0 G_HPBX0600
arc: D2 V02N0001
arc: D3 V02N0001
arc: E1_H02E0301 F3
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q2
arc: MUXCLK1 CLK0
arc: N1_V02N0001 Q2
arc: N1_V02N0201 Q2
word: SLICEB.K1.INIT 1111110011111111
word: SLICEB.K0.INIT 1111010000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C119:PLC2
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0701 W1_H02E0701
arc: C0 S1_V02N0401
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: LSR1 H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 0000111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R53C11:PLC2
arc: S1_V02S0201 N3_V06S0103

.tile R53C120:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0701 N3_V06S0203
arc: N1_V02N0001 S1_V02N0001
arc: S1_V02S0701 E1_H01W0100
arc: V00B0100 V02N0101
arc: V00T0000 V02N0601
arc: A5 V00T0000
arc: A6 F5
arc: B5 V02N0701
arc: B6 E1_H02W0101
arc: C1 H00L0000
arc: C3 V02N0401
arc: C5 V01N0101
arc: C6 V00B0100
arc: CE0 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 S1_V02N0201
arc: D3 V02S0001
arc: D5 V01N0001
arc: D6 H02W0001
arc: E1_H01E0001 F3
arc: E1_H02E0601 F6
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: H00L0100 F1
arc: H01W0000 F1
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: S1_V02S0001 Q0
arc: S1_V02S0101 F1
arc: S1_V02S0301 F3
arc: S1_V02S0601 F6
arc: V00T0100 F3
arc: V01S0100 F6
word: SLICEA.K0.INIT 0000000011111111
word: SLICEA.K1.INIT 1111000011111111
word: SLICEB.K1.INIT 0000111111111111
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K0.INIT 1111110111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R53C121:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 V06S0303
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0401 H01E0001
arc: S1_V02S0501 H06E0303
arc: S3_V06S0003 N3_V06S0303
arc: V00T0000 V02N0601
arc: A3 S1_V02N0701
arc: A5 V00T0000
arc: B3 V02N0301
arc: B5 V02N0501
arc: C3 S1_V02N0401
arc: C4 H02E0401
arc: C5 V01N0101
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D3 V02N0001
arc: D4 H00R0100
arc: D5 V01N0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0601 F4
arc: V00B0000 F4
arc: V00B0100 F5
arc: V01S0100 F4
arc: W1_H02W0001 F2
word: SLICEA.K0.INIT 0000000011111111
word: SLICEC.K0.INIT 1111111111110000
word: SLICEC.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R53C122:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: N1_V02N0101 H02E0101
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 E1_H01W0000
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0701 W1_H02E0701
arc: W1_H02W0101 H01E0101
arc: A4 F5
arc: A6 H02W0501
arc: B1 V02S0301
arc: C0 H02W0401
arc: C2 V02S0401
arc: C3 H02W0601
arc: C5 V00B0100
arc: C7 H01E0001
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D1 V01S0100
arc: D2 V01S0100
arc: D3 V00B0100
arc: D4 V02S0601
arc: D5 E1_H01W0100
arc: D6 H01W0000
arc: D7 H02E0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0201 Q0
arc: E1_H02E0301 F3
arc: E1_H02E0601 F6
arc: E1_H02E0701 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 F6
arc: H01W0000 F3
arc: H01W0100 Q4
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q0
arc: N1_V01N0101 F3
arc: N1_V02N0301 F3
arc: V00B0100 F7
arc: V01S0100 F3
word: SLICED.K1.INIT 0000000000001111
word: SLICEC.K1.INIT 0000000011110000
word: SLICEB.K1.INIT 1111000011111111
word: SLICEB.K0.INIT 0000000011110000
word: SLICEA.K0.INIT 0000000011110000
word: SLICEA.K1.INIT 0000000011001100
word: SLICEC.K0.INIT 1111111101010101
word: SLICED.K0.INIT 1111111110101010
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C123:PLC2
arc: H00L0100 H02E0101
arc: H00R0000 H02E0601
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H01E0101
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 E1_H01W0100
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: V00T0000 H02E0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 N1_V01S0000
arc: A3 H00L0100
arc: A5 W1_H02E0501
arc: A7 E1_H01W0000
arc: B3 V02S0301
arc: B5 H00L0000
arc: B7 V02S0701
arc: C0 H00L0000
arc: C3 N1_V01S0100
arc: C4 W1_H02E0601
arc: C5 H02E0401
arc: C7 V00T0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D3 V02S0201
arc: D4 V02S0601
arc: D5 F2
arc: D7 H02E0001
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0601 F4
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F5
arc: H01W0100 F4
arc: LSR1 V00B0000
arc: M2 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0101 Q0
arc: V00B0000 F4
arc: V00B0100 F7
arc: V01S0000 F5
arc: W1_H02W0501 F5
arc: W1_H02W0601 F4
word: SLICEC.K0.INIT 1111000000000000
word: SLICEA.K0.INIT 1111111100001111
word: SLICED.K1.INIT 0000000000000001
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 1111110111111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C124:PLC2
arc: H00R0000 W1_H02E0601
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0701 W1_H02E0701
arc: V00B0000 H02E0601
arc: W1_H02W0501 H01E0101
arc: B0 W1_H02E0301
arc: CE0 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V02S0201
arc: F0 F0_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 0011001100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C12:PLC2
arc: W1_H02W0201 E1_H01W0000

.tile R53C13:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: CLK0 G_HPBX0200
arc: H01W0000 Q4
arc: M4 H02W0401
arc: MUXCLK2 CLK0
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C14:PLC2
arc: W1_H02W0401 E3_H06W0203

.tile R53C19:PLC2
arc: E1_H02E0401 E3_H06W0203
arc: E3_H06E0103 W3_H06E0103

.tile R53C20:PLC2
arc: CLK0 G_HPBX0200
arc: M4 H02E0401
arc: MUXCLK2 CLK0
arc: W3_H06W0203 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C25:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0203 E3_H06W0103

.tile R53C26:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0401 H06W0203

.tile R53C29:PLC2
arc: V00B0000 V02S0001
arc: CLK0 G_HPBX0200
arc: M4 V00B0000
arc: MUXCLK2 CLK0
arc: W3_H06W0203 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C2:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R53C31:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: W3_H06W0103 E3_H06W0003

.tile R53C37:PLC2
arc: E3_H06E0303 W3_H06E0203
arc: W3_H06W0003 E3_H06W0003

.tile R53C3:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0301 V02S0301

.tile R53C42:PLC2
arc: E1_H02E0601 E1_H01W0000

.tile R53C43:PLC2
arc: E3_H06E0303 W3_H06E0303
arc: H01W0000 E3_H06W0103
arc: CLK0 G_HPBX0200
arc: M0 H02E0601
arc: MUXCLK0 CLK0
arc: W3_H06W0003 Q0
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C49:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: W3_H06W0103 E3_H06W0003

.tile R53C53:PLC2
arc: N1_V02N0701 H02W0701

.tile R53C54:PLC2
arc: W1_H02W0701 N3_V06S0203

.tile R53C55:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: W3_H06W0003 E3_H06W0303

.tile R53C61:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: W3_H06W0303 E3_H06W0203

.tile R53C65:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R53C66:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0203 N3_V06S0203

.tile R53C67:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: W3_H06W0203 E3_H06W0203

.tile R53C70:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R53C71:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R53C73:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E3_H06E0203 W3_H06E0103
arc: S3_V06S0003 N3_V06S0303
arc: W3_H06W0203 E3_H06W0103

.tile R53C74:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R53C75:PLC2
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: H00R0000 E1_H02W0401
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 E1_H02W0401
arc: S3_V06S0003 N3_V06S0303
arc: V00T0000 E1_H02W0001
arc: A2 V02S0501
arc: A3 V00T0000
arc: A7 H02W0501
arc: B0 H02W0101
arc: B4 E1_H02W0301
arc: B5 H00R0000
arc: B6 V02N0701
arc: E1_H01E0001 F6
arc: E1_H02E0301 F3
arc: E1_H02E0601 F4
arc: E1_H02E0701 F5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: V01S0000 F7
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R53C76:PLC2
arc: E1_H02E0301 V06S0003
arc: H00R0000 V02N0601
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 H02W0701
arc: S1_V02S0201 H01E0001
arc: S1_V02S0601 V01N0001
arc: S3_V06S0203 N3_V06S0203
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 H02W0601
arc: V00B0100 V02S0301
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0501 V01N0101
arc: A0 H02W0701
arc: A1 H00R0000
arc: A2 V00T0000
arc: A4 V00B0000
arc: B3 Q3
arc: CLK0 G_HPBX0200
arc: E1_H01E0101 F4
arc: E1_H02E0001 F0
arc: E1_H02E0201 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: LSR0 V00B0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q2
arc: N1_V02N0001 Q2
arc: V00T0000 Q2
arc: V01S0000 F1
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 1111111111110000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R53C77:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 V02S0201
arc: E3_H06E0003 N1_V01S0000
arc: E3_H06E0103 N1_V01S0100
arc: H00R0000 H02W0601
arc: H00R0100 W1_H02E0701
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H02E0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0601 E1_H02W0601
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02N0001
arc: A1 V01N0101
arc: A2 V02N0501
arc: A3 V02N0701
arc: A5 F7
arc: A6 F7
arc: A7 V02N0101
arc: B1 V01N0001
arc: B2 W1_H02E0301
arc: B3 H00R0000
arc: B7 V00B0000
arc: C2 S1_V02N0401
arc: C3 W1_H02E0601
arc: C5 H02W0601
arc: C6 H02W0601
arc: C7 H02W0601
arc: CLK0 G_HPBX0200
arc: D0 H01E0101
arc: D1 V02N0001
arc: D2 H00R0000
arc: D3 V02N0001
arc: D5 H02E0001
arc: D6 H00R0100
arc: D7 V01N0001
arc: E1_H01E0101 Q6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q3
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 H02W0601
arc: M4 V00T0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q3
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q5
arc: V00T0000 F0
arc: W1_H02W0001 Q2
arc: W1_H02W0301 Q3
arc: W1_H02W0401 Q6
arc: W1_H02W0601 Q4
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 0000000001000100
word: SLICEB.K0.INIT 0101111111001100
word: SLICED.K1.INIT 0001000001010000
word: SLICEB.K1.INIT 1111110001110100
word: SLICEC.K1.INIT 1010111110101010
word: SLICED.K0.INIT 1010111110101010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R53C78:PLC2
arc: N1_V02N0101 H02E0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 H01E0101
arc: W1_H02W0601 N1_V01S0000
arc: B0 E1_H01W0100
arc: B4 N1_V01S0000
arc: C0 E1_H01W0000
arc: CLK0 G_HPBX0200
arc: D4 V02N0601
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: MUXCLK0 CLK0
arc: V01S0000 Q0
arc: V01S0100 F4
word: SLICEA.K0.INIT 1100000011000000
word: SLICEC.K0.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C79:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 N1_V01S0000
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: E3_H06E0203 W3_H06E0203
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 E1_H01W0000
arc: A0 H00L0000
arc: A1 H00L0100
arc: A2 V00T0000
arc: A3 V02S0501
arc: A5 E1_H02W0501
arc: B0 V02N0101
arc: B1 H01W0100
arc: B2 H01W0100
arc: B3 H02W0301
arc: B5 E1_H02W0101
arc: C0 F4
arc: C1 F4
arc: C2 F4
arc: C3 E1_H01W0000
arc: C5 H01E0001
arc: CLK0 G_HPBX0200
arc: D0 W1_H02E0201
arc: D1 V02N0201
arc: D2 V02N0201
arc: D3 H02W0201
arc: D5 E1_H01W0100
arc: E1_H01E0001 F4
arc: E1_H01E0101 F4
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F5C_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: H01W0000 F4
arc: H01W0100 Q2
arc: M4 V00T0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: V00T0000 Q0
arc: V00T0100 F3
arc: V01S0000 Q1
arc: W1_H02W0301 Q1
arc: W1_H02W0601 F4
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 1100100000001000
word: SLICEA.K1.INIT 1100101000000000
word: SLICEB.K0.INIT 1010110011111111
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R53C7:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R53C80:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 H01E0001
arc: H00R0100 H02E0701
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 H01E0001
arc: V00T0000 V02N0601
arc: A0 F5
arc: A1 F7
arc: A2 F5
arc: A3 F5
arc: A7 F5
arc: B0 V00T0000
arc: B5 H02E0301
arc: C0 H02E0601
arc: C1 H00R0100
arc: C2 V02N0601
arc: C3 H02E0401
arc: C5 H01E0001
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0200
arc: D0 H01E0101
arc: D1 H01E0101
arc: D2 V02S0201
arc: D3 H01E0101
arc: D5 H02E0201
arc: D7 V02N0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q3
arc: LSR1 E1_H02W0301
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 F7
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q2
arc: N1_V02N0301 Q3
arc: W1_H02W0201 Q2
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 0010001011110010
word: SLICEA.K1.INIT 1010101011111010
word: SLICEB.K0.INIT 1111010110100000
word: SLICED.K1.INIT 1010101000000000
word: SLICEC.K1.INIT 0000000000110000
word: SLICEB.K1.INIT 1010101011111010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R53C81:PLC2
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0301 W3_H06E0003
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 N1_V01S0100
arc: W1_H02W0501 V02S0501
arc: A1 H02E0501
arc: B0 V02S0101
arc: B1 Q1
arc: C0 H02E0401
arc: CE0 V02N0201
arc: CLK0 G_HPBX0200
arc: D0 H01E0101
arc: D1 H02E0201
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0100 Q0
arc: LSR1 H02W0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
arc: W1_H02W0101 Q1
arc: W1_H02W0301 Q1
word: SLICEA.K0.INIT 1111111100001100
word: SLICEA.K1.INIT 1010101010111011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1

.tile R53C82:PLC2
arc: E1_H02E0301 V06S0003
arc: E1_H02E0501 N1_V02S0501
arc: N1_V02N0201 H01E0001
arc: V00B0100 N1_V02S0301
arc: V00T0000 E1_H02W0001
arc: W1_H02W0301 V06S0003
arc: A0 H02W0501
arc: A2 V00T0000
arc: A3 E1_H02W0701
arc: A4 V02N0101
arc: A5 V02S0301
arc: A6 E1_H02W0501
arc: A7 V02N0301
arc: B2 H02W0101
arc: B3 H02E0101
arc: B4 H02W0301
arc: B5 V00B0100
arc: B6 V02S0501
arc: B7 N1_V02S0701
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 1001100110011100
word: SLICEC.K0.INIT 1001100110011100
word: SLICEC.K1.INIT 1001100110011010
word: SLICED.K0.INIT 1001100110011100
word: SLICED.K1.INIT 1001100110011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R53C83:PLC2
arc: H00L0000 E1_H02W0201
arc: H00L0100 E1_H02W0101
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H02W0601
arc: V00B0000 N1_V02S0001
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0501 N3_V06S0303
arc: A0 F7
arc: A1 H00L0100
arc: A2 H02E0501
arc: A3 V00B0000
arc: B0 V02S0101
arc: B1 W1_H02E0301
arc: B2 H00L0000
arc: B3 E1_H02W0301
arc: C7 V02S0201
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: N1_V02N0401 F4
word: SLICED.K1.INIT 0000111100001111
word: SLICEA.K0.INIT 1001100110011100
word: SLICEA.K1.INIT 1001100110011100
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 1001100110011010
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R53C84:PLC2
arc: E1_H02E0301 W1_H02E0301
arc: E1_H02E0501 N3_V06S0303
arc: H00L0000 V02N0201
arc: H00R0000 N1_V02S0601
arc: N1_V02N0101 H06E0103
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 S1_V02N0501
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N1_V02S0501
arc: S1_V02S0701 E1_H02W0701
arc: S3_V06S0303 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 H02W0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0701 E1_H01W0100
arc: A0 H00R0000
arc: A2 V00T0000
arc: A3 E1_H01E0001
arc: A4 E1_H01W0000
arc: A5 H02W0701
arc: A6 H02W0501
arc: A7 E1_H02W0501
arc: B2 V02S0301
arc: B3 V02S0101
arc: B4 V02N0701
arc: B5 V02N0501
arc: B6 V00B0000
arc: B7 V01S0000
arc: CE1 E1_H02W0101
arc: CE3 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 Q2
arc: E1_H01E0101 Q2
arc: E1_H02E0701 Q7
arc: LSR0 W1_H02E0301
arc: LSR1 W1_H02E0301
arc: M2 V00B0100
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q7
arc: N1_V02N0001 Q2
arc: V01S0000 Q7
arc: W1_H02W0001 Q2
arc: W1_H02W0501 Q7
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101010
word: SLICEC.K0.INIT 0110011001101010
word: SLICEC.K1.INIT 0110011001101100
word: SLICED.K0.INIT 0110011001101100
word: SLICED.K1.INIT 0110011001101100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C85:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: H00R0000 N1_V02S0601
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H02E0701
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0001 H06W0003
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 N1_V02S0201
arc: V00B0100 S1_V02N0101
arc: V00T0000 N1_V02S0401
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0701 N1_V01S0100
arc: A0 H00R0000
arc: A1 N1_V02S0701
arc: A2 V00B0000
arc: A3 V00T0000
arc: A4 E1_H02W0501
arc: B0 V02S0301
arc: B1 V02N0101
arc: B2 E1_H01W0100
arc: B3 V02S0101
arc: CE0 H02W0101
arc: CE2 H02W0101
arc: CLK0 G_HPBX0600
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q4
arc: LSR0 H02E0301
arc: LSR1 H02E0301
arc: M0 E1_H02W0601
arc: M4 V00B0100
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR0
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q0
arc: N1_V02N0401 Q4
arc: V01S0100 Q0
arc: W1_H02W0101 F1
arc: W1_H02W0201 F2
arc: W1_H02W0301 F3
arc: W1_H02W0601 F4
word: SLICEA.K0.INIT 0110011001101010
word: SLICEA.K1.INIT 0110011001101100
word: SLICEB.K0.INIT 0110011001101010
word: SLICEB.K1.INIT 0110011001101100
word: SLICEC.K0.INIT 1010101010100000
word: SLICEC.K1.INIT 0000000000000000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C86:PLC2
arc: E1_H02E0501 W1_H02E0501
arc: H00L0100 H02E0101
arc: H00R0000 E1_H02W0401
arc: N1_V02N0101 H02E0101
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0601 N1_V02S0601
arc: V00B0000 E1_H02W0601
arc: V00B0100 N1_V02S0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V01N0101
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 N3_V06S0203
arc: A1 H00R0000
arc: B0 H02E0101
arc: B1 V00B0000
arc: B3 V02S0301
arc: C0 E1_H02W0401
arc: C1 H00L0100
arc: D0 V02S0201
arc: D1 N1_V02S0001
arc: D3 V02S0001
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: H01W0100 F3
arc: M0 V00B0100
arc: N1_V01N0101 F0
arc: N1_V02N0201 F0
arc: W1_H02W0301 F3
word: SLICEB.K1.INIT 0011001111001100
word: SLICEA.K0.INIT 1111111111111100
word: SLICEA.K1.INIT 1111111000110010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R53C87:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0601 V02S0601
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 V01N0101
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 V01N0001
arc: S1_V02S0301 N3_V06S0003
arc: V00B0000 V02S0201
arc: V00B0100 V02S0101
arc: V00T0000 V02S0601
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 V02N0601
arc: A0 S1_V02N0501
arc: A4 N1_V01S0100
arc: B0 H02W0301
arc: B4 V00B0100
arc: C0 S1_V02N0601
arc: C4 V00T0000
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D4 V00B0000
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: MUXCLK0 CLK0
arc: N3_V06N0003 Q0
arc: S1_V02S0401 F4
word: SLICEA.K0.INIT 1010000011101100
word: SLICEC.K0.INIT 0000000000000001
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R53C88:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 V06S0303
arc: H00L0000 H02E0001
arc: H00R0000 H02E0601
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 H02W0501
arc: N1_V02N0601 H02W0601
arc: N1_V02N0701 V01N0101
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 E1_H01W0100
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 H02W0301
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 V02N0201
arc: V00T0000 V02N0601
arc: V00T0100 N1_V02S0501
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H02W0101
arc: W1_H02W0601 N1_V01S0000
arc: W3_H06W0003 N3_V06S0003
arc: A0 W1_H02E0501
arc: A2 V02S0501
arc: A5 V00T0000
arc: A6 H00R0000
arc: B3 V01N0001
arc: B4 S1_V02N0501
arc: B7 H02E0101
arc: CE2 H00L0000
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F7
arc: LSR1 V00B0000
arc: M4 V00T0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 F6
arc: S1_V02S0501 F5
arc: S1_V02S0601 Q4
arc: V01S0000 F4
arc: V01S0100 F3
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C89:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: H00L0000 V02S0201
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0601 S1_V02N0601
arc: S1_V02S0601 H06W0303
arc: V00B0000 V02S0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 N3_V06S0303
arc: A6 V02S0301
arc: A7 V02N0301
arc: B0 V00B0000
arc: B1 W1_H02E0301
arc: B2 H00L0000
arc: B3 H02E0101
arc: B4 H02E0301
arc: B5 S1_V02N0701
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F4
arc: N1_V01N0101 F1
arc: N1_V02N0401 F6
arc: S1_V02S0501 F5
arc: S1_V02S0701 F7
arc: W1_H02W0301 F3
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R53C8:PLC2
arc: S1_V02S0101 N3_V06S0103
arc: V00T0100 E1_H02W0301
arc: CLK0 G_HPBX0200
arc: M4 V00T0100
arc: MUXCLK2 CLK0
arc: S1_V02S0601 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R53C90:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02S0201
arc: N1_V02N0001 H01E0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0501 H01E0101
arc: N3_V06N0003 H06E0003
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 W1_H02E0501
arc: S1_V02S0601 H02W0601
arc: V00B0000 N1_V02S0201
arc: V01S0100 N3_V06S0303
arc: W1_H02W0101 V06S0103
arc: A0 V02S0701
arc: A4 V02N0301
arc: A5 H02W0501
arc: A7 H00L0000
arc: B1 V00B0000
arc: B2 V02S0101
arc: B3 V01N0001
arc: B6 N1_V01S0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F7
arc: N1_V01N0101 F6
arc: N1_V02N0201 F2
arc: S1_V02S0301 F3
arc: S1_V02S0701 F5
arc: V01S0000 F1
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R53C91:PLC2
arc: E1_H02E0401 S1_V02N0401
arc: E3_H06E0203 N1_V01S0000
arc: H00L0000 V02N0201
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 H01E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 W1_H02E0301
arc: S1_V02S0401 H02W0401
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H02E0701
arc: S3_V06S0303 N3_V06S0203
arc: V00B0000 V02S0201
arc: W1_H02W0501 V01N0101
arc: W1_H02W0601 V06S0303
arc: A2 V00B0000
arc: A4 N1_V01S0100
arc: A6 H00L0000
arc: B0 V02S0101
arc: B1 E1_H01W0100
arc: B3 V02N0101
arc: B5 V02S0501
arc: B7 N1_V02S0501
arc: E1_H01E0001 F5
arc: E1_H01E0101 F2
arc: E1_H02E0001 F0
arc: E1_H02E0301 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F4
arc: N1_V01N0101 F6
arc: V01S0000 F7
arc: V01S0100 F3
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0011001100111100
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R53C92:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0701 V02S0701
arc: H00R0100 E1_H02W0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0201 N1_V02S0701
arc: S1_V02S0301 N1_V02S0201
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 V02N0101
arc: W1_H02W0401 V02S0401
arc: W3_H06W0303 V06S0303
arc: A1 V01N0101
arc: A7 V02S0301
arc: B0 V01N0001
arc: B4 H02E0301
arc: C4 V02N0201
arc: C7 H02E0401
arc: CE2 V02N0601
arc: CLK0 G_HPBX0600
arc: D4 V02S0401
arc: D7 H00R0100
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q4
arc: LSR0 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: N3_V06N0203 Q4
arc: S1_V02S0001 F0
arc: S1_V02S0101 F1
word: SLICEC.K0.INIT 1111000011001100
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0101010101011010
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0000000000001110
word: SLICED.K1.INIT 1010101011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R53C93:PLC2
arc: E1_H02E0201 H01E0001
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E1_H02E0701 S1_V02N0701
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 N1_V01S0000
arc: E3_H06E0303 N1_V01S0100
arc: H00R0100 E1_H02W0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 V01N0001
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 N3_V06S0203
arc: V01S0000 N3_V06S0103
arc: A0 H02E0701
arc: A1 F7
arc: A4 V02S0301
arc: A5 E1_H02W0701
arc: A6 F7
arc: A7 E1_H02W0701
arc: B1 F3
arc: B2 H02W0101
arc: B3 V02N0101
arc: B6 F3
arc: C0 H00R0100
arc: C2 E1_H01W0000
arc: C4 V02N0001
arc: C5 F4
arc: C7 V01N0101
arc: D0 F2
arc: D1 S1_V02N0001
arc: D2 H02W0001
arc: D3 V02N0201
arc: D4 E1_H01W0100
arc: D5 F2
arc: D6 F0
arc: D7 V00B0000
arc: E1_H01E0001 F3
arc: E1_H01E0101 F6
arc: E1_H02E0001 F0
arc: E1_H02E0101 F3
arc: E1_H02E0301 F1
arc: E3_H06E0003 F3
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F3
arc: N1_V01N0101 F5
arc: N1_V02N0101 F3
arc: S1_V02S0101 F3
arc: S1_V02S0301 F3
arc: V00B0000 F4
arc: V01S0100 F3
word: SLICEB.K1.INIT 1100110000110011
word: SLICEB.K0.INIT 1111110000001100
word: SLICEC.K1.INIT 1111101001010000
word: SLICED.K0.INIT 1110111000100010
word: SLICEA.K1.INIT 1011101110001000
word: SLICEC.K0.INIT 1111000010101010
word: SLICEA.K0.INIT 1010111110100000
word: SLICED.K1.INIT 1111101001010000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R53C94:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 N1_V01S0000
arc: H00L0100 H02W0301
arc: H00R0000 H02E0401
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H06W0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 V02N0001
arc: V00B0100 H02W0501
arc: V00T0000 H02W0201
arc: V00T0100 W1_H02E0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 E1_H01W0000
arc: A1 F7
arc: A2 F5
arc: A4 F5
arc: A5 E1_H01W0000
arc: A6 V02S0101
arc: A7 V02N0101
arc: B2 H02E0101
arc: B3 S1_V02N0101
arc: B4 H02E0101
arc: B5 V01S0000
arc: B6 H02E0301
arc: B7 V02N0501
arc: C1 H02W0601
arc: C2 N1_V01S0100
arc: C3 N1_V01S0100
arc: C5 H02E0401
arc: C6 F4
arc: C7 V00T0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 H00R0000
arc: D2 H01E0101
arc: D3 H01E0101
arc: D4 H02E0001
arc: D5 W1_H02E0001
arc: D7 V02S0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: E1_H02E0201 F0
arc: E1_H02E0701 F7
arc: E3_H06E0003 F3
arc: E3_H06E0103 F2
arc: E3_H06E0203 F7
arc: E3_H06E0303 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F7
arc: LSR0 V00T0000
arc: M0 V00B0100
arc: M6 V00B0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
arc: N1_V02N0601 F4
arc: N3_V06N0103 F2
arc: S1_V02S0401 Q6
arc: S1_V02S0501 F7
arc: V01S0000 F7
arc: W1_H02W0501 F7
word: SLICED.K1.INIT 1001100110100101
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1111101001010000
word: SLICEB.K1.INIT 1111110000001100
word: SLICEC.K1.INIT 1000101011011111
word: SLICED.K0.INIT 1110010011100100
word: SLICEC.K0.INIT 0111011101000100
word: SLICEB.K0.INIT 1110000011101111
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R53C95:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: E1_H02E0101 W1_H02E0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 W1_H02E0301
arc: E3_H06E0203 H01E0001
arc: E3_H06E0303 V06S0303
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 V01N0001
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 W1_H02E0701
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 H01E0001
arc: S1_V02S0301 V01N0101
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0601 H01E0001
arc: S3_V06S0103 N3_V06S0103
arc: V00T0100 S1_V02N0701
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0601 N1_V02S0601
arc: A1 V02S0701
arc: A2 F7
arc: A3 F7
arc: A7 V02N0101
arc: B0 V02S0101
arc: B1 W1_H02E0101
arc: B2 H00R0000
arc: B4 W1_H02E0101
arc: B5 W1_H02E0101
arc: B6 W1_H02E0101
arc: C0 F6
arc: C1 F6
arc: C2 S1_V02N0601
arc: C3 S1_V02N0401
arc: C4 H02E0601
arc: C5 V00T0000
arc: C6 S1_V02N0201
arc: D0 V00T0100
arc: D1 F2
arc: D2 H01E0101
arc: D3 W1_H02E0201
arc: D4 F2
arc: D5 H00L0100
arc: D6 H00L0100
arc: D7 H00R0100
arc: E1_H01E0001 F5
arc: E1_H01E0101 F7
arc: E1_H02E0501 F7
arc: E3_H06E0103 F1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 F7
arc: N1_V01N0001 F4
arc: N1_V01N0101 F5
arc: N1_V02N0201 F0
arc: N3_V06N0103 F1
arc: N3_V06N0203 F4
arc: S1_V02S0501 F7
arc: V00T0000 F2
arc: V01S0000 F7
arc: V01S0100 F7
arc: W1_H02W0501 F7
arc: W1_H02W0701 F7
arc: W3_H06W0203 F7
word: SLICEA.K0.INIT 1111001111000000
word: SLICED.K1.INIT 1010101001010101
word: SLICEB.K0.INIT 0101000001000100
word: SLICED.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1111101001010000
word: SLICEC.K1.INIT 1111001111000000
word: SLICEA.K1.INIT 1000110110101111
word: SLICEC.K0.INIT 0000001100000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R53C96:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 H01E0001
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 W1_H02E0601
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 H01E0101
arc: E3_H06E0303 H01E0101
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 N1_V01S0100
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 E1_H02W0401
arc: S1_V02S0501 H01E0101
arc: S1_V02S0601 H06W0303
arc: S1_V02S0701 W1_H02E0701
arc: V00B0100 E1_H02W0701
arc: V00T0100 H02E0101
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0701 N3_V06S0203
arc: A0 N1_V02S0501
arc: A1 N1_V02S0501
arc: A3 F5
arc: A6 V02S0101
arc: A7 F5
arc: B0 V02S0101
arc: B1 V02S0101
arc: B2 H02E0101
arc: B4 S1_V02N0501
arc: B5 H02E0101
arc: C0 F4
arc: C1 F4
arc: C2 V02N0401
arc: C3 W1_H02E0601
arc: C4 V00T0100
arc: C6 H02E0601
arc: C7 W1_H02E0601
arc: D0 V02N0001
arc: D1 V02N0001
arc: D2 S1_V02N0201
arc: D4 W1_H02E0201
arc: D5 W1_H02E0201
arc: D6 S1_V02N0601
arc: D7 S1_V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0301 F3
arc: E3_H06E0203 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F2
arc: M0 V00B0100
arc: N1_V01N0001 F4
arc: N1_V01N0101 F3
arc: N1_V02N0601 F6
arc: N3_V06N0003 F0
arc: N3_V06N0103 F2
arc: N3_V06N0203 F7
arc: W1_H02W0101 F3
word: SLICED.K0.INIT 1111010110100000
word: SLICEA.K0.INIT 0101000101000000
word: SLICEA.K1.INIT 1111101111101010
word: SLICEB.K1.INIT 0000101000001010
word: SLICED.K1.INIT 1010111110100000
word: SLICEC.K1.INIT 0011001100000000
word: SLICEC.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 0011000011111100
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R53C97:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 N1_V02S0201
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 H01E0001
arc: E1_H02E0601 N1_V02S0601
arc: E1_H02E0701 W3_H06E0203
arc: E3_H06E0103 H01E0101
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02W0501
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 V01N0101
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 H06E0303
arc: N1_V02N0701 H06E0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 W1_H02E0101
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0301 E1_H02W0301
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 W1_H02E0501
arc: V00B0100 H02E0501
arc: V00T0000 W1_H02E0001
arc: V00T0100 W1_H02E0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0301 N3_V06S0003
arc: A0 E1_H02W0501
arc: A1 E1_H02W0501
arc: A2 E1_H02W0501
arc: A4 V02S0301
arc: A5 V00T0000
arc: A6 F5
arc: A7 V02N0101
arc: B0 H00R0100
arc: B1 W1_H02E0301
arc: B2 S1_V02N0101
arc: B3 S1_V02N0101
arc: B5 V00B0100
arc: B6 H02E0101
arc: C0 N1_V02S0601
arc: C1 E1_H01W0000
arc: C2 V02N0601
arc: C3 V02N0601
arc: C4 H02E0601
arc: C5 V02N0201
arc: C6 V02N0001
arc: C7 V02S0001
arc: D0 V00T0100
arc: D1 H00R0000
arc: D2 W1_H02E0001
arc: D3 W1_H02E0001
arc: D4 V01N0001
arc: D5 E1_H01W0100
arc: D6 F0
arc: D7 S1_V02N0401
arc: E1_H01E0001 F7
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F2
arc: M0 H02W0601
arc: M2 V00B0100
arc: N1_V01N0001 F7
arc: V01S0100 F6
arc: W3_H06W0203 F4
word: SLICEA.K0.INIT 0000000001110011
word: SLICEA.K1.INIT 0011001100100011
word: SLICEB.K0.INIT 0000000100000000
word: SLICEB.K1.INIT 0000110000000000
word: SLICEC.K1.INIT 1011000000000000
word: SLICED.K0.INIT 0000000100000000
word: SLICED.K1.INIT 1111101000001010
word: SLICEC.K0.INIT 1111010110100000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R53C98:PLC2
arc: E1_H02E0101 H01E0101
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0701 N1_V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0101 H02W0101
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H01E0001
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 N1_V02S0101
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0701 H06E0203
arc: V00T0100 V02S0701
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N1_V02S0601
arc: W1_H02W0701 E1_H01W0100
arc: A0 H02W0701
arc: A2 S1_V02N0501
arc: A3 V01N0101
arc: A4 H02W0501
arc: A6 W1_H02E0701
arc: B0 V02N0101
arc: B3 V02S0301
arc: B4 H02E0101
arc: B5 S1_V02N0501
arc: B7 H02E0301
arc: C0 H02W0601
arc: C2 S1_V02N0401
arc: C4 H02E0601
arc: C5 W1_H02E0401
arc: C6 S1_V02N0001
arc: D0 N1_V02S0201
arc: D2 V02S0001
arc: D3 S1_V02N0201
arc: D4 N1_V02S0601
arc: D5 H02E0001
arc: D6 W1_H02E0201
arc: D7 H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: H01W0100 F4
arc: M0 V00T0100
arc: N1_V01N0001 F2
arc: N1_V02N0601 F6
arc: N3_V06N0003 F3
arc: N3_V06N0303 F5
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 0001111111011111
word: SLICEA.K1.INIT 0000000000000000
word: SLICEB.K0.INIT 1010101011110000
word: SLICED.K1.INIT 0011001100000000
word: SLICEC.K0.INIT 0011001000010000
word: SLICED.K0.INIT 1111010110100000
word: SLICEC.K1.INIT 1111000011001100
word: SLICEB.K1.INIT 1110111000100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1

.tile R53C99:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 W3_H06E0003
arc: E1_H02E0701 H01E0101
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 V02N0301
arc: H01W0000 W3_H06E0103
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 V01N0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 W3_H06E0303
arc: N3_V06N0203 H06E0203
arc: S1_V02S0001 W3_H06E0003
arc: S1_V02S0201 H06E0103
arc: S1_V02S0301 H02W0301
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H06E0303
arc: S1_V02S0701 E1_H01W0100
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 W3_H06E0203
arc: W3_H06W0303 N3_V06S0303
arc: A3 H02W0701
arc: A4 H02E0701
arc: A5 F7
arc: A6 W1_H02E0701
arc: B1 V02S0301
arc: B2 V02S0301
arc: B3 V02S0301
arc: B6 S1_V02N0701
arc: B7 V02N0501
arc: C1 H00L0100
arc: C2 E1_H01W0000
arc: C4 W1_H02E0401
arc: C5 V02S0001
arc: C6 S1_V02N0001
arc: C7 V01N0101
arc: D1 V02N0001
arc: D2 H02W0001
arc: D3 V00B0100
arc: D4 V01N0001
arc: D5 S1_V02N0401
arc: D6 H01W0000
arc: D7 H02W0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F3
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: N1_V01N0001 F1
arc: N1_V01N0101 F5
arc: N1_V02N0701 F5
arc: N3_V06N0303 F6
arc: V00B0100 F7
arc: W1_H02W0101 F3
arc: W1_H02W0201 F2
word: SLICEB.K1.INIT 1110111000100010
word: SLICEC.K0.INIT 1111101001010000
word: SLICED.K0.INIT 0001010100111111
word: SLICEA.K1.INIT 1111110000110000
word: SLICEB.K0.INIT 1111110000110000
word: SLICED.K1.INIT 1111001111000000
word: SLICEC.K1.INIT 1111101000001010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1

.tile R54C100:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N1_V01S0100
arc: E1_H02E0401 N3_V06S0203
arc: H00L0000 H02W0201
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W3_H06E0203
arc: N1_V02N0501 E1_H02W0501
arc: N1_V02N0601 H06E0303
arc: N1_V02N0701 H02W0701
arc: N3_V06N0003 H06E0003
arc: S1_V02S0601 W1_H02E0601
arc: V00B0100 H02W0701
arc: V00T0000 S1_V02N0401
arc: V00T0100 H02W0101
arc: V01S0100 N3_V06S0303
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0701 W3_H06E0203
arc: A1 V02S0501
arc: A2 H00L0100
arc: A3 H02E0701
arc: A6 N1_V01S0100
arc: B1 F3
arc: B2 H01W0100
arc: B3 V02S0301
arc: B4 V02N0701
arc: B6 V01S0000
arc: C1 E1_H02W0401
arc: C2 N1_V02S0601
arc: C3 N1_V01N0001
arc: C4 E1_H01E0101
arc: C6 H02E0601
arc: CE0 H00R0000
arc: CE1 H00L0000
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0201
arc: D1 E1_H02W0201
arc: D2 S1_V02N0001
arc: D3 V02S0001
arc: D4 H02E0201
arc: D6 H02E0001
arc: E1_H01E0001 F2
arc: E1_H02E0701 Q5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: H00L0100 Q1
arc: H01W0000 F0
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M1 H00R0100
arc: M2 V00B0100
arc: M5 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 F4
arc: V00B0000 F6
arc: V01S0000 Q1
arc: W1_H02W0601 F4
word: SLICEB.K0.INIT 0001001101011111
word: SLICED.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1011001100000000
word: SLICEC.K0.INIT 1111110000001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1

.tile R54C101:PLC2
arc: E1_H02E0101 V06S0103
arc: E1_H02E0301 V01N0101
arc: E1_H02E0501 E1_H01W0100
arc: E1_H02E0601 V02S0601
arc: E1_H02E0701 V02S0701
arc: H00L0100 S1_V02N0301
arc: H00R0000 W1_H02E0401
arc: H00R0100 H02W0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 H06E0303
arc: V00B0100 V02N0101
arc: V00T0100 W1_H02E0301
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0101 V02N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0701 N3_V06S0203
arc: A1 H02E0701
arc: A2 V00B0000
arc: A4 V00B0000
arc: A7 Q7
arc: B1 H02E0301
arc: B2 V02S0301
arc: B4 V02N0501
arc: B7 V02S0501
arc: C1 N1_V01N0001
arc: C2 V02N0601
arc: C4 S1_V02N0001
arc: C7 N1_V02S0201
arc: CE1 H00L0100
arc: CE2 V02S0601
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D1 N1_V02S0201
arc: D2 V02S0001
arc: D4 V02N0401
arc: D7 H01W0000
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: LSR0 V00B0100
arc: LSR1 V00B0100
arc: M0 H01E0001
arc: M3 H02E0201
arc: M4 V00T0100
arc: M7 H00R0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V02N0001 F2
arc: S1_V02S0101 Q3
arc: V00B0000 Q4
arc: V01S0000 Q7
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001010100111111
word: SLICEC.K0.INIT 0001001101011111
word: SLICED.K1.INIT 0100110000000000
word: SLICEB.K0.INIT 0001010100111111
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C102:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0601 H01E0001
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0601
arc: H00R0100 N1_V02S0701
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 H02E0301
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02E0601
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 H06E0103
arc: S1_V02S0401 W1_H02E0401
arc: V00T0100 W1_H02E0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: W1_H02W0701 V02N0701
arc: A1 F5
arc: A2 H02E0701
arc: A4 N1_V01S0100
arc: A5 H02E0501
arc: A7 Q7
arc: B1 V02S0301
arc: B2 E1_H01W0100
arc: B4 N1_V01S0000
arc: B5 V00B0100
arc: B7 S1_V02N0501
arc: C0 V02S0601
arc: C1 V02S0601
arc: C2 N1_V01N0001
arc: C4 V02S0201
arc: C5 V02S0001
arc: C7 N1_V02S0001
arc: CE1 H00R0000
arc: CE2 H02W0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D1 V01S0100
arc: D2 H01E0101
arc: D4 S1_V02N0401
arc: D5 H00R0100
arc: D7 H01W0000
arc: E1_H01E0001 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q5
arc: H01W0100 Q2
arc: LSR0 E1_H02W0501
arc: LSR1 E1_H02W0501
arc: M0 V00B0000
arc: M2 V00T0100
arc: M5 H00L0100
arc: M7 H00L0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 F2
arc: N1_V02N0201 F2
arc: N3_V06N0003 F0
arc: V00B0000 F4
arc: V00B0100 Q5
arc: V01S0100 Q7
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 0000011100000010
word: SLICEC.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 1111000011110000
word: SLICEA.K1.INIT 1101000001010000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R54C103:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 V02N0501
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 N1_V02S0201
arc: H00R0100 S1_V02N0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S1_V02N0201
arc: V00B0000 V02N0001
arc: V00B0100 V02S0301
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V02S0101
arc: W1_H02W0601 E1_H02W0601
arc: A1 W1_H02E0501
arc: A3 V02S0701
arc: B1 H02E0101
arc: B3 Q3
arc: C1 H00L0000
arc: C2 H00L0100
arc: C3 H02W0401
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D1 V00B0100
arc: D2 E1_H02W0201
arc: D3 E1_H02W0201
arc: E1_H01E0001 F2
arc: E1_H02E0201 F0
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q4
arc: M0 H01E0001
arc: M2 H02E0601
arc: M3 H00R0100
arc: M4 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: N1_V02N0001 F2
word: SLICEB.K0.INIT 0000111100000000
word: SLICEB.K1.INIT 0011001101011111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C104:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0101 V06S0103
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 V02N0401
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: H00L0000 V02N0201
arc: H00L0100 H02W0301
arc: H00R0100 H02W0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0501 N3_V06S0303
arc: V00T0000 N1_V02S0601
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 V06S0103
arc: W1_H02W0401 V02N0401
arc: W1_H02W0501 N3_V06S0303
arc: A1 N1_V02S0501
arc: A2 F5
arc: A3 H02W0701
arc: A4 V00B0000
arc: A5 Q5
arc: A6 S1_V02N0301
arc: A7 Q7
arc: B1 N1_V02S0301
arc: B2 V02N0101
arc: B3 W1_H02E0301
arc: B4 H00R0000
arc: B5 V01S0000
arc: B6 H02E0301
arc: B7 H02E0301
arc: C1 N1_V01S0100
arc: C2 W1_H02E0401
arc: C3 N1_V01S0100
arc: C4 V02S0001
arc: C5 V02S0001
arc: C6 Q6
arc: C7 V00T0100
arc: CE0 H02E0101
arc: CE1 H00L0100
arc: CE2 H02E0101
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: D1 H02E0001
arc: D2 V01S0100
arc: D3 V00T0100
arc: D4 W1_H02E0001
arc: D5 W1_H02E0001
arc: D6 V02S0401
arc: D7 S1_V02N0601
arc: E1_H01E0001 F0
arc: E1_H02E0601 F6
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q6
arc: H01W0000 Q5
arc: H01W0100 Q1
arc: LSR0 V00T0000
arc: LSR1 H02E0501
arc: M0 V00B0100
arc: M1 H00R0100
arc: M3 H00L0000
arc: M4 H02W0401
arc: M5 H00L0000
arc: M6 H02W0401
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 F4
arc: N3_V06N0103 F2
arc: V00B0000 Q4
arc: V00B0100 F7
arc: V00T0100 Q3
arc: V01S0000 Q7
arc: V01S0100 F3
word: SLICED.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0001001101011111
word: SLICEB.K1.INIT 0001001101011111
word: SLICEC.K1.INIT 0001010100111111
word: SLICEB.K0.INIT 0010101000000000
word: SLICEC.K0.INIT 0001010100111111
word: SLICED.K0.INIT 0001001101011111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_

.tile R54C105:PLC2
arc: E1_H02E0001 E3_H06W0003
arc: E1_H02E0101 H01E0101
arc: E1_H02E0201 V01N0001
arc: E1_H02E0301 W1_H02E0201
arc: E1_H02E0401 H01E0001
arc: E3_H06E0103 H01E0101
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303
arc: V00B0100 V02S0301
arc: V00T0100 V02S0501
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 E1_H02W0701
arc: W1_H02W0301 V06S0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 V06S0303
arc: W1_H02W0701 V02S0701
arc: A0 W1_H02E0701
arc: A2 S1_V02N0501
arc: A5 W1_H02E0701
arc: B0 V02S0101
arc: B2 H00L0000
arc: B5 E1_H02W0101
arc: C0 H00L0000
arc: C2 H02E0401
arc: C5 E1_H01E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D2 V02S0001
arc: D5 V02S0601
arc: E1_H01E0101 F2
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: H00L0000 Q2
arc: LSR1 H02E0501
arc: M2 V00T0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 F0
word: SLICEA.K0.INIT 0001010100111111
word: SLICEB.K0.INIT 0000011101110111
word: SLICEC.K1.INIT 0111000000000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R54C106:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: H00L0000 V02N0201
arc: H00R0100 V02N0701
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 N1_V01S0000
arc: S1_V02S0201 N1_V02S0701
arc: V00B0100 H02W0701
arc: A1 H02W0701
arc: A3 H02W0501
arc: A4 H02W0701
arc: A5 H02W0701
arc: B1 H02W0301
arc: B3 S1_V02N0101
arc: B4 V01S0000
arc: B5 V01S0000
arc: C0 H00L0100
arc: C1 H00L0100
arc: C3 H02W0401
arc: C5 V02N0001
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 H02E0201
arc: D3 W1_H02E0201
arc: D5 V02N0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F4
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F5C_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q3
arc: M0 V00T0000
arc: M1 H00L0000
arc: M2 W1_H02E0601
arc: M3 E1_H02W0201
arc: M4 H02E0401
arc: M5 H02E0001
arc: M6 E1_H02W0401
arc: M7 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V01N0101 Q6
arc: N1_V02N0001 F0
arc: N1_V02N0201 F0
arc: N1_V02N0401 F4
arc: N1_V02N0701 Q7
arc: V00T0000 F2
arc: V01S0000 Q5
arc: W1_H02W0601 Q6
word: SLICEC.K0.INIT 0010001000100010
word: SLICEC.K1.INIT 0010011101110111
word: SLICEB.K0.INIT 0000000000000000
word: SLICEB.K1.INIT 0001001101011111
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0001101101011111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R54C107:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 V06S0203
arc: H00L0000 H02E0201
arc: H00L0100 E1_H02W0101
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02W0301
arc: V00T0100 W1_H02E0301
arc: W1_H02W0101 S1_V02N0101
arc: W1_H02W0301 V02N0301
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 V06S0203
arc: A1 H00L0000
arc: A7 W1_H02E0501
arc: B1 Q1
arc: B7 H02W0301
arc: C0 N1_V01N0001
arc: C1 V02S0401
arc: C7 V00B0100
arc: CE0 W1_H02E0101
arc: CE2 W1_H02E0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 V02N0001
arc: D7 V02S0401
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q5
arc: M0 V00T0100
arc: M1 H00L0100
arc: M5 H00R0100
arc: M7 E1_H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: V00B0100 Q7
word: SLICEA.K0.INIT 0000111100000000
word: SLICEA.K1.INIT 0011010100111111
word: SLICED.K1.INIT 0000001100100010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R54C108:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0501 V06S0303
arc: E1_H02E0601 E1_H01W0000
arc: H00R0000 E1_H02W0401
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N1_V01S0100
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H01E0101
arc: V00T0000 V02N0401
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 V01N0001
arc: B0 V00B0000
arc: C0 H00L0100
arc: C1 V02N0401
arc: CE0 H02E0101
arc: CE2 H00R0000
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: E1_H01E0101 F0
arc: F0 F5A_SLICE
arc: H00L0100 Q1
arc: M0 H02E0601
arc: M1 V01S0100
arc: M5 E1_H02W0001
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0101 Q5
arc: V00B0000 Q6
arc: V01S0100 Q6
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111000011110000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C109:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 V02S0401
arc: E1_H02E0501 N1_V02S0501
arc: H00L0000 W1_H02E0201
arc: H00R0100 V02S0501
arc: N1_V02N0401 N3_V06S0203
arc: V00B0000 S1_V02N0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 W1_H02E0001
arc: V00T0100 H02W0301
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 H01E0101
arc: W1_H02W0201 V02N0201
arc: W1_H02W0501 E1_H01W0100
arc: A0 H00R0000
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 W1_H02E0701
arc: A6 H00L0000
arc: A7 N1_V01N0101
arc: B4 H00L0000
arc: B6 W1_H02E0301
arc: B7 V00T0000
arc: C0 V02N0601
arc: C2 F4
arc: C3 F4
arc: C4 V00T0000
arc: C6 V00B0100
arc: C7 V00B0100
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE2 E1_H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 S1_V02N0001
arc: D2 Q2
arc: D3 V01S0100
arc: D4 H02E0001
arc: D6 H00L0100
arc: D7 W1_H02E0201
arc: E1_H01E0001 F7
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q6
arc: H01W0000 F0
arc: H01W0100 F6
arc: M0 H02W0601
arc: M1 E1_H02W0001
arc: M2 H02E0601
arc: M4 V00T0100
arc: M5 H00R0100
arc: M6 V00B0000
arc: M7 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F3
arc: N1_V01N0101 Q5
arc: N1_V02N0001 F2
arc: N1_V02N0201 F2
arc: N1_V02N0601 F6
arc: V01S0000 Q7
arc: V01S0100 Q4
word: SLICEA.K0.INIT 1111000010101010
word: SLICED.K1.INIT 0101110001011111
word: SLICED.K0.INIT 0000110111111101
word: SLICEB.K1.INIT 0101000011110000
word: SLICEC.K0.INIT 0000000011111011
word: SLICEB.K0.INIT 0101000011110000
word: SLICEA.K1.INIT 1111111100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C110:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0601 V01N0001
arc: E3_H06E0203 W3_H06E0103
arc: H00L0000 V02S0201
arc: H00R0000 H02E0401
arc: N1_V02N0001 W1_H02E0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 H01E0001
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N1_V01S0000
arc: N1_V02N0701 H01E0101
arc: S1_V02S0001 E1_H02W0001
arc: S1_V02S0201 V01N0001
arc: V00B0000 N1_V02S0001
arc: V00B0100 V02N0301
arc: W1_H02W0101 V02S0101
arc: W1_H02W0301 E1_H01W0100
arc: W1_H02W0401 W3_H06E0203
arc: W1_H02W0601 V01N0001
arc: A0 H00L0100
arc: A2 E1_H01E0001
arc: A3 H02E0501
arc: C0 H00R0100
arc: C1 H02E0401
arc: C2 N1_V01N0001
arc: CE1 V02S0201
arc: CE2 H00L0000
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 H02E0001
arc: D2 H02E0001
arc: E1_H01E0001 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q3
arc: H00R0100 Q5
arc: H01W0100 F0
arc: M0 V00B0100
arc: M2 V00B0100
arc: M3 H00R0100
arc: M4 V00B0000
arc: M5 H00R0000
arc: M6 N1_V01N0101
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q4
arc: N1_V01N0101 Q4
arc: W1_H02W0001 F2
word: SLICEA.K0.INIT 1010101011110000
word: SLICEB.K0.INIT 1010101011110000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K1.INIT 1010101010101010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C111:PLC2
arc: E1_H02E0401 V02N0401
arc: H00L0000 V02N0201
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 E1_H01W0000
arc: S1_V02S0001 H02W0001
arc: V00B0000 V02S0001
arc: W1_H02W0001 V01N0001
arc: W1_H02W0101 W3_H06E0103
arc: B0 H02W0301
arc: B2 H00R0000
arc: C0 H00L0100
arc: C2 H00R0100
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 V02N0201
arc: D2 H02W0001
arc: D3 H02E0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q1
arc: H00R0000 Q4
arc: H00R0100 Q5
arc: H01W0100 F2
arc: M0 H02E0601
arc: M1 V01S0100
arc: M2 H02E0601
arc: M3 H00L0000
arc: M4 V00B0000
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: V00T0100 Q3
arc: V01S0100 Q3
arc: W3_H06W0003 F0
word: SLICEA.K0.INIT 1111001111000000
word: SLICEB.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111111100000000
word: SLICEB.K1.INIT 1111111100000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C112:PLC2
arc: H00R0000 V02S0401
arc: H00R0100 V02N0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0301 W1_H02E0301
arc: N1_V02N0401 H02E0401
arc: N1_V02N0701 S1_V02N0701
arc: V00B0000 V02N0001
arc: V00B0100 V02S0101
arc: V00T0000 N1_V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V06S0003
arc: W1_H02W0301 V06S0003
arc: A0 S1_V02N0701
arc: A4 V02N0301
arc: B0 H01W0100
arc: B4 W1_H02E0301
arc: C0 H02E0401
arc: C4 Q4
arc: CE0 H00R0100
arc: CE2 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D4 V02S0601
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F4
arc: H01W0100 Q4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M4 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 0000100000000000
word: SLICEC.K0.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C113:PLC2
arc: E1_H02E0201 V02S0201
arc: E1_H02E0401 N1_V02S0401
arc: H00L0000 N1_V02S0001
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 E1_H01W0100
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0601 N1_V02S0601
arc: V00B0100 H02W0701
arc: A0 N1_V02S0701
arc: A1 H02W0701
arc: A4 E1_H01W0000
arc: A5 V02S0101
arc: B1 N1_V02S0301
arc: B4 V01S0000
arc: B5 H02W0101
arc: C0 H00L0000
arc: C4 V00T0000
arc: C5 V02S0001
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 H02W0201
arc: D4 E1_H02W0201
arc: D5 V00B0000
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0001 F5
arc: N1_V02N0001 Q0
arc: N1_V02N0301 Q1
arc: V00B0000 F4
arc: V00T0000 Q0
arc: V01S0000 Q1
word: SLICEC.K0.INIT 0000000000000001
word: SLICEC.K1.INIT 0000000100000000
word: SLICEA.K1.INIT 1110111001000100
word: SLICEA.K0.INIT 1010101011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R54C114:PLC2
arc: N1_V02N0201 S1_V02N0201
arc: N1_V02N0301 S1_V02N0201
arc: N1_V02N0501 E1_H01W0100
arc: N1_V02N0701 N1_V01S0100
arc: V00B0100 N1_V02S0301
arc: V00T0100 N1_V02S0701
arc: W1_H02W0201 N1_V02S0201
arc: A0 F5
arc: A1 F5
arc: A2 F5
arc: A3 F5
arc: A4 H02E0501
arc: B0 N1_V02S0101
arc: C1 N1_V02S0601
arc: C2 V02N0601
arc: C3 H02E0401
arc: C4 V02N0201
arc: C5 F4
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: D1 V00T0100
arc: D2 Q2
arc: D3 H02E0201
arc: D4 V02S0601
arc: D5 H02W0001
arc: E1_H02E0701 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q2
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: S1_V02S0401 F4
arc: S1_V02S0501 F5
arc: V01S0100 F4
arc: W1_H02W0101 Q3
arc: W1_H02W0701 F5
word: SLICEA.K0.INIT 1110111001000100
word: SLICEC.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0101000011111010
word: SLICEA.K1.INIT 1111010110100000
word: SLICEB.K1.INIT 1111010110100000
word: SLICEC.K0.INIT 1111010111111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1

.tile R54C115:PLC2
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 E1_H02W0201
arc: S1_V02S0001 N3_V06S0003
arc: W1_H02W0001 N3_V06S0003
arc: A0 H02E0701
arc: C0 H00R0100
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0001
arc: F0 F0_SLICE
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: W1_H02W0201 Q0
word: SLICEA.K0.INIT 1111101001010000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R54C116:PLC2
arc: E1_H02E0201 V02N0201
arc: H00L0000 E1_H02W0201
arc: N1_V02N0001 H02W0001
arc: N1_V02N0501 N1_V01S0100
arc: V00B0000 V02N0201
arc: C0 V02N0401
arc: CE0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C117:PLC2
arc: E1_H02E0501 N1_V01S0100
arc: V00T0000 H02E0201
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N3_V06S0103
arc: A0 V01N0101
arc: B1 V01N0001
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: D1 H02E0201
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0001 Q0
arc: V01S0000 Q1
word: SLICEA.K0.INIT 1010101000000000
word: SLICEA.K1.INIT 1100110000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C118:PLC2
arc: E1_H02E0401 V02S0401
arc: E3_H06E0303 V06S0303
arc: N1_V02N0001 N3_V06S0003
arc: V00T0000 S1_V02N0601
arc: C0 S1_V02N0601
arc: C1 S1_V02N0601
arc: C2 S1_V02N0601
arc: CE0 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D1 V02N0001
arc: D2 E1_H02W0001
arc: E1_H01E0101 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: H00L0000 F2
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0101 Q1
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q1
arc: S1_V02S0201 F2
arc: V01S0100 F2
arc: W1_H02W0201 F2
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 1111000000000000
word: SLICEB.K0.INIT 0000111111111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C119:PLC2
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: V00B0000 H02E0401
arc: V00B0100 W1_H02E0501
arc: W1_H02W0101 H01E0101
arc: CE2 H00R0000
arc: CLK0 G_HPBX0500
arc: E1_H02E0701 Q5
arc: E3_H06E0203 Q4
arc: LSR0 V00B0000
arc: M4 V00B0100
arc: M5 H00R0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C11:PLC2
arc: H00R0000 E1_H02W0601
arc: CLK0 G_HPBX0200
arc: M3 H00R0000
arc: MUXCLK1 CLK0
arc: S1_V02S0101 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C120:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0401 V02N0401
arc: H00R0000 V02S0601
arc: N1_V02N0401 H02W0401
arc: W1_H02W0001 V06S0003
arc: W1_H02W0601 E1_H02W0601
arc: A2 V02S0701
arc: A4 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 V02N0301
arc: B3 Q3
arc: B6 V01S0000
arc: CE1 H00R0000
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0600
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR0 H02W0501
arc: LSR1 H02W0501
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q4
arc: N1_V02N0101 Q3
arc: N1_V02N0601 Q6
arc: N1_V02N0701 Q7
arc: V00B0000 Q4
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0101010101011010
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R54C121:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 V02S0501
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0701 W1_H02E0701
arc: V00T0000 V02S0601
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V01S0100
arc: A0 H00L0000
arc: A2 E1_H01E0001
arc: A5 Q5
arc: A7 Q7
arc: B1 Q1
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CE2 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q4
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V01N0101 Q4
arc: N1_V02N0001 Q0
arc: N1_V02N0301 Q1
arc: N1_V02N0501 Q7
arc: N1_V02N0601 Q6
arc: V00B0000 Q6
arc: V01S0000 Q3
arc: V01S0100 Q2
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R54C122:PLC2
arc: E1_H02E0401 V01N0001
arc: H00L0000 H02E0001
arc: H00L0100 V02S0101
arc: H00R0000 V02S0401
arc: H00R0100 V02S0701
arc: S1_V02S0501 N3_V06S0303
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 N3_V06S0203
arc: V00B0000 W1_H02E0401
arc: V00B0100 H02W0501
arc: W1_H02W0601 N3_V06S0303
arc: CE0 V02N0201
arc: CE1 V02N0201
arc: CE2 V02N0601
arc: CE3 V02N0601
arc: CLK0 G_HPBX0500
arc: E1_H01E0101 Q7
arc: E1_H02E0001 Q2
arc: E1_H02E0101 Q1
arc: E1_H02E0301 Q3
arc: E1_H02E0701 Q5
arc: LSR0 H02E0501
arc: LSR1 H02E0501
arc: M0 V00B0000
arc: M1 H00L0100
arc: M2 E1_H02W0601
arc: M3 H00R0100
arc: M4 H02E0401
arc: M5 H00R0000
arc: M6 V00B0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: S1_V02S0401 Q4
arc: V01S0000 Q0
arc: V01S0100 Q6
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R54C123:PLC2
arc: H00R0000 H02E0401
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0601 N1_V01S0000
arc: V00T0100 H02E0301
arc: W1_H02W0501 N1_V01S0100
arc: A1 E1_H02W0701
arc: B0 H02E0101
arc: C0 S1_V02N0401
arc: C1 S1_V02N0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0500
arc: D0 V00T0100
arc: D1 H01E0101
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
arc: S3_V06S0003 Q0
arc: S3_V06S0103 Q1
word: SLICEA.K0.INIT 1100111111000000
word: SLICEA.K1.INIT 1111101000001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R54C124:PLC2
arc: H00R0000 W1_H02E0401
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0601 W3_H06E0303
arc: A0 W1_H02E0701
arc: C0 S1_V02N0401
arc: CE0 H00R0000
arc: CLK0 G_HPBX0500
arc: D0 W1_H02E0001
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1010111110100000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1

.tile R54C13:PLC2
arc: W1_H02W0601 E1_H02W0301

.tile R54C14:PLC2
arc: E1_H02E0601 E3_H06W0303

.tile R54C15:PLC2
arc: CLK0 G_HPBX0200
arc: H01W0100 Q2
arc: M2 H02E0601
arc: M3 H01W0100
arc: MUXCLK1 CLK0
arc: W1_H02W0301 Q3
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C20:PLC2
arc: W3_H06W0303 E1_H01W0100

.tile R54C21:PLC2
arc: CLK0 G_HPBX0200
arc: H01W0100 Q4
arc: M4 E1_H02W0401
arc: MUXCLK2 CLK0
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C23:PLC2
arc: W1_H02W0401 E3_H06W0203

.tile R54C26:PLC2
arc: H00R0000 V02S0401
arc: CLK0 G_HPBX0200
arc: M1 H00R0000
arc: MUXCLK0 CLK0
arc: S1_V02S0301 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C29:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R54C2:PLC2
arc: S1_V02S0501 E3_H06W0303

.tile R54C35:PLC2
arc: CLK0 G_HPBX0200
arc: M1 E1_H02W0001
arc: MUXCLK0 CLK0
arc: W3_H06W0103 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C37:PLC2
arc: W1_H02W0001 E1_H02W0001

.tile R54C39:PLC2
arc: W1_H02W0001 E3_H06W0003

.tile R54C3:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R54C45:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R54C51:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R54C53:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R54C57:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R54C63:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R54C69:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R54C75:PLC2
arc: E1_H02E0401 N1_V01S0000
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0701 E1_H01W0100
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203
arc: CLK0 G_HPBX0200
arc: D0 H02W0201
arc: E1_H02E0001 Q2
arc: E1_H02E0201 Q2
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: M2 E1_H02W0601
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0001 Q0
arc: N3_V06N0003 Q0
arc: W3_H06W0103 Q2
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C76:PLC2
arc: E1_H02E0201 N1_V02S0201
arc: H00R0000 V02S0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: N3_V06N0103 S3_V06N0003
arc: V00B0000 N1_V02S0201
arc: V00T0000 N1_V02S0401
arc: A1 H00R0000
arc: A2 H02W0701
arc: A3 V00B0000
arc: A4 E1_H01W0000
arc: B0 V00B0000
arc: B1 V00B0000
arc: B2 E1_H01W0100
arc: B3 E1_H01W0100
arc: B4 N1_V01S0000
arc: C0 N1_V01N0001
arc: C1 E1_H01W0000
arc: C2 H02E0401
arc: C3 E1_H01W0000
arc: C4 N1_V02S0201
arc: CLK0 G_HPBX0200
arc: D0 H02E0001
arc: D1 H02E0201
arc: D2 N1_V02S0201
arc: D3 V02S0201
arc: D4 H02W0201
arc: E1_H01E0001 F0
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 Q3
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: M0 V00B0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q3
arc: N1_V02N0201 Q2
arc: N1_V02N0601 Q4
arc: W1_H02W0201 Q2
word: SLICEA.K0.INIT 0011111100001111
word: SLICEA.K1.INIT 1111011111110101
word: SLICEB.K0.INIT 1101110111110000
word: SLICEC.K0.INIT 0000110001011100
word: SLICEB.K1.INIT 0101011100000010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_

.tile R54C77:PLC2
arc: S1_V02S0401 N3_V06S0203
arc: S3_V06S0103 N3_V06S0003
arc: W1_H02W0601 H01E0001
arc: A0 H00L0100
arc: A1 E1_H01E0001
arc: A2 V00T0000
arc: B0 V00T0000
arc: B1 H01W0100
arc: B2 F3
arc: B3 E1_H02W0101
arc: B4 E1_H02W0101
arc: C0 F4
arc: C1 F4
arc: C2 F4
arc: C7 V00T0000
arc: CLK0 G_HPBX0200
arc: D0 Q0
arc: D1 V01S0100
arc: D2 W1_H02E0001
arc: D3 H02E0201
arc: D4 H02E0201
arc: D7 H01W0000
arc: E1_H01E0001 Q1
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00L0100 F3
arc: H01W0000 Q1
arc: H01W0100 Q0
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V01N0001 Q2
arc: N1_V01N0101 Q1
arc: N1_V02N0001 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0501 F7
arc: N1_V02N0701 F7
arc: V00T0000 Q2
arc: V01S0000 Q0
arc: V01S0100 F3
arc: W1_H02W0201 Q0
arc: W1_H02W0701 F7
word: SLICEA.K0.INIT 1110101011000000
word: SLICEA.K1.INIT 1110101011000000
word: SLICEC.K0.INIT 1100110000000000
word: SLICEB.K1.INIT 0000000011001100
word: SLICEB.K0.INIT 1111100010001000
word: SLICED.K1.INIT 0000000000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1

.tile R54C78:PLC2
arc: E3_H06E0103 N1_V01S0100
arc: N1_V02N0001 H02E0001
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 H01E0001
arc: S3_V06S0003 N3_V06S0003
arc: A5 E1_H01W0000
arc: C0 N1_V01N0001
arc: CLK0 G_HPBX0200
arc: D0 N1_V01S0000
arc: D5 H02W0201
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: V00B0100 F5
word: SLICEC.K1.INIT 1010101011111111
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R54C79:PLC2
arc: E1_H02E0601 N1_V01S0000
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0701 N3_V06S0203
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: CLK0 G_HPBX0600
arc: E3_H06E0003 Q3
arc: H01W0000 Q3
arc: LSR0 H02W0301
arc: M3 H02E0201
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C80:PLC2
arc: N1_V02N0601 H02E0601
arc: W1_H02W0301 N1_V02S0301

.tile R54C81:PLC2
arc: E1_H02E0301 W3_H06E0003
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 W3_H06E0003
arc: A4 V02N0301
arc: B4 H00L0000
arc: C4 V01N0101
arc: CLK0 G_HPBX0200
arc: D0 Q0
arc: D4 V02N0601
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q0
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
word: SLICEC.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C82:PLC2
arc: H00L0100 V02N0301
arc: N1_V02N0101 H06W0103
arc: N1_V02N0301 H02E0301
arc: V00B0000 S1_V02N0001
arc: V00T0000 V02N0401
arc: V01S0000 N3_V06S0103
arc: A2 V02N0501
arc: A3 F5
arc: A4 H02W0701
arc: A5 V00T0000
arc: A6 F7
arc: B2 V02N0101
arc: B3 E1_H01W0100
arc: B4 S1_V02N0701
arc: B5 V02N0701
arc: B6 V01S0000
arc: B7 F3
arc: C2 H02W0401
arc: C3 E1_H02W0401
arc: C4 V02N0201
arc: C5 V02N0001
arc: C7 F4
arc: CE0 H00R0100
arc: CLK0 G_HPBX0200
arc: D0 Q0
arc: D2 S1_V02N0201
arc: D3 H01E0101
arc: D4 V01N0001
arc: D5 H00L0100
arc: D7 F2
arc: E1_H01E0101 F6
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N3_V06N0003 Q0
arc: S1_V02S0601 F6
arc: V01S0100 F6
word: SLICEA.K0.INIT 0000000011111111
word: SLICEC.K1.INIT 0000000000000001
word: SLICEB.K1.INIT 1000000000000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 0000000000000001
word: SLICED.K1.INIT 0011111111111111
word: SLICED.K0.INIT 0111011101110111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C83:PLC2
arc: H00L0000 V02N0001
arc: H00R0000 S1_V02N0601
arc: N1_V02N0301 E1_H02W0301
arc: N1_V02N0701 E1_H02W0701
arc: W1_H02W0401 V01N0001
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 V02N0701
arc: A2 V01N0101
arc: B2 H00L0000
arc: C2 V02N0601
arc: D2 H00R0000
arc: F2 F2_SLICE
arc: H01W0100 F2
word: SLICEB.K0.INIT 0000000100000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_

.tile R54C84:PLC2
arc: E1_H02E0501 N1_V01S0100
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 E1_H01W0100
arc: H00L0000 H02W0201
arc: H00R0000 V02S0401
arc: N1_V02N0501 H02W0501
arc: N1_V02N0701 H02W0701
arc: V00T0000 V02N0401
arc: A0 V02S0501
arc: A2 V02S0701
arc: A3 V02S0701
arc: A4 V00T0000
arc: B0 V02S0301
arc: B1 V02S0301
arc: B2 H00R0000
arc: B4 V02N0701
arc: C0 H02W0401
arc: C1 H00L0000
arc: C2 H00L0000
arc: C3 H00L0000
arc: C4 V02N0201
arc: D0 H02W0201
arc: D1 V02S0001
arc: D2 V02S0001
arc: D3 V02S0001
arc: D4 V01N0001
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: F4 F4_SLICE
arc: M0 E1_H02W0601
arc: M2 E1_H02W0601
arc: N1_V02N0201 F0
arc: V01S0100 F2
arc: W1_H02W0401 F4
word: SLICEC.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 0100010001010000
word: SLICEA.K1.INIT 0000000011000000
word: SLICEB.K0.INIT 0000000010101100
word: SLICEB.K1.INIT 0000000010100000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R54C85:PLC2
arc: E1_H02E0701 E3_H06W0203
arc: H00L0000 N1_V02S0201
arc: N1_V02N0101 H02W0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0301 W3_H06E0003
arc: W1_H02W0401 V06S0203
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0701 N1_V02S0701
arc: W3_H06W0103 N1_V01S0100
arc: A2 V02S0701
arc: A3 V02S0701
arc: B0 H01W0100
arc: B2 H00L0000
arc: C2 H02E0601
arc: C3 H02E0601
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D2 H02W0001
arc: D3 N1_V02S0201
arc: F0 F0_SLICE
arc: F2 F5B_SLICE
arc: H01W0100 Q0
arc: LSR1 E1_H02W0501
arc: M2 H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 F2
word: SLICEA.K0.INIT 1111111111001100
word: SLICEB.K0.INIT 0000101100001000
word: SLICEB.K1.INIT 0000101000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1

.tile R54C86:PLC2
arc: E1_H02E0001 W1_H02E0501
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0701 V06S0203
arc: H00L0000 N1_V02S0201
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0201 N3_V06S0103
arc: V00B0000 V02N0001
arc: V00B0100 W1_H02E0701
arc: V00T0000 V02S0601
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0601 V02S0601
arc: A0 H02W0701
arc: A1 H00L0000
arc: B0 V02S0101
arc: C0 W1_H02E0601
arc: C1 W1_H02E0601
arc: C2 V02N0401
arc: CLK0 G_HPBX0000
arc: D0 N1_V02S0201
arc: D1 N1_V01S0000
arc: D2 Q2
arc: E1_H01E0001 F0
arc: E1_H01E0101 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: H01W0100 Q2
arc: LSR0 V00B0000
arc: M0 V00T0000
arc: M2 V00B0100
arc: M3 H01W0100
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0101 Q3
word: SLICEB.K0.INIT 1111111111110000
word: SLICEA.K0.INIT 0000110000001010
word: SLICEA.K1.INIT 0000101000000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C87:PLC2
arc: E1_H02E0301 V01N0101
arc: E1_H02E0401 N3_V06S0203
arc: H00L0000 H02W0201
arc: H00R0000 V02S0401
arc: H00R0100 H02W0701
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0601 H01E0001
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0501 N3_V06S0303
arc: V00B0000 N1_V02S0001
arc: V00T0000 H02W0001
arc: V01S0100 N3_V06S0303
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 V06S0203
arc: A1 H00L0100
arc: A2 W1_H02E0701
arc: A3 W1_H02E0701
arc: A4 E1_H01W0000
arc: B1 E1_H01W0100
arc: B2 H00R0000
arc: B3 H00R0000
arc: B4 H02W0101
arc: B5 V02N0501
arc: B6 E1_H02W0101
arc: C1 E1_H01W0000
arc: C2 F4
arc: C3 H00L0000
arc: C4 N1_V02S0001
arc: C5 H02W0401
arc: C7 V00T0000
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D1 E1_H02W0001
arc: D2 H02W0201
arc: D3 F0
arc: D4 E1_H02W0001
arc: D5 F2
arc: D6 F2
arc: D7 H00R0100
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: E1_H02E0701 F5
arc: E3_H06E0303 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0100 F7
arc: LSR1 H02W0501
arc: M0 V00B0000
arc: M1 H02E0001
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F5
arc: N1_V01N0101 F5
arc: V01S0000 F3
word: SLICEB.K1.INIT 1000000000000000
word: SLICEC.K1.INIT 1111000011111100
word: SLICEA.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICED.K0.INIT 1111111111001100
word: SLICEB.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 0000000000000001
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_

.tile R54C88:PLC2
arc: E1_H02E0401 N1_V02S0401
arc: E1_H02E0501 N3_V06S0303
arc: H00R0000 N1_V02S0601
arc: H00R0100 H02E0701
arc: N1_V02N0001 E1_H01W0000
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 N3_V06S0203
arc: S1_V02S0201 H02W0201
arc: S1_V02S0401 H02E0401
arc: V00T0000 H02W0201
arc: V00T0100 V02S0501
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 V02S0001
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 N1_V02S0401
arc: W1_H02W0501 H01E0101
arc: W1_H02W0701 N3_V06S0203
arc: A3 W1_H02E0701
arc: B0 V02S0101
arc: B1 V02S0301
arc: B2 H02E0301
arc: B4 V02S0701
arc: C0 S1_V02N0601
arc: C1 N1_V02S0401
arc: C2 N1_V02S0601
arc: C3 N1_V01S0100
arc: C4 V00T0100
arc: C5 V02S0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D1 V02S0201
arc: D2 N1_V01S0000
arc: D3 H00R0000
arc: D4 N1_V02S0601
arc: D5 V02N0601
arc: E1_H01E0001 Q2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: H01W0000 Q4
arc: H01W0100 Q3
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q0
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q1
arc: N1_V02N0601 Q4
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q2
arc: N3_V06N0203 Q4
arc: S1_V02S0501 F5
arc: V01S0100 Q2
arc: W1_H02W0101 Q3
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111110000001100
word: SLICEB.K0.INIT 1100111111000000
word: SLICEB.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1100110011110000
word: SLICEC.K1.INIT 1111000011111111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1

.tile R54C89:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 V02S0601
arc: H00R0100 W1_H02E0501
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 E1_H01W0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 H06W0203
arc: N3_V06N0203 H06W0203
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0201 N3_V06S0103
arc: V00B0000 V02N0001
arc: V01S0000 N3_V06S0103
arc: W1_H02W0001 H01E0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N3_V06S0103
arc: A0 V02S0501
arc: A1 V02S0701
arc: C0 E1_H02W0601
arc: C1 H02E0401
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 H00R0000
arc: E1_H01E0001 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: H01W0000 Q0
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V02N0101 Q1
arc: N1_V02N0301 Q1
arc: N3_V06N0003 Q0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 1111000010101010
word: SLICEA.K1.INIT 1111101000001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R54C8:PLC2
arc: H00L0100 V02S0101
arc: H00R0000 V02S0601
arc: CE2 H00L0100
arc: CLK0 G_HPBX0400
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: W3_H06W0303 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C90:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0701 V02S0701
arc: E3_H06E0103 N1_V01S0100
arc: E3_H06E0203 N3_V06S0203
arc: H00L0100 V02N0101
arc: H00R0000 N1_V02S0401
arc: H00R0100 H02E0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 S1_V02N0701
arc: N1_V02N0301 H02W0301
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 V01N0001
arc: S1_V02S0001 N3_V06S0003
arc: V00B0000 V02S0001
arc: V00T0000 H02E0201
arc: V01S0000 N3_V06S0103
arc: V01S0100 N3_V06S0303
arc: A2 V00B0000
arc: A3 V02S0501
arc: A4 V02S0101
arc: A5 H02W0701
arc: A6 F5
arc: B0 V02S0301
arc: B2 N1_V02S0301
arc: B3 H00R0000
arc: B4 V02N0501
arc: B5 S1_V02N0701
arc: B6 F3
arc: C0 V02S0401
arc: C2 H00L0100
arc: C3 H02W0601
arc: C4 H02W0401
arc: C6 F4
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D2 V01S0100
arc: D3 E1_H02W0001
arc: D4 V02S0601
arc: D5 F2
arc: D6 E1_H01W0100
arc: E1_H01E0001 Q0
arc: E1_H01E0101 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: H01W0000 F6
arc: LSR0 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
word: SLICED.K0.INIT 1000000000000000
word: SLICEC.K0.INIT 0000000000000001
word: SLICEB.K1.INIT 0000000000000001
word: SLICEC.K1.INIT 0010001000000000
word: SLICEB.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R54C91:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0601 W1_H02E0601
arc: E3_H06E0303 H01E0101
arc: H00R0000 V02S0401
arc: H00R0100 E1_H02W0501
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0601 E1_H01W0000
arc: N3_V06N0003 E3_H06W0003
arc: S1_V02S0001 W1_H02E0001
arc: V00T0000 W1_H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0401 S1_V02N0401
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 E1_H01W0100
arc: A2 H02E0701
arc: A4 F5
arc: A5 N1_V01N0101
arc: A6 V02S0301
arc: A7 H00L0000
arc: B0 N1_V02S0301
arc: B1 H02W0101
arc: B3 V02S0101
arc: B4 N1_V02S0701
arc: B5 H02E0101
arc: B6 V02S0701
arc: B7 H02W0301
arc: C0 V02S0401
arc: C1 N1_V01S0100
arc: C2 V02N0601
arc: C3 V02S0401
arc: C4 E1_H01E0101
arc: C5 H01E0001
arc: C6 V02S0201
arc: C7 N1_V02S0001
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V02N0001
arc: D1 H00R0000
arc: D2 H00R0000
arc: D3 V00T0100
arc: D4 N1_V02S0401
arc: D5 H00L0100
arc: D6 V02N0601
arc: D7 H02W0201
arc: E1_H01E0101 F7
arc: E3_H06E0003 Q0
arc: E3_H06E0103 Q1
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: H01W0100 F6
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: N1_V01N0101 Q2
arc: N1_V02N0101 Q1
arc: N1_V02N0201 Q0
arc: N1_V02N0301 Q1
arc: N3_V06N0103 Q2
arc: V01S0100 Q3
arc: W1_H02W0301 Q3
arc: W3_H06W0203 F4
word: SLICED.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 1000000000000000
word: SLICEC.K1.INIT 0000000000000001
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1100110011110000
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111110000001100
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1

.tile R54C92:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 V06S0303
arc: H00R0100 H02W0501
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 H02W0601
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06W0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0701 H06E0203
arc: V00B0100 W1_H02E0501
arc: V00T0000 H02W0001
arc: V00T0100 H02W0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 V01N0101
arc: A2 V02N0501
arc: A3 V00T0000
arc: B0 V02S0101
arc: B1 W1_H02E0301
arc: B2 F3
arc: B3 E1_H01W0100
arc: C0 N1_V02S0401
arc: C1 N1_V02S0401
arc: C2 H02W0401
arc: C3 V02N0401
arc: C4 H02E0601
arc: CE0 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D1 V02S0001
arc: D2 H02W0201
arc: D3 H02E0001
arc: D4 V02S0601
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H01W0000 F4
arc: H01W0100 F2
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q0
arc: N3_V06N0003 Q0
arc: N3_V06N0103 Q1
arc: N3_V06N0203 F4
arc: V01S0100 F4
arc: W1_H02W0201 Q0
arc: W1_H02W0301 Q1
arc: W3_H06W0203 F4
word: SLICEB.K0.INIT 0000000000000100
word: SLICEB.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 1111110000001100
word: SLICEA.K1.INIT 1100111111000000
word: SLICEC.K0.INIT 0000000000001111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R54C93:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0601 V06S0303
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 V06S0103
arc: E3_H06E0303 N1_V01S0100
arc: H01W0100 E3_H06W0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 W1_H02E0201
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 W3_H06E0303
arc: V00B0000 S1_V02N0001
arc: V00T0100 E1_H02W0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 E1_H02W0101
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0401 E1_H02W0401
arc: W1_H02W0501 W3_H06E0303
arc: W1_H02W0601 W3_H06E0303
arc: A1 E1_H02W0701
arc: A2 S1_V02N0501
arc: A3 V02N0501
arc: A5 N1_V01S0100
arc: A6 V02S0301
arc: B0 V00T0000
arc: B4 S1_V02N0701
arc: B7 F3
arc: C0 E1_H02W0601
arc: C1 F4
arc: C2 N1_V02S0601
arc: C3 N1_V02S0401
arc: C4 H02W0401
arc: C5 V00B0100
arc: C6 E1_H01E0101
arc: C7 F4
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D1 F2
arc: D2 H02W0201
arc: D3 H02W0201
arc: D4 V00B0000
arc: D5 F0
arc: D6 V02N0601
arc: D7 E1_H02W0201
arc: E1_H01E0001 F6
arc: E1_H01E0101 F0
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: LSR1 V00T0100
arc: M0 H02W0601
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 F6
arc: N1_V01N0101 F3
arc: N1_V02N0701 F7
arc: N3_V06N0303 F5
arc: S1_V02S0001 Q0
arc: V00B0100 F7
arc: V00T0000 F2
arc: V01S0000 F1
arc: V01S0100 Q0
word: SLICEC.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 1010101011110000
word: SLICED.K1.INIT 1100110011110000
word: SLICEC.K1.INIT 1111010110100000
word: SLICEA.K0.INIT 1100111111000000
word: SLICED.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1111010110100000
word: SLICEB.K1.INIT 1010101011110000
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R54C94:PLC2
arc: E3_H06E0203 N1_V01S0000
arc: H00R0000 H02E0601
arc: H00R0100 N1_V02S0501
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 H02E0101
arc: N1_V02N0201 H01E0001
arc: N1_V02N0401 H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203
arc: S1_V02S0401 H06W0203
arc: S1_V02S0601 N3_V06S0303
arc: V00T0100 H02W0101
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0401 N1_V01S0000
arc: W1_H02W0601 V02N0601
arc: A1 H00L0100
arc: A2 F5
arc: A3 H02E0701
arc: A4 V02N0301
arc: A5 Q5
arc: A6 E1_H02W0701
arc: A7 S1_V02N0301
arc: B1 F3
arc: B2 H01W0100
arc: B3 E1_H02W0101
arc: B4 H02W0301
arc: B5 V00B0100
arc: B6 S1_V02N0501
arc: B7 E1_H02W0301
arc: C1 V02S0601
arc: C2 S1_V02N0401
arc: C3 N1_V01N0001
arc: C4 V02S0001
arc: C5 N1_V02S0201
arc: C6 V02S0001
arc: C7 S1_V02N0001
arc: CE0 H00R0100
arc: CE2 H00R0000
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 E1_H02W0001
arc: D2 V01S0100
arc: D3 V00B0100
arc: D4 V02S0401
arc: D5 S1_V02N0601
arc: D6 V02S0401
arc: D7 F2
arc: E1_H01E0001 F0
arc: E1_H01E0101 F7
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0100 Q1
arc: H01W0100 Q1
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M0 V00B0000
arc: M1 H02E0001
arc: M5 H02E0001
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q5
arc: V00B0000 F6
arc: V00B0100 Q7
arc: V01S0100 F4
word: SLICEC.K0.INIT 0001001101011111
word: SLICEC.K1.INIT 0001001101011111
word: SLICEB.K0.INIT 0010101000000000
word: SLICED.K1.INIT 0001001100010000
word: SLICED.K0.INIT 0001001101011111
word: SLICEB.K1.INIT 0001010100111111
word: SLICEA.K0.INIT 1111111100000000
word: SLICEA.K1.INIT 1011001100000000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_

.tile R54C95:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: E1_H02E0201 V01N0001
arc: E1_H02E0401 V02S0401
arc: E1_H02E0601 V02S0601
arc: E3_H06E0003 N1_V01S0000
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 H01E0001
arc: S1_V02S0501 N1_V02S0401
arc: V00B0100 V02S0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0301 N1_V02S0301
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N1_V01S0000
arc: W1_H02W0701 N1_V01S0100
arc: W3_H06W0103 N3_V06S0103
arc: A3 H02W0501
arc: A6 V02S0101
arc: A7 V02N0101
arc: B0 E1_H01W0100
arc: B1 V02S0101
arc: B2 E1_H02W0301
arc: B3 V02S0301
arc: B6 V02N0501
arc: C0 N1_V01S0100
arc: C1 H00L0000
arc: C2 E1_H01W0000
arc: C3 V02S0601
arc: C7 V00B0100
arc: D0 V00T0100
arc: D1 F0
arc: D2 N1_V01S0000
arc: D6 F0
arc: D7 F2
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: N1_V01N0001 F7
arc: N1_V02N0301 F1
arc: N1_V02N0601 F6
arc: S1_V02S0101 F3
arc: V00T0100 F3
word: SLICEA.K0.INIT 1111110000001100
word: SLICEB.K0.INIT 1111000011001100
word: SLICED.K1.INIT 1111010100000101
word: SLICED.K0.INIT 1101110110001000
word: SLICEB.K1.INIT 1010110010101100
word: SLICEA.K1.INIT 1111110000110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.D1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1

.tile R54C96:PLC2
arc: E1_H02E0101 E1_H01W0100
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0701 V02N0701
arc: H00L0100 V02S0301
arc: H00R0000 V02S0601
arc: H00R0100 N1_V02S0701
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0301 E1_H01W0100
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 E1_H01W0100
arc: N3_V06N0303 E1_H01W0100
arc: S1_V02S0001 N1_V02S0501
arc: S1_V02S0201 E1_H01W0000
arc: S1_V02S0401 N3_V06S0203
arc: S1_V02S0601 N1_V02S0301
arc: V00B0100 V02S0101
arc: W1_H02W0001 V06S0003
arc: W1_H02W0101 W3_H06E0103
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0501 V01N0101
arc: W1_H02W0701 W3_H06E0203
arc: A1 H00L0100
arc: A2 V02N0501
arc: A3 V02S0701
arc: A7 F5
arc: B1 V02N0101
arc: B2 V01N0001
arc: B4 H02W0101
arc: B5 F3
arc: C1 H02E0401
arc: C3 V02S0401
arc: C4 H02E0601
arc: C5 F4
arc: C7 V02S0001
arc: D1 H00R0000
arc: D2 V02S0001
arc: D3 H02W0201
arc: D4 H00R0100
arc: D5 H02E0001
arc: D7 H02E0201
arc: E1_H01E0001 F0
arc: E1_H01E0101 F5
arc: E1_H02E0201 F2
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F3
arc: H01W0100 F4
arc: M0 V00B0100
arc: N1_V01N0001 F7
arc: V01S0000 F2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 1001100110001001
word: SLICEB.K0.INIT 1010101011001100
word: SLICEC.K0.INIT 1111110000001100
word: SLICEB.K1.INIT 1111010110100000
word: SLICEC.K1.INIT 1111000011001100
word: SLICED.K1.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R54C97:PLC2
arc: E1_H02E0001 V02S0001
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0401 N3_V06S0203
arc: E1_H02E0501 W3_H06E0303
arc: E1_H02E0601 V01N0001
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 V06S0103
arc: H00L0000 H02W0201
arc: H00L0100 H02E0101
arc: H00R0000 H02W0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 H02E0401
arc: N1_V02N0601 N1_V01S0000
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 W3_H06E0103
arc: S1_V02S0401 N1_V02S0401
arc: S1_V02S0701 H06E0203
arc: V00T0100 H02W0301
arc: W1_H02W0101 V06S0103
arc: W1_H02W0201 E1_H02W0201
arc: W1_H02W0401 N3_V06S0203
arc: W3_H06W0203 V06S0203
arc: A5 H02E0501
arc: A6 F5
arc: B0 H00R0100
arc: B1 V02S0101
arc: B2 V02S0301
arc: B3 E1_H02W0101
arc: B4 V02S0501
arc: B5 V02S0501
arc: B7 V02N0501
arc: C0 N1_V01S0100
arc: C1 F4
arc: C2 V02S0401
arc: C3 V02S0401
arc: C4 E1_H01E0101
arc: C5 H02E0401
arc: C6 E1_H02W0601
arc: C7 E1_H02W0601
arc: CE0 H00L0000
arc: CE3 H00R0000
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D1 H01E0101
arc: D2 S1_V02N0201
arc: D3 V02N0201
arc: D4 F2
arc: D5 V02S0401
arc: D6 V00B0000
arc: D7 V01N0001
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E3_H06E0003 Q0
arc: E3_H06E0303 F6
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0100 Q7
arc: H01W0000 F2
arc: H01W0100 Q0
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F6
arc: N1_V02N0101 F1
arc: N1_V02N0501 F7
arc: N1_V02N0701 F7
arc: N3_V06N0303 F6
arc: V00B0000 F4
arc: W1_H02W0301 F3
arc: W3_H06W0003 Q0
word: SLICEB.K0.INIT 1100111111000000
word: SLICEA.K0.INIT 0000110000001111
word: SLICEC.K0.INIT 1111001111000000
word: SLICEC.K1.INIT 0000011100001111
word: SLICED.K0.INIT 1111010100000101
word: SLICEA.K1.INIT 1111110000110000
word: SLICEB.K1.INIT 1100111111000000
word: SLICED.K1.INIT 1100111111000000
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1

.tile R54C98:PLC2
arc: E1_H02E0601 V06S0303
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 W3_H06E0203
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 S1_V02N0301
arc: N1_V02N0101 W1_H02E0101
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 H02E0401
arc: S1_V02S0001 H06E0003
arc: S1_V02S0101 W3_H06E0103
arc: V00B0000 V02S0001
arc: V00T0100 V02S0501
arc: W1_H02W0001 H01E0001
arc: W1_H02W0301 S1_V02N0301
arc: W1_H02W0401 W3_H06E0203
arc: A0 H02W0501
arc: A4 H02W0701
arc: A5 V00B0000
arc: A6 W1_H02E0701
arc: A7 F5
arc: B0 H02E0101
arc: B2 V02N0101
arc: B6 V02S0701
arc: C0 H00L0100
arc: C2 E1_H01W0000
arc: C4 V02S0001
arc: C5 H02E0601
arc: C7 N1_V02S0001
arc: D0 H02E0001
arc: D2 V02S0001
arc: D4 V01N0001
arc: D5 V01N0001
arc: D6 V02N0601
arc: D7 W1_H02E0201
arc: E1_H01E0001 F4
arc: E1_H01E0101 F7
arc: E1_H02E0401 F6
arc: E1_H02E0501 F5
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: M0 V00T0100
arc: N1_V01N0101 F2
arc: N1_V02N0001 F2
arc: N1_V02N0501 F7
arc: V01S0100 F6
arc: W1_H02W0201 F0
word: SLICEA.K0.INIT 1111001111111101
word: SLICEA.K1.INIT 0000000000000000
word: SLICEC.K0.INIT 1111101000001010
word: SLICEC.K1.INIT 1111010110100000
word: SLICED.K0.INIT 1110111000100010
word: SLICED.K1.INIT 1111101000001010
word: SLICEB.K0.INIT 1100110011110000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1

.tile R54C99:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0101 S1_V02N0101
arc: E1_H02E0201 V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0401 V06S0203
arc: E1_H02E0501 W1_H02E0501
arc: E1_H02E0601 N1_V01S0000
arc: E1_H02E0701 E1_H01W0100
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 N3_V06S0303
arc: H00R0100 H02E0501
arc: N1_V02N0001 H01E0001
arc: N1_V02N0101 H01E0101
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 W3_H06E0303
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 W1_H02E0701
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 V01N0101
arc: W1_H02W0201 V06S0103
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 W3_H06E0303
arc: W3_H06W0303 V01N0101
arc: A0 H02W0701
arc: A1 V02S0701
arc: A2 V00T0000
arc: A3 F5
arc: A5 F7
arc: A7 N1_V02S0101
arc: B4 F3
arc: B6 V02S0501
arc: C0 V02S0401
arc: C1 H00L0000
arc: C2 H02W0601
arc: C3 H00L0000
arc: C4 N1_V02S0001
arc: C5 H02E0401
arc: C6 E1_H01E0101
arc: C7 H02W0401
arc: D0 W1_H02E0201
arc: D1 V02S0001
arc: D2 V02S0201
arc: D3 V02S0001
arc: D4 H00R0100
arc: D5 E1_H02W0001
arc: D6 F0
arc: D7 V02N0601
arc: E1_H01E0001 F3
arc: E1_H01E0101 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F2
arc: H01W0000 F6
arc: N1_V01N0001 F4
arc: N1_V01N0101 F6
arc: N1_V02N0301 F1
arc: V00T0000 F0
arc: W1_H02W0701 F5
word: SLICEA.K1.INIT 1111000010101010
word: SLICED.K1.INIT 1111101000001010
word: SLICEA.K0.INIT 1111101001010000
word: SLICEC.K1.INIT 1111000010101010
word: SLICEB.K0.INIT 1010101011110000
word: SLICEB.K1.INIT 1010101011110000
word: SLICEC.K0.INIT 1111110000001100
word: SLICED.K0.INIT 1111001111000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R55C100:PLC2
arc: E1_H02E0101 V02N0101
arc: E1_H02E0201 V06S0103
arc: H00L0000 H02E0001
arc: H00R0000 V02S0601
arc: N1_V02N0101 H02W0101
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 H02E0701
arc: V00T0100 H02W0101
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0501 N1_V01S0100
arc: W1_H02W0601 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203
arc: C0 H00R0100
arc: CE0 H00L0000
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: F0 F0_SLICE
arc: H00R0100 Q5
arc: H01W0000 Q0
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
word: SLICEA.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R55C101:PLC2
arc: E1_H02E0401 W1_H02E0101
arc: E3_H06E0103 W3_H06E0103
arc: H00L0100 W1_H02E0301
arc: H00R0000 W1_H02E0601
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 W1_H02E0501
arc: N1_V02N0601 N1_V01S0000
arc: V00B0000 V02N0201
arc: V00B0100 V02S0101
arc: V01S0000 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0601 N3_V06S0303
arc: A1 H00L0000
arc: A2 V02S0501
arc: B0 H01W0100
arc: B1 W1_H02E0101
arc: B2 H02E0101
arc: C0 E1_H01W0000
arc: C1 N1_V01S0100
arc: C2 V02S0401
arc: C4 E1_H01E0101
arc: CE0 V02S0201
arc: CE1 H02W0101
arc: CE2 H00R0000
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 E1_H02W0001
arc: D1 H02W0001
arc: D2 V00B0100
arc: D4 W1_H02E0201
arc: E1_H01E0101 Q7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q4
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M7 H02E0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0001 Q0
arc: W1_H02W0301 F1
word: SLICEA.K0.INIT 1100111100001111
word: SLICEB.K0.INIT 0100000000000000
word: SLICEA.K1.INIT 0000011101110111
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R55C102:PLC2
arc: E1_H02E0001 E1_H01W0000
arc: E1_H02E0401 N3_V06S0203
arc: H00L0100 N1_V02S0101
arc: H00R0000 V02S0401
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 H06E0203
arc: V00B0000 V02S0001
arc: W1_H02W0001 V02S0001
arc: W1_H02W0101 V02S0101
arc: A0 H00L0100
arc: A7 N1_V02S0101
arc: B0 W1_H02E0101
arc: B7 V00T0000
arc: C0 E1_H02W0601
arc: C7 H02E0401
arc: CE0 V02S0201
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D7 V00B0000
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F7
arc: LSR1 E1_H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0000100000000000
word: SLICED.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_

.tile R55C103:PLC2
arc: H00R0000 N1_V02S0601
arc: H00R0100 V02N0701
arc: N1_V02N0501 H02W0501
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203
arc: V00B0000 H02W0401
arc: W1_H02W0001 N1_V01S0000
arc: B0 H01W0100
arc: B2 S1_V02N0101
arc: C0 N1_V01N0001
arc: C1 H02E0401
arc: C2 H00L0100
arc: C3 V02N0401
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CE3 N1_V02S0601
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0201
arc: D2 V00T0100
arc: E1_H01E0001 Q6
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00L0100 Q1
arc: H01W0000 Q3
arc: H01W0100 Q6
arc: M0 V00B0000
arc: M1 H02E0001
arc: M2 V00B0000
arc: M3 H00R0100
arc: M6 H02E0401
arc: M7 H02W0201
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q7
arc: N1_V02N0001 F2
arc: V00T0100 Q3
arc: V01S0100 F0
word: SLICEA.K0.INIT 1111000011001100
word: SLICEB.K0.INIT 1111001111000000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K1.INIT 1111000011110000
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C104:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0101 H06W0103
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: W1_H02W0201 H01E0001
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 V02S0501
arc: W1_H02W0601 W3_H06E0303

.tile R55C105:PLC2
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 H02E0201
arc: N1_V02N0601 S1_V02N0301
arc: N1_V02N0701 H02E0701

.tile R55C106:PLC2
arc: H00R0000 H02W0601
arc: H00R0100 V02N0501
arc: N1_V02N0001 H02W0001
arc: N1_V02N0401 H02W0401
arc: N1_V02N0701 H06W0203
arc: N3_V06N0003 S1_V02N0001
arc: V00T0000 H02W0001
arc: A2 H00L0100
arc: C2 H00L0000
arc: C3 V02N0601
arc: CE0 H00R0000
arc: CE1 H00R0000
arc: CLK0 G_HPBX0600
arc: D2 V02S0201
arc: F2 F5B_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q3
arc: M0 V00T0100
arc: M2 V00T0000
arc: M3 H00R0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: N1_V02N0201 F2
arc: V00T0100 Q3
word: SLICEB.K0.INIT 1111000010101010
word: SLICEB.K1.INIT 1111000011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C107:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: E1_H02E0501 N1_V02S0501
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0203 W3_H06E0103
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N1_V02S0601
arc: W3_H06W0103 N3_V06S0103

.tile R55C108:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: H00R0000 H02E0601
arc: H00R0100 H02E0501
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0401 E1_H02W0401
arc: N1_V02N0601 N3_V06S0303
arc: V00T0100 H02E0301
arc: B0 H01W0100
arc: C0 H00L0100
arc: C1 H02E0601
arc: CE1 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 H02W0001
arc: F0 F5A_SLICE
arc: H00L0100 Q3
arc: H01W0100 Q7
arc: M0 V00T0100
arc: M3 H01W0100
arc: M7 H00R0000
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111000011110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C109:PLC2
arc: E1_H02E0301 S1_V02N0301
arc: H00R0100 H02W0501
arc: N1_V02N0001 S1_V02N0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0601 N1_V01S0000
arc: V00B0100 H02W0501
arc: V00T0000 H02W0001
arc: W1_H02W0001 S1_V02N0001
arc: W3_H06W0203 E1_H01W0000
arc: A0 H00R0000
arc: B0 H01W0100
arc: CE2 H02W0101
arc: CE3 H02W0101
arc: CLK0 G_HPBX0600
arc: D0 S1_V02N0001
arc: D1 V00B0100
arc: E1_H01E0101 Q7
arc: F0 F5A_SLICE
arc: H00R0000 Q4
arc: H01W0000 F0
arc: H01W0100 Q7
arc: M0 V00T0000
arc: M4 E1_H01E0101
arc: M7 H00R0100
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
word: SLICEA.K0.INIT 1010101011001100
word: SLICEA.K1.INIT 1111111100000000
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C10:PLC2
arc: W3_H06W0303 E1_H01W0100

.tile R55C110:PLC2
arc: E1_H01E0001 W3_H06E0003
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 W1_H02E0701
arc: E1_H02E0301 N3_V06S0003
arc: H00L0000 V02N0201
arc: H00L0100 N1_V02S0101
arc: H00R0000 S1_V02N0601
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0701 H06E0203
arc: V00B0000 V02S0201
arc: V00T0000 V02N0401
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0101 N1_V02S0101
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N3_V06S0303
arc: B0 H01W0100
arc: B2 H02E0301
arc: C0 H00R0100
arc: C1 S1_V02N0601
arc: C2 V02N0601
arc: C3 V02N0401
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D2 V00B0100
arc: F0 F5A_SLICE
arc: F2 F5B_SLICE
arc: H00R0100 Q5
arc: H01W0000 F0
arc: H01W0100 Q3
arc: M0 V00B0000
arc: M2 N1_V01N0001
arc: M3 H00R0100
arc: M4 V00T0000
arc: M5 H00R0000
arc: M7 H00L0000
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: V00B0100 Q7
arc: V01S0000 Q4
arc: W1_H02W0201 F2
word: SLICEA.K0.INIT 1100110011110000
word: SLICEB.K0.INIT 1111110000110000
word: SLICEA.K1.INIT 1111000011110000
word: SLICEB.K1.INIT 1111000011110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C111:PLC2
arc: E1_H01E0101 W3_H06E0203
arc: E1_H02E0501 W3_H06E0303
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 H01E0001
arc: V00T0100 H02E0301
arc: B0 H00R0100
arc: C0 H00L0100
arc: CE1 H02E0101
arc: CE3 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02S0001
arc: D1 H02E0201
arc: F0 F5A_SLICE
arc: H00L0100 Q3
arc: H00R0100 Q7
arc: M0 V00T0100
arc: M3 H00R0100
arc: M7 H02E0201
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 F0
word: SLICEA.K0.INIT 1111000011001100
word: SLICEA.K1.INIT 1111111100000000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C112:PLC2
arc: E1_H02E0201 V02N0201
arc: E1_H02E0301 V02N0301
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0301 H01E0101
arc: N1_V02N0501 H02E0501
arc: V00B0100 V02N0301
arc: V00T0100 E1_H02W0301
arc: W1_H02W0201 N3_V06S0103
arc: C0 H00L0000
arc: CE0 E1_H02W0101
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: H00L0000 Q0
arc: LSR1 V00B0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
word: SLICEA.K0.INIT 1111000000001111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C113:PLC2
arc: E1_H02E0601 V06S0303
arc: V00B0100 H02W0501
arc: B0 V02S0101
arc: C0 V02S0601
arc: CLK0 G_HPBX0000
arc: D0 V00B0100
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V01N0101 Q0
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R55C114:PLC2
arc: H00R0000 V02S0401
arc: N1_V02N0201 H01E0001
arc: N1_V02N0601 H02E0601
arc: V00T0000 W1_H02E0001
arc: W1_H02W0101 N1_V01S0100
arc: W1_H02W0501 V02S0501
arc: A0 H00L0000
arc: A4 V00T0100
arc: B4 H00L0000
arc: C0 H00L0100
arc: C4 V00T0000
arc: CE0 H00R0000
arc: CLK0 G_HPBX0000
arc: D0 W1_H02E0001
arc: D1 V00T0100
arc: D4 W1_H02E0201
arc: E1_H01E0101 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F4 F4_SLICE
arc: H00L0000 Q0
arc: H00L0100 Q1
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0100 Q1
arc: W1_H02W0301 Q1
word: SLICEC.K0.INIT 0000000000000001
word: SLICEA.K0.INIT 1010101010100101
word: SLICEA.K1.INIT 0000000011111111
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C115:PLC2
arc: B0 N1_V02S0301
arc: C0 H00L0000
arc: C3 E1_H01W0000
arc: CLK0 G_HPBX0000
arc: D0 H01E0101
arc: D3 V02S0001
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F3 F3_SLICE
arc: H00L0000 Q0
arc: LSR0 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00T0100 F3
word: SLICEB.K1.INIT 1111000011111111
word: SLICEA.K0.INIT 1111110011110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R55C116:PLC2
arc: E1_H02E0301 N1_V01S0100
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0401 E1_H01W0000
arc: CLK0 G_HPBX0600
arc: E3_H06E0203 Q4
arc: H01W0000 Q7
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M4 V00B0100
arc: M7 H02E0201
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V02N0601 Q4
arc: V00B0100 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C117:PLC2
arc: H00R0000 H02W0601
arc: V00B0000 V02S0001
arc: A3 V00B0000
arc: A6 H00R0000
arc: A7 E1_H01W0000
arc: B0 N1_V02S0101
arc: B2 E1_H02W0101
arc: B4 H02E0301
arc: B5 N1_V01S0000
arc: E1_H01E0001 F7
arc: E1_H02E0601 F6
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 F4
arc: N1_V01N0001 F5
arc: N1_V01N0101 F3
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0101010101011010
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0011001100111100
word: SLICED.K0.INIT 0101010101011010
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R55C118:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: H00L0000 V02S0201
arc: V00B0000 V02S0001
arc: V00T0000 V02N0601
arc: W1_H02W0301 V02N0301
arc: B0 E1_H01W0100
arc: B1 V00B0000
arc: B2 V02S0101
arc: C6 H02E0601
arc: C7 H01E0001
arc: CE3 H00L0000
arc: CLK0 G_HPBX0600
arc: D6 V02N0601
arc: D7 V02N0601
arc: E1_H01E0101 F0
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q7
arc: LSR1 V00T0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V02N0001 F2
arc: V01S0000 F1
arc: W1_H02W0601 Q6
word: SLICED.K0.INIT 1111000000000000
word: SLICED.K1.INIT 1111000000000000
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 1111111111110000
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R55C119:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: N1_V02N0401 H06E0203
arc: V00T0000 V02N0601
arc: A7 E1_H01W0000
arc: C0 V02N0601
arc: C1 V02N0601
arc: C7 E1_H02W0601
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 H01E0101
arc: D1 V01S0100
arc: D7 E1_H01W0100
arc: E1_H01E0001 F7
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F7 F7_SLICE
arc: H01W0100 Q0
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V01S0100 Q1
arc: W1_H02W0101 Q1
word: SLICEA.K0.INIT 1111000000000000
word: SLICEA.K1.INIT 0000000011110000
word: SLICED.K1.INIT 0000000001010000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1

.tile R55C11:PLC2
arc: H00L0100 V02S0101
arc: CE1 N1_V02S0201
arc: CLK0 G_HPBX0400
arc: H01W0100 Q3
arc: M3 H00L0100
arc: MUXCLK1 CLK0
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C120:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: H00L0100 N1_V02S0101
arc: N1_V02N0001 H01E0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0301 H02E0301
arc: N1_V02N0401 N3_V06S0203
arc: V00B0000 N1_V02S0001
arc: V00B0100 N1_V02S0301
arc: A2 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B0 H02E0301
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V01S0000
arc: CE1 H00L0100
arc: CE2 H00L0100
arc: CE3 H00L0100
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 Q3
arc: E1_H01E0101 Q4
arc: E1_H02E0501 Q5
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q6
arc: H01W0100 Q7
arc: LSR1 V00B0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000001100
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R55C121:PLC2
arc: E1_H02E0201 V06S0103
arc: E1_H02E0701 V06S0203
arc: H00R0100 H02E0501
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0701 N1_V01S0100
arc: S1_V02S0001 H02W0001
arc: S1_V02S0301 V01N0101
arc: S3_V06S0203 N3_V06S0203
arc: V00T0000 N1_V02S0401
arc: A0 H00L0000
arc: A6 N1_V01N0101
arc: A7 H00L0000
arc: B1 Q1
arc: B2 H01W0100
arc: B3 Q3
arc: B6 V01S0000
arc: B7 H01E0101
arc: C6 V00T0100
arc: C7 H01E0001
arc: CE0 H02E0101
arc: CE1 H02E0101
arc: CLK0 G_HPBX0600
arc: D6 H01W0000
arc: D7 H00R0100
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H01W0000 F7
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q1
arc: V00T0100 Q3
arc: V01S0000 Q2
arc: W1_H02W0601 F6
word: SLICED.K1.INIT 0000000000000001
word: SLICED.K0.INIT 0000000100000000
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0000000000000000
word: SLICEC.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1

.tile R55C122:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0201 N1_V01S0000
arc: H00L0100 N1_V02S0301
arc: H00R0100 V02S0501
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0601 N3_V06S0303
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0701 N1_V01S0100
arc: V00B0000 V02N0001
arc: V00B0100 H02E0701
arc: V00T0000 H02E0201
arc: V00T0100 V02S0701
arc: W1_H02W0001 N3_V06S0003
arc: CE0 H00R0100
arc: CE1 H00R0100
arc: CE2 V02S0601
arc: CE3 V02S0601
arc: CLK0 G_HPBX0500
arc: E1_H01E0001 Q2
arc: LSR0 E1_H02W0301
arc: LSR1 E1_H02W0301
arc: M0 V00T0100
arc: M2 V00B0100
arc: M3 H00L0100
arc: M4 V00B0000
arc: M6 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: S1_V02S0001 Q0
arc: S1_V02S0101 Q3
arc: S1_V02S0401 Q6
arc: V01S0000 Q4
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 0
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C123:PLC2
arc: H00L0000 H02E0001
arc: A0 H01E0001
arc: C0 V02N0401
arc: CE0 H00L0000
arc: CLK0 G_HPBX0500
arc: D0 H02E0201
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: S3_V06S0003 Q0
word: SLICEA.K0.INIT 1111101000001010
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C124:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203
arc: W1_H02W0301 V02N0301

.tile R55C13:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R55C14:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R55C19:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R55C20:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R55C25:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R55C26:PLC2
arc: H00L0000 N1_V02S0001
arc: V00B0100 V02S0301
arc: CE3 H00L0000
arc: CLK0 G_HPBX0400
arc: M6 V00B0100
arc: MUXCLK3 CLK0
arc: W3_H06W0303 Q6
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 0
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C2:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 E3_H06W0303

.tile R55C31:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R55C37:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R55C43:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R55C49:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R55C4:PLC2
arc: S3_V06S0303 N3_V06S0203
arc: W3_H06W0303 E3_H06W0303

.tile R55C55:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R55C61:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R55C64:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R55C66:PLC2
arc: S1_V02S0101 N3_V06S0103

.tile R55C67:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R55C73:PLC2
arc: N3_V06N0103 W3_H06E0103

.tile R55C74:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103

.tile R55C75:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R55C76:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S3_V06S0003 N3_V06S0003

.tile R55C77:PLC2
arc: H00R0000 V02S0401
arc: N1_V02N0401 N1_V01S0000
arc: S1_V02S0101 N3_V06S0103
arc: S3_V06S0003 N3_V06S0003
arc: A2 H02W0701
arc: B2 E1_H01W0100
arc: B4 H02W0101
arc: C1 F4
arc: C2 E1_H01W0000
arc: C4 V00T0000
arc: CLK0 G_HPBX0600
arc: D0 Q0
arc: D1 H00R0000
arc: D2 E1_H02W0001
arc: D4 F2
arc: E1_H01E0001 Q0
arc: E1_H02E0301 F1
arc: E3_H06E0203 F4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: LSR1 V00T0100
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: V00T0000 Q0
arc: V00T0100 F1
word: SLICEB.K0.INIT 0000000000000001
word: SLICEC.K0.INIT 1111110011111111
word: SLICEA.K1.INIT 1111111100001111
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C78:PLC2
arc: A0 E1_H02W0501
arc: A2 H01E0001
arc: A5 Q5
arc: A7 Q7
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0600
arc: E1_H01E0001 Q4
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q6
arc: H01W0100 Q7
arc: LSR1 H02E0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: V00B0000 Q6
arc: W1_H02W0101 Q3
arc: W1_H02W0701 Q5
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R55C79:PLC2
arc: W1_H02W0001 H01E0001
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R55C7:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R55C80:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N3_V06N0203 H06E0203
arc: W1_H02W0501 N3_V06S0303

.tile R55C81:PLC2
arc: V00B0000 V02S0201
arc: A0 H02E0501
arc: A2 V00B0000
arc: A5 Q5
arc: A7 Q7
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V01S0000
arc: CLK0 G_HPBX0200
arc: E1_H01E0001 Q6
arc: E1_H01E0101 Q7
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 H02W0301
arc: LSR1 H02W0301
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0101 Q5
arc: N1_V02N0301 Q3
arc: N1_V02N0601 Q4
arc: V01S0000 Q6
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET RESET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C82:PLC2
arc: E1_H02E0501 N1_V01S0100
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0401 H01E0001
arc: N1_V02N0701 H01E0101
arc: S1_V02S0401 N1_V01S0000
arc: V00T0000 V02S0601
arc: W1_H02W0301 N1_V01S0100
arc: A0 H00L0000
arc: A5 Q5
arc: A7 Q7
arc: B1 Q1
arc: B2 H01W0100
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0200
arc: E1_H01E0101 Q4
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q0
arc: H00R0000 Q4
arc: H01W0100 Q2
arc: LSR0 V00T0000
arc: LSR1 V00T0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q5
arc: N1_V02N0001 Q0
arc: N1_V02N0201 Q2
arc: N1_V02N0301 Q1
arc: N1_V02N0501 Q7
arc: V00B0000 Q6
arc: V01S0000 Q6
arc: V01S0100 Q3
word: SLICEA.K0.INIT 0101010101011010
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET SET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET SET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET SET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C83:PLC2
arc: N1_V02N0701 H01E0101
arc: N3_V06N0203 W3_H06E0203
arc: S1_V02S0301 E1_H01W0100
arc: A5 Q5
arc: A7 Q7
arc: B0 V00T0000
arc: B1 Q1
arc: B2 H00L0000
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0200
arc: E1_H01E0101 Q5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H00R0000 Q4
arc: H01W0100 Q0
arc: LSR1 H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q3
arc: N1_V02N0001 Q2
arc: N1_V02N0601 Q4
arc: S1_V02S0401 Q6
arc: V00B0000 Q6
arc: V00T0000 Q0
arc: V01S0000 Q7
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0011001100111100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET SET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C84:PLC2
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0501 V01N0101
arc: N1_V02N0701 H01E0101
arc: A2 V00T0000
arc: B0 H01W0100
arc: B1 Q1
arc: B3 Q3
arc: B4 H00R0000
arc: CLK0 G_HPBX0200
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: H00R0000 Q4
arc: H01W0100 Q0
arc: LSR1 W1_H02E0501
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: N1_V01N0001 Q3
arc: N1_V02N0201 Q2
arc: N1_V02N0401 Q4
arc: V00T0000 Q2
arc: V01S0000 Q1
word: SLICEA.K0.INIT 0011001100111100
word: SLICEA.K1.INIT 0011001100111100
word: SLICEB.K0.INIT 0101010101011010
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 1111111111110000
word: SLICED.K0.INIT 0000000000000000
word: SLICED.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET SET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.A1MUX 1
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.A1MUX 1
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1

.tile R55C85:PLC2
arc: N1_V02N0101 N1_V01S0100
arc: CLK0 G_HPBX0000
arc: D0 Q0
arc: E1_H02E0001 Q0
arc: F0 F0_SLICE
arc: LSR0 H02W0501
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V01S0100 Q0
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET SET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C86:PLC2
arc: E1_H02E0401 E1_H01W0000
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0303 N3_V06S0303
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0401 N1_V01S0000
arc: V00T0100 V02N0501
arc: A0 F7
arc: A5 V02S0101
arc: A7 V00T0100
arc: B0 V01N0001
arc: B7 V02N0701
arc: C2 H00L0000
arc: C4 V02S0201
arc: C5 F4
arc: C7 V01N0101
arc: CLK0 G_HPBX0000
arc: D0 H02E0001
arc: D2 F0
arc: D4 F0
arc: D7 V02N0401
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: LSR0 H02W0501
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: S1_V02S0501 F5
arc: V01S0000 Q2
arc: W1_H02W0501 F5
word: SLICED.K1.INIT 0000000000000001
word: SLICEA.K0.INIT 0000000000100010
word: SLICEC.K1.INIT 1111101011111010
word: SLICEC.K0.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111111110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R55C87:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0301 N3_V06S0003
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0303 N1_V01S0100
arc: H00L0100 N1_V02S0301
arc: H00R0000 V02N0601
arc: H00R0100 V02S0501
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0501 V01N0101
arc: N1_V02N0601 N1_V01S0000
arc: V00B0000 E1_H02W0601
arc: V01S0100 N3_V06S0303
arc: A7 H02W0501
arc: B0 H01W0100
arc: CE0 H00R0100
arc: CE2 H00L0100
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D7 V01N0001
arc: F0 F0_SLICE
arc: F7 F7_SLICE
arc: H01W0000 Q0
arc: H01W0100 Q5
arc: LSR0 V00B0000
arc: LSR1 V00B0000
arc: M5 H00R0000
arc: MUXCLK0 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR2 LSR1
arc: W1_H02W0501 F7
word: SLICEA.K0.INIT 1100110000000000
word: SLICED.K1.INIT 1111111110101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1

.tile R55C88:PLC2
arc: H00L0000 H02E0201
arc: H00R0000 V02S0401
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0601 E1_H02W0601
arc: S1_V02S0601 W1_H02E0601
arc: V00B0000 H02W0601
arc: V00T0000 N1_V02S0601
arc: W1_H02W0501 V02S0501
arc: A0 F5
arc: A2 V00T0000
arc: A5 N1_V01N0101
arc: B2 V01N0001
arc: B5 H02E0301
arc: C0 W1_H02E0401
arc: C2 W1_H02E0601
arc: C5 V00T0000
arc: CE0 H02E0101
arc: CE1 H00L0000
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: D2 N1_V01S0000
arc: D5 H02W0001
arc: E1_H01E0001 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F5 F5_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: N1_V01N0101 Q2
word: SLICEA.K0.INIT 1111010101010101
word: SLICEB.K0.INIT 0000100000000000
word: SLICEC.K1.INIT 0000011101110111
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R55C89:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N1_V01S0000
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N1_V01S0100
arc: W1_H02W0001 V02S0001
arc: W1_H02W0601 N1_V01S0000
arc: B6 N1_V01S0000
arc: C0 H00L0000
arc: CLK0 G_HPBX0100
arc: D0 H02W0201
arc: D6 V01N0001
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: H00L0000 Q0
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: S1_V02S0201 Q0
arc: V00B0000 F6
word: SLICED.K0.INIT 1111111111001100
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R55C8:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R55C90:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0101 N3_V06S0103
arc: H00R0100 E1_H02W0701
arc: N1_V02N0001 H02E0001
arc: N1_V02N0101 E1_H02W0101
arc: N1_V02N0501 H02E0501
arc: V00B0000 H02E0601
arc: V00B0100 H02W0701
arc: W1_H02W0201 N1_V01S0000
arc: W1_H02W0601 N3_V06S0303
arc: A0 H00R0000
arc: C0 E1_H01W0000
arc: C4 V02S0001
arc: CE0 V02N0201
arc: CE1 H00R0100
arc: CE2 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: D4 H01W0000
arc: F0 F0_SLICE
arc: F4 F4_SLICE
arc: H00R0000 Q4
arc: H01W0000 Q2
arc: LSR0 V00B0000
arc: M2 E1_H02W0601
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXLSR0 LSR0
arc: MUXLSR1 LSR0
arc: MUXLSR2 LSR0
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 1010111100001111
word: SLICEC.K0.INIT 1111000000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEC.B0MUX 1

.tile R55C91:PLC2
arc: E1_H02E0401 V06S0203
arc: E3_H06E0103 N1_V01S0100
arc: H00L0000 H02W0201
arc: N1_V02N0001 H02E0001
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0601 N3_V06S0303
arc: V00B0000 W1_H02E0601
arc: W1_H02W0701 V06S0203
arc: A0 N1_V02S0501
arc: A5 V00T0000
arc: B0 V02N0301
arc: B5 N1_V02S0501
arc: C0 H00L0000
arc: C5 V02S0001
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V02N0201
arc: D5 E1_H02W0001
arc: F0 F0_SLICE
arc: F5 F5_SLICE
arc: H01W0000 F5
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: V00T0000 Q0
word: SLICEA.K0.INIT 0000100000000000
word: SLICEC.K1.INIT 0001010100111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_

.tile R55C92:PLC2
arc: E1_H02E0101 N1_V01S0100
arc: E1_H02E0601 N3_V06S0303
arc: E3_H06E0303 W3_H06E0303
arc: H00L0100 N1_V02S0301
arc: H00R0000 H02W0601
arc: H00R0100 V02S0701
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 E1_H02W0501
arc: S1_V02S0001 H06W0003
arc: S1_V02S0301 N1_V02S0201
arc: V00B0000 V02N0001
arc: V00B0100 V02S0101
arc: V00T0000 H02W0001
arc: V00T0100 N1_V02S0701
arc: W1_H02W0101 E3_H06W0103
arc: W1_H02W0201 N1_V02S0201
arc: W1_H02W0601 V02N0601
arc: W1_H02W0701 V02S0701
arc: A0 H00L0000
arc: A7 V02S0301
arc: B2 H01W0100
arc: B7 V01S0000
arc: C0 H02E0401
arc: C7 V00T0000
arc: CE0 V02S0201
arc: CE1 H00R0000
arc: CE2 H00R0100
arc: CE3 H00R0100
arc: CLK0 G_HPBX0600
arc: D0 V01S0100
arc: D2 V02S0001
arc: D7 V01N0001
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F7 F7_SLICE
arc: H00L0000 Q2
arc: H01W0100 Q4
arc: LSR0 V00B0000
arc: LSR1 V00B0100
arc: M4 V00T0100
arc: M7 H00L0100
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR1
arc: MUXLSR3 LSR0
arc: S1_V02S0501 Q7
arc: V01S0000 Q7
arc: V01S0100 F7
word: SLICEA.K0.INIT 1010000011111111
word: SLICED.K1.INIT 0000011101110111
word: SLICEB.K0.INIT 1100110000000000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1

.tile R55C93:PLC2
arc: E1_H02E0101 N1_V02S0101
arc: E1_H02E0201 N1_V01S0000
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303
arc: N1_V02N0001 N1_V01S0000
arc: N1_V02N0201 H02W0201
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 E1_H01W0000
arc: N1_V02N0701 N1_V01S0100
arc: W1_H02W0001 W3_H06E0003
arc: W1_H02W0601 W3_H06E0303
arc: C2 H02E0601
arc: C6 V02S0001
arc: CLK0 G_HPBX0100
arc: D2 Q2
arc: D6 E1_H02W0001
arc: E1_H01E0001 Q2
arc: F2 F2_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR1
arc: V00B0000 F6
word: SLICED.K0.INIT 1111111111110000
word: SLICEB.K0.INIT 1111111111110000
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1
enum: SLICED.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1

.tile R55C94:PLC2
arc: E1_H02E0701 N1_V02S0701
arc: H00L0100 N1_V02S0101
arc: H00R0000 H02W0401
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0301 S1_V02N0301
arc: N1_V02N0601 H01E0001
arc: V00B0100 S1_V02N0301
arc: V00T0000 V02S0401
arc: W1_H02W0501 E1_H02W0401
arc: A0 S1_V02N0501
arc: A1 H02W0701
arc: A2 N1_V02S0501
arc: A3 F5
arc: A5 H02W0501
arc: A6 H02W0501
arc: A7 N1_V01N0101
arc: B2 H02W0301
arc: B3 H02E0101
arc: B4 N1_V02S0501
arc: B7 N1_V02S0501
arc: C0 N1_V01N0001
arc: C4 V00T0000
arc: C5 F4
arc: C6 F4
arc: CE0 E1_H02W0101
arc: CE1 E1_H02W0101
arc: CE3 W1_H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00T0100
arc: D2 H02W0201
arc: D3 H02E0201
arc: D4 H00L0100
arc: D5 F2
arc: D6 H00R0100
arc: D7 V02S0601
arc: E1_H01E0001 F7
arc: E1_H01E0101 F6
arc: E1_H02E0501 F5
arc: E3_H06E0003 F3
arc: F0 F5A_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00L0000 F0
arc: H00R0100 F7
arc: H01W0000 F6
arc: H01W0100 Q1
arc: M0 V00B0100
arc: M1 H00R0000
arc: M3 H01W0100
arc: M7 H00L0000
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXCLK3 CLK0
arc: N1_V01N0001 Q1
arc: N1_V02N0101 F3
arc: V00T0100 Q3
arc: V01S0100 Q7
arc: W1_H02W0201 F2
word: SLICEA.K0.INIT 1111101001010000
word: SLICED.K1.INIT 1011101110001000
word: SLICED.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1010101010101010
word: SLICEC.K0.INIT 1111110000110000
word: SLICEB.K0.INIT 1110111001000100
word: SLICEC.K1.INIT 1111101001010000
word: SLICEB.K1.INIT 1110111000100010
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 0
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.C0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.C1MUX 1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX INV
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R55C95:PLC2
arc: E1_H02E0201 N1_V01S0000
arc: E3_H06E0103 N3_V06S0103
arc: H00R0100 N1_V02S0501
arc: N1_V02N0101 E1_H01W0100
arc: N1_V02N0201 E1_H01W0000
arc: N1_V02N0501 H01E0101
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 E1_H02W0701
arc: V00B0100 H02E0501
arc: W1_H02W0001 N1_V01S0000
arc: W1_H02W0201 V02N0201
arc: W1_H02W0301 N3_V06S0003
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0501 N1_V02S0501
arc: W1_H02W0701 N3_V06S0203
arc: W3_H06W0003 N1_V01S0000
arc: A3 H02E0701
arc: A5 V02S0101
arc: A6 F5
arc: B4 V02S0501
arc: B7 F3
arc: C3 H02W0601
arc: C4 V02N0001
arc: C5 H01E0001
arc: C6 V00B0100
arc: C7 F4
arc: D3 N1_V02S0201
arc: D4 N1_V02S0601
arc: D5 H00R0100
arc: D6 H02W0001
arc: D7 H00R0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F3
arc: E1_H02E0401 F6
arc: E1_H02E0501 F7
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F5
arc: N1_V02N0401 F4
word: SLICEB.K1.INIT 1111000010101010
word: SLICEC.K0.INIT 1100110011110000
word: SLICED.K1.INIT 1111000011001100
word: SLICEC.K1.INIT 1111000010101010
word: SLICED.K0.INIT 1111000010101010
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1

.tile R55C96:PLC2
arc: E1_H02E0001 N1_V02S0001
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0101 H02W0101
arc: N1_V02N0401 N1_V01S0000
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 H01E0001
arc: N1_V02N0701 N3_V06S0203
arc: V00T0100 N1_V02S0501
arc: W1_H02W0001 N1_V02S0001
arc: W1_H02W0101 N3_V06S0103
arc: W1_H02W0401 N3_V06S0203
arc: W1_H02W0601 N3_V06S0303
arc: A0 N1_V02S0701
arc: A3 N1_V02S0501
arc: A4 F7
arc: B4 N1_V02S0501
arc: B7 N1_V02S0701
arc: C0 V02S0401
arc: C3 H00R0100
arc: C7 S1_V02N0201
arc: D0 V02S0001
arc: D1 V02S0201
arc: D3 H01E0101
arc: D4 H02W0001
arc: D7 V02S0601
arc: E1_H01E0101 F4
arc: E1_H02E0301 F3
arc: F0 F5A_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F7 F7_SLICE
arc: H00R0100 F7
arc: H01W0000 F3
arc: H01W0100 F0
arc: M0 V00T0100
arc: N1_V01N0001 F4
arc: N1_V02N0201 F0
word: SLICED.K1.INIT 1111110000110000
word: SLICEB.K1.INIT 1111101001010000
word: SLICEC.K0.INIT 1011101110001000
word: SLICEA.K0.INIT 0000010100001111
word: SLICEA.K1.INIT 0000000011111111
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R55C97:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 H02W0201
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0501 H01E0101
arc: N3_V06N0103 W3_H06E0103
arc: V00B0100 V02N0101
arc: V00T0000 H02E0001
arc: W1_H02W0101 N3_V06S0103
arc: A0 V02S0701
arc: A1 N1_V02S0501
arc: A2 V02S0701
arc: A3 N1_V02S0501
arc: B4 V02S0701
arc: B5 H02E0301
arc: B7 F3
arc: C0 V02N0601
arc: C1 F4
arc: C2 S1_V02N0601
arc: C3 F4
arc: C4 H02W0601
arc: C5 E1_H01E0101
arc: C7 V00T0000
arc: D0 V00B0100
arc: D1 F2
arc: D2 N1_V02S0201
arc: D3 F0
arc: D4 V02S0401
arc: D5 H02E0001
arc: D7 E1_H01W0100
arc: E1_H01E0001 F7
arc: E1_H01E0101 F3
arc: E1_H02E0201 F2
arc: E1_H02E0501 F5
arc: F0 F0_SLICE
arc: F1 F1_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F7 F7_SLICE
arc: N1_V01N0001 F1
arc: W1_H02W0001 F0
arc: W1_H02W0701 F7
word: SLICED.K1.INIT 1100111111000000
word: SLICEC.K1.INIT 1100110011110000
word: SLICEA.K0.INIT 1111010110100000
word: SLICEC.K0.INIT 1111110000110000
word: SLICEB.K1.INIT 1111101001010000
word: SLICEB.K0.INIT 1111010110100000
word: SLICEA.K1.INIT 1111010110100000
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.A0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R55C98:PLC2
arc: E1_H02E0101 V02S0101
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0303 W3_H06E0303
arc: H00L0000 H02E0201
arc: H00L0100 N1_V02S0301
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0001 E1_H02W0001
arc: N1_V02N0201 H01E0001
arc: N1_V02N0501 H02E0501
arc: N1_V02N0601 E1_H02W0601
arc: N3_V06N0003 W3_H06E0003
arc: V00B0000 V02S0001
arc: W1_H02W0201 N3_V06S0103
arc: W1_H02W0601 V02N0601
arc: W3_H06W0103 N3_V06S0103
arc: A1 F5
arc: A3 F7
arc: A4 F5
arc: A7 N1_V01N0101
arc: B5 N1_V02S0701
arc: B6 F3
arc: B7 N1_V02S0701
arc: C1 H00L0000
arc: C3 N1_V01S0100
arc: C4 V00B0100
arc: C5 V02N0201
arc: C6 E1_H01E0101
arc: D1 V02S0001
arc: D3 V02S0001
arc: D4 V00B0000
arc: D5 N1_V02S0401
arc: D6 H02W0001
arc: D7 H00L0100
arc: E1_H01E0001 F6
arc: E1_H01E0101 F1
arc: F1 F1_SLICE
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H01W0100 F1
arc: N1_V01N0001 F4
arc: N1_V02N0101 F3
arc: N1_V02N0401 F6
arc: V00B0100 F7
word: SLICEA.K1.INIT 1111000010101010
word: SLICEC.K1.INIT 1111001111000000
word: SLICEC.K0.INIT 1010101011110000
word: SLICED.K1.INIT 1110111000100010
word: SLICEB.K1.INIT 1010101011110000
word: SLICED.K0.INIT 1111000011001100
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_1 _NONE_
enum: SLICEC.A1MUX 1
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.B0MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_1 _NONE_
enum: SLICED.C1MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.B1MUX 1
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.A0MUX 1

.tile R55C99:PLC2
arc: E1_H02E0001 W3_H06E0003
arc: E1_H02E0101 W3_H06E0103
arc: E1_H02E0201 N1_V01S0000
arc: E1_H02E0301 N1_V02S0301
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 W3_H06E0303
arc: E1_H02E0701 N3_V06S0203
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 V01N0001
arc: E3_H06E0303 W3_H06E0203
arc: N1_V01N0101 N3_V06S0203
arc: N1_V02N0401 H01E0001
arc: N1_V02N0601 E1_H02W0601
arc: N1_V02N0701 H02W0701
arc: V00B0100 H02W0501
arc: W1_H02W0001 N1_V02S0001
arc: B0 E1_H02W0301
arc: C0 E1_H01W0000
arc: CE0 H02E0101
arc: CLK0 G_HPBX0600
arc: D0 V00B0100
arc: F0 F0_SLICE
arc: LSR1 W1_H02E0301
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V02N0001 Q0
word: SLICEA.K0.INIT 1111001100110011
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R56C100:PLC2
arc: E1_H02E0301 V06S0003
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0203 N3_V06S0203
arc: N1_V02N0001 H02W0001
arc: N1_V02N0101 W3_H06E0103
arc: N1_V02N0401 H02W0401

.tile R56C101:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: E3_H06E0003 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 H02E0301
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0401 N1_V01S0000

.tile R56C102:PLC2
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H02E0501

.tile R56C103:PLC2
arc: N1_V02N0201 S3_V06N0103
arc: N1_V02N0401 H06E0203
arc: N1_V02N0501 N1_V01S0100
arc: N1_V02N0701 H06E0203
arc: N3_V06N0003 S3_V06N0303

.tile R56C104:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 N3_V06S0303

.tile R56C105:PLC2
arc: N1_V02N0501 H02E0501

.tile R56C106:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0203 W3_H06E0103
arc: N1_V02N0101 H02W0101
arc: N1_V02N0501 N3_V06S0303
arc: N1_V02N0601 N3_V06S0303

.tile R56C107:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: W1_H02W0101 N3_V06S0103

.tile R56C108:PLC2
arc: E1_H02E0401 N3_V06S0203

.tile R56C109:PLC2
arc: N1_V02N0001 S1_V02N0501

.tile R56C10:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R56C110:PLC2
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0401 W1_H02E0401
arc: N1_V02N0601 N1_V01S0000

.tile R56C112:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0701 W3_H06E0203

.tile R56C114:PLC2
arc: V00T0100 N1_V02S0501
arc: B0 S1_V02N0101
arc: C0 S1_V02N0401
arc: CLK0 G_HPBX0000
arc: D0 V00T0100
arc: F0 F0_SLICE
arc: MUXCLK0 CLK0
arc: N1_V02N0201 Q0
word: SLICEA.K0.INIT 1111000011001100
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1

.tile R56C118:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0601 E1_H02W0601

.tile R56C119:PLC2
arc: N1_V02N0601 H02W0601

.tile R56C120:PLC2
arc: W1_H02W0601 N3_V06S0303

.tile R56C121:PLC2
arc: E1_H02E0001 V06S0003
arc: E1_H02E0401 N3_V06S0203
arc: E3_H06E0203 N3_V06S0203
arc: H00L0000 V02S0001
arc: N1_V01N0101 N3_V06S0203
arc: V00B0100 V02S0301
arc: A1 N1_V02S0701
arc: C1 V02N0601
arc: CE0 H00L0000
arc: CLK0 G_HPBX0500
arc: D1 V00B0100
arc: E3_H06E0103 Q1
arc: F1 F1_SLICE
arc: MUXCLK0 CLK0
word: SLICEA.K1.INIT 1111000010101010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 1
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.B1MUX 1

.tile R56C122:PLC2
arc: H00L0100 V02S0301
arc: H00R0000 N1_V02S0401
arc: N1_V02N0001 H02E0001
arc: V00T0000 V02S0401
arc: A0 V02S0701
arc: A2 V00T0000
arc: B3 V02S0101
arc: C0 H02E0401
arc: C2 H02E0401
arc: C3 H02E0401
arc: CE0 H00L0100
arc: CE1 H00L0100
arc: CLK0 G_HPBX0500
arc: D0 V02S0001
arc: D2 H00R0000
arc: D3 N1_V01S0000
arc: E3_H06E0003 Q3
arc: E3_H06E0103 Q2
arc: F0 F0_SLICE
arc: F2 F2_SLICE
arc: F3 F3_SLICE
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: V01S0000 Q0
word: SLICEB.K0.INIT 1010111110100000
word: SLICEB.K1.INIT 1111110000001100
word: SLICEA.K0.INIT 1111101000001010
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.B0MUX 1
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.B0MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 1
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R56C123:PLC2
arc: N1_V02N0401 W1_H02E0401

.tile R56C124:PLC2
arc: N1_V02N0301 W3_H06E0003
arc: N1_V02N0401 H06E0203
arc: S3_V06S0103 H06E0103

.tile R56C16:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R56C22:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R56C28:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R56C2:PLC2
arc: W1_H02W0501 N1_V02S0501

.tile R56C34:PLC2
arc: W3_H06W0103 E3_H06W0103

.tile R56C40:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R56C46:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R56C4:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R56C52:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R56C58:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R56C62:PLC2
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501

.tile R56C63:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0201
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601

.tile R56C64:PLC2
arc: S1_V02S0001 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: S1_V02S0401 H02E0401
arc: S1_V02S0501 N3_V06S0303
arc: W3_H06W0003 E3_H06W0303

.tile R56C65:PLC2
arc: S1_V02S0101 N3_V06S0103

.tile R56C66:PLC2
arc: S1_V02S0701 N3_V06S0203

.tile R56C70:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R56C73:PLC2
arc: E3_H06E0003 V06S0003
arc: E3_H06E0103 N3_V06S0103
arc: N3_V06N0203 S1_V02N0401
arc: N3_V06N0303 S1_V02N0501

.tile R56C74:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E1_H02E0701 V06S0203
arc: E3_H06E0103 N3_V06S0103
arc: E3_H06E0203 N3_V06S0203
arc: N3_V06N0003 S1_V02N0001
arc: N3_V06N0103 S1_V02N0101
arc: N3_V06N0203 S1_V02N0701
arc: N3_V06N0303 S1_V02N0601

.tile R56C75:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0601 N3_V06S0303
arc: N3_V06N0003 S1_V02N0001
arc: S1_V02S0301 N3_V06S0003

.tile R56C76:PLC2
arc: H00R0100 W1_H02E0701
arc: N3_V06N0203 S3_V06N0103
arc: S1_V02S0001 W1_H02E0001
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 N3_V06S0103
arc: S1_V02S0301 H06E0003
arc: S1_V02S0601 H02E0601
arc: S1_V02S0701 N3_V06S0203
arc: V00B0100 V02N0101
arc: CE2 H00R0100
arc: CLK0 G_HPBX0400
arc: LSR1 H02W0501
arc: M4 V00B0100
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: W3_H06W0203 Q4
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R56C77:PLC2
arc: S1_V02S0101 H06E0103
arc: S1_V02S0201 W1_H02E0201
arc: S1_V02S0501 E1_H02W0501
arc: S1_V02S0601 N3_V06S0303
arc: S1_V02S0701 H06E0203
arc: W1_H02W0501 V01N0101

.tile R56C79:PLC2
arc: W1_H02W0501 N3_V06S0303

.tile R56C82:PLC2
arc: E1_H02E0301 N3_V06S0003
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0201 N1_V01S0000
arc: N1_V02N0701 N1_V01S0100
arc: A6 E1_H01W0000
arc: C0 N1_V01N0001
arc: CLK0 G_HPBX0200
arc: D0 S1_V02N0001
arc: D6 V02S0401
arc: E1_H02E0201 Q0
arc: F0 F0_SLICE
arc: F6 F6_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
arc: V00B0000 F6
word: SLICED.K0.INIT 1010101011111111
word: SLICEA.K0.INIT 1111111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.MODE LOGIC
enum: SLICED.CCU2.INJECT1_0 _NONE_
enum: SLICED.B0MUX 1
enum: SLICED.C0MUX 1
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R56C83:PLC2
arc: V00T0000 H02E0201
arc: A4 V02S0301
arc: B4 N1_V01S0000
arc: C4 H02W0601
arc: CLK0 G_HPBX0600
arc: D4 V02S0401
arc: E1_H02E0601 Q4
arc: F4 F4_SLICE
arc: H01W0000 Q4
arc: LSR1 H02E0301
arc: M4 V00T0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR1
arc: N1_V02N0601 F4
word: SLICEC.K0.INIT 0000000000000001
enum: SLICEC.MODE LOGIC
enum: SLICEC.CCU2.INJECT1_0 _NONE_
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 0
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R56C84:PLC2
arc: E1_H02E0501 V06S0303
arc: H00R0000 H02E0601
arc: W1_H02W0601 N1_V01S0000
arc: CLK0 G_HPBX0600
arc: LSR1 W1_H02E0301
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR1
arc: N1_V01N0101 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R56C85:PLC2
arc: E1_H02E0101 N1_V01S0100

.tile R56C86:PLC2
arc: E1_H02E0001 N1_V01S0000
arc: V00T0100 V02S0501
arc: A0 W1_H02E0501
arc: A5 Q5
arc: A7 Q7
arc: B2 H02E0101
arc: B3 Q3
arc: B4 H00R0000
arc: B6 V00B0000
arc: CLK0 G_HPBX0000
arc: F3 F3_SLICE
arc: F4 F4_SLICE
arc: F5 F5_SLICE
arc: F6 F6_SLICE
arc: F7 F7_SLICE
arc: H00R0000 Q4
arc: LSR0 V00T0100
arc: LSR1 V00T0100
arc: MUXCLK1 CLK0
arc: MUXCLK2 CLK0
arc: MUXCLK3 CLK0
arc: MUXLSR1 LSR1
arc: MUXLSR2 LSR0
arc: MUXLSR3 LSR0
arc: N1_V01N0001 Q3
arc: N1_V01N0101 Q6
arc: N1_V02N0401 Q4
arc: N1_V02N0501 Q7
arc: N1_V02N0701 Q5
arc: V00B0000 Q6
word: SLICEA.K0.INIT 0000000000001010
word: SLICEA.K1.INIT 1111111111111111
word: SLICEB.K0.INIT 1001100110011100
word: SLICEB.K1.INIT 0011001100111100
word: SLICEC.K0.INIT 0011001100111100
word: SLICEC.K1.INIT 0101010101011010
word: SLICED.K0.INIT 0011001100111100
word: SLICED.K1.INIT 0101010101011010
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 YES
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_0 NO
enum: SLICEB.A0MUX 1
enum: SLICEB.C0MUX 1
enum: SLICEB.D0MUX 1
enum: SLICEB.MODE CCU2
enum: SLICEB.CCU2.INJECT1_1 NO
enum: SLICEB.A1MUX 1
enum: SLICEB.C1MUX 1
enum: SLICEB.D1MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_0 NO
enum: SLICEC.A0MUX 1
enum: SLICEC.C0MUX 1
enum: SLICEC.D0MUX 1
enum: SLICEC.MODE CCU2
enum: SLICEC.CCU2.INJECT1_1 NO
enum: SLICEC.B1MUX 1
enum: SLICEC.C1MUX 1
enum: SLICEC.D1MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_0 NO
enum: SLICED.A0MUX 1
enum: SLICED.C0MUX 1
enum: SLICED.D0MUX 1
enum: SLICED.MODE CCU2
enum: SLICED.CCU2.INJECT1_1 NO
enum: SLICED.B1MUX 1
enum: SLICED.C1MUX 1
enum: SLICED.D1MUX 1
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG1.SD 1
enum: SLICEB.REG1.REGSET RESET
enum: SLICEB.REG1.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG0.SD 1
enum: SLICEC.REG0.REGSET RESET
enum: SLICEC.REG0.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 1
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG0.SD 1
enum: SLICED.REG0.REGSET SET
enum: SLICED.REG0.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 1
enum: SLICED.REG1.REGSET SET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R56C87:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: CLK0 G_HPBX0600
arc: LSR1 H02W0501
arc: M1 H02E0001
arc: M2 N1_V01N0001
arc: MUXCLK0 CLK0
arc: MUXCLK1 CLK0
arc: MUXLSR0 LSR1
arc: MUXLSR1 LSR1
arc: N1_V01N0001 Q1
arc: N1_V01N0101 Q2
word: SLICEA.K0.INIT 0000000000000000
word: SLICEA.K1.INIT 0000000000001110
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX 1
enum: LSR1.SRMODE ASYNC
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_0 NO
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1
enum: SLICEA.D0MUX 1
enum: SLICEA.MODE CCU2
enum: SLICEA.CCU2.INJECT1_1 NO
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1
enum: SLICEA.D1MUX 1

.tile R56C88:PLC2
arc: H00R0000 V02S0601
arc: N1_V02N0601 N3_V06S0303
arc: V00B0000 N1_V02S0201
arc: W1_H02W0501 N1_V02S0501
arc: C0 N1_V01N0001
arc: CLK0 G_HPBX0600
arc: D0 H00R0000
arc: E1_H02E0201 Q0
arc: E3_H06E0003 Q0
arc: F0 F0_SLICE
arc: LSR0 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q0
arc: N3_V06N0003 Q0
word: SLICEA.K0.INIT 0000111111110000
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1

.tile R56C89:PLC2
arc: E3_H06E0303 N3_V06S0303
arc: H00L0000 V02S0201
arc: N1_V02N0001 S1_V02N0001
arc: V00B0000 N1_V02S0201
arc: CLK0 G_HPBX0600
arc: LSR0 V00B0000
arc: M1 H00L0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR0
arc: N1_V01N0001 Q1
arc: N3_V06N0103 Q1
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG1.SD 0
enum: SLICEA.REG1.REGSET RESET
enum: SLICEA.REG1.LSRMODE LSR
enum: SLICEA.CEMUX 1
enum: LSR0.SRMODE ASYNC
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R56C90:PLC2
arc: E1_H02E0301 W1_H02E0201
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0701 N3_V06S0203

.tile R56C91:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E3_H06E0303 V06S0303
arc: N1_V02N0201 N3_V06S0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0401 N3_V06S0203

.tile R56C92:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: H00L0100 W1_H02E0301
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0601 N3_V06S0303
arc: V00B0000 V02S0001
arc: W1_H02W0201 N1_V02S0201
arc: A0 V02S0501
arc: B0 V02S0301
arc: C0 H00L0100
arc: CE0 V02N0201
arc: CLK0 G_HPBX0600
arc: D0 H02E0201
arc: F0 F0_SLICE
arc: LSR1 V00B0000
arc: MUXCLK0 CLK0
arc: MUXLSR0 LSR1
arc: N1_V01N0001 Q0
word: SLICEA.K0.INIT 0010000000000000
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.GSR DISABLED
enum: SLICEA.REG0.SD 1
enum: SLICEA.REG0.REGSET RESET
enum: SLICEA.REG0.LSRMODE LSR
enum: SLICEA.CEMUX CE
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R56C93:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0501 H02E0501
arc: N1_V02N0701 N3_V06S0203

.tile R56C94:PLC2
arc: E1_H02E0001 N3_V06S0003
arc: E3_H06E0103 W3_H06E0003
arc: N1_V02N0001 H02W0001
arc: N1_V02N0301 N1_V01S0100
arc: N1_V02N0401 N3_V06S0203
arc: N1_V02N0501 H06E0303
arc: N1_V02N0601 H02W0601

.tile R56C95:PLC2
arc: E3_H06E0003 N3_V06S0003
arc: E3_H06E0103 V06S0103
arc: N1_V02N0001 H02E0001
arc: N1_V02N0201 N3_V06S0103
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0601 W3_H06E0303

.tile R56C97:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 E1_H02W0201
arc: N1_V02N0601 N3_V06S0303

.tile R56C98:PLC2
arc: N1_V02N0201 H06E0103
arc: N1_V02N0301 H06E0003
arc: N1_V02N0601 N3_V06S0303

.tile R56C99:PLC2
arc: N1_V01N0001 N3_V06S0003
arc: N1_V02N0101 V01N0101
arc: W1_H02W0201 N3_V06S0103

.tile R57C100:PLC2
arc: N1_V02N0601 S1_V02N0301

.tile R57C103:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: N1_V02N0201 N3_V06S0103

.tile R57C105:PLC2
arc: N1_V02N0301 N3_V06S0003

.tile R57C106:PLC2
arc: N1_V02N0001 N3_V06S0003

.tile R57C109:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0301 N3_V06S0003

.tile R57C110:PLC2
arc: N1_V02N0601 N3_V06S0303

.tile R57C121:PLC2
arc: N1_V02N0601 N3_V06S0303

.tile R57C122:PLC2
arc: E3_H06E0003 N1_V01S0000

.tile R57C124:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R57C65:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: S1_V02S0401 E1_H02W0401
arc: S3_V06S0003 N3_V06S0003

.tile R57C66:PLC2
arc: S1_V02S0401 N1_V02S0101

.tile R57C67:PLC2
arc: V01S0000 N3_V06S0103
arc: W1_H02W0401 N3_V06S0203

.tile R57C71:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R57C74:PLC2
arc: S1_V02S0301 N3_V06S0003
arc: V01S0100 N3_V06S0303

.tile R57C75:PLC2
arc: E1_H02E0401 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R57C76:PLC2
arc: N1_V02N0101 N3_V06S0103
arc: S1_V02S0101 N1_V02S0001
arc: S1_V02S0701 N3_V06S0203

.tile R57C77:PLC2
arc: N1_V01N0101 N3_V06S0203
arc: S1_V02S0101 N1_V02S0101
arc: S1_V02S0401 W1_H02E0401
arc: S1_V02S0501 N3_V06S0303

.tile R57C90:PLC2
arc: N1_V02N0601 N3_V06S0303

.tile R57C92:PLC2
arc: N1_V02N0201 H02W0201

.tile R57C93:PLC2
arc: W1_H02W0201 N3_V06S0103

.tile R57C94:PLC2
arc: N1_V02N0301 N3_V06S0003
arc: N1_V02N0501 N3_V06S0303

.tile R57C96:PLC2
arc: N1_V02N0201 N3_V06S0103

.tile R57C97:PLC2
arc: N1_V02N0601 H02W0601

.tile R57C98:PLC2
arc: W1_H02W0601 N3_V06S0303

.tile R57C99:PLC2
arc: N1_V01N0101 N3_V06S0203

.tile R59C100:PLC2
arc: N1_V02N0301 N3_V06S0003

.tile R59C103:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R59C116:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R59C123:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0303

.tile R59C12:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R59C18:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R59C24:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R59C2:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103

.tile R59C30:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R59C36:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R59C3:PLC2
arc: S3_V06S0203 H06W0203
arc: S3_V06S0303 N3_V06S0203

.tile R59C42:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R59C48:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R59C54:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R59C60:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R59C64:PLC2
arc: N1_V02N0401 H02W0401

.tile R59C65:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0301 N1_V02S0301
arc: N1_V02N0001 H02W0001
arc: N1_V02N0201 H02W0201
arc: N1_V02N0301 N3_V06S0003
arc: S1_V02S0101 N3_V06S0103
arc: W1_H02W0401 N3_V06S0203

.tile R59C66:PLC2
arc: H00R0000 N1_V02S0401
arc: N1_V01N0101 N3_V06S0203
arc: W1_H02W0001 N3_V06S0003
arc: W1_H02W0201 N3_V06S0103
arc: CE2 H02E0101
arc: CLK0 G_HPBX0400
arc: LSR0 H02E0301
arc: M5 H00R0000
arc: MUXCLK2 CLK0
arc: MUXLSR2 LSR0
arc: W3_H06W0303 Q5
enum: SLICEC.GSR DISABLED
enum: SLICEC.REG1.SD 0
enum: SLICEC.REG1.REGSET RESET
enum: SLICEC.REG1.LSRMODE LSR
enum: SLICEC.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R59C6:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R59C70:PLC2
arc: S1_V02S0301 N3_V06S0003

.tile R59C71:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R59C75:PLC2
arc: N1_V01N0001 N3_V06S0003

.tile R59C76:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: N1_V02N0701 N3_V06S0203

.tile R59C77:PLC2
arc: N1_V02N0001 N3_V06S0003
arc: N1_V02N0601 N3_V06S0303

.tile R5C121:PLC2
arc: N1_V02N0701 E1_H02W0701

.tile R5C122:PLC2
arc: N1_V02N0701 H02W0701

.tile R5C123:PLC2
arc: W1_H02W0701 S3_V06N0203

.tile R5C3:PLC2
arc: N1_V02N0201 S3_V06N0103

.tile R5C40:PLC2
arc: E1_H02E0001 V02S0001

.tile R5C41:PLC2
arc: D0 H02E0001
arc: E3_H06E0003 F0
arc: F0 F0_SLICE
word: SLICEA.K0.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_0 _NONE_
enum: SLICEA.A0MUX 1
enum: SLICEA.B0MUX 1
enum: SLICEA.C0MUX 1

.tile R5C47:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R5C53:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R5C59:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R5C65:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R5C71:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R5C77:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R5C83:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R5C89:PLC2
arc: S3_V06S0203 W3_H06E0203

.tile R60C123:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R60C124:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R60C12:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R60C18:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R60C24:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R60C30:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R60C36:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R60C3:PLC2
arc: S3_V06S0003 H06W0003
arc: S3_V06S0203 N3_V06S0103

.tile R60C42:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R60C48:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R60C54:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R60C60:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R60C65:PLC2
arc: E1_H02E0101 V02S0101
arc: E1_H02E0301 V06S0003
arc: E1_H02E0401 N1_V02S0401

.tile R60C66:PLC2
arc: V00B0000 H02E0401
arc: CE1 H02E0101
arc: CLK0 G_HPBX0400
arc: LSR0 H02E0301
arc: M2 V00B0000
arc: MUXCLK1 CLK0
arc: MUXLSR1 LSR0
arc: W3_H06W0103 Q2
enum: SLICEB.GSR DISABLED
enum: SLICEB.REG0.SD 0
enum: SLICEB.REG0.REGSET RESET
enum: SLICEB.REG0.LSRMODE LSR
enum: SLICEB.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R60C6:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R60C75:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0501 N3_V06S0303

.tile R60C76:PLC2
arc: N1_V02N0201 H02E0201
arc: N1_V02N0501 H02E0501
arc: N3_V06N0003 S3_V06N0303

.tile R60C77:PLC2
arc: N1_V02N0101 N3_V06S0103

.tile R60C78:PLC2
arc: N1_V02N0001 N3_V06S0003

.tile R61C103:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R61C121:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R61C123:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R61C124:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R61C2:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R61C4:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R61C70:PLC2
arc: S1_V02S0601 N1_V02S0301

.tile R62C103:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R62C10:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R62C124:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R62C16:PLC2
arc: W3_H06W0103 E3_H06W0003

.tile R62C22:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R62C28:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R62C34:PLC2
arc: W3_H06W0003 E3_H06W0003

.tile R62C40:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R62C46:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R62C4:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R62C52:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R62C58:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R62C64:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R62C70:PLC2
arc: H00R0000 V02S0601
arc: H00R0100 H02W0701
arc: CE3 H00R0100
arc: CLK0 G_HPBX0400
arc: LSR0 H02W0501
arc: M7 H00R0000
arc: MUXCLK3 CLK0
arc: MUXLSR3 LSR0
arc: W3_H06W0203 Q7
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX CE
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R62C71:PLC2
arc: W1_H02W0501 V02N0501
arc: W1_H02W0701 V06S0203

.tile R62C76:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R63C124:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R63C71:PLC2
arc: N1_V02N0501 N3_V06S0303

.tile R64C103:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R64C124:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R64C2:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R64C4:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R64C73:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R64C76:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R64C79:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R64C82:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R65C103:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile R65C116:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R65C123:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0103

.tile R65C124:PLC2
arc: C3 V02N0601
arc: F3 F3_SLICE
arc: S3_V06S0003 F3
word: SLICEB.K1.INIT 0000111100001111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.D1MUX 1

.tile R65C2:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0103 N3_V06S0103

.tile R65C3:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0303 N3_V06S0203

.tile R66C123:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R66C124:PLC2
arc: N1_V02N0601 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R66C3:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0303 N3_V06S0203

.tile R66C76:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R67C103:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile R67C121:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R67C123:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R67C124:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R67C2:PLC2
arc: S3_V06S0003 N3_V06S0303

.tile R67C4:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R68C103:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile R68C124:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R68C76:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R69C124:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R6C2:PLC2
arc: N1_V02N0301 S3_V06N0003

.tile R71C103:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile R71C116:PLC2
arc: N3_V06N0103 S3_V06N0003

.tile R71C121:PLC2
arc: H00R0000 S1_V02N0601
arc: CLK0 G_HPBX0600
arc: E3_H06E0203 Q7
arc: M7 H00R0000
arc: MUXCLK3 CLK0
enum: SLICED.GSR DISABLED
enum: SLICED.REG1.SD 0
enum: SLICED.REG1.REGSET RESET
enum: SLICED.REG1.LSRMODE LSR
enum: SLICED.CEMUX 1
enum: LSR0.SRMODE LSR_OVER_CE
enum: LSR0.LSRMUX LSR
enum: LSR1.SRMODE LSR_OVER_CE
enum: LSR1.LSRMUX LSR
enum: CLK0.CLKMUX CLK

.tile R71C123:PLC2
arc: S3_V06S0003 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R71C124:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 H06E0203

.tile R71C2:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0103

.tile R71C3:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0303 N3_V06S0303

.tile R72C123:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R72C124:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R72C3:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0103 N3_V06S0003

.tile R72C76:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R73C103:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 S3_V06N0003

.tile R73C121:PLC2
arc: N1_V02N0601 N3_V06S0303

.tile R73C123:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R73C124:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R73C2:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R73C4:PLC2
arc: S3_V06S0003 N3_V06S0003

.tile R74C103:PLC2
arc: N3_V06N0103 S3_V06N0103
arc: N3_V06N0203 S3_V06N0203

.tile R74C124:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R74C76:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R75C124:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R76C103:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R76C124:PLC2
arc: S3_V06S0103 N3_V06S0103

.tile R76C2:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R76C4:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R76C73:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R76C76:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R76C79:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R76C82:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R77C103:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 S3_V06N0203

.tile R77C116:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R77C123:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R77C124:PLC2
arc: S3_V06S0103 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R77C2:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R77C3:PLC2
arc: S3_V06S0003 N3_V06S0303
arc: S3_V06S0203 N3_V06S0103

.tile R78C123:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: S3_V06S0203 N3_V06S0203

.tile R78C124:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R78C3:PLC2
arc: S3_V06S0103 N3_V06S0003
arc: V01S0000 N3_V06S0103

.tile R78C76:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R79C103:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0303 S3_V06N0303

.tile R79C123:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R79C124:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R79C2:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R79C3:PLC2
arc: S3_V06S0203 N1_V01S0000

.tile R79C4:PLC2
arc: S3_V06S0103 N3_V06S0003

.tile R7C115:PLC2
arc: N3_V06N0203 S3_V06N0103

.tile R7C118:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R7C11:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R7C121:PLC2
arc: N3_V06N0203 S1_V02N0401

.tile R7C16:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R7C4:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R7C61:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile R7C64:PLC2
arc: N3_V06N0303 S3_V06N0303

.tile R80C103:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103

.tile R80C124:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R80C76:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R81C124:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R83C103:PLC2
arc: N3_V06N0203 W3_H06E0203
arc: N3_V06N0303 S3_V06N0203

.tile R83C116:PLC2
arc: N3_V06N0003 H06W0003

.tile R83C119:PLC2
arc: W3_H06W0003 E3_H06W0303

.tile R83C123:PLC2
arc: E1_H02E0201 N3_V06S0103
arc: E1_H02E0701 N3_V06S0203

.tile R83C124:PLC2
arc: E1_H02E0101 N3_V06S0103
arc: E1_H02E0501 N3_V06S0303

.tile R83C13:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R83C19:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R83C25:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R83C2:PLC2
arc: S3_V06S0303 N3_V06S0303
arc: W1_H02W0701 N3_V06S0203

.tile R83C31:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R83C37:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R83C3:PLC2
arc: S3_V06S0203 N3_V06S0203
arc: W1_H02W0001 N3_V06S0003

.tile R83C43:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R83C49:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R83C55:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R83C61:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R83C67:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R83C73:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R83C79:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R83C7:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R83C85:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R83C91:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R83C97:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R84C123:PLC2
arc: S3_V06S0203 N3_V06S0103
arc: S3_V06S0303 N3_V06S0203

.tile R84C124:PLC2
arc: S3_V06S0303 N3_V06S0203

.tile R84C3:PLC2
arc: W1_H02W0101 N3_V06S0103

.tile R84C76:PLC2
arc: N3_V06N0203 S1_V02N0401

.tile R85C103:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0303 W3_H06E0303

.tile R85C123:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R85C124:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R85C13:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R85C19:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R85C25:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R85C2:PLC2
arc: V01S0000 N3_V06S0103

.tile R85C31:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R85C37:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R85C3:PLC2
arc: W1_H02W0701 N3_V06S0203

.tile R85C43:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R85C49:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R85C4:PLC2
arc: S3_V06S0203 N3_V06S0103

.tile R85C55:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R85C61:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R85C67:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R85C73:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R85C79:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R85C7:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R85C85:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R85C91:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R85C97:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R86C103:PLC2
arc: N3_V06N0003 S3_V06N0303
arc: N3_V06N0103 W3_H06E0103

.tile R86C10:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R86C124:PLC2
arc: E1_H02E0701 S1_V02N0701
arc: S3_V06S0303 N3_V06S0203

.tile R86C13:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R86C16:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R86C19:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R86C22:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R86C25:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R86C28:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R86C2:PLC2
arc: W1_H02W0401 N1_V01S0000

.tile R86C31:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R86C34:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R86C37:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R86C40:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R86C43:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R86C46:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R86C49:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R86C4:PLC2
arc: E3_H06E0303 S3_V06N0303

.tile R86C52:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R86C55:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R86C58:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R86C61:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R86C64:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R86C67:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R86C70:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R86C73:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R86C76:PLC2
arc: N1_V02N0401 S1_V02N0101
arc: N3_V06N0103 W3_H06E0103

.tile R86C79:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R86C7:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R86C85:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R86C91:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R86C97:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R87C124:PLC2
arc: S1_V02S0501 N3_V06S0303

.tile R88C10:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile R88C124:PLC2
arc: N1_V02N0701 N3_V06S0203

.tile R88C16:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0303

.tile R88C22:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103

.tile R88C28:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203

.tile R88C2:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R88C34:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103

.tile R88C40:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0203 W3_H06E0203

.tile R88C46:PLC2
arc: E3_H06E0103 W3_H06E0103
arc: E3_H06E0303 W3_H06E0203

.tile R88C4:PLC2
arc: E3_H06E0103 S3_V06N0103
arc: E3_H06E0303 S3_V06N0303
arc: N3_V06N0203 S3_V06N0203

.tile R88C52:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103

.tile R88C58:PLC2
arc: E3_H06E0003 W3_H06E0003
arc: E3_H06E0303 W3_H06E0203

.tile R88C64:PLC2
arc: E3_H06E0103 W3_H06E0003
arc: E3_H06E0303 W3_H06E0303

.tile R88C70:PLC2
arc: E3_H06E0003 W3_H06E0303
arc: E3_H06E0203 W3_H06E0103

.tile R88C73:PLC2
arc: N3_V06N0103 S3_V06N0103

.tile R88C76:PLC2
arc: N1_V02N0101 S3_V06N0103
arc: N3_V06N0003 W3_H06E0003
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 W3_H06E0203

.tile R88C79:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R88C82:PLC2
arc: N3_V06N0203 S3_V06N0203

.tile R89C103:PLC2
arc: N3_V06N0203 W3_H06E0203

.tile R89C123:PLC2
arc: E1_H02E0501 S1_V02N0501

.tile R89C124:PLC2
arc: E1_H02E0501 N1_V02S0501

.tile R89C13:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R89C19:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R89C25:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R89C2:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R89C31:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R89C37:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R89C3:PLC2
arc: S3_V06S0203 N3_V06S0203

.tile R89C43:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R89C49:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R89C55:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R89C61:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R89C67:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R89C73:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R89C79:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R89C7:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R89C85:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R89C91:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R89C97:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R8C115:PLC2
arc: N3_V06N0003 S3_V06N0003

.tile R8C118:PLC2
arc: N3_V06N0003 S3_V06N0303

.tile R8C121:PLC2
arc: N3_V06N0003 S3_V06N0003
arc: N3_V06N0103 S3_V06N0103

.tile R8C66:PLC2
arc: N3_V06N0003 E3_H06W0003

.tile R8C72:PLC2
arc: D3 V02N0001
arc: F3 F3_SLICE
arc: W3_H06W0003 F3
word: SLICEB.K1.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_1 _NONE_
enum: SLICEB.A1MUX 1
enum: SLICEB.B1MUX 1
enum: SLICEB.C1MUX 1

.tile R90C123:PLC2
arc: E1_H02E0701 N3_V06S0203
arc: V01S0100 N3_V06S0303

.tile R90C124:PLC2
arc: S1_V02S0601 N3_V06S0303

.tile R91C103:PLC2
arc: N3_V06N0303 W3_H06E0303

.tile R91C123:PLC2
arc: E1_H02E0701 N1_V01S0100
arc: N1_V02N0501 N3_V06S0303

.tile R91C124:PLC2
arc: S3_V06S0303 N3_V06S0303

.tile R91C13:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R91C19:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R91C25:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R91C31:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R91C37:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R91C43:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R91C49:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R91C4:PLC2
arc: S1_V02S0701 N3_V06S0203

.tile R91C55:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R91C61:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R91C67:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R91C73:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R91C79:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R91C7:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R91C85:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R91C91:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R91C97:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R92C103:PLC2
arc: N3_V06N0303 W3_H06E0303

.tile R92C124:PLC2
arc: E1_H02E0501 N3_V06S0303
arc: E1_H02E0601 N1_V02S0601

.tile R92C13:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R92C19:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R92C25:PLC2
arc: E3_H06E0003 W3_H06E0303

.tile R92C2:PLC2
arc: W1_H02W0501 V06S0303

.tile R92C31:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R92C37:PLC2
arc: E3_H06E0003 W3_H06E0003

.tile R92C3:PLC2
arc: E1_H02E0701 V06S0203

.tile R92C43:PLC2
arc: E3_H06E0103 W3_H06E0003

.tile R92C49:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R92C4:PLC2
arc: N3_V06N0303 S1_V02N0601
arc: S1_V02S0701 H02E0701

.tile R92C55:PLC2
arc: E3_H06E0103 W3_H06E0103

.tile R92C61:PLC2
arc: E3_H06E0203 W3_H06E0103

.tile R92C67:PLC2
arc: E3_H06E0203 W3_H06E0203

.tile R92C73:PLC2
arc: E3_H06E0303 W3_H06E0203

.tile R92C79:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R92C7:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R92C85:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R92C91:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R92C97:PLC2
arc: E3_H06E0303 W3_H06E0303

.tile R93C4:PLC2
arc: S1_V02S0701 N1_V02S0701

.tile R9C115:PLC2
arc: N3_V06N0103 S3_V06N0003
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R9C118:PLC2
arc: N3_V06N0203 S3_V06N0103
arc: N3_V06N0303 S3_V06N0203

.tile R9C11:PLC2
arc: W3_H06W0303 E3_H06W0303

.tile R9C121:PLC2
arc: N1_V02N0401 S3_V06N0203
arc: N3_V06N0203 S3_V06N0103

.tile R9C17:PLC2
arc: W3_H06W0303 E3_H06W0203

.tile R9C23:PLC2
arc: W3_H06W0203 E3_H06W0203

.tile R9C29:PLC2
arc: W3_H06W0203 E3_H06W0103

.tile R9C35:PLC2
arc: D2 H02W0001
arc: F2 F2_SLICE
arc: W3_H06W0103 F2
word: SLICEB.K0.INIT 0000000011111111
enum: SLICEB.MODE LOGIC
enum: SLICEB.CCU2.INJECT1_0 _NONE_
enum: SLICEB.A0MUX 1
enum: SLICEB.B0MUX 1
enum: SLICEB.C0MUX 1

.tile R9C36:PLC2
arc: W1_H02W0001 S3_V06N0003

.tile R9C5:PLC2
arc: N3_V06N0303 E3_H06W0303

.tile R9C70:PLC2
arc: N3_V06N0303 S1_V02N0601

.tile R9C71:PLC2
arc: E1_H02E0001 S1_V02N0001

.tile R9C72:PLC2
arc: N1_V02N0001 H02E0001

.tile R9C75:PLC2
arc: D1 V02N0201
arc: F1 F1_SLICE
arc: N3_V06N0103 F1
word: SLICEA.K1.INIT 0000000011111111
enum: SLICEA.MODE LOGIC
enum: SLICEA.CCU2.INJECT1_1 _NONE_
enum: SLICEA.A1MUX 1
enum: SLICEA.B1MUX 1
enum: SLICEA.C1MUX 1

.tile R9C81:PLC2
arc: N3_V06N0303 S3_V06N0203

.tile TAP_R13C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R14C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R16C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R17C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R19C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R1C114:TAP_DRIVE_CIB
arc: R_HPBX0400 G_VPTX0400

.tile TAP_R20C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R21C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R21C78:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R22C114:TAP_DRIVE_CIB
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R22C78:TAP_DRIVE_CIB
arc: L_HPBX0200 G_VPTX0200
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R22C96:TAP_DRIVE_CIB
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R23C78:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0300 G_VPTX0300

.tile TAP_R23C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R24C114:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000

.tile TAP_R24C78:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R24C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R25C114:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R25C78:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R25C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600

.tile TAP_R26C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R26C78:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: R_HPBX0300 G_VPTX0300

.tile TAP_R26C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R27C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R27C78:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: R_HPBX0300 G_VPTX0300

.tile TAP_R27C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R28C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R28C78:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R28C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R29C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R29C78:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R29C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R30C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R30C78:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R30C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R31C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R31C78:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R31C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R32C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R32C78:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: R_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R32C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R33C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R33C78:TAP_DRIVE
arc: L_HPBX0300 G_VPTX0300
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R33C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R35C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R35C78:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R35C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R36C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R36C78:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R36C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R37C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R37C78:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R37C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R38C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R38C78:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R38C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R39C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R39C78:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R39C96:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0100 G_VPTX0100
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R40C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R40C78:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R40C96:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0100 G_VPTX0100
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R41C114:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0200 G_VPTX0200
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R41C78:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R41C96:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0100 G_VPTX0100
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R42C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0200 G_VPTX0200
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R42C78:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0100 G_VPTX0100
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R42C96:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0100 G_VPTX0100
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R43C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0200 G_VPTX0200
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R43C78:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R43C96:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: L_HPBX0200 G_VPTX0200
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0100 G_VPTX0100
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R44C114:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0200 G_VPTX0200
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R44C78:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0200 G_VPTX0200
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R44C96:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0100 G_VPTX0100
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R45C114:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200
arc: L_HPBX0400 G_VPTX0400
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0200 G_VPTX0200
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R45C78:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200
arc: R_HPBX0200 G_VPTX0200
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R45C96:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: L_HPBX0200 G_VPTX0200
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R46C114:TAP_DRIVE_CIB
arc: L_HPBX0100 G_VPTX0100
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0200 G_VPTX0200
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R46C78:TAP_DRIVE_CIB
arc: R_HPBX0200 G_VPTX0200
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R47C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0200 G_VPTX0200
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R47C58:TAP_DRIVE
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R47C78:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200
arc: L_HPBX0400 G_VPTX0400
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0200 G_VPTX0200
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R47C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R48C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R48C58:TAP_DRIVE
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R48C78:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200
arc: R_HPBX0200 G_VPTX0200
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R48C96:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R49C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R49C58:TAP_DRIVE
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R49C78:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0200 G_VPTX0200
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R49C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R50C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R50C13:TAP_DRIVE
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R50C58:TAP_DRIVE
arc: R_HPBX0400 G_VPTX0400

.tile TAP_R50C78:TAP_DRIVE
arc: R_HPBX0200 G_VPTX0200
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R50C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R51C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R51C78:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200
arc: R_HPBX0200 G_VPTX0200
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R51C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R52C114:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R52C31:TAP_DRIVE
arc: R_HPBX0200 G_VPTX0200

.tile TAP_R52C58:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R52C78:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200
arc: R_HPBX0200 G_VPTX0200
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R52C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R53C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R53C13:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200
arc: R_HPBX0200 G_VPTX0200

.tile TAP_R53C31:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200
arc: R_HPBX0200 G_VPTX0200

.tile TAP_R53C78:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200
arc: R_HPBX0200 G_VPTX0200
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R53C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R54C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R54C13:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200
arc: L_HPBX0400 G_VPTX0400
arc: R_HPBX0200 G_VPTX0200

.tile TAP_R54C31:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200
arc: R_HPBX0200 G_VPTX0200

.tile TAP_R54C78:TAP_DRIVE
arc: L_HPBX0200 G_VPTX0200
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0200 G_VPTX0200
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R54C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R55C114:TAP_DRIVE
arc: L_HPBX0000 G_VPTX0000
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0500 G_VPTX0500
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R55C13:TAP_DRIVE
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R55C31:TAP_DRIVE
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R55C78:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0200 G_VPTX0200
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R55C96:TAP_DRIVE
arc: L_HPBX0100 G_VPTX0100
arc: L_HPBX0600 G_VPTX0600
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R56C114:TAP_DRIVE
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R56C13:TAP_DRIVE
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R56C78:TAP_DRIVE
arc: L_HPBX0400 G_VPTX0400
arc: R_HPBX0000 G_VPTX0000
arc: R_HPBX0200 G_VPTX0200
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R56C96:TAP_DRIVE
arc: L_HPBX0600 G_VPTX0600

.tile TAP_R58C114:TAP_DRIVE_CIB
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R58C13:TAP_DRIVE_CIB
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R59C58:TAP_DRIVE
arc: R_HPBX0400 G_VPTX0400

.tile TAP_R60C58:TAP_DRIVE
arc: R_HPBX0400 G_VPTX0400

.tile TAP_R62C78:TAP_DRIVE
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R71C114:TAP_DRIVE
arc: R_HPBX0600 G_VPTX0600

.tile TAP_R83C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R83C13:TAP_DRIVE
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R85C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R85C13:TAP_DRIVE
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R86C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R86C13:TAP_DRIVE
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R88C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R88C13:TAP_DRIVE
arc: L_HPBX0400 G_VPTX0400

.tile TAP_R89C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R91C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R92C114:TAP_DRIVE
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R94C114:TAP_DRIVE_CIB
arc: R_HPBX0500 G_VPTX0500

.tile TAP_R94C13:TAP_DRIVE_CIB
arc: L_HPBX0400 G_VPTX0400

.bram_init 3
1de 015 000 015 000 015 000 015
000 015 000 015 018 1a8 0e0 004
0e0 000 015 19c 1d4 1d4 1d4 1d4
1d4 1d4 1d4 1d4 1d4 1d4 1d4 1d4
1d4 1d4 1d4 1d4 1d4 1d4 1d4 1d4
1d4 1d4 1d4 1d4 1d4 1d4 1d4 1d4
1d4 1d4 0b7 1bb 01b 0ab 0e3 087
048 015 184 184 184 184 184 184
185 185 185 185 185 185 185 185
186 186 186 186 186 186 186 186
187 187 187 187 187 187 187 187
19c 024 015 0f0 0f0 0f0 0f0 0f0
0f0 018 018 018 19c 09c 000 19c
018 018 018 19c 09c 000 19c 018
018 018 19c 09c 000 19c 018 018
018 19c 09c 000 19c 018 018 018
19c 09c 000 19c 01a 0aa 172 01a
1a6 1e4 113 015 044 015 019 171
044 015 0aa 170 0aa 0aa 170 103
015 19c 1d4 1d4 1d4 1d4 1d4 1d4
1d4 1d4 1d4 1e2 0e2 01a 01a 0ab
0ab 0ab 0ab 0e5 010 185 186 186
186 186 187 187 187 187 044 19c
070 0aa 0e2 186 172 170 19e 1e4
113 19e 070 107 09e 103 09e 19c
018 0a8 09c 19c 1d4 1d4 1d4 1d4
1d4 1d4 1d4 1d4 004 01a 01a 09e
09e 018 19c 0e0 004 0e0 01a 01a
01a 1aa 01b 0af 09e 0ab 0aa 1e2
0e2 086 1e4 010 19e 01a 1e4 010
0e0 018 19c 0e0 0e0 186 186 186
186 187 187 187 185 000 19c 0e0
004 0e0 107 0e0 01a 0e2 1aa 19e
01a 1e4 113 0aa 018 19c 0e0 004
0e0 19e 0e2 0aa 0aa 186 172 170
19e 1e4 113 19e 01a 1aa 0aa 170
0aa 0aa 170 107 015 018 19c 0e0
004 0e0 01a 1aa 01a 0ab 186 086
1e4 010 19e 018 1d4 1d4 1d4 0e0
0e0 004 19c 185 186 186 186 186
187 187 187 044 19c 19e 1e4 113
09e 018 103 19c 19c 1d4 1d4 1d4
1d4 1d4 1d4 1e2 0e2 0aa 0ab 0ae
0e0 1a6 1e4 010 19c 19c 048 09e
0e4 113 0e0 186 186 186 186 187
185 044 19c 19c 1d4 1d4 1d4 1d4
1d4 1d4 1e2 0e2 01a 01a 0ab 0e0
004 0e0 19e 1e2 19d 1d8 01a 0e4
010 0e4 010 0e0 09e 0a6 0e0 004
0e0 09e 0e4 113 1e2 01a 0e4 010
09e 186 186 186 186 187 185 044
19c 19e 1e2 048 18c 103 01a 19c
1d4 1d4 1d4 1d4 1d4 1d4 1d4 1d4
1e2 0e2 1e2 19e 0ab 0ab 090 01a
1e4 00c 1e4 010 1a7 092 1e4 010
1e5 010 01a 1e4 010 0aa 1e4 010
09f 048 0a8 01a 0e4 010 015 048
0a8 08f 048 0e0 01a 0e4 010 015
048 0e0 000 09e 0aa 1e4 10f 09f
0e0 086 107 0e0 01a 0e4 010 0e0
107 0e0 000 0e2 048 0e0 01a 0e4
010 0e0 048 015 186 186 186 186
187 187 187 185 044 19c 0e0 086
107 0e0 01a 0e4 010 0e0 107 0e0
0e2 09e 103 09e 08e 048 0e0 01a
0e4 113 0e0 103 015 048 0e0 01a
0e4 113 015 048 0e0 103 09e 01a
1aa 0ae 1d8 0aa 1d8 1aa 1d8 0aa
1d8 044 015 01a 1a4 1aa 18e 1a6
01a 1e4 010 015 1d8 044 015 015
103 015 01a 1aa 18e 1a6 01a 1e4
113 015 18d 044 015 19c 1a4 1d4
19e 0a6 0aa 1d4 1d4 1e4 00c 1d4
19e 1a6 0aa 1e4 010 19e 0aa 0aa
107 015 1a5 19e 1a6 1e4 010 0aa
0e2 1e2 19e 1a6 1e4 010 19e 0aa
0e2 19d 103 1e2 19e 1a6 1e4 010
015 103 19e 103 01a 1a6 1e4 010
0aa 0e2 103 19d 1e4 113 0e1 186
186 186 185 044 19c 1a4 0aa 170
044 015 1e1 01a 1e4 010 0e2 044
015 192 1e2 1d8 103 19e 19c 018
0a8 09c 1d4 1d4 1d4 1d4 107 19c
0aa 170 01a 01a 09e 09e 018 19c
0e0 107 0e0 018 19c 0e0 107 0e0
018 19c 0e0 107 0e0 01a 1aa 072
01a 0e2 1e4 113 018 0aa 0e2 1a6
1d4 0a6 1d4 19c 0e0 107 0e0 0aa
0e2 1a6 1d4 0aa 0e2 1a6 1d4 0aa
0e2 1a6 1d4 0aa 0e2 1a6 018 1d4
19c 0e0 107 0e0 01a 01a 1aa 186
1e4 010 01a 0a6 0e4 010 1aa 0aa
186 1e2 0e4 010 1e2 018 19c 0e0
107 0e0 074 015 19e 01a 084 1e4
010 09e 186 186 186 185 044 19c
186 09e 0d7 103 0e4 0e0 107 0e0
103 01a 01a 1aa 1e4 010 01a 1e0
1e4 010 0ad 018 018 018 19c 19c
09c 1d4 107 19c 0ad 185 044 19c
019 044 015 19c 1d4 1d4 1d4 1d4
1d4 1d4 1d4 1d4 1d4 1d4 107 1d4
107 0aa 01a 19e 01b 019 0e3 01a
1d4 0ab 107 015 1a7 0e4 010 0e4
010 0aa 0e4 010 0e4 010 0aa 0e4
010 09e 1a6 0aa 1e4 010 01a 1aa
1e2 1a6 01a 1e4 10f 015 000 019
0aa 0e4 10f 0ab 107 01b 018 018
19c 018 19c 107 1a4 0ab 0e4 010
0e2 1e2 19e 1e2 01a 19e 1d8 1d4
1d4 107 1d4 1a4 0e4 186 186 19e
113 186 19e 19e 1e2 1e2 1db 09f
0aa 0e5 10f 015 107 015 103 1a4
0aa 0e4 010 0e4 010 0aa 0aa 0e4
010 0aa 0e4 00c 019 107 015 0aa
1e1 1e1 0aa 0e3 0e3 0ac 01a 0aa
1e2 1e2 19e 19e 1e2 193 1e4 010
015 192 1e4 00c 015 1e0 0aa 19e
1e5 113 1e2 01a 0e5 00c 018 01b
01b 09f 09f 01a 0e4 010 0e4 103
0aa 0e4 113 0aa 0e4 10f 019 107
0a8 0aa 018 018 1e2 1d4 0aa 19c
018 19c 0e2 107 1e2 01a 0e4 10f
0ab 103 019 018 19c 018 09c 018
000 19c 084 107 015 01a 018 018
1e4 09c 010 19c 018 19c 107 0ab
103 015 018 19c 107 015 074 103
0ab 107 015 1a5 0aa 1e4 010 1e4
010 0aa 0aa 1e4 010 1e4 010 0aa
0aa 1e4 010 0aa 1e4 10f 01b 01b
09f 09f 018 19c 0e0 107 0e0 018
09c 01a 0ae 01b 018 186 1e4 010
1e2 1d4 0e0 0e0 1d4 1d4 1d4 1d4
107 1d4 186 107 1e0 186 187 186
184 19e 1e4 113 015 018 000 19c
1e4 010 0aa 1e4 10f 0ab 084 107
015 01a 1e4 018 018 086 09c 010
19c 018 1d4 1d4 107 19c 103 0ab
1e4 010 1e4 010 0aa 0aa 1e4 010
0aa 1e4 10f 01b 084 107 015 01a
1e4 010 018 0aa 186 0aa 1e2 01a
1e4 010 0e2 018 018 018 19c 09c
103 19c 1e4 010 0aa 1e4 10f 018
018 018 19c 09c 107 19c 103 01b
018 018 19c 018 107 19c 107 0ab
103 015 107 0ab 103 015 018 018
018 19c 09c 107 19c 103 0ab 0aa
1e2 19e 018 1d4 107 19c 103 0ab
01a 018 018 0e4 09c 010 19c 018
107 19c 019 01a 103 0ab 018 107
19c 019 103 01a 01a 0e4 010 018
018 018 19c 09c 19c 107 01a 103
0ab 084 107 015 01a 1e4 010 01a
018 103 19c 1aa 086 1e4 010 018
103 19c 0e2 187 087 1e4 010 0e2
018 186 0e0 087 0e0 1d4 1d4 1d4
19c 1d4 107 1d4 186 186 19e 09f
186 1e4 113 01a 018 103 19c 01b
018 01b 01a 0aa 09f 103 09c 01a
01b 01b 0e4 09f 010 09f 018 19c
0e0 103 0e0 084 107 015 01a 1e4
010 01a 018 19c 0e0 103 0e0 1aa
086 1e4 010 018 103 19c 018 19c
0e0 107 0e0 018 01a 01a 0a8 0ae
01b 19c 086 1e4 010 0e0 018 19c
107 0e0 018 084 107 015 018 103
19c 186 1e4 010 1e2 1d4 0e0 0e0
1d4 1d4 1d4 1d4 1d4 107 1d4 186
107 1e0 186 186 187 186 184 19e
103 19e 186 19e 1d7 103 1e4 103
19c 01b 01b 09f 09f 018 19c 0e0
107 0e0 019 09e 018 1d4 0e0 0e0
107 184 01a 01a 0aa 0e4 010 015
172 1d4 19e 1e4 113 0aa 018 19c
0e0 107 0e0 01a 019 0ab 01a 0aa
0e4 010 015 173 187 1e4 010 0e4
010 015 187 0e0 1d4 1d4 1d4 0e0
1d4 1d4 1d4 107 184 187 186 186
09d 19e 1e4 113 0aa 01a 0e4 010
0aa 018 1d4 19c 0e0 107 0e0 018
1d4 19c 0e0 107 0e0 103 019 09c
0e4 113 0e0 103 018 107 0ab 107
1a7 09f 0aa 0e2 1a6 1e2 1e2 09e
103 0e2 19c 103 018 010 0aa 0e2
09f 0aa 0e4 010 0e2 01a 0e4 010
01a 0e4 113 0aa 018 018 018 19c
09c 107 19c 103 0e2 103 01a 0aa
0e3 0a6 1e4 010 018 1d4 19c 018
107 0e0 01a 0e4 010 0e2 072 1d4
09e 0e4 010 01b 01a 0e4 010 015
0d4 0e1 01b 103 09e 186 172 0e4
113 0e0 1d4 1d4 1d4 018 107 0e0
103 09e 0e4 0a9 010 1a9 0a8 0e5
010 0e4 0e0 113 0e0 1e0 0b8 0e1
0e4 0b8 00c 015 1a9 0a9 0e4 113
1e0 044 015 1a9 107 015 044 0a9
049 072 021 024 172 100 00a 03f
179 16d 043 16b 020 074 167 066
161 165 079 16c 120 06f 100 173
020 074 167 066 161 100 174 020
074 171 163 06f 161 00a 172 069
174 120 175 065 16f 16c 02e 165
166 065 025 020 058 020 058 16c
020 074 161 00a 02d 120 065 064
073 020 169 100 06e 063 173 176
175 050 06f 065 142 064 172 06e
075 065 036 13a 031 04d 054 132
100 06d 055 120 025 075 16e 074
164 025 120 02e 045 075 067 161
070 172 02e 050 172 070 065 162
16e 166 074 020 167 00a 120 120
16f 166 074 04f 032 16c 06f 00a
077 061 164 00a 061 067 164 061
00a 077 061 173 061 165 03d 025
045 072 06f 16f 06d 061 021 178
174 020 164 070 172 02e 153 069
070 02e 164 153 069 176 066 06f
000 070 172 070 065 000 067 120
16d 066 020 165 174 161 030 00a
069 065 06f 161 100 174 064 120
161 050 173 168 065 020 120 141
079 00a 020 067 020 164 069 044
021 172 161 16f 16e 166 069 16c
021 16f 172 072 120 030 020 178
121 178 100 170 020 065 168 069
069 168 16c 120 165 079 00a 061
066 068 161 163 065 072 167 178
100 072 172 161 16e 16c 00a 16f
16d 067 16e 065 14e 172 161 06e
161 00a 165 16e 066 161 169 164
179 046 068 120 174 065 065 00a
174 069 173 16c 044 120 063 06b
100 174 02e 000 069 16e 02e 072
020 025 020 058 020 058 072 120
06f 166 064 025 14d 168 020 065
064 172 00a 16e 077 06f 100 16e
070 172 066 068 162 069 00a 077
061 061 178 000 069 061 06e 172
061 178 03a 025 03d 025 04b 06e
132 163 061 03a 020 061 074 070
172 16c 065 06e 172 00a 120 020
067 16d 120 065 065 06c 000 153
176 166 174 120 065 069 16f 06e
06f 172 161 06e 172 00a 020 067
174 065 065 065 044 020 166 174
06e 16c 00a 020 166 120 070 053
06d 16d 163 12a 168 120 02d 073
168 000 045 065 149 161 063 00a
020 020 067 120 053 066 068 066
06f 070 172 16c 065 06e 152 174
150 16c 00a 120 170 020 067 020
164 069 044 120 068 149 161 000
054 020 170 165 00a 1de 000 000
000 000 000 000 000 0f0 0f0 0f0
0f0 0f0 0f0 0f0 0f0 0f0 0f0 0f0
0f0 0f0 000 000 000 001 004 11b
000 000 1ff 000 100 00d 000 000

.bram_init 4
056 000 000 000 000 000 000 000
000 000 000 000 010 190 030 180
040 000 000 190 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 070 07f 060 0ef 06f 07f
000 000 020 030 040 050 060 070
000 010 020 030 040 050 060 070
000 010 020 030 040 050 060 070
000 010 020 030 040 050 060 070
010 000 000 000 080 080 080 080
080 050 040 030 052 042 080 0b1
050 040 030 052 042 080 0b1 050
040 030 052 042 080 0b1 050 040
030 052 042 080 0b1 050 040 030
052 042 080 0b1 030 050 019 070
018 018 1ff 000 000 000 030 035
000 000 010 081 010 030 088 1ff
000 190 000 000 000 000 000 000
000 000 000 061 022 000 040 000
020 040 060 04a 000 010 000 020
040 060 000 020 040 060 000 010
088 010 03b 059 15a 08a 018 018
1ff 039 08e 1ff 04a 1ff 008 190
040 050 1c2 030 000 000 000 000
000 000 000 000 080 020 000 029
088 050 052 049 000 038 010 060
030 018 000 1a0 06b 040 050 048
04a 05a 00a 000 018 010 009 000
05b 050 052 049 038 020 000 040
060 000 020 040 010 000 010 049
000 038 1ff 03a 010 03e 018 018
050 018 1ff 050 050 052 049 000
038 040 03a 010 070 059 15a 08a
018 018 1ff 039 010 018 030 088
010 030 088 1ff 000 050 052 049
000 038 010 018 030 010 058 07a
00b 000 018 050 000 000 000 049
038 000 0d2 010 000 020 040 060
000 020 040 000 010 039 019 1ff
04a 050 1ff 0d2 190 000 000 000
000 000 000 021 042 000 000 1e0
03a 011 028 000 038 038 000 188
018 1ff 03a 000 020 040 060 000
010 000 010 190 000 000 000 000
000 000 061 022 040 000 000 04c
000 039 010 018 035 008 010 00a
000 009 000 039 008 008 039 000
04c 04a 01a 1ff 025 010 018 000
188 000 020 040 060 000 010 000
010 010 018 000 038 1ff 010 190
000 000 000 000 000 000 000 000
041 002 022 060 020 040 039 010
011 000 011 000 001 019 008 000
028 000 030 008 000 030 008 000
00b 000 030 010 008 000 000 000
030 009 000 03c 010 008 000 000
000 03c 000 029 030 008 1ff 00b
03a 06b 1ff 04b 010 008 000 04b
1ff 038 000 06c 000 03d 010 008
000 03d 000 000 000 020 040 060
000 020 040 010 000 010 03a 06b
1ff 04b 010 008 000 04b 1ff 038
06c 029 1ff 029 02b 000 039 010
008 1ff 039 1ff 000 000 03c 010
008 1ff 000 000 03c 1ff 029 010
038 1d0 009 050 008 018 008 010
009 000 000 030 031 059 01a 018
070 008 000 000 009 000 000 000
1ff 000 030 059 01a 018 070 008
1ff 000 039 000 000 190 031 000
181 018 030 000 000 028 000 000
191 018 030 028 000 181 020 040
1ff 000 035 195 038 029 000 050
008 008 195 018 028 000 195 010
008 1b5 1ff 005 191 018 028 000
000 1ff 181 1ff 000 018 028 000
010 008 1ff 1b5 059 1ff 038 020
000 040 010 000 010 031 010 088
000 000 031 010 018 000 032 000
000 059 035 009 1ff 018 190 040
050 1c2 000 000 000 000 1ff 030
010 088 020 040 029 0ca 050 0d2
049 17f 03a 050 0d2 049 17f 03a
050 0d2 049 17f 03a 010 198 000
050 038 009 1ff 050 010 018 018
000 018 000 0d2 049 17f 03a 010
018 018 000 010 018 018 000 010
018 018 000 010 018 018 050 000
0d2 049 17f 03a 110 030 018 059
01a 000 010 008 018 000 019 050
018 018 018 000 059 050 0d2 049
17f 03a 000 000 000 010 058 012
000 008 000 020 040 010 000 010
05a 008 1f8 1ff 018 049 17f 03a
1ff 010 110 038 001 000 1b0 031
011 000 1b0 050 040 030 190 152
042 000 17f 0b1 1b0 010 000 010
030 000 000 010 180 180 180 180
180 180 180 180 180 180 17f 180
1ff 020 010 018 040 060 069 000
000 020 1ff 000 005 00c 100 02c
000 010 00c 000 02c 000 010 00c
000 1bc 039 010 029 000 190 198
018 018 030 018 1ff 000 000 030
010 00c 1ff 000 17f 020 050 030
152 040 0b1 17f 025 000 001 000
01d 018 030 079 050 05a 00b 000
000 17f 000 025 011 070 050 07b
1ff 010 198 030 018 018 0f8 02d
010 05d 1ff 000 17f 000 1ff 025
010 00c 000 02c 000 010 010 00c
000 010 00c 000 030 17f 000 010
035 035 010 00c 00c 1a0 010 070
038 039 1b9 050 039 099 01c 000
000 0b9 009 000 000 028 090 018
058 1ff 038 010 031 100 050 020
000 0ad 08c 010 019 100 00e 1ff
020 00c 1ff 010 00c 1ff 030 17f
030 010 050 030 045 000 010 152
040 0b1 04a 0ff 065 010 00a 1ff
020 1ff 060 050 152 040 042 030
000 0b1 038 1ff 000 010 040 030
005 042 000 0b1 050 152 0ff 020
1ff 000 050 152 0ff 000 000 1ff
020 17f 000 035 010 005 080 025
000 010 010 005 000 025 000 010
010 005 000 010 005 1ff 020 000
02d 08c 050 052 04d 0ff 03c 020
051 010 1f0 010 0a0 038 009 000
038 000 04d 03c 000 000 000 000
0ff 000 030 07f 039 070 010 010
050 018 018 1ff 000 050 000 052
005 000 010 005 17f 020 038 17f
000 010 005 040 030 018 042 000
0b1 050 000 000 0ff 1d2 17f 020
005 000 025 000 010 010 005 000
010 005 17f 000 03c 17f 000 010
015 000 050 01c 038 010 039 010
019 000 05c 050 040 030 0d2 042
1ff 0b1 005 000 010 005 17f 050
040 030 152 042 0ff 0b1 17f 060
050 030 052 040 0ff 031 17f 020
17f 000 07f 020 17f 000 050 040
030 152 042 0ff 0b1 17f 060 030
018 198 050 000 0ff 1d2 17f 020
010 040 030 018 042 000 0b1 050
07f 1d2 060 000 17f 020 050 07f
1d2 060 17f 000 010 008 000 050
040 030 1d2 042 0b1 07f 000 17f
020 038 17f 000 010 005 000 010
050 1ff 1d2 198 038 059 000 050
1ff 1d2 05c 03a 01c 00d 000 01c
030 05a 05d 01c 041 000 000 000
0b1 000 07f 000 070 030 039 00c
01b 028 1ff 010 050 17f 1d2 020
020 000 030 070 1ad 1ff 021 010
020 000 008 02d 000 08c 050 1d2
04d 1ff 03c 038 17f 000 010 005
000 010 050 1d2 04d 17f 03c 198
038 059 000 050 1ff 1d2 050 1d2
04d 07f 03c 050 010 030 020 1f0
010 052 051 02a 000 04d 050 052
07f 03c 030 041 1ff 000 050 1ff
052 058 00a 000 058 000 04d 03c
000 000 000 000 000 07f 000 050
1ff 03a 070 030 010 010 050 039
1ff 018 05a 018 1f8 1ff 019 17f
052 020 000 02d 08c 050 052 04d
07f 03c 060 017 020 000 04d 03c
07f 050 010 130 050 001 000 000
078 008 018 018 1ff 050 050 052
04d 07f 03c 010 060 010 170 030
001 000 000 038 038 00d 000 027
000 000 038 04d 000 000 000 03c
000 000 000 07f 050 010 070 010
067 018 018 1ff 030 010 007 000
010 050 000 0d2 04d 07f 03c 050
000 0d2 04d 07f 03c 0ff 060 021
011 1ff 04d 1ff 050 07f 020 07f
005 18c 010 01c 025 018 018 1a9
0ff 029 0d2 17f 040 000 010 06b
04e 010 01e 000 061 010 008 000
030 01a 0ff 020 050 040 030 0d2
042 1ff 0b1 0ff 049 1ff 060 010
04a 19a 018 000 050 000 0d2 040
1ff 03c 010 00f 000 018 03b 008
04a 037 000 040 010 00f 000 000
008 06a 040 0ff 1a9 018 018 00b
1ff 05d 000 000 000 040 1ff 03c
1ff 04a 002 030 000 041 060 042
000 042 042 1ff 063 075 063 006
052 042 000 000 033 044 013 1ff
075 000 000 054 1ff 000 000 036
012 1b9 005 090 137 134 180 005
039 110 0b4 134 0b6 010 032 110
039 036 005 1b0 132 0b9 122 134
0b6 010 032 110 039 12b 134 0ba
190 0ba 032 110 039 100 134 1b7
1b2 0b9 132 110 036 1b0 005 039
0b0 132 032 018 190 018 005 1b0
0ba 190 13c 180 19a 0a2 032 190
0ba 0a2 133 027 0b9 110 032 134
030 1b9 0ba 117 0ba 110 0b9 01d
037 031 010 019 019 190 110 11a
024 190 090 137 032 137 033 010
012 0b2 026 105 0bc 0ba 110 039
1b9 0b0 117 1b9 0b0 0b9 037 03a
037 137 0b4 0aa 032 0a2 1bc 03a
030 137 0b4 0a9 018 030 0b9 000
037 132 137 100 0b2 190 032 031
000 037 132 032 032 1b9 010 12c
139 016 010 133 010 0b2 005 1b2
134 1b6 032 1b9 0b0 117 032 1b7
1b9 090 132 032 1b7 132 017 0b2
1a7 1b9 0b0 0b9 037 128 0b9 134
0b2 1b9 0b1 015 037 0b9 0bc 180
1ba 032 110 039 1a9 031 010 029
136 0b6 032 130 010 03a 029 026
110 100 138 0b9 1b6 032 037 0a9
005 1b7 036 1b2 037 034 037 1b0
005 036 032 1b9 030 0bc 01d 012
01e 012 1a1 130 1b2 005 1b2 1b7
033 032 1b0 1b4 036 117 180 039
0b6 090 0b9 1bc 110 010 032 012
029 03a 1b7 0b6 033 1b0 000 133
0b6 110 1b4 132 037 1b7 036 110
039 180 1b1 033 110 039 039 134
113 0b6 090 0b2 03c 0b9 0b2 005
130 1b7 0b4 032 0a9 0b6 0b4 117
12b 134 117 0ab 0b3 133 005 1b9
020 02c 018 090 018 005 190 132
1b9 0b7 110 132 0b2 1b2 1b2 016
090 137 005 135 037 0b2 0a1 037
1b9 0b0 0b6 016 137 1b7 000 037
132 03a 012 0ab 0b3 0ba 090 137
03a 012 010 02c 010 12c 1b7 110
119 0b7 037 005 190 039 0b4 1b9
0b0 0b7 032 010 0b3 100 0a9 138
0b9 134 1b6 010 0b3 0ba 115 032
132 1b4 1b4 1b6 005 190 03b 1b3
037 1b7 036 010 0b3 100 1aa 0b6
130 03a 1ba 037 0a9 014 0b0 014
032 1b0 100 0a8 137 0b9 0b6 122
090 031 135 039 1b2 029 033 034
034 095 0b9 190 116 039 0b4 100
0a9 138 0b9 134 0a8 0b6 005 190
0b9 1b9 0b0 0b7 032 190 0a0 037
0a4 1b0 100 1a1 130 138 0b9 1b6
032 037 0a9 0bb 190 116 039 015
0b4 0b4 1b9 132 000 156 000 000
000 000 000 000 000 080 080 080
100 100 100 100 100 100 100 100
180 180 000 000 000 13d 0be 086
000 000 07f 000 0a0 000 000 000

.bram_init 5
005 000 040 000 1c0 000 140 000
0c0 000 040 000 030 107 140 100
140 000 000 13f 004 106 008 10a
00c 10e 010 112 014 116 018 11a
01c 11e 020 122 024 126 028 12a
02c 12e 030 132 034 136 038 13a
03c 13e 080 080 03c 100 03e 000
03e 000 000 100 000 100 000 100
000 100 000 100 000 100 000 100
000 100 000 100 000 100 000 100
000 100 000 100 000 100 000 100
100 000 000 000 100 000 100 000
100 03c 03c 03c 006 102 040 102
03c 03c 03c 0c6 102 080 102 03c
03c 03c 146 102 0c0 102 03c 03c
03c 086 102 100 102 03c 03c 03c
1c6 102 140 102 000 1c0 0aa 000
040 02e 13f 000 012 000 000 086
012 000 180 0a2 080 1c0 0a6 17f
000 13f 020 124 028 12c 030 134
038 13c 012 106 108 000 000 180
000 040 1c0 024 100 000 000 100
000 100 000 100 000 100 012 100
0b0 000 020 000 040 0a2 040 034
0ff 100 0bc 07f 000 1bf 000 13f
03c 000 107 100 120 024 02c 130
034 138 012 128 180 03c 03c 102
102 03c 006 124 0c0 120 1c0 03c
000 03f 001 1ff 046 040 080 02a
030 000 034 140 040 000 022 000
12c 03c 0c6 124 120 000 100 100
000 100 000 100 000 080 100 124
1c0 120 03f 128 1c0 138 03f 040
000 02a 17f 080 03c 146 124 000
120 100 128 000 000 000 040 0a2
040 02e 0ff 100 1c0 03c 180 0a6
040 1c0 0a6 07f 000 03c 186 124
1c0 120 1c1 03c 000 000 000 000
02a 100 100 03c 02e 12a 026 124
120 180 0c6 000 100 000 100 000
100 000 100 012 100 040 032 1ff
100 03c 07f 0c6 03f 020 124 028
12c 030 112 106 108 100 040 13f
020 1c0 030 0c0 1c0 000 024 13f
02c 03f 020 000 100 000 100 000
100 012 000 13f 120 024 128 02c
130 012 106 108 000 000 080 130
0c1 124 080 028 000 016 000 022
100 022 140 124 040 1c0 124 0c1
130 040 030 13f 116 000 022 080
1ff 100 000 100 000 100 000 012
100 080 020 02c 000 07f 000 03f
020 124 028 12c 134 038 030 112
106 108 10a 000 140 0c0 000 000
022 0c0 034 080 1c0 040 038 140
038 0c0 000 026 000 000 026 1c0
100 028 140 000 022 100 000 020
140 040 028 130 000 022 0c0 000
020 130 000 040 100 026 0ff 100
128 000 07f 12c 000 022 080 12c
0ff 120 1c0 130 028 134 000 022
100 134 020 000 000 100 000 100
000 100 000 100 012 000 128 000
13f 12c 000 022 100 12c 1bf 120
130 040 13f 040 0c0 028 124 000
022 0ff 124 1ff 000 028 130 000
022 07f 000 020 130 07f 040 014
0c0 0ff 02a 0c0 02a 040 000 0c0
022 012 000 014 1c0 140 000 000
000 02e 140 000 006 012 000 000
1bf 000 014 140 000 040 000 02e
13f 000 000 012 000 03f 1c0 020
03f 1c0 040 124 028 026 000 112
1ff 1c0 140 026 000 07f 040 140
0bf 000 1c0 03f 1c0 024 100 100
02a 020 1ff 1c0 028 000 1ff 100
022 07f 1bf 020 1ff 1c0 026 100
000 17f 07f 0ff 000 1c0 028 140
100 022 03f 07f 024 0ff 120 100
000 000 100 012 000 1c0 080 006
012 000 106 000 00a 100 022 012
000 000 022 02a 03f 040 03f 03c
000 107 020 124 028 112 13f 000
0c0 000 03c 03c 102 102 03c 186
124 1bf 128 03c 146 124 07f 128
03c 006 124 13f 128 1c0 1ff 100
000 0e2 02a 13f 03c 100 022 1c0
122 1c0 022 046 124 0bf 128 100
022 1c0 122 000 022 1c0 022 100
022 1c0 122 000 022 1c0 03c 022
1c6 124 17f 128 177 001 005 000
022 0c0 000 000 022 1c0 100 080
000 02a 022 140 020 03c 006 124
1ff 128 000 000 000 000 000 022
140 100 000 100 000 100 012 000
000 100 12b 03f 022 124 07f 128
1bf 000 177 005 026 0c0 1ff 0e6
022 000 1ff 03c 03c 03c 13f 106
102 012 17f 102 1ff 000 012 100
000 012 000 13f 01c 120 024 138
03c 012 128 02c 130 034 07f 104
1bf 040 03c 0c7 000 000 124 000
022 1c0 03f 000 1c0 034 1c0 034
000 100 022 1c0 022 0c0 0c0 022
0c0 1bf 1c0 180 022 040 1ff 1bf
026 040 000 026 1bf 000 100 000
180 022 13f 140 1bf 000 03c 03c
186 000 102 13f 1c0 000 030 140
034 034 000 022 000 040 004 022
12a 07f 12e 1c0 030 100 100 040
17f 000 100 100 026 02a 001 040
1c0 022 1ff 000 1bf 000 03f 1c0
140 022 0c0 022 140 140 080 022
040 0c0 022 1c0 000 17f 000 000
022 022 000 022 022 1ff 000 1c0
022 022 100 100 02a 03f 030 000
000 07f 016 100 000 122 000 040
02e 03f 022 000 022 140 03c 03c
03c 147 102 000 022 000 022 0bf
040 022 0ff 000 022 17f 000 1bf
000 000 03c 03c 022 016 080 086
000 102 022 13f 116 000 022 0ff
1c0 07f 000 03c 186 03c 102 03c
180 102 000 1ff 000 000 03c 03c
022 102 000 102 03c 006 07f 1c0
0bf 000 03c 0c6 0ff 000 000 0ff
1c0 07f 000 1c0 140 022 0c0 022
000 0c0 180 022 0c0 022 080 000
0c0 022 080 140 022 13f 03c 03c
102 102 03c 187 134 0bf 130 03c
087 001 1ff 03f 001 000 02e 080
032 026 134 130 02e 132 022 10a
1ff 126 100 1ff 126 000 100 000
100 100 004 0bf 000 03c 180 107
022 1c0 040 022 1bf 1c0 000 0ff
000 000 022 03c 03c 100 102 000
102 03c 122 000 0ff 046 13f 1c0
022 040 022 1c0 100 000 022 1c0
080 022 1ff 001 000 17f 000 000
022 180 03c 100 000 080 022 000
022 040 022 03c 03c 03c 006 102
13f 102 022 140 180 022 0ff 03c
03c 03c 106 102 0ff 102 0ff 000
03c 03c 107 000 0ff 102 03f 1c0
0bf 000 17f 1c0 1bf 000 03c 03c
03c 006 102 13f 102 13f 040 080
026 1ff 03c 022 0ff 146 13f 1c0
000 03c 03c 022 102 040 102 03c
1ff 186 000 001 1bf 1c0 03c 03f
046 000 1ff 000 000 022 0c0 03c
03c 03c 106 102 102 0bf 001 0ff
1c0 000 03f 000 000 022 140 1c0
03c 13f 186 1ff 100 022 040 03c
17f 0c6 022 000 000 032 000 122
03c 000 134 000 104 032 12a 022
102 12e 17f 126 100 100 040 100
000 026 03f 001 03c 03f 046 03c
03c 000 000 100 0c6 0ff 102 000
03c 03c 022 102 1c0 102 03c 106
134 13f 130 000 1bf 000 000 022
1c0 1c0 03c 186 134 07f 130 1ff
100 022 100 03c 03f 0c6 03c 1c6
134 1bf 130 03c 001 000 100 1ff
03f 087 000 026 140 134 03c 047
1ff 130 000 000 17e 000 03c 17f
087 000 02e 100 032 02a 134 130
12e 026 132 022 10a 0bf 12a 100
0be 12a 100 000 100 000 100 040
0bf 100 000 100 12b 13f 022 1bf
007 03c 03c 102 102 03c 1c7 134
1ff 130 03c 047 000 122 134 130
1ff 100 000 000 080 02a 0c0 000
040 022 100 026 07f 080 03c 147
134 1bf 130 000 000 140 000 080
026 0c0 000 040 000 022 0c0 032
000 000 000 134 022 022 136 130
132 02e 122 13f 000 100 000 100
040 100 02e 17f 080 000 022 000
0c0 03c 01c 1c7 134 0bf 130 03c
01c 007 134 13f 130 13f 000 040
022 1bf 134 17f 03c 17f 1c0 0ff
1c0 03f 080 022 1c0 030 022 03f
0bf 022 0c7 13f 000 000 000 022
040 100 022 000 02c 000 022 000
000 022 1ff 040 03c 03c 03c 047
102 1be 102 1bf 124 0ff 000 080
022 1cf 026 1c0 03c 038 087 000
1fe 130 000 022 040 038 040 026
040 028 040 000 000 022 140 000
128 128 000 03f 1ff 000 040 022
03f 134 02c 122 038 000 07e 130
07f 040 000 000 140 000 040 000
140 018 008 13f 00c 00c 040 088
018 040 100 000 000 000 000 1ff
00c 012 000 000 1bf 000 01a 000
148 09b 100 099 09c 05c 1cf 0c0
15d 002 0d9 1db 0d8 05c 1c8 119
01a 11c 180 01c 09c 088 05c 1db
0d8 05c 1c8 111 09a 05c 1db 0d9
15c 199 108 119 19a 155 059 019
11c 059 0db 099 188 01c 100 01d
11a 00e 088 15e 14b 15e 180 01c
0d9 0db 08b 0d0 18d 09b 159 054
159 0d9 09b 15c 0da 058 019 11c
01b 11b 01e 002 11a 15d 1da 0c8
188 048 18c 08e 008 150 00c 082
048 010 109 019 088 05b 048 140
199 109 092 002 0d9 19a 119 01a
1db 19b 002 1db 01b 0d9 01d 01d
01d 01c 0da 098 19d 11a 15b 11c
019 01c 019 10c 008 19d 1db 1d1
1db 00e 15b 154 19a 1d8 108 15b
1d1 1db 00e 01d 099 01c 00c 002
1dc 188 09c 05c 1db 119 140 158
1db 05b 019 1db 19b 002 11d 019
1db 1db 002 11d 019 05c 148 099
01b 1db 01b 0d9 09d 1dc 158 01b
01b 15b 0d8 00c 088 0d9 009 1d4
018 108 111 09a 05d 15a 1dd 091
002 059 0c8 1db 1dd 15a 091 088
10a 1d3 1dc 158 05b 019 0c8 158
000 099 108 01c 01d 01d 188 01c
0c0 05c 148 09b 01d 009 008 016
008 096 15b 15c 19b 0c0 0d8 019
108 188 01c 01c 11c 18b 114 01d
0d8 099 019 118 1d9 05c 008 096
05d 008 099 05b 188 01c 094 05c
19a 059 01c 002 008 099 048 119
05a 010 05a 048 119 01a 1c8 11c
002 0d8 0da 01b 008 0d8 18a 0c0
11c 019 01b 0c8 158 159 0d9 082
05c 1db 08b 099 05e 18b 140 09b
00c 088 15e 148 15e 180 19b 09c
01c 19d 00e 002 0db 0d8 19b 148
099 0dc 140 1db 0c8 059 198 01d
1db 01b 0d8 048 11c 059 1d1 1db
00e 008 096 099 0da 1da 099 01c
008 016 00c 048 00c 002 1db 0d4
00c 15b 0d9 100 114 01d 019 1db
01b 118 048 05d 119 00a 119 1dc
158 1db 11b 10a 158 08a 01d 01d
05c 058 19b 11b 080 014 048 01b
008 099 048 05d 119 10a 1db 019
1dc 088 15d 0c8 158 159 11d 048
188 01c 14a 099 15c 15a 019 054
15b 15a 002 0c8 0d8 054 05b 0c8
09c 019 0d8 014 119 01a 01a 08a
19d 1dc 158 01b 152 0d8 080 114
019 1db 01b 118 048 114 013 0c8
18b 01c 0ca 15b 15c 1dc 158 05b
019 0c8 150 11a 014 111 09a 01a
0da 119 098 09b 000 1ef 040 080
0c0 100 140 180 1c0 007 1c7 187
047 0c7 187 087 107 147 187 0c7
087 147 000 000 000 014 042 000
100 000 13e 100 042 000 000 000

.bram_init 6
004 000 002 000 001 000 001 000
001 000 001 000 000 01f 000 001
000 000 000 010 000 000 001 001
002 002 003 003 004 004 005 005
006 006 007 007 008 008 009 009
00a 00a 00b 00b 00c 00c 00d 00d
00e 00e 002 000 000 00d 000 000
000 000 000 000 001 001 002 002
003 003 004 004 005 005 006 006
007 007 008 008 009 009 00a 00a
00b 00b 00c 00c 00d 00d 00e 00e
00f 000 000 006 010 014 017 01b
01e 000 000 000 00c 011 007 01e
000 000 000 00d 011 006 01e 000
000 000 00e 011 005 01e 000 000
000 00f 011 004 01e 000 000 000
00f 011 003 01e 000 000 000 000
000 000 01f 000 000 000 000 000
000 000 002 000 000 000 000 01d
000 01b 000 000 001 001 002 002
003 003 004 000 000 000 000 002
004 000 000 000 001 004 000 000
001 001 002 002 003 003 000 004
000 003 000 000 000 000 000 000
01f 000 000 018 001 01c 004 016
000 004 00e 001 005 006 007 007
008 008 009 006 015 000 000 011
01e 000 011 000 018 000 003 000
000 000 000 01f 017 000 000 001
000 000 000 003 000 000 000 002
000 000 015 000 000 006 005 006
007 007 008 008 009 014 009 000
013 000 012 000 003 000 000 000
004 000 01b 000 000 01a 000 012
000 001 000 003 004 000 000 000
000 000 01f 000 00f 000 002 000
000 000 000 00c 000 000 01e 000
00e 000 00f 000 000 001 000 000
000 002 000 000 001 000 000 000
000 00c 003 009 005 006 006 007
007 008 008 000 009 000 000 01c
000 000 015 007 01d 000 000 001
001 002 002 000 000 003 001 01f
009 001 000 000 006 006 000 01f
000 01f 009 000 000 001 001 002
002 000 003 01b 001 002 002 003
003 004 000 000 000 000 001 000
013 000 000 000 006 000 000 000
000 000 000 000 000 01f 000 00e
000 000 000 01d 000 000 000 001
01f 001 002 002 003 003 004 000
004 000 000 000 000 01e 000 01c
000 000 001 001 002 003 002 003
000 000 000 004 004 00c 000 000
000 007 000 00b 01f 000 000 009
000 003 000 000 005 00b 000 006
000 000 004 000 000 000 000 000
004 000 000 000 000 000 006 000
000 000 006 000 00c 000 01d 000
000 000 012 000 000 000 004 000
011 000 003 000 000 000 000 000
000 000 000 000 000 000 001 001
002 002 003 003 000 004 000 000
00a 000 000 000 000 000 009 000
000 000 015 000 000 000 000 000
000 01c 000 01b 000 000 000 000
000 01e 000 000 000 013 000 000
000 010 000 003 000 000 000 000
000 000 000 000 01f 000 000 008
000 000 000 000 000 000 000 000
01e 000 000 000 000 000 000 000
01f 000 000 000 000 01e 01f 000
01a 01f 001 000 001 000 001 001
017 01f 000 000 003 019 001 000
01c 000 01f 01a 01f 000 000 000
001 000 017 01f 000 002 013 000
001 019 01d 000 013 01f 000 000
000 01c 015 01c 000 01f 000 000
000 001 01e 015 000 01b 000 000
000 001 001 000 002 01f 000 000
000 000 000 000 000 000 000 000
000 000 000 000 01f 000 015 000
007 012 009 009 00a 00a 01d 002
000 000 000 000 011 01e 000 009
000 01f 000 000 00d 000 01f 000
000 012 000 01e 000 01f 01f 000
000 000 000 01f 000 000 009 000
000 000 000 018 000 01c 000 001
009 001 001 002 009 001 001 002
009 001 000 003 009 001 000 000
01b 000 019 000 015 000 004 000
000 002 000 001 000 001 000 000
000 001 000 002 000 000 01e 000
016 000 006 000 002 000 000 000
001 000 009 009 00a 00a 000 00b
000 000 01f 01d 000 000 014 000
01d 000 015 004 000 002 01f 000
000 002 01f 000 000 000 01f 001
011 000 011 01e 01f 000 000 000
000 000 000 015 005 005 006 008
009 00a 006 007 007 008 01e 009
00c 000 000 01f 000 000 000 000
002 004 000 000 01f 000 00d 000
009 004 000 013 000 002 004 000
012 01e 01f 002 000 001 017 01e
011 000 000 000 01c 000 008 000
004 000 01f 004 01b 000 000 000
00d 000 01e 008 01f 004 000 003
000 000 005 000 000 000 000 003
002 019 001 01f 000 001 002 000
01e 003 001 003 000 000 000 000
01f 000 016 000 016 000 01c 01f
005 000 001 000 006 007 005 000
00d 005 000 000 000 014 000 003
001 011 003 001 011 01f 000 01f
000 000 001 003 000 000 000 001
000 000 000 000 000 000 000 000
000 01e 000 000 000 000 000 000
000 011 01e 000 000 000 000 00f
000 000 01a 008 000 01a 000 00f
004 001 000 000 001 000 001 010
000 01e 009 01a 000 000 000 00c
004 00c 000 000 00b 000 011 000
001 01e 000 004 000 000 000 000
000 011 001 01e 000 014 017 004
009 000 000 017 016 000 006 008
004 008 000 01f 00d 000 00a 000
00a 00e 00c 000 01e 000 006 00d
00c 000 015 00c 000 005 000 000
011 01e 000 010 000 012 000 000
003 000 01f 000 000 000 000 002
000 000 000 000 004 003 003 001
00f 002 002 00d 000 004 003 003
001 000 000 01d 000 000 01a 014
000 008 00d 000 01f 004 000 019
000 000 000 000 000 000 011 00a
01e 000 000 000 00b 000 01d 004
000 007 000 003 00e 00e 000 006
00e 000 01b 000 000 015 000 000
000 01d 000 000 000 000 001 000
000 01c 000 000 000 000 01e 011
010 01e 000 005 00e 000 018 000
000 000 01d 011 005 01e 017 000
000 000 017 000 004 011 002 004
016 000 008 004 015 000 000 000
000 01b 011 002 01e 014 000 000
001 01f 000 000 001 002 013 004
000 000 000 000 011 001 01e 000
01f 007 000 000 011 004 000 01f
00a 000 010 000 000 000 001 000
000 000 00c 011 01e 01d 000 00f
004 000 009 000 000 000 000 007
000 002 010 01f 000 000 004 000
001 014 000 000 000 000 002 000
000 000 000 000 000 001 000 000
01e 002 018 001 002 001 000 000
000 000 01d 000 000 01e 01d 000
000 000 000 000 018 01e 011 000
000 000 000 011 000 01e 000 00c
000 017 000 000 000 000 000 000
000 007 000 010 000 01c 000 01f
000 000 000 000 01f 014 000 01e
000 011 000 000 000 000 000 01f
000 003 000 000 001 000 000 008
00f 000 000 000 00e 000 000 01b
00b 000 000 002 000 000 000 000
004 004 003 003 001 00d 002 002
00b 000 004 004 003 003 001 000
01b 000 000 000 01f 003 000 011
00e 000 000 011 01e 000 017 000
009 000 000 01c 000 001 000 000
008 001 000 000 000 000 000 000
000 000 000 000 01f 000 000 01d
000 006 000 000 000 003 000 000
000 000 000 000 000 000 002 000
002 000 000 000 001 000 000 000
003 003 002 003 002 003 003 002
000 000 000 01c 000 000 000 002
000 000 000 002 000 001 000 000
000 006 000 000 000 012 000 000
000 016 000 01e 000 011 004 011
01f 01a 000 001 01f 000 000 01a
010 000 009 004 000 003 001 001
000 000 000 006 000 000 000 002
000 000 00d 000 000 000 000 00b
011 01a 01e 00c 000 01d 000 000
001 01f 000 000 000 000 00f 000
018 000 000 000 002 000 000 000
000 000 001 000 000 000 000 000
000 000 000 019 01f 000 000 000
01e 000 001 000 000 000 015 000
01d 000 000 000 002 000 000 000
000 000 000 01f 000 000 008 000
000 008 000 000 000 000 000 01e
000 000 000 000 01c 000 000 000
00c 00e 008 00e 001 00e 007 00e
00c 000 00c 00c 00e 00c 00d 00d
004 00e 008 00d 00e 001 00c 00c
00e 00c 00d 00d 001 00d 00c 00e
00c 00d 00e 00d 005 00c 00f 004
00e 00e 00c 00e 00c 00d 00a 004
00d 004 007 004 007 004 008 00d
00e 00d 001 00a 006 00c 00c 00f
00d 00e 001 00c 00e 00c 004 00e
004 00e 00e 000 00d 00c 00d 00a
008 006 006 007 00a 008 006 001
00c 00a 00c 004 00e 00d 00c 004
005 00c 00f 000 00c 00d 00d 004
00c 005 000 00c 004 00e 004 004
004 004 00e 00e 005 00c 00e 00d
004 004 004 006 00e 00c 007 00d
00d 004 00c 00c 00d 00d 00e 00c
00d 00d 004 004 00e 004 00f 000
00d 00d 00e 00c 00d 00c 008 00e
00c 00c 004 00c 005 000 00e 004
00c 00d 000 00e 004 00d 00d 001
004 00c 004 00e 001 00d 00d 004
004 00d 00e 004 00c 005 00b 00e
00d 00e 00d 001 00d 00c 00d 00a
000 00c 00c 00c 00d 00c 00a 00c
00e 00d 00d 00d 00c 004 00a 00d
00a 00e 00c 004 004 004 008 00d
008 00c 00c 00e 004 00b 006 004
006 001 00d 00c 00d 008 00d 004
00e 00c 00d 004 00e 005 00e 004
00e 00e 004 00d 00d 00c 006 001
00c 00e 00e 00d 00c 00d 00e 00c
00d 00d 00d 000 00e 00e 00d 00d
004 00d 00d 00d 00d 004 004 00e
000 00e 00e 00e 005 00e 005 00a
00e 004 00e 00a 00d 00d 00c 001
00d 00c 001 00e 00d 005 008 00e
00f 007 004 007 004 009 00c 00e
004 00d 004 000 00c 00d 00d 004
00e 00e 00a 00d 00c 004 00d 004
00c 004 00e 00c 00e 004 00d 00d
004 006 001 00e 00c 00d 00e 004
006 004 00f 004 00f 000 00e 00a
004 00d 00e 004 00e 004 004 00c
004 00c 00d 00c 00e 00e 00e 00d
00d 00c 00c 00c 00e 001 004 004
00d 00c 00d 00c 005 00d 00d 004
00e 00e 00d 00c 00e 00e 00c 004
00c 00c 00c 00a 00d 00c 00d 00c
008 00d 00d 00e 00d 00d 004 00c
00c 00c 000 008 00d 009 00c 00c
001 004 00e 00a 00d 004 00e 00e
00d 00d 00d 004 005 00e 005 00e
004 00c 004 00c 00d 008 004 00a
008 00d 00c 00d 00c 00d 00d 00c
004 00a 009 00e 00a 00d 001 004
00e 00d 00e 001 000 01d 000 000
000 000 000 000 000 017 019 01e
003 006 00a 011 015 018 01b 01f
005 00b 000 002 000 000 000 000
002 003 00c 002 001 000 000 000

.bram_init 7
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 8
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 9
000 000 000 000 000 000 000 000
07e 081 0a5 081 0bd 099 081 07e
07e 0ff 0db 0ff 0c3 0e7 0ff 07e
044 0ee 0fe 0fe 07c 038 010 000
010 038 07c 0fe 07c 038 010 000
018 03c 0db 0ff 0db 018 03c 000
018 03c 07e 0ff 07e 018 03c 000
000 000 03c 03c 03c 03c 000 000
0ff 0ff 0c3 0c3 0c3 0c3 0ff 0ff
000 07e 042 042 042 042 07e 000
0ff 081 0bd 0bd 0bd 0bd 081 0ff
00f 007 007 07d 0cc 0cc 0cc 078
078 0cc 0cc 0cc 078 030 0fc 030
01f 033 03f 030 030 070 0f0 0e0
03f 063 07f 063 063 067 0e6 0c0
0db 0db 03c 0e7 0e7 03c 0db 0db
0c0 0f0 0f8 0fe 0f8 0f0 0c0 000
006 01e 03e 0fe 03e 01e 006 000
030 078 0fc 030 030 0fc 078 030
06c 06c 06c 06c 06c 000 06c 000
07f 0db 0db 0db 07b 01b 01b 000
03c 060 03c 066 066 03c 006 03c
000 000 000 000 0fe 0fe 0fe 000
018 03c 07e 018 07e 03c 018 07e
030 078 0fc 030 030 030 030 000
030 030 030 030 0fc 078 030 000
000 008 00c 0fe 00c 008 000 000
000 020 060 0fe 060 020 000 000
000 000 0c0 0c0 0fe 000 000 000
000 024 042 0ff 042 024 000 000
000 010 038 07c 0fe 0fe 000 000
000 0fe 0fe 07c 038 010 000 000
000 000 000 000 000 000 000 000
018 018 018 018 018 000 018 000
0cc 0cc 0cc 000 000 000 000 000
036 06c 0fe 06c 0fe 06c 0d8 000
018 07e 0c0 07c 006 0fc 030 000
0c2 0c6 00c 018 030 066 0c6 000
038 06c 038 070 0de 0cc 076 000
030 030 060 000 000 000 000 000
00c 018 030 030 030 018 00c 000
030 018 00c 00c 00c 018 030 000
000 06c 038 0fe 038 06c 000 000
000 018 018 07e 018 018 000 000
000 000 000 000 000 018 018 030
000 000 000 07e 000 000 000 000
000 000 000 000 000 018 018 000
002 006 00c 018 030 060 0c0 000
07c 0ce 0de 0f6 0e6 0c6 07c 000
018 038 018 018 018 018 07e 000
07c 0c6 006 01c 070 0c6 0fe 000
07c 0c6 006 01c 006 0c6 07c 000
01c 03c 06c 0cc 0fe 00c 00c 000
0fe 0c0 0fc 006 006 0c6 07c 000
03c 060 0c0 0fc 0c6 0c6 07c 000
0fe 0c6 00c 018 030 030 030 000
07c 0c6 0c6 07c 0c6 0c6 07c 000
07c 0c6 0c6 07e 006 00c 078 000
000 018 018 000 000 018 018 000
000 018 018 000 000 018 018 030
00c 018 030 060 030 018 00c 000
000 000 07e 000 000 07e 000 000
030 018 00c 006 00c 018 030 000
03c 066 006 00c 018 000 018 000
07c 0c6 0de 0de 0de 0c0 07c 000
038 06c 0c6 0c6 0fe 0c6 0c6 000
0fc 06e 066 07c 066 06e 0fc 000
03e 062 0c0 0c0 0c0 062 03e 000
0f8 06e 066 066 066 06e 0f8 000
0fe 062 060 078 060 062 0fe 000
0fe 062 060 078 060 060 0f0 000
03e 062 0c0 0c0 0ce 066 03e 000
0c6 0c6 0c6 0fe 0c6 0c6 0c6 000
03c 018 018 018 018 018 03c 000
01e 00c 00c 00c 00c 0cc 078 000
0e6 066 06c 078 078 06c 0e6 000
0f0 060 060 060 060 066 0fe 000
0c6 0ee 0fe 0d6 0c6 0c6 0c6 000
0c6 0e6 0f6 0fe 0de 0ce 0c6 000
07c 0c6 0c6 0c6 0c6 0c6 07c 000
0fc 066 066 07c 060 060 0e0 000
07c 0c6 0c6 0d6 0de 07c 006 000
0fc 066 066 07c 078 06c 0e6 000
07c 0c6 0e0 038 00e 0c6 07c 000
07e 05a 018 018 018 018 03c 000
066 066 066 066 066 066 03c 000
066 066 066 066 066 03c 018 000
0c6 0c6 0c6 0d6 0fe 0fe 0c6 000
0c6 06c 038 038 06c 0c6 0c6 000
066 066 066 03c 018 018 03c 000
0fe 0cc 018 030 060 0c6 0fe 000
03c 030 030 030 030 030 03c 000
080 0c0 060 030 018 00c 006 000
03c 00c 00c 00c 00c 00c 03c 000
018 03c 066 000 000 000 000 000
000 000 000 000 000 000 000 0ff
018 018 00c 000 000 000 000 000
000 000 038 00c 07c 0cc 076 000
060 060 060 07c 066 066 0dc 000
000 000 07c 0c4 0c0 0c4 07c 000
00c 00c 00c 07c 0cc 0cc 076 000
000 000 078 0cc 0fc 0c0 07c 000
038 06c 060 0f8 060 060 0e0 000
000 000 076 0cc 0cc 07c 00c 07c
0e0 060 060 07c 066 066 066 000
030 000 070 030 030 030 038 000
00c 000 01c 00c 00c 0cc 0cc 078
0e0 060 066 06c 078 06c 066 000
070 030 030 030 030 030 038 000
000 000 0cc 0fe 0d6 0c6 0c6 000
000 000 0dc 066 066 066 066 000
000 000 03c 066 066 066 03c 000
000 000 0dc 066 066 07c 060 0e0
000 000 076 0cc 0cc 07c 00c 00e
000 000 0dc 076 060 060 060 000
000 000 078 0c0 078 00c 078 000
010 030 078 030 030 034 018 000
000 000 0cc 0cc 0cc 0cc 076 000
000 000 066 066 066 03c 018 000
000 000 0c6 0c6 0d6 0fe 06c 000
000 000 0cc 078 030 078 0cc 000
000 000 0cc 0cc 0cc 07c 00c 07c
000 000 0fc 018 030 060 0fc 000
00e 018 018 070 018 018 00e 000
030 030 030 000 030 030 030 000
070 018 018 00e 018 018 070 000
000 076 0dc 000 000 000 000 000
010 038 06c 0c6 0c6 0c6 0fe 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 10
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 11
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 12
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 13
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 14
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 15
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 16
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 17
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 18
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 19
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 20
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.bram_init 21
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000
000 000 000 000 000 000 000 000

.tile_group MIB_R4C0:PLL0_UL MIB_R5C0:PLL1_UL
word: CLKI_DIV 0000000
word: CLKFB_DIV 0000001
word: CLKOP_DIV 0000011
word: CLKOP_CPHASE 0000001
word: CLKOP_FPHASE 000
word: CLKOS_DIV 0000111
word: CLKOS_CPHASE 0000001
word: CLKOS_FPHASE 000
word: CLKOS2_DIV 0000111
word: CLKOS2_CPHASE 0000001
word: CLKOS2_FPHASE 000
word: CLKOS3_DIV 0000011
word: CLKOS3_CPHASE 0000001
word: CLKOS3_FPHASE 000
word: PLL_LOCK_MODE 000
word: KVCO 000
word: LPF_CAPACITOR 00
word: LPF_RESISTOR 0000000
word: ICP_CURRENT 00000
word: FREQ_LOCK_ACCURACY 00
word: MFG_GMC_GAIN 000
word: MFG_GMC_TEST 1110
word: MFG1_TEST 000
word: MFG2_TEST 000
word: MFG_FORCE_VFILTER 0
word: MFG_ICP_TEST 0
word: MFG_EN_UP 0
word: MFG_FLOAT_ICP 0
word: MFG_GMC_PRESET 0
word: MFG_LF_PRESET 0
word: MFG_GMC_RESET 0
word: MFG_LF_RESET 0
word: MFG_LF_RESGRND 0
word: MFG_GMCREF_SEL 00
word: MFG_ENABLE_FILTEROPAMP 0
enum: MODE EHXPLLL
enum: CLKOP_ENABLE ENABLED
enum: CLKOS_ENABLE ENABLED
enum: CLKOS2_ENABLE ENABLED
enum: CLKOS3_ENABLE ENABLED
enum: FEEDBK_PATH INT_OP
enum: CLKOP_TRIM_POL RISING
enum: CLKOP_TRIM_DELAY 0
enum: CLKOS_TRIM_POL RISING
enum: CLKOS_TRIM_DELAY 0
enum: OUTDIVIDER_MUXA DIVA
enum: OUTDIVIDER_MUXB DIVB
enum: OUTDIVIDER_MUXC DIVC
enum: OUTDIVIDER_MUXD DIVD
enum: STDBY_ENABLE DISABLED
enum: REFIN_RESET DISABLED
enum: SYNC_ENABLE DISABLED
enum: INT_LOCK_STICKY ENABLED
enum: DPHASE_SOURCE DISABLED
enum: PLLRST_ENA ENABLED
enum: INTFB_WAKE DISABLED

.tile_group MIB_R22C82:MIB_EBR4 MIB_R22C83:MIB_EBR5 MIB_R22C84:MIB_EBR6
word: EBR2.WID 111000000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 18
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX WEB
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R22C80:MIB_EBR2 MIB_R22C81:MIB_EBR3 MIB_R22C82:MIB_EBR4
word: EBR1.WID 000100000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 18
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX WEB
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R22C96:MIB_EBR0 MIB_R22C97:MIB_EBR1
word: EBR0.WID 000010000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R22C98:MIB_EBR2 MIB_R22C99:MIB_EBR3 MIB_R22C100:MIB_EBR4
word: EBR1.WID 100010000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R22C100:MIB_EBR4 MIB_R22C101:MIB_EBR5 MIB_R22C102:MIB_EBR6
word: EBR2.WID 010010000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R22C102:MIB_EBR6 MIB_R22C103:MIB_EBR7 MIB_R22C104:MIB_EBR8
word: EBR3.WID 110010000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R34C100:MIB_DSP4 MIB_R34C100:MIB2_DSP4 MIB_R34C101:MIB_DSP5 MIB_R34C101:MIB2_DSP5 MIB_R34C102:MIB_DSP6 MIB_R34C102:MIB2_DSP6 MIB_R34C103:MIB_DSP7 MIB_R34C103:MIB2_DSP7 MIB_R34C104:MIB_DSP8 MIB_R34C104:MIB2_DSP8
enum: MULT18_4.REG_INPUTA_CLK NONE
enum: MULT18_4.REG_INPUTA_CE CE0
enum: MULT18_4.REG_INPUTA_RST RST0
enum: MULT18_4.REG_INPUTB_CLK NONE
enum: MULT18_4.REG_INPUTB_CE CE0
enum: MULT18_4.REG_INPUTB_RST RST0
enum: MULT18_4.REG_INPUTC_CLK NONE
enum: MULT18_4.REG_PIPELINE_CLK NONE
enum: MULT18_4.REG_PIPELINE_CE CE0
enum: MULT18_4.REG_PIPELINE_RST RST0
enum: MULT18_4.REG_OUTPUT_CLK NONE
enum: MULT18_4.REG_OUTPUT_RST RST0
enum: MULT18_4.CLK0_DIV ENABLED
enum: MULT18_4.CLK1_DIV ENABLED
enum: MULT18_4.CLK2_DIV ENABLED
enum: MULT18_4.CLK3_DIV ENABLED
enum: MULT18_4.GSR ENABLED
enum: MULT18_4.SOURCEB_MODE B_SHIFT
enum: MULT18_4.RESETMODE SYNC
enum: MULT18_4.MODE MULT18X18D
enum: MULT18_4.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_4.CLK0MUX CLK0
enum: MULT18_4.CLK1MUX CLK1
enum: MULT18_4.CLK2MUX CLK2
enum: MULT18_4.CLK3MUX CLK3
enum: MULT18_4.CE0MUX CE0
enum: MULT18_4.CE1MUX CE1
enum: MULT18_4.CE2MUX CE2
enum: MULT18_4.CE3MUX CE3
enum: MULT18_4.RST0MUX RST0
enum: MULT18_4.RST1MUX RST1
enum: MULT18_4.RST2MUX RST2
enum: MULT18_4.RST3MUX RST3

.tile_group MIB_R58C73:MIB_DSP4 MIB_R58C73:MIB2_DSP4 MIB_R58C74:MIB_DSP5 MIB_R58C74:MIB2_DSP5 MIB_R58C75:MIB_DSP6 MIB_R58C75:MIB2_DSP6 MIB_R58C76:MIB_DSP7 MIB_R58C76:MIB2_DSP7 MIB_R58C77:MIB_DSP8 MIB_R58C77:MIB2_DSP8
enum: MULT18_5.REG_INPUTA_CLK NONE
enum: MULT18_5.REG_INPUTA_CE CE0
enum: MULT18_5.REG_INPUTA_RST RST0
enum: MULT18_5.REG_INPUTB_CLK NONE
enum: MULT18_5.REG_INPUTB_CE CE0
enum: MULT18_5.REG_INPUTB_RST RST0
enum: MULT18_5.REG_INPUTC_CLK NONE
enum: MULT18_5.REG_PIPELINE_CLK NONE
enum: MULT18_5.REG_PIPELINE_CE CE0
enum: MULT18_5.REG_PIPELINE_RST RST0
enum: MULT18_5.REG_OUTPUT_CLK NONE
enum: MULT18_5.CLK0_DIV ENABLED
enum: MULT18_5.CLK1_DIV ENABLED
enum: MULT18_5.CLK2_DIV ENABLED
enum: MULT18_5.CLK3_DIV ENABLED
enum: MULT18_5.GSR ENABLED
enum: MULT18_5.SOURCEB_MODE B_SHIFT
enum: MULT18_5.RESETMODE SYNC
enum: MULT18_5.MODE MULT18X18D
enum: MULT18_5.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_5.CLK0MUX CLK0
enum: MULT18_5.CLK1MUX CLK1
enum: MULT18_5.CLK2MUX CLK2
enum: MULT18_5.CLK3MUX CLK3
enum: MULT18_5.CE0MUX CE0
enum: MULT18_5.CE1MUX CE1
enum: MULT18_5.CE2MUX CE2
enum: MULT18_5.CE3MUX CE3
enum: MULT18_5.RST0MUX RST0
enum: MULT18_5.RST1MUX RST1
enum: MULT18_5.RST2MUX RST2
enum: MULT18_5.RST3MUX RST3

.tile_group MIB_R22C78:MIB_EBR0 MIB_R22C79:MIB_EBR1
word: EBR0.WID 001010000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE PDPW16KD
enum: EBR0.PDPW16KD.DATA_WIDTH_R 36
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX INV
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R46C82:MIB_EBR4 MIB_R46C83:MIB_EBR5 MIB_R46C84:MIB_EBR6
word: EBR2.WID 100100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R22C71:MIB_EBR2 MIB_R22C72:MIB_EBR3 MIB_R22C73:MIB_EBR4
word: EBR1.WID 010100000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 4
enum: EBR1.DP16KD.DATA_WIDTH_B 4
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX CLKA
enum: EBR1.CLKBMUX CLKB
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX WEA
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX CEB
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R22C75:MIB_EBR6 MIB_R22C76:MIB_EBR7 MIB_R22C77:EBR_SPINE_UR0
word: EBR3.WID 110100000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 4
enum: EBR3.DP16KD.DATA_WIDTH_B 4
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX WEA
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R22C73:MIB_EBR4 MIB_R22C74:MIB_EBR5 MIB_R22C75:MIB_EBR6
word: EBR2.WID 001100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 4
enum: EBR2.DP16KD.DATA_WIDTH_B 4
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX WEA
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R46C78:MIB_EBR0 MIB_R46C79:MIB_EBR1
word: EBR0.WID 101100000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 4
enum: EBR0.DP16KD.DATA_WIDTH_B 4
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX WEA
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R22C107:MIB_EBR2 MIB_R22C108:MIB_EBR3 MIB_R22C109:MIB_EBR4
word: EBR1.WID 110000000
word: EBR1.CSDECODE_A 111
word: EBR1.CSDECODE_B 111
enum: EBR1.MODE DP16KD
enum: EBR1.DP16KD.DATA_WIDTH_A 9
enum: EBR1.DP16KD.DATA_WIDTH_B 18
enum: EBR1.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR1.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR1.REGMODE_A NOREG
enum: EBR1.REGMODE_B NOREG
enum: EBR1.RESETMODE ASYNC
enum: EBR1.ASYNC_RESET_RELEASE ASYNC
enum: EBR1.GSR DISABLED
enum: EBR1.CLKAMUX INV
enum: EBR1.CLKBMUX INV
enum: EBR1.RSTAMUX INV
enum: EBR1.RSTBMUX INV
enum: EBR1.WEAMUX INV
enum: EBR1.WEBMUX INV
enum: EBR1.CEAMUX CEA
enum: EBR1.CEBMUX INV
enum: EBR1.OCEAMUX OCEA
enum: EBR1.OCEBMUX OCEB

.tile_group MIB_R46C120:MIB_EBR6 MIB_R46C121:MIB_EBR7 MIB_R46C122:MIB_EBR8
word: EBR3.WID 011100000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE PDPW16KD
enum: EBR3.PDPW16KD.DATA_WIDTH_R 36
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX CLKA
enum: EBR3.CLKBMUX CLKB
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX CEB
enum: EBR3.OCEAMUX INV
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R46C118:MIB_EBR4 MIB_R46C119:MIB_EBR5 MIB_R46C120:MIB_EBR6
word: EBR2.WID 111100000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE PDPW16KD
enum: EBR2.PDPW16KD.DATA_WIDTH_R 36
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX CLKA
enum: EBR2.CLKBMUX CLKB
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX CEB
enum: EBR2.OCEAMUX INV
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R22C109:MIB_EBR4 MIB_R22C110:MIB_EBR5 MIB_R22C111:MIB_EBR6
word: EBR2.WID 001000000
word: EBR2.CSDECODE_A 111
word: EBR2.CSDECODE_B 111
enum: EBR2.MODE DP16KD
enum: EBR2.DP16KD.DATA_WIDTH_A 9
enum: EBR2.DP16KD.DATA_WIDTH_B 18
enum: EBR2.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR2.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR2.REGMODE_A NOREG
enum: EBR2.REGMODE_B NOREG
enum: EBR2.RESETMODE ASYNC
enum: EBR2.ASYNC_RESET_RELEASE ASYNC
enum: EBR2.GSR DISABLED
enum: EBR2.CLKAMUX INV
enum: EBR2.CLKBMUX INV
enum: EBR2.RSTAMUX INV
enum: EBR2.RSTBMUX INV
enum: EBR2.WEAMUX INV
enum: EBR2.WEBMUX INV
enum: EBR2.CEAMUX CEA
enum: EBR2.CEBMUX INV
enum: EBR2.OCEAMUX OCEA
enum: EBR2.OCEBMUX OCEB

.tile_group MIB_R22C114:MIB_EBR0 MIB_R22C115:MIB_EBR1
word: EBR0.WID 101000000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE DP16KD
enum: EBR0.DP16KD.DATA_WIDTH_A 9
enum: EBR0.DP16KD.DATA_WIDTH_B 18
enum: EBR0.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR0.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX INV
enum: EBR0.CLKBMUX INV
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.WEAMUX INV
enum: EBR0.WEBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX INV
enum: EBR0.OCEAMUX OCEA
enum: EBR0.OCEBMUX OCEB

.tile_group MIB_R34C78:MIB_DSP0 MIB_R34C78:MIB2_DSP0 MIB_R34C79:MIB_DSP1 MIB_R34C79:MIB2_DSP1 MIB_R34C80:MIB_DSP2 MIB_R34C80:MIB2_DSP2 MIB_R34C81:MIB_DSP3 MIB_R34C81:MIB2_DSP3 MIB_R34C82:MIB_DSP4 MIB_R34C82:MIB2_DSP4
enum: MULT18_1.REG_INPUTA_CLK NONE
enum: MULT18_1.REG_INPUTA_CE CE0
enum: MULT18_1.REG_INPUTA_RST RST0
enum: MULT18_1.REG_INPUTB_CLK NONE
enum: MULT18_1.REG_INPUTB_CE CE0
enum: MULT18_1.REG_INPUTB_RST RST0
enum: MULT18_1.REG_INPUTC_CLK NONE
enum: MULT18_1.REG_PIPELINE_CLK NONE
enum: MULT18_1.REG_PIPELINE_CE CE0
enum: MULT18_1.REG_PIPELINE_RST RST0
enum: MULT18_1.REG_OUTPUT_CLK NONE
enum: MULT18_1.CLK0_DIV ENABLED
enum: MULT18_1.CLK1_DIV ENABLED
enum: MULT18_1.CLK2_DIV ENABLED
enum: MULT18_1.CLK3_DIV ENABLED
enum: MULT18_1.GSR ENABLED
enum: MULT18_1.SOURCEB_MODE B_SHIFT
enum: MULT18_1.RESETMODE SYNC
enum: MULT18_1.MODE MULT18X18D
enum: MULT18_1.CIBOUT_BYP ON
enum: DSP_LEFT.CIBOUT ON
enum: MULT18_1.CLK0MUX CLK0
enum: MULT18_1.CLK1MUX CLK1
enum: MULT18_1.CLK2MUX CLK2
enum: MULT18_1.CLK3MUX CLK3
enum: MULT18_1.CE0MUX CE0
enum: MULT18_1.CE1MUX CE1
enum: MULT18_1.CE2MUX CE2
enum: MULT18_1.CE3MUX CE3
enum: MULT18_1.RST0MUX RST0
enum: MULT18_1.RST1MUX RST1
enum: MULT18_1.RST2MUX RST2
enum: MULT18_1.RST3MUX RST3

.tile_group MIB_R22C111:MIB_EBR6 MIB_R22C112:MIB_EBR7 MIB_R22C113:EBR_SPINE_UR2
word: EBR3.WID 011000000
word: EBR3.CSDECODE_A 111
word: EBR3.CSDECODE_B 111
enum: EBR3.MODE DP16KD
enum: EBR3.DP16KD.DATA_WIDTH_A 9
enum: EBR3.DP16KD.DATA_WIDTH_B 18
enum: EBR3.DP16KD.WRITEMODE_A READBEFOREWRITE
enum: EBR3.DP16KD.WRITEMODE_B READBEFOREWRITE
enum: EBR3.REGMODE_A NOREG
enum: EBR3.REGMODE_B NOREG
enum: EBR3.RESETMODE ASYNC
enum: EBR3.ASYNC_RESET_RELEASE ASYNC
enum: EBR3.GSR DISABLED
enum: EBR3.CLKAMUX INV
enum: EBR3.CLKBMUX INV
enum: EBR3.RSTAMUX INV
enum: EBR3.RSTBMUX INV
enum: EBR3.WEAMUX INV
enum: EBR3.WEBMUX INV
enum: EBR3.CEAMUX CEA
enum: EBR3.CEBMUX INV
enum: EBR3.OCEAMUX OCEA
enum: EBR3.OCEBMUX OCEB

.tile_group MIB_R58C62:MIB_DSP4 MIB_R58C62:MIB2_DSP4 MIB_R58C63:MIB_DSP5 MIB_R58C63:MIB2_DSP5 MIB_R58C64:MIB_DSP6 MIB_R58C64:MIB2_DSP6 MIB_R58C65:MIB_DSP7 MIB_R58C65:MIB2_DSP7 MIB_R58C66:MIB_DSP8 MIB_R58C66:MIB2_DSP8
enum: MULT18_5.REG_INPUTA_CLK NONE
enum: MULT18_5.REG_INPUTA_CE CE0
enum: MULT18_5.REG_INPUTA_RST RST0
enum: MULT18_5.REG_INPUTB_CLK NONE
enum: MULT18_5.REG_INPUTB_CE CE0
enum: MULT18_5.REG_INPUTB_RST RST0
enum: MULT18_5.REG_INPUTC_CLK NONE
enum: MULT18_5.REG_PIPELINE_CLK NONE
enum: MULT18_5.REG_PIPELINE_CE CE0
enum: MULT18_5.REG_PIPELINE_RST RST0
enum: MULT18_5.REG_OUTPUT_CLK NONE
enum: MULT18_5.CLK0_DIV ENABLED
enum: MULT18_5.CLK1_DIV ENABLED
enum: MULT18_5.CLK2_DIV ENABLED
enum: MULT18_5.CLK3_DIV ENABLED
enum: MULT18_5.GSR ENABLED
enum: MULT18_5.SOURCEB_MODE B_SHIFT
enum: MULT18_5.RESETMODE SYNC
enum: MULT18_5.MODE MULT18X18D
enum: MULT18_5.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_5.CLK0MUX CLK0
enum: MULT18_5.CLK1MUX CLK1
enum: MULT18_5.CLK2MUX CLK2
enum: MULT18_5.CLK3MUX CLK3
enum: MULT18_5.CE0MUX CE0
enum: MULT18_5.CE1MUX CE1
enum: MULT18_5.CE2MUX CE2
enum: MULT18_5.CE3MUX CE3
enum: MULT18_5.RST0MUX RST0
enum: MULT18_5.RST1MUX RST1
enum: MULT18_5.RST2MUX RST2
enum: MULT18_5.RST3MUX RST3

.tile_group MIB_R34C82:MIB_DSP4 MIB_R34C82:MIB2_DSP4 MIB_R34C83:MIB_DSP5 MIB_R34C83:MIB2_DSP5 MIB_R34C84:MIB_DSP6 MIB_R34C84:MIB2_DSP6 MIB_R34C85:MIB_DSP7 MIB_R34C85:MIB2_DSP7 MIB_R34C86:MIB_DSP8 MIB_R34C86:MIB2_DSP8
enum: MULT18_5.REG_INPUTA_CLK NONE
enum: MULT18_5.REG_INPUTA_CE CE0
enum: MULT18_5.REG_INPUTA_RST RST0
enum: MULT18_5.REG_INPUTB_CLK NONE
enum: MULT18_5.REG_INPUTB_CE CE0
enum: MULT18_5.REG_INPUTB_RST RST0
enum: MULT18_5.REG_INPUTC_CLK NONE
enum: MULT18_5.REG_PIPELINE_CLK NONE
enum: MULT18_5.REG_PIPELINE_CE CE0
enum: MULT18_5.REG_PIPELINE_RST RST0
enum: MULT18_5.REG_OUTPUT_CLK NONE
enum: MULT18_5.CLK0_DIV ENABLED
enum: MULT18_5.CLK1_DIV ENABLED
enum: MULT18_5.CLK2_DIV ENABLED
enum: MULT18_5.CLK3_DIV ENABLED
enum: MULT18_5.GSR ENABLED
enum: MULT18_5.SOURCEB_MODE B_SHIFT
enum: MULT18_5.RESETMODE SYNC
enum: MULT18_5.MODE MULT18X18D
enum: MULT18_5.CIBOUT_BYP ON
enum: DSP_RIGHT.CIBOUT ON
enum: MULT18_5.CLK0MUX CLK0
enum: MULT18_5.CLK1MUX CLK1
enum: MULT18_5.CLK2MUX CLK2
enum: MULT18_5.CLK3MUX CLK3
enum: MULT18_5.CE0MUX CE0
enum: MULT18_5.CE1MUX CE1
enum: MULT18_5.CE2MUX CE2
enum: MULT18_5.CE3MUX CE3
enum: MULT18_5.RST0MUX RST0
enum: MULT18_5.RST1MUX RST1
enum: MULT18_5.RST2MUX RST2
enum: MULT18_5.RST3MUX RST3

.tile_group MIB_R46C105:MIB_EBR0 MIB_R46C106:MIB_EBR1
word: EBR0.WID 101010000
word: EBR0.CSDECODE_A 111
word: EBR0.CSDECODE_B 111
enum: EBR0.MODE PDPW16KD
enum: EBR0.PDPW16KD.DATA_WIDTH_R 36
enum: EBR0.REGMODE_A NOREG
enum: EBR0.REGMODE_B NOREG
enum: EBR0.RESETMODE ASYNC
enum: EBR0.ASYNC_RESET_RELEASE ASYNC
enum: EBR0.GSR DISABLED
enum: EBR0.CLKAMUX CLKA
enum: EBR0.CLKBMUX CLKB
enum: EBR0.RSTAMUX INV
enum: EBR0.RSTBMUX INV
enum: EBR0.CEAMUX CEA
enum: EBR0.CEBMUX CEB
enum: EBR0.OCEAMUX INV
enum: EBR0.OCEBMUX OCEB

