// Seed: 2049210509
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd22,
    parameter id_6 = 32'd11
) (
    input tri1 id_0,
    input wand id_1,
    output tri1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input wor _id_5,
    input wand _id_6,
    input wor id_7,
    output supply0 id_8,
    input wand id_9,
    output wor id_10,
    input tri id_11
);
  wire [-1 : id_6  (  1  ,  (  id_5  )  )] id_13, id_14;
  module_0 modCall_1 (
      id_13,
      id_14,
      id_13,
      id_13,
      id_13,
      id_13,
      id_14
  );
endmodule
