#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Dec  5 2012 10:19:42

#File Generated:     May 13 2013 20:55:14

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\bin/sjplacer.exe --proj-name BitBanging --netlist-vh2 BitBanging_p.vh2 --arch-file C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc3/psoc35_placer.ark --rrg-file C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc5/psoc5lp/route_arch-rrg.cydata --irq-file C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc5/psoc5lp/psoc5_lp_irqconn.cydata --drq-file C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc5/psoc5lp/psoc5_lp_dmaconn.cydata --dsi-conn-file C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc5/psoc5lp/psoc5_lp_dsiconn.cydata --pins-file PSoC5_PSoC5LP_100-TQFP.xml --lib-file BitBanging_p.lib --sdc-file BitBanging.sdc --io-pcf BitBanging.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Dec  5 2012	10:22:46

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - BitBanging_p.vh2
Architecture file         - C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc3/psoc35_placer.ark
Package                   - 
Defparam file             - 
SDC file                  - BitBanging.sdc
Output directory          - .
Timing library            - BitBanging_p.lib
IO Placement file         - BitBanging.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "BitBanging_p.vh2"
D2065: Reading arch file : "C:\Program Files\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc3/psoc35_placer.ark"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3

Design Statistics after Packing
    Number of Combinational MCs 	:	10
    Number of Sequential MCs    	:	17
    Number of DPs               	:	3
    Number of Controls          	:	1
    Number of Status            	:	3
    Number of SyncCells         	:	0
    Number of count7cells       	:	1

Device Utilization Summary after Packing
    Macrocells                  :	27/192
    UDBS                        :	5/24
    IOs                         :	31/72


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
D2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 8
Clock: Clock_1              | Frequency: N/A       | Target:  12.0 MHz
Clock: Clock_1(routed)      | Frequency: N/A       | Target:  12.0 MHz
Clock: CyBUS_CLK            | Frequency:  40.5 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.1 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: UART_IntClock        | Frequency:  40.5 MHz | Target:   0.2 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.0 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 8
Clock: Clock_1              | Frequency: N/A       | Target:  12.0 MHz
Clock: Clock_1(routed)      | Frequency: N/A       | Target:  12.0 MHz
Clock: CyBUS_CLK            | Frequency:   2.0 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.1 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: UART_IntClock        | Frequency:   2.0 MHz | Target:   0.2 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 0.2 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	10
    Number of Sequential MCs    	:	17
    Number of DPs               	:	3
    Number of Controls          	:	1
    Number of Status            	:	3
    Number of SyncCells         	:	0
    Number of count7cells       	:	1
    Number of IOs       	:	31

Device Utilization Summary
    Macrocells                  :	27/192
    IOs                         :	31/72



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 8
Clock: Clock_1              | Frequency: N/A       | Target:  12.0 MHz
Clock: Clock_1(routed)      | Frequency: N/A       | Target:  12.0 MHz
Clock: CyBUS_CLK            | Frequency:   2.0 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.1 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: UART_IntClock        | Frequency:   2.0 MHz | Target:   0.2 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 8
Clock: Clock_1              | Frequency: N/A       | Target:  12.0 MHz
Clock: Clock_1(routed)      | Frequency: N/A       | Target:  12.0 MHz
Clock: CyBUS_CLK            | Frequency:   2.0 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.1 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: UART_IntClock        | Frequency:   2.0 MHz | Target:   0.2 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.0 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 8
Clock: Clock_1              | Frequency: N/A       | Target:  12.0 MHz
Clock: Clock_1(routed)      | Frequency: N/A       | Target:  12.0 MHz
Clock: CyBUS_CLK            | Frequency:   2.0 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.1 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: UART_IntClock        | Frequency:   2.0 MHz | Target:   0.2 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 0.2 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	10
    Number of Sequential MCs    	:	17
    Number of DPs               	:	3
    Number of Controls          	:	1
    Number of Status            	:	3
    Number of SyncCells         	:	0
    Number of count7cells       	:	1
    Number of IOs       	:	31

Device Utilization Summary
    Macrocells                  :	27/192
    IOs                         :	31/72



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 8
Clock: Clock_1              | Frequency: N/A       | Target:  12.0 MHz
Clock: Clock_1(routed)      | Frequency: N/A       | Target:  12.0 MHz
Clock: CyBUS_CLK            | Frequency:   2.1 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.1 MHz
Clock: CyIMO                | Frequency: N/A       | Target:  24.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: UART_IntClock        | Frequency:   2.1 MHz | Target:   0.2 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 1.3 sec.

