
APPSC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054d0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007fc  08005660  08005660  00015660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e5c  08005e5c  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08005e5c  08005e5c  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005e5c  08005e5c  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e5c  08005e5c  00015e5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e60  08005e60  00015e60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005e64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          000006ac  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000720  20000720  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   000164af  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000033de  00000000  00000000  00036553  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013a0  00000000  00000000  00039938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001208  00000000  00000000  0003acd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020319  00000000  00000000  0003bee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018e3f  00000000  00000000  0005c1f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bb047  00000000  00000000  00075038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013007f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000055c8  00000000  00000000  001300d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005648 	.word	0x08005648

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08005648 	.word	0x08005648

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	b08c      	sub	sp, #48	; 0x30
 8000274:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000276:	f107 031c 	add.w	r3, r7, #28
 800027a:	2200      	movs	r2, #0
 800027c:	601a      	str	r2, [r3, #0]
 800027e:	605a      	str	r2, [r3, #4]
 8000280:	609a      	str	r2, [r3, #8]
 8000282:	60da      	str	r2, [r3, #12]
 8000284:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000286:	4b57      	ldr	r3, [pc, #348]	; (80003e4 <MX_GPIO_Init+0x174>)
 8000288:	695b      	ldr	r3, [r3, #20]
 800028a:	4a56      	ldr	r2, [pc, #344]	; (80003e4 <MX_GPIO_Init+0x174>)
 800028c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000290:	6153      	str	r3, [r2, #20]
 8000292:	4b54      	ldr	r3, [pc, #336]	; (80003e4 <MX_GPIO_Init+0x174>)
 8000294:	695b      	ldr	r3, [r3, #20]
 8000296:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800029a:	61bb      	str	r3, [r7, #24]
 800029c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800029e:	4b51      	ldr	r3, [pc, #324]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002a0:	695b      	ldr	r3, [r3, #20]
 80002a2:	4a50      	ldr	r2, [pc, #320]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80002a8:	6153      	str	r3, [r2, #20]
 80002aa:	4b4e      	ldr	r3, [pc, #312]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002ac:	695b      	ldr	r3, [r3, #20]
 80002ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80002b2:	617b      	str	r3, [r7, #20]
 80002b4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80002b6:	4b4b      	ldr	r3, [pc, #300]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002b8:	695b      	ldr	r3, [r3, #20]
 80002ba:	4a4a      	ldr	r2, [pc, #296]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002bc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80002c0:	6153      	str	r3, [r2, #20]
 80002c2:	4b48      	ldr	r3, [pc, #288]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002c4:	695b      	ldr	r3, [r3, #20]
 80002c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80002ca:	613b      	str	r3, [r7, #16]
 80002cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ce:	4b45      	ldr	r3, [pc, #276]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002d0:	695b      	ldr	r3, [r3, #20]
 80002d2:	4a44      	ldr	r2, [pc, #272]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002d8:	6153      	str	r3, [r2, #20]
 80002da:	4b42      	ldr	r3, [pc, #264]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002dc:	695b      	ldr	r3, [r3, #20]
 80002de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80002e2:	60fb      	str	r3, [r7, #12]
 80002e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002e6:	4b3f      	ldr	r3, [pc, #252]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002e8:	695b      	ldr	r3, [r3, #20]
 80002ea:	4a3e      	ldr	r2, [pc, #248]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80002f0:	6153      	str	r3, [r2, #20]
 80002f2:	4b3c      	ldr	r3, [pc, #240]	; (80003e4 <MX_GPIO_Init+0x174>)
 80002f4:	695b      	ldr	r3, [r3, #20]
 80002f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80002fa:	60bb      	str	r3, [r7, #8]
 80002fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002fe:	4b39      	ldr	r3, [pc, #228]	; (80003e4 <MX_GPIO_Init+0x174>)
 8000300:	695b      	ldr	r3, [r3, #20]
 8000302:	4a38      	ldr	r2, [pc, #224]	; (80003e4 <MX_GPIO_Init+0x174>)
 8000304:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000308:	6153      	str	r3, [r2, #20]
 800030a:	4b36      	ldr	r3, [pc, #216]	; (80003e4 <MX_GPIO_Init+0x174>)
 800030c:	695b      	ldr	r3, [r3, #20]
 800030e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000312:	607b      	str	r3, [r7, #4]
 8000314:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8000316:	2200      	movs	r2, #0
 8000318:	f64f 7108 	movw	r1, #65288	; 0xff08
 800031c:	4832      	ldr	r0, [pc, #200]	; (80003e8 <MX_GPIO_Init+0x178>)
 800031e:	f001 fe4d 	bl	8001fbc <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_CS_Pin|LCD_DC_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 8000322:	2200      	movs	r2, #0
 8000324:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8000328:	4830      	ldr	r0, [pc, #192]	; (80003ec <MX_GPIO_Init+0x17c>)
 800032a:	f001 fe47 	bl	8001fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 800032e:	2337      	movs	r3, #55	; 0x37
 8000330:	61fb      	str	r3, [r7, #28]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000332:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000336:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000338:	2300      	movs	r3, #0
 800033a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800033c:	f107 031c 	add.w	r3, r7, #28
 8000340:	4619      	mov	r1, r3
 8000342:	4829      	ldr	r0, [pc, #164]	; (80003e8 <MX_GPIO_Init+0x178>)
 8000344:	f001 fca8 	bl	8001c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 8000348:	f64f 7308 	movw	r3, #65288	; 0xff08
 800034c:	61fb      	str	r3, [r7, #28]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800034e:	2301      	movs	r3, #1
 8000350:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000352:	2300      	movs	r3, #0
 8000354:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000356:	2300      	movs	r3, #0
 8000358:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800035a:	f107 031c 	add.w	r3, r7, #28
 800035e:	4619      	mov	r1, r3
 8000360:	4821      	ldr	r0, [pc, #132]	; (80003e8 <MX_GPIO_Init+0x178>)
 8000362:	f001 fc99 	bl	8001c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000366:	2301      	movs	r3, #1
 8000368:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800036a:	2300      	movs	r3, #0
 800036c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800036e:	2300      	movs	r3, #0
 8000370:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000372:	f107 031c 	add.w	r3, r7, #28
 8000376:	4619      	mov	r1, r3
 8000378:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800037c:	f001 fc8c 	bl	8001c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_DC_Pin|LCD_RST_Pin;
 8000380:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8000384:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000386:	2301      	movs	r3, #1
 8000388:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800038a:	2300      	movs	r3, #0
 800038c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800038e:	2300      	movs	r3, #0
 8000390:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000392:	f107 031c 	add.w	r3, r7, #28
 8000396:	4619      	mov	r1, r3
 8000398:	4814      	ldr	r0, [pc, #80]	; (80003ec <MX_GPIO_Init+0x17c>)
 800039a:	f001 fc7d 	bl	8001c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = OPPOSITEHIT_BTN_Pin|TABLEHIT_BTN_Pin;
 800039e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80003a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80003a4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80003a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80003aa:	2301      	movs	r3, #1
 80003ac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80003ae:	f107 031c 	add.w	r3, r7, #28
 80003b2:	4619      	mov	r1, r3
 80003b4:	480e      	ldr	r0, [pc, #56]	; (80003f0 <MX_GPIO_Init+0x180>)
 80003b6:	f001 fc6f 	bl	8001c98 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80003ba:	2200      	movs	r2, #0
 80003bc:	2100      	movs	r1, #0
 80003be:	2017      	movs	r0, #23
 80003c0:	f001 fc33 	bl	8001c2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80003c4:	2017      	movs	r0, #23
 80003c6:	f001 fc4c 	bl	8001c62 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80003ca:	2200      	movs	r2, #0
 80003cc:	2100      	movs	r1, #0
 80003ce:	2028      	movs	r0, #40	; 0x28
 80003d0:	f001 fc2b 	bl	8001c2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80003d4:	2028      	movs	r0, #40	; 0x28
 80003d6:	f001 fc44 	bl	8001c62 <HAL_NVIC_EnableIRQ>

}
 80003da:	bf00      	nop
 80003dc:	3730      	adds	r7, #48	; 0x30
 80003de:	46bd      	mov	sp, r7
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	40021000 	.word	0x40021000
 80003e8:	48001000 	.word	0x48001000
 80003ec:	48000400 	.word	0x48000400
 80003f0:	48000c00 	.word	0x48000c00

080003f4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80003f8:	4b1b      	ldr	r3, [pc, #108]	; (8000468 <MX_I2C1_Init+0x74>)
 80003fa:	4a1c      	ldr	r2, [pc, #112]	; (800046c <MX_I2C1_Init+0x78>)
 80003fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80003fe:	4b1a      	ldr	r3, [pc, #104]	; (8000468 <MX_I2C1_Init+0x74>)
 8000400:	4a1b      	ldr	r2, [pc, #108]	; (8000470 <MX_I2C1_Init+0x7c>)
 8000402:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000404:	4b18      	ldr	r3, [pc, #96]	; (8000468 <MX_I2C1_Init+0x74>)
 8000406:	2200      	movs	r2, #0
 8000408:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800040a:	4b17      	ldr	r3, [pc, #92]	; (8000468 <MX_I2C1_Init+0x74>)
 800040c:	2201      	movs	r2, #1
 800040e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000410:	4b15      	ldr	r3, [pc, #84]	; (8000468 <MX_I2C1_Init+0x74>)
 8000412:	2200      	movs	r2, #0
 8000414:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000416:	4b14      	ldr	r3, [pc, #80]	; (8000468 <MX_I2C1_Init+0x74>)
 8000418:	2200      	movs	r2, #0
 800041a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800041c:	4b12      	ldr	r3, [pc, #72]	; (8000468 <MX_I2C1_Init+0x74>)
 800041e:	2200      	movs	r2, #0
 8000420:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000422:	4b11      	ldr	r3, [pc, #68]	; (8000468 <MX_I2C1_Init+0x74>)
 8000424:	2200      	movs	r2, #0
 8000426:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000428:	4b0f      	ldr	r3, [pc, #60]	; (8000468 <MX_I2C1_Init+0x74>)
 800042a:	2200      	movs	r2, #0
 800042c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800042e:	480e      	ldr	r0, [pc, #56]	; (8000468 <MX_I2C1_Init+0x74>)
 8000430:	f001 fdf4 	bl	800201c <HAL_I2C_Init>
 8000434:	4603      	mov	r3, r0
 8000436:	2b00      	cmp	r3, #0
 8000438:	d001      	beq.n	800043e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800043a:	f000 ffad 	bl	8001398 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800043e:	2100      	movs	r1, #0
 8000440:	4809      	ldr	r0, [pc, #36]	; (8000468 <MX_I2C1_Init+0x74>)
 8000442:	f001 fe7a 	bl	800213a <HAL_I2CEx_ConfigAnalogFilter>
 8000446:	4603      	mov	r3, r0
 8000448:	2b00      	cmp	r3, #0
 800044a:	d001      	beq.n	8000450 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800044c:	f000 ffa4 	bl	8001398 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000450:	2100      	movs	r1, #0
 8000452:	4805      	ldr	r0, [pc, #20]	; (8000468 <MX_I2C1_Init+0x74>)
 8000454:	f001 febc 	bl	80021d0 <HAL_I2CEx_ConfigDigitalFilter>
 8000458:	4603      	mov	r3, r0
 800045a:	2b00      	cmp	r3, #0
 800045c:	d001      	beq.n	8000462 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800045e:	f000 ff9b 	bl	8001398 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000462:	bf00      	nop
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	20000090 	.word	0x20000090
 800046c:	40005400 	.word	0x40005400
 8000470:	2000090e 	.word	0x2000090e

08000474 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b08a      	sub	sp, #40	; 0x28
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800047c:	f107 0314 	add.w	r3, r7, #20
 8000480:	2200      	movs	r2, #0
 8000482:	601a      	str	r2, [r3, #0]
 8000484:	605a      	str	r2, [r3, #4]
 8000486:	609a      	str	r2, [r3, #8]
 8000488:	60da      	str	r2, [r3, #12]
 800048a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	4a17      	ldr	r2, [pc, #92]	; (80004f0 <HAL_I2C_MspInit+0x7c>)
 8000492:	4293      	cmp	r3, r2
 8000494:	d127      	bne.n	80004e6 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000496:	4b17      	ldr	r3, [pc, #92]	; (80004f4 <HAL_I2C_MspInit+0x80>)
 8000498:	695b      	ldr	r3, [r3, #20]
 800049a:	4a16      	ldr	r2, [pc, #88]	; (80004f4 <HAL_I2C_MspInit+0x80>)
 800049c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80004a0:	6153      	str	r3, [r2, #20]
 80004a2:	4b14      	ldr	r3, [pc, #80]	; (80004f4 <HAL_I2C_MspInit+0x80>)
 80004a4:	695b      	ldr	r3, [r3, #20]
 80004a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80004aa:	613b      	str	r3, [r7, #16]
 80004ac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80004ae:	23c0      	movs	r3, #192	; 0xc0
 80004b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80004b2:	2312      	movs	r3, #18
 80004b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004b6:	2301      	movs	r3, #1
 80004b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004ba:	2303      	movs	r3, #3
 80004bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80004be:	2304      	movs	r3, #4
 80004c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004c2:	f107 0314 	add.w	r3, r7, #20
 80004c6:	4619      	mov	r1, r3
 80004c8:	480b      	ldr	r0, [pc, #44]	; (80004f8 <HAL_I2C_MspInit+0x84>)
 80004ca:	f001 fbe5 	bl	8001c98 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80004ce:	4b09      	ldr	r3, [pc, #36]	; (80004f4 <HAL_I2C_MspInit+0x80>)
 80004d0:	69db      	ldr	r3, [r3, #28]
 80004d2:	4a08      	ldr	r2, [pc, #32]	; (80004f4 <HAL_I2C_MspInit+0x80>)
 80004d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80004d8:	61d3      	str	r3, [r2, #28]
 80004da:	4b06      	ldr	r3, [pc, #24]	; (80004f4 <HAL_I2C_MspInit+0x80>)
 80004dc:	69db      	ldr	r3, [r3, #28]
 80004de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80004e2:	60fb      	str	r3, [r7, #12]
 80004e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80004e6:	bf00      	nop
 80004e8:	3728      	adds	r7, #40	; 0x28
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop
 80004f0:	40005400 	.word	0x40005400
 80004f4:	40021000 	.word	0x40021000
 80004f8:	48000400 	.word	0x48000400

080004fc <LCD5110_refresh>:
	LCD5110_canvas_t def_scr;
} LCD5110_display;


inline void LCD5110_refresh(LCD5110_display* lcd_conf)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b082      	sub	sp, #8
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
	LCD5110_refresh_ll(&lcd_conf->hw_conf);
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	4618      	mov	r0, r3
 8000508:	f000 fbdb 	bl	8000cc2 <LCD5110_refresh_ll>
}
 800050c:	bf00      	nop
 800050e:	3708      	adds	r7, #8
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}

08000514 <LCD5110_set_cursor>:
void LCD5110_wset_cursor(int x, int y, LCD5110_canvas_t* win, LCD5110_display* lcd_conf);
point_t LCD5110_wget_cursor(LCD5110_canvas_t* win, LCD5110_display* lcd_conf);

// Regarding inline -- C also lcd5110.c.
inline void LCD5110_set_cursor(int x, int y, LCD5110_display* lcd_conf)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b084      	sub	sp, #16
 8000518:	af00      	add	r7, sp, #0
 800051a:	60f8      	str	r0, [r7, #12]
 800051c:	60b9      	str	r1, [r7, #8]
 800051e:	607a      	str	r2, [r7, #4]
	LCD5110_wset_cursor(x, y, &lcd_conf->def_scr, lcd_conf);
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	f503 7205 	add.w	r2, r3, #532	; 0x214
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	68b9      	ldr	r1, [r7, #8]
 800052a:	68f8      	ldr	r0, [r7, #12]
 800052c:	f000 f880 	bl	8000630 <LCD5110_wset_cursor>
}
 8000530:	bf00      	nop
 8000532:	3710      	adds	r7, #16
 8000534:	46bd      	mov	sp, r7
 8000536:	bd80      	pop	{r7, pc}

08000538 <LCD5110_clear_scr>:
inline point_t LCD5110_get_cursor(LCD5110_display* lcd_conf)
{
	return LCD5110_wget_cursor(&lcd_conf->def_scr, lcd_conf);
}

inline void LCD5110_clear_scr(LCD5110_display* lcd_conf){
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
	LCD5110_clrscr(&lcd_conf->hw_conf);
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	4618      	mov	r0, r3
 8000544:	f000 f95f 	bl	8000806 <LCD5110_clrscr>
	LCD5110_set_cursor(0, 0, lcd_conf);
 8000548:	687a      	ldr	r2, [r7, #4]
 800054a:	2100      	movs	r1, #0
 800054c:	2000      	movs	r0, #0
 800054e:	f7ff ffe1 	bl	8000514 <LCD5110_set_cursor>
}
 8000552:	bf00      	nop
 8000554:	3708      	adds	r7, #8
 8000556:	46bd      	mov	sp, r7
 8000558:	bd80      	pop	{r7, pc}

0800055a <LCD5110_print>:

void LCD5110_wprint(const char* str, int color,
						LCD5110_canvas_t* win, LCD5110_display* lcd_conf);
int LCD5110_wprintf( LCD5110_display* lcd_conf, int color, LCD5110_canvas_t* win, char *fmt, ...);

inline void LCD5110_print(const char* str, int color, LCD5110_display* lcd_conf){
 800055a:	b580      	push	{r7, lr}
 800055c:	b084      	sub	sp, #16
 800055e:	af00      	add	r7, sp, #0
 8000560:	60f8      	str	r0, [r7, #12]
 8000562:	60b9      	str	r1, [r7, #8]
 8000564:	607a      	str	r2, [r7, #4]
	LCD5110_wprint(str, color, &lcd_conf->def_scr, lcd_conf);
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	f503 7205 	add.w	r2, r3, #532	; 0x214
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	68b9      	ldr	r1, [r7, #8]
 8000570:	68f8      	ldr	r0, [r7, #12]
 8000572:	f000 f893 	bl	800069c <LCD5110_wprint>
}
 8000576:	bf00      	nop
 8000578:	3710      	adds	r7, #16
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}
	...

08000580 <LCD5110_wputchar>:
	LCD5110_drawBitmap(px, py, fontpointer + ch * base_font_width,
						base_font_width, base_font_height, !color, &lcd_conf->hw_conf);
}

void LCD5110_wputchar(int px, int py, char ch, int color,
		LCD5110_canvas_t* win, LCD5110_display* lcd_conf) {
 8000580:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000582:	b08b      	sub	sp, #44	; 0x2c
 8000584:	af04      	add	r7, sp, #16
 8000586:	60f8      	str	r0, [r7, #12]
 8000588:	60b9      	str	r1, [r7, #8]
 800058a:	603b      	str	r3, [r7, #0]
 800058c:	4613      	mov	r3, r2
 800058e:	71fb      	strb	r3, [r7, #7]
	if (win->cursor.y < 0 || win->cursor.x < 0)
 8000590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000592:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8000596:	2b00      	cmp	r3, #0
 8000598:	db41      	blt.n	800061e <LCD5110_wputchar+0x9e>
 800059a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800059c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	db3c      	blt.n	800061e <LCD5110_wputchar+0x9e>
		return;
	if ( win->cursor.x + base_font_width > win->frame.width ||
 80005a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80005a6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80005aa:	461a      	mov	r2, r3
 80005ac:	2306      	movs	r3, #6
 80005ae:	4413      	add	r3, r2
 80005b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80005b2:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80005b6:	4293      	cmp	r3, r2
 80005b8:	d833      	bhi.n	8000622 <LCD5110_wputchar+0xa2>
		 win->cursor.y + base_font_height > win->frame.height )
 80005ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80005bc:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80005c0:	461a      	mov	r2, r3
 80005c2:	2308      	movs	r3, #8
 80005c4:	4413      	add	r3, r2
 80005c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80005c8:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
	if ( win->cursor.x + base_font_width > win->frame.width ||
 80005cc:	4293      	cmp	r3, r2
 80005ce:	d828      	bhi.n	8000622 <LCD5110_wputchar+0xa2>
		return;
//! TODO: Print part of char
	const unsigned char *fontpointer = base_font;
 80005d0:	4b16      	ldr	r3, [pc, #88]	; (800062c <LCD5110_wputchar+0xac>)
 80005d2:	617b      	str	r3, [r7, #20]
	LCD5110_drawBitmap(px + win->frame.x0, py + win->frame.y0, fontpointer + ch * base_font_width,
 80005d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80005d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80005da:	461a      	mov	r2, r3
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	18d0      	adds	r0, r2, r3
 80005e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80005e2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80005e6:	461a      	mov	r2, r3
 80005e8:	68bb      	ldr	r3, [r7, #8]
 80005ea:	18d1      	adds	r1, r2, r3
 80005ec:	79fb      	ldrb	r3, [r7, #7]
 80005ee:	2206      	movs	r2, #6
 80005f0:	fb02 f303 	mul.w	r3, r2, r3
 80005f4:	697a      	ldr	r2, [r7, #20]
 80005f6:	441a      	add	r2, r3
 80005f8:	2306      	movs	r3, #6
 80005fa:	461e      	mov	r6, r3
 80005fc:	2308      	movs	r3, #8
 80005fe:	461c      	mov	r4, r3
 8000600:	683b      	ldr	r3, [r7, #0]
 8000602:	2b00      	cmp	r3, #0
 8000604:	bf0c      	ite	eq
 8000606:	2301      	moveq	r3, #1
 8000608:	2300      	movne	r3, #0
 800060a:	b2db      	uxtb	r3, r3
 800060c:	461d      	mov	r5, r3
 800060e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000610:	9302      	str	r3, [sp, #8]
 8000612:	9501      	str	r5, [sp, #4]
 8000614:	9400      	str	r4, [sp, #0]
 8000616:	4633      	mov	r3, r6
 8000618:	f000 f950 	bl	80008bc <LCD5110_drawBitmap>
 800061c:	e002      	b.n	8000624 <LCD5110_wputchar+0xa4>
		return;
 800061e:	bf00      	nop
 8000620:	e000      	b.n	8000624 <LCD5110_wputchar+0xa4>
		return;
 8000622:	bf00      	nop
						base_font_width, base_font_height, !color, &lcd_conf->hw_conf);
}
 8000624:	371c      	adds	r7, #28
 8000626:	46bd      	mov	sp, r7
 8000628:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800062a:	bf00      	nop
 800062c:	080056e8 	.word	0x080056e8

08000630 <LCD5110_wset_cursor>:
	LCD5110_wclear_str(x, y, len, color, &lcd_conf->def_scr, lcd_conf);
}


void LCD5110_wset_cursor(int x, int y, LCD5110_canvas_t* win, LCD5110_display* lcd_conf)
{
 8000630:	b480      	push	{r7}
 8000632:	b085      	sub	sp, #20
 8000634:	af00      	add	r7, sp, #0
 8000636:	60f8      	str	r0, [r7, #12]
 8000638:	60b9      	str	r1, [r7, #8]
 800063a:	607a      	str	r2, [r7, #4]
 800063c:	603b      	str	r3, [r7, #0]
	win->cursor.x = x;
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	b21a      	sxth	r2, r3
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	811a      	strh	r2, [r3, #8]
	win->cursor.y = y;
 8000646:	68bb      	ldr	r3, [r7, #8]
 8000648:	b21a      	sxth	r2, r3
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	815a      	strh	r2, [r3, #10]
}
 800064e:	bf00      	nop
 8000650:	3714      	adds	r7, #20
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr

0800065a <LCD5110_wendl>:

point_t LCD5110_wget_cursor(LCD5110_canvas_t* win, LCD5110_display* lcd_conf){
	return win->cursor;
}

void LCD5110_wendl(LCD5110_canvas_t* win, LCD5110_display* lcd_conf) {
 800065a:	b580      	push	{r7, lr}
 800065c:	b082      	sub	sp, #8
 800065e:	af00      	add	r7, sp, #0
 8000660:	6078      	str	r0, [r7, #4]
 8000662:	6039      	str	r1, [r7, #0]
	win->cursor.y += base_font_height + 1;
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800066a:	b29a      	uxth	r2, r3
 800066c:	2308      	movs	r3, #8
 800066e:	b29b      	uxth	r3, r3
 8000670:	4413      	add	r3, r2
 8000672:	b29b      	uxth	r3, r3
 8000674:	3301      	adds	r3, #1
 8000676:	b29b      	uxth	r3, r3
 8000678:	b21a      	sxth	r2, r3
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	815a      	strh	r2, [r3, #10]
	win->cursor.x = 2;
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	2202      	movs	r2, #2
 8000682:	811a      	strh	r2, [r3, #8]
	if (win->refresh_on_endl)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	7b1b      	ldrb	r3, [r3, #12]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d002      	beq.n	8000692 <LCD5110_wendl+0x38>
		LCD5110_refresh(lcd_conf);
 800068c:	6838      	ldr	r0, [r7, #0]
 800068e:	f7ff ff35 	bl	80004fc <LCD5110_refresh>
}
 8000692:	bf00      	nop
 8000694:	3708      	adds	r7, #8
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
	...

0800069c <LCD5110_wprint>:



void LCD5110_wprint(const char* str, int color, LCD5110_canvas_t* win,
		LCD5110_display* lcd_conf) {
 800069c:	b580      	push	{r7, lr}
 800069e:	b086      	sub	sp, #24
 80006a0:	af02      	add	r7, sp, #8
 80006a2:	60f8      	str	r0, [r7, #12]
 80006a4:	60b9      	str	r1, [r7, #8]
 80006a6:	607a      	str	r2, [r7, #4]
 80006a8:	603b      	str	r3, [r7, #0]
	while (*str != 0) {
 80006aa:	e053      	b.n	8000754 <LCD5110_wprint+0xb8>
		if (*str != '\n') {
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	2b0a      	cmp	r3, #10
 80006b2:	d010      	beq.n	80006d6 <LCD5110_wprint+0x3a>
			LCD5110_wputchar(win->cursor.x, win->cursor.y, *str, color, win, lcd_conf);
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80006ba:	4618      	mov	r0, r3
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80006c2:	4619      	mov	r1, r3
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	781a      	ldrb	r2, [r3, #0]
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	9301      	str	r3, [sp, #4]
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	9300      	str	r3, [sp, #0]
 80006d0:	68bb      	ldr	r3, [r7, #8]
 80006d2:	f7ff ff55 	bl	8000580 <LCD5110_wputchar>
		}
		win->cursor.x += base_font_width;
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80006dc:	b29a      	uxth	r2, r3
 80006de:	2306      	movs	r3, #6
 80006e0:	b29b      	uxth	r3, r3
 80006e2:	4413      	add	r3, r2
 80006e4:	b29b      	uxth	r3, r3
 80006e6:	b21a      	sxth	r2, r3
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	811a      	strh	r2, [r3, #8]

		if (((win->cursor.x + base_font_width > win->frame.width ) &&
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80006f2:	461a      	mov	r2, r3
 80006f4:	2306      	movs	r3, #6
 80006f6:	4413      	add	r3, r2
 80006f8:	687a      	ldr	r2, [r7, #4]
 80006fa:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80006fe:	4293      	cmp	r3, r2
 8000700:	d904      	bls.n	800070c <LCD5110_wprint+0x70>
				*(str + 1) != '\n') || *str == '\n')
 8000702:	68fb      	ldr	r3, [r7, #12]
 8000704:	3301      	adds	r3, #1
 8000706:	781b      	ldrb	r3, [r3, #0]
		if (((win->cursor.x + base_font_width > win->frame.width ) &&
 8000708:	2b0a      	cmp	r3, #10
 800070a:	d103      	bne.n	8000714 <LCD5110_wprint+0x78>
				*(str + 1) != '\n') || *str == '\n')
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	2b0a      	cmp	r3, #10
 8000712:	d111      	bne.n	8000738 <LCD5110_wprint+0x9c>
		{
			LCD5110_wendl(win, lcd_conf);
 8000714:	6839      	ldr	r1, [r7, #0]
 8000716:	6878      	ldr	r0, [r7, #4]
 8000718:	f7ff ff9f 	bl	800065a <LCD5110_wendl>
			if( isspace(*(str + 1)) )
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	3301      	adds	r3, #1
 8000720:	781b      	ldrb	r3, [r3, #0]
 8000722:	3301      	adds	r3, #1
 8000724:	4a10      	ldr	r2, [pc, #64]	; (8000768 <LCD5110_wprint+0xcc>)
 8000726:	4413      	add	r3, r2
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	f003 0308 	and.w	r3, r3, #8
 800072e:	2b00      	cmp	r3, #0
 8000730:	d002      	beq.n	8000738 <LCD5110_wprint+0x9c>
				++str;
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	3301      	adds	r3, #1
 8000736:	60fb      	str	r3, [r7, #12]
		}
		if (win->cursor.y + base_font_height > win->frame.height)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800073e:	461a      	mov	r2, r3
 8000740:	2308      	movs	r3, #8
 8000742:	4413      	add	r3, r2
 8000744:	687a      	ldr	r2, [r7, #4]
 8000746:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 800074a:	4293      	cmp	r3, r2
 800074c:	d807      	bhi.n	800075e <LCD5110_wprint+0xc2>
			break;
		str++;
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	3301      	adds	r3, #1
 8000752:	60fb      	str	r3, [r7, #12]
	while (*str != 0) {
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d1a7      	bne.n	80006ac <LCD5110_wprint+0x10>

	}
}
 800075c:	e000      	b.n	8000760 <LCD5110_wprint+0xc4>
			break;
 800075e:	bf00      	nop
}
 8000760:	bf00      	nop
 8000762:	3710      	adds	r7, #16
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	08005d28 	.word	0x08005d28

0800076c <LCD5110_printf>:
	return res;
}


int LCD5110_printf( LCD5110_display* lcd_conf, int color, char *fmt, ...)
{
 800076c:	b40c      	push	{r2, r3}
 800076e:	b580      	push	{r7, lr}
 8000770:	b09e      	sub	sp, #120	; 0x78
 8000772:	af00      	add	r7, sp, #0
 8000774:	6078      	str	r0, [r7, #4]
 8000776:	6039      	str	r1, [r7, #0]
	char buf[100];
	int res;

	va_list vargs;
	va_start(vargs, fmt);
 8000778:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800077c:	60fb      	str	r3, [r7, #12]

	res = vsnprintf(buf, sizeof(buf), fmt, vargs);
 800077e:	f107 0010 	add.w	r0, r7, #16
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8000788:	2164      	movs	r1, #100	; 0x64
 800078a:	f004 fb01 	bl	8004d90 <vsniprintf>
 800078e:	6778      	str	r0, [r7, #116]	; 0x74
	LCD5110_print(buf, color, lcd_conf);
 8000790:	f107 0310 	add.w	r3, r7, #16
 8000794:	687a      	ldr	r2, [r7, #4]
 8000796:	6839      	ldr	r1, [r7, #0]
 8000798:	4618      	mov	r0, r3
 800079a:	f7ff fede 	bl	800055a <LCD5110_print>

	if (lcd_conf->def_scr.refresh_on_endl)
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	f893 3220 	ldrb.w	r3, [r3, #544]	; 0x220
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d002      	beq.n	80007ae <LCD5110_printf+0x42>
		LCD5110_refresh(lcd_conf);
 80007a8:	6878      	ldr	r0, [r7, #4]
 80007aa:	f7ff fea7 	bl	80004fc <LCD5110_refresh>

	va_end(vargs);

	return res;
 80007ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	3778      	adds	r7, #120	; 0x78
 80007b4:	46bd      	mov	sp, r7
 80007b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80007ba:	b002      	add	sp, #8
 80007bc:	4770      	bx	lr

080007be <xy_to_pix>:
	unsigned int adr;
	unsigned char mask;
} pix_coord;

static inline pix_coord xy_to_pix(int x, int y)
{
 80007be:	b480      	push	{r7}
 80007c0:	b087      	sub	sp, #28
 80007c2:	af00      	add	r7, sp, #0
 80007c4:	60f8      	str	r0, [r7, #12]
 80007c6:	60b9      	str	r1, [r7, #8]
 80007c8:	607a      	str	r2, [r7, #4]
	pix_coord res;
	res.adr = (y >> 3) * LCD_WIDTH + x;
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	10db      	asrs	r3, r3, #3
 80007ce:	2254      	movs	r2, #84	; 0x54
 80007d0:	fb03 f202 	mul.w	r2, r3, r2
 80007d4:	68bb      	ldr	r3, [r7, #8]
 80007d6:	4413      	add	r3, r2
 80007d8:	613b      	str	r3, [r7, #16]
	res.mask = (1 << (y & 0x07));
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	f003 0307 	and.w	r3, r3, #7
 80007e0:	2201      	movs	r2, #1
 80007e2:	fa02 f303 	lsl.w	r3, r2, r3
 80007e6:	b2db      	uxtb	r3, r3
 80007e8:	753b      	strb	r3, [r7, #20]

	return res;
 80007ea:	68fb      	ldr	r3, [r7, #12]
 80007ec:	461a      	mov	r2, r3
 80007ee:	f107 0310 	add.w	r3, r7, #16
 80007f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80007f6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80007fa:	68f8      	ldr	r0, [r7, #12]
 80007fc:	371c      	adds	r7, #28
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr

08000806 <LCD5110_clrscr>:

void LCD5110_clrscr(LCD5110_conf* lcd_conf) {
 8000806:	b480      	push	{r7}
 8000808:	b085      	sub	sp, #20
 800080a:	af00      	add	r7, sp, #0
 800080c:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < LCD5110_BUFFER_SIZE; ++i) {
 800080e:	2300      	movs	r3, #0
 8000810:	60fb      	str	r3, [r7, #12]
 8000812:	e008      	b.n	8000826 <LCD5110_clrscr+0x20>
		lcd_conf->video_buffer[i] = 0;
 8000814:	687a      	ldr	r2, [r7, #4]
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	4413      	add	r3, r2
 800081a:	331c      	adds	r3, #28
 800081c:	2200      	movs	r2, #0
 800081e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < LCD5110_BUFFER_SIZE; ++i) {
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	3301      	adds	r3, #1
 8000824:	60fb      	str	r3, [r7, #12]
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	f5b3 7ffc 	cmp.w	r3, #504	; 0x1f8
 800082c:	dbf2      	blt.n	8000814 <LCD5110_clrscr+0xe>
	}
}
 800082e:	bf00      	nop
 8000830:	bf00      	nop
 8000832:	3714      	adds	r7, #20
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr

0800083c <LCD5110_putpix>:
	for (int i = 0; i < LCD5110_BUFFER_SIZE; ++i) {
		lcd_conf->video_buffer[i] = 0xFF;
	}
}

void LCD5110_putpix(int x, int y, int color, LCD5110_conf* lcd_conf) {
 800083c:	b580      	push	{r7, lr}
 800083e:	b086      	sub	sp, #24
 8000840:	af00      	add	r7, sp, #0
 8000842:	60f8      	str	r0, [r7, #12]
 8000844:	60b9      	str	r1, [r7, #8]
 8000846:	607a      	str	r2, [r7, #4]
 8000848:	603b      	str	r3, [r7, #0]
	if ( (x < 0) || (y < 0) || (x > LCD_WIDTH-1) || (y > LCD_HEIGHT-1))
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	2b00      	cmp	r3, #0
 800084e:	db31      	blt.n	80008b4 <LCD5110_putpix+0x78>
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	2b00      	cmp	r3, #0
 8000854:	db2e      	blt.n	80008b4 <LCD5110_putpix+0x78>
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	2b53      	cmp	r3, #83	; 0x53
 800085a:	dc2b      	bgt.n	80008b4 <LCD5110_putpix+0x78>
 800085c:	68bb      	ldr	r3, [r7, #8]
 800085e:	2b2f      	cmp	r3, #47	; 0x2f
 8000860:	dc28      	bgt.n	80008b4 <LCD5110_putpix+0x78>
		return;
	pix_coord  c = xy_to_pix(x, y);
 8000862:	f107 0310 	add.w	r3, r7, #16
 8000866:	68ba      	ldr	r2, [r7, #8]
 8000868:	68f9      	ldr	r1, [r7, #12]
 800086a:	4618      	mov	r0, r3
 800086c:	f7ff ffa7 	bl	80007be <xy_to_pix>

	if (color)
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d00c      	beq.n	8000890 <LCD5110_putpix+0x54>
		lcd_conf->video_buffer[c.adr] |= c.mask;
 8000876:	693b      	ldr	r3, [r7, #16]
 8000878:	683a      	ldr	r2, [r7, #0]
 800087a:	4413      	add	r3, r2
 800087c:	7f19      	ldrb	r1, [r3, #28]
 800087e:	7d3a      	ldrb	r2, [r7, #20]
 8000880:	693b      	ldr	r3, [r7, #16]
 8000882:	430a      	orrs	r2, r1
 8000884:	b2d1      	uxtb	r1, r2
 8000886:	683a      	ldr	r2, [r7, #0]
 8000888:	4413      	add	r3, r2
 800088a:	460a      	mov	r2, r1
 800088c:	771a      	strb	r2, [r3, #28]
 800088e:	e012      	b.n	80008b6 <LCD5110_putpix+0x7a>
	else
		lcd_conf->video_buffer[c.adr] &= ~c.mask;
 8000890:	693b      	ldr	r3, [r7, #16]
 8000892:	683a      	ldr	r2, [r7, #0]
 8000894:	4413      	add	r3, r2
 8000896:	7f1b      	ldrb	r3, [r3, #28]
 8000898:	b25a      	sxtb	r2, r3
 800089a:	7d3b      	ldrb	r3, [r7, #20]
 800089c:	b25b      	sxtb	r3, r3
 800089e:	43db      	mvns	r3, r3
 80008a0:	b25b      	sxtb	r3, r3
 80008a2:	4013      	ands	r3, r2
 80008a4:	b25a      	sxtb	r2, r3
 80008a6:	693b      	ldr	r3, [r7, #16]
 80008a8:	b2d1      	uxtb	r1, r2
 80008aa:	683a      	ldr	r2, [r7, #0]
 80008ac:	4413      	add	r3, r2
 80008ae:	460a      	mov	r2, r1
 80008b0:	771a      	strb	r2, [r3, #28]
 80008b2:	e000      	b.n	80008b6 <LCD5110_putpix+0x7a>
		return;
 80008b4:	bf00      	nop
}
 80008b6:	3718      	adds	r7, #24
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}

080008bc <LCD5110_drawBitmap>:
}

//! TODO: optimize! Slow!
//! TODO: add different bitmap modes -- OR/AND/XOR
void LCD5110_drawBitmap(int x, int y, const unsigned char* bitmap, int cols, int rows, int invert, LCD5110_conf* lcd_conf)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b088      	sub	sp, #32
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	60f8      	str	r0, [r7, #12]
 80008c4:	60b9      	str	r1, [r7, #8]
 80008c6:	607a      	str	r2, [r7, #4]
 80008c8:	603b      	str	r3, [r7, #0]
	for(int cx=0; cx<cols; cx++)
 80008ca:	2300      	movs	r3, #0
 80008cc:	61fb      	str	r3, [r7, #28]
 80008ce:	e042      	b.n	8000956 <LCD5110_drawBitmap+0x9a>
	{
		for (int cy=0; cy<rows; cy++)
 80008d0:	2300      	movs	r3, #0
 80008d2:	61bb      	str	r3, [r7, #24]
 80008d4:	e038      	b.n	8000948 <LCD5110_drawBitmap+0x8c>
		{
			unsigned char temp = bitmap[(cy/8)*cols + cx];
 80008d6:	69bb      	ldr	r3, [r7, #24]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	da00      	bge.n	80008de <LCD5110_drawBitmap+0x22>
 80008dc:	3307      	adds	r3, #7
 80008de:	10db      	asrs	r3, r3, #3
 80008e0:	461a      	mov	r2, r3
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	fb03 f202 	mul.w	r2, r3, r2
 80008e8:	69fb      	ldr	r3, [r7, #28]
 80008ea:	4413      	add	r3, r2
 80008ec:	461a      	mov	r2, r3
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	4413      	add	r3, r2
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	75fb      	strb	r3, [r7, #23]
			temp &= 1<<(cy%8);
 80008f6:	69bb      	ldr	r3, [r7, #24]
 80008f8:	425a      	negs	r2, r3
 80008fa:	f003 0307 	and.w	r3, r3, #7
 80008fe:	f002 0207 	and.w	r2, r2, #7
 8000902:	bf58      	it	pl
 8000904:	4253      	negpl	r3, r2
 8000906:	2201      	movs	r2, #1
 8000908:	fa02 f303 	lsl.w	r3, r2, r3
 800090c:	b25a      	sxtb	r2, r3
 800090e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000912:	4013      	ands	r3, r2
 8000914:	b25b      	sxtb	r3, r3
 8000916:	75fb      	strb	r3, [r7, #23]
			LCD5110_putpix(x+cx, y+cy,  invert ? !temp : temp, lcd_conf);
 8000918:	68fa      	ldr	r2, [r7, #12]
 800091a:	69fb      	ldr	r3, [r7, #28]
 800091c:	18d0      	adds	r0, r2, r3
 800091e:	68ba      	ldr	r2, [r7, #8]
 8000920:	69bb      	ldr	r3, [r7, #24]
 8000922:	18d1      	adds	r1, r2, r3
 8000924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000926:	2b00      	cmp	r3, #0
 8000928:	d007      	beq.n	800093a <LCD5110_drawBitmap+0x7e>
 800092a:	7dfb      	ldrb	r3, [r7, #23]
 800092c:	2b00      	cmp	r3, #0
 800092e:	bf0c      	ite	eq
 8000930:	2301      	moveq	r3, #1
 8000932:	2300      	movne	r3, #0
 8000934:	b2db      	uxtb	r3, r3
 8000936:	461a      	mov	r2, r3
 8000938:	e000      	b.n	800093c <LCD5110_drawBitmap+0x80>
 800093a:	7dfa      	ldrb	r2, [r7, #23]
 800093c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800093e:	f7ff ff7d 	bl	800083c <LCD5110_putpix>
		for (int cy=0; cy<rows; cy++)
 8000942:	69bb      	ldr	r3, [r7, #24]
 8000944:	3301      	adds	r3, #1
 8000946:	61bb      	str	r3, [r7, #24]
 8000948:	69ba      	ldr	r2, [r7, #24]
 800094a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800094c:	429a      	cmp	r2, r3
 800094e:	dbc2      	blt.n	80008d6 <LCD5110_drawBitmap+0x1a>
	for(int cx=0; cx<cols; cx++)
 8000950:	69fb      	ldr	r3, [r7, #28]
 8000952:	3301      	adds	r3, #1
 8000954:	61fb      	str	r3, [r7, #28]
 8000956:	69fa      	ldr	r2, [r7, #28]
 8000958:	683b      	ldr	r3, [r7, #0]
 800095a:	429a      	cmp	r2, r3
 800095c:	dbb8      	blt.n	80008d0 <LCD5110_drawBitmap+0x14>
		}
	}
}
 800095e:	bf00      	nop
 8000960:	bf00      	nop
 8000962:	3720      	adds	r7, #32
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}

08000968 <send_byte_to_LCD5110>:
#include <stdio.h>

#define SUPPRESS_WARNING(x) (void)x

static inline HAL_StatusTypeDef send_byte_to_LCD5110(uint8_t dat, LCD5110_conf* lcd_conf)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b082      	sub	sp, #8
 800096c:	af00      	add	r7, sp, #0
 800096e:	4603      	mov	r3, r0
 8000970:	6039      	str	r1, [r7, #0]
 8000972:	71fb      	strb	r3, [r7, #7]
	//! HAL_SPI_Transmit takes care about waiting transmission to finish.
	//! Details: https://habrahabr.ru/post/276605/ -- do not turn command mode off
	//! before transmission finished. (Check BSY flag before DC_on/off, if directly
	//! manipulating SPIx_DR.
	return HAL_SPI_Transmit(lcd_conf->spi_handle, &dat, 1, 1000);
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	6818      	ldr	r0, [r3, #0]
 8000978:	1df9      	adds	r1, r7, #7
 800097a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800097e:	2201      	movs	r2, #1
 8000980:	f003 f9cf 	bl	8003d22 <HAL_SPI_Transmit>
 8000984:	4603      	mov	r3, r0
}
 8000986:	4618      	mov	r0, r3
 8000988:	3708      	adds	r7, #8
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <send_data_to_LCD5110>:

static inline HAL_StatusTypeDef send_data_to_LCD5110(uint8_t data[], uint16_t size, LCD5110_conf* lcd_conf)
{
 800098e:	b580      	push	{r7, lr}
 8000990:	b084      	sub	sp, #16
 8000992:	af00      	add	r7, sp, #0
 8000994:	60f8      	str	r0, [r7, #12]
 8000996:	460b      	mov	r3, r1
 8000998:	607a      	str	r2, [r7, #4]
 800099a:	817b      	strh	r3, [r7, #10]
	return HAL_SPI_Transmit(lcd_conf->spi_handle, data, size, 1000);
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	6818      	ldr	r0, [r3, #0]
 80009a0:	897a      	ldrh	r2, [r7, #10]
 80009a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009a6:	68f9      	ldr	r1, [r7, #12]
 80009a8:	f003 f9bb 	bl	8003d22 <HAL_SPI_Transmit>
 80009ac:	4603      	mov	r3, r0
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	3710      	adds	r7, #16
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}

080009b6 <LCD5110_CE_off>:

static inline void LCD5110_CE_on(LCD5110_conf* lcd_conf) {
	SUPPRESS_WARNING(LCD5110_CE_on);
	HAL_GPIO_WritePin(lcd_conf->spi_cs_port, lcd_conf->spi_cs_pin, GPIO_PIN_SET);
}
static inline void LCD5110_CE_off(LCD5110_conf* lcd_conf) {
 80009b6:	b580      	push	{r7, lr}
 80009b8:	b082      	sub	sp, #8
 80009ba:	af00      	add	r7, sp, #0
 80009bc:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd_conf->spi_cs_port, lcd_conf->spi_cs_pin, GPIO_PIN_RESET);
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	6898      	ldr	r0, [r3, #8]
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	889b      	ldrh	r3, [r3, #4]
 80009c6:	2200      	movs	r2, #0
 80009c8:	4619      	mov	r1, r3
 80009ca:	f001 faf7 	bl	8001fbc <HAL_GPIO_WritePin>
}
 80009ce:	bf00      	nop
 80009d0:	3708      	adds	r7, #8
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}

080009d6 <LCD5110_DC_on>:
//! Data mode on
static inline void LCD5110_DC_on(LCD5110_conf* lcd_conf) {
 80009d6:	b580      	push	{r7, lr}
 80009d8:	b082      	sub	sp, #8
 80009da:	af00      	add	r7, sp, #0
 80009dc:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd_conf->dc_port, lcd_conf->dc_pin, GPIO_PIN_SET);
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	6998      	ldr	r0, [r3, #24]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	8a9b      	ldrh	r3, [r3, #20]
 80009e6:	2201      	movs	r2, #1
 80009e8:	4619      	mov	r1, r3
 80009ea:	f001 fae7 	bl	8001fbc <HAL_GPIO_WritePin>
}
 80009ee:	bf00      	nop
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <LCD5110_DC_off>:
//! Commands mode on
static inline void LCD5110_DC_off(LCD5110_conf* lcd_conf) {
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b082      	sub	sp, #8
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd_conf->dc_port, lcd_conf->dc_pin, GPIO_PIN_RESET);
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	6998      	ldr	r0, [r3, #24]
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	8a9b      	ldrh	r3, [r3, #20]
 8000a06:	2200      	movs	r2, #0
 8000a08:	4619      	mov	r1, r3
 8000a0a:	f001 fad7 	bl	8001fbc <HAL_GPIO_WritePin>
}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}

08000a16 <LCD5110_RST_on>:
static inline void LCD5110_RST_on(LCD5110_conf* lcd_conf) {
 8000a16:	b580      	push	{r7, lr}
 8000a18:	b082      	sub	sp, #8
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd_conf->rst_port, lcd_conf->rst_pin, GPIO_PIN_SET);
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	6918      	ldr	r0, [r3, #16]
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	899b      	ldrh	r3, [r3, #12]
 8000a26:	2201      	movs	r2, #1
 8000a28:	4619      	mov	r1, r3
 8000a2a:	f001 fac7 	bl	8001fbc <HAL_GPIO_WritePin>
}
 8000a2e:	bf00      	nop
 8000a30:	3708      	adds	r7, #8
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}

08000a36 <LCD5110_RST_off>:
static inline void LCD5110_RST_off(LCD5110_conf* lcd_conf) {
 8000a36:	b580      	push	{r7, lr}
 8000a38:	b082      	sub	sp, #8
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd_conf->rst_port, lcd_conf->rst_pin, GPIO_PIN_RESET);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	6918      	ldr	r0, [r3, #16]
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	899b      	ldrh	r3, [r3, #12]
 8000a46:	2200      	movs	r2, #0
 8000a48:	4619      	mov	r1, r3
 8000a4a:	f001 fab7 	bl	8001fbc <HAL_GPIO_WritePin>
}
 8000a4e:	bf00      	nop
 8000a50:	3708      	adds	r7, #8
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}

08000a56 <LCD5110_set_function>:

#define FN_SET_MASK (1<<5)

//! Code: 0010 0PVH, accepts both 00100PVH and 0PVH, but no other.
static int LCD5110_set_function(uint8_t fn_byte, LCD5110_conf* lcd_conf)
{
 8000a56:	b580      	push	{r7, lr}
 8000a58:	b082      	sub	sp, #8
 8000a5a:	af00      	add	r7, sp, #0
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	6039      	str	r1, [r7, #0]
 8000a60:	71fb      	strb	r3, [r7, #7]
	if ( (fn_byte & ~FN_SET_MASK) > 7) //0b111
 8000a62:	79fb      	ldrb	r3, [r7, #7]
 8000a64:	f023 0320 	bic.w	r3, r3, #32
 8000a68:	2b07      	cmp	r3, #7
 8000a6a:	dd01      	ble.n	8000a70 <LCD5110_set_function+0x1a>
	{
		//printf("Seq: err\n");
		return LCD5110_bad_opcode;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	e008      	b.n	8000a82 <LCD5110_set_function+0x2c>
	}
	//printf("Seq: %i, dbg: %i \n", fn_byte | FN_SET_MASK, fn_byte );
	send_byte_to_LCD5110(fn_byte | FN_SET_MASK, lcd_conf);
 8000a70:	79fb      	ldrb	r3, [r7, #7]
 8000a72:	f043 0320 	orr.w	r3, r3, #32
 8000a76:	b2db      	uxtb	r3, r3
 8000a78:	6839      	ldr	r1, [r7, #0]
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f7ff ff74 	bl	8000968 <send_byte_to_LCD5110>
	return LCD5110_OK;
 8000a80:	2300      	movs	r3, #0
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}

08000a8a <LCD5110_set_mode_base>:

//! H==0
static int LCD5110_set_mode_base(LCD5110_modes mode_byte, LCD5110_conf* lcd_conf)
{
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	b082      	sub	sp, #8
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	4603      	mov	r3, r0
 8000a92:	6039      	str	r1, [r7, #0]
 8000a94:	71fb      	strb	r3, [r7, #7]
	if ( (mode_byte & (~LCD5110_INVERTED_MODE) ) != 0) //0b10x0y -- only possible values
 8000a96:	79fb      	ldrb	r3, [r7, #7]
 8000a98:	f023 030d 	bic.w	r3, r3, #13
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <LCD5110_set_mode_base+0x1a>
	{
		//printf("Seq: err\n");
		return LCD5110_bad_dmode;
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	e005      	b.n	8000ab0 <LCD5110_set_mode_base+0x26>
	}
	//printf("Seq: %i\n", mode_byte);
	send_byte_to_LCD5110(mode_byte, lcd_conf);
 8000aa4:	79fb      	ldrb	r3, [r7, #7]
 8000aa6:	6839      	ldr	r1, [r7, #0]
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f7ff ff5d 	bl	8000968 <send_byte_to_LCD5110>
	return LCD5110_OK;
 8000aae:	2300      	movs	r3, #0
}
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	3708      	adds	r7, #8
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}

08000ab8 <LCD5110_set_voltage_ext>:

#define LCD5110_VOLTAGE_MASK (1<<7)

//! H==1
static int LCD5110_set_voltage_ext(uint8_t voltage, LCD5110_conf* lcd_conf)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	4603      	mov	r3, r0
 8000ac0:	6039      	str	r1, [r7, #0]
 8000ac2:	71fb      	strb	r3, [r7, #7]
	if ( voltage > 127)
 8000ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	da01      	bge.n	8000ad0 <LCD5110_set_voltage_ext+0x18>
	{
		//printf("Seq: err\n");
		return LCD5110_bad_voltage;
 8000acc:	2303      	movs	r3, #3
 8000ace:	e008      	b.n	8000ae2 <LCD5110_set_voltage_ext+0x2a>
	}
	//printf("Seq: %i\n", voltage | LCD5110_VOLTAGE_MASK);
	send_byte_to_LCD5110(voltage | LCD5110_VOLTAGE_MASK, lcd_conf);
 8000ad0:	79fb      	ldrb	r3, [r7, #7]
 8000ad2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	6839      	ldr	r1, [r7, #0]
 8000ada:	4618      	mov	r0, r3
 8000adc:	f7ff ff44 	bl	8000968 <send_byte_to_LCD5110>
	return LCD5110_OK;
 8000ae0:	2300      	movs	r3, #0
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	3708      	adds	r7, #8
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}

08000aea <LCD5110_set_temp_coef_ext>:

#define LCD5110_TEMP_COEFF_MASK (1<<2)
//! H==1
static int LCD5110_set_temp_coef_ext(uint8_t TC, LCD5110_conf* lcd_conf)
{
 8000aea:	b580      	push	{r7, lr}
 8000aec:	b082      	sub	sp, #8
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	4603      	mov	r3, r0
 8000af2:	6039      	str	r1, [r7, #0]
 8000af4:	71fb      	strb	r3, [r7, #7]
	if ( TC > 3)
 8000af6:	79fb      	ldrb	r3, [r7, #7]
 8000af8:	2b03      	cmp	r3, #3
 8000afa:	d901      	bls.n	8000b00 <LCD5110_set_temp_coef_ext+0x16>
	{
		//printf("Seq: err\n");
		return LCD5110_bad_TC;
 8000afc:	2304      	movs	r3, #4
 8000afe:	e008      	b.n	8000b12 <LCD5110_set_temp_coef_ext+0x28>
	}
	//printf("Seq: %i\n", TC | LCD5110_TEMP_COEFF_MASK);
	send_byte_to_LCD5110(TC | LCD5110_TEMP_COEFF_MASK, lcd_conf);
 8000b00:	79fb      	ldrb	r3, [r7, #7]
 8000b02:	f043 0304 	orr.w	r3, r3, #4
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	6839      	ldr	r1, [r7, #0]
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f7ff ff2c 	bl	8000968 <send_byte_to_LCD5110>
	return LCD5110_OK;
 8000b10:	2300      	movs	r3, #0
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}

08000b1a <LCD5110_set_bias_ext>:
}

#define LCD5110_BIAS_MASK (1<<4)
//! H==1
static int LCD5110_set_bias_ext(uint8_t bias, LCD5110_conf* lcd_conf)
{
 8000b1a:	b580      	push	{r7, lr}
 8000b1c:	b082      	sub	sp, #8
 8000b1e:	af00      	add	r7, sp, #0
 8000b20:	4603      	mov	r3, r0
 8000b22:	6039      	str	r1, [r7, #0]
 8000b24:	71fb      	strb	r3, [r7, #7]
	if ( bias > 7)
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	2b07      	cmp	r3, #7
 8000b2a:	d901      	bls.n	8000b30 <LCD5110_set_bias_ext+0x16>
	{
		//printf("Seq: err\n");
		return LCD5110_bad_bias;
 8000b2c:	2305      	movs	r3, #5
 8000b2e:	e008      	b.n	8000b42 <LCD5110_set_bias_ext+0x28>
	}
	//printf("Seq: %i\n", bias | LCD5110_BIAS_MASK);
	send_byte_to_LCD5110(bias | LCD5110_BIAS_MASK, lcd_conf);
 8000b30:	79fb      	ldrb	r3, [r7, #7]
 8000b32:	f043 0310 	orr.w	r3, r3, #16
 8000b36:	b2db      	uxtb	r3, r3
 8000b38:	6839      	ldr	r1, [r7, #0]
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	f7ff ff14 	bl	8000968 <send_byte_to_LCD5110>
	return LCD5110_OK;
 8000b40:	2300      	movs	r3, #0
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}

08000b4a <LCD5110_set_X_base>:
#define LCD5110_SET_Y_BIT 6
#define LCD5110_SET_Y_BIT_MASK (1<<LCD5110_SET_Y_BIT)


static inline int LCD5110_set_X_base(int16_t x, LCD5110_conf* lcd_conf)
{
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	b082      	sub	sp, #8
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	4603      	mov	r3, r0
 8000b52:	6039      	str	r1, [r7, #0]
 8000b54:	80fb      	strh	r3, [r7, #6]
	if(x<0 || x>LCD_WIDTH-1)
 8000b56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	db03      	blt.n	8000b66 <LCD5110_set_X_base+0x1c>
 8000b5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b62:	2b53      	cmp	r3, #83	; 0x53
 8000b64:	dd01      	ble.n	8000b6a <LCD5110_set_X_base+0x20>
		return LCD5110_bad_coordinate;
 8000b66:	2307      	movs	r3, #7
 8000b68:	e00a      	b.n	8000b80 <LCD5110_set_X_base+0x36>
	send_byte_to_LCD5110(x | LCD5110_SET_X_BIT_MASK, lcd_conf);
 8000b6a:	88fb      	ldrh	r3, [r7, #6]
 8000b6c:	b25b      	sxtb	r3, r3
 8000b6e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000b72:	b25b      	sxtb	r3, r3
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	6839      	ldr	r1, [r7, #0]
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f7ff fef5 	bl	8000968 <send_byte_to_LCD5110>
	return LCD5110_OK;
 8000b7e:	2300      	movs	r3, #0
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	3708      	adds	r7, #8
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <LCD5110_set_Y_base>:

//! Byte addresable!
static inline int LCD5110_set_Y_base(int16_t y, LCD5110_conf* lcd_conf)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	4603      	mov	r3, r0
 8000b90:	6039      	str	r1, [r7, #0]
 8000b92:	80fb      	strh	r3, [r7, #6]
	if(y<0 || y>LCD_HEIGHT/8-1) // Byte addressable!
 8000b94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	db03      	blt.n	8000ba4 <LCD5110_set_Y_base+0x1c>
 8000b9c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ba0:	2b05      	cmp	r3, #5
 8000ba2:	dd01      	ble.n	8000ba8 <LCD5110_set_Y_base+0x20>
		return LCD5110_bad_coordinate;
 8000ba4:	2307      	movs	r3, #7
 8000ba6:	e00a      	b.n	8000bbe <LCD5110_set_Y_base+0x36>
	send_byte_to_LCD5110(y | LCD5110_SET_Y_BIT_MASK, lcd_conf);
 8000ba8:	88fb      	ldrh	r3, [r7, #6]
 8000baa:	b25b      	sxtb	r3, r3
 8000bac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000bb0:	b25b      	sxtb	r3, r3
 8000bb2:	b2db      	uxtb	r3, r3
 8000bb4:	6839      	ldr	r1, [r7, #0]
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f7ff fed6 	bl	8000968 <send_byte_to_LCD5110>
	return LCD5110_OK;
 8000bbc:	2300      	movs	r3, #0
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	3708      	adds	r7, #8
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}

08000bc6 <LCD5110_set_XY_base>:

static inline int LCD5110_set_XY_base(int16_t x, int16_t y, LCD5110_conf* lcd_conf)
{
 8000bc6:	b580      	push	{r7, lr}
 8000bc8:	b084      	sub	sp, #16
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	4603      	mov	r3, r0
 8000bce:	603a      	str	r2, [r7, #0]
 8000bd0:	80fb      	strh	r3, [r7, #6]
 8000bd2:	460b      	mov	r3, r1
 8000bd4:	80bb      	strh	r3, [r7, #4]
	int res;
	res = LCD5110_set_X_base(x, lcd_conf);
 8000bd6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bda:	6839      	ldr	r1, [r7, #0]
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff ffb4 	bl	8000b4a <LCD5110_set_X_base>
 8000be2:	60f8      	str	r0, [r7, #12]
	if( res != LCD5110_OK)
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <LCD5110_set_XY_base+0x28>
		return res;
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	e00c      	b.n	8000c08 <LCD5110_set_XY_base+0x42>
	res = LCD5110_set_Y_base(y, lcd_conf);
 8000bee:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000bf2:	6839      	ldr	r1, [r7, #0]
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f7ff ffc7 	bl	8000b88 <LCD5110_set_Y_base>
 8000bfa:	60f8      	str	r0, [r7, #12]
	if( res != LCD5110_OK)
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <LCD5110_set_XY_base+0x40>
		return res;
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	e000      	b.n	8000c08 <LCD5110_set_XY_base+0x42>

	return LCD5110_OK;
 8000c06:	2300      	movs	r3, #0
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3710      	adds	r7, #16
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <SPI_enable>:


static inline void SPI_enable(LCD5110_conf* lcd_conf)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
	__HAL_SPI_ENABLE( (lcd_conf->spi_handle) );
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000c2a:	601a      	str	r2, [r3, #0]
}
 8000c2c:	bf00      	nop
 8000c2e:	370c      	adds	r7, #12
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr

08000c38 <LCD5110_init>:
int LCD5110_init(LCD5110_conf* 		lcd_conf,
				 LCD5110_modes 		dmode,
				 uint8_t 	  	    voltage,
				 uint8_t		    temp_coeff,
				 uint8_t		    bias
){
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
 8000c40:	4608      	mov	r0, r1
 8000c42:	4611      	mov	r1, r2
 8000c44:	461a      	mov	r2, r3
 8000c46:	4603      	mov	r3, r0
 8000c48:	70fb      	strb	r3, [r7, #3]
 8000c4a:	460b      	mov	r3, r1
 8000c4c:	70bb      	strb	r3, [r7, #2]
 8000c4e:	4613      	mov	r3, r2
 8000c50:	707b      	strb	r3, [r7, #1]
	SPI_enable(lcd_conf);
 8000c52:	6878      	ldr	r0, [r7, #4]
 8000c54:	f7ff ffdc 	bl	8000c10 <SPI_enable>
	LCD5110_CE_off(lcd_conf);
 8000c58:	6878      	ldr	r0, [r7, #4]
 8000c5a:	f7ff feac 	bl	80009b6 <LCD5110_CE_off>

	//LCD5110_VCC_on();
	LCD5110_RST_off(lcd_conf); // Minimum 100 ns, maximum not limited (tbl. 12 AC CHARACTERISTICS, pic. 16)
 8000c5e:	6878      	ldr	r0, [r7, #4]
 8000c60:	f7ff fee9 	bl	8000a36 <LCD5110_RST_off>
	volatile int i = 100; // HAL_Delay() too slow, do not want to depend on some delay_us here.
 8000c64:	2364      	movs	r3, #100	; 0x64
 8000c66:	60fb      	str	r3, [r7, #12]
	while (--i){}
 8000c68:	bf00      	nop
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	3b01      	subs	r3, #1
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d1fa      	bne.n	8000c6a <LCD5110_init+0x32>
	LCD5110_RST_on(lcd_conf);
 8000c74:	6878      	ldr	r0, [r7, #4]
 8000c76:	f7ff fece 	bl	8000a16 <LCD5110_RST_on>

	LCD5110_DC_off(lcd_conf); // Commands mode on
 8000c7a:	6878      	ldr	r0, [r7, #4]
 8000c7c:	f7ff febb 	bl	80009f6 <LCD5110_DC_off>
	//! Extended commands (bit H==1), horizontal addressing
	LCD5110_set_function(LCD5110_FN_SET_H_MASK, lcd_conf);
 8000c80:	6879      	ldr	r1, [r7, #4]
 8000c82:	2001      	movs	r0, #1
 8000c84:	f7ff fee7 	bl	8000a56 <LCD5110_set_function>
	//! Set display voltage
	LCD5110_set_voltage_ext(voltage, lcd_conf);
 8000c88:	78bb      	ldrb	r3, [r7, #2]
 8000c8a:	6879      	ldr	r1, [r7, #4]
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f7ff ff13 	bl	8000ab8 <LCD5110_set_voltage_ext>
	//! Set temperature coefficient
	LCD5110_set_temp_coef_ext(temp_coeff, lcd_conf);
 8000c92:	787b      	ldrb	r3, [r7, #1]
 8000c94:	6879      	ldr	r1, [r7, #4]
 8000c96:	4618      	mov	r0, r3
 8000c98:	f7ff ff27 	bl	8000aea <LCD5110_set_temp_coef_ext>
	//! Set bias
	LCD5110_set_bias_ext(bias, lcd_conf);
 8000c9c:	7e3b      	ldrb	r3, [r7, #24]
 8000c9e:	6879      	ldr	r1, [r7, #4]
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff ff3a 	bl	8000b1a <LCD5110_set_bias_ext>


	//! Basic commands (bit H==0), horizontal addressing
	LCD5110_set_function(0, lcd_conf);
 8000ca6:	6879      	ldr	r1, [r7, #4]
 8000ca8:	2000      	movs	r0, #0
 8000caa:	f7ff fed4 	bl	8000a56 <LCD5110_set_function>
	//! Set display mode
	LCD5110_set_mode_base(dmode, lcd_conf);
 8000cae:	78fb      	ldrb	r3, [r7, #3]
 8000cb0:	6879      	ldr	r1, [r7, #4]
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f7ff fee9 	bl	8000a8a <LCD5110_set_mode_base>

	return LCD5110_OK;
 8000cb8:	2300      	movs	r3, #0
	//!TODO: Check for transmission end and turn CE off (set it to HIGH).
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	3710      	adds	r7, #16
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}

08000cc2 <LCD5110_refresh_ll>:

//
void LCD5110_refresh_ll(LCD5110_conf* lcd_conf)
{
 8000cc2:	b580      	push	{r7, lr}
 8000cc4:	b082      	sub	sp, #8
 8000cc6:	af00      	add	r7, sp, #0
 8000cc8:	6078      	str	r0, [r7, #4]
	LCD5110_CE_off(lcd_conf);
 8000cca:	6878      	ldr	r0, [r7, #4]
 8000ccc:	f7ff fe73 	bl	80009b6 <LCD5110_CE_off>
	LCD5110_DC_off(lcd_conf);
 8000cd0:	6878      	ldr	r0, [r7, #4]
 8000cd2:	f7ff fe90 	bl	80009f6 <LCD5110_DC_off>
	LCD5110_set_XY_base(0, 0, lcd_conf);
 8000cd6:	687a      	ldr	r2, [r7, #4]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	2000      	movs	r0, #0
 8000cdc:	f7ff ff73 	bl	8000bc6 <LCD5110_set_XY_base>
	LCD5110_DC_on(lcd_conf);
 8000ce0:	6878      	ldr	r0, [r7, #4]
 8000ce2:	f7ff fe78 	bl	80009d6 <LCD5110_DC_on>

	send_data_to_LCD5110(lcd_conf->video_buffer, LCD_HEIGHT*LCD_WIDTH/8, lcd_conf);
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	331c      	adds	r3, #28
 8000cea:	687a      	ldr	r2, [r7, #4]
 8000cec:	f44f 71fc 	mov.w	r1, #504	; 0x1f8
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff fe4c 	bl	800098e <send_data_to_LCD5110>
//!TODO: Check for transmission end and turn CE off (set it to HIGH).
}
 8000cf6:	bf00      	nop
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
	...

08000d00 <print_score>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void print_score(LCD5110_display *lcd_conf) {
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
	LCD5110_clear_scr(lcd_conf);
 8000d08:	6878      	ldr	r0, [r7, #4]
 8000d0a:	f7ff fc15 	bl	8000538 <LCD5110_clear_scr>
	LCD5110_set_cursor(1, 22, lcd_conf);
 8000d0e:	687a      	ldr	r2, [r7, #4]
 8000d10:	2116      	movs	r1, #22
 8000d12:	2001      	movs	r0, #1
 8000d14:	f7ff fbfe 	bl	8000514 <LCD5110_set_cursor>
	LCD5110_printf(lcd_conf, BLACK, "L:%u", l_score);
 8000d18:	4b15      	ldr	r3, [pc, #84]	; (8000d70 <print_score+0x70>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	4a15      	ldr	r2, [pc, #84]	; (8000d74 <print_score+0x74>)
 8000d20:	2101      	movs	r1, #1
 8000d22:	6878      	ldr	r0, [r7, #4]
 8000d24:	f7ff fd22 	bl	800076c <LCD5110_printf>
	LCD5110_set_cursor(60, 22, lcd_conf);
 8000d28:	687a      	ldr	r2, [r7, #4]
 8000d2a:	2116      	movs	r1, #22
 8000d2c:	203c      	movs	r0, #60	; 0x3c
 8000d2e:	f7ff fbf1 	bl	8000514 <LCD5110_set_cursor>
	LCD5110_printf(lcd_conf, BLACK, "R:%u", r_score);
 8000d32:	4b11      	ldr	r3, [pc, #68]	; (8000d78 <print_score+0x78>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	b2db      	uxtb	r3, r3
 8000d38:	4a10      	ldr	r2, [pc, #64]	; (8000d7c <print_score+0x7c>)
 8000d3a:	2101      	movs	r1, #1
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f7ff fd15 	bl	800076c <LCD5110_printf>
	if (deuce) {
 8000d42:	4b0f      	ldr	r3, [pc, #60]	; (8000d80 <print_score+0x80>)
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d009      	beq.n	8000d60 <print_score+0x60>
		LCD5110_set_cursor(1, 40, lcd_conf);
 8000d4c:	687a      	ldr	r2, [r7, #4]
 8000d4e:	2128      	movs	r1, #40	; 0x28
 8000d50:	2001      	movs	r0, #1
 8000d52:	f7ff fbdf 	bl	8000514 <LCD5110_set_cursor>
		LCD5110_print("DEUCE", BLACK, lcd_conf);
 8000d56:	687a      	ldr	r2, [r7, #4]
 8000d58:	2101      	movs	r1, #1
 8000d5a:	480a      	ldr	r0, [pc, #40]	; (8000d84 <print_score+0x84>)
 8000d5c:	f7ff fbfd 	bl	800055a <LCD5110_print>
	}
	LCD5110_refresh(lcd_conf);
 8000d60:	6878      	ldr	r0, [r7, #4]
 8000d62:	f7ff fbcb 	bl	80004fc <LCD5110_refresh>
}
 8000d66:	bf00      	nop
 8000d68:	3708      	adds	r7, #8
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	200000de 	.word	0x200000de
 8000d74:	08005660 	.word	0x08005660
 8000d78:	200000df 	.word	0x200000df
 8000d7c:	08005668 	.word	0x08005668
 8000d80:	200000e0 	.word	0x200000e0
 8000d84:	08005670 	.word	0x08005670

08000d88 <print_score_text>:
void print_score_text(LCD5110_display *lcd_conf, const char *str) {
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	6039      	str	r1, [r7, #0]
	print_score(lcd_conf);
 8000d92:	6878      	ldr	r0, [r7, #4]
 8000d94:	f7ff ffb4 	bl	8000d00 <print_score>
	LCD5110_set_cursor(1, 40, lcd_conf);
 8000d98:	687a      	ldr	r2, [r7, #4]
 8000d9a:	2128      	movs	r1, #40	; 0x28
 8000d9c:	2001      	movs	r0, #1
 8000d9e:	f7ff fbb9 	bl	8000514 <LCD5110_set_cursor>
	LCD5110_print(str, BLACK, lcd_conf);
 8000da2:	687a      	ldr	r2, [r7, #4]
 8000da4:	2101      	movs	r1, #1
 8000da6:	6838      	ldr	r0, [r7, #0]
 8000da8:	f7ff fbd7 	bl	800055a <LCD5110_print>
	LCD5110_refresh(lcd_conf);
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f7ff fba5 	bl	80004fc <LCD5110_refresh>
}
 8000db2:	bf00      	nop
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
	...

08000dbc <update_score>:

void update_score(state_t winner) {
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	71fb      	strb	r3, [r7, #7]
	if (winner == L_SERVE) {
 8000dc6:	79fb      	ldrb	r3, [r7, #7]
 8000dc8:	2b02      	cmp	r3, #2
 8000dca:	d16a      	bne.n	8000ea2 <update_score+0xe6>
		l_score++;
 8000dcc:	4b6e      	ldr	r3, [pc, #440]	; (8000f88 <update_score+0x1cc>)
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	b2db      	uxtb	r3, r3
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	b2da      	uxtb	r2, r3
 8000dd6:	4b6c      	ldr	r3, [pc, #432]	; (8000f88 <update_score+0x1cc>)
 8000dd8:	701a      	strb	r2, [r3, #0]
		if (r_score == 10 && l_score == 10) {
 8000dda:	4b6c      	ldr	r3, [pc, #432]	; (8000f8c <update_score+0x1d0>)
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	2b0a      	cmp	r3, #10
 8000de2:	d108      	bne.n	8000df6 <update_score+0x3a>
 8000de4:	4b68      	ldr	r3, [pc, #416]	; (8000f88 <update_score+0x1cc>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	2b0a      	cmp	r3, #10
 8000dec:	d103      	bne.n	8000df6 <update_score+0x3a>
			deuce = true;
 8000dee:	4b68      	ldr	r3, [pc, #416]	; (8000f90 <update_score+0x1d4>)
 8000df0:	2201      	movs	r2, #1
 8000df2:	701a      	strb	r2, [r3, #0]
 8000df4:	e0c3      	b.n	8000f7e <update_score+0x1c2>
		} else if ((l_score == 11 && !deuce)
 8000df6:	4b64      	ldr	r3, [pc, #400]	; (8000f88 <update_score+0x1cc>)
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	2b0b      	cmp	r3, #11
 8000dfe:	d107      	bne.n	8000e10 <update_score+0x54>
 8000e00:	4b63      	ldr	r3, [pc, #396]	; (8000f90 <update_score+0x1d4>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	f083 0301 	eor.w	r3, r3, #1
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d10e      	bne.n	8000e2e <update_score+0x72>
				|| (l_score - r_score > 1 && deuce)) {
 8000e10:	4b5d      	ldr	r3, [pc, #372]	; (8000f88 <update_score+0x1cc>)
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	461a      	mov	r2, r3
 8000e18:	4b5c      	ldr	r3, [pc, #368]	; (8000f8c <update_score+0x1d0>)
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	1ad3      	subs	r3, r2, r3
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	dd0c      	ble.n	8000e3e <update_score+0x82>
 8000e24:	4b5a      	ldr	r3, [pc, #360]	; (8000f90 <update_score+0x1d4>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	b2db      	uxtb	r3, r3
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d007      	beq.n	8000e3e <update_score+0x82>
			print_score_text(&lcd1, "LEFT WON!");
 8000e2e:	4959      	ldr	r1, [pc, #356]	; (8000f94 <update_score+0x1d8>)
 8000e30:	4859      	ldr	r0, [pc, #356]	; (8000f98 <update_score+0x1dc>)
 8000e32:	f7ff ffa9 	bl	8000d88 <print_score_text>
			state = END;
 8000e36:	4b59      	ldr	r3, [pc, #356]	; (8000f9c <update_score+0x1e0>)
 8000e38:	2208      	movs	r2, #8
 8000e3a:	701a      	strb	r2, [r3, #0]
 8000e3c:	e09f      	b.n	8000f7e <update_score+0x1c2>
		} else {
			print_score(&lcd1);
 8000e3e:	4856      	ldr	r0, [pc, #344]	; (8000f98 <update_score+0x1dc>)
 8000e40:	f7ff ff5e 	bl	8000d00 <print_score>
			if (((l_score + r_score) % 2 == 0 && !deuce) || deuce) {
 8000e44:	4b50      	ldr	r3, [pc, #320]	; (8000f88 <update_score+0x1cc>)
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	b2da      	uxtb	r2, r3
 8000e4a:	4b50      	ldr	r3, [pc, #320]	; (8000f8c <update_score+0x1d0>)
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	4413      	add	r3, r2
 8000e52:	b2db      	uxtb	r3, r3
 8000e54:	f003 0301 	and.w	r3, r3, #1
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d107      	bne.n	8000e6c <update_score+0xb0>
 8000e5c:	4b4c      	ldr	r3, [pc, #304]	; (8000f90 <update_score+0x1d4>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	f083 0301 	eor.w	r3, r3, #1
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d104      	bne.n	8000e76 <update_score+0xba>
 8000e6c:	4b48      	ldr	r3, [pc, #288]	; (8000f90 <update_score+0x1d4>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d00a      	beq.n	8000e8c <update_score+0xd0>
				state = (server == R_SERVE) ? L_SERVE : R_SERVE;
 8000e76:	4b4a      	ldr	r3, [pc, #296]	; (8000fa0 <update_score+0x1e4>)
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	2b01      	cmp	r3, #1
 8000e7e:	d101      	bne.n	8000e84 <update_score+0xc8>
 8000e80:	2202      	movs	r2, #2
 8000e82:	e000      	b.n	8000e86 <update_score+0xca>
 8000e84:	2201      	movs	r2, #1
 8000e86:	4b45      	ldr	r3, [pc, #276]	; (8000f9c <update_score+0x1e0>)
 8000e88:	701a      	strb	r2, [r3, #0]
 8000e8a:	e004      	b.n	8000e96 <update_score+0xda>
			} else {
				state = server;
 8000e8c:	4b44      	ldr	r3, [pc, #272]	; (8000fa0 <update_score+0x1e4>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	b2da      	uxtb	r2, r3
 8000e92:	4b42      	ldr	r3, [pc, #264]	; (8000f9c <update_score+0x1e0>)
 8000e94:	701a      	strb	r2, [r3, #0]
			}
			server = state;
 8000e96:	4b41      	ldr	r3, [pc, #260]	; (8000f9c <update_score+0x1e0>)
 8000e98:	781b      	ldrb	r3, [r3, #0]
 8000e9a:	b2da      	uxtb	r2, r3
 8000e9c:	4b40      	ldr	r3, [pc, #256]	; (8000fa0 <update_score+0x1e4>)
 8000e9e:	701a      	strb	r2, [r3, #0]
				state = server;
			}
			server = state;
		}
	}
}
 8000ea0:	e06d      	b.n	8000f7e <update_score+0x1c2>
	} else if (winner == R_SERVE) {
 8000ea2:	79fb      	ldrb	r3, [r7, #7]
 8000ea4:	2b01      	cmp	r3, #1
 8000ea6:	d16a      	bne.n	8000f7e <update_score+0x1c2>
		r_score++;
 8000ea8:	4b38      	ldr	r3, [pc, #224]	; (8000f8c <update_score+0x1d0>)
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	3301      	adds	r3, #1
 8000eb0:	b2da      	uxtb	r2, r3
 8000eb2:	4b36      	ldr	r3, [pc, #216]	; (8000f8c <update_score+0x1d0>)
 8000eb4:	701a      	strb	r2, [r3, #0]
		if (r_score == 10 && l_score == 10) {
 8000eb6:	4b35      	ldr	r3, [pc, #212]	; (8000f8c <update_score+0x1d0>)
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	2b0a      	cmp	r3, #10
 8000ebe:	d108      	bne.n	8000ed2 <update_score+0x116>
 8000ec0:	4b31      	ldr	r3, [pc, #196]	; (8000f88 <update_score+0x1cc>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	2b0a      	cmp	r3, #10
 8000ec8:	d103      	bne.n	8000ed2 <update_score+0x116>
			deuce = true;
 8000eca:	4b31      	ldr	r3, [pc, #196]	; (8000f90 <update_score+0x1d4>)
 8000ecc:	2201      	movs	r2, #1
 8000ece:	701a      	strb	r2, [r3, #0]
 8000ed0:	e055      	b.n	8000f7e <update_score+0x1c2>
		} else if ((r_score == 11 && !deuce)
 8000ed2:	4b2e      	ldr	r3, [pc, #184]	; (8000f8c <update_score+0x1d0>)
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	2b0b      	cmp	r3, #11
 8000eda:	d107      	bne.n	8000eec <update_score+0x130>
 8000edc:	4b2c      	ldr	r3, [pc, #176]	; (8000f90 <update_score+0x1d4>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	b2db      	uxtb	r3, r3
 8000ee2:	f083 0301 	eor.w	r3, r3, #1
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d10e      	bne.n	8000f0a <update_score+0x14e>
				|| (r_score - l_score > 1 && deuce)) {
 8000eec:	4b27      	ldr	r3, [pc, #156]	; (8000f8c <update_score+0x1d0>)
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	461a      	mov	r2, r3
 8000ef4:	4b24      	ldr	r3, [pc, #144]	; (8000f88 <update_score+0x1cc>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	1ad3      	subs	r3, r2, r3
 8000efc:	2b01      	cmp	r3, #1
 8000efe:	dd0c      	ble.n	8000f1a <update_score+0x15e>
 8000f00:	4b23      	ldr	r3, [pc, #140]	; (8000f90 <update_score+0x1d4>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d007      	beq.n	8000f1a <update_score+0x15e>
			print_score_text(&lcd1, "RIGHT WON!");
 8000f0a:	4926      	ldr	r1, [pc, #152]	; (8000fa4 <update_score+0x1e8>)
 8000f0c:	4822      	ldr	r0, [pc, #136]	; (8000f98 <update_score+0x1dc>)
 8000f0e:	f7ff ff3b 	bl	8000d88 <print_score_text>
			state = END;
 8000f12:	4b22      	ldr	r3, [pc, #136]	; (8000f9c <update_score+0x1e0>)
 8000f14:	2208      	movs	r2, #8
 8000f16:	701a      	strb	r2, [r3, #0]
 8000f18:	e031      	b.n	8000f7e <update_score+0x1c2>
			print_score(&lcd1);
 8000f1a:	481f      	ldr	r0, [pc, #124]	; (8000f98 <update_score+0x1dc>)
 8000f1c:	f7ff fef0 	bl	8000d00 <print_score>
			if (((l_score + r_score) % 2 == 0 && !deuce) || deuce) {
 8000f20:	4b19      	ldr	r3, [pc, #100]	; (8000f88 <update_score+0x1cc>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	b2da      	uxtb	r2, r3
 8000f26:	4b19      	ldr	r3, [pc, #100]	; (8000f8c <update_score+0x1d0>)
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	4413      	add	r3, r2
 8000f2e:	b2db      	uxtb	r3, r3
 8000f30:	f003 0301 	and.w	r3, r3, #1
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d107      	bne.n	8000f48 <update_score+0x18c>
 8000f38:	4b15      	ldr	r3, [pc, #84]	; (8000f90 <update_score+0x1d4>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	f083 0301 	eor.w	r3, r3, #1
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d104      	bne.n	8000f52 <update_score+0x196>
 8000f48:	4b11      	ldr	r3, [pc, #68]	; (8000f90 <update_score+0x1d4>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d00a      	beq.n	8000f68 <update_score+0x1ac>
				state = (server == R_SERVE) ? L_SERVE : R_SERVE;
 8000f52:	4b13      	ldr	r3, [pc, #76]	; (8000fa0 <update_score+0x1e4>)
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	2b01      	cmp	r3, #1
 8000f5a:	d101      	bne.n	8000f60 <update_score+0x1a4>
 8000f5c:	2202      	movs	r2, #2
 8000f5e:	e000      	b.n	8000f62 <update_score+0x1a6>
 8000f60:	2201      	movs	r2, #1
 8000f62:	4b0e      	ldr	r3, [pc, #56]	; (8000f9c <update_score+0x1e0>)
 8000f64:	701a      	strb	r2, [r3, #0]
 8000f66:	e004      	b.n	8000f72 <update_score+0x1b6>
				state = server;
 8000f68:	4b0d      	ldr	r3, [pc, #52]	; (8000fa0 <update_score+0x1e4>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	b2da      	uxtb	r2, r3
 8000f6e:	4b0b      	ldr	r3, [pc, #44]	; (8000f9c <update_score+0x1e0>)
 8000f70:	701a      	strb	r2, [r3, #0]
			server = state;
 8000f72:	4b0a      	ldr	r3, [pc, #40]	; (8000f9c <update_score+0x1e0>)
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	b2da      	uxtb	r2, r3
 8000f78:	4b09      	ldr	r3, [pc, #36]	; (8000fa0 <update_score+0x1e4>)
 8000f7a:	701a      	strb	r2, [r3, #0]
}
 8000f7c:	e7ff      	b.n	8000f7e <update_score+0x1c2>
 8000f7e:	bf00      	nop
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	200000de 	.word	0x200000de
 8000f8c:	200000df 	.word	0x200000df
 8000f90:	200000e0 	.word	0x200000e0
 8000f94:	08005678 	.word	0x08005678
 8000f98:	200000e4 	.word	0x200000e4
 8000f9c:	200000dc 	.word	0x200000dc
 8000fa0:	200000dd 	.word	0x200000dd
 8000fa4:	08005684 	.word	0x08005684

08000fa8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000fa8:	b590      	push	{r4, r7, lr}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000fae:	f000 fcfb 	bl	80019a8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000fb2:	f000 f847 	bl	8001044 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000fb6:	f7ff f95b 	bl	8000270 <MX_GPIO_Init>
	MX_I2C1_Init();
 8000fba:	f7ff fa1b 	bl	80003f4 <MX_I2C1_Init>
	MX_SPI1_Init();
 8000fbe:	f000 f9f3 	bl	80013a8 <MX_SPI1_Init>
	MX_USB_PCD_Init();
 8000fc2:	f000 fc61 	bl	8001888 <MX_USB_PCD_Init>
	MX_SPI2_Init();
 8000fc6:	f000 fa2d 	bl	8001424 <MX_SPI2_Init>
	MX_TIM1_Init();
 8000fca:	f000 fbcb 	bl	8001764 <MX_TIM1_Init>
	/* USER CODE BEGIN 2 */
	lcd1.hw_conf.spi_handle = &hspi2;
 8000fce:	4b18      	ldr	r3, [pc, #96]	; (8001030 <main+0x88>)
 8000fd0:	4a18      	ldr	r2, [pc, #96]	; (8001034 <main+0x8c>)
 8000fd2:	601a      	str	r2, [r3, #0]
	lcd1.hw_conf.spi_cs_pin = LCD_CS_Pin;
 8000fd4:	4b16      	ldr	r3, [pc, #88]	; (8001030 <main+0x88>)
 8000fd6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000fda:	809a      	strh	r2, [r3, #4]
	lcd1.hw_conf.spi_cs_port = LCD_CS_GPIO_Port;
 8000fdc:	4b14      	ldr	r3, [pc, #80]	; (8001030 <main+0x88>)
 8000fde:	4a16      	ldr	r2, [pc, #88]	; (8001038 <main+0x90>)
 8000fe0:	609a      	str	r2, [r3, #8]
	lcd1.hw_conf.rst_pin = LCD_RST_Pin;
 8000fe2:	4b13      	ldr	r3, [pc, #76]	; (8001030 <main+0x88>)
 8000fe4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000fe8:	819a      	strh	r2, [r3, #12]
	lcd1.hw_conf.rst_port = LCD_RST_GPIO_Port;
 8000fea:	4b11      	ldr	r3, [pc, #68]	; (8001030 <main+0x88>)
 8000fec:	4a12      	ldr	r2, [pc, #72]	; (8001038 <main+0x90>)
 8000fee:	611a      	str	r2, [r3, #16]
	lcd1.hw_conf.dc_pin = LCD_DC_Pin;
 8000ff0:	4b0f      	ldr	r3, [pc, #60]	; (8001030 <main+0x88>)
 8000ff2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ff6:	829a      	strh	r2, [r3, #20]
	lcd1.hw_conf.dc_port = LCD_DC_GPIO_Port;
 8000ff8:	4b0d      	ldr	r3, [pc, #52]	; (8001030 <main+0x88>)
 8000ffa:	4a0f      	ldr	r2, [pc, #60]	; (8001038 <main+0x90>)
 8000ffc:	619a      	str	r2, [r3, #24]
	lcd1.def_scr = lcd5110_def_scr;
 8000ffe:	4b0c      	ldr	r3, [pc, #48]	; (8001030 <main+0x88>)
 8001000:	4a0e      	ldr	r2, [pc, #56]	; (800103c <main+0x94>)
 8001002:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8001006:	4614      	mov	r4, r2
 8001008:	6820      	ldr	r0, [r4, #0]
 800100a:	6861      	ldr	r1, [r4, #4]
 800100c:	68a2      	ldr	r2, [r4, #8]
 800100e:	c307      	stmia	r3!, {r0, r1, r2}
 8001010:	89a2      	ldrh	r2, [r4, #12]
 8001012:	801a      	strh	r2, [r3, #0]
	LCD5110_init(&lcd1.hw_conf, LCD5110_NORMAL_MODE, 0x40, 2, 3);
 8001014:	2303      	movs	r3, #3
 8001016:	9300      	str	r3, [sp, #0]
 8001018:	2302      	movs	r3, #2
 800101a:	2240      	movs	r2, #64	; 0x40
 800101c:	210c      	movs	r1, #12
 800101e:	4804      	ldr	r0, [pc, #16]	; (8001030 <main+0x88>)
 8001020:	f7ff fe0a 	bl	8000c38 <LCD5110_init>

	print_score_text(&lcd1, "SELECT PLAYER (L/R)\n");
 8001024:	4906      	ldr	r1, [pc, #24]	; (8001040 <main+0x98>)
 8001026:	4802      	ldr	r0, [pc, #8]	; (8001030 <main+0x88>)
 8001028:	f7ff feae 	bl	8000d88 <print_score_text>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 800102c:	e7fe      	b.n	800102c <main+0x84>
 800102e:	bf00      	nop
 8001030:	200000e4 	.word	0x200000e4
 8001034:	2000036c 	.word	0x2000036c
 8001038:	48000400 	.word	0x48000400
 800103c:	08005ce8 	.word	0x08005ce8
 8001040:	08005690 	.word	0x08005690

08001044 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b09e      	sub	sp, #120	; 0x78
 8001048:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800104a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800104e:	2228      	movs	r2, #40	; 0x28
 8001050:	2100      	movs	r1, #0
 8001052:	4618      	mov	r0, r3
 8001054:	f003 fe68 	bl	8004d28 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001058:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800105c:	2200      	movs	r2, #0
 800105e:	601a      	str	r2, [r3, #0]
 8001060:	605a      	str	r2, [r3, #4]
 8001062:	609a      	str	r2, [r3, #8]
 8001064:	60da      	str	r2, [r3, #12]
 8001066:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8001068:	463b      	mov	r3, r7
 800106a:	223c      	movs	r2, #60	; 0x3c
 800106c:	2100      	movs	r1, #0
 800106e:	4618      	mov	r0, r3
 8001070:	f003 fe5a 	bl	8004d28 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8001074:	2303      	movs	r3, #3
 8001076:	653b      	str	r3, [r7, #80]	; 0x50
			| RCC_OSCILLATORTYPE_HSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001078:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800107c:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800107e:	2300      	movs	r3, #0
 8001080:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001082:	2301      	movs	r3, #1
 8001084:	663b      	str	r3, [r7, #96]	; 0x60
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001086:	2310      	movs	r3, #16
 8001088:	667b      	str	r3, [r7, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800108a:	2302      	movs	r3, #2
 800108c:	66fb      	str	r3, [r7, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800108e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001092:	673b      	str	r3, [r7, #112]	; 0x70
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001094:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001098:	677b      	str	r3, [r7, #116]	; 0x74
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800109a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800109e:	4618      	mov	r0, r3
 80010a0:	f001 f9c0 	bl	8002424 <HAL_RCC_OscConfig>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <SystemClock_Config+0x6a>
		Error_Handler();
 80010aa:	f000 f975 	bl	8001398 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80010ae:	230f      	movs	r3, #15
 80010b0:	63fb      	str	r3, [r7, #60]	; 0x3c
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010b2:	2302      	movs	r3, #2
 80010b4:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b6:	2300      	movs	r3, #0
 80010b8:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80010be:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010c0:	2300      	movs	r3, #0
 80010c2:	64fb      	str	r3, [r7, #76]	; 0x4c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 80010c4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80010c8:	2101      	movs	r1, #1
 80010ca:	4618      	mov	r0, r3
 80010cc:	f002 f9e8 	bl	80034a0 <HAL_RCC_ClockConfig>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <SystemClock_Config+0x96>
		Error_Handler();
 80010d6:	f000 f95f 	bl	8001398 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB | RCC_PERIPHCLK_I2C1
 80010da:	4b0b      	ldr	r3, [pc, #44]	; (8001108 <SystemClock_Config+0xc4>)
 80010dc:	603b      	str	r3, [r7, #0]
			| RCC_PERIPHCLK_TIM1;
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80010de:	2300      	movs	r3, #0
 80010e0:	61fb      	str	r3, [r7, #28]
	PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 80010e2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80010e6:	63bb      	str	r3, [r7, #56]	; 0x38
	PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80010e8:	2300      	movs	r3, #0
 80010ea:	633b      	str	r3, [r7, #48]	; 0x30
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80010ec:	463b      	mov	r3, r7
 80010ee:	4618      	mov	r0, r3
 80010f0:	f002 fbbc 	bl	800386c <HAL_RCCEx_PeriphCLKConfig>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <SystemClock_Config+0xba>
		Error_Handler();
 80010fa:	f000 f94d 	bl	8001398 <Error_Handler>
	}
}
 80010fe:	bf00      	nop
 8001100:	3778      	adds	r7, #120	; 0x78
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	00021020 	.word	0x00021020

0800110c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	80fb      	strh	r3, [r7, #6]
	if (listening) {
 8001116:	4b07      	ldr	r3, [pc, #28]	; (8001134 <HAL_GPIO_EXTI_Callback+0x28>)
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	b2db      	uxtb	r3, r3
 800111c:	2b00      	cmp	r3, #0
 800111e:	d005      	beq.n	800112c <HAL_GPIO_EXTI_Callback+0x20>
		listening = false;
 8001120:	4b04      	ldr	r3, [pc, #16]	; (8001134 <HAL_GPIO_EXTI_Callback+0x28>)
 8001122:	2200      	movs	r2, #0
 8001124:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim1);
 8001126:	4804      	ldr	r0, [pc, #16]	; (8001138 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001128:	f003 f926 	bl	8004378 <HAL_TIM_Base_Start_IT>
	}
}
 800112c:	bf00      	nop
 800112e:	3708      	adds	r7, #8
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	20000000 	.word	0x20000000
 8001138:	200003d4 	.word	0x200003d4

0800113c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
	LCD5110_set_cursor(0, 0, &lcd1);
 8001144:	4a86      	ldr	r2, [pc, #536]	; (8001360 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001146:	2100      	movs	r1, #0
 8001148:	2000      	movs	r0, #0
 800114a:	f7ff f9e3 	bl	8000514 <LCD5110_set_cursor>
	switch (state) {
 800114e:	4b85      	ldr	r3, [pc, #532]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	b2db      	uxtb	r3, r3
 8001154:	2b06      	cmp	r3, #6
 8001156:	d83b      	bhi.n	80011d0 <HAL_TIM_PeriodElapsedCallback+0x94>
 8001158:	a201      	add	r2, pc, #4	; (adr r2, 8001160 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800115a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800115e:	bf00      	nop
 8001160:	0800117d 	.word	0x0800117d
 8001164:	08001195 	.word	0x08001195
 8001168:	08001189 	.word	0x08001189
 800116c:	080011ad 	.word	0x080011ad
 8001170:	080011a1 	.word	0x080011a1
 8001174:	080011c5 	.word	0x080011c5
 8001178:	080011b9 	.word	0x080011b9
	case START:
		LCD5110_print("START\n", BLACK, &lcd1);
 800117c:	4a78      	ldr	r2, [pc, #480]	; (8001360 <HAL_TIM_PeriodElapsedCallback+0x224>)
 800117e:	2101      	movs	r1, #1
 8001180:	4879      	ldr	r0, [pc, #484]	; (8001368 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8001182:	f7ff f9ea 	bl	800055a <LCD5110_print>
		break;
 8001186:	e023      	b.n	80011d0 <HAL_TIM_PeriodElapsedCallback+0x94>
	case L_SERVE:
		LCD5110_print("L_SERVE\n", BLACK, &lcd1);
 8001188:	4a75      	ldr	r2, [pc, #468]	; (8001360 <HAL_TIM_PeriodElapsedCallback+0x224>)
 800118a:	2101      	movs	r1, #1
 800118c:	4877      	ldr	r0, [pc, #476]	; (800136c <HAL_TIM_PeriodElapsedCallback+0x230>)
 800118e:	f7ff f9e4 	bl	800055a <LCD5110_print>
		break;
 8001192:	e01d      	b.n	80011d0 <HAL_TIM_PeriodElapsedCallback+0x94>
	case R_SERVE:
		LCD5110_print("R_SERVE\n", BLACK, &lcd1);
 8001194:	4a72      	ldr	r2, [pc, #456]	; (8001360 <HAL_TIM_PeriodElapsedCallback+0x224>)
 8001196:	2101      	movs	r1, #1
 8001198:	4875      	ldr	r0, [pc, #468]	; (8001370 <HAL_TIM_PeriodElapsedCallback+0x234>)
 800119a:	f7ff f9de 	bl	800055a <LCD5110_print>
		break;
 800119e:	e017      	b.n	80011d0 <HAL_TIM_PeriodElapsedCallback+0x94>
	case L_WAIT:
		LCD5110_print("L_WAIT\n", BLACK, &lcd1);
 80011a0:	4a6f      	ldr	r2, [pc, #444]	; (8001360 <HAL_TIM_PeriodElapsedCallback+0x224>)
 80011a2:	2101      	movs	r1, #1
 80011a4:	4873      	ldr	r0, [pc, #460]	; (8001374 <HAL_TIM_PeriodElapsedCallback+0x238>)
 80011a6:	f7ff f9d8 	bl	800055a <LCD5110_print>
		break;
 80011aa:	e011      	b.n	80011d0 <HAL_TIM_PeriodElapsedCallback+0x94>
	case R_WAIT:
		LCD5110_print("R_WAIT\n", BLACK, &lcd1);
 80011ac:	4a6c      	ldr	r2, [pc, #432]	; (8001360 <HAL_TIM_PeriodElapsedCallback+0x224>)
 80011ae:	2101      	movs	r1, #1
 80011b0:	4871      	ldr	r0, [pc, #452]	; (8001378 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80011b2:	f7ff f9d2 	bl	800055a <LCD5110_print>
		break;
 80011b6:	e00b      	b.n	80011d0 <HAL_TIM_PeriodElapsedCallback+0x94>
	case L_TURN:
		LCD5110_print("L_TURN\n", BLACK, &lcd1);
 80011b8:	4a69      	ldr	r2, [pc, #420]	; (8001360 <HAL_TIM_PeriodElapsedCallback+0x224>)
 80011ba:	2101      	movs	r1, #1
 80011bc:	486f      	ldr	r0, [pc, #444]	; (800137c <HAL_TIM_PeriodElapsedCallback+0x240>)
 80011be:	f7ff f9cc 	bl	800055a <LCD5110_print>
		break;
 80011c2:	e005      	b.n	80011d0 <HAL_TIM_PeriodElapsedCallback+0x94>
	case R_TURN:
		LCD5110_print("R_TURN\n", BLACK, &lcd1);
 80011c4:	4a66      	ldr	r2, [pc, #408]	; (8001360 <HAL_TIM_PeriodElapsedCallback+0x224>)
 80011c6:	2101      	movs	r1, #1
 80011c8:	486d      	ldr	r0, [pc, #436]	; (8001380 <HAL_TIM_PeriodElapsedCallback+0x244>)
 80011ca:	f7ff f9c6 	bl	800055a <LCD5110_print>
		break;
 80011ce:	bf00      	nop
	}
	// tablehit (left side)
	if (!listening) {
 80011d0:	4b6c      	ldr	r3, [pc, #432]	; (8001384 <HAL_TIM_PeriodElapsedCallback+0x248>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	f083 0301 	eor.w	r3, r3, #1
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	2b00      	cmp	r3, #0
 80011de:	f000 80ab 	beq.w	8001338 <HAL_TIM_PeriodElapsedCallback+0x1fc>
		listening = true;
 80011e2:	4b68      	ldr	r3, [pc, #416]	; (8001384 <HAL_TIM_PeriodElapsedCallback+0x248>)
 80011e4:	2201      	movs	r2, #1
 80011e6:	701a      	strb	r2, [r3, #0]
		if (!HAL_GPIO_ReadPin(TABLEHIT_BTN_GPIO_Port, TABLEHIT_BTN_Pin)) {
 80011e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011ec:	4866      	ldr	r0, [pc, #408]	; (8001388 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 80011ee:	f000 fecd 	bl	8001f8c <HAL_GPIO_ReadPin>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d14a      	bne.n	800128e <HAL_TIM_PeriodElapsedCallback+0x152>
			HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_SET);
 80011f8:	2201      	movs	r2, #1
 80011fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011fe:	4863      	ldr	r0, [pc, #396]	; (800138c <HAL_TIM_PeriodElapsedCallback+0x250>)
 8001200:	f000 fedc 	bl	8001fbc <HAL_GPIO_WritePin>
			if (state == START) {
 8001204:	4b57      	ldr	r3, [pc, #348]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	b2db      	uxtb	r3, r3
 800120a:	2b00      	cmp	r3, #0
 800120c:	d106      	bne.n	800121c <HAL_TIM_PeriodElapsedCallback+0xe0>
				state = L_SERVE;
 800120e:	4b55      	ldr	r3, [pc, #340]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001210:	2202      	movs	r2, #2
 8001212:	701a      	strb	r2, [r3, #0]
				server = L_SERVE;
 8001214:	4b5e      	ldr	r3, [pc, #376]	; (8001390 <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001216:	2202      	movs	r2, #2
 8001218:	701a      	strb	r2, [r3, #0]
 800121a:	e034      	b.n	8001286 <HAL_TIM_PeriodElapsedCallback+0x14a>
			} else if (state == L_SERVE) {
 800121c:	4b51      	ldr	r3, [pc, #324]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	b2db      	uxtb	r3, r3
 8001222:	2b02      	cmp	r3, #2
 8001224:	d103      	bne.n	800122e <HAL_TIM_PeriodElapsedCallback+0xf2>
				state = L_WAIT;
 8001226:	4b4f      	ldr	r3, [pc, #316]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001228:	2204      	movs	r2, #4
 800122a:	701a      	strb	r2, [r3, #0]
 800122c:	e02b      	b.n	8001286 <HAL_TIM_PeriodElapsedCallback+0x14a>
			} else if (state == R_SERVE) {
 800122e:	4b4d      	ldr	r3, [pc, #308]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	b2db      	uxtb	r3, r3
 8001234:	2b01      	cmp	r3, #1
 8001236:	d103      	bne.n	8001240 <HAL_TIM_PeriodElapsedCallback+0x104>
				update_score(L_SERVE);
 8001238:	2002      	movs	r0, #2
 800123a:	f7ff fdbf 	bl	8000dbc <update_score>
 800123e:	e022      	b.n	8001286 <HAL_TIM_PeriodElapsedCallback+0x14a>
			} else if (state == L_WAIT) {
 8001240:	4b48      	ldr	r3, [pc, #288]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	b2db      	uxtb	r3, r3
 8001246:	2b04      	cmp	r3, #4
 8001248:	d103      	bne.n	8001252 <HAL_TIM_PeriodElapsedCallback+0x116>
				update_score(R_SERVE);
 800124a:	2001      	movs	r0, #1
 800124c:	f7ff fdb6 	bl	8000dbc <update_score>
 8001250:	e019      	b.n	8001286 <HAL_TIM_PeriodElapsedCallback+0x14a>
			} else if (state == R_WAIT) {
 8001252:	4b44      	ldr	r3, [pc, #272]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	b2db      	uxtb	r3, r3
 8001258:	2b03      	cmp	r3, #3
 800125a:	d103      	bne.n	8001264 <HAL_TIM_PeriodElapsedCallback+0x128>
				state = L_TURN;
 800125c:	4b41      	ldr	r3, [pc, #260]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 800125e:	2206      	movs	r2, #6
 8001260:	701a      	strb	r2, [r3, #0]
 8001262:	e010      	b.n	8001286 <HAL_TIM_PeriodElapsedCallback+0x14a>
			} else if (state == L_TURN) {
 8001264:	4b3f      	ldr	r3, [pc, #252]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	b2db      	uxtb	r3, r3
 800126a:	2b06      	cmp	r3, #6
 800126c:	d103      	bne.n	8001276 <HAL_TIM_PeriodElapsedCallback+0x13a>
				update_score(R_SERVE);
 800126e:	2001      	movs	r0, #1
 8001270:	f7ff fda4 	bl	8000dbc <update_score>
 8001274:	e007      	b.n	8001286 <HAL_TIM_PeriodElapsedCallback+0x14a>
			} else if (state == R_TURN) {
 8001276:	4b3b      	ldr	r3, [pc, #236]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	b2db      	uxtb	r3, r3
 800127c:	2b05      	cmp	r3, #5
 800127e:	d102      	bne.n	8001286 <HAL_TIM_PeriodElapsedCallback+0x14a>
				state = L_TURN;
 8001280:	4b38      	ldr	r3, [pc, #224]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001282:	2206      	movs	r2, #6
 8001284:	701a      	strb	r2, [r3, #0]
			};
			HAL_TIM_Base_Start_IT(&htim1);
 8001286:	4843      	ldr	r0, [pc, #268]	; (8001394 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001288:	f003 f876 	bl	8004378 <HAL_TIM_Base_Start_IT>
	} else {
		HAL_GPIO_WritePin(LD7_GPIO_Port, LD7_Pin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_RESET);
		HAL_TIM_Base_Stop_IT(&htim1);
	}
}
 800128c:	e063      	b.n	8001356 <HAL_TIM_PeriodElapsedCallback+0x21a>
		else if (!HAL_GPIO_ReadPin(OPPOSITEHIT_BTN_GPIO_Port,
 800128e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001292:	483d      	ldr	r0, [pc, #244]	; (8001388 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8001294:	f000 fe7a 	bl	8001f8c <HAL_GPIO_ReadPin>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d15b      	bne.n	8001356 <HAL_TIM_PeriodElapsedCallback+0x21a>
			HAL_GPIO_WritePin(LD7_GPIO_Port, LD7_Pin, GPIO_PIN_SET);
 800129e:	2201      	movs	r2, #1
 80012a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80012a4:	4839      	ldr	r0, [pc, #228]	; (800138c <HAL_TIM_PeriodElapsedCallback+0x250>)
 80012a6:	f000 fe89 	bl	8001fbc <HAL_GPIO_WritePin>
			if (state == START) {
 80012aa:	4b2e      	ldr	r3, [pc, #184]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d108      	bne.n	80012c6 <HAL_TIM_PeriodElapsedCallback+0x18a>
				state = R_SERVE;
 80012b4:	4b2b      	ldr	r3, [pc, #172]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 80012b6:	2201      	movs	r2, #1
 80012b8:	701a      	strb	r2, [r3, #0]
				server = state;
 80012ba:	4b2a      	ldr	r3, [pc, #168]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	b2da      	uxtb	r2, r3
 80012c0:	4b33      	ldr	r3, [pc, #204]	; (8001390 <HAL_TIM_PeriodElapsedCallback+0x254>)
 80012c2:	701a      	strb	r2, [r3, #0]
 80012c4:	e034      	b.n	8001330 <HAL_TIM_PeriodElapsedCallback+0x1f4>
			} else if (state == R_SERVE) {
 80012c6:	4b27      	ldr	r3, [pc, #156]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d103      	bne.n	80012d8 <HAL_TIM_PeriodElapsedCallback+0x19c>
				state = R_WAIT;
 80012d0:	4b24      	ldr	r3, [pc, #144]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 80012d2:	2203      	movs	r2, #3
 80012d4:	701a      	strb	r2, [r3, #0]
 80012d6:	e02b      	b.n	8001330 <HAL_TIM_PeriodElapsedCallback+0x1f4>
			} else if (state == L_SERVE) {
 80012d8:	4b22      	ldr	r3, [pc, #136]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	2b02      	cmp	r3, #2
 80012e0:	d103      	bne.n	80012ea <HAL_TIM_PeriodElapsedCallback+0x1ae>
				update_score(R_SERVE);
 80012e2:	2001      	movs	r0, #1
 80012e4:	f7ff fd6a 	bl	8000dbc <update_score>
 80012e8:	e022      	b.n	8001330 <HAL_TIM_PeriodElapsedCallback+0x1f4>
			} else if (state == R_WAIT) {
 80012ea:	4b1e      	ldr	r3, [pc, #120]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	2b03      	cmp	r3, #3
 80012f2:	d103      	bne.n	80012fc <HAL_TIM_PeriodElapsedCallback+0x1c0>
				update_score(L_SERVE);
 80012f4:	2002      	movs	r0, #2
 80012f6:	f7ff fd61 	bl	8000dbc <update_score>
 80012fa:	e019      	b.n	8001330 <HAL_TIM_PeriodElapsedCallback+0x1f4>
			} else if (state == L_WAIT) {
 80012fc:	4b19      	ldr	r3, [pc, #100]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	b2db      	uxtb	r3, r3
 8001302:	2b04      	cmp	r3, #4
 8001304:	d103      	bne.n	800130e <HAL_TIM_PeriodElapsedCallback+0x1d2>
				state = R_TURN;
 8001306:	4b17      	ldr	r3, [pc, #92]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001308:	2205      	movs	r2, #5
 800130a:	701a      	strb	r2, [r3, #0]
 800130c:	e010      	b.n	8001330 <HAL_TIM_PeriodElapsedCallback+0x1f4>
			} else if (state == R_TURN) {
 800130e:	4b15      	ldr	r3, [pc, #84]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	b2db      	uxtb	r3, r3
 8001314:	2b05      	cmp	r3, #5
 8001316:	d103      	bne.n	8001320 <HAL_TIM_PeriodElapsedCallback+0x1e4>
				update_score(L_SERVE);
 8001318:	2002      	movs	r0, #2
 800131a:	f7ff fd4f 	bl	8000dbc <update_score>
 800131e:	e007      	b.n	8001330 <HAL_TIM_PeriodElapsedCallback+0x1f4>
			} else if (state == L_TURN) {
 8001320:	4b10      	ldr	r3, [pc, #64]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	b2db      	uxtb	r3, r3
 8001326:	2b06      	cmp	r3, #6
 8001328:	d102      	bne.n	8001330 <HAL_TIM_PeriodElapsedCallback+0x1f4>
				state = R_TURN;
 800132a:	4b0e      	ldr	r3, [pc, #56]	; (8001364 <HAL_TIM_PeriodElapsedCallback+0x228>)
 800132c:	2205      	movs	r2, #5
 800132e:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Start_IT(&htim1);
 8001330:	4818      	ldr	r0, [pc, #96]	; (8001394 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001332:	f003 f821 	bl	8004378 <HAL_TIM_Base_Start_IT>
}
 8001336:	e00e      	b.n	8001356 <HAL_TIM_PeriodElapsedCallback+0x21a>
		HAL_GPIO_WritePin(LD7_GPIO_Port, LD7_Pin, GPIO_PIN_RESET);
 8001338:	2200      	movs	r2, #0
 800133a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800133e:	4813      	ldr	r0, [pc, #76]	; (800138c <HAL_TIM_PeriodElapsedCallback+0x250>)
 8001340:	f000 fe3c 	bl	8001fbc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LD6_GPIO_Port, LD6_Pin, GPIO_PIN_RESET);
 8001344:	2200      	movs	r2, #0
 8001346:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800134a:	4810      	ldr	r0, [pc, #64]	; (800138c <HAL_TIM_PeriodElapsedCallback+0x250>)
 800134c:	f000 fe36 	bl	8001fbc <HAL_GPIO_WritePin>
		HAL_TIM_Base_Stop_IT(&htim1);
 8001350:	4810      	ldr	r0, [pc, #64]	; (8001394 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001352:	f003 f87b 	bl	800444c <HAL_TIM_Base_Stop_IT>
}
 8001356:	bf00      	nop
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	200000e4 	.word	0x200000e4
 8001364:	200000dc 	.word	0x200000dc
 8001368:	080056a8 	.word	0x080056a8
 800136c:	080056b0 	.word	0x080056b0
 8001370:	080056bc 	.word	0x080056bc
 8001374:	080056c8 	.word	0x080056c8
 8001378:	080056d0 	.word	0x080056d0
 800137c:	080056d8 	.word	0x080056d8
 8001380:	080056e0 	.word	0x080056e0
 8001384:	20000000 	.word	0x20000000
 8001388:	48000c00 	.word	0x48000c00
 800138c:	48001000 	.word	0x48001000
 8001390:	200000dd 	.word	0x200000dd
 8001394:	200003d4 	.word	0x200003d4

08001398 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 800139c:	bf00      	nop
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
	...

080013a8 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80013ac:	4b1b      	ldr	r3, [pc, #108]	; (800141c <MX_SPI1_Init+0x74>)
 80013ae:	4a1c      	ldr	r2, [pc, #112]	; (8001420 <MX_SPI1_Init+0x78>)
 80013b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013b2:	4b1a      	ldr	r3, [pc, #104]	; (800141c <MX_SPI1_Init+0x74>)
 80013b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013ba:	4b18      	ldr	r3, [pc, #96]	; (800141c <MX_SPI1_Init+0x74>)
 80013bc:	2200      	movs	r2, #0
 80013be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80013c0:	4b16      	ldr	r3, [pc, #88]	; (800141c <MX_SPI1_Init+0x74>)
 80013c2:	f44f 7240 	mov.w	r2, #768	; 0x300
 80013c6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013c8:	4b14      	ldr	r3, [pc, #80]	; (800141c <MX_SPI1_Init+0x74>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013ce:	4b13      	ldr	r3, [pc, #76]	; (800141c <MX_SPI1_Init+0x74>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013d4:	4b11      	ldr	r3, [pc, #68]	; (800141c <MX_SPI1_Init+0x74>)
 80013d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013da:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80013dc:	4b0f      	ldr	r3, [pc, #60]	; (800141c <MX_SPI1_Init+0x74>)
 80013de:	2208      	movs	r2, #8
 80013e0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013e2:	4b0e      	ldr	r3, [pc, #56]	; (800141c <MX_SPI1_Init+0x74>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013e8:	4b0c      	ldr	r3, [pc, #48]	; (800141c <MX_SPI1_Init+0x74>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013ee:	4b0b      	ldr	r3, [pc, #44]	; (800141c <MX_SPI1_Init+0x74>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80013f4:	4b09      	ldr	r3, [pc, #36]	; (800141c <MX_SPI1_Init+0x74>)
 80013f6:	2207      	movs	r2, #7
 80013f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80013fa:	4b08      	ldr	r3, [pc, #32]	; (800141c <MX_SPI1_Init+0x74>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001400:	4b06      	ldr	r3, [pc, #24]	; (800141c <MX_SPI1_Init+0x74>)
 8001402:	2208      	movs	r2, #8
 8001404:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001406:	4805      	ldr	r0, [pc, #20]	; (800141c <MX_SPI1_Init+0x74>)
 8001408:	f002 fbe0 	bl	8003bcc <HAL_SPI_Init>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001412:	f7ff ffc1 	bl	8001398 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	20000308 	.word	0x20000308
 8001420:	40013000 	.word	0x40013000

08001424 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001428:	4b1b      	ldr	r3, [pc, #108]	; (8001498 <MX_SPI2_Init+0x74>)
 800142a:	4a1c      	ldr	r2, [pc, #112]	; (800149c <MX_SPI2_Init+0x78>)
 800142c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800142e:	4b1a      	ldr	r3, [pc, #104]	; (8001498 <MX_SPI2_Init+0x74>)
 8001430:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001434:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001436:	4b18      	ldr	r3, [pc, #96]	; (8001498 <MX_SPI2_Init+0x74>)
 8001438:	2200      	movs	r2, #0
 800143a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800143c:	4b16      	ldr	r3, [pc, #88]	; (8001498 <MX_SPI2_Init+0x74>)
 800143e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001442:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001444:	4b14      	ldr	r3, [pc, #80]	; (8001498 <MX_SPI2_Init+0x74>)
 8001446:	2200      	movs	r2, #0
 8001448:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800144a:	4b13      	ldr	r3, [pc, #76]	; (8001498 <MX_SPI2_Init+0x74>)
 800144c:	2200      	movs	r2, #0
 800144e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001450:	4b11      	ldr	r3, [pc, #68]	; (8001498 <MX_SPI2_Init+0x74>)
 8001452:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001456:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001458:	4b0f      	ldr	r3, [pc, #60]	; (8001498 <MX_SPI2_Init+0x74>)
 800145a:	2210      	movs	r2, #16
 800145c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800145e:	4b0e      	ldr	r3, [pc, #56]	; (8001498 <MX_SPI2_Init+0x74>)
 8001460:	2200      	movs	r2, #0
 8001462:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001464:	4b0c      	ldr	r3, [pc, #48]	; (8001498 <MX_SPI2_Init+0x74>)
 8001466:	2200      	movs	r2, #0
 8001468:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800146a:	4b0b      	ldr	r3, [pc, #44]	; (8001498 <MX_SPI2_Init+0x74>)
 800146c:	2200      	movs	r2, #0
 800146e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001470:	4b09      	ldr	r3, [pc, #36]	; (8001498 <MX_SPI2_Init+0x74>)
 8001472:	2207      	movs	r2, #7
 8001474:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001476:	4b08      	ldr	r3, [pc, #32]	; (8001498 <MX_SPI2_Init+0x74>)
 8001478:	2200      	movs	r2, #0
 800147a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800147c:	4b06      	ldr	r3, [pc, #24]	; (8001498 <MX_SPI2_Init+0x74>)
 800147e:	2208      	movs	r2, #8
 8001480:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001482:	4805      	ldr	r0, [pc, #20]	; (8001498 <MX_SPI2_Init+0x74>)
 8001484:	f002 fba2 	bl	8003bcc <HAL_SPI_Init>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800148e:	f7ff ff83 	bl	8001398 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001492:	bf00      	nop
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	2000036c 	.word	0x2000036c
 800149c:	40003800 	.word	0x40003800

080014a0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b08c      	sub	sp, #48	; 0x30
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a8:	f107 031c 	add.w	r3, r7, #28
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]
 80014b6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4a3d      	ldr	r2, [pc, #244]	; (80015b4 <HAL_SPI_MspInit+0x114>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d129      	bne.n	8001516 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80014c2:	4b3d      	ldr	r3, [pc, #244]	; (80015b8 <HAL_SPI_MspInit+0x118>)
 80014c4:	699b      	ldr	r3, [r3, #24]
 80014c6:	4a3c      	ldr	r2, [pc, #240]	; (80015b8 <HAL_SPI_MspInit+0x118>)
 80014c8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80014cc:	6193      	str	r3, [r2, #24]
 80014ce:	4b3a      	ldr	r3, [pc, #232]	; (80015b8 <HAL_SPI_MspInit+0x118>)
 80014d0:	699b      	ldr	r3, [r3, #24]
 80014d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80014d6:	61bb      	str	r3, [r7, #24]
 80014d8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014da:	4b37      	ldr	r3, [pc, #220]	; (80015b8 <HAL_SPI_MspInit+0x118>)
 80014dc:	695b      	ldr	r3, [r3, #20]
 80014de:	4a36      	ldr	r2, [pc, #216]	; (80015b8 <HAL_SPI_MspInit+0x118>)
 80014e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014e4:	6153      	str	r3, [r2, #20]
 80014e6:	4b34      	ldr	r3, [pc, #208]	; (80015b8 <HAL_SPI_MspInit+0x118>)
 80014e8:	695b      	ldr	r3, [r3, #20]
 80014ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ee:	617b      	str	r3, [r7, #20]
 80014f0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 80014f2:	23e0      	movs	r3, #224	; 0xe0
 80014f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f6:	2302      	movs	r3, #2
 80014f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fa:	2300      	movs	r3, #0
 80014fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014fe:	2303      	movs	r3, #3
 8001500:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001502:	2305      	movs	r3, #5
 8001504:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001506:	f107 031c 	add.w	r3, r7, #28
 800150a:	4619      	mov	r1, r3
 800150c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001510:	f000 fbc2 	bl	8001c98 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001514:	e04a      	b.n	80015ac <HAL_SPI_MspInit+0x10c>
  else if(spiHandle->Instance==SPI2)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a28      	ldr	r2, [pc, #160]	; (80015bc <HAL_SPI_MspInit+0x11c>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d145      	bne.n	80015ac <HAL_SPI_MspInit+0x10c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001520:	4b25      	ldr	r3, [pc, #148]	; (80015b8 <HAL_SPI_MspInit+0x118>)
 8001522:	69db      	ldr	r3, [r3, #28]
 8001524:	4a24      	ldr	r2, [pc, #144]	; (80015b8 <HAL_SPI_MspInit+0x118>)
 8001526:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800152a:	61d3      	str	r3, [r2, #28]
 800152c:	4b22      	ldr	r3, [pc, #136]	; (80015b8 <HAL_SPI_MspInit+0x118>)
 800152e:	69db      	ldr	r3, [r3, #28]
 8001530:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001534:	613b      	str	r3, [r7, #16]
 8001536:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001538:	4b1f      	ldr	r3, [pc, #124]	; (80015b8 <HAL_SPI_MspInit+0x118>)
 800153a:	695b      	ldr	r3, [r3, #20]
 800153c:	4a1e      	ldr	r2, [pc, #120]	; (80015b8 <HAL_SPI_MspInit+0x118>)
 800153e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001542:	6153      	str	r3, [r2, #20]
 8001544:	4b1c      	ldr	r3, [pc, #112]	; (80015b8 <HAL_SPI_MspInit+0x118>)
 8001546:	695b      	ldr	r3, [r3, #20]
 8001548:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800154c:	60fb      	str	r3, [r7, #12]
 800154e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001550:	4b19      	ldr	r3, [pc, #100]	; (80015b8 <HAL_SPI_MspInit+0x118>)
 8001552:	695b      	ldr	r3, [r3, #20]
 8001554:	4a18      	ldr	r2, [pc, #96]	; (80015b8 <HAL_SPI_MspInit+0x118>)
 8001556:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800155a:	6153      	str	r3, [r2, #20]
 800155c:	4b16      	ldr	r3, [pc, #88]	; (80015b8 <HAL_SPI_MspInit+0x118>)
 800155e:	695b      	ldr	r3, [r3, #20]
 8001560:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001564:	60bb      	str	r3, [r7, #8]
 8001566:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001568:	f44f 7300 	mov.w	r3, #512	; 0x200
 800156c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800156e:	2302      	movs	r3, #2
 8001570:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001572:	2300      	movs	r3, #0
 8001574:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001576:	2303      	movs	r3, #3
 8001578:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800157a:	2305      	movs	r3, #5
 800157c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800157e:	f107 031c 	add.w	r3, r7, #28
 8001582:	4619      	mov	r1, r3
 8001584:	480e      	ldr	r0, [pc, #56]	; (80015c0 <HAL_SPI_MspInit+0x120>)
 8001586:	f000 fb87 	bl	8001c98 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800158a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800158e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001590:	2302      	movs	r3, #2
 8001592:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001594:	2300      	movs	r3, #0
 8001596:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001598:	2303      	movs	r3, #3
 800159a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800159c:	2305      	movs	r3, #5
 800159e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a0:	f107 031c 	add.w	r3, r7, #28
 80015a4:	4619      	mov	r1, r3
 80015a6:	4807      	ldr	r0, [pc, #28]	; (80015c4 <HAL_SPI_MspInit+0x124>)
 80015a8:	f000 fb76 	bl	8001c98 <HAL_GPIO_Init>
}
 80015ac:	bf00      	nop
 80015ae:	3730      	adds	r7, #48	; 0x30
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	40013000 	.word	0x40013000
 80015b8:	40021000 	.word	0x40021000
 80015bc:	40003800 	.word	0x40003800
 80015c0:	48001400 	.word	0x48001400
 80015c4:	48000400 	.word	0x48000400

080015c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ce:	4b0f      	ldr	r3, [pc, #60]	; (800160c <HAL_MspInit+0x44>)
 80015d0:	699b      	ldr	r3, [r3, #24]
 80015d2:	4a0e      	ldr	r2, [pc, #56]	; (800160c <HAL_MspInit+0x44>)
 80015d4:	f043 0301 	orr.w	r3, r3, #1
 80015d8:	6193      	str	r3, [r2, #24]
 80015da:	4b0c      	ldr	r3, [pc, #48]	; (800160c <HAL_MspInit+0x44>)
 80015dc:	699b      	ldr	r3, [r3, #24]
 80015de:	f003 0301 	and.w	r3, r3, #1
 80015e2:	607b      	str	r3, [r7, #4]
 80015e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015e6:	4b09      	ldr	r3, [pc, #36]	; (800160c <HAL_MspInit+0x44>)
 80015e8:	69db      	ldr	r3, [r3, #28]
 80015ea:	4a08      	ldr	r2, [pc, #32]	; (800160c <HAL_MspInit+0x44>)
 80015ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015f0:	61d3      	str	r3, [r2, #28]
 80015f2:	4b06      	ldr	r3, [pc, #24]	; (800160c <HAL_MspInit+0x44>)
 80015f4:	69db      	ldr	r3, [r3, #28]
 80015f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015fa:	603b      	str	r3, [r7, #0]
 80015fc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80015fe:	2007      	movs	r0, #7
 8001600:	f000 fb08 	bl	8001c14 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001604:	bf00      	nop
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	40021000 	.word	0x40021000

08001610 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001614:	e7fe      	b.n	8001614 <NMI_Handler+0x4>

08001616 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001616:	b480      	push	{r7}
 8001618:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800161a:	e7fe      	b.n	800161a <HardFault_Handler+0x4>

0800161c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001620:	e7fe      	b.n	8001620 <MemManage_Handler+0x4>

08001622 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001622:	b480      	push	{r7}
 8001624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001626:	e7fe      	b.n	8001626 <BusFault_Handler+0x4>

08001628 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001628:	b480      	push	{r7}
 800162a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800162c:	e7fe      	b.n	800162c <UsageFault_Handler+0x4>

0800162e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800162e:	b480      	push	{r7}
 8001630:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001632:	bf00      	nop
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr

0800163c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001640:	bf00      	nop
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr

0800164a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800164a:	b480      	push	{r7}
 800164c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800164e:	bf00      	nop
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800165c:	f000 f9ea 	bl	8001a34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}

08001664 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OPPOSITEHIT_BTN_Pin);
 8001668:	f44f 7000 	mov.w	r0, #512	; 0x200
 800166c:	f000 fcbe 	bl	8001fec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}

08001674 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break and TIM15 interrupts.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001678:	4802      	ldr	r0, [pc, #8]	; (8001684 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 800167a:	f002 ff16 	bl	80044aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	200003d4 	.word	0x200003d4

08001688 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800168c:	4802      	ldr	r0, [pc, #8]	; (8001698 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800168e:	f002 ff0c 	bl	80044aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001692:	bf00      	nop
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	200003d4 	.word	0x200003d4

0800169c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger, commutation and TIM17 interrupts.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80016a0:	4802      	ldr	r0, [pc, #8]	; (80016ac <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80016a2:	f002 ff02 	bl	80044aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80016a6:	bf00      	nop
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	200003d4 	.word	0x200003d4

080016b0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80016b4:	4802      	ldr	r0, [pc, #8]	; (80016c0 <TIM1_CC_IRQHandler+0x10>)
 80016b6:	f002 fef8 	bl	80044aa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	200003d4 	.word	0x200003d4

080016c4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TABLEHIT_BTN_Pin);
 80016c8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80016cc:	f000 fc8e 	bl	8001fec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80016d0:	bf00      	nop
 80016d2:	bd80      	pop	{r7, pc}

080016d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b086      	sub	sp, #24
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016dc:	4a14      	ldr	r2, [pc, #80]	; (8001730 <_sbrk+0x5c>)
 80016de:	4b15      	ldr	r3, [pc, #84]	; (8001734 <_sbrk+0x60>)
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016e8:	4b13      	ldr	r3, [pc, #76]	; (8001738 <_sbrk+0x64>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d102      	bne.n	80016f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016f0:	4b11      	ldr	r3, [pc, #68]	; (8001738 <_sbrk+0x64>)
 80016f2:	4a12      	ldr	r2, [pc, #72]	; (800173c <_sbrk+0x68>)
 80016f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016f6:	4b10      	ldr	r3, [pc, #64]	; (8001738 <_sbrk+0x64>)
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4413      	add	r3, r2
 80016fe:	693a      	ldr	r2, [r7, #16]
 8001700:	429a      	cmp	r2, r3
 8001702:	d207      	bcs.n	8001714 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001704:	f003 fae6 	bl	8004cd4 <__errno>
 8001708:	4603      	mov	r3, r0
 800170a:	220c      	movs	r2, #12
 800170c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800170e:	f04f 33ff 	mov.w	r3, #4294967295
 8001712:	e009      	b.n	8001728 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001714:	4b08      	ldr	r3, [pc, #32]	; (8001738 <_sbrk+0x64>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800171a:	4b07      	ldr	r3, [pc, #28]	; (8001738 <_sbrk+0x64>)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4413      	add	r3, r2
 8001722:	4a05      	ldr	r2, [pc, #20]	; (8001738 <_sbrk+0x64>)
 8001724:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001726:	68fb      	ldr	r3, [r7, #12]
}
 8001728:	4618      	mov	r0, r3
 800172a:	3718      	adds	r7, #24
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	2000a000 	.word	0x2000a000
 8001734:	00000400 	.word	0x00000400
 8001738:	200003d0 	.word	0x200003d0
 800173c:	20000720 	.word	0x20000720

08001740 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001744:	4b06      	ldr	r3, [pc, #24]	; (8001760 <SystemInit+0x20>)
 8001746:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800174a:	4a05      	ldr	r2, [pc, #20]	; (8001760 <SystemInit+0x20>)
 800174c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001750:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001754:	bf00      	nop
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	e000ed00 	.word	0xe000ed00

08001764 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b088      	sub	sp, #32
 8001768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800176a:	f107 0310 	add.w	r3, r7, #16
 800176e:	2200      	movs	r2, #0
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	605a      	str	r2, [r3, #4]
 8001774:	609a      	str	r2, [r3, #8]
 8001776:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001778:	1d3b      	adds	r3, r7, #4
 800177a:	2200      	movs	r2, #0
 800177c:	601a      	str	r2, [r3, #0]
 800177e:	605a      	str	r2, [r3, #4]
 8001780:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001782:	4b20      	ldr	r3, [pc, #128]	; (8001804 <MX_TIM1_Init+0xa0>)
 8001784:	4a20      	ldr	r2, [pc, #128]	; (8001808 <MX_TIM1_Init+0xa4>)
 8001786:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 30999;
 8001788:	4b1e      	ldr	r3, [pc, #120]	; (8001804 <MX_TIM1_Init+0xa0>)
 800178a:	f647 1217 	movw	r2, #30999	; 0x7917
 800178e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001790:	4b1c      	ldr	r3, [pc, #112]	; (8001804 <MX_TIM1_Init+0xa0>)
 8001792:	2200      	movs	r2, #0
 8001794:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 8001796:	4b1b      	ldr	r3, [pc, #108]	; (8001804 <MX_TIM1_Init+0xa0>)
 8001798:	2264      	movs	r2, #100	; 0x64
 800179a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800179c:	4b19      	ldr	r3, [pc, #100]	; (8001804 <MX_TIM1_Init+0xa0>)
 800179e:	2200      	movs	r2, #0
 80017a0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80017a2:	4b18      	ldr	r3, [pc, #96]	; (8001804 <MX_TIM1_Init+0xa0>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017a8:	4b16      	ldr	r3, [pc, #88]	; (8001804 <MX_TIM1_Init+0xa0>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80017ae:	4815      	ldr	r0, [pc, #84]	; (8001804 <MX_TIM1_Init+0xa0>)
 80017b0:	f002 fd8a 	bl	80042c8 <HAL_TIM_Base_Init>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80017ba:	f7ff fded 	bl	8001398 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017c2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80017c4:	f107 0310 	add.w	r3, r7, #16
 80017c8:	4619      	mov	r1, r3
 80017ca:	480e      	ldr	r0, [pc, #56]	; (8001804 <MX_TIM1_Init+0xa0>)
 80017cc:	f002 ff8c 	bl	80046e8 <HAL_TIM_ConfigClockSource>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80017d6:	f7ff fddf 	bl	8001398 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017da:	2300      	movs	r3, #0
 80017dc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80017de:	2300      	movs	r3, #0
 80017e0:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017e2:	2300      	movs	r3, #0
 80017e4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017e6:	1d3b      	adds	r3, r7, #4
 80017e8:	4619      	mov	r1, r3
 80017ea:	4806      	ldr	r0, [pc, #24]	; (8001804 <MX_TIM1_Init+0xa0>)
 80017ec:	f003 f998 	bl	8004b20 <HAL_TIMEx_MasterConfigSynchronization>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80017f6:	f7ff fdcf 	bl	8001398 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80017fa:	bf00      	nop
 80017fc:	3720      	adds	r7, #32
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	200003d4 	.word	0x200003d4
 8001808:	40012c00 	.word	0x40012c00

0800180c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a19      	ldr	r2, [pc, #100]	; (8001880 <HAL_TIM_Base_MspInit+0x74>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d12b      	bne.n	8001876 <HAL_TIM_Base_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800181e:	4b19      	ldr	r3, [pc, #100]	; (8001884 <HAL_TIM_Base_MspInit+0x78>)
 8001820:	699b      	ldr	r3, [r3, #24]
 8001822:	4a18      	ldr	r2, [pc, #96]	; (8001884 <HAL_TIM_Base_MspInit+0x78>)
 8001824:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001828:	6193      	str	r3, [r2, #24]
 800182a:	4b16      	ldr	r3, [pc, #88]	; (8001884 <HAL_TIM_Base_MspInit+0x78>)
 800182c:	699b      	ldr	r3, [r3, #24]
 800182e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001832:	60fb      	str	r3, [r7, #12]
 8001834:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8001836:	2200      	movs	r2, #0
 8001838:	2100      	movs	r1, #0
 800183a:	2018      	movs	r0, #24
 800183c:	f000 f9f5 	bl	8001c2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001840:	2018      	movs	r0, #24
 8001842:	f000 fa0e 	bl	8001c62 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001846:	2200      	movs	r2, #0
 8001848:	2100      	movs	r1, #0
 800184a:	2019      	movs	r0, #25
 800184c:	f000 f9ed 	bl	8001c2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001850:	2019      	movs	r0, #25
 8001852:	f000 fa06 	bl	8001c62 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 8001856:	2200      	movs	r2, #0
 8001858:	2100      	movs	r1, #0
 800185a:	201a      	movs	r0, #26
 800185c:	f000 f9e5 	bl	8001c2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001860:	201a      	movs	r0, #26
 8001862:	f000 f9fe 	bl	8001c62 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8001866:	2200      	movs	r2, #0
 8001868:	2100      	movs	r1, #0
 800186a:	201b      	movs	r0, #27
 800186c:	f000 f9dd 	bl	8001c2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001870:	201b      	movs	r0, #27
 8001872:	f000 f9f6 	bl	8001c62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001876:	bf00      	nop
 8001878:	3710      	adds	r7, #16
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40012c00 	.word	0x40012c00
 8001884:	40021000 	.word	0x40021000

08001888 <MX_USB_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_FS;

/* USB init function */

void MX_USB_PCD_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 800188c:	4b0d      	ldr	r3, [pc, #52]	; (80018c4 <MX_USB_PCD_Init+0x3c>)
 800188e:	4a0e      	ldr	r2, [pc, #56]	; (80018c8 <MX_USB_PCD_Init+0x40>)
 8001890:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8001892:	4b0c      	ldr	r3, [pc, #48]	; (80018c4 <MX_USB_PCD_Init+0x3c>)
 8001894:	2208      	movs	r2, #8
 8001896:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8001898:	4b0a      	ldr	r3, [pc, #40]	; (80018c4 <MX_USB_PCD_Init+0x3c>)
 800189a:	2202      	movs	r2, #2
 800189c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800189e:	4b09      	ldr	r3, [pc, #36]	; (80018c4 <MX_USB_PCD_Init+0x3c>)
 80018a0:	2202      	movs	r2, #2
 80018a2:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80018a4:	4b07      	ldr	r3, [pc, #28]	; (80018c4 <MX_USB_PCD_Init+0x3c>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80018aa:	4b06      	ldr	r3, [pc, #24]	; (80018c4 <MX_USB_PCD_Init+0x3c>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80018b0:	4804      	ldr	r0, [pc, #16]	; (80018c4 <MX_USB_PCD_Init+0x3c>)
 80018b2:	f000 fcd9 	bl	8002268 <HAL_PCD_Init>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 80018bc:	f7ff fd6c 	bl	8001398 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80018c0:	bf00      	nop
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	20000420 	.word	0x20000420
 80018c8:	40005c00 	.word	0x40005c00

080018cc <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b08a      	sub	sp, #40	; 0x28
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d4:	f107 0314 	add.w	r3, r7, #20
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	605a      	str	r2, [r3, #4]
 80018de:	609a      	str	r2, [r3, #8]
 80018e0:	60da      	str	r2, [r3, #12]
 80018e2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a18      	ldr	r2, [pc, #96]	; (800194c <HAL_PCD_MspInit+0x80>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d129      	bne.n	8001942 <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ee:	4b18      	ldr	r3, [pc, #96]	; (8001950 <HAL_PCD_MspInit+0x84>)
 80018f0:	695b      	ldr	r3, [r3, #20]
 80018f2:	4a17      	ldr	r2, [pc, #92]	; (8001950 <HAL_PCD_MspInit+0x84>)
 80018f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018f8:	6153      	str	r3, [r2, #20]
 80018fa:	4b15      	ldr	r3, [pc, #84]	; (8001950 <HAL_PCD_MspInit+0x84>)
 80018fc:	695b      	ldr	r3, [r3, #20]
 80018fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001902:	613b      	str	r3, [r7, #16]
 8001904:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 8001906:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800190a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190c:	2302      	movs	r3, #2
 800190e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001910:	2300      	movs	r3, #0
 8001912:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001914:	2303      	movs	r3, #3
 8001916:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8001918:	230e      	movs	r3, #14
 800191a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800191c:	f107 0314 	add.w	r3, r7, #20
 8001920:	4619      	mov	r1, r3
 8001922:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001926:	f000 f9b7 	bl	8001c98 <HAL_GPIO_Init>

    /* USB clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800192a:	4b09      	ldr	r3, [pc, #36]	; (8001950 <HAL_PCD_MspInit+0x84>)
 800192c:	69db      	ldr	r3, [r3, #28]
 800192e:	4a08      	ldr	r2, [pc, #32]	; (8001950 <HAL_PCD_MspInit+0x84>)
 8001930:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001934:	61d3      	str	r3, [r2, #28]
 8001936:	4b06      	ldr	r3, [pc, #24]	; (8001950 <HAL_PCD_MspInit+0x84>)
 8001938:	69db      	ldr	r3, [r3, #28]
 800193a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800193e:	60fb      	str	r3, [r7, #12]
 8001940:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8001942:	bf00      	nop
 8001944:	3728      	adds	r7, #40	; 0x28
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	40005c00 	.word	0x40005c00
 8001950:	40021000 	.word	0x40021000

08001954 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001954:	f8df d034 	ldr.w	sp, [pc, #52]	; 800198c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001958:	480d      	ldr	r0, [pc, #52]	; (8001990 <LoopForever+0x6>)
  ldr r1, =_edata
 800195a:	490e      	ldr	r1, [pc, #56]	; (8001994 <LoopForever+0xa>)
  ldr r2, =_sidata
 800195c:	4a0e      	ldr	r2, [pc, #56]	; (8001998 <LoopForever+0xe>)
  movs r3, #0
 800195e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001960:	e002      	b.n	8001968 <LoopCopyDataInit>

08001962 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001962:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001964:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001966:	3304      	adds	r3, #4

08001968 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001968:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800196a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800196c:	d3f9      	bcc.n	8001962 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800196e:	4a0b      	ldr	r2, [pc, #44]	; (800199c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001970:	4c0b      	ldr	r4, [pc, #44]	; (80019a0 <LoopForever+0x16>)
  movs r3, #0
 8001972:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001974:	e001      	b.n	800197a <LoopFillZerobss>

08001976 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001976:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001978:	3204      	adds	r2, #4

0800197a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800197a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800197c:	d3fb      	bcc.n	8001976 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800197e:	f7ff fedf 	bl	8001740 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001982:	f003 f9ad 	bl	8004ce0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001986:	f7ff fb0f 	bl	8000fa8 <main>

0800198a <LoopForever>:

LoopForever:
    b LoopForever
 800198a:	e7fe      	b.n	800198a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800198c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001990:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001994:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001998:	08005e64 	.word	0x08005e64
  ldr r2, =_sbss
 800199c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80019a0:	20000720 	.word	0x20000720

080019a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019a4:	e7fe      	b.n	80019a4 <ADC1_2_IRQHandler>
	...

080019a8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019ac:	4b08      	ldr	r3, [pc, #32]	; (80019d0 <HAL_Init+0x28>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a07      	ldr	r2, [pc, #28]	; (80019d0 <HAL_Init+0x28>)
 80019b2:	f043 0310 	orr.w	r3, r3, #16
 80019b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019b8:	2003      	movs	r0, #3
 80019ba:	f000 f92b 	bl	8001c14 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019be:	2000      	movs	r0, #0
 80019c0:	f000 f808 	bl	80019d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019c4:	f7ff fe00 	bl	80015c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019c8:	2300      	movs	r3, #0
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	40022000 	.word	0x40022000

080019d4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019dc:	4b12      	ldr	r3, [pc, #72]	; (8001a28 <HAL_InitTick+0x54>)
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	4b12      	ldr	r3, [pc, #72]	; (8001a2c <HAL_InitTick+0x58>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	4619      	mov	r1, r3
 80019e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80019ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80019f2:	4618      	mov	r0, r3
 80019f4:	f000 f943 	bl	8001c7e <HAL_SYSTICK_Config>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	e00e      	b.n	8001a20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2b0f      	cmp	r3, #15
 8001a06:	d80a      	bhi.n	8001a1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a08:	2200      	movs	r2, #0
 8001a0a:	6879      	ldr	r1, [r7, #4]
 8001a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a10:	f000 f90b 	bl	8001c2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a14:	4a06      	ldr	r2, [pc, #24]	; (8001a30 <HAL_InitTick+0x5c>)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	e000      	b.n	8001a20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	20000004 	.word	0x20000004
 8001a2c:	2000000c 	.word	0x2000000c
 8001a30:	20000008 	.word	0x20000008

08001a34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a38:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <HAL_IncTick+0x20>)
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	4b06      	ldr	r3, [pc, #24]	; (8001a58 <HAL_IncTick+0x24>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4413      	add	r3, r2
 8001a44:	4a04      	ldr	r2, [pc, #16]	; (8001a58 <HAL_IncTick+0x24>)
 8001a46:	6013      	str	r3, [r2, #0]
}
 8001a48:	bf00      	nop
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	2000000c 	.word	0x2000000c
 8001a58:	2000070c 	.word	0x2000070c

08001a5c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001a60:	4b03      	ldr	r3, [pc, #12]	; (8001a70 <HAL_GetTick+0x14>)
 8001a62:	681b      	ldr	r3, [r3, #0]
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	2000070c 	.word	0x2000070c

08001a74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f003 0307 	and.w	r3, r3, #7
 8001a82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a84:	4b0c      	ldr	r3, [pc, #48]	; (8001ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a8a:	68ba      	ldr	r2, [r7, #8]
 8001a8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a90:	4013      	ands	r3, r2
 8001a92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001aa0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001aa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aa6:	4a04      	ldr	r2, [pc, #16]	; (8001ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	60d3      	str	r3, [r2, #12]
}
 8001aac:	bf00      	nop
 8001aae:	3714      	adds	r7, #20
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr
 8001ab8:	e000ed00 	.word	0xe000ed00

08001abc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ac0:	4b04      	ldr	r3, [pc, #16]	; (8001ad4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	0a1b      	lsrs	r3, r3, #8
 8001ac6:	f003 0307 	and.w	r3, r3, #7
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	e000ed00 	.word	0xe000ed00

08001ad8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	db0b      	blt.n	8001b02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	f003 021f 	and.w	r2, r3, #31
 8001af0:	4907      	ldr	r1, [pc, #28]	; (8001b10 <__NVIC_EnableIRQ+0x38>)
 8001af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af6:	095b      	lsrs	r3, r3, #5
 8001af8:	2001      	movs	r0, #1
 8001afa:	fa00 f202 	lsl.w	r2, r0, r2
 8001afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b02:	bf00      	nop
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	e000e100 	.word	0xe000e100

08001b14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	6039      	str	r1, [r7, #0]
 8001b1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	db0a      	blt.n	8001b3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	b2da      	uxtb	r2, r3
 8001b2c:	490c      	ldr	r1, [pc, #48]	; (8001b60 <__NVIC_SetPriority+0x4c>)
 8001b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b32:	0112      	lsls	r2, r2, #4
 8001b34:	b2d2      	uxtb	r2, r2
 8001b36:	440b      	add	r3, r1
 8001b38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b3c:	e00a      	b.n	8001b54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	b2da      	uxtb	r2, r3
 8001b42:	4908      	ldr	r1, [pc, #32]	; (8001b64 <__NVIC_SetPriority+0x50>)
 8001b44:	79fb      	ldrb	r3, [r7, #7]
 8001b46:	f003 030f 	and.w	r3, r3, #15
 8001b4a:	3b04      	subs	r3, #4
 8001b4c:	0112      	lsls	r2, r2, #4
 8001b4e:	b2d2      	uxtb	r2, r2
 8001b50:	440b      	add	r3, r1
 8001b52:	761a      	strb	r2, [r3, #24]
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	e000e100 	.word	0xe000e100
 8001b64:	e000ed00 	.word	0xe000ed00

08001b68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b089      	sub	sp, #36	; 0x24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f003 0307 	and.w	r3, r3, #7
 8001b7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	f1c3 0307 	rsb	r3, r3, #7
 8001b82:	2b04      	cmp	r3, #4
 8001b84:	bf28      	it	cs
 8001b86:	2304      	movcs	r3, #4
 8001b88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	3304      	adds	r3, #4
 8001b8e:	2b06      	cmp	r3, #6
 8001b90:	d902      	bls.n	8001b98 <NVIC_EncodePriority+0x30>
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	3b03      	subs	r3, #3
 8001b96:	e000      	b.n	8001b9a <NVIC_EncodePriority+0x32>
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001ba0:	69bb      	ldr	r3, [r7, #24]
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	43da      	mvns	r2, r3
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	401a      	ands	r2, r3
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bb0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bba:	43d9      	mvns	r1, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc0:	4313      	orrs	r3, r2
         );
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3724      	adds	r7, #36	; 0x24
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
	...

08001bd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	3b01      	subs	r3, #1
 8001bdc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001be0:	d301      	bcc.n	8001be6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001be2:	2301      	movs	r3, #1
 8001be4:	e00f      	b.n	8001c06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001be6:	4a0a      	ldr	r2, [pc, #40]	; (8001c10 <SysTick_Config+0x40>)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	3b01      	subs	r3, #1
 8001bec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bee:	210f      	movs	r1, #15
 8001bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf4:	f7ff ff8e 	bl	8001b14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bf8:	4b05      	ldr	r3, [pc, #20]	; (8001c10 <SysTick_Config+0x40>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bfe:	4b04      	ldr	r3, [pc, #16]	; (8001c10 <SysTick_Config+0x40>)
 8001c00:	2207      	movs	r2, #7
 8001c02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	e000e010 	.word	0xe000e010

08001c14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f7ff ff29 	bl	8001a74 <__NVIC_SetPriorityGrouping>
}
 8001c22:	bf00      	nop
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}

08001c2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c2a:	b580      	push	{r7, lr}
 8001c2c:	b086      	sub	sp, #24
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	4603      	mov	r3, r0
 8001c32:	60b9      	str	r1, [r7, #8]
 8001c34:	607a      	str	r2, [r7, #4]
 8001c36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c3c:	f7ff ff3e 	bl	8001abc <__NVIC_GetPriorityGrouping>
 8001c40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	68b9      	ldr	r1, [r7, #8]
 8001c46:	6978      	ldr	r0, [r7, #20]
 8001c48:	f7ff ff8e 	bl	8001b68 <NVIC_EncodePriority>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c52:	4611      	mov	r1, r2
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7ff ff5d 	bl	8001b14 <__NVIC_SetPriority>
}
 8001c5a:	bf00      	nop
 8001c5c:	3718      	adds	r7, #24
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b082      	sub	sp, #8
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	4603      	mov	r3, r0
 8001c6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7ff ff31 	bl	8001ad8 <__NVIC_EnableIRQ>
}
 8001c76:	bf00      	nop
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b082      	sub	sp, #8
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f7ff ffa2 	bl	8001bd0 <SysTick_Config>
 8001c8c:	4603      	mov	r3, r0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
	...

08001c98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b087      	sub	sp, #28
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ca6:	e154      	b.n	8001f52 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	2101      	movs	r1, #1
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	fa01 f303 	lsl.w	r3, r1, r3
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	f000 8146 	beq.w	8001f4c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f003 0303 	and.w	r3, r3, #3
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d005      	beq.n	8001cd8 <HAL_GPIO_Init+0x40>
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 0303 	and.w	r3, r3, #3
 8001cd4:	2b02      	cmp	r3, #2
 8001cd6:	d130      	bne.n	8001d3a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	2203      	movs	r2, #3
 8001ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce8:	43db      	mvns	r3, r3
 8001cea:	693a      	ldr	r2, [r7, #16]
 8001cec:	4013      	ands	r3, r2
 8001cee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	68da      	ldr	r2, [r3, #12]
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	005b      	lsls	r3, r3, #1
 8001cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	693a      	ldr	r2, [r7, #16]
 8001d06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d0e:	2201      	movs	r2, #1
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	fa02 f303 	lsl.w	r3, r2, r3
 8001d16:	43db      	mvns	r3, r3
 8001d18:	693a      	ldr	r2, [r7, #16]
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	091b      	lsrs	r3, r3, #4
 8001d24:	f003 0201 	and.w	r2, r3, #1
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	f003 0303 	and.w	r3, r3, #3
 8001d42:	2b03      	cmp	r3, #3
 8001d44:	d017      	beq.n	8001d76 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	68db      	ldr	r3, [r3, #12]
 8001d4a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	005b      	lsls	r3, r3, #1
 8001d50:	2203      	movs	r2, #3
 8001d52:	fa02 f303 	lsl.w	r3, r2, r3
 8001d56:	43db      	mvns	r3, r3
 8001d58:	693a      	ldr	r2, [r7, #16]
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	689a      	ldr	r2, [r3, #8]
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	693a      	ldr	r2, [r7, #16]
 8001d74:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f003 0303 	and.w	r3, r3, #3
 8001d7e:	2b02      	cmp	r3, #2
 8001d80:	d123      	bne.n	8001dca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	08da      	lsrs	r2, r3, #3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	3208      	adds	r2, #8
 8001d8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	f003 0307 	and.w	r3, r3, #7
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	220f      	movs	r2, #15
 8001d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9e:	43db      	mvns	r3, r3
 8001da0:	693a      	ldr	r2, [r7, #16]
 8001da2:	4013      	ands	r3, r2
 8001da4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	691a      	ldr	r2, [r3, #16]
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	f003 0307 	and.w	r3, r3, #7
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	fa02 f303 	lsl.w	r3, r2, r3
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	08da      	lsrs	r2, r3, #3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	3208      	adds	r2, #8
 8001dc4:	6939      	ldr	r1, [r7, #16]
 8001dc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	2203      	movs	r2, #3
 8001dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dda:	43db      	mvns	r3, r3
 8001ddc:	693a      	ldr	r2, [r7, #16]
 8001dde:	4013      	ands	r3, r2
 8001de0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f003 0203 	and.w	r2, r3, #3
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	fa02 f303 	lsl.w	r3, r2, r3
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	f000 80a0 	beq.w	8001f4c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e0c:	4b58      	ldr	r3, [pc, #352]	; (8001f70 <HAL_GPIO_Init+0x2d8>)
 8001e0e:	699b      	ldr	r3, [r3, #24]
 8001e10:	4a57      	ldr	r2, [pc, #348]	; (8001f70 <HAL_GPIO_Init+0x2d8>)
 8001e12:	f043 0301 	orr.w	r3, r3, #1
 8001e16:	6193      	str	r3, [r2, #24]
 8001e18:	4b55      	ldr	r3, [pc, #340]	; (8001f70 <HAL_GPIO_Init+0x2d8>)
 8001e1a:	699b      	ldr	r3, [r3, #24]
 8001e1c:	f003 0301 	and.w	r3, r3, #1
 8001e20:	60bb      	str	r3, [r7, #8]
 8001e22:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e24:	4a53      	ldr	r2, [pc, #332]	; (8001f74 <HAL_GPIO_Init+0x2dc>)
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	089b      	lsrs	r3, r3, #2
 8001e2a:	3302      	adds	r3, #2
 8001e2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	f003 0303 	and.w	r3, r3, #3
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	220f      	movs	r2, #15
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	43db      	mvns	r3, r3
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	4013      	ands	r3, r2
 8001e46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001e4e:	d019      	beq.n	8001e84 <HAL_GPIO_Init+0x1ec>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	4a49      	ldr	r2, [pc, #292]	; (8001f78 <HAL_GPIO_Init+0x2e0>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d013      	beq.n	8001e80 <HAL_GPIO_Init+0x1e8>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	4a48      	ldr	r2, [pc, #288]	; (8001f7c <HAL_GPIO_Init+0x2e4>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d00d      	beq.n	8001e7c <HAL_GPIO_Init+0x1e4>
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	4a47      	ldr	r2, [pc, #284]	; (8001f80 <HAL_GPIO_Init+0x2e8>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d007      	beq.n	8001e78 <HAL_GPIO_Init+0x1e0>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	4a46      	ldr	r2, [pc, #280]	; (8001f84 <HAL_GPIO_Init+0x2ec>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d101      	bne.n	8001e74 <HAL_GPIO_Init+0x1dc>
 8001e70:	2304      	movs	r3, #4
 8001e72:	e008      	b.n	8001e86 <HAL_GPIO_Init+0x1ee>
 8001e74:	2305      	movs	r3, #5
 8001e76:	e006      	b.n	8001e86 <HAL_GPIO_Init+0x1ee>
 8001e78:	2303      	movs	r3, #3
 8001e7a:	e004      	b.n	8001e86 <HAL_GPIO_Init+0x1ee>
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	e002      	b.n	8001e86 <HAL_GPIO_Init+0x1ee>
 8001e80:	2301      	movs	r3, #1
 8001e82:	e000      	b.n	8001e86 <HAL_GPIO_Init+0x1ee>
 8001e84:	2300      	movs	r3, #0
 8001e86:	697a      	ldr	r2, [r7, #20]
 8001e88:	f002 0203 	and.w	r2, r2, #3
 8001e8c:	0092      	lsls	r2, r2, #2
 8001e8e:	4093      	lsls	r3, r2
 8001e90:	693a      	ldr	r2, [r7, #16]
 8001e92:	4313      	orrs	r3, r2
 8001e94:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e96:	4937      	ldr	r1, [pc, #220]	; (8001f74 <HAL_GPIO_Init+0x2dc>)
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	089b      	lsrs	r3, r3, #2
 8001e9c:	3302      	adds	r3, #2
 8001e9e:	693a      	ldr	r2, [r7, #16]
 8001ea0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ea4:	4b38      	ldr	r3, [pc, #224]	; (8001f88 <HAL_GPIO_Init+0x2f0>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	43db      	mvns	r3, r3
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d003      	beq.n	8001ec8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001ec8:	4a2f      	ldr	r2, [pc, #188]	; (8001f88 <HAL_GPIO_Init+0x2f0>)
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001ece:	4b2e      	ldr	r3, [pc, #184]	; (8001f88 <HAL_GPIO_Init+0x2f0>)
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	43db      	mvns	r3, r3
 8001ed8:	693a      	ldr	r2, [r7, #16]
 8001eda:	4013      	ands	r3, r2
 8001edc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d003      	beq.n	8001ef2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8001eea:	693a      	ldr	r2, [r7, #16]
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001ef2:	4a25      	ldr	r2, [pc, #148]	; (8001f88 <HAL_GPIO_Init+0x2f0>)
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ef8:	4b23      	ldr	r3, [pc, #140]	; (8001f88 <HAL_GPIO_Init+0x2f0>)
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	43db      	mvns	r3, r3
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	4013      	ands	r3, r2
 8001f06:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d003      	beq.n	8001f1c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001f1c:	4a1a      	ldr	r2, [pc, #104]	; (8001f88 <HAL_GPIO_Init+0x2f0>)
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f22:	4b19      	ldr	r3, [pc, #100]	; (8001f88 <HAL_GPIO_Init+0x2f0>)
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	43db      	mvns	r3, r3
 8001f2c:	693a      	ldr	r2, [r7, #16]
 8001f2e:	4013      	ands	r3, r2
 8001f30:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d003      	beq.n	8001f46 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001f3e:	693a      	ldr	r2, [r7, #16]
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001f46:	4a10      	ldr	r2, [pc, #64]	; (8001f88 <HAL_GPIO_Init+0x2f0>)
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	3301      	adds	r3, #1
 8001f50:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	fa22 f303 	lsr.w	r3, r2, r3
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	f47f aea3 	bne.w	8001ca8 <HAL_GPIO_Init+0x10>
  }
}
 8001f62:	bf00      	nop
 8001f64:	bf00      	nop
 8001f66:	371c      	adds	r7, #28
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr
 8001f70:	40021000 	.word	0x40021000
 8001f74:	40010000 	.word	0x40010000
 8001f78:	48000400 	.word	0x48000400
 8001f7c:	48000800 	.word	0x48000800
 8001f80:	48000c00 	.word	0x48000c00
 8001f84:	48001000 	.word	0x48001000
 8001f88:	40010400 	.word	0x40010400

08001f8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b085      	sub	sp, #20
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	460b      	mov	r3, r1
 8001f96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	691a      	ldr	r2, [r3, #16]
 8001f9c:	887b      	ldrh	r3, [r7, #2]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d002      	beq.n	8001faa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	73fb      	strb	r3, [r7, #15]
 8001fa8:	e001      	b.n	8001fae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001faa:	2300      	movs	r3, #0
 8001fac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fae:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3714      	adds	r7, #20
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
 8001fc4:	460b      	mov	r3, r1
 8001fc6:	807b      	strh	r3, [r7, #2]
 8001fc8:	4613      	mov	r3, r2
 8001fca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fcc:	787b      	ldrb	r3, [r7, #1]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d003      	beq.n	8001fda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fd2:	887a      	ldrh	r2, [r7, #2]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001fd8:	e002      	b.n	8001fe0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001fda:	887a      	ldrh	r2, [r7, #2]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001fe0:	bf00      	nop
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001ff6:	4b08      	ldr	r3, [pc, #32]	; (8002018 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ff8:	695a      	ldr	r2, [r3, #20]
 8001ffa:	88fb      	ldrh	r3, [r7, #6]
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d006      	beq.n	8002010 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002002:	4a05      	ldr	r2, [pc, #20]	; (8002018 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002004:	88fb      	ldrh	r3, [r7, #6]
 8002006:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002008:	88fb      	ldrh	r3, [r7, #6]
 800200a:	4618      	mov	r0, r3
 800200c:	f7ff f87e 	bl	800110c <HAL_GPIO_EXTI_Callback>
  }
}
 8002010:	bf00      	nop
 8002012:	3708      	adds	r7, #8
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	40010400 	.word	0x40010400

0800201c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d101      	bne.n	800202e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e081      	b.n	8002132 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002034:	b2db      	uxtb	r3, r3
 8002036:	2b00      	cmp	r3, #0
 8002038:	d106      	bne.n	8002048 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2200      	movs	r2, #0
 800203e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f7fe fa16 	bl	8000474 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2224      	movs	r2, #36	; 0x24
 800204c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f022 0201 	bic.w	r2, r2, #1
 800205e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	685a      	ldr	r2, [r3, #4]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800206c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	689a      	ldr	r2, [r3, #8]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800207c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	2b01      	cmp	r3, #1
 8002084:	d107      	bne.n	8002096 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	689a      	ldr	r2, [r3, #8]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002092:	609a      	str	r2, [r3, #8]
 8002094:	e006      	b.n	80020a4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	689a      	ldr	r2, [r3, #8]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80020a2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	2b02      	cmp	r3, #2
 80020aa:	d104      	bne.n	80020b6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020b4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	687a      	ldr	r2, [r7, #4]
 80020be:	6812      	ldr	r2, [r2, #0]
 80020c0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80020c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020c8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	68da      	ldr	r2, [r3, #12]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80020d8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	691a      	ldr	r2, [r3, #16]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	695b      	ldr	r3, [r3, #20]
 80020e2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	699b      	ldr	r3, [r3, #24]
 80020ea:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	430a      	orrs	r2, r1
 80020f2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	69d9      	ldr	r1, [r3, #28]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a1a      	ldr	r2, [r3, #32]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	430a      	orrs	r2, r1
 8002102:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f042 0201 	orr.w	r2, r2, #1
 8002112:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2200      	movs	r2, #0
 8002118:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2220      	movs	r2, #32
 800211e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2200      	movs	r2, #0
 800212c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002130:	2300      	movs	r3, #0
}
 8002132:	4618      	mov	r0, r3
 8002134:	3708      	adds	r7, #8
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}

0800213a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800213a:	b480      	push	{r7}
 800213c:	b083      	sub	sp, #12
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
 8002142:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800214a:	b2db      	uxtb	r3, r3
 800214c:	2b20      	cmp	r3, #32
 800214e:	d138      	bne.n	80021c2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002156:	2b01      	cmp	r3, #1
 8002158:	d101      	bne.n	800215e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800215a:	2302      	movs	r3, #2
 800215c:	e032      	b.n	80021c4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2201      	movs	r2, #1
 8002162:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2224      	movs	r2, #36	; 0x24
 800216a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f022 0201 	bic.w	r2, r2, #1
 800217c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800218c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	6819      	ldr	r1, [r3, #0]
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	683a      	ldr	r2, [r7, #0]
 800219a:	430a      	orrs	r2, r1
 800219c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f042 0201 	orr.w	r2, r2, #1
 80021ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2220      	movs	r2, #32
 80021b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2200      	movs	r2, #0
 80021ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80021be:	2300      	movs	r3, #0
 80021c0:	e000      	b.n	80021c4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80021c2:	2302      	movs	r3, #2
  }
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	370c      	adds	r7, #12
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr

080021d0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b085      	sub	sp, #20
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	2b20      	cmp	r3, #32
 80021e4:	d139      	bne.n	800225a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d101      	bne.n	80021f4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80021f0:	2302      	movs	r3, #2
 80021f2:	e033      	b.n	800225c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2201      	movs	r2, #1
 80021f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2224      	movs	r2, #36	; 0x24
 8002200:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f022 0201 	bic.w	r2, r2, #1
 8002212:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002222:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	021b      	lsls	r3, r3, #8
 8002228:	68fa      	ldr	r2, [r7, #12]
 800222a:	4313      	orrs	r3, r2
 800222c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	68fa      	ldr	r2, [r7, #12]
 8002234:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f042 0201 	orr.w	r2, r2, #1
 8002244:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2220      	movs	r2, #32
 800224a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2200      	movs	r2, #0
 8002252:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002256:	2300      	movs	r3, #0
 8002258:	e000      	b.n	800225c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800225a:	2302      	movs	r3, #2
  }
}
 800225c:	4618      	mov	r0, r3
 800225e:	3714      	adds	r7, #20
 8002260:	46bd      	mov	sp, r7
 8002262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002266:	4770      	bx	lr

08002268 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002268:	b5f0      	push	{r4, r5, r6, r7, lr}
 800226a:	b08b      	sub	sp, #44	; 0x2c
 800226c:	af06      	add	r7, sp, #24
 800226e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d101      	bne.n	800227a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e0d0      	b.n	800241c <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8002280:	b2db      	uxtb	r3, r3
 8002282:	2b00      	cmp	r3, #0
 8002284:	d106      	bne.n	8002294 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2200      	movs	r2, #0
 800228a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800228e:	6878      	ldr	r0, [r7, #4]
 8002290:	f7ff fb1c 	bl	80018cc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2203      	movs	r2, #3
 8002298:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f002 fcdb 	bl	8004c5c <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022a6:	2300      	movs	r3, #0
 80022a8:	73fb      	strb	r3, [r7, #15]
 80022aa:	e04c      	b.n	8002346 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80022ac:	7bfb      	ldrb	r3, [r7, #15]
 80022ae:	6879      	ldr	r1, [r7, #4]
 80022b0:	1c5a      	adds	r2, r3, #1
 80022b2:	4613      	mov	r3, r2
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	4413      	add	r3, r2
 80022b8:	00db      	lsls	r3, r3, #3
 80022ba:	440b      	add	r3, r1
 80022bc:	3301      	adds	r3, #1
 80022be:	2201      	movs	r2, #1
 80022c0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80022c2:	7bfb      	ldrb	r3, [r7, #15]
 80022c4:	6879      	ldr	r1, [r7, #4]
 80022c6:	1c5a      	adds	r2, r3, #1
 80022c8:	4613      	mov	r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	4413      	add	r3, r2
 80022ce:	00db      	lsls	r3, r3, #3
 80022d0:	440b      	add	r3, r1
 80022d2:	7bfa      	ldrb	r2, [r7, #15]
 80022d4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80022d6:	7bfa      	ldrb	r2, [r7, #15]
 80022d8:	7bfb      	ldrb	r3, [r7, #15]
 80022da:	b298      	uxth	r0, r3
 80022dc:	6879      	ldr	r1, [r7, #4]
 80022de:	4613      	mov	r3, r2
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	4413      	add	r3, r2
 80022e4:	00db      	lsls	r3, r3, #3
 80022e6:	440b      	add	r3, r1
 80022e8:	3336      	adds	r3, #54	; 0x36
 80022ea:	4602      	mov	r2, r0
 80022ec:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80022ee:	7bfb      	ldrb	r3, [r7, #15]
 80022f0:	6879      	ldr	r1, [r7, #4]
 80022f2:	1c5a      	adds	r2, r3, #1
 80022f4:	4613      	mov	r3, r2
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	4413      	add	r3, r2
 80022fa:	00db      	lsls	r3, r3, #3
 80022fc:	440b      	add	r3, r1
 80022fe:	3303      	adds	r3, #3
 8002300:	2200      	movs	r2, #0
 8002302:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002304:	7bfa      	ldrb	r2, [r7, #15]
 8002306:	6879      	ldr	r1, [r7, #4]
 8002308:	4613      	mov	r3, r2
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	4413      	add	r3, r2
 800230e:	00db      	lsls	r3, r3, #3
 8002310:	440b      	add	r3, r1
 8002312:	3338      	adds	r3, #56	; 0x38
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002318:	7bfa      	ldrb	r2, [r7, #15]
 800231a:	6879      	ldr	r1, [r7, #4]
 800231c:	4613      	mov	r3, r2
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	4413      	add	r3, r2
 8002322:	00db      	lsls	r3, r3, #3
 8002324:	440b      	add	r3, r1
 8002326:	333c      	adds	r3, #60	; 0x3c
 8002328:	2200      	movs	r2, #0
 800232a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800232c:	7bfa      	ldrb	r2, [r7, #15]
 800232e:	6879      	ldr	r1, [r7, #4]
 8002330:	4613      	mov	r3, r2
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	4413      	add	r3, r2
 8002336:	00db      	lsls	r3, r3, #3
 8002338:	440b      	add	r3, r1
 800233a:	3340      	adds	r3, #64	; 0x40
 800233c:	2200      	movs	r2, #0
 800233e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002340:	7bfb      	ldrb	r3, [r7, #15]
 8002342:	3301      	adds	r3, #1
 8002344:	73fb      	strb	r3, [r7, #15]
 8002346:	7bfa      	ldrb	r2, [r7, #15]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	429a      	cmp	r2, r3
 800234e:	d3ad      	bcc.n	80022ac <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002350:	2300      	movs	r3, #0
 8002352:	73fb      	strb	r3, [r7, #15]
 8002354:	e044      	b.n	80023e0 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002356:	7bfa      	ldrb	r2, [r7, #15]
 8002358:	6879      	ldr	r1, [r7, #4]
 800235a:	4613      	mov	r3, r2
 800235c:	009b      	lsls	r3, r3, #2
 800235e:	4413      	add	r3, r2
 8002360:	00db      	lsls	r3, r3, #3
 8002362:	440b      	add	r3, r1
 8002364:	f203 1369 	addw	r3, r3, #361	; 0x169
 8002368:	2200      	movs	r2, #0
 800236a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800236c:	7bfa      	ldrb	r2, [r7, #15]
 800236e:	6879      	ldr	r1, [r7, #4]
 8002370:	4613      	mov	r3, r2
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	4413      	add	r3, r2
 8002376:	00db      	lsls	r3, r3, #3
 8002378:	440b      	add	r3, r1
 800237a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800237e:	7bfa      	ldrb	r2, [r7, #15]
 8002380:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002382:	7bfa      	ldrb	r2, [r7, #15]
 8002384:	6879      	ldr	r1, [r7, #4]
 8002386:	4613      	mov	r3, r2
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	4413      	add	r3, r2
 800238c:	00db      	lsls	r3, r3, #3
 800238e:	440b      	add	r3, r1
 8002390:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8002394:	2200      	movs	r2, #0
 8002396:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002398:	7bfa      	ldrb	r2, [r7, #15]
 800239a:	6879      	ldr	r1, [r7, #4]
 800239c:	4613      	mov	r3, r2
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	4413      	add	r3, r2
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	440b      	add	r3, r1
 80023a6:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80023aa:	2200      	movs	r2, #0
 80023ac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80023ae:	7bfa      	ldrb	r2, [r7, #15]
 80023b0:	6879      	ldr	r1, [r7, #4]
 80023b2:	4613      	mov	r3, r2
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	4413      	add	r3, r2
 80023b8:	00db      	lsls	r3, r3, #3
 80023ba:	440b      	add	r3, r1
 80023bc:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80023c0:	2200      	movs	r2, #0
 80023c2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80023c4:	7bfa      	ldrb	r2, [r7, #15]
 80023c6:	6879      	ldr	r1, [r7, #4]
 80023c8:	4613      	mov	r3, r2
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	4413      	add	r3, r2
 80023ce:	00db      	lsls	r3, r3, #3
 80023d0:	440b      	add	r3, r1
 80023d2:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80023d6:	2200      	movs	r2, #0
 80023d8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023da:	7bfb      	ldrb	r3, [r7, #15]
 80023dc:	3301      	adds	r3, #1
 80023de:	73fb      	strb	r3, [r7, #15]
 80023e0:	7bfa      	ldrb	r2, [r7, #15]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d3b5      	bcc.n	8002356 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	603b      	str	r3, [r7, #0]
 80023f0:	687e      	ldr	r6, [r7, #4]
 80023f2:	466d      	mov	r5, sp
 80023f4:	f106 0410 	add.w	r4, r6, #16
 80023f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80023fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80023fc:	6823      	ldr	r3, [r4, #0]
 80023fe:	602b      	str	r3, [r5, #0]
 8002400:	1d33      	adds	r3, r6, #4
 8002402:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002404:	6838      	ldr	r0, [r7, #0]
 8002406:	f002 fc44 	bl	8004c92 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2200      	movs	r2, #0
 800240e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2201      	movs	r2, #1
 8002416:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 800241a:	2300      	movs	r3, #0
}
 800241c:	4618      	mov	r0, r3
 800241e:	3714      	adds	r7, #20
 8002420:	46bd      	mov	sp, r7
 8002422:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002424 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800242a:	af00      	add	r7, sp, #0
 800242c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002430:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002434:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002436:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800243a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d102      	bne.n	800244a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	f001 b823 	b.w	8003490 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800244a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800244e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	2b00      	cmp	r3, #0
 800245c:	f000 817d 	beq.w	800275a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002460:	4bbc      	ldr	r3, [pc, #752]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f003 030c 	and.w	r3, r3, #12
 8002468:	2b04      	cmp	r3, #4
 800246a:	d00c      	beq.n	8002486 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800246c:	4bb9      	ldr	r3, [pc, #740]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f003 030c 	and.w	r3, r3, #12
 8002474:	2b08      	cmp	r3, #8
 8002476:	d15c      	bne.n	8002532 <HAL_RCC_OscConfig+0x10e>
 8002478:	4bb6      	ldr	r3, [pc, #728]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002480:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002484:	d155      	bne.n	8002532 <HAL_RCC_OscConfig+0x10e>
 8002486:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800248a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800248e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8002492:	fa93 f3a3 	rbit	r3, r3
 8002496:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800249a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800249e:	fab3 f383 	clz	r3, r3
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	095b      	lsrs	r3, r3, #5
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	f043 0301 	orr.w	r3, r3, #1
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d102      	bne.n	80024b8 <HAL_RCC_OscConfig+0x94>
 80024b2:	4ba8      	ldr	r3, [pc, #672]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	e015      	b.n	80024e4 <HAL_RCC_OscConfig+0xc0>
 80024b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024bc:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c0:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80024c4:	fa93 f3a3 	rbit	r3, r3
 80024c8:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80024cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024d0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80024d4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80024d8:	fa93 f3a3 	rbit	r3, r3
 80024dc:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80024e0:	4b9c      	ldr	r3, [pc, #624]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 80024e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80024e8:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80024ec:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80024f0:	fa92 f2a2 	rbit	r2, r2
 80024f4:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80024f8:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80024fc:	fab2 f282 	clz	r2, r2
 8002500:	b2d2      	uxtb	r2, r2
 8002502:	f042 0220 	orr.w	r2, r2, #32
 8002506:	b2d2      	uxtb	r2, r2
 8002508:	f002 021f 	and.w	r2, r2, #31
 800250c:	2101      	movs	r1, #1
 800250e:	fa01 f202 	lsl.w	r2, r1, r2
 8002512:	4013      	ands	r3, r2
 8002514:	2b00      	cmp	r3, #0
 8002516:	f000 811f 	beq.w	8002758 <HAL_RCC_OscConfig+0x334>
 800251a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800251e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	2b00      	cmp	r3, #0
 8002528:	f040 8116 	bne.w	8002758 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	f000 bfaf 	b.w	8003490 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002532:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002536:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002542:	d106      	bne.n	8002552 <HAL_RCC_OscConfig+0x12e>
 8002544:	4b83      	ldr	r3, [pc, #524]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a82      	ldr	r2, [pc, #520]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 800254a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800254e:	6013      	str	r3, [r2, #0]
 8002550:	e036      	b.n	80025c0 <HAL_RCC_OscConfig+0x19c>
 8002552:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002556:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d10c      	bne.n	800257c <HAL_RCC_OscConfig+0x158>
 8002562:	4b7c      	ldr	r3, [pc, #496]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a7b      	ldr	r2, [pc, #492]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 8002568:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800256c:	6013      	str	r3, [r2, #0]
 800256e:	4b79      	ldr	r3, [pc, #484]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a78      	ldr	r2, [pc, #480]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 8002574:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002578:	6013      	str	r3, [r2, #0]
 800257a:	e021      	b.n	80025c0 <HAL_RCC_OscConfig+0x19c>
 800257c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002580:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800258c:	d10c      	bne.n	80025a8 <HAL_RCC_OscConfig+0x184>
 800258e:	4b71      	ldr	r3, [pc, #452]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a70      	ldr	r2, [pc, #448]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 8002594:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002598:	6013      	str	r3, [r2, #0]
 800259a:	4b6e      	ldr	r3, [pc, #440]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a6d      	ldr	r2, [pc, #436]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 80025a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025a4:	6013      	str	r3, [r2, #0]
 80025a6:	e00b      	b.n	80025c0 <HAL_RCC_OscConfig+0x19c>
 80025a8:	4b6a      	ldr	r3, [pc, #424]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a69      	ldr	r2, [pc, #420]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 80025ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025b2:	6013      	str	r3, [r2, #0]
 80025b4:	4b67      	ldr	r3, [pc, #412]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a66      	ldr	r2, [pc, #408]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 80025ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025be:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80025c0:	4b64      	ldr	r3, [pc, #400]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 80025c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025c4:	f023 020f 	bic.w	r2, r3, #15
 80025c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025cc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	495f      	ldr	r1, [pc, #380]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 80025d6:	4313      	orrs	r3, r2
 80025d8:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d059      	beq.n	800269e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ea:	f7ff fa37 	bl	8001a5c <HAL_GetTick>
 80025ee:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025f2:	e00a      	b.n	800260a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025f4:	f7ff fa32 	bl	8001a5c <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	2b64      	cmp	r3, #100	; 0x64
 8002602:	d902      	bls.n	800260a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	f000 bf43 	b.w	8003490 <HAL_RCC_OscConfig+0x106c>
 800260a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800260e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002612:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002616:	fa93 f3a3 	rbit	r3, r3
 800261a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800261e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002622:	fab3 f383 	clz	r3, r3
 8002626:	b2db      	uxtb	r3, r3
 8002628:	095b      	lsrs	r3, r3, #5
 800262a:	b2db      	uxtb	r3, r3
 800262c:	f043 0301 	orr.w	r3, r3, #1
 8002630:	b2db      	uxtb	r3, r3
 8002632:	2b01      	cmp	r3, #1
 8002634:	d102      	bne.n	800263c <HAL_RCC_OscConfig+0x218>
 8002636:	4b47      	ldr	r3, [pc, #284]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	e015      	b.n	8002668 <HAL_RCC_OscConfig+0x244>
 800263c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002640:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002644:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8002648:	fa93 f3a3 	rbit	r3, r3
 800264c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002650:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002654:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002658:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800265c:	fa93 f3a3 	rbit	r3, r3
 8002660:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002664:	4b3b      	ldr	r3, [pc, #236]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 8002666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002668:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800266c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8002670:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002674:	fa92 f2a2 	rbit	r2, r2
 8002678:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800267c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002680:	fab2 f282 	clz	r2, r2
 8002684:	b2d2      	uxtb	r2, r2
 8002686:	f042 0220 	orr.w	r2, r2, #32
 800268a:	b2d2      	uxtb	r2, r2
 800268c:	f002 021f 	and.w	r2, r2, #31
 8002690:	2101      	movs	r1, #1
 8002692:	fa01 f202 	lsl.w	r2, r1, r2
 8002696:	4013      	ands	r3, r2
 8002698:	2b00      	cmp	r3, #0
 800269a:	d0ab      	beq.n	80025f4 <HAL_RCC_OscConfig+0x1d0>
 800269c:	e05d      	b.n	800275a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800269e:	f7ff f9dd 	bl	8001a5c <HAL_GetTick>
 80026a2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026a6:	e00a      	b.n	80026be <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026a8:	f7ff f9d8 	bl	8001a5c <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	2b64      	cmp	r3, #100	; 0x64
 80026b6:	d902      	bls.n	80026be <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80026b8:	2303      	movs	r3, #3
 80026ba:	f000 bee9 	b.w	8003490 <HAL_RCC_OscConfig+0x106c>
 80026be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026c2:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80026ca:	fa93 f3a3 	rbit	r3, r3
 80026ce:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80026d2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026d6:	fab3 f383 	clz	r3, r3
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	095b      	lsrs	r3, r3, #5
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	f043 0301 	orr.w	r3, r3, #1
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d102      	bne.n	80026f0 <HAL_RCC_OscConfig+0x2cc>
 80026ea:	4b1a      	ldr	r3, [pc, #104]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	e015      	b.n	800271c <HAL_RCC_OscConfig+0x2f8>
 80026f0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026f4:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f8:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80026fc:	fa93 f3a3 	rbit	r3, r3
 8002700:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002704:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002708:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800270c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8002710:	fa93 f3a3 	rbit	r3, r3
 8002714:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8002718:	4b0e      	ldr	r3, [pc, #56]	; (8002754 <HAL_RCC_OscConfig+0x330>)
 800271a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800271c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002720:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8002724:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002728:	fa92 f2a2 	rbit	r2, r2
 800272c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8002730:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8002734:	fab2 f282 	clz	r2, r2
 8002738:	b2d2      	uxtb	r2, r2
 800273a:	f042 0220 	orr.w	r2, r2, #32
 800273e:	b2d2      	uxtb	r2, r2
 8002740:	f002 021f 	and.w	r2, r2, #31
 8002744:	2101      	movs	r1, #1
 8002746:	fa01 f202 	lsl.w	r2, r1, r2
 800274a:	4013      	ands	r3, r2
 800274c:	2b00      	cmp	r3, #0
 800274e:	d1ab      	bne.n	80026a8 <HAL_RCC_OscConfig+0x284>
 8002750:	e003      	b.n	800275a <HAL_RCC_OscConfig+0x336>
 8002752:	bf00      	nop
 8002754:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002758:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800275a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800275e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0302 	and.w	r3, r3, #2
 800276a:	2b00      	cmp	r3, #0
 800276c:	f000 817d 	beq.w	8002a6a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002770:	4ba6      	ldr	r3, [pc, #664]	; (8002a0c <HAL_RCC_OscConfig+0x5e8>)
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f003 030c 	and.w	r3, r3, #12
 8002778:	2b00      	cmp	r3, #0
 800277a:	d00b      	beq.n	8002794 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800277c:	4ba3      	ldr	r3, [pc, #652]	; (8002a0c <HAL_RCC_OscConfig+0x5e8>)
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f003 030c 	and.w	r3, r3, #12
 8002784:	2b08      	cmp	r3, #8
 8002786:	d172      	bne.n	800286e <HAL_RCC_OscConfig+0x44a>
 8002788:	4ba0      	ldr	r3, [pc, #640]	; (8002a0c <HAL_RCC_OscConfig+0x5e8>)
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002790:	2b00      	cmp	r3, #0
 8002792:	d16c      	bne.n	800286e <HAL_RCC_OscConfig+0x44a>
 8002794:	2302      	movs	r3, #2
 8002796:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800279a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800279e:	fa93 f3a3 	rbit	r3, r3
 80027a2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80027a6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027aa:	fab3 f383 	clz	r3, r3
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	095b      	lsrs	r3, r3, #5
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	f043 0301 	orr.w	r3, r3, #1
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d102      	bne.n	80027c4 <HAL_RCC_OscConfig+0x3a0>
 80027be:	4b93      	ldr	r3, [pc, #588]	; (8002a0c <HAL_RCC_OscConfig+0x5e8>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	e013      	b.n	80027ec <HAL_RCC_OscConfig+0x3c8>
 80027c4:	2302      	movs	r3, #2
 80027c6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ca:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80027ce:	fa93 f3a3 	rbit	r3, r3
 80027d2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80027d6:	2302      	movs	r3, #2
 80027d8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80027dc:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80027e0:	fa93 f3a3 	rbit	r3, r3
 80027e4:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80027e8:	4b88      	ldr	r3, [pc, #544]	; (8002a0c <HAL_RCC_OscConfig+0x5e8>)
 80027ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ec:	2202      	movs	r2, #2
 80027ee:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80027f2:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80027f6:	fa92 f2a2 	rbit	r2, r2
 80027fa:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80027fe:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002802:	fab2 f282 	clz	r2, r2
 8002806:	b2d2      	uxtb	r2, r2
 8002808:	f042 0220 	orr.w	r2, r2, #32
 800280c:	b2d2      	uxtb	r2, r2
 800280e:	f002 021f 	and.w	r2, r2, #31
 8002812:	2101      	movs	r1, #1
 8002814:	fa01 f202 	lsl.w	r2, r1, r2
 8002818:	4013      	ands	r3, r2
 800281a:	2b00      	cmp	r3, #0
 800281c:	d00a      	beq.n	8002834 <HAL_RCC_OscConfig+0x410>
 800281e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002822:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	691b      	ldr	r3, [r3, #16]
 800282a:	2b01      	cmp	r3, #1
 800282c:	d002      	beq.n	8002834 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	f000 be2e 	b.w	8003490 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002834:	4b75      	ldr	r3, [pc, #468]	; (8002a0c <HAL_RCC_OscConfig+0x5e8>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800283c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002840:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	695b      	ldr	r3, [r3, #20]
 8002848:	21f8      	movs	r1, #248	; 0xf8
 800284a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800284e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002852:	fa91 f1a1 	rbit	r1, r1
 8002856:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800285a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800285e:	fab1 f181 	clz	r1, r1
 8002862:	b2c9      	uxtb	r1, r1
 8002864:	408b      	lsls	r3, r1
 8002866:	4969      	ldr	r1, [pc, #420]	; (8002a0c <HAL_RCC_OscConfig+0x5e8>)
 8002868:	4313      	orrs	r3, r2
 800286a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800286c:	e0fd      	b.n	8002a6a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800286e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002872:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	691b      	ldr	r3, [r3, #16]
 800287a:	2b00      	cmp	r3, #0
 800287c:	f000 8088 	beq.w	8002990 <HAL_RCC_OscConfig+0x56c>
 8002880:	2301      	movs	r3, #1
 8002882:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002886:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800288a:	fa93 f3a3 	rbit	r3, r3
 800288e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002892:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002896:	fab3 f383 	clz	r3, r3
 800289a:	b2db      	uxtb	r3, r3
 800289c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80028a0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	461a      	mov	r2, r3
 80028a8:	2301      	movs	r3, #1
 80028aa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ac:	f7ff f8d6 	bl	8001a5c <HAL_GetTick>
 80028b0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028b4:	e00a      	b.n	80028cc <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028b6:	f7ff f8d1 	bl	8001a5c <HAL_GetTick>
 80028ba:	4602      	mov	r2, r0
 80028bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d902      	bls.n	80028cc <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	f000 bde2 	b.w	8003490 <HAL_RCC_OscConfig+0x106c>
 80028cc:	2302      	movs	r3, #2
 80028ce:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80028d6:	fa93 f3a3 	rbit	r3, r3
 80028da:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80028de:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028e2:	fab3 f383 	clz	r3, r3
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	095b      	lsrs	r3, r3, #5
 80028ea:	b2db      	uxtb	r3, r3
 80028ec:	f043 0301 	orr.w	r3, r3, #1
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d102      	bne.n	80028fc <HAL_RCC_OscConfig+0x4d8>
 80028f6:	4b45      	ldr	r3, [pc, #276]	; (8002a0c <HAL_RCC_OscConfig+0x5e8>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	e013      	b.n	8002924 <HAL_RCC_OscConfig+0x500>
 80028fc:	2302      	movs	r3, #2
 80028fe:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002902:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002906:	fa93 f3a3 	rbit	r3, r3
 800290a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800290e:	2302      	movs	r3, #2
 8002910:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002914:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002918:	fa93 f3a3 	rbit	r3, r3
 800291c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8002920:	4b3a      	ldr	r3, [pc, #232]	; (8002a0c <HAL_RCC_OscConfig+0x5e8>)
 8002922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002924:	2202      	movs	r2, #2
 8002926:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800292a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800292e:	fa92 f2a2 	rbit	r2, r2
 8002932:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8002936:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800293a:	fab2 f282 	clz	r2, r2
 800293e:	b2d2      	uxtb	r2, r2
 8002940:	f042 0220 	orr.w	r2, r2, #32
 8002944:	b2d2      	uxtb	r2, r2
 8002946:	f002 021f 	and.w	r2, r2, #31
 800294a:	2101      	movs	r1, #1
 800294c:	fa01 f202 	lsl.w	r2, r1, r2
 8002950:	4013      	ands	r3, r2
 8002952:	2b00      	cmp	r3, #0
 8002954:	d0af      	beq.n	80028b6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002956:	4b2d      	ldr	r3, [pc, #180]	; (8002a0c <HAL_RCC_OscConfig+0x5e8>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800295e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002962:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	695b      	ldr	r3, [r3, #20]
 800296a:	21f8      	movs	r1, #248	; 0xf8
 800296c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002970:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002974:	fa91 f1a1 	rbit	r1, r1
 8002978:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800297c:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002980:	fab1 f181 	clz	r1, r1
 8002984:	b2c9      	uxtb	r1, r1
 8002986:	408b      	lsls	r3, r1
 8002988:	4920      	ldr	r1, [pc, #128]	; (8002a0c <HAL_RCC_OscConfig+0x5e8>)
 800298a:	4313      	orrs	r3, r2
 800298c:	600b      	str	r3, [r1, #0]
 800298e:	e06c      	b.n	8002a6a <HAL_RCC_OscConfig+0x646>
 8002990:	2301      	movs	r3, #1
 8002992:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002996:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800299a:	fa93 f3a3 	rbit	r3, r3
 800299e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80029a2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029a6:	fab3 f383 	clz	r3, r3
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80029b0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80029b4:	009b      	lsls	r3, r3, #2
 80029b6:	461a      	mov	r2, r3
 80029b8:	2300      	movs	r3, #0
 80029ba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029bc:	f7ff f84e 	bl	8001a5c <HAL_GetTick>
 80029c0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029c4:	e00a      	b.n	80029dc <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029c6:	f7ff f849 	bl	8001a5c <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d902      	bls.n	80029dc <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	f000 bd5a 	b.w	8003490 <HAL_RCC_OscConfig+0x106c>
 80029dc:	2302      	movs	r3, #2
 80029de:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80029e6:	fa93 f3a3 	rbit	r3, r3
 80029ea:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80029ee:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029f2:	fab3 f383 	clz	r3, r3
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	095b      	lsrs	r3, r3, #5
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	f043 0301 	orr.w	r3, r3, #1
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d104      	bne.n	8002a10 <HAL_RCC_OscConfig+0x5ec>
 8002a06:	4b01      	ldr	r3, [pc, #4]	; (8002a0c <HAL_RCC_OscConfig+0x5e8>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	e015      	b.n	8002a38 <HAL_RCC_OscConfig+0x614>
 8002a0c:	40021000 	.word	0x40021000
 8002a10:	2302      	movs	r3, #2
 8002a12:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a16:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8002a1a:	fa93 f3a3 	rbit	r3, r3
 8002a1e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002a22:	2302      	movs	r3, #2
 8002a24:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002a28:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8002a2c:	fa93 f3a3 	rbit	r3, r3
 8002a30:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8002a34:	4bc8      	ldr	r3, [pc, #800]	; (8002d58 <HAL_RCC_OscConfig+0x934>)
 8002a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a38:	2202      	movs	r2, #2
 8002a3a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8002a3e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002a42:	fa92 f2a2 	rbit	r2, r2
 8002a46:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8002a4a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8002a4e:	fab2 f282 	clz	r2, r2
 8002a52:	b2d2      	uxtb	r2, r2
 8002a54:	f042 0220 	orr.w	r2, r2, #32
 8002a58:	b2d2      	uxtb	r2, r2
 8002a5a:	f002 021f 	and.w	r2, r2, #31
 8002a5e:	2101      	movs	r1, #1
 8002a60:	fa01 f202 	lsl.w	r2, r1, r2
 8002a64:	4013      	ands	r3, r2
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1ad      	bne.n	80029c6 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a6e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0308 	and.w	r3, r3, #8
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	f000 8110 	beq.w	8002ca0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a84:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	699b      	ldr	r3, [r3, #24]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d079      	beq.n	8002b84 <HAL_RCC_OscConfig+0x760>
 8002a90:	2301      	movs	r3, #1
 8002a92:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a96:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002a9a:	fa93 f3a3 	rbit	r3, r3
 8002a9e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002aa2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002aa6:	fab3 f383 	clz	r3, r3
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	461a      	mov	r2, r3
 8002aae:	4bab      	ldr	r3, [pc, #684]	; (8002d5c <HAL_RCC_OscConfig+0x938>)
 8002ab0:	4413      	add	r3, r2
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002aba:	f7fe ffcf 	bl	8001a5c <HAL_GetTick>
 8002abe:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ac2:	e00a      	b.n	8002ada <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ac4:	f7fe ffca 	bl	8001a5c <HAL_GetTick>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	d902      	bls.n	8002ada <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	f000 bcdb 	b.w	8003490 <HAL_RCC_OscConfig+0x106c>
 8002ada:	2302      	movs	r3, #2
 8002adc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002ae4:	fa93 f3a3 	rbit	r3, r3
 8002ae8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002aec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002af0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002af4:	2202      	movs	r2, #2
 8002af6:	601a      	str	r2, [r3, #0]
 8002af8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002afc:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	fa93 f2a3 	rbit	r2, r3
 8002b06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b0a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002b0e:	601a      	str	r2, [r3, #0]
 8002b10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b14:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002b18:	2202      	movs	r2, #2
 8002b1a:	601a      	str	r2, [r3, #0]
 8002b1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b20:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	fa93 f2a3 	rbit	r2, r3
 8002b2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b2e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002b32:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b34:	4b88      	ldr	r3, [pc, #544]	; (8002d58 <HAL_RCC_OscConfig+0x934>)
 8002b36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b3c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002b40:	2102      	movs	r1, #2
 8002b42:	6019      	str	r1, [r3, #0]
 8002b44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b48:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	fa93 f1a3 	rbit	r1, r3
 8002b52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b56:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002b5a:	6019      	str	r1, [r3, #0]
  return result;
 8002b5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b60:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	fab3 f383 	clz	r3, r3
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	f003 031f 	and.w	r3, r3, #31
 8002b76:	2101      	movs	r1, #1
 8002b78:	fa01 f303 	lsl.w	r3, r1, r3
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d0a0      	beq.n	8002ac4 <HAL_RCC_OscConfig+0x6a0>
 8002b82:	e08d      	b.n	8002ca0 <HAL_RCC_OscConfig+0x87c>
 8002b84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b88:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b94:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	fa93 f2a3 	rbit	r2, r3
 8002b9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ba2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002ba6:	601a      	str	r2, [r3, #0]
  return result;
 8002ba8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bac:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002bb0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bb2:	fab3 f383 	clz	r3, r3
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	461a      	mov	r2, r3
 8002bba:	4b68      	ldr	r3, [pc, #416]	; (8002d5c <HAL_RCC_OscConfig+0x938>)
 8002bbc:	4413      	add	r3, r2
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bc6:	f7fe ff49 	bl	8001a5c <HAL_GetTick>
 8002bca:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bce:	e00a      	b.n	8002be6 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bd0:	f7fe ff44 	bl	8001a5c <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d902      	bls.n	8002be6 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002be0:	2303      	movs	r3, #3
 8002be2:	f000 bc55 	b.w	8003490 <HAL_RCC_OscConfig+0x106c>
 8002be6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bea:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002bee:	2202      	movs	r2, #2
 8002bf0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bf6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	fa93 f2a3 	rbit	r2, r3
 8002c00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c04:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002c08:	601a      	str	r2, [r3, #0]
 8002c0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c0e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002c12:	2202      	movs	r2, #2
 8002c14:	601a      	str	r2, [r3, #0]
 8002c16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c1a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	fa93 f2a3 	rbit	r2, r3
 8002c24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c28:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002c2c:	601a      	str	r2, [r3, #0]
 8002c2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c32:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002c36:	2202      	movs	r2, #2
 8002c38:	601a      	str	r2, [r3, #0]
 8002c3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c3e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	fa93 f2a3 	rbit	r2, r3
 8002c48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c4c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002c50:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c52:	4b41      	ldr	r3, [pc, #260]	; (8002d58 <HAL_RCC_OscConfig+0x934>)
 8002c54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c5a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002c5e:	2102      	movs	r1, #2
 8002c60:	6019      	str	r1, [r3, #0]
 8002c62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c66:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	fa93 f1a3 	rbit	r1, r3
 8002c70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c74:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002c78:	6019      	str	r1, [r3, #0]
  return result;
 8002c7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c7e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	fab3 f383 	clz	r3, r3
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	f003 031f 	and.w	r3, r3, #31
 8002c94:	2101      	movs	r1, #1
 8002c96:	fa01 f303 	lsl.w	r3, r1, r3
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d197      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ca0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ca4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f003 0304 	and.w	r3, r3, #4
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	f000 81a1 	beq.w	8002ff8 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cbc:	4b26      	ldr	r3, [pc, #152]	; (8002d58 <HAL_RCC_OscConfig+0x934>)
 8002cbe:	69db      	ldr	r3, [r3, #28]
 8002cc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d116      	bne.n	8002cf6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cc8:	4b23      	ldr	r3, [pc, #140]	; (8002d58 <HAL_RCC_OscConfig+0x934>)
 8002cca:	69db      	ldr	r3, [r3, #28]
 8002ccc:	4a22      	ldr	r2, [pc, #136]	; (8002d58 <HAL_RCC_OscConfig+0x934>)
 8002cce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cd2:	61d3      	str	r3, [r2, #28]
 8002cd4:	4b20      	ldr	r3, [pc, #128]	; (8002d58 <HAL_RCC_OscConfig+0x934>)
 8002cd6:	69db      	ldr	r3, [r3, #28]
 8002cd8:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002cdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ce0:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002ce4:	601a      	str	r2, [r3, #0]
 8002ce6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cea:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002cee:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cf6:	4b1a      	ldr	r3, [pc, #104]	; (8002d60 <HAL_RCC_OscConfig+0x93c>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d11a      	bne.n	8002d38 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d02:	4b17      	ldr	r3, [pc, #92]	; (8002d60 <HAL_RCC_OscConfig+0x93c>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a16      	ldr	r2, [pc, #88]	; (8002d60 <HAL_RCC_OscConfig+0x93c>)
 8002d08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d0c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d0e:	f7fe fea5 	bl	8001a5c <HAL_GetTick>
 8002d12:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d16:	e009      	b.n	8002d2c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d18:	f7fe fea0 	bl	8001a5c <HAL_GetTick>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d22:	1ad3      	subs	r3, r2, r3
 8002d24:	2b64      	cmp	r3, #100	; 0x64
 8002d26:	d901      	bls.n	8002d2c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002d28:	2303      	movs	r3, #3
 8002d2a:	e3b1      	b.n	8003490 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d2c:	4b0c      	ldr	r3, [pc, #48]	; (8002d60 <HAL_RCC_OscConfig+0x93c>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d0ef      	beq.n	8002d18 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d3c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	68db      	ldr	r3, [r3, #12]
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d10d      	bne.n	8002d64 <HAL_RCC_OscConfig+0x940>
 8002d48:	4b03      	ldr	r3, [pc, #12]	; (8002d58 <HAL_RCC_OscConfig+0x934>)
 8002d4a:	6a1b      	ldr	r3, [r3, #32]
 8002d4c:	4a02      	ldr	r2, [pc, #8]	; (8002d58 <HAL_RCC_OscConfig+0x934>)
 8002d4e:	f043 0301 	orr.w	r3, r3, #1
 8002d52:	6213      	str	r3, [r2, #32]
 8002d54:	e03c      	b.n	8002dd0 <HAL_RCC_OscConfig+0x9ac>
 8002d56:	bf00      	nop
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	10908120 	.word	0x10908120
 8002d60:	40007000 	.word	0x40007000
 8002d64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d68:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d10c      	bne.n	8002d8e <HAL_RCC_OscConfig+0x96a>
 8002d74:	4bc1      	ldr	r3, [pc, #772]	; (800307c <HAL_RCC_OscConfig+0xc58>)
 8002d76:	6a1b      	ldr	r3, [r3, #32]
 8002d78:	4ac0      	ldr	r2, [pc, #768]	; (800307c <HAL_RCC_OscConfig+0xc58>)
 8002d7a:	f023 0301 	bic.w	r3, r3, #1
 8002d7e:	6213      	str	r3, [r2, #32]
 8002d80:	4bbe      	ldr	r3, [pc, #760]	; (800307c <HAL_RCC_OscConfig+0xc58>)
 8002d82:	6a1b      	ldr	r3, [r3, #32]
 8002d84:	4abd      	ldr	r2, [pc, #756]	; (800307c <HAL_RCC_OscConfig+0xc58>)
 8002d86:	f023 0304 	bic.w	r3, r3, #4
 8002d8a:	6213      	str	r3, [r2, #32]
 8002d8c:	e020      	b.n	8002dd0 <HAL_RCC_OscConfig+0x9ac>
 8002d8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d92:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	68db      	ldr	r3, [r3, #12]
 8002d9a:	2b05      	cmp	r3, #5
 8002d9c:	d10c      	bne.n	8002db8 <HAL_RCC_OscConfig+0x994>
 8002d9e:	4bb7      	ldr	r3, [pc, #732]	; (800307c <HAL_RCC_OscConfig+0xc58>)
 8002da0:	6a1b      	ldr	r3, [r3, #32]
 8002da2:	4ab6      	ldr	r2, [pc, #728]	; (800307c <HAL_RCC_OscConfig+0xc58>)
 8002da4:	f043 0304 	orr.w	r3, r3, #4
 8002da8:	6213      	str	r3, [r2, #32]
 8002daa:	4bb4      	ldr	r3, [pc, #720]	; (800307c <HAL_RCC_OscConfig+0xc58>)
 8002dac:	6a1b      	ldr	r3, [r3, #32]
 8002dae:	4ab3      	ldr	r2, [pc, #716]	; (800307c <HAL_RCC_OscConfig+0xc58>)
 8002db0:	f043 0301 	orr.w	r3, r3, #1
 8002db4:	6213      	str	r3, [r2, #32]
 8002db6:	e00b      	b.n	8002dd0 <HAL_RCC_OscConfig+0x9ac>
 8002db8:	4bb0      	ldr	r3, [pc, #704]	; (800307c <HAL_RCC_OscConfig+0xc58>)
 8002dba:	6a1b      	ldr	r3, [r3, #32]
 8002dbc:	4aaf      	ldr	r2, [pc, #700]	; (800307c <HAL_RCC_OscConfig+0xc58>)
 8002dbe:	f023 0301 	bic.w	r3, r3, #1
 8002dc2:	6213      	str	r3, [r2, #32]
 8002dc4:	4bad      	ldr	r3, [pc, #692]	; (800307c <HAL_RCC_OscConfig+0xc58>)
 8002dc6:	6a1b      	ldr	r3, [r3, #32]
 8002dc8:	4aac      	ldr	r2, [pc, #688]	; (800307c <HAL_RCC_OscConfig+0xc58>)
 8002dca:	f023 0304 	bic.w	r3, r3, #4
 8002dce:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002dd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dd4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	f000 8081 	beq.w	8002ee4 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002de2:	f7fe fe3b 	bl	8001a5c <HAL_GetTick>
 8002de6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dea:	e00b      	b.n	8002e04 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dec:	f7fe fe36 	bl	8001a5c <HAL_GetTick>
 8002df0:	4602      	mov	r2, r0
 8002df2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002df6:	1ad3      	subs	r3, r2, r3
 8002df8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d901      	bls.n	8002e04 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002e00:	2303      	movs	r3, #3
 8002e02:	e345      	b.n	8003490 <HAL_RCC_OscConfig+0x106c>
 8002e04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e08:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002e0c:	2202      	movs	r2, #2
 8002e0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e14:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	fa93 f2a3 	rbit	r2, r3
 8002e1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e22:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002e26:	601a      	str	r2, [r3, #0]
 8002e28:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e2c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002e30:	2202      	movs	r2, #2
 8002e32:	601a      	str	r2, [r3, #0]
 8002e34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e38:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	fa93 f2a3 	rbit	r2, r3
 8002e42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e46:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002e4a:	601a      	str	r2, [r3, #0]
  return result;
 8002e4c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e50:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002e54:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e56:	fab3 f383 	clz	r3, r3
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	095b      	lsrs	r3, r3, #5
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	f043 0302 	orr.w	r3, r3, #2
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d102      	bne.n	8002e70 <HAL_RCC_OscConfig+0xa4c>
 8002e6a:	4b84      	ldr	r3, [pc, #528]	; (800307c <HAL_RCC_OscConfig+0xc58>)
 8002e6c:	6a1b      	ldr	r3, [r3, #32]
 8002e6e:	e013      	b.n	8002e98 <HAL_RCC_OscConfig+0xa74>
 8002e70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e74:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002e78:	2202      	movs	r2, #2
 8002e7a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e80:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	fa93 f2a3 	rbit	r2, r3
 8002e8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e8e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002e92:	601a      	str	r2, [r3, #0]
 8002e94:	4b79      	ldr	r3, [pc, #484]	; (800307c <HAL_RCC_OscConfig+0xc58>)
 8002e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e98:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002e9c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002ea0:	2102      	movs	r1, #2
 8002ea2:	6011      	str	r1, [r2, #0]
 8002ea4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ea8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002eac:	6812      	ldr	r2, [r2, #0]
 8002eae:	fa92 f1a2 	rbit	r1, r2
 8002eb2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002eb6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002eba:	6011      	str	r1, [r2, #0]
  return result;
 8002ebc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ec0:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002ec4:	6812      	ldr	r2, [r2, #0]
 8002ec6:	fab2 f282 	clz	r2, r2
 8002eca:	b2d2      	uxtb	r2, r2
 8002ecc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ed0:	b2d2      	uxtb	r2, r2
 8002ed2:	f002 021f 	and.w	r2, r2, #31
 8002ed6:	2101      	movs	r1, #1
 8002ed8:	fa01 f202 	lsl.w	r2, r1, r2
 8002edc:	4013      	ands	r3, r2
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d084      	beq.n	8002dec <HAL_RCC_OscConfig+0x9c8>
 8002ee2:	e07f      	b.n	8002fe4 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ee4:	f7fe fdba 	bl	8001a5c <HAL_GetTick>
 8002ee8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eec:	e00b      	b.n	8002f06 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002eee:	f7fe fdb5 	bl	8001a5c <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	f241 3288 	movw	r2, #5000	; 0x1388
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e2c4      	b.n	8003490 <HAL_RCC_OscConfig+0x106c>
 8002f06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f0a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002f0e:	2202      	movs	r2, #2
 8002f10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f16:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	fa93 f2a3 	rbit	r2, r3
 8002f20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f24:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002f28:	601a      	str	r2, [r3, #0]
 8002f2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f2e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002f32:	2202      	movs	r2, #2
 8002f34:	601a      	str	r2, [r3, #0]
 8002f36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f3a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	fa93 f2a3 	rbit	r2, r3
 8002f44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f48:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002f4c:	601a      	str	r2, [r3, #0]
  return result;
 8002f4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f52:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002f56:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f58:	fab3 f383 	clz	r3, r3
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	095b      	lsrs	r3, r3, #5
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	f043 0302 	orr.w	r3, r3, #2
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d102      	bne.n	8002f72 <HAL_RCC_OscConfig+0xb4e>
 8002f6c:	4b43      	ldr	r3, [pc, #268]	; (800307c <HAL_RCC_OscConfig+0xc58>)
 8002f6e:	6a1b      	ldr	r3, [r3, #32]
 8002f70:	e013      	b.n	8002f9a <HAL_RCC_OscConfig+0xb76>
 8002f72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f76:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002f7a:	2202      	movs	r2, #2
 8002f7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f82:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	fa93 f2a3 	rbit	r2, r3
 8002f8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f90:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8002f94:	601a      	str	r2, [r3, #0]
 8002f96:	4b39      	ldr	r3, [pc, #228]	; (800307c <HAL_RCC_OscConfig+0xc58>)
 8002f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f9a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002f9e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002fa2:	2102      	movs	r1, #2
 8002fa4:	6011      	str	r1, [r2, #0]
 8002fa6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002faa:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002fae:	6812      	ldr	r2, [r2, #0]
 8002fb0:	fa92 f1a2 	rbit	r1, r2
 8002fb4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002fb8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002fbc:	6011      	str	r1, [r2, #0]
  return result;
 8002fbe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002fc2:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002fc6:	6812      	ldr	r2, [r2, #0]
 8002fc8:	fab2 f282 	clz	r2, r2
 8002fcc:	b2d2      	uxtb	r2, r2
 8002fce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002fd2:	b2d2      	uxtb	r2, r2
 8002fd4:	f002 021f 	and.w	r2, r2, #31
 8002fd8:	2101      	movs	r1, #1
 8002fda:	fa01 f202 	lsl.w	r2, r1, r2
 8002fde:	4013      	ands	r3, r2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d184      	bne.n	8002eee <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002fe4:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d105      	bne.n	8002ff8 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fec:	4b23      	ldr	r3, [pc, #140]	; (800307c <HAL_RCC_OscConfig+0xc58>)
 8002fee:	69db      	ldr	r3, [r3, #28]
 8002ff0:	4a22      	ldr	r2, [pc, #136]	; (800307c <HAL_RCC_OscConfig+0xc58>)
 8002ff2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ff6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ff8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ffc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	69db      	ldr	r3, [r3, #28]
 8003004:	2b00      	cmp	r3, #0
 8003006:	f000 8242 	beq.w	800348e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800300a:	4b1c      	ldr	r3, [pc, #112]	; (800307c <HAL_RCC_OscConfig+0xc58>)
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f003 030c 	and.w	r3, r3, #12
 8003012:	2b08      	cmp	r3, #8
 8003014:	f000 8213 	beq.w	800343e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003018:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800301c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	69db      	ldr	r3, [r3, #28]
 8003024:	2b02      	cmp	r3, #2
 8003026:	f040 8162 	bne.w	80032ee <HAL_RCC_OscConfig+0xeca>
 800302a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800302e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003032:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003036:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003038:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800303c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	fa93 f2a3 	rbit	r2, r3
 8003046:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800304a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800304e:	601a      	str	r2, [r3, #0]
  return result;
 8003050:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003054:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003058:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800305a:	fab3 f383 	clz	r3, r3
 800305e:	b2db      	uxtb	r3, r3
 8003060:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003064:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003068:	009b      	lsls	r3, r3, #2
 800306a:	461a      	mov	r2, r3
 800306c:	2300      	movs	r3, #0
 800306e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003070:	f7fe fcf4 	bl	8001a5c <HAL_GetTick>
 8003074:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003078:	e00c      	b.n	8003094 <HAL_RCC_OscConfig+0xc70>
 800307a:	bf00      	nop
 800307c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003080:	f7fe fcec 	bl	8001a5c <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	2b02      	cmp	r3, #2
 800308e:	d901      	bls.n	8003094 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e1fd      	b.n	8003490 <HAL_RCC_OscConfig+0x106c>
 8003094:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003098:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800309c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030a6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	fa93 f2a3 	rbit	r2, r3
 80030b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030b4:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80030b8:	601a      	str	r2, [r3, #0]
  return result;
 80030ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030be:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80030c2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030c4:	fab3 f383 	clz	r3, r3
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	095b      	lsrs	r3, r3, #5
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	f043 0301 	orr.w	r3, r3, #1
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d102      	bne.n	80030de <HAL_RCC_OscConfig+0xcba>
 80030d8:	4bb0      	ldr	r3, [pc, #704]	; (800339c <HAL_RCC_OscConfig+0xf78>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	e027      	b.n	800312e <HAL_RCC_OscConfig+0xd0a>
 80030de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030e2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80030e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030f0:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	fa93 f2a3 	rbit	r2, r3
 80030fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030fe:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003102:	601a      	str	r2, [r3, #0]
 8003104:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003108:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800310c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003110:	601a      	str	r2, [r3, #0]
 8003112:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003116:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	fa93 f2a3 	rbit	r2, r3
 8003120:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003124:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003128:	601a      	str	r2, [r3, #0]
 800312a:	4b9c      	ldr	r3, [pc, #624]	; (800339c <HAL_RCC_OscConfig+0xf78>)
 800312c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800312e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003132:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003136:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800313a:	6011      	str	r1, [r2, #0]
 800313c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003140:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8003144:	6812      	ldr	r2, [r2, #0]
 8003146:	fa92 f1a2 	rbit	r1, r2
 800314a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800314e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003152:	6011      	str	r1, [r2, #0]
  return result;
 8003154:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003158:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800315c:	6812      	ldr	r2, [r2, #0]
 800315e:	fab2 f282 	clz	r2, r2
 8003162:	b2d2      	uxtb	r2, r2
 8003164:	f042 0220 	orr.w	r2, r2, #32
 8003168:	b2d2      	uxtb	r2, r2
 800316a:	f002 021f 	and.w	r2, r2, #31
 800316e:	2101      	movs	r1, #1
 8003170:	fa01 f202 	lsl.w	r2, r1, r2
 8003174:	4013      	ands	r3, r2
 8003176:	2b00      	cmp	r3, #0
 8003178:	d182      	bne.n	8003080 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800317a:	4b88      	ldr	r3, [pc, #544]	; (800339c <HAL_RCC_OscConfig+0xf78>)
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003182:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003186:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800318e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003192:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	6a1b      	ldr	r3, [r3, #32]
 800319a:	430b      	orrs	r3, r1
 800319c:	497f      	ldr	r1, [pc, #508]	; (800339c <HAL_RCC_OscConfig+0xf78>)
 800319e:	4313      	orrs	r3, r2
 80031a0:	604b      	str	r3, [r1, #4]
 80031a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031a6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80031aa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80031ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031b4:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	fa93 f2a3 	rbit	r2, r3
 80031be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031c2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80031c6:	601a      	str	r2, [r3, #0]
  return result;
 80031c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031cc:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80031d0:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031d2:	fab3 f383 	clz	r3, r3
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80031dc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	461a      	mov	r2, r3
 80031e4:	2301      	movs	r3, #1
 80031e6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031e8:	f7fe fc38 	bl	8001a5c <HAL_GetTick>
 80031ec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031f0:	e009      	b.n	8003206 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031f2:	f7fe fc33 	bl	8001a5c <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d901      	bls.n	8003206 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e144      	b.n	8003490 <HAL_RCC_OscConfig+0x106c>
 8003206:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800320a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800320e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003212:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003214:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003218:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	fa93 f2a3 	rbit	r2, r3
 8003222:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003226:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800322a:	601a      	str	r2, [r3, #0]
  return result;
 800322c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003230:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003234:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003236:	fab3 f383 	clz	r3, r3
 800323a:	b2db      	uxtb	r3, r3
 800323c:	095b      	lsrs	r3, r3, #5
 800323e:	b2db      	uxtb	r3, r3
 8003240:	f043 0301 	orr.w	r3, r3, #1
 8003244:	b2db      	uxtb	r3, r3
 8003246:	2b01      	cmp	r3, #1
 8003248:	d102      	bne.n	8003250 <HAL_RCC_OscConfig+0xe2c>
 800324a:	4b54      	ldr	r3, [pc, #336]	; (800339c <HAL_RCC_OscConfig+0xf78>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	e027      	b.n	80032a0 <HAL_RCC_OscConfig+0xe7c>
 8003250:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003254:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003258:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800325c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800325e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003262:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	fa93 f2a3 	rbit	r2, r3
 800326c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003270:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003274:	601a      	str	r2, [r3, #0]
 8003276:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800327a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800327e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003282:	601a      	str	r2, [r3, #0]
 8003284:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003288:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	fa93 f2a3 	rbit	r2, r3
 8003292:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003296:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800329a:	601a      	str	r2, [r3, #0]
 800329c:	4b3f      	ldr	r3, [pc, #252]	; (800339c <HAL_RCC_OscConfig+0xf78>)
 800329e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032a4:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80032a8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80032ac:	6011      	str	r1, [r2, #0]
 80032ae:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032b2:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80032b6:	6812      	ldr	r2, [r2, #0]
 80032b8:	fa92 f1a2 	rbit	r1, r2
 80032bc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032c0:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80032c4:	6011      	str	r1, [r2, #0]
  return result;
 80032c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032ca:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80032ce:	6812      	ldr	r2, [r2, #0]
 80032d0:	fab2 f282 	clz	r2, r2
 80032d4:	b2d2      	uxtb	r2, r2
 80032d6:	f042 0220 	orr.w	r2, r2, #32
 80032da:	b2d2      	uxtb	r2, r2
 80032dc:	f002 021f 	and.w	r2, r2, #31
 80032e0:	2101      	movs	r1, #1
 80032e2:	fa01 f202 	lsl.w	r2, r1, r2
 80032e6:	4013      	ands	r3, r2
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d082      	beq.n	80031f2 <HAL_RCC_OscConfig+0xdce>
 80032ec:	e0cf      	b.n	800348e <HAL_RCC_OscConfig+0x106a>
 80032ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032f2:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80032f6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80032fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003300:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	fa93 f2a3 	rbit	r2, r3
 800330a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800330e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003312:	601a      	str	r2, [r3, #0]
  return result;
 8003314:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003318:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800331c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800331e:	fab3 f383 	clz	r3, r3
 8003322:	b2db      	uxtb	r3, r3
 8003324:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003328:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	461a      	mov	r2, r3
 8003330:	2300      	movs	r3, #0
 8003332:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003334:	f7fe fb92 	bl	8001a5c <HAL_GetTick>
 8003338:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800333c:	e009      	b.n	8003352 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800333e:	f7fe fb8d 	bl	8001a5c <HAL_GetTick>
 8003342:	4602      	mov	r2, r0
 8003344:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	2b02      	cmp	r3, #2
 800334c:	d901      	bls.n	8003352 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	e09e      	b.n	8003490 <HAL_RCC_OscConfig+0x106c>
 8003352:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003356:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800335a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800335e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003360:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003364:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	fa93 f2a3 	rbit	r2, r3
 800336e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003372:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003376:	601a      	str	r2, [r3, #0]
  return result;
 8003378:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800337c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003380:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003382:	fab3 f383 	clz	r3, r3
 8003386:	b2db      	uxtb	r3, r3
 8003388:	095b      	lsrs	r3, r3, #5
 800338a:	b2db      	uxtb	r3, r3
 800338c:	f043 0301 	orr.w	r3, r3, #1
 8003390:	b2db      	uxtb	r3, r3
 8003392:	2b01      	cmp	r3, #1
 8003394:	d104      	bne.n	80033a0 <HAL_RCC_OscConfig+0xf7c>
 8003396:	4b01      	ldr	r3, [pc, #4]	; (800339c <HAL_RCC_OscConfig+0xf78>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	e029      	b.n	80033f0 <HAL_RCC_OscConfig+0xfcc>
 800339c:	40021000 	.word	0x40021000
 80033a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033a4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80033a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033b2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	fa93 f2a3 	rbit	r2, r3
 80033bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033c0:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80033c4:	601a      	str	r2, [r3, #0]
 80033c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033ca:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80033ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80033d2:	601a      	str	r2, [r3, #0]
 80033d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033d8:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	fa93 f2a3 	rbit	r2, r3
 80033e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033e6:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 80033ea:	601a      	str	r2, [r3, #0]
 80033ec:	4b2b      	ldr	r3, [pc, #172]	; (800349c <HAL_RCC_OscConfig+0x1078>)
 80033ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80033f4:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80033f8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80033fc:	6011      	str	r1, [r2, #0]
 80033fe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003402:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8003406:	6812      	ldr	r2, [r2, #0]
 8003408:	fa92 f1a2 	rbit	r1, r2
 800340c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003410:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003414:	6011      	str	r1, [r2, #0]
  return result;
 8003416:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800341a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800341e:	6812      	ldr	r2, [r2, #0]
 8003420:	fab2 f282 	clz	r2, r2
 8003424:	b2d2      	uxtb	r2, r2
 8003426:	f042 0220 	orr.w	r2, r2, #32
 800342a:	b2d2      	uxtb	r2, r2
 800342c:	f002 021f 	and.w	r2, r2, #31
 8003430:	2101      	movs	r1, #1
 8003432:	fa01 f202 	lsl.w	r2, r1, r2
 8003436:	4013      	ands	r3, r2
 8003438:	2b00      	cmp	r3, #0
 800343a:	d180      	bne.n	800333e <HAL_RCC_OscConfig+0xf1a>
 800343c:	e027      	b.n	800348e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800343e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003442:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	69db      	ldr	r3, [r3, #28]
 800344a:	2b01      	cmp	r3, #1
 800344c:	d101      	bne.n	8003452 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e01e      	b.n	8003490 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003452:	4b12      	ldr	r3, [pc, #72]	; (800349c <HAL_RCC_OscConfig+0x1078>)
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800345a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800345e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003462:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003466:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	6a1b      	ldr	r3, [r3, #32]
 800346e:	429a      	cmp	r2, r3
 8003470:	d10b      	bne.n	800348a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003472:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003476:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800347a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800347e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003486:	429a      	cmp	r2, r3
 8003488:	d001      	beq.n	800348e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e000      	b.n	8003490 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800348e:	2300      	movs	r3, #0
}
 8003490:	4618      	mov	r0, r3
 8003492:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}
 800349a:	bf00      	nop
 800349c:	40021000 	.word	0x40021000

080034a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b09e      	sub	sp, #120	; 0x78
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80034aa:	2300      	movs	r3, #0
 80034ac:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d101      	bne.n	80034b8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e162      	b.n	800377e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80034b8:	4b90      	ldr	r3, [pc, #576]	; (80036fc <HAL_RCC_ClockConfig+0x25c>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0307 	and.w	r3, r3, #7
 80034c0:	683a      	ldr	r2, [r7, #0]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d910      	bls.n	80034e8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034c6:	4b8d      	ldr	r3, [pc, #564]	; (80036fc <HAL_RCC_ClockConfig+0x25c>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f023 0207 	bic.w	r2, r3, #7
 80034ce:	498b      	ldr	r1, [pc, #556]	; (80036fc <HAL_RCC_ClockConfig+0x25c>)
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034d6:	4b89      	ldr	r3, [pc, #548]	; (80036fc <HAL_RCC_ClockConfig+0x25c>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0307 	and.w	r3, r3, #7
 80034de:	683a      	ldr	r2, [r7, #0]
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d001      	beq.n	80034e8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e14a      	b.n	800377e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0302 	and.w	r3, r3, #2
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d008      	beq.n	8003506 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034f4:	4b82      	ldr	r3, [pc, #520]	; (8003700 <HAL_RCC_ClockConfig+0x260>)
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	497f      	ldr	r1, [pc, #508]	; (8003700 <HAL_RCC_ClockConfig+0x260>)
 8003502:	4313      	orrs	r3, r2
 8003504:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 0301 	and.w	r3, r3, #1
 800350e:	2b00      	cmp	r3, #0
 8003510:	f000 80dc 	beq.w	80036cc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	2b01      	cmp	r3, #1
 800351a:	d13c      	bne.n	8003596 <HAL_RCC_ClockConfig+0xf6>
 800351c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003520:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003522:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003524:	fa93 f3a3 	rbit	r3, r3
 8003528:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800352a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800352c:	fab3 f383 	clz	r3, r3
 8003530:	b2db      	uxtb	r3, r3
 8003532:	095b      	lsrs	r3, r3, #5
 8003534:	b2db      	uxtb	r3, r3
 8003536:	f043 0301 	orr.w	r3, r3, #1
 800353a:	b2db      	uxtb	r3, r3
 800353c:	2b01      	cmp	r3, #1
 800353e:	d102      	bne.n	8003546 <HAL_RCC_ClockConfig+0xa6>
 8003540:	4b6f      	ldr	r3, [pc, #444]	; (8003700 <HAL_RCC_ClockConfig+0x260>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	e00f      	b.n	8003566 <HAL_RCC_ClockConfig+0xc6>
 8003546:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800354a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800354c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800354e:	fa93 f3a3 	rbit	r3, r3
 8003552:	667b      	str	r3, [r7, #100]	; 0x64
 8003554:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003558:	663b      	str	r3, [r7, #96]	; 0x60
 800355a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800355c:	fa93 f3a3 	rbit	r3, r3
 8003560:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003562:	4b67      	ldr	r3, [pc, #412]	; (8003700 <HAL_RCC_ClockConfig+0x260>)
 8003564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003566:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800356a:	65ba      	str	r2, [r7, #88]	; 0x58
 800356c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800356e:	fa92 f2a2 	rbit	r2, r2
 8003572:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003574:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003576:	fab2 f282 	clz	r2, r2
 800357a:	b2d2      	uxtb	r2, r2
 800357c:	f042 0220 	orr.w	r2, r2, #32
 8003580:	b2d2      	uxtb	r2, r2
 8003582:	f002 021f 	and.w	r2, r2, #31
 8003586:	2101      	movs	r1, #1
 8003588:	fa01 f202 	lsl.w	r2, r1, r2
 800358c:	4013      	ands	r3, r2
 800358e:	2b00      	cmp	r3, #0
 8003590:	d17b      	bne.n	800368a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e0f3      	b.n	800377e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	2b02      	cmp	r3, #2
 800359c:	d13c      	bne.n	8003618 <HAL_RCC_ClockConfig+0x178>
 800359e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035a2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80035a6:	fa93 f3a3 	rbit	r3, r3
 80035aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80035ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035ae:	fab3 f383 	clz	r3, r3
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	095b      	lsrs	r3, r3, #5
 80035b6:	b2db      	uxtb	r3, r3
 80035b8:	f043 0301 	orr.w	r3, r3, #1
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d102      	bne.n	80035c8 <HAL_RCC_ClockConfig+0x128>
 80035c2:	4b4f      	ldr	r3, [pc, #316]	; (8003700 <HAL_RCC_ClockConfig+0x260>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	e00f      	b.n	80035e8 <HAL_RCC_ClockConfig+0x148>
 80035c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035cc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035d0:	fa93 f3a3 	rbit	r3, r3
 80035d4:	647b      	str	r3, [r7, #68]	; 0x44
 80035d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80035da:	643b      	str	r3, [r7, #64]	; 0x40
 80035dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035de:	fa93 f3a3 	rbit	r3, r3
 80035e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035e4:	4b46      	ldr	r3, [pc, #280]	; (8003700 <HAL_RCC_ClockConfig+0x260>)
 80035e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80035ec:	63ba      	str	r2, [r7, #56]	; 0x38
 80035ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80035f0:	fa92 f2a2 	rbit	r2, r2
 80035f4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80035f6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80035f8:	fab2 f282 	clz	r2, r2
 80035fc:	b2d2      	uxtb	r2, r2
 80035fe:	f042 0220 	orr.w	r2, r2, #32
 8003602:	b2d2      	uxtb	r2, r2
 8003604:	f002 021f 	and.w	r2, r2, #31
 8003608:	2101      	movs	r1, #1
 800360a:	fa01 f202 	lsl.w	r2, r1, r2
 800360e:	4013      	ands	r3, r2
 8003610:	2b00      	cmp	r3, #0
 8003612:	d13a      	bne.n	800368a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	e0b2      	b.n	800377e <HAL_RCC_ClockConfig+0x2de>
 8003618:	2302      	movs	r3, #2
 800361a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800361c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800361e:	fa93 f3a3 	rbit	r3, r3
 8003622:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003626:	fab3 f383 	clz	r3, r3
 800362a:	b2db      	uxtb	r3, r3
 800362c:	095b      	lsrs	r3, r3, #5
 800362e:	b2db      	uxtb	r3, r3
 8003630:	f043 0301 	orr.w	r3, r3, #1
 8003634:	b2db      	uxtb	r3, r3
 8003636:	2b01      	cmp	r3, #1
 8003638:	d102      	bne.n	8003640 <HAL_RCC_ClockConfig+0x1a0>
 800363a:	4b31      	ldr	r3, [pc, #196]	; (8003700 <HAL_RCC_ClockConfig+0x260>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	e00d      	b.n	800365c <HAL_RCC_ClockConfig+0x1bc>
 8003640:	2302      	movs	r3, #2
 8003642:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003646:	fa93 f3a3 	rbit	r3, r3
 800364a:	627b      	str	r3, [r7, #36]	; 0x24
 800364c:	2302      	movs	r3, #2
 800364e:	623b      	str	r3, [r7, #32]
 8003650:	6a3b      	ldr	r3, [r7, #32]
 8003652:	fa93 f3a3 	rbit	r3, r3
 8003656:	61fb      	str	r3, [r7, #28]
 8003658:	4b29      	ldr	r3, [pc, #164]	; (8003700 <HAL_RCC_ClockConfig+0x260>)
 800365a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365c:	2202      	movs	r2, #2
 800365e:	61ba      	str	r2, [r7, #24]
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	fa92 f2a2 	rbit	r2, r2
 8003666:	617a      	str	r2, [r7, #20]
  return result;
 8003668:	697a      	ldr	r2, [r7, #20]
 800366a:	fab2 f282 	clz	r2, r2
 800366e:	b2d2      	uxtb	r2, r2
 8003670:	f042 0220 	orr.w	r2, r2, #32
 8003674:	b2d2      	uxtb	r2, r2
 8003676:	f002 021f 	and.w	r2, r2, #31
 800367a:	2101      	movs	r1, #1
 800367c:	fa01 f202 	lsl.w	r2, r1, r2
 8003680:	4013      	ands	r3, r2
 8003682:	2b00      	cmp	r3, #0
 8003684:	d101      	bne.n	800368a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e079      	b.n	800377e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800368a:	4b1d      	ldr	r3, [pc, #116]	; (8003700 <HAL_RCC_ClockConfig+0x260>)
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	f023 0203 	bic.w	r2, r3, #3
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	491a      	ldr	r1, [pc, #104]	; (8003700 <HAL_RCC_ClockConfig+0x260>)
 8003698:	4313      	orrs	r3, r2
 800369a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800369c:	f7fe f9de 	bl	8001a5c <HAL_GetTick>
 80036a0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036a2:	e00a      	b.n	80036ba <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036a4:	f7fe f9da 	bl	8001a5c <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d901      	bls.n	80036ba <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e061      	b.n	800377e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ba:	4b11      	ldr	r3, [pc, #68]	; (8003700 <HAL_RCC_ClockConfig+0x260>)
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	f003 020c 	and.w	r2, r3, #12
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d1eb      	bne.n	80036a4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036cc:	4b0b      	ldr	r3, [pc, #44]	; (80036fc <HAL_RCC_ClockConfig+0x25c>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 0307 	and.w	r3, r3, #7
 80036d4:	683a      	ldr	r2, [r7, #0]
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d214      	bcs.n	8003704 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036da:	4b08      	ldr	r3, [pc, #32]	; (80036fc <HAL_RCC_ClockConfig+0x25c>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f023 0207 	bic.w	r2, r3, #7
 80036e2:	4906      	ldr	r1, [pc, #24]	; (80036fc <HAL_RCC_ClockConfig+0x25c>)
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	4313      	orrs	r3, r2
 80036e8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ea:	4b04      	ldr	r3, [pc, #16]	; (80036fc <HAL_RCC_ClockConfig+0x25c>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0307 	and.w	r3, r3, #7
 80036f2:	683a      	ldr	r2, [r7, #0]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d005      	beq.n	8003704 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e040      	b.n	800377e <HAL_RCC_ClockConfig+0x2de>
 80036fc:	40022000 	.word	0x40022000
 8003700:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 0304 	and.w	r3, r3, #4
 800370c:	2b00      	cmp	r3, #0
 800370e:	d008      	beq.n	8003722 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003710:	4b1d      	ldr	r3, [pc, #116]	; (8003788 <HAL_RCC_ClockConfig+0x2e8>)
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	491a      	ldr	r1, [pc, #104]	; (8003788 <HAL_RCC_ClockConfig+0x2e8>)
 800371e:	4313      	orrs	r3, r2
 8003720:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0308 	and.w	r3, r3, #8
 800372a:	2b00      	cmp	r3, #0
 800372c:	d009      	beq.n	8003742 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800372e:	4b16      	ldr	r3, [pc, #88]	; (8003788 <HAL_RCC_ClockConfig+0x2e8>)
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	00db      	lsls	r3, r3, #3
 800373c:	4912      	ldr	r1, [pc, #72]	; (8003788 <HAL_RCC_ClockConfig+0x2e8>)
 800373e:	4313      	orrs	r3, r2
 8003740:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003742:	f000 f829 	bl	8003798 <HAL_RCC_GetSysClockFreq>
 8003746:	4601      	mov	r1, r0
 8003748:	4b0f      	ldr	r3, [pc, #60]	; (8003788 <HAL_RCC_ClockConfig+0x2e8>)
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003750:	22f0      	movs	r2, #240	; 0xf0
 8003752:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003754:	693a      	ldr	r2, [r7, #16]
 8003756:	fa92 f2a2 	rbit	r2, r2
 800375a:	60fa      	str	r2, [r7, #12]
  return result;
 800375c:	68fa      	ldr	r2, [r7, #12]
 800375e:	fab2 f282 	clz	r2, r2
 8003762:	b2d2      	uxtb	r2, r2
 8003764:	40d3      	lsrs	r3, r2
 8003766:	4a09      	ldr	r2, [pc, #36]	; (800378c <HAL_RCC_ClockConfig+0x2ec>)
 8003768:	5cd3      	ldrb	r3, [r2, r3]
 800376a:	fa21 f303 	lsr.w	r3, r1, r3
 800376e:	4a08      	ldr	r2, [pc, #32]	; (8003790 <HAL_RCC_ClockConfig+0x2f0>)
 8003770:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003772:	4b08      	ldr	r3, [pc, #32]	; (8003794 <HAL_RCC_ClockConfig+0x2f4>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4618      	mov	r0, r3
 8003778:	f7fe f92c 	bl	80019d4 <HAL_InitTick>
  
  return HAL_OK;
 800377c:	2300      	movs	r3, #0
}
 800377e:	4618      	mov	r0, r3
 8003780:	3778      	adds	r7, #120	; 0x78
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	40021000 	.word	0x40021000
 800378c:	08005cf8 	.word	0x08005cf8
 8003790:	20000004 	.word	0x20000004
 8003794:	20000008 	.word	0x20000008

08003798 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003798:	b480      	push	{r7}
 800379a:	b08b      	sub	sp, #44	; 0x2c
 800379c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800379e:	2300      	movs	r3, #0
 80037a0:	61fb      	str	r3, [r7, #28]
 80037a2:	2300      	movs	r3, #0
 80037a4:	61bb      	str	r3, [r7, #24]
 80037a6:	2300      	movs	r3, #0
 80037a8:	627b      	str	r3, [r7, #36]	; 0x24
 80037aa:	2300      	movs	r3, #0
 80037ac:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80037ae:	2300      	movs	r3, #0
 80037b0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80037b2:	4b29      	ldr	r3, [pc, #164]	; (8003858 <HAL_RCC_GetSysClockFreq+0xc0>)
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	f003 030c 	and.w	r3, r3, #12
 80037be:	2b04      	cmp	r3, #4
 80037c0:	d002      	beq.n	80037c8 <HAL_RCC_GetSysClockFreq+0x30>
 80037c2:	2b08      	cmp	r3, #8
 80037c4:	d003      	beq.n	80037ce <HAL_RCC_GetSysClockFreq+0x36>
 80037c6:	e03c      	b.n	8003842 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80037c8:	4b24      	ldr	r3, [pc, #144]	; (800385c <HAL_RCC_GetSysClockFreq+0xc4>)
 80037ca:	623b      	str	r3, [r7, #32]
      break;
 80037cc:	e03c      	b.n	8003848 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80037d4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80037d8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037da:	68ba      	ldr	r2, [r7, #8]
 80037dc:	fa92 f2a2 	rbit	r2, r2
 80037e0:	607a      	str	r2, [r7, #4]
  return result;
 80037e2:	687a      	ldr	r2, [r7, #4]
 80037e4:	fab2 f282 	clz	r2, r2
 80037e8:	b2d2      	uxtb	r2, r2
 80037ea:	40d3      	lsrs	r3, r2
 80037ec:	4a1c      	ldr	r2, [pc, #112]	; (8003860 <HAL_RCC_GetSysClockFreq+0xc8>)
 80037ee:	5cd3      	ldrb	r3, [r2, r3]
 80037f0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80037f2:	4b19      	ldr	r3, [pc, #100]	; (8003858 <HAL_RCC_GetSysClockFreq+0xc0>)
 80037f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037f6:	f003 030f 	and.w	r3, r3, #15
 80037fa:	220f      	movs	r2, #15
 80037fc:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037fe:	693a      	ldr	r2, [r7, #16]
 8003800:	fa92 f2a2 	rbit	r2, r2
 8003804:	60fa      	str	r2, [r7, #12]
  return result;
 8003806:	68fa      	ldr	r2, [r7, #12]
 8003808:	fab2 f282 	clz	r2, r2
 800380c:	b2d2      	uxtb	r2, r2
 800380e:	40d3      	lsrs	r3, r2
 8003810:	4a14      	ldr	r2, [pc, #80]	; (8003864 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003812:	5cd3      	ldrb	r3, [r2, r3]
 8003814:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800381c:	2b00      	cmp	r3, #0
 800381e:	d008      	beq.n	8003832 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003820:	4a0e      	ldr	r2, [pc, #56]	; (800385c <HAL_RCC_GetSysClockFreq+0xc4>)
 8003822:	69bb      	ldr	r3, [r7, #24]
 8003824:	fbb2 f2f3 	udiv	r2, r2, r3
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	fb02 f303 	mul.w	r3, r2, r3
 800382e:	627b      	str	r3, [r7, #36]	; 0x24
 8003830:	e004      	b.n	800383c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	4a0c      	ldr	r2, [pc, #48]	; (8003868 <HAL_RCC_GetSysClockFreq+0xd0>)
 8003836:	fb02 f303 	mul.w	r3, r2, r3
 800383a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800383c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800383e:	623b      	str	r3, [r7, #32]
      break;
 8003840:	e002      	b.n	8003848 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003842:	4b06      	ldr	r3, [pc, #24]	; (800385c <HAL_RCC_GetSysClockFreq+0xc4>)
 8003844:	623b      	str	r3, [r7, #32]
      break;
 8003846:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003848:	6a3b      	ldr	r3, [r7, #32]
}
 800384a:	4618      	mov	r0, r3
 800384c:	372c      	adds	r7, #44	; 0x2c
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr
 8003856:	bf00      	nop
 8003858:	40021000 	.word	0x40021000
 800385c:	007a1200 	.word	0x007a1200
 8003860:	08005d08 	.word	0x08005d08
 8003864:	08005d18 	.word	0x08005d18
 8003868:	003d0900 	.word	0x003d0900

0800386c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b092      	sub	sp, #72	; 0x48
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003874:	2300      	movs	r3, #0
 8003876:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003878:	2300      	movs	r3, #0
 800387a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800387c:	2300      	movs	r3, #0
 800387e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800388a:	2b00      	cmp	r3, #0
 800388c:	f000 80d4 	beq.w	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003890:	4b4e      	ldr	r3, [pc, #312]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003892:	69db      	ldr	r3, [r3, #28]
 8003894:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003898:	2b00      	cmp	r3, #0
 800389a:	d10e      	bne.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800389c:	4b4b      	ldr	r3, [pc, #300]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800389e:	69db      	ldr	r3, [r3, #28]
 80038a0:	4a4a      	ldr	r2, [pc, #296]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038a6:	61d3      	str	r3, [r2, #28]
 80038a8:	4b48      	ldr	r3, [pc, #288]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038aa:	69db      	ldr	r3, [r3, #28]
 80038ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038b0:	60bb      	str	r3, [r7, #8]
 80038b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038b4:	2301      	movs	r3, #1
 80038b6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038ba:	4b45      	ldr	r3, [pc, #276]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d118      	bne.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038c6:	4b42      	ldr	r3, [pc, #264]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a41      	ldr	r2, [pc, #260]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038d0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038d2:	f7fe f8c3 	bl	8001a5c <HAL_GetTick>
 80038d6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038d8:	e008      	b.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038da:	f7fe f8bf 	bl	8001a5c <HAL_GetTick>
 80038de:	4602      	mov	r2, r0
 80038e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038e2:	1ad3      	subs	r3, r2, r3
 80038e4:	2b64      	cmp	r3, #100	; 0x64
 80038e6:	d901      	bls.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80038e8:	2303      	movs	r3, #3
 80038ea:	e169      	b.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038ec:	4b38      	ldr	r3, [pc, #224]	; (80039d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d0f0      	beq.n	80038da <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80038f8:	4b34      	ldr	r3, [pc, #208]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038fa:	6a1b      	ldr	r3, [r3, #32]
 80038fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003900:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003902:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003904:	2b00      	cmp	r3, #0
 8003906:	f000 8084 	beq.w	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003912:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003914:	429a      	cmp	r2, r3
 8003916:	d07c      	beq.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003918:	4b2c      	ldr	r3, [pc, #176]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800391a:	6a1b      	ldr	r3, [r3, #32]
 800391c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003920:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003922:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003926:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800392a:	fa93 f3a3 	rbit	r3, r3
 800392e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003932:	fab3 f383 	clz	r3, r3
 8003936:	b2db      	uxtb	r3, r3
 8003938:	461a      	mov	r2, r3
 800393a:	4b26      	ldr	r3, [pc, #152]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800393c:	4413      	add	r3, r2
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	461a      	mov	r2, r3
 8003942:	2301      	movs	r3, #1
 8003944:	6013      	str	r3, [r2, #0]
 8003946:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800394a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800394c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800394e:	fa93 f3a3 	rbit	r3, r3
 8003952:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003954:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003956:	fab3 f383 	clz	r3, r3
 800395a:	b2db      	uxtb	r3, r3
 800395c:	461a      	mov	r2, r3
 800395e:	4b1d      	ldr	r3, [pc, #116]	; (80039d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003960:	4413      	add	r3, r2
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	461a      	mov	r2, r3
 8003966:	2300      	movs	r3, #0
 8003968:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800396a:	4a18      	ldr	r2, [pc, #96]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800396c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800396e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003970:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003972:	f003 0301 	and.w	r3, r3, #1
 8003976:	2b00      	cmp	r3, #0
 8003978:	d04b      	beq.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800397a:	f7fe f86f 	bl	8001a5c <HAL_GetTick>
 800397e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003980:	e00a      	b.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003982:	f7fe f86b 	bl	8001a5c <HAL_GetTick>
 8003986:	4602      	mov	r2, r0
 8003988:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800398a:	1ad3      	subs	r3, r2, r3
 800398c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003990:	4293      	cmp	r3, r2
 8003992:	d901      	bls.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003994:	2303      	movs	r3, #3
 8003996:	e113      	b.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8003998:	2302      	movs	r3, #2
 800399a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800399c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800399e:	fa93 f3a3 	rbit	r3, r3
 80039a2:	627b      	str	r3, [r7, #36]	; 0x24
 80039a4:	2302      	movs	r3, #2
 80039a6:	623b      	str	r3, [r7, #32]
 80039a8:	6a3b      	ldr	r3, [r7, #32]
 80039aa:	fa93 f3a3 	rbit	r3, r3
 80039ae:	61fb      	str	r3, [r7, #28]
  return result;
 80039b0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039b2:	fab3 f383 	clz	r3, r3
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	095b      	lsrs	r3, r3, #5
 80039ba:	b2db      	uxtb	r3, r3
 80039bc:	f043 0302 	orr.w	r3, r3, #2
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	2b02      	cmp	r3, #2
 80039c4:	d108      	bne.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80039c6:	4b01      	ldr	r3, [pc, #4]	; (80039cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039c8:	6a1b      	ldr	r3, [r3, #32]
 80039ca:	e00d      	b.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80039cc:	40021000 	.word	0x40021000
 80039d0:	40007000 	.word	0x40007000
 80039d4:	10908100 	.word	0x10908100
 80039d8:	2302      	movs	r3, #2
 80039da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	fa93 f3a3 	rbit	r3, r3
 80039e2:	617b      	str	r3, [r7, #20]
 80039e4:	4b78      	ldr	r3, [pc, #480]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80039e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e8:	2202      	movs	r2, #2
 80039ea:	613a      	str	r2, [r7, #16]
 80039ec:	693a      	ldr	r2, [r7, #16]
 80039ee:	fa92 f2a2 	rbit	r2, r2
 80039f2:	60fa      	str	r2, [r7, #12]
  return result;
 80039f4:	68fa      	ldr	r2, [r7, #12]
 80039f6:	fab2 f282 	clz	r2, r2
 80039fa:	b2d2      	uxtb	r2, r2
 80039fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a00:	b2d2      	uxtb	r2, r2
 8003a02:	f002 021f 	and.w	r2, r2, #31
 8003a06:	2101      	movs	r1, #1
 8003a08:	fa01 f202 	lsl.w	r2, r1, r2
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d0b7      	beq.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003a12:	4b6d      	ldr	r3, [pc, #436]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a14:	6a1b      	ldr	r3, [r3, #32]
 8003a16:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	496a      	ldr	r1, [pc, #424]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a20:	4313      	orrs	r3, r2
 8003a22:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003a24:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d105      	bne.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a2c:	4b66      	ldr	r3, [pc, #408]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a2e:	69db      	ldr	r3, [r3, #28]
 8003a30:	4a65      	ldr	r2, [pc, #404]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a36:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0301 	and.w	r3, r3, #1
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d008      	beq.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a44:	4b60      	ldr	r3, [pc, #384]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a48:	f023 0203 	bic.w	r2, r3, #3
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	495d      	ldr	r1, [pc, #372]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a52:	4313      	orrs	r3, r2
 8003a54:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 0302 	and.w	r3, r3, #2
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d008      	beq.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a62:	4b59      	ldr	r3, [pc, #356]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a66:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	68db      	ldr	r3, [r3, #12]
 8003a6e:	4956      	ldr	r1, [pc, #344]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0304 	and.w	r3, r3, #4
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d008      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a80:	4b51      	ldr	r3, [pc, #324]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a84:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	691b      	ldr	r3, [r3, #16]
 8003a8c:	494e      	ldr	r1, [pc, #312]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0320 	and.w	r3, r3, #32
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d008      	beq.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a9e:	4b4a      	ldr	r3, [pc, #296]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aa2:	f023 0210 	bic.w	r2, r3, #16
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	69db      	ldr	r3, [r3, #28]
 8003aaa:	4947      	ldr	r1, [pc, #284]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003aac:	4313      	orrs	r3, r2
 8003aae:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d008      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003abc:	4b42      	ldr	r3, [pc, #264]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ac8:	493f      	ldr	r1, [pc, #252]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003aca:	4313      	orrs	r3, r2
 8003acc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d008      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ada:	4b3b      	ldr	r3, [pc, #236]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ade:	f023 0220 	bic.w	r2, r3, #32
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a1b      	ldr	r3, [r3, #32]
 8003ae6:	4938      	ldr	r1, [pc, #224]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f003 0308 	and.w	r3, r3, #8
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d008      	beq.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003af8:	4b33      	ldr	r3, [pc, #204]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003afc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	695b      	ldr	r3, [r3, #20]
 8003b04:	4930      	ldr	r1, [pc, #192]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0310 	and.w	r3, r3, #16
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d008      	beq.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003b16:	4b2c      	ldr	r3, [pc, #176]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b1a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	699b      	ldr	r3, [r3, #24]
 8003b22:	4929      	ldr	r1, [pc, #164]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b24:	4313      	orrs	r3, r2
 8003b26:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d008      	beq.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003b34:	4b24      	ldr	r3, [pc, #144]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b40:	4921      	ldr	r1, [pc, #132]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d008      	beq.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003b52:	4b1d      	ldr	r3, [pc, #116]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b56:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b5e:	491a      	ldr	r1, [pc, #104]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b60:	4313      	orrs	r3, r2
 8003b62:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d008      	beq.n	8003b82 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003b70:	4b15      	ldr	r3, [pc, #84]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b74:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b7c:	4912      	ldr	r1, [pc, #72]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d008      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003b8e:	4b0e      	ldr	r3, [pc, #56]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b9a:	490b      	ldr	r1, [pc, #44]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d008      	beq.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003bac:	4b06      	ldr	r3, [pc, #24]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bb0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bb8:	4903      	ldr	r1, [pc, #12]	; (8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003bbe:	2300      	movs	r3, #0
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3748      	adds	r7, #72	; 0x48
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	40021000 	.word	0x40021000

08003bcc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b084      	sub	sp, #16
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d101      	bne.n	8003bde <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e09d      	b.n	8003d1a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d108      	bne.n	8003bf8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003bee:	d009      	beq.n	8003c04 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	61da      	str	r2, [r3, #28]
 8003bf6:	e005      	b.n	8003c04 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2200      	movs	r2, #0
 8003c08:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d106      	bne.n	8003c24 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f7fd fc3e 	bl	80014a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2202      	movs	r2, #2
 8003c28:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681a      	ldr	r2, [r3, #0]
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c3a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003c44:	d902      	bls.n	8003c4c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003c46:	2300      	movs	r3, #0
 8003c48:	60fb      	str	r3, [r7, #12]
 8003c4a:	e002      	b.n	8003c52 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003c4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c50:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	68db      	ldr	r3, [r3, #12]
 8003c56:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003c5a:	d007      	beq.n	8003c6c <HAL_SPI_Init+0xa0>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003c64:	d002      	beq.n	8003c6c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003c7c:	431a      	orrs	r2, r3
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	691b      	ldr	r3, [r3, #16]
 8003c82:	f003 0302 	and.w	r3, r3, #2
 8003c86:	431a      	orrs	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	695b      	ldr	r3, [r3, #20]
 8003c8c:	f003 0301 	and.w	r3, r3, #1
 8003c90:	431a      	orrs	r2, r3
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	699b      	ldr	r3, [r3, #24]
 8003c96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c9a:	431a      	orrs	r2, r3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	69db      	ldr	r3, [r3, #28]
 8003ca0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003ca4:	431a      	orrs	r2, r3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a1b      	ldr	r3, [r3, #32]
 8003caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cae:	ea42 0103 	orr.w	r1, r2, r3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	430a      	orrs	r2, r1
 8003cc0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	699b      	ldr	r3, [r3, #24]
 8003cc6:	0c1b      	lsrs	r3, r3, #16
 8003cc8:	f003 0204 	and.w	r2, r3, #4
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd0:	f003 0310 	and.w	r3, r3, #16
 8003cd4:	431a      	orrs	r2, r3
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003cda:	f003 0308 	and.w	r3, r3, #8
 8003cde:	431a      	orrs	r2, r3
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003ce8:	ea42 0103 	orr.w	r1, r2, r3
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	430a      	orrs	r2, r1
 8003cf8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	69da      	ldr	r2, [r3, #28]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d08:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2201      	movs	r2, #1
 8003d14:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003d18:	2300      	movs	r3, #0
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3710      	adds	r7, #16
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}

08003d22 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d22:	b580      	push	{r7, lr}
 8003d24:	b088      	sub	sp, #32
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	60f8      	str	r0, [r7, #12]
 8003d2a:	60b9      	str	r1, [r7, #8]
 8003d2c:	603b      	str	r3, [r7, #0]
 8003d2e:	4613      	mov	r3, r2
 8003d30:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003d32:	2300      	movs	r3, #0
 8003d34:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003d3c:	2b01      	cmp	r3, #1
 8003d3e:	d101      	bne.n	8003d44 <HAL_SPI_Transmit+0x22>
 8003d40:	2302      	movs	r3, #2
 8003d42:	e158      	b.n	8003ff6 <HAL_SPI_Transmit+0x2d4>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2201      	movs	r2, #1
 8003d48:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d4c:	f7fd fe86 	bl	8001a5c <HAL_GetTick>
 8003d50:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003d52:	88fb      	ldrh	r3, [r7, #6]
 8003d54:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003d5c:	b2db      	uxtb	r3, r3
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d002      	beq.n	8003d68 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003d62:	2302      	movs	r3, #2
 8003d64:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003d66:	e13d      	b.n	8003fe4 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d002      	beq.n	8003d74 <HAL_SPI_Transmit+0x52>
 8003d6e:	88fb      	ldrh	r3, [r7, #6]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d102      	bne.n	8003d7a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003d78:	e134      	b.n	8003fe4 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2203      	movs	r2, #3
 8003d7e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2200      	movs	r2, #0
 8003d86:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	68ba      	ldr	r2, [r7, #8]
 8003d8c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	88fa      	ldrh	r2, [r7, #6]
 8003d92:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	88fa      	ldrh	r2, [r7, #6]
 8003d98:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2200      	movs	r2, #0
 8003dac:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2200      	movs	r2, #0
 8003db4:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2200      	movs	r2, #0
 8003dba:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003dc4:	d10f      	bne.n	8003de6 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003dd4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003de4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003df0:	2b40      	cmp	r3, #64	; 0x40
 8003df2:	d007      	beq.n	8003e04 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681a      	ldr	r2, [r3, #0]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003e02:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003e0c:	d94b      	bls.n	8003ea6 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d002      	beq.n	8003e1c <HAL_SPI_Transmit+0xfa>
 8003e16:	8afb      	ldrh	r3, [r7, #22]
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d13e      	bne.n	8003e9a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e20:	881a      	ldrh	r2, [r3, #0]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e2c:	1c9a      	adds	r2, r3, #2
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	3b01      	subs	r3, #1
 8003e3a:	b29a      	uxth	r2, r3
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003e40:	e02b      	b.n	8003e9a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	f003 0302 	and.w	r3, r3, #2
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	d112      	bne.n	8003e76 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e54:	881a      	ldrh	r2, [r3, #0]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e60:	1c9a      	adds	r2, r3, #2
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	b29a      	uxth	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003e74:	e011      	b.n	8003e9a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e76:	f7fd fdf1 	bl	8001a5c <HAL_GetTick>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	69bb      	ldr	r3, [r7, #24]
 8003e7e:	1ad3      	subs	r3, r2, r3
 8003e80:	683a      	ldr	r2, [r7, #0]
 8003e82:	429a      	cmp	r2, r3
 8003e84:	d803      	bhi.n	8003e8e <HAL_SPI_Transmit+0x16c>
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e8c:	d102      	bne.n	8003e94 <HAL_SPI_Transmit+0x172>
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d102      	bne.n	8003e9a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8003e94:	2303      	movs	r3, #3
 8003e96:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003e98:	e0a4      	b.n	8003fe4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e9e:	b29b      	uxth	r3, r3
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d1ce      	bne.n	8003e42 <HAL_SPI_Transmit+0x120>
 8003ea4:	e07c      	b.n	8003fa0 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d002      	beq.n	8003eb4 <HAL_SPI_Transmit+0x192>
 8003eae:	8afb      	ldrh	r3, [r7, #22]
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d170      	bne.n	8003f96 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003eb8:	b29b      	uxth	r3, r3
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d912      	bls.n	8003ee4 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ec2:	881a      	ldrh	r2, [r3, #0]
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ece:	1c9a      	adds	r2, r3, #2
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	3b02      	subs	r3, #2
 8003edc:	b29a      	uxth	r2, r3
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003ee2:	e058      	b.n	8003f96 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	330c      	adds	r3, #12
 8003eee:	7812      	ldrb	r2, [r2, #0]
 8003ef0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ef6:	1c5a      	adds	r2, r3, #1
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f00:	b29b      	uxth	r3, r3
 8003f02:	3b01      	subs	r3, #1
 8003f04:	b29a      	uxth	r2, r3
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003f0a:	e044      	b.n	8003f96 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f003 0302 	and.w	r3, r3, #2
 8003f16:	2b02      	cmp	r3, #2
 8003f18:	d12b      	bne.n	8003f72 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d912      	bls.n	8003f4a <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f28:	881a      	ldrh	r2, [r3, #0]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f34:	1c9a      	adds	r2, r3, #2
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	3b02      	subs	r3, #2
 8003f42:	b29a      	uxth	r2, r3
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003f48:	e025      	b.n	8003f96 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	330c      	adds	r3, #12
 8003f54:	7812      	ldrb	r2, [r2, #0]
 8003f56:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f5c:	1c5a      	adds	r2, r3, #1
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f66:	b29b      	uxth	r3, r3
 8003f68:	3b01      	subs	r3, #1
 8003f6a:	b29a      	uxth	r2, r3
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003f70:	e011      	b.n	8003f96 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f72:	f7fd fd73 	bl	8001a5c <HAL_GetTick>
 8003f76:	4602      	mov	r2, r0
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	683a      	ldr	r2, [r7, #0]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d803      	bhi.n	8003f8a <HAL_SPI_Transmit+0x268>
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f88:	d102      	bne.n	8003f90 <HAL_SPI_Transmit+0x26e>
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d102      	bne.n	8003f96 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003f94:	e026      	b.n	8003fe4 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f9a:	b29b      	uxth	r3, r3
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d1b5      	bne.n	8003f0c <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003fa0:	69ba      	ldr	r2, [r7, #24]
 8003fa2:	6839      	ldr	r1, [r7, #0]
 8003fa4:	68f8      	ldr	r0, [r7, #12]
 8003fa6:	f000 f949 	bl	800423c <SPI_EndRxTxTransaction>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d002      	beq.n	8003fb6 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2220      	movs	r2, #32
 8003fb4:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d10a      	bne.n	8003fd4 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	613b      	str	r3, [r7, #16]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	613b      	str	r3, [r7, #16]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	613b      	str	r3, [r7, #16]
 8003fd2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d002      	beq.n	8003fe2 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	77fb      	strb	r3, [r7, #31]
 8003fe0:	e000      	b.n	8003fe4 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8003fe2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003ff4:	7ffb      	ldrb	r3, [r7, #31]
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3720      	adds	r7, #32
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
	...

08004000 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b088      	sub	sp, #32
 8004004:	af00      	add	r7, sp, #0
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	60b9      	str	r1, [r7, #8]
 800400a:	603b      	str	r3, [r7, #0]
 800400c:	4613      	mov	r3, r2
 800400e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004010:	f7fd fd24 	bl	8001a5c <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004018:	1a9b      	subs	r3, r3, r2
 800401a:	683a      	ldr	r2, [r7, #0]
 800401c:	4413      	add	r3, r2
 800401e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004020:	f7fd fd1c 	bl	8001a5c <HAL_GetTick>
 8004024:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004026:	4b39      	ldr	r3, [pc, #228]	; (800410c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	015b      	lsls	r3, r3, #5
 800402c:	0d1b      	lsrs	r3, r3, #20
 800402e:	69fa      	ldr	r2, [r7, #28]
 8004030:	fb02 f303 	mul.w	r3, r2, r3
 8004034:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004036:	e054      	b.n	80040e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800403e:	d050      	beq.n	80040e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004040:	f7fd fd0c 	bl	8001a5c <HAL_GetTick>
 8004044:	4602      	mov	r2, r0
 8004046:	69bb      	ldr	r3, [r7, #24]
 8004048:	1ad3      	subs	r3, r2, r3
 800404a:	69fa      	ldr	r2, [r7, #28]
 800404c:	429a      	cmp	r2, r3
 800404e:	d902      	bls.n	8004056 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004050:	69fb      	ldr	r3, [r7, #28]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d13d      	bne.n	80040d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	685a      	ldr	r2, [r3, #4]
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004064:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800406e:	d111      	bne.n	8004094 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004078:	d004      	beq.n	8004084 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004082:	d107      	bne.n	8004094 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004092:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004098:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800409c:	d10f      	bne.n	80040be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80040ac:	601a      	str	r2, [r3, #0]
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80040bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2201      	movs	r2, #1
 80040c2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80040ce:	2303      	movs	r3, #3
 80040d0:	e017      	b.n	8004102 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d101      	bne.n	80040dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80040d8:	2300      	movs	r3, #0
 80040da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	3b01      	subs	r3, #1
 80040e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	689a      	ldr	r2, [r3, #8]
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	4013      	ands	r3, r2
 80040ec:	68ba      	ldr	r2, [r7, #8]
 80040ee:	429a      	cmp	r2, r3
 80040f0:	bf0c      	ite	eq
 80040f2:	2301      	moveq	r3, #1
 80040f4:	2300      	movne	r3, #0
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	461a      	mov	r2, r3
 80040fa:	79fb      	ldrb	r3, [r7, #7]
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d19b      	bne.n	8004038 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004100:	2300      	movs	r3, #0
}
 8004102:	4618      	mov	r0, r3
 8004104:	3720      	adds	r7, #32
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop
 800410c:	20000004 	.word	0x20000004

08004110 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b08a      	sub	sp, #40	; 0x28
 8004114:	af00      	add	r7, sp, #0
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	60b9      	str	r1, [r7, #8]
 800411a:	607a      	str	r2, [r7, #4]
 800411c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800411e:	2300      	movs	r3, #0
 8004120:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004122:	f7fd fc9b 	bl	8001a5c <HAL_GetTick>
 8004126:	4602      	mov	r2, r0
 8004128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800412a:	1a9b      	subs	r3, r3, r2
 800412c:	683a      	ldr	r2, [r7, #0]
 800412e:	4413      	add	r3, r2
 8004130:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004132:	f7fd fc93 	bl	8001a5c <HAL_GetTick>
 8004136:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	330c      	adds	r3, #12
 800413e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004140:	4b3d      	ldr	r3, [pc, #244]	; (8004238 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004142:	681a      	ldr	r2, [r3, #0]
 8004144:	4613      	mov	r3, r2
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	4413      	add	r3, r2
 800414a:	00da      	lsls	r2, r3, #3
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	0d1b      	lsrs	r3, r3, #20
 8004150:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004152:	fb02 f303 	mul.w	r3, r2, r3
 8004156:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004158:	e060      	b.n	800421c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004160:	d107      	bne.n	8004172 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d104      	bne.n	8004172 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	781b      	ldrb	r3, [r3, #0]
 800416c:	b2db      	uxtb	r3, r3
 800416e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004170:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004178:	d050      	beq.n	800421c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800417a:	f7fd fc6f 	bl	8001a5c <HAL_GetTick>
 800417e:	4602      	mov	r2, r0
 8004180:	6a3b      	ldr	r3, [r7, #32]
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004186:	429a      	cmp	r2, r3
 8004188:	d902      	bls.n	8004190 <SPI_WaitFifoStateUntilTimeout+0x80>
 800418a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418c:	2b00      	cmp	r3, #0
 800418e:	d13d      	bne.n	800420c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	685a      	ldr	r2, [r3, #4]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800419e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041a8:	d111      	bne.n	80041ce <SPI_WaitFifoStateUntilTimeout+0xbe>
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041b2:	d004      	beq.n	80041be <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041bc:	d107      	bne.n	80041ce <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041cc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041d6:	d10f      	bne.n	80041f8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80041e6:	601a      	str	r2, [r3, #0]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80041f6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2200      	movs	r2, #0
 8004204:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004208:	2303      	movs	r3, #3
 800420a:	e010      	b.n	800422e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800420c:	69bb      	ldr	r3, [r7, #24]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d101      	bne.n	8004216 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004212:	2300      	movs	r3, #0
 8004214:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8004216:	69bb      	ldr	r3, [r7, #24]
 8004218:	3b01      	subs	r3, #1
 800421a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	689a      	ldr	r2, [r3, #8]
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	4013      	ands	r3, r2
 8004226:	687a      	ldr	r2, [r7, #4]
 8004228:	429a      	cmp	r2, r3
 800422a:	d196      	bne.n	800415a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800422c:	2300      	movs	r3, #0
}
 800422e:	4618      	mov	r0, r3
 8004230:	3728      	adds	r7, #40	; 0x28
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	20000004 	.word	0x20000004

0800423c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b086      	sub	sp, #24
 8004240:	af02      	add	r7, sp, #8
 8004242:	60f8      	str	r0, [r7, #12]
 8004244:	60b9      	str	r1, [r7, #8]
 8004246:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	9300      	str	r3, [sp, #0]
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	2200      	movs	r2, #0
 8004250:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004254:	68f8      	ldr	r0, [r7, #12]
 8004256:	f7ff ff5b 	bl	8004110 <SPI_WaitFifoStateUntilTimeout>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d007      	beq.n	8004270 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004264:	f043 0220 	orr.w	r2, r3, #32
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800426c:	2303      	movs	r3, #3
 800426e:	e027      	b.n	80042c0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	9300      	str	r3, [sp, #0]
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	2200      	movs	r2, #0
 8004278:	2180      	movs	r1, #128	; 0x80
 800427a:	68f8      	ldr	r0, [r7, #12]
 800427c:	f7ff fec0 	bl	8004000 <SPI_WaitFlagStateUntilTimeout>
 8004280:	4603      	mov	r3, r0
 8004282:	2b00      	cmp	r3, #0
 8004284:	d007      	beq.n	8004296 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800428a:	f043 0220 	orr.w	r2, r3, #32
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	e014      	b.n	80042c0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	9300      	str	r3, [sp, #0]
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	2200      	movs	r2, #0
 800429e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80042a2:	68f8      	ldr	r0, [r7, #12]
 80042a4:	f7ff ff34 	bl	8004110 <SPI_WaitFifoStateUntilTimeout>
 80042a8:	4603      	mov	r3, r0
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d007      	beq.n	80042be <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042b2:	f043 0220 	orr.w	r2, r3, #32
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80042ba:	2303      	movs	r3, #3
 80042bc:	e000      	b.n	80042c0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80042be:	2300      	movs	r3, #0
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3710      	adds	r7, #16
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}

080042c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b082      	sub	sp, #8
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d101      	bne.n	80042da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e049      	b.n	800436e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d106      	bne.n	80042f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2200      	movs	r2, #0
 80042ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f7fd fa8c 	bl	800180c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2202      	movs	r2, #2
 80042f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	3304      	adds	r3, #4
 8004304:	4619      	mov	r1, r3
 8004306:	4610      	mov	r0, r2
 8004308:	f000 fae0 	bl	80048cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800436c:	2300      	movs	r3, #0
}
 800436e:	4618      	mov	r0, r3
 8004370:	3708      	adds	r7, #8
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}
	...

08004378 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004378:	b480      	push	{r7}
 800437a:	b085      	sub	sp, #20
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004386:	b2db      	uxtb	r3, r3
 8004388:	2b01      	cmp	r3, #1
 800438a:	d001      	beq.n	8004390 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	e04a      	b.n	8004426 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2202      	movs	r2, #2
 8004394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	68da      	ldr	r2, [r3, #12]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f042 0201 	orr.w	r2, r2, #1
 80043a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a21      	ldr	r2, [pc, #132]	; (8004434 <HAL_TIM_Base_Start_IT+0xbc>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d018      	beq.n	80043e4 <HAL_TIM_Base_Start_IT+0x6c>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043ba:	d013      	beq.n	80043e4 <HAL_TIM_Base_Start_IT+0x6c>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a1d      	ldr	r2, [pc, #116]	; (8004438 <HAL_TIM_Base_Start_IT+0xc0>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d00e      	beq.n	80043e4 <HAL_TIM_Base_Start_IT+0x6c>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a1c      	ldr	r2, [pc, #112]	; (800443c <HAL_TIM_Base_Start_IT+0xc4>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d009      	beq.n	80043e4 <HAL_TIM_Base_Start_IT+0x6c>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a1a      	ldr	r2, [pc, #104]	; (8004440 <HAL_TIM_Base_Start_IT+0xc8>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d004      	beq.n	80043e4 <HAL_TIM_Base_Start_IT+0x6c>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a19      	ldr	r2, [pc, #100]	; (8004444 <HAL_TIM_Base_Start_IT+0xcc>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d115      	bne.n	8004410 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	689a      	ldr	r2, [r3, #8]
 80043ea:	4b17      	ldr	r3, [pc, #92]	; (8004448 <HAL_TIM_Base_Start_IT+0xd0>)
 80043ec:	4013      	ands	r3, r2
 80043ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2b06      	cmp	r3, #6
 80043f4:	d015      	beq.n	8004422 <HAL_TIM_Base_Start_IT+0xaa>
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043fc:	d011      	beq.n	8004422 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f042 0201 	orr.w	r2, r2, #1
 800440c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800440e:	e008      	b.n	8004422 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f042 0201 	orr.w	r2, r2, #1
 800441e:	601a      	str	r2, [r3, #0]
 8004420:	e000      	b.n	8004424 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004422:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004424:	2300      	movs	r3, #0
}
 8004426:	4618      	mov	r0, r3
 8004428:	3714      	adds	r7, #20
 800442a:	46bd      	mov	sp, r7
 800442c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop
 8004434:	40012c00 	.word	0x40012c00
 8004438:	40000400 	.word	0x40000400
 800443c:	40000800 	.word	0x40000800
 8004440:	40013400 	.word	0x40013400
 8004444:	40014000 	.word	0x40014000
 8004448:	00010007 	.word	0x00010007

0800444c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	68da      	ldr	r2, [r3, #12]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f022 0201 	bic.w	r2, r2, #1
 8004462:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	6a1a      	ldr	r2, [r3, #32]
 800446a:	f241 1311 	movw	r3, #4369	; 0x1111
 800446e:	4013      	ands	r3, r2
 8004470:	2b00      	cmp	r3, #0
 8004472:	d10f      	bne.n	8004494 <HAL_TIM_Base_Stop_IT+0x48>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	6a1a      	ldr	r2, [r3, #32]
 800447a:	f240 4344 	movw	r3, #1092	; 0x444
 800447e:	4013      	ands	r3, r2
 8004480:	2b00      	cmp	r3, #0
 8004482:	d107      	bne.n	8004494 <HAL_TIM_Base_Stop_IT+0x48>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f022 0201 	bic.w	r2, r2, #1
 8004492:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800449c:	2300      	movs	r3, #0
}
 800449e:	4618      	mov	r0, r3
 80044a0:	370c      	adds	r7, #12
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr

080044aa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044aa:	b580      	push	{r7, lr}
 80044ac:	b082      	sub	sp, #8
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	691b      	ldr	r3, [r3, #16]
 80044b8:	f003 0302 	and.w	r3, r3, #2
 80044bc:	2b02      	cmp	r3, #2
 80044be:	d122      	bne.n	8004506 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	f003 0302 	and.w	r3, r3, #2
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d11b      	bne.n	8004506 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f06f 0202 	mvn.w	r2, #2
 80044d6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2201      	movs	r2, #1
 80044dc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	699b      	ldr	r3, [r3, #24]
 80044e4:	f003 0303 	and.w	r3, r3, #3
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d003      	beq.n	80044f4 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	f000 f9ce 	bl	800488e <HAL_TIM_IC_CaptureCallback>
 80044f2:	e005      	b.n	8004500 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044f4:	6878      	ldr	r0, [r7, #4]
 80044f6:	f000 f9c0 	bl	800487a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f000 f9d1 	bl	80048a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2200      	movs	r2, #0
 8004504:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	691b      	ldr	r3, [r3, #16]
 800450c:	f003 0304 	and.w	r3, r3, #4
 8004510:	2b04      	cmp	r3, #4
 8004512:	d122      	bne.n	800455a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	68db      	ldr	r3, [r3, #12]
 800451a:	f003 0304 	and.w	r3, r3, #4
 800451e:	2b04      	cmp	r3, #4
 8004520:	d11b      	bne.n	800455a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f06f 0204 	mvn.w	r2, #4
 800452a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2202      	movs	r2, #2
 8004530:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	699b      	ldr	r3, [r3, #24]
 8004538:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800453c:	2b00      	cmp	r3, #0
 800453e:	d003      	beq.n	8004548 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f000 f9a4 	bl	800488e <HAL_TIM_IC_CaptureCallback>
 8004546:	e005      	b.n	8004554 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f000 f996 	bl	800487a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 f9a7 	bl	80048a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	691b      	ldr	r3, [r3, #16]
 8004560:	f003 0308 	and.w	r3, r3, #8
 8004564:	2b08      	cmp	r3, #8
 8004566:	d122      	bne.n	80045ae <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	68db      	ldr	r3, [r3, #12]
 800456e:	f003 0308 	and.w	r3, r3, #8
 8004572:	2b08      	cmp	r3, #8
 8004574:	d11b      	bne.n	80045ae <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f06f 0208 	mvn.w	r2, #8
 800457e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2204      	movs	r2, #4
 8004584:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	69db      	ldr	r3, [r3, #28]
 800458c:	f003 0303 	and.w	r3, r3, #3
 8004590:	2b00      	cmp	r3, #0
 8004592:	d003      	beq.n	800459c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	f000 f97a 	bl	800488e <HAL_TIM_IC_CaptureCallback>
 800459a:	e005      	b.n	80045a8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f000 f96c 	bl	800487a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f000 f97d 	bl	80048a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	691b      	ldr	r3, [r3, #16]
 80045b4:	f003 0310 	and.w	r3, r3, #16
 80045b8:	2b10      	cmp	r3, #16
 80045ba:	d122      	bne.n	8004602 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	f003 0310 	and.w	r3, r3, #16
 80045c6:	2b10      	cmp	r3, #16
 80045c8:	d11b      	bne.n	8004602 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f06f 0210 	mvn.w	r2, #16
 80045d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2208      	movs	r2, #8
 80045d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	69db      	ldr	r3, [r3, #28]
 80045e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d003      	beq.n	80045f0 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f000 f950 	bl	800488e <HAL_TIM_IC_CaptureCallback>
 80045ee:	e005      	b.n	80045fc <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f000 f942 	bl	800487a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 f953 	bl	80048a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	691b      	ldr	r3, [r3, #16]
 8004608:	f003 0301 	and.w	r3, r3, #1
 800460c:	2b01      	cmp	r3, #1
 800460e:	d10e      	bne.n	800462e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68db      	ldr	r3, [r3, #12]
 8004616:	f003 0301 	and.w	r3, r3, #1
 800461a:	2b01      	cmp	r3, #1
 800461c:	d107      	bne.n	800462e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f06f 0201 	mvn.w	r2, #1
 8004626:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	f7fc fd87 	bl	800113c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	691b      	ldr	r3, [r3, #16]
 8004634:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004638:	2b80      	cmp	r3, #128	; 0x80
 800463a:	d10e      	bne.n	800465a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004646:	2b80      	cmp	r3, #128	; 0x80
 8004648:	d107      	bne.n	800465a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004652:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	f000 faed 	bl	8004c34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	691b      	ldr	r3, [r3, #16]
 8004660:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004664:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004668:	d10e      	bne.n	8004688 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004674:	2b80      	cmp	r3, #128	; 0x80
 8004676:	d107      	bne.n	8004688 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004680:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f000 fae0 	bl	8004c48 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	691b      	ldr	r3, [r3, #16]
 800468e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004692:	2b40      	cmp	r3, #64	; 0x40
 8004694:	d10e      	bne.n	80046b4 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	68db      	ldr	r3, [r3, #12]
 800469c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046a0:	2b40      	cmp	r3, #64	; 0x40
 80046a2:	d107      	bne.n	80046b4 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80046ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f000 f901 	bl	80048b6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	691b      	ldr	r3, [r3, #16]
 80046ba:	f003 0320 	and.w	r3, r3, #32
 80046be:	2b20      	cmp	r3, #32
 80046c0:	d10e      	bne.n	80046e0 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	f003 0320 	and.w	r3, r3, #32
 80046cc:	2b20      	cmp	r3, #32
 80046ce:	d107      	bne.n	80046e0 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f06f 0220 	mvn.w	r2, #32
 80046d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f000 faa0 	bl	8004c20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80046e0:	bf00      	nop
 80046e2:	3708      	adds	r7, #8
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd80      	pop	{r7, pc}

080046e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
 80046f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046f2:	2300      	movs	r3, #0
 80046f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d101      	bne.n	8004704 <HAL_TIM_ConfigClockSource+0x1c>
 8004700:	2302      	movs	r3, #2
 8004702:	e0b6      	b.n	8004872 <HAL_TIM_ConfigClockSource+0x18a>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2202      	movs	r2, #2
 8004710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004722:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004726:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800472e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	68ba      	ldr	r2, [r7, #8]
 8004736:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004740:	d03e      	beq.n	80047c0 <HAL_TIM_ConfigClockSource+0xd8>
 8004742:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004746:	f200 8087 	bhi.w	8004858 <HAL_TIM_ConfigClockSource+0x170>
 800474a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800474e:	f000 8086 	beq.w	800485e <HAL_TIM_ConfigClockSource+0x176>
 8004752:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004756:	d87f      	bhi.n	8004858 <HAL_TIM_ConfigClockSource+0x170>
 8004758:	2b70      	cmp	r3, #112	; 0x70
 800475a:	d01a      	beq.n	8004792 <HAL_TIM_ConfigClockSource+0xaa>
 800475c:	2b70      	cmp	r3, #112	; 0x70
 800475e:	d87b      	bhi.n	8004858 <HAL_TIM_ConfigClockSource+0x170>
 8004760:	2b60      	cmp	r3, #96	; 0x60
 8004762:	d050      	beq.n	8004806 <HAL_TIM_ConfigClockSource+0x11e>
 8004764:	2b60      	cmp	r3, #96	; 0x60
 8004766:	d877      	bhi.n	8004858 <HAL_TIM_ConfigClockSource+0x170>
 8004768:	2b50      	cmp	r3, #80	; 0x50
 800476a:	d03c      	beq.n	80047e6 <HAL_TIM_ConfigClockSource+0xfe>
 800476c:	2b50      	cmp	r3, #80	; 0x50
 800476e:	d873      	bhi.n	8004858 <HAL_TIM_ConfigClockSource+0x170>
 8004770:	2b40      	cmp	r3, #64	; 0x40
 8004772:	d058      	beq.n	8004826 <HAL_TIM_ConfigClockSource+0x13e>
 8004774:	2b40      	cmp	r3, #64	; 0x40
 8004776:	d86f      	bhi.n	8004858 <HAL_TIM_ConfigClockSource+0x170>
 8004778:	2b30      	cmp	r3, #48	; 0x30
 800477a:	d064      	beq.n	8004846 <HAL_TIM_ConfigClockSource+0x15e>
 800477c:	2b30      	cmp	r3, #48	; 0x30
 800477e:	d86b      	bhi.n	8004858 <HAL_TIM_ConfigClockSource+0x170>
 8004780:	2b20      	cmp	r3, #32
 8004782:	d060      	beq.n	8004846 <HAL_TIM_ConfigClockSource+0x15e>
 8004784:	2b20      	cmp	r3, #32
 8004786:	d867      	bhi.n	8004858 <HAL_TIM_ConfigClockSource+0x170>
 8004788:	2b00      	cmp	r3, #0
 800478a:	d05c      	beq.n	8004846 <HAL_TIM_ConfigClockSource+0x15e>
 800478c:	2b10      	cmp	r3, #16
 800478e:	d05a      	beq.n	8004846 <HAL_TIM_ConfigClockSource+0x15e>
 8004790:	e062      	b.n	8004858 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	6818      	ldr	r0, [r3, #0]
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	6899      	ldr	r1, [r3, #8]
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	685a      	ldr	r2, [r3, #4]
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	f000 f99d 	bl	8004ae0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80047b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	68ba      	ldr	r2, [r7, #8]
 80047bc:	609a      	str	r2, [r3, #8]
      break;
 80047be:	e04f      	b.n	8004860 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6818      	ldr	r0, [r3, #0]
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	6899      	ldr	r1, [r3, #8]
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	685a      	ldr	r2, [r3, #4]
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	f000 f986 	bl	8004ae0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	689a      	ldr	r2, [r3, #8]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80047e2:	609a      	str	r2, [r3, #8]
      break;
 80047e4:	e03c      	b.n	8004860 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6818      	ldr	r0, [r3, #0]
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	6859      	ldr	r1, [r3, #4]
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	68db      	ldr	r3, [r3, #12]
 80047f2:	461a      	mov	r2, r3
 80047f4:	f000 f8fa 	bl	80049ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2150      	movs	r1, #80	; 0x50
 80047fe:	4618      	mov	r0, r3
 8004800:	f000 f953 	bl	8004aaa <TIM_ITRx_SetConfig>
      break;
 8004804:	e02c      	b.n	8004860 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6818      	ldr	r0, [r3, #0]
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	6859      	ldr	r1, [r3, #4]
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	461a      	mov	r2, r3
 8004814:	f000 f919 	bl	8004a4a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	2160      	movs	r1, #96	; 0x60
 800481e:	4618      	mov	r0, r3
 8004820:	f000 f943 	bl	8004aaa <TIM_ITRx_SetConfig>
      break;
 8004824:	e01c      	b.n	8004860 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6818      	ldr	r0, [r3, #0]
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	6859      	ldr	r1, [r3, #4]
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	461a      	mov	r2, r3
 8004834:	f000 f8da 	bl	80049ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	2140      	movs	r1, #64	; 0x40
 800483e:	4618      	mov	r0, r3
 8004840:	f000 f933 	bl	8004aaa <TIM_ITRx_SetConfig>
      break;
 8004844:	e00c      	b.n	8004860 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4619      	mov	r1, r3
 8004850:	4610      	mov	r0, r2
 8004852:	f000 f92a 	bl	8004aaa <TIM_ITRx_SetConfig>
      break;
 8004856:	e003      	b.n	8004860 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004858:	2301      	movs	r3, #1
 800485a:	73fb      	strb	r3, [r7, #15]
      break;
 800485c:	e000      	b.n	8004860 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800485e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004870:	7bfb      	ldrb	r3, [r7, #15]
}
 8004872:	4618      	mov	r0, r3
 8004874:	3710      	adds	r7, #16
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}

0800487a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800487a:	b480      	push	{r7}
 800487c:	b083      	sub	sp, #12
 800487e:	af00      	add	r7, sp, #0
 8004880:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004882:	bf00      	nop
 8004884:	370c      	adds	r7, #12
 8004886:	46bd      	mov	sp, r7
 8004888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488c:	4770      	bx	lr

0800488e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800488e:	b480      	push	{r7}
 8004890:	b083      	sub	sp, #12
 8004892:	af00      	add	r7, sp, #0
 8004894:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004896:	bf00      	nop
 8004898:	370c      	adds	r7, #12
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr

080048a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048a2:	b480      	push	{r7}
 80048a4:	b083      	sub	sp, #12
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048aa:	bf00      	nop
 80048ac:	370c      	adds	r7, #12
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr

080048b6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048b6:	b480      	push	{r7}
 80048b8:	b083      	sub	sp, #12
 80048ba:	af00      	add	r7, sp, #0
 80048bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048be:	bf00      	nop
 80048c0:	370c      	adds	r7, #12
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr
	...

080048cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b085      	sub	sp, #20
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
 80048d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	4a3c      	ldr	r2, [pc, #240]	; (80049d0 <TIM_Base_SetConfig+0x104>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d00f      	beq.n	8004904 <TIM_Base_SetConfig+0x38>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048ea:	d00b      	beq.n	8004904 <TIM_Base_SetConfig+0x38>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	4a39      	ldr	r2, [pc, #228]	; (80049d4 <TIM_Base_SetConfig+0x108>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d007      	beq.n	8004904 <TIM_Base_SetConfig+0x38>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	4a38      	ldr	r2, [pc, #224]	; (80049d8 <TIM_Base_SetConfig+0x10c>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d003      	beq.n	8004904 <TIM_Base_SetConfig+0x38>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	4a37      	ldr	r2, [pc, #220]	; (80049dc <TIM_Base_SetConfig+0x110>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d108      	bne.n	8004916 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800490a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	4313      	orrs	r3, r2
 8004914:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a2d      	ldr	r2, [pc, #180]	; (80049d0 <TIM_Base_SetConfig+0x104>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d01b      	beq.n	8004956 <TIM_Base_SetConfig+0x8a>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004924:	d017      	beq.n	8004956 <TIM_Base_SetConfig+0x8a>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a2a      	ldr	r2, [pc, #168]	; (80049d4 <TIM_Base_SetConfig+0x108>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d013      	beq.n	8004956 <TIM_Base_SetConfig+0x8a>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4a29      	ldr	r2, [pc, #164]	; (80049d8 <TIM_Base_SetConfig+0x10c>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d00f      	beq.n	8004956 <TIM_Base_SetConfig+0x8a>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4a28      	ldr	r2, [pc, #160]	; (80049dc <TIM_Base_SetConfig+0x110>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d00b      	beq.n	8004956 <TIM_Base_SetConfig+0x8a>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4a27      	ldr	r2, [pc, #156]	; (80049e0 <TIM_Base_SetConfig+0x114>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d007      	beq.n	8004956 <TIM_Base_SetConfig+0x8a>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4a26      	ldr	r2, [pc, #152]	; (80049e4 <TIM_Base_SetConfig+0x118>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d003      	beq.n	8004956 <TIM_Base_SetConfig+0x8a>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a25      	ldr	r2, [pc, #148]	; (80049e8 <TIM_Base_SetConfig+0x11c>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d108      	bne.n	8004968 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800495c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	68fa      	ldr	r2, [r7, #12]
 8004964:	4313      	orrs	r3, r2
 8004966:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	695b      	ldr	r3, [r3, #20]
 8004972:	4313      	orrs	r3, r2
 8004974:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	68fa      	ldr	r2, [r7, #12]
 800497a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	689a      	ldr	r2, [r3, #8]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4a10      	ldr	r2, [pc, #64]	; (80049d0 <TIM_Base_SetConfig+0x104>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d00f      	beq.n	80049b4 <TIM_Base_SetConfig+0xe8>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	4a11      	ldr	r2, [pc, #68]	; (80049dc <TIM_Base_SetConfig+0x110>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d00b      	beq.n	80049b4 <TIM_Base_SetConfig+0xe8>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4a10      	ldr	r2, [pc, #64]	; (80049e0 <TIM_Base_SetConfig+0x114>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d007      	beq.n	80049b4 <TIM_Base_SetConfig+0xe8>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	4a0f      	ldr	r2, [pc, #60]	; (80049e4 <TIM_Base_SetConfig+0x118>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d003      	beq.n	80049b4 <TIM_Base_SetConfig+0xe8>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	4a0e      	ldr	r2, [pc, #56]	; (80049e8 <TIM_Base_SetConfig+0x11c>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d103      	bne.n	80049bc <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	691a      	ldr	r2, [r3, #16]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	615a      	str	r2, [r3, #20]
}
 80049c2:	bf00      	nop
 80049c4:	3714      	adds	r7, #20
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr
 80049ce:	bf00      	nop
 80049d0:	40012c00 	.word	0x40012c00
 80049d4:	40000400 	.word	0x40000400
 80049d8:	40000800 	.word	0x40000800
 80049dc:	40013400 	.word	0x40013400
 80049e0:	40014000 	.word	0x40014000
 80049e4:	40014400 	.word	0x40014400
 80049e8:	40014800 	.word	0x40014800

080049ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b087      	sub	sp, #28
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	60f8      	str	r0, [r7, #12]
 80049f4:	60b9      	str	r1, [r7, #8]
 80049f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6a1b      	ldr	r3, [r3, #32]
 80049fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6a1b      	ldr	r3, [r3, #32]
 8004a02:	f023 0201 	bic.w	r2, r3, #1
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	699b      	ldr	r3, [r3, #24]
 8004a0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	011b      	lsls	r3, r3, #4
 8004a1c:	693a      	ldr	r2, [r7, #16]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	f023 030a 	bic.w	r3, r3, #10
 8004a28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a2a:	697a      	ldr	r2, [r7, #20]
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	693a      	ldr	r2, [r7, #16]
 8004a36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	697a      	ldr	r2, [r7, #20]
 8004a3c:	621a      	str	r2, [r3, #32]
}
 8004a3e:	bf00      	nop
 8004a40:	371c      	adds	r7, #28
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr

08004a4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a4a:	b480      	push	{r7}
 8004a4c:	b087      	sub	sp, #28
 8004a4e:	af00      	add	r7, sp, #0
 8004a50:	60f8      	str	r0, [r7, #12]
 8004a52:	60b9      	str	r1, [r7, #8]
 8004a54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	6a1b      	ldr	r3, [r3, #32]
 8004a5a:	f023 0210 	bic.w	r2, r3, #16
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	699b      	ldr	r3, [r3, #24]
 8004a66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	6a1b      	ldr	r3, [r3, #32]
 8004a6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a74:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	031b      	lsls	r3, r3, #12
 8004a7a:	697a      	ldr	r2, [r7, #20]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004a86:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	011b      	lsls	r3, r3, #4
 8004a8c:	693a      	ldr	r2, [r7, #16]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	697a      	ldr	r2, [r7, #20]
 8004a96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	693a      	ldr	r2, [r7, #16]
 8004a9c:	621a      	str	r2, [r3, #32]
}
 8004a9e:	bf00      	nop
 8004aa0:	371c      	adds	r7, #28
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr

08004aaa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004aaa:	b480      	push	{r7}
 8004aac:	b085      	sub	sp, #20
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	6078      	str	r0, [r7, #4]
 8004ab2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ac0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ac2:	683a      	ldr	r2, [r7, #0]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	f043 0307 	orr.w	r3, r3, #7
 8004acc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	68fa      	ldr	r2, [r7, #12]
 8004ad2:	609a      	str	r2, [r3, #8]
}
 8004ad4:	bf00      	nop
 8004ad6:	3714      	adds	r7, #20
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr

08004ae0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b087      	sub	sp, #28
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	607a      	str	r2, [r7, #4]
 8004aec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004afa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	021a      	lsls	r2, r3, #8
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	431a      	orrs	r2, r3
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	697a      	ldr	r2, [r7, #20]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	697a      	ldr	r2, [r7, #20]
 8004b12:	609a      	str	r2, [r3, #8]
}
 8004b14:	bf00      	nop
 8004b16:	371c      	adds	r7, #28
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr

08004b20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b085      	sub	sp, #20
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d101      	bne.n	8004b38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b34:	2302      	movs	r3, #2
 8004b36:	e063      	b.n	8004c00 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2202      	movs	r2, #2
 8004b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a2b      	ldr	r2, [pc, #172]	; (8004c0c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d004      	beq.n	8004b6c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a2a      	ldr	r2, [pc, #168]	; (8004c10 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d108      	bne.n	8004b7e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004b72:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	68fa      	ldr	r2, [r7, #12]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b84:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	68fa      	ldr	r2, [r7, #12]
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	68fa      	ldr	r2, [r7, #12]
 8004b96:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a1b      	ldr	r2, [pc, #108]	; (8004c0c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d018      	beq.n	8004bd4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004baa:	d013      	beq.n	8004bd4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a18      	ldr	r2, [pc, #96]	; (8004c14 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d00e      	beq.n	8004bd4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a17      	ldr	r2, [pc, #92]	; (8004c18 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d009      	beq.n	8004bd4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a12      	ldr	r2, [pc, #72]	; (8004c10 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d004      	beq.n	8004bd4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a13      	ldr	r2, [pc, #76]	; (8004c1c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d10c      	bne.n	8004bee <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bda:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	68ba      	ldr	r2, [r7, #8]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	68ba      	ldr	r2, [r7, #8]
 8004bec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004bfe:	2300      	movs	r3, #0
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3714      	adds	r7, #20
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr
 8004c0c:	40012c00 	.word	0x40012c00
 8004c10:	40013400 	.word	0x40013400
 8004c14:	40000400 	.word	0x40000400
 8004c18:	40000800 	.word	0x40000800
 8004c1c:	40014000 	.word	0x40014000

08004c20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b083      	sub	sp, #12
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c28:	bf00      	nop
 8004c2a:	370c      	adds	r7, #12
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b083      	sub	sp, #12
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c3c:	bf00      	nop
 8004c3e:	370c      	adds	r7, #12
 8004c40:	46bd      	mov	sp, r7
 8004c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c46:	4770      	bx	lr

08004c48 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	b083      	sub	sp, #12
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004c50:	bf00      	nop
 8004c52:	370c      	adds	r7, #12
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr

08004c5c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b085      	sub	sp, #20
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004c64:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004c68:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004c70:	b29a      	uxth	r2, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	b29b      	uxth	r3, r3
 8004c76:	43db      	mvns	r3, r3
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	b29a      	uxth	r2, r3
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004c84:	2300      	movs	r3, #0
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3714      	adds	r7, #20
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr

08004c92 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004c92:	b084      	sub	sp, #16
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
 8004c9c:	f107 0014 	add.w	r0, r7, #20
 8004ca0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004cc4:	2300      	movs	r3, #0
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	370c      	adds	r7, #12
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd0:	b004      	add	sp, #16
 8004cd2:	4770      	bx	lr

08004cd4 <__errno>:
 8004cd4:	4b01      	ldr	r3, [pc, #4]	; (8004cdc <__errno+0x8>)
 8004cd6:	6818      	ldr	r0, [r3, #0]
 8004cd8:	4770      	bx	lr
 8004cda:	bf00      	nop
 8004cdc:	20000010 	.word	0x20000010

08004ce0 <__libc_init_array>:
 8004ce0:	b570      	push	{r4, r5, r6, lr}
 8004ce2:	4d0d      	ldr	r5, [pc, #52]	; (8004d18 <__libc_init_array+0x38>)
 8004ce4:	4c0d      	ldr	r4, [pc, #52]	; (8004d1c <__libc_init_array+0x3c>)
 8004ce6:	1b64      	subs	r4, r4, r5
 8004ce8:	10a4      	asrs	r4, r4, #2
 8004cea:	2600      	movs	r6, #0
 8004cec:	42a6      	cmp	r6, r4
 8004cee:	d109      	bne.n	8004d04 <__libc_init_array+0x24>
 8004cf0:	4d0b      	ldr	r5, [pc, #44]	; (8004d20 <__libc_init_array+0x40>)
 8004cf2:	4c0c      	ldr	r4, [pc, #48]	; (8004d24 <__libc_init_array+0x44>)
 8004cf4:	f000 fca8 	bl	8005648 <_init>
 8004cf8:	1b64      	subs	r4, r4, r5
 8004cfa:	10a4      	asrs	r4, r4, #2
 8004cfc:	2600      	movs	r6, #0
 8004cfe:	42a6      	cmp	r6, r4
 8004d00:	d105      	bne.n	8004d0e <__libc_init_array+0x2e>
 8004d02:	bd70      	pop	{r4, r5, r6, pc}
 8004d04:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d08:	4798      	blx	r3
 8004d0a:	3601      	adds	r6, #1
 8004d0c:	e7ee      	b.n	8004cec <__libc_init_array+0xc>
 8004d0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d12:	4798      	blx	r3
 8004d14:	3601      	adds	r6, #1
 8004d16:	e7f2      	b.n	8004cfe <__libc_init_array+0x1e>
 8004d18:	08005e5c 	.word	0x08005e5c
 8004d1c:	08005e5c 	.word	0x08005e5c
 8004d20:	08005e5c 	.word	0x08005e5c
 8004d24:	08005e60 	.word	0x08005e60

08004d28 <memset>:
 8004d28:	4402      	add	r2, r0
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d100      	bne.n	8004d32 <memset+0xa>
 8004d30:	4770      	bx	lr
 8004d32:	f803 1b01 	strb.w	r1, [r3], #1
 8004d36:	e7f9      	b.n	8004d2c <memset+0x4>

08004d38 <_vsniprintf_r>:
 8004d38:	b530      	push	{r4, r5, lr}
 8004d3a:	4614      	mov	r4, r2
 8004d3c:	2c00      	cmp	r4, #0
 8004d3e:	b09b      	sub	sp, #108	; 0x6c
 8004d40:	4605      	mov	r5, r0
 8004d42:	461a      	mov	r2, r3
 8004d44:	da05      	bge.n	8004d52 <_vsniprintf_r+0x1a>
 8004d46:	238b      	movs	r3, #139	; 0x8b
 8004d48:	6003      	str	r3, [r0, #0]
 8004d4a:	f04f 30ff 	mov.w	r0, #4294967295
 8004d4e:	b01b      	add	sp, #108	; 0x6c
 8004d50:	bd30      	pop	{r4, r5, pc}
 8004d52:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004d56:	f8ad 300c 	strh.w	r3, [sp, #12]
 8004d5a:	bf14      	ite	ne
 8004d5c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004d60:	4623      	moveq	r3, r4
 8004d62:	9302      	str	r3, [sp, #8]
 8004d64:	9305      	str	r3, [sp, #20]
 8004d66:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004d6a:	9100      	str	r1, [sp, #0]
 8004d6c:	9104      	str	r1, [sp, #16]
 8004d6e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8004d72:	4669      	mov	r1, sp
 8004d74:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004d76:	f000 f875 	bl	8004e64 <_svfiprintf_r>
 8004d7a:	1c43      	adds	r3, r0, #1
 8004d7c:	bfbc      	itt	lt
 8004d7e:	238b      	movlt	r3, #139	; 0x8b
 8004d80:	602b      	strlt	r3, [r5, #0]
 8004d82:	2c00      	cmp	r4, #0
 8004d84:	d0e3      	beq.n	8004d4e <_vsniprintf_r+0x16>
 8004d86:	9b00      	ldr	r3, [sp, #0]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	701a      	strb	r2, [r3, #0]
 8004d8c:	e7df      	b.n	8004d4e <_vsniprintf_r+0x16>
	...

08004d90 <vsniprintf>:
 8004d90:	b507      	push	{r0, r1, r2, lr}
 8004d92:	9300      	str	r3, [sp, #0]
 8004d94:	4613      	mov	r3, r2
 8004d96:	460a      	mov	r2, r1
 8004d98:	4601      	mov	r1, r0
 8004d9a:	4803      	ldr	r0, [pc, #12]	; (8004da8 <vsniprintf+0x18>)
 8004d9c:	6800      	ldr	r0, [r0, #0]
 8004d9e:	f7ff ffcb 	bl	8004d38 <_vsniprintf_r>
 8004da2:	b003      	add	sp, #12
 8004da4:	f85d fb04 	ldr.w	pc, [sp], #4
 8004da8:	20000010 	.word	0x20000010

08004dac <__ssputs_r>:
 8004dac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004db0:	688e      	ldr	r6, [r1, #8]
 8004db2:	429e      	cmp	r6, r3
 8004db4:	4682      	mov	sl, r0
 8004db6:	460c      	mov	r4, r1
 8004db8:	4690      	mov	r8, r2
 8004dba:	461f      	mov	r7, r3
 8004dbc:	d838      	bhi.n	8004e30 <__ssputs_r+0x84>
 8004dbe:	898a      	ldrh	r2, [r1, #12]
 8004dc0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004dc4:	d032      	beq.n	8004e2c <__ssputs_r+0x80>
 8004dc6:	6825      	ldr	r5, [r4, #0]
 8004dc8:	6909      	ldr	r1, [r1, #16]
 8004dca:	eba5 0901 	sub.w	r9, r5, r1
 8004dce:	6965      	ldr	r5, [r4, #20]
 8004dd0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004dd4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004dd8:	3301      	adds	r3, #1
 8004dda:	444b      	add	r3, r9
 8004ddc:	106d      	asrs	r5, r5, #1
 8004dde:	429d      	cmp	r5, r3
 8004de0:	bf38      	it	cc
 8004de2:	461d      	movcc	r5, r3
 8004de4:	0553      	lsls	r3, r2, #21
 8004de6:	d531      	bpl.n	8004e4c <__ssputs_r+0xa0>
 8004de8:	4629      	mov	r1, r5
 8004dea:	f000 fb63 	bl	80054b4 <_malloc_r>
 8004dee:	4606      	mov	r6, r0
 8004df0:	b950      	cbnz	r0, 8004e08 <__ssputs_r+0x5c>
 8004df2:	230c      	movs	r3, #12
 8004df4:	f8ca 3000 	str.w	r3, [sl]
 8004df8:	89a3      	ldrh	r3, [r4, #12]
 8004dfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004dfe:	81a3      	strh	r3, [r4, #12]
 8004e00:	f04f 30ff 	mov.w	r0, #4294967295
 8004e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e08:	6921      	ldr	r1, [r4, #16]
 8004e0a:	464a      	mov	r2, r9
 8004e0c:	f000 fabe 	bl	800538c <memcpy>
 8004e10:	89a3      	ldrh	r3, [r4, #12]
 8004e12:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004e16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e1a:	81a3      	strh	r3, [r4, #12]
 8004e1c:	6126      	str	r6, [r4, #16]
 8004e1e:	6165      	str	r5, [r4, #20]
 8004e20:	444e      	add	r6, r9
 8004e22:	eba5 0509 	sub.w	r5, r5, r9
 8004e26:	6026      	str	r6, [r4, #0]
 8004e28:	60a5      	str	r5, [r4, #8]
 8004e2a:	463e      	mov	r6, r7
 8004e2c:	42be      	cmp	r6, r7
 8004e2e:	d900      	bls.n	8004e32 <__ssputs_r+0x86>
 8004e30:	463e      	mov	r6, r7
 8004e32:	6820      	ldr	r0, [r4, #0]
 8004e34:	4632      	mov	r2, r6
 8004e36:	4641      	mov	r1, r8
 8004e38:	f000 fab6 	bl	80053a8 <memmove>
 8004e3c:	68a3      	ldr	r3, [r4, #8]
 8004e3e:	1b9b      	subs	r3, r3, r6
 8004e40:	60a3      	str	r3, [r4, #8]
 8004e42:	6823      	ldr	r3, [r4, #0]
 8004e44:	4433      	add	r3, r6
 8004e46:	6023      	str	r3, [r4, #0]
 8004e48:	2000      	movs	r0, #0
 8004e4a:	e7db      	b.n	8004e04 <__ssputs_r+0x58>
 8004e4c:	462a      	mov	r2, r5
 8004e4e:	f000 fba5 	bl	800559c <_realloc_r>
 8004e52:	4606      	mov	r6, r0
 8004e54:	2800      	cmp	r0, #0
 8004e56:	d1e1      	bne.n	8004e1c <__ssputs_r+0x70>
 8004e58:	6921      	ldr	r1, [r4, #16]
 8004e5a:	4650      	mov	r0, sl
 8004e5c:	f000 fabe 	bl	80053dc <_free_r>
 8004e60:	e7c7      	b.n	8004df2 <__ssputs_r+0x46>
	...

08004e64 <_svfiprintf_r>:
 8004e64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e68:	4698      	mov	r8, r3
 8004e6a:	898b      	ldrh	r3, [r1, #12]
 8004e6c:	061b      	lsls	r3, r3, #24
 8004e6e:	b09d      	sub	sp, #116	; 0x74
 8004e70:	4607      	mov	r7, r0
 8004e72:	460d      	mov	r5, r1
 8004e74:	4614      	mov	r4, r2
 8004e76:	d50e      	bpl.n	8004e96 <_svfiprintf_r+0x32>
 8004e78:	690b      	ldr	r3, [r1, #16]
 8004e7a:	b963      	cbnz	r3, 8004e96 <_svfiprintf_r+0x32>
 8004e7c:	2140      	movs	r1, #64	; 0x40
 8004e7e:	f000 fb19 	bl	80054b4 <_malloc_r>
 8004e82:	6028      	str	r0, [r5, #0]
 8004e84:	6128      	str	r0, [r5, #16]
 8004e86:	b920      	cbnz	r0, 8004e92 <_svfiprintf_r+0x2e>
 8004e88:	230c      	movs	r3, #12
 8004e8a:	603b      	str	r3, [r7, #0]
 8004e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e90:	e0d1      	b.n	8005036 <_svfiprintf_r+0x1d2>
 8004e92:	2340      	movs	r3, #64	; 0x40
 8004e94:	616b      	str	r3, [r5, #20]
 8004e96:	2300      	movs	r3, #0
 8004e98:	9309      	str	r3, [sp, #36]	; 0x24
 8004e9a:	2320      	movs	r3, #32
 8004e9c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004ea0:	f8cd 800c 	str.w	r8, [sp, #12]
 8004ea4:	2330      	movs	r3, #48	; 0x30
 8004ea6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005050 <_svfiprintf_r+0x1ec>
 8004eaa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004eae:	f04f 0901 	mov.w	r9, #1
 8004eb2:	4623      	mov	r3, r4
 8004eb4:	469a      	mov	sl, r3
 8004eb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004eba:	b10a      	cbz	r2, 8004ec0 <_svfiprintf_r+0x5c>
 8004ebc:	2a25      	cmp	r2, #37	; 0x25
 8004ebe:	d1f9      	bne.n	8004eb4 <_svfiprintf_r+0x50>
 8004ec0:	ebba 0b04 	subs.w	fp, sl, r4
 8004ec4:	d00b      	beq.n	8004ede <_svfiprintf_r+0x7a>
 8004ec6:	465b      	mov	r3, fp
 8004ec8:	4622      	mov	r2, r4
 8004eca:	4629      	mov	r1, r5
 8004ecc:	4638      	mov	r0, r7
 8004ece:	f7ff ff6d 	bl	8004dac <__ssputs_r>
 8004ed2:	3001      	adds	r0, #1
 8004ed4:	f000 80aa 	beq.w	800502c <_svfiprintf_r+0x1c8>
 8004ed8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004eda:	445a      	add	r2, fp
 8004edc:	9209      	str	r2, [sp, #36]	; 0x24
 8004ede:	f89a 3000 	ldrb.w	r3, [sl]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	f000 80a2 	beq.w	800502c <_svfiprintf_r+0x1c8>
 8004ee8:	2300      	movs	r3, #0
 8004eea:	f04f 32ff 	mov.w	r2, #4294967295
 8004eee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004ef2:	f10a 0a01 	add.w	sl, sl, #1
 8004ef6:	9304      	str	r3, [sp, #16]
 8004ef8:	9307      	str	r3, [sp, #28]
 8004efa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004efe:	931a      	str	r3, [sp, #104]	; 0x68
 8004f00:	4654      	mov	r4, sl
 8004f02:	2205      	movs	r2, #5
 8004f04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f08:	4851      	ldr	r0, [pc, #324]	; (8005050 <_svfiprintf_r+0x1ec>)
 8004f0a:	f7fb f961 	bl	80001d0 <memchr>
 8004f0e:	9a04      	ldr	r2, [sp, #16]
 8004f10:	b9d8      	cbnz	r0, 8004f4a <_svfiprintf_r+0xe6>
 8004f12:	06d0      	lsls	r0, r2, #27
 8004f14:	bf44      	itt	mi
 8004f16:	2320      	movmi	r3, #32
 8004f18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004f1c:	0711      	lsls	r1, r2, #28
 8004f1e:	bf44      	itt	mi
 8004f20:	232b      	movmi	r3, #43	; 0x2b
 8004f22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004f26:	f89a 3000 	ldrb.w	r3, [sl]
 8004f2a:	2b2a      	cmp	r3, #42	; 0x2a
 8004f2c:	d015      	beq.n	8004f5a <_svfiprintf_r+0xf6>
 8004f2e:	9a07      	ldr	r2, [sp, #28]
 8004f30:	4654      	mov	r4, sl
 8004f32:	2000      	movs	r0, #0
 8004f34:	f04f 0c0a 	mov.w	ip, #10
 8004f38:	4621      	mov	r1, r4
 8004f3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004f3e:	3b30      	subs	r3, #48	; 0x30
 8004f40:	2b09      	cmp	r3, #9
 8004f42:	d94e      	bls.n	8004fe2 <_svfiprintf_r+0x17e>
 8004f44:	b1b0      	cbz	r0, 8004f74 <_svfiprintf_r+0x110>
 8004f46:	9207      	str	r2, [sp, #28]
 8004f48:	e014      	b.n	8004f74 <_svfiprintf_r+0x110>
 8004f4a:	eba0 0308 	sub.w	r3, r0, r8
 8004f4e:	fa09 f303 	lsl.w	r3, r9, r3
 8004f52:	4313      	orrs	r3, r2
 8004f54:	9304      	str	r3, [sp, #16]
 8004f56:	46a2      	mov	sl, r4
 8004f58:	e7d2      	b.n	8004f00 <_svfiprintf_r+0x9c>
 8004f5a:	9b03      	ldr	r3, [sp, #12]
 8004f5c:	1d19      	adds	r1, r3, #4
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	9103      	str	r1, [sp, #12]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	bfbb      	ittet	lt
 8004f66:	425b      	neglt	r3, r3
 8004f68:	f042 0202 	orrlt.w	r2, r2, #2
 8004f6c:	9307      	strge	r3, [sp, #28]
 8004f6e:	9307      	strlt	r3, [sp, #28]
 8004f70:	bfb8      	it	lt
 8004f72:	9204      	strlt	r2, [sp, #16]
 8004f74:	7823      	ldrb	r3, [r4, #0]
 8004f76:	2b2e      	cmp	r3, #46	; 0x2e
 8004f78:	d10c      	bne.n	8004f94 <_svfiprintf_r+0x130>
 8004f7a:	7863      	ldrb	r3, [r4, #1]
 8004f7c:	2b2a      	cmp	r3, #42	; 0x2a
 8004f7e:	d135      	bne.n	8004fec <_svfiprintf_r+0x188>
 8004f80:	9b03      	ldr	r3, [sp, #12]
 8004f82:	1d1a      	adds	r2, r3, #4
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	9203      	str	r2, [sp, #12]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	bfb8      	it	lt
 8004f8c:	f04f 33ff 	movlt.w	r3, #4294967295
 8004f90:	3402      	adds	r4, #2
 8004f92:	9305      	str	r3, [sp, #20]
 8004f94:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005060 <_svfiprintf_r+0x1fc>
 8004f98:	7821      	ldrb	r1, [r4, #0]
 8004f9a:	2203      	movs	r2, #3
 8004f9c:	4650      	mov	r0, sl
 8004f9e:	f7fb f917 	bl	80001d0 <memchr>
 8004fa2:	b140      	cbz	r0, 8004fb6 <_svfiprintf_r+0x152>
 8004fa4:	2340      	movs	r3, #64	; 0x40
 8004fa6:	eba0 000a 	sub.w	r0, r0, sl
 8004faa:	fa03 f000 	lsl.w	r0, r3, r0
 8004fae:	9b04      	ldr	r3, [sp, #16]
 8004fb0:	4303      	orrs	r3, r0
 8004fb2:	3401      	adds	r4, #1
 8004fb4:	9304      	str	r3, [sp, #16]
 8004fb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fba:	4826      	ldr	r0, [pc, #152]	; (8005054 <_svfiprintf_r+0x1f0>)
 8004fbc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004fc0:	2206      	movs	r2, #6
 8004fc2:	f7fb f905 	bl	80001d0 <memchr>
 8004fc6:	2800      	cmp	r0, #0
 8004fc8:	d038      	beq.n	800503c <_svfiprintf_r+0x1d8>
 8004fca:	4b23      	ldr	r3, [pc, #140]	; (8005058 <_svfiprintf_r+0x1f4>)
 8004fcc:	bb1b      	cbnz	r3, 8005016 <_svfiprintf_r+0x1b2>
 8004fce:	9b03      	ldr	r3, [sp, #12]
 8004fd0:	3307      	adds	r3, #7
 8004fd2:	f023 0307 	bic.w	r3, r3, #7
 8004fd6:	3308      	adds	r3, #8
 8004fd8:	9303      	str	r3, [sp, #12]
 8004fda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004fdc:	4433      	add	r3, r6
 8004fde:	9309      	str	r3, [sp, #36]	; 0x24
 8004fe0:	e767      	b.n	8004eb2 <_svfiprintf_r+0x4e>
 8004fe2:	fb0c 3202 	mla	r2, ip, r2, r3
 8004fe6:	460c      	mov	r4, r1
 8004fe8:	2001      	movs	r0, #1
 8004fea:	e7a5      	b.n	8004f38 <_svfiprintf_r+0xd4>
 8004fec:	2300      	movs	r3, #0
 8004fee:	3401      	adds	r4, #1
 8004ff0:	9305      	str	r3, [sp, #20]
 8004ff2:	4619      	mov	r1, r3
 8004ff4:	f04f 0c0a 	mov.w	ip, #10
 8004ff8:	4620      	mov	r0, r4
 8004ffa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ffe:	3a30      	subs	r2, #48	; 0x30
 8005000:	2a09      	cmp	r2, #9
 8005002:	d903      	bls.n	800500c <_svfiprintf_r+0x1a8>
 8005004:	2b00      	cmp	r3, #0
 8005006:	d0c5      	beq.n	8004f94 <_svfiprintf_r+0x130>
 8005008:	9105      	str	r1, [sp, #20]
 800500a:	e7c3      	b.n	8004f94 <_svfiprintf_r+0x130>
 800500c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005010:	4604      	mov	r4, r0
 8005012:	2301      	movs	r3, #1
 8005014:	e7f0      	b.n	8004ff8 <_svfiprintf_r+0x194>
 8005016:	ab03      	add	r3, sp, #12
 8005018:	9300      	str	r3, [sp, #0]
 800501a:	462a      	mov	r2, r5
 800501c:	4b0f      	ldr	r3, [pc, #60]	; (800505c <_svfiprintf_r+0x1f8>)
 800501e:	a904      	add	r1, sp, #16
 8005020:	4638      	mov	r0, r7
 8005022:	f3af 8000 	nop.w
 8005026:	1c42      	adds	r2, r0, #1
 8005028:	4606      	mov	r6, r0
 800502a:	d1d6      	bne.n	8004fda <_svfiprintf_r+0x176>
 800502c:	89ab      	ldrh	r3, [r5, #12]
 800502e:	065b      	lsls	r3, r3, #25
 8005030:	f53f af2c 	bmi.w	8004e8c <_svfiprintf_r+0x28>
 8005034:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005036:	b01d      	add	sp, #116	; 0x74
 8005038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800503c:	ab03      	add	r3, sp, #12
 800503e:	9300      	str	r3, [sp, #0]
 8005040:	462a      	mov	r2, r5
 8005042:	4b06      	ldr	r3, [pc, #24]	; (800505c <_svfiprintf_r+0x1f8>)
 8005044:	a904      	add	r1, sp, #16
 8005046:	4638      	mov	r0, r7
 8005048:	f000 f87a 	bl	8005140 <_printf_i>
 800504c:	e7eb      	b.n	8005026 <_svfiprintf_r+0x1c2>
 800504e:	bf00      	nop
 8005050:	08005e29 	.word	0x08005e29
 8005054:	08005e33 	.word	0x08005e33
 8005058:	00000000 	.word	0x00000000
 800505c:	08004dad 	.word	0x08004dad
 8005060:	08005e2f 	.word	0x08005e2f

08005064 <_printf_common>:
 8005064:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005068:	4616      	mov	r6, r2
 800506a:	4699      	mov	r9, r3
 800506c:	688a      	ldr	r2, [r1, #8]
 800506e:	690b      	ldr	r3, [r1, #16]
 8005070:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005074:	4293      	cmp	r3, r2
 8005076:	bfb8      	it	lt
 8005078:	4613      	movlt	r3, r2
 800507a:	6033      	str	r3, [r6, #0]
 800507c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005080:	4607      	mov	r7, r0
 8005082:	460c      	mov	r4, r1
 8005084:	b10a      	cbz	r2, 800508a <_printf_common+0x26>
 8005086:	3301      	adds	r3, #1
 8005088:	6033      	str	r3, [r6, #0]
 800508a:	6823      	ldr	r3, [r4, #0]
 800508c:	0699      	lsls	r1, r3, #26
 800508e:	bf42      	ittt	mi
 8005090:	6833      	ldrmi	r3, [r6, #0]
 8005092:	3302      	addmi	r3, #2
 8005094:	6033      	strmi	r3, [r6, #0]
 8005096:	6825      	ldr	r5, [r4, #0]
 8005098:	f015 0506 	ands.w	r5, r5, #6
 800509c:	d106      	bne.n	80050ac <_printf_common+0x48>
 800509e:	f104 0a19 	add.w	sl, r4, #25
 80050a2:	68e3      	ldr	r3, [r4, #12]
 80050a4:	6832      	ldr	r2, [r6, #0]
 80050a6:	1a9b      	subs	r3, r3, r2
 80050a8:	42ab      	cmp	r3, r5
 80050aa:	dc26      	bgt.n	80050fa <_printf_common+0x96>
 80050ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80050b0:	1e13      	subs	r3, r2, #0
 80050b2:	6822      	ldr	r2, [r4, #0]
 80050b4:	bf18      	it	ne
 80050b6:	2301      	movne	r3, #1
 80050b8:	0692      	lsls	r2, r2, #26
 80050ba:	d42b      	bmi.n	8005114 <_printf_common+0xb0>
 80050bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80050c0:	4649      	mov	r1, r9
 80050c2:	4638      	mov	r0, r7
 80050c4:	47c0      	blx	r8
 80050c6:	3001      	adds	r0, #1
 80050c8:	d01e      	beq.n	8005108 <_printf_common+0xa4>
 80050ca:	6823      	ldr	r3, [r4, #0]
 80050cc:	68e5      	ldr	r5, [r4, #12]
 80050ce:	6832      	ldr	r2, [r6, #0]
 80050d0:	f003 0306 	and.w	r3, r3, #6
 80050d4:	2b04      	cmp	r3, #4
 80050d6:	bf08      	it	eq
 80050d8:	1aad      	subeq	r5, r5, r2
 80050da:	68a3      	ldr	r3, [r4, #8]
 80050dc:	6922      	ldr	r2, [r4, #16]
 80050de:	bf0c      	ite	eq
 80050e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80050e4:	2500      	movne	r5, #0
 80050e6:	4293      	cmp	r3, r2
 80050e8:	bfc4      	itt	gt
 80050ea:	1a9b      	subgt	r3, r3, r2
 80050ec:	18ed      	addgt	r5, r5, r3
 80050ee:	2600      	movs	r6, #0
 80050f0:	341a      	adds	r4, #26
 80050f2:	42b5      	cmp	r5, r6
 80050f4:	d11a      	bne.n	800512c <_printf_common+0xc8>
 80050f6:	2000      	movs	r0, #0
 80050f8:	e008      	b.n	800510c <_printf_common+0xa8>
 80050fa:	2301      	movs	r3, #1
 80050fc:	4652      	mov	r2, sl
 80050fe:	4649      	mov	r1, r9
 8005100:	4638      	mov	r0, r7
 8005102:	47c0      	blx	r8
 8005104:	3001      	adds	r0, #1
 8005106:	d103      	bne.n	8005110 <_printf_common+0xac>
 8005108:	f04f 30ff 	mov.w	r0, #4294967295
 800510c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005110:	3501      	adds	r5, #1
 8005112:	e7c6      	b.n	80050a2 <_printf_common+0x3e>
 8005114:	18e1      	adds	r1, r4, r3
 8005116:	1c5a      	adds	r2, r3, #1
 8005118:	2030      	movs	r0, #48	; 0x30
 800511a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800511e:	4422      	add	r2, r4
 8005120:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005124:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005128:	3302      	adds	r3, #2
 800512a:	e7c7      	b.n	80050bc <_printf_common+0x58>
 800512c:	2301      	movs	r3, #1
 800512e:	4622      	mov	r2, r4
 8005130:	4649      	mov	r1, r9
 8005132:	4638      	mov	r0, r7
 8005134:	47c0      	blx	r8
 8005136:	3001      	adds	r0, #1
 8005138:	d0e6      	beq.n	8005108 <_printf_common+0xa4>
 800513a:	3601      	adds	r6, #1
 800513c:	e7d9      	b.n	80050f2 <_printf_common+0x8e>
	...

08005140 <_printf_i>:
 8005140:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005144:	7e0f      	ldrb	r7, [r1, #24]
 8005146:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005148:	2f78      	cmp	r7, #120	; 0x78
 800514a:	4691      	mov	r9, r2
 800514c:	4680      	mov	r8, r0
 800514e:	460c      	mov	r4, r1
 8005150:	469a      	mov	sl, r3
 8005152:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005156:	d807      	bhi.n	8005168 <_printf_i+0x28>
 8005158:	2f62      	cmp	r7, #98	; 0x62
 800515a:	d80a      	bhi.n	8005172 <_printf_i+0x32>
 800515c:	2f00      	cmp	r7, #0
 800515e:	f000 80d8 	beq.w	8005312 <_printf_i+0x1d2>
 8005162:	2f58      	cmp	r7, #88	; 0x58
 8005164:	f000 80a3 	beq.w	80052ae <_printf_i+0x16e>
 8005168:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800516c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005170:	e03a      	b.n	80051e8 <_printf_i+0xa8>
 8005172:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005176:	2b15      	cmp	r3, #21
 8005178:	d8f6      	bhi.n	8005168 <_printf_i+0x28>
 800517a:	a101      	add	r1, pc, #4	; (adr r1, 8005180 <_printf_i+0x40>)
 800517c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005180:	080051d9 	.word	0x080051d9
 8005184:	080051ed 	.word	0x080051ed
 8005188:	08005169 	.word	0x08005169
 800518c:	08005169 	.word	0x08005169
 8005190:	08005169 	.word	0x08005169
 8005194:	08005169 	.word	0x08005169
 8005198:	080051ed 	.word	0x080051ed
 800519c:	08005169 	.word	0x08005169
 80051a0:	08005169 	.word	0x08005169
 80051a4:	08005169 	.word	0x08005169
 80051a8:	08005169 	.word	0x08005169
 80051ac:	080052f9 	.word	0x080052f9
 80051b0:	0800521d 	.word	0x0800521d
 80051b4:	080052db 	.word	0x080052db
 80051b8:	08005169 	.word	0x08005169
 80051bc:	08005169 	.word	0x08005169
 80051c0:	0800531b 	.word	0x0800531b
 80051c4:	08005169 	.word	0x08005169
 80051c8:	0800521d 	.word	0x0800521d
 80051cc:	08005169 	.word	0x08005169
 80051d0:	08005169 	.word	0x08005169
 80051d4:	080052e3 	.word	0x080052e3
 80051d8:	682b      	ldr	r3, [r5, #0]
 80051da:	1d1a      	adds	r2, r3, #4
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	602a      	str	r2, [r5, #0]
 80051e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80051e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80051e8:	2301      	movs	r3, #1
 80051ea:	e0a3      	b.n	8005334 <_printf_i+0x1f4>
 80051ec:	6820      	ldr	r0, [r4, #0]
 80051ee:	6829      	ldr	r1, [r5, #0]
 80051f0:	0606      	lsls	r6, r0, #24
 80051f2:	f101 0304 	add.w	r3, r1, #4
 80051f6:	d50a      	bpl.n	800520e <_printf_i+0xce>
 80051f8:	680e      	ldr	r6, [r1, #0]
 80051fa:	602b      	str	r3, [r5, #0]
 80051fc:	2e00      	cmp	r6, #0
 80051fe:	da03      	bge.n	8005208 <_printf_i+0xc8>
 8005200:	232d      	movs	r3, #45	; 0x2d
 8005202:	4276      	negs	r6, r6
 8005204:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005208:	485e      	ldr	r0, [pc, #376]	; (8005384 <_printf_i+0x244>)
 800520a:	230a      	movs	r3, #10
 800520c:	e019      	b.n	8005242 <_printf_i+0x102>
 800520e:	680e      	ldr	r6, [r1, #0]
 8005210:	602b      	str	r3, [r5, #0]
 8005212:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005216:	bf18      	it	ne
 8005218:	b236      	sxthne	r6, r6
 800521a:	e7ef      	b.n	80051fc <_printf_i+0xbc>
 800521c:	682b      	ldr	r3, [r5, #0]
 800521e:	6820      	ldr	r0, [r4, #0]
 8005220:	1d19      	adds	r1, r3, #4
 8005222:	6029      	str	r1, [r5, #0]
 8005224:	0601      	lsls	r1, r0, #24
 8005226:	d501      	bpl.n	800522c <_printf_i+0xec>
 8005228:	681e      	ldr	r6, [r3, #0]
 800522a:	e002      	b.n	8005232 <_printf_i+0xf2>
 800522c:	0646      	lsls	r6, r0, #25
 800522e:	d5fb      	bpl.n	8005228 <_printf_i+0xe8>
 8005230:	881e      	ldrh	r6, [r3, #0]
 8005232:	4854      	ldr	r0, [pc, #336]	; (8005384 <_printf_i+0x244>)
 8005234:	2f6f      	cmp	r7, #111	; 0x6f
 8005236:	bf0c      	ite	eq
 8005238:	2308      	moveq	r3, #8
 800523a:	230a      	movne	r3, #10
 800523c:	2100      	movs	r1, #0
 800523e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005242:	6865      	ldr	r5, [r4, #4]
 8005244:	60a5      	str	r5, [r4, #8]
 8005246:	2d00      	cmp	r5, #0
 8005248:	bfa2      	ittt	ge
 800524a:	6821      	ldrge	r1, [r4, #0]
 800524c:	f021 0104 	bicge.w	r1, r1, #4
 8005250:	6021      	strge	r1, [r4, #0]
 8005252:	b90e      	cbnz	r6, 8005258 <_printf_i+0x118>
 8005254:	2d00      	cmp	r5, #0
 8005256:	d04d      	beq.n	80052f4 <_printf_i+0x1b4>
 8005258:	4615      	mov	r5, r2
 800525a:	fbb6 f1f3 	udiv	r1, r6, r3
 800525e:	fb03 6711 	mls	r7, r3, r1, r6
 8005262:	5dc7      	ldrb	r7, [r0, r7]
 8005264:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005268:	4637      	mov	r7, r6
 800526a:	42bb      	cmp	r3, r7
 800526c:	460e      	mov	r6, r1
 800526e:	d9f4      	bls.n	800525a <_printf_i+0x11a>
 8005270:	2b08      	cmp	r3, #8
 8005272:	d10b      	bne.n	800528c <_printf_i+0x14c>
 8005274:	6823      	ldr	r3, [r4, #0]
 8005276:	07de      	lsls	r6, r3, #31
 8005278:	d508      	bpl.n	800528c <_printf_i+0x14c>
 800527a:	6923      	ldr	r3, [r4, #16]
 800527c:	6861      	ldr	r1, [r4, #4]
 800527e:	4299      	cmp	r1, r3
 8005280:	bfde      	ittt	le
 8005282:	2330      	movle	r3, #48	; 0x30
 8005284:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005288:	f105 35ff 	addle.w	r5, r5, #4294967295
 800528c:	1b52      	subs	r2, r2, r5
 800528e:	6122      	str	r2, [r4, #16]
 8005290:	f8cd a000 	str.w	sl, [sp]
 8005294:	464b      	mov	r3, r9
 8005296:	aa03      	add	r2, sp, #12
 8005298:	4621      	mov	r1, r4
 800529a:	4640      	mov	r0, r8
 800529c:	f7ff fee2 	bl	8005064 <_printf_common>
 80052a0:	3001      	adds	r0, #1
 80052a2:	d14c      	bne.n	800533e <_printf_i+0x1fe>
 80052a4:	f04f 30ff 	mov.w	r0, #4294967295
 80052a8:	b004      	add	sp, #16
 80052aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052ae:	4835      	ldr	r0, [pc, #212]	; (8005384 <_printf_i+0x244>)
 80052b0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80052b4:	6829      	ldr	r1, [r5, #0]
 80052b6:	6823      	ldr	r3, [r4, #0]
 80052b8:	f851 6b04 	ldr.w	r6, [r1], #4
 80052bc:	6029      	str	r1, [r5, #0]
 80052be:	061d      	lsls	r5, r3, #24
 80052c0:	d514      	bpl.n	80052ec <_printf_i+0x1ac>
 80052c2:	07df      	lsls	r7, r3, #31
 80052c4:	bf44      	itt	mi
 80052c6:	f043 0320 	orrmi.w	r3, r3, #32
 80052ca:	6023      	strmi	r3, [r4, #0]
 80052cc:	b91e      	cbnz	r6, 80052d6 <_printf_i+0x196>
 80052ce:	6823      	ldr	r3, [r4, #0]
 80052d0:	f023 0320 	bic.w	r3, r3, #32
 80052d4:	6023      	str	r3, [r4, #0]
 80052d6:	2310      	movs	r3, #16
 80052d8:	e7b0      	b.n	800523c <_printf_i+0xfc>
 80052da:	6823      	ldr	r3, [r4, #0]
 80052dc:	f043 0320 	orr.w	r3, r3, #32
 80052e0:	6023      	str	r3, [r4, #0]
 80052e2:	2378      	movs	r3, #120	; 0x78
 80052e4:	4828      	ldr	r0, [pc, #160]	; (8005388 <_printf_i+0x248>)
 80052e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80052ea:	e7e3      	b.n	80052b4 <_printf_i+0x174>
 80052ec:	0659      	lsls	r1, r3, #25
 80052ee:	bf48      	it	mi
 80052f0:	b2b6      	uxthmi	r6, r6
 80052f2:	e7e6      	b.n	80052c2 <_printf_i+0x182>
 80052f4:	4615      	mov	r5, r2
 80052f6:	e7bb      	b.n	8005270 <_printf_i+0x130>
 80052f8:	682b      	ldr	r3, [r5, #0]
 80052fa:	6826      	ldr	r6, [r4, #0]
 80052fc:	6961      	ldr	r1, [r4, #20]
 80052fe:	1d18      	adds	r0, r3, #4
 8005300:	6028      	str	r0, [r5, #0]
 8005302:	0635      	lsls	r5, r6, #24
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	d501      	bpl.n	800530c <_printf_i+0x1cc>
 8005308:	6019      	str	r1, [r3, #0]
 800530a:	e002      	b.n	8005312 <_printf_i+0x1d2>
 800530c:	0670      	lsls	r0, r6, #25
 800530e:	d5fb      	bpl.n	8005308 <_printf_i+0x1c8>
 8005310:	8019      	strh	r1, [r3, #0]
 8005312:	2300      	movs	r3, #0
 8005314:	6123      	str	r3, [r4, #16]
 8005316:	4615      	mov	r5, r2
 8005318:	e7ba      	b.n	8005290 <_printf_i+0x150>
 800531a:	682b      	ldr	r3, [r5, #0]
 800531c:	1d1a      	adds	r2, r3, #4
 800531e:	602a      	str	r2, [r5, #0]
 8005320:	681d      	ldr	r5, [r3, #0]
 8005322:	6862      	ldr	r2, [r4, #4]
 8005324:	2100      	movs	r1, #0
 8005326:	4628      	mov	r0, r5
 8005328:	f7fa ff52 	bl	80001d0 <memchr>
 800532c:	b108      	cbz	r0, 8005332 <_printf_i+0x1f2>
 800532e:	1b40      	subs	r0, r0, r5
 8005330:	6060      	str	r0, [r4, #4]
 8005332:	6863      	ldr	r3, [r4, #4]
 8005334:	6123      	str	r3, [r4, #16]
 8005336:	2300      	movs	r3, #0
 8005338:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800533c:	e7a8      	b.n	8005290 <_printf_i+0x150>
 800533e:	6923      	ldr	r3, [r4, #16]
 8005340:	462a      	mov	r2, r5
 8005342:	4649      	mov	r1, r9
 8005344:	4640      	mov	r0, r8
 8005346:	47d0      	blx	sl
 8005348:	3001      	adds	r0, #1
 800534a:	d0ab      	beq.n	80052a4 <_printf_i+0x164>
 800534c:	6823      	ldr	r3, [r4, #0]
 800534e:	079b      	lsls	r3, r3, #30
 8005350:	d413      	bmi.n	800537a <_printf_i+0x23a>
 8005352:	68e0      	ldr	r0, [r4, #12]
 8005354:	9b03      	ldr	r3, [sp, #12]
 8005356:	4298      	cmp	r0, r3
 8005358:	bfb8      	it	lt
 800535a:	4618      	movlt	r0, r3
 800535c:	e7a4      	b.n	80052a8 <_printf_i+0x168>
 800535e:	2301      	movs	r3, #1
 8005360:	4632      	mov	r2, r6
 8005362:	4649      	mov	r1, r9
 8005364:	4640      	mov	r0, r8
 8005366:	47d0      	blx	sl
 8005368:	3001      	adds	r0, #1
 800536a:	d09b      	beq.n	80052a4 <_printf_i+0x164>
 800536c:	3501      	adds	r5, #1
 800536e:	68e3      	ldr	r3, [r4, #12]
 8005370:	9903      	ldr	r1, [sp, #12]
 8005372:	1a5b      	subs	r3, r3, r1
 8005374:	42ab      	cmp	r3, r5
 8005376:	dcf2      	bgt.n	800535e <_printf_i+0x21e>
 8005378:	e7eb      	b.n	8005352 <_printf_i+0x212>
 800537a:	2500      	movs	r5, #0
 800537c:	f104 0619 	add.w	r6, r4, #25
 8005380:	e7f5      	b.n	800536e <_printf_i+0x22e>
 8005382:	bf00      	nop
 8005384:	08005e3a 	.word	0x08005e3a
 8005388:	08005e4b 	.word	0x08005e4b

0800538c <memcpy>:
 800538c:	440a      	add	r2, r1
 800538e:	4291      	cmp	r1, r2
 8005390:	f100 33ff 	add.w	r3, r0, #4294967295
 8005394:	d100      	bne.n	8005398 <memcpy+0xc>
 8005396:	4770      	bx	lr
 8005398:	b510      	push	{r4, lr}
 800539a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800539e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80053a2:	4291      	cmp	r1, r2
 80053a4:	d1f9      	bne.n	800539a <memcpy+0xe>
 80053a6:	bd10      	pop	{r4, pc}

080053a8 <memmove>:
 80053a8:	4288      	cmp	r0, r1
 80053aa:	b510      	push	{r4, lr}
 80053ac:	eb01 0402 	add.w	r4, r1, r2
 80053b0:	d902      	bls.n	80053b8 <memmove+0x10>
 80053b2:	4284      	cmp	r4, r0
 80053b4:	4623      	mov	r3, r4
 80053b6:	d807      	bhi.n	80053c8 <memmove+0x20>
 80053b8:	1e43      	subs	r3, r0, #1
 80053ba:	42a1      	cmp	r1, r4
 80053bc:	d008      	beq.n	80053d0 <memmove+0x28>
 80053be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80053c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80053c6:	e7f8      	b.n	80053ba <memmove+0x12>
 80053c8:	4402      	add	r2, r0
 80053ca:	4601      	mov	r1, r0
 80053cc:	428a      	cmp	r2, r1
 80053ce:	d100      	bne.n	80053d2 <memmove+0x2a>
 80053d0:	bd10      	pop	{r4, pc}
 80053d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80053d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80053da:	e7f7      	b.n	80053cc <memmove+0x24>

080053dc <_free_r>:
 80053dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80053de:	2900      	cmp	r1, #0
 80053e0:	d044      	beq.n	800546c <_free_r+0x90>
 80053e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053e6:	9001      	str	r0, [sp, #4]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	f1a1 0404 	sub.w	r4, r1, #4
 80053ee:	bfb8      	it	lt
 80053f0:	18e4      	addlt	r4, r4, r3
 80053f2:	f000 f913 	bl	800561c <__malloc_lock>
 80053f6:	4a1e      	ldr	r2, [pc, #120]	; (8005470 <_free_r+0x94>)
 80053f8:	9801      	ldr	r0, [sp, #4]
 80053fa:	6813      	ldr	r3, [r2, #0]
 80053fc:	b933      	cbnz	r3, 800540c <_free_r+0x30>
 80053fe:	6063      	str	r3, [r4, #4]
 8005400:	6014      	str	r4, [r2, #0]
 8005402:	b003      	add	sp, #12
 8005404:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005408:	f000 b90e 	b.w	8005628 <__malloc_unlock>
 800540c:	42a3      	cmp	r3, r4
 800540e:	d908      	bls.n	8005422 <_free_r+0x46>
 8005410:	6825      	ldr	r5, [r4, #0]
 8005412:	1961      	adds	r1, r4, r5
 8005414:	428b      	cmp	r3, r1
 8005416:	bf01      	itttt	eq
 8005418:	6819      	ldreq	r1, [r3, #0]
 800541a:	685b      	ldreq	r3, [r3, #4]
 800541c:	1949      	addeq	r1, r1, r5
 800541e:	6021      	streq	r1, [r4, #0]
 8005420:	e7ed      	b.n	80053fe <_free_r+0x22>
 8005422:	461a      	mov	r2, r3
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	b10b      	cbz	r3, 800542c <_free_r+0x50>
 8005428:	42a3      	cmp	r3, r4
 800542a:	d9fa      	bls.n	8005422 <_free_r+0x46>
 800542c:	6811      	ldr	r1, [r2, #0]
 800542e:	1855      	adds	r5, r2, r1
 8005430:	42a5      	cmp	r5, r4
 8005432:	d10b      	bne.n	800544c <_free_r+0x70>
 8005434:	6824      	ldr	r4, [r4, #0]
 8005436:	4421      	add	r1, r4
 8005438:	1854      	adds	r4, r2, r1
 800543a:	42a3      	cmp	r3, r4
 800543c:	6011      	str	r1, [r2, #0]
 800543e:	d1e0      	bne.n	8005402 <_free_r+0x26>
 8005440:	681c      	ldr	r4, [r3, #0]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	6053      	str	r3, [r2, #4]
 8005446:	4421      	add	r1, r4
 8005448:	6011      	str	r1, [r2, #0]
 800544a:	e7da      	b.n	8005402 <_free_r+0x26>
 800544c:	d902      	bls.n	8005454 <_free_r+0x78>
 800544e:	230c      	movs	r3, #12
 8005450:	6003      	str	r3, [r0, #0]
 8005452:	e7d6      	b.n	8005402 <_free_r+0x26>
 8005454:	6825      	ldr	r5, [r4, #0]
 8005456:	1961      	adds	r1, r4, r5
 8005458:	428b      	cmp	r3, r1
 800545a:	bf04      	itt	eq
 800545c:	6819      	ldreq	r1, [r3, #0]
 800545e:	685b      	ldreq	r3, [r3, #4]
 8005460:	6063      	str	r3, [r4, #4]
 8005462:	bf04      	itt	eq
 8005464:	1949      	addeq	r1, r1, r5
 8005466:	6021      	streq	r1, [r4, #0]
 8005468:	6054      	str	r4, [r2, #4]
 800546a:	e7ca      	b.n	8005402 <_free_r+0x26>
 800546c:	b003      	add	sp, #12
 800546e:	bd30      	pop	{r4, r5, pc}
 8005470:	20000710 	.word	0x20000710

08005474 <sbrk_aligned>:
 8005474:	b570      	push	{r4, r5, r6, lr}
 8005476:	4e0e      	ldr	r6, [pc, #56]	; (80054b0 <sbrk_aligned+0x3c>)
 8005478:	460c      	mov	r4, r1
 800547a:	6831      	ldr	r1, [r6, #0]
 800547c:	4605      	mov	r5, r0
 800547e:	b911      	cbnz	r1, 8005486 <sbrk_aligned+0x12>
 8005480:	f000 f8bc 	bl	80055fc <_sbrk_r>
 8005484:	6030      	str	r0, [r6, #0]
 8005486:	4621      	mov	r1, r4
 8005488:	4628      	mov	r0, r5
 800548a:	f000 f8b7 	bl	80055fc <_sbrk_r>
 800548e:	1c43      	adds	r3, r0, #1
 8005490:	d00a      	beq.n	80054a8 <sbrk_aligned+0x34>
 8005492:	1cc4      	adds	r4, r0, #3
 8005494:	f024 0403 	bic.w	r4, r4, #3
 8005498:	42a0      	cmp	r0, r4
 800549a:	d007      	beq.n	80054ac <sbrk_aligned+0x38>
 800549c:	1a21      	subs	r1, r4, r0
 800549e:	4628      	mov	r0, r5
 80054a0:	f000 f8ac 	bl	80055fc <_sbrk_r>
 80054a4:	3001      	adds	r0, #1
 80054a6:	d101      	bne.n	80054ac <sbrk_aligned+0x38>
 80054a8:	f04f 34ff 	mov.w	r4, #4294967295
 80054ac:	4620      	mov	r0, r4
 80054ae:	bd70      	pop	{r4, r5, r6, pc}
 80054b0:	20000714 	.word	0x20000714

080054b4 <_malloc_r>:
 80054b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054b8:	1ccd      	adds	r5, r1, #3
 80054ba:	f025 0503 	bic.w	r5, r5, #3
 80054be:	3508      	adds	r5, #8
 80054c0:	2d0c      	cmp	r5, #12
 80054c2:	bf38      	it	cc
 80054c4:	250c      	movcc	r5, #12
 80054c6:	2d00      	cmp	r5, #0
 80054c8:	4607      	mov	r7, r0
 80054ca:	db01      	blt.n	80054d0 <_malloc_r+0x1c>
 80054cc:	42a9      	cmp	r1, r5
 80054ce:	d905      	bls.n	80054dc <_malloc_r+0x28>
 80054d0:	230c      	movs	r3, #12
 80054d2:	603b      	str	r3, [r7, #0]
 80054d4:	2600      	movs	r6, #0
 80054d6:	4630      	mov	r0, r6
 80054d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054dc:	4e2e      	ldr	r6, [pc, #184]	; (8005598 <_malloc_r+0xe4>)
 80054de:	f000 f89d 	bl	800561c <__malloc_lock>
 80054e2:	6833      	ldr	r3, [r6, #0]
 80054e4:	461c      	mov	r4, r3
 80054e6:	bb34      	cbnz	r4, 8005536 <_malloc_r+0x82>
 80054e8:	4629      	mov	r1, r5
 80054ea:	4638      	mov	r0, r7
 80054ec:	f7ff ffc2 	bl	8005474 <sbrk_aligned>
 80054f0:	1c43      	adds	r3, r0, #1
 80054f2:	4604      	mov	r4, r0
 80054f4:	d14d      	bne.n	8005592 <_malloc_r+0xde>
 80054f6:	6834      	ldr	r4, [r6, #0]
 80054f8:	4626      	mov	r6, r4
 80054fa:	2e00      	cmp	r6, #0
 80054fc:	d140      	bne.n	8005580 <_malloc_r+0xcc>
 80054fe:	6823      	ldr	r3, [r4, #0]
 8005500:	4631      	mov	r1, r6
 8005502:	4638      	mov	r0, r7
 8005504:	eb04 0803 	add.w	r8, r4, r3
 8005508:	f000 f878 	bl	80055fc <_sbrk_r>
 800550c:	4580      	cmp	r8, r0
 800550e:	d13a      	bne.n	8005586 <_malloc_r+0xd2>
 8005510:	6821      	ldr	r1, [r4, #0]
 8005512:	3503      	adds	r5, #3
 8005514:	1a6d      	subs	r5, r5, r1
 8005516:	f025 0503 	bic.w	r5, r5, #3
 800551a:	3508      	adds	r5, #8
 800551c:	2d0c      	cmp	r5, #12
 800551e:	bf38      	it	cc
 8005520:	250c      	movcc	r5, #12
 8005522:	4629      	mov	r1, r5
 8005524:	4638      	mov	r0, r7
 8005526:	f7ff ffa5 	bl	8005474 <sbrk_aligned>
 800552a:	3001      	adds	r0, #1
 800552c:	d02b      	beq.n	8005586 <_malloc_r+0xd2>
 800552e:	6823      	ldr	r3, [r4, #0]
 8005530:	442b      	add	r3, r5
 8005532:	6023      	str	r3, [r4, #0]
 8005534:	e00e      	b.n	8005554 <_malloc_r+0xa0>
 8005536:	6822      	ldr	r2, [r4, #0]
 8005538:	1b52      	subs	r2, r2, r5
 800553a:	d41e      	bmi.n	800557a <_malloc_r+0xc6>
 800553c:	2a0b      	cmp	r2, #11
 800553e:	d916      	bls.n	800556e <_malloc_r+0xba>
 8005540:	1961      	adds	r1, r4, r5
 8005542:	42a3      	cmp	r3, r4
 8005544:	6025      	str	r5, [r4, #0]
 8005546:	bf18      	it	ne
 8005548:	6059      	strne	r1, [r3, #4]
 800554a:	6863      	ldr	r3, [r4, #4]
 800554c:	bf08      	it	eq
 800554e:	6031      	streq	r1, [r6, #0]
 8005550:	5162      	str	r2, [r4, r5]
 8005552:	604b      	str	r3, [r1, #4]
 8005554:	4638      	mov	r0, r7
 8005556:	f104 060b 	add.w	r6, r4, #11
 800555a:	f000 f865 	bl	8005628 <__malloc_unlock>
 800555e:	f026 0607 	bic.w	r6, r6, #7
 8005562:	1d23      	adds	r3, r4, #4
 8005564:	1af2      	subs	r2, r6, r3
 8005566:	d0b6      	beq.n	80054d6 <_malloc_r+0x22>
 8005568:	1b9b      	subs	r3, r3, r6
 800556a:	50a3      	str	r3, [r4, r2]
 800556c:	e7b3      	b.n	80054d6 <_malloc_r+0x22>
 800556e:	6862      	ldr	r2, [r4, #4]
 8005570:	42a3      	cmp	r3, r4
 8005572:	bf0c      	ite	eq
 8005574:	6032      	streq	r2, [r6, #0]
 8005576:	605a      	strne	r2, [r3, #4]
 8005578:	e7ec      	b.n	8005554 <_malloc_r+0xa0>
 800557a:	4623      	mov	r3, r4
 800557c:	6864      	ldr	r4, [r4, #4]
 800557e:	e7b2      	b.n	80054e6 <_malloc_r+0x32>
 8005580:	4634      	mov	r4, r6
 8005582:	6876      	ldr	r6, [r6, #4]
 8005584:	e7b9      	b.n	80054fa <_malloc_r+0x46>
 8005586:	230c      	movs	r3, #12
 8005588:	603b      	str	r3, [r7, #0]
 800558a:	4638      	mov	r0, r7
 800558c:	f000 f84c 	bl	8005628 <__malloc_unlock>
 8005590:	e7a1      	b.n	80054d6 <_malloc_r+0x22>
 8005592:	6025      	str	r5, [r4, #0]
 8005594:	e7de      	b.n	8005554 <_malloc_r+0xa0>
 8005596:	bf00      	nop
 8005598:	20000710 	.word	0x20000710

0800559c <_realloc_r>:
 800559c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055a0:	4680      	mov	r8, r0
 80055a2:	4614      	mov	r4, r2
 80055a4:	460e      	mov	r6, r1
 80055a6:	b921      	cbnz	r1, 80055b2 <_realloc_r+0x16>
 80055a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80055ac:	4611      	mov	r1, r2
 80055ae:	f7ff bf81 	b.w	80054b4 <_malloc_r>
 80055b2:	b92a      	cbnz	r2, 80055c0 <_realloc_r+0x24>
 80055b4:	f7ff ff12 	bl	80053dc <_free_r>
 80055b8:	4625      	mov	r5, r4
 80055ba:	4628      	mov	r0, r5
 80055bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055c0:	f000 f838 	bl	8005634 <_malloc_usable_size_r>
 80055c4:	4284      	cmp	r4, r0
 80055c6:	4607      	mov	r7, r0
 80055c8:	d802      	bhi.n	80055d0 <_realloc_r+0x34>
 80055ca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80055ce:	d812      	bhi.n	80055f6 <_realloc_r+0x5a>
 80055d0:	4621      	mov	r1, r4
 80055d2:	4640      	mov	r0, r8
 80055d4:	f7ff ff6e 	bl	80054b4 <_malloc_r>
 80055d8:	4605      	mov	r5, r0
 80055da:	2800      	cmp	r0, #0
 80055dc:	d0ed      	beq.n	80055ba <_realloc_r+0x1e>
 80055de:	42bc      	cmp	r4, r7
 80055e0:	4622      	mov	r2, r4
 80055e2:	4631      	mov	r1, r6
 80055e4:	bf28      	it	cs
 80055e6:	463a      	movcs	r2, r7
 80055e8:	f7ff fed0 	bl	800538c <memcpy>
 80055ec:	4631      	mov	r1, r6
 80055ee:	4640      	mov	r0, r8
 80055f0:	f7ff fef4 	bl	80053dc <_free_r>
 80055f4:	e7e1      	b.n	80055ba <_realloc_r+0x1e>
 80055f6:	4635      	mov	r5, r6
 80055f8:	e7df      	b.n	80055ba <_realloc_r+0x1e>
	...

080055fc <_sbrk_r>:
 80055fc:	b538      	push	{r3, r4, r5, lr}
 80055fe:	4d06      	ldr	r5, [pc, #24]	; (8005618 <_sbrk_r+0x1c>)
 8005600:	2300      	movs	r3, #0
 8005602:	4604      	mov	r4, r0
 8005604:	4608      	mov	r0, r1
 8005606:	602b      	str	r3, [r5, #0]
 8005608:	f7fc f864 	bl	80016d4 <_sbrk>
 800560c:	1c43      	adds	r3, r0, #1
 800560e:	d102      	bne.n	8005616 <_sbrk_r+0x1a>
 8005610:	682b      	ldr	r3, [r5, #0]
 8005612:	b103      	cbz	r3, 8005616 <_sbrk_r+0x1a>
 8005614:	6023      	str	r3, [r4, #0]
 8005616:	bd38      	pop	{r3, r4, r5, pc}
 8005618:	20000718 	.word	0x20000718

0800561c <__malloc_lock>:
 800561c:	4801      	ldr	r0, [pc, #4]	; (8005624 <__malloc_lock+0x8>)
 800561e:	f000 b811 	b.w	8005644 <__retarget_lock_acquire_recursive>
 8005622:	bf00      	nop
 8005624:	2000071c 	.word	0x2000071c

08005628 <__malloc_unlock>:
 8005628:	4801      	ldr	r0, [pc, #4]	; (8005630 <__malloc_unlock+0x8>)
 800562a:	f000 b80c 	b.w	8005646 <__retarget_lock_release_recursive>
 800562e:	bf00      	nop
 8005630:	2000071c 	.word	0x2000071c

08005634 <_malloc_usable_size_r>:
 8005634:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005638:	1f18      	subs	r0, r3, #4
 800563a:	2b00      	cmp	r3, #0
 800563c:	bfbc      	itt	lt
 800563e:	580b      	ldrlt	r3, [r1, r0]
 8005640:	18c0      	addlt	r0, r0, r3
 8005642:	4770      	bx	lr

08005644 <__retarget_lock_acquire_recursive>:
 8005644:	4770      	bx	lr

08005646 <__retarget_lock_release_recursive>:
 8005646:	4770      	bx	lr

08005648 <_init>:
 8005648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800564a:	bf00      	nop
 800564c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800564e:	bc08      	pop	{r3}
 8005650:	469e      	mov	lr, r3
 8005652:	4770      	bx	lr

08005654 <_fini>:
 8005654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005656:	bf00      	nop
 8005658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800565a:	bc08      	pop	{r3}
 800565c:	469e      	mov	lr, r3
 800565e:	4770      	bx	lr
