TimeQuest Timing Analyzer report for Random_Time_Generator
Thu Jan 10 21:29:14 2019
Quartus II 32-bit Version 11.1 Build 173 11/01/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CK_50MHz'
 12. Slow Model Hold: 'CK_50MHz'
 13. Slow Model Minimum Pulse Width: 'CK_50MHz'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CK_50MHz'
 24. Fast Model Hold: 'CK_50MHz'
 25. Fast Model Minimum Pulse Width: 'CK_50MHz'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 173 11/01/2011 SJ Web Edition ;
; Revision Name      ; Random_Time_Generator                            ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C35F672C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CK_50MHz   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CK_50MHz } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 158.35 MHz ; 158.35 MHz      ; CK_50MHz   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CK_50MHz ; -5.315 ; -138.173      ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CK_50MHz ; 0.527 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CK_50MHz ; -1.380 ; -39.380            ;
+----------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CK_50MHz'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.315 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 6.357      ;
; -5.180 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 6.222      ;
; -5.149 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 6.191      ;
; -5.087 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 6.129      ;
; -5.083 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 6.118      ;
; -5.081 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 6.116      ;
; -5.007 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 6.049      ;
; -4.985 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 6.027      ;
; -4.968 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 6.010      ;
; -4.959 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 6.001      ;
; -4.948 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.983      ;
; -4.946 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.981      ;
; -4.929 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.964      ;
; -4.917 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.952      ;
; -4.915 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.950      ;
; -4.905 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.947      ;
; -4.855 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.890      ;
; -4.853 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.895      ;
; -4.853 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.888      ;
; -4.837 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.879      ;
; -4.834 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.869      ;
; -4.824 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.866      ;
; -4.816 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.858      ;
; -4.794 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.829      ;
; -4.793 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.835      ;
; -4.775 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.810      ;
; -4.773 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.808      ;
; -4.763 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.798      ;
; -4.760 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.003     ; 5.793      ;
; -4.758 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.003     ; 5.791      ;
; -4.753 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.788      ;
; -4.751 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.786      ;
; -4.737 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.004      ; 5.777      ;
; -4.736 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.771      ;
; -4.734 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.769      ;
; -4.731 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.773      ;
; -4.718 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.760      ;
; -4.701 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.736      ;
; -4.699 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.734      ;
; -4.687 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.729      ;
; -4.681 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.723      ;
; -4.673 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.708      ;
; -4.671 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.706      ;
; -4.668 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.703      ;
; -4.651 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.693      ;
; -4.650 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.692      ;
; -4.646 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.688      ;
; -4.629 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.671      ;
; -4.625 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.667      ;
; -4.621 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.656      ;
; -4.612 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.654      ;
; -4.606 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.641      ;
; -4.606 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.003     ; 5.639      ;
; -4.605 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.640      ;
; -4.603 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.638      ;
; -4.599 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.634      ;
; -4.588 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.630      ;
; -4.588 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.630      ;
; -4.582 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.617      ;
; -4.571 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.606      ;
; -4.569 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.604      ;
; -4.554 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.596      ;
; -4.551 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.586      ;
; -4.549 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.591      ;
; -4.549 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.584      ;
; -4.548 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.590      ;
; -4.545 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.587      ;
; -4.530 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.004      ; 5.570      ;
; -4.528 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.570      ;
; -4.526 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.561      ;
; -4.523 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.565      ;
; -4.519 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.554      ;
; -4.511 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.003     ; 5.544      ;
; -4.508 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.550      ;
; -4.506 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.548      ;
; -4.504 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.539      ;
; -4.493 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.004      ; 5.533      ;
; -4.492 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[18] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.534      ;
; -4.487 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.522      ;
; -4.486 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.528      ;
; -4.481 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.523      ;
; -4.469 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.511      ;
; -4.451 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.486      ;
; -4.443 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.485      ;
; -4.424 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.459      ;
; -4.418 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[4]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.000      ; 5.454      ;
; -4.417 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.452      ;
; -4.417 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 5.451      ;
; -4.414 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.449      ;
; -4.412 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.447      ;
; -4.406 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.448      ;
; -4.397 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.432      ;
; -4.375 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.417      ;
; -4.367 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.004      ; 5.407      ;
; -4.363 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 5.397      ;
; -4.356 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.391      ;
; -4.356 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.391      ;
; -4.354 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.001     ; 5.389      ;
; -4.341 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.383      ;
; -4.338 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.006      ; 5.380      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CK_50MHz'                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.527 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.793      ;
; 0.768 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.034      ;
; 0.795 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.061      ;
; 0.801 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[0]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[0]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[12] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[12] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[10] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[10] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[13] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[13] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[8]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[8]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.072      ;
; 0.810 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[1]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[1]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.076      ;
; 0.810 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[6]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[6]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.076      ;
; 0.813 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[3]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[3]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.080      ;
; 0.838 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[11] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[11] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[7]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[7]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[18] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[18] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.105      ;
; 0.846 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[9]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[9]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.112      ;
; 0.849 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[5]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[5]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.115      ;
; 0.849 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[2]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[2]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.115      ;
; 0.854 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[4]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[4]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.120      ;
; 0.867 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; CK_50MHz     ; CK_50MHz    ; 0.000        ; -0.007     ; 1.126      ;
; 0.885 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.007      ; 1.158      ;
; 0.904 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.170      ;
; 0.976 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; CK_50MHz     ; CK_50MHz    ; 0.000        ; -0.007     ; 1.235      ;
; 0.978 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.244      ;
; 1.056 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; CK_50MHz     ; CK_50MHz    ; 0.000        ; -0.007     ; 1.315      ;
; 1.113 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.379      ;
; 1.126 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.392      ;
; 1.178 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.444      ;
; 1.184 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[18] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.450      ;
; 1.185 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.451      ;
; 1.185 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.451      ;
; 1.188 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.454      ;
; 1.188 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[0]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[1]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[12] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[13] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[13] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[10] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[11] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[8]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[9]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.455      ;
; 1.193 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[1]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[2]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.459      ;
; 1.196 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[3]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[4]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.462      ;
; 1.197 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.463      ;
; 1.224 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[18] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[11] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[12] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[7]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[8]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.491      ;
; 1.232 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[9]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[10] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.498      ;
; 1.235 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[5]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[6]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.501      ;
; 1.235 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[2]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[3]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.501      ;
; 1.240 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[4]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[5]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.506      ;
; 1.249 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.515      ;
; 1.255 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.521      ;
; 1.256 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.522      ;
; 1.259 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[18] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.525      ;
; 1.259 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[0]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[2]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.525      ;
; 1.260 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[12] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[10] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[12] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[8]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[10] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.526      ;
; 1.264 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[1]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[3]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.530      ;
; 1.267 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[3]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[5]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.533      ;
; 1.268 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.534      ;
; 1.279 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.002      ; 1.547      ;
; 1.285 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[6]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[7]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.551      ;
; 1.295 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[18] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[11] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[13] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[7]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[9]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.561      ;
; 1.296 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.562      ;
; 1.303 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[9]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[11] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.569      ;
; 1.306 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[2]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[4]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.572      ;
; 1.311 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[4]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[6]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.577      ;
; 1.320 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[18] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.586      ;
; 1.326 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.592      ;
; 1.327 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.593      ;
; 1.330 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.596      ;
; 1.330 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[0]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[3]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.596      ;
; 1.331 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[10] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[13] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.597      ;
; 1.331 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[8]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[11] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.597      ;
; 1.333 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[13] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.002      ; 1.601      ;
; 1.335 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[1]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[4]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.601      ;
; 1.338 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[3]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[6]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.604      ;
; 1.339 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 1.605      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CK_50MHz'                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CK_50MHz ; Rise       ; CK_50MHz                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; CK_50MHz|combout                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; CK_50MHz|combout                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; CK_50MHz~clkctrl|inclk[0]                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; CK_50MHz~clkctrl|inclk[0]                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; CK_50MHz~clkctrl|outclk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; CK_50MHz~clkctrl|outclk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[0]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[0]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[1]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[1]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[2]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[2]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[3]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[3]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[4]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[4]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[5]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[5]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[6]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[6]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[7]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[7]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                               ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; Inizio_Attesa ; CK_50MHz   ; 1.724 ; 1.724 ; Rise       ; CK_50MHz        ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; Inizio_Attesa ; CK_50MHz   ; -1.213 ; -1.213 ; Rise       ; CK_50MHz        ;
+---------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Conteggio_finale[*]   ; CK_50MHz   ; 7.715  ; 7.715  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[0]  ; CK_50MHz   ; 7.344  ; 7.344  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[1]  ; CK_50MHz   ; 7.116  ; 7.116  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[2]  ; CK_50MHz   ; 7.374  ; 7.374  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[3]  ; CK_50MHz   ; 7.024  ; 7.024  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[4]  ; CK_50MHz   ; 7.388  ; 7.388  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[5]  ; CK_50MHz   ; 7.108  ; 7.108  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[6]  ; CK_50MHz   ; 7.248  ; 7.248  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[7]  ; CK_50MHz   ; 7.569  ; 7.569  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[8]  ; CK_50MHz   ; 7.277  ; 7.277  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[9]  ; CK_50MHz   ; 7.251  ; 7.251  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[10] ; CK_50MHz   ; 7.282  ; 7.282  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[11] ; CK_50MHz   ; 7.384  ; 7.384  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[12] ; CK_50MHz   ; 7.350  ; 7.350  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[13] ; CK_50MHz   ; 7.066  ; 7.066  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[14] ; CK_50MHz   ; 7.344  ; 7.344  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[15] ; CK_50MHz   ; 7.596  ; 7.596  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[16] ; CK_50MHz   ; 7.362  ; 7.362  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[17] ; CK_50MHz   ; 7.366  ; 7.366  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[18] ; CK_50MHz   ; 7.606  ; 7.606  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[19] ; CK_50MHz   ; 7.516  ; 7.516  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[20] ; CK_50MHz   ; 7.715  ; 7.715  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[21] ; CK_50MHz   ; 7.372  ; 7.372  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[22] ; CK_50MHz   ; 7.046  ; 7.046  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[23] ; CK_50MHz   ; 7.042  ; 7.042  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[24] ; CK_50MHz   ; 7.357  ; 7.357  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[25] ; CK_50MHz   ; 7.061  ; 7.061  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[26] ; CK_50MHz   ; 7.259  ; 7.259  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[27] ; CK_50MHz   ; 7.057  ; 7.057  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[28] ; CK_50MHz   ; 7.361  ; 7.361  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[29] ; CK_50MHz   ; 7.355  ; 7.355  ; Rise       ; CK_50MHz        ;
; Random_Number[*]      ; CK_50MHz   ; 7.830  ; 7.830  ; Rise       ; CK_50MHz        ;
;  Random_Number[0]     ; CK_50MHz   ; 7.398  ; 7.398  ; Rise       ; CK_50MHz        ;
;  Random_Number[1]     ; CK_50MHz   ; 7.566  ; 7.566  ; Rise       ; CK_50MHz        ;
;  Random_Number[2]     ; CK_50MHz   ; 7.350  ; 7.350  ; Rise       ; CK_50MHz        ;
;  Random_Number[3]     ; CK_50MHz   ; 7.329  ; 7.329  ; Rise       ; CK_50MHz        ;
;  Random_Number[4]     ; CK_50MHz   ; 7.592  ; 7.592  ; Rise       ; CK_50MHz        ;
;  Random_Number[5]     ; CK_50MHz   ; 7.518  ; 7.518  ; Rise       ; CK_50MHz        ;
;  Random_Number[6]     ; CK_50MHz   ; 7.401  ; 7.401  ; Rise       ; CK_50MHz        ;
;  Random_Number[7]     ; CK_50MHz   ; 7.830  ; 7.830  ; Rise       ; CK_50MHz        ;
; Termine_Attesa        ; CK_50MHz   ; 10.333 ; 10.333 ; Rise       ; CK_50MHz        ;
+-----------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Conteggio_finale[*]   ; CK_50MHz   ; 7.024 ; 7.024 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[0]  ; CK_50MHz   ; 7.344 ; 7.344 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[1]  ; CK_50MHz   ; 7.116 ; 7.116 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[2]  ; CK_50MHz   ; 7.374 ; 7.374 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[3]  ; CK_50MHz   ; 7.024 ; 7.024 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[4]  ; CK_50MHz   ; 7.388 ; 7.388 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[5]  ; CK_50MHz   ; 7.108 ; 7.108 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[6]  ; CK_50MHz   ; 7.248 ; 7.248 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[7]  ; CK_50MHz   ; 7.569 ; 7.569 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[8]  ; CK_50MHz   ; 7.277 ; 7.277 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[9]  ; CK_50MHz   ; 7.251 ; 7.251 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[10] ; CK_50MHz   ; 7.282 ; 7.282 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[11] ; CK_50MHz   ; 7.384 ; 7.384 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[12] ; CK_50MHz   ; 7.350 ; 7.350 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[13] ; CK_50MHz   ; 7.066 ; 7.066 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[14] ; CK_50MHz   ; 7.344 ; 7.344 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[15] ; CK_50MHz   ; 7.596 ; 7.596 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[16] ; CK_50MHz   ; 7.362 ; 7.362 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[17] ; CK_50MHz   ; 7.366 ; 7.366 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[18] ; CK_50MHz   ; 7.606 ; 7.606 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[19] ; CK_50MHz   ; 7.516 ; 7.516 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[20] ; CK_50MHz   ; 7.715 ; 7.715 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[21] ; CK_50MHz   ; 7.372 ; 7.372 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[22] ; CK_50MHz   ; 7.046 ; 7.046 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[23] ; CK_50MHz   ; 7.042 ; 7.042 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[24] ; CK_50MHz   ; 7.357 ; 7.357 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[25] ; CK_50MHz   ; 7.061 ; 7.061 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[26] ; CK_50MHz   ; 7.259 ; 7.259 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[27] ; CK_50MHz   ; 7.057 ; 7.057 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[28] ; CK_50MHz   ; 7.361 ; 7.361 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[29] ; CK_50MHz   ; 7.355 ; 7.355 ; Rise       ; CK_50MHz        ;
; Random_Number[*]      ; CK_50MHz   ; 7.329 ; 7.329 ; Rise       ; CK_50MHz        ;
;  Random_Number[0]     ; CK_50MHz   ; 7.398 ; 7.398 ; Rise       ; CK_50MHz        ;
;  Random_Number[1]     ; CK_50MHz   ; 7.566 ; 7.566 ; Rise       ; CK_50MHz        ;
;  Random_Number[2]     ; CK_50MHz   ; 7.350 ; 7.350 ; Rise       ; CK_50MHz        ;
;  Random_Number[3]     ; CK_50MHz   ; 7.329 ; 7.329 ; Rise       ; CK_50MHz        ;
;  Random_Number[4]     ; CK_50MHz   ; 7.592 ; 7.592 ; Rise       ; CK_50MHz        ;
;  Random_Number[5]     ; CK_50MHz   ; 7.518 ; 7.518 ; Rise       ; CK_50MHz        ;
;  Random_Number[6]     ; CK_50MHz   ; 7.401 ; 7.401 ; Rise       ; CK_50MHz        ;
;  Random_Number[7]     ; CK_50MHz   ; 7.830 ; 7.830 ; Rise       ; CK_50MHz        ;
; Termine_Attesa        ; CK_50MHz   ; 9.254 ; 9.254 ; Rise       ; CK_50MHz        ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CK_50MHz ; -1.871 ; -44.728       ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CK_50MHz ; 0.241 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CK_50MHz ; -1.380 ; -39.380            ;
+----------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CK_50MHz'                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.871 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.912      ;
; -1.857 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.887      ;
; -1.837 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.867      ;
; -1.804 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.845      ;
; -1.804 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.845      ;
; -1.790 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.820      ;
; -1.790 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.820      ;
; -1.770 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.800      ;
; -1.770 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.800      ;
; -1.762 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.792      ;
; -1.761 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.802      ;
; -1.747 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.777      ;
; -1.728 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.758      ;
; -1.727 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.757      ;
; -1.724 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.765      ;
; -1.719 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.760      ;
; -1.705 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.735      ;
; -1.702 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.743      ;
; -1.700 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.741      ;
; -1.696 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.737      ;
; -1.695 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.725      ;
; -1.695 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.725      ;
; -1.688 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.718      ;
; -1.686 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.716      ;
; -1.685 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.715      ;
; -1.684 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.725      ;
; -1.668 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.698      ;
; -1.666 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.696      ;
; -1.661 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.691      ;
; -1.661 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.691      ;
; -1.658 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.699      ;
; -1.657 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.698      ;
; -1.657 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.698      ;
; -1.652 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.682      ;
; -1.644 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.674      ;
; -1.634 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.007      ; 2.673      ;
; -1.629 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.670      ;
; -1.629 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.670      ;
; -1.627 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.668      ;
; -1.627 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.004     ; 2.655      ;
; -1.624 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.654      ;
; -1.618 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.648      ;
; -1.617 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.658      ;
; -1.617 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.658      ;
; -1.614 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.655      ;
; -1.613 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.643      ;
; -1.610 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.640      ;
; -1.607 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.004     ; 2.635      ;
; -1.593 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.623      ;
; -1.593 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.623      ;
; -1.591 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.621      ;
; -1.586 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.627      ;
; -1.576 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.606      ;
; -1.574 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.615      ;
; -1.572 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.613      ;
; -1.559 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.589      ;
; -1.557 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.587      ;
; -1.555 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.596      ;
; -1.553 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.594      ;
; -1.549 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.590      ;
; -1.549 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.579      ;
; -1.546 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.587      ;
; -1.544 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.585      ;
; -1.542 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.572      ;
; -1.539 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.569      ;
; -1.532 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.004     ; 2.560      ;
; -1.532 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.573      ;
; -1.527 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.568      ;
; -1.525 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.566      ;
; -1.522 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.563      ;
; -1.522 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.552      ;
; -1.519 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.560      ;
; -1.519 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.549      ;
; -1.518 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[4]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.000      ; 2.550      ;
; -1.518 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.548      ;
; -1.515 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.545      ;
; -1.515 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.556      ;
; -1.513 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.554      ;
; -1.511 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.552      ;
; -1.508 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.538      ;
; -1.505 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.535      ;
; -1.498 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.004     ; 2.526      ;
; -1.488 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.518      ;
; -1.485 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.515      ;
; -1.485 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.515      ;
; -1.484 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.514      ;
; -1.483 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.524      ;
; -1.480 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.521      ;
; -1.471 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.512      ;
; -1.470 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.511      ;
; -1.470 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.500      ;
; -1.466 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.007      ; 2.505      ;
; -1.456 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.486      ;
; -1.454 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[5]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.000      ; 2.486      ;
; -1.454 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.007      ; 2.493      ;
; -1.452 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.493      ;
; -1.447 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.477      ;
; -1.444 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; -0.002     ; 2.474      ;
; -1.440 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[18] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.481      ;
; -1.440 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 1.000        ; 0.009      ; 2.481      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CK_50MHz'                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.241 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.393      ;
; 0.355 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.507      ;
; 0.358 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[0]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[0]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[10] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[10] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[8]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[8]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[12] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[12] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[13] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[13] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[1]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[1]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[6]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[6]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.515      ;
; 0.366 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[3]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[3]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.518      ;
; 0.371 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[7]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[7]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[18] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[18] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[11] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[11] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[9]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[9]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.526      ;
; 0.378 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[5]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[5]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.530      ;
; 0.378 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[2]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[2]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[4]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[4]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.531      ;
; 0.391 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.543      ;
; 0.395 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; CK_50MHz     ; CK_50MHz    ; 0.000        ; -0.011     ; 0.536      ;
; 0.423 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.011      ; 0.586      ;
; 0.438 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.590      ;
; 0.440 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.592      ;
; 0.452 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; CK_50MHz     ; CK_50MHz    ; 0.000        ; -0.011     ; 0.593      ;
; 0.490 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ; CK_50MHz     ; CK_50MHz    ; 0.000        ; -0.011     ; 0.631      ;
; 0.493 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.645      ;
; 0.496 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[18] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[0]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[1]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[10] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[11] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[8]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[9]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[12] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[13] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[13] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.651      ;
; 0.501 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[1]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[2]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.653      ;
; 0.504 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[3]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[4]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.656      ;
; 0.511 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[18] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[7]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[8]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[11] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[12] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[9]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[10] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.666      ;
; 0.518 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[5]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[6]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.670      ;
; 0.518 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[2]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[3]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.670      ;
; 0.519 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[4]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[5]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.671      ;
; 0.528 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.680      ;
; 0.531 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.683      ;
; 0.532 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[18] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.684      ;
; 0.532 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[0]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[2]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[10] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[12] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[8]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[10] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[12] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.686      ;
; 0.536 ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.688      ;
; 0.536 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.688      ;
; 0.536 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[1]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[3]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.688      ;
; 0.539 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[3]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[5]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.691      ;
; 0.544 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.002      ; 0.698      ;
; 0.546 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[18] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[7]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[9]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[11] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[13] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.699      ;
; 0.549 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[9]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[11] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.701      ;
; 0.553 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[2]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[4]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.705      ;
; 0.554 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[4]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[6]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.706      ;
; 0.556 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[6]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[7]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.708      ;
; 0.563 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[18] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.715      ;
; 0.566 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.718      ;
; 0.567 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.719      ;
; 0.567 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[0]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[3]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.719      ;
; 0.568 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.720      ;
; 0.568 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[10] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[13] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.720      ;
; 0.568 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[8]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[11] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.720      ;
; 0.571 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.723      ;
; 0.571 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[1]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[4]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.723      ;
; 0.574 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[3]  ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[6]  ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.000      ; 0.726      ;
; 0.579 ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ; CK_50MHz     ; CK_50MHz    ; 0.000        ; 0.002      ; 0.733      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CK_50MHz'                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CK_50MHz ; Rise       ; CK_50MHz                                                                                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[25] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[26] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[27] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[28] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[29] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; Contatore_Tempo_random:inst8|lpm_counter:LPM_COUNTER_component|cntr_84j:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; lpm_shiftreg0_LFSR_RANDOM:inst4|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; CK_50MHz|combout                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; CK_50MHz|combout                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; CK_50MHz~clkctrl|inclk[0]                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; CK_50MHz~clkctrl|inclk[0]                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; CK_50MHz~clkctrl|outclk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; CK_50MHz~clkctrl|outclk                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[0]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[0]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[1]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[1]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[2]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[2]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[3]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[3]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[4]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[4]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[5]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[5]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[6]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[6]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[7]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CK_50MHz ; Rise       ; inst4|LPM_SHIFTREG_component|dffs[7]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CK_50MHz ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                               ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; Inizio_Attesa ; CK_50MHz   ; 0.565 ; 0.565 ; Rise       ; CK_50MHz        ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; Inizio_Attesa ; CK_50MHz   ; -0.322 ; -0.322 ; Rise       ; CK_50MHz        ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Conteggio_finale[*]   ; CK_50MHz   ; 4.304 ; 4.304 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[0]  ; CK_50MHz   ; 4.052 ; 4.052 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[1]  ; CK_50MHz   ; 3.951 ; 3.951 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[2]  ; CK_50MHz   ; 4.140 ; 4.140 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[3]  ; CK_50MHz   ; 3.896 ; 3.896 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[4]  ; CK_50MHz   ; 4.150 ; 4.150 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[5]  ; CK_50MHz   ; 3.957 ; 3.957 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[6]  ; CK_50MHz   ; 4.037 ; 4.037 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[7]  ; CK_50MHz   ; 4.216 ; 4.216 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[8]  ; CK_50MHz   ; 4.005 ; 4.005 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[9]  ; CK_50MHz   ; 4.010 ; 4.010 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[10] ; CK_50MHz   ; 4.012 ; 4.012 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[11] ; CK_50MHz   ; 4.135 ; 4.135 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[12] ; CK_50MHz   ; 4.058 ; 4.058 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[13] ; CK_50MHz   ; 3.921 ; 3.921 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[14] ; CK_50MHz   ; 4.042 ; 4.042 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[15] ; CK_50MHz   ; 4.241 ; 4.241 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[16] ; CK_50MHz   ; 4.047 ; 4.047 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[17] ; CK_50MHz   ; 4.064 ; 4.064 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[18] ; CK_50MHz   ; 4.250 ; 4.250 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[19] ; CK_50MHz   ; 4.160 ; 4.160 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[20] ; CK_50MHz   ; 4.304 ; 4.304 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[21] ; CK_50MHz   ; 4.075 ; 4.075 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[22] ; CK_50MHz   ; 3.907 ; 3.907 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[23] ; CK_50MHz   ; 3.908 ; 3.908 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[24] ; CK_50MHz   ; 4.058 ; 4.058 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[25] ; CK_50MHz   ; 3.923 ; 3.923 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[26] ; CK_50MHz   ; 4.029 ; 4.029 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[27] ; CK_50MHz   ; 3.916 ; 3.916 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[28] ; CK_50MHz   ; 4.065 ; 4.065 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[29] ; CK_50MHz   ; 4.052 ; 4.052 ; Rise       ; CK_50MHz        ;
; Random_Number[*]      ; CK_50MHz   ; 4.281 ; 4.281 ; Rise       ; CK_50MHz        ;
;  Random_Number[0]     ; CK_50MHz   ; 4.138 ; 4.138 ; Rise       ; CK_50MHz        ;
;  Random_Number[1]     ; CK_50MHz   ; 4.216 ; 4.216 ; Rise       ; CK_50MHz        ;
;  Random_Number[2]     ; CK_50MHz   ; 4.068 ; 4.068 ; Rise       ; CK_50MHz        ;
;  Random_Number[3]     ; CK_50MHz   ; 4.050 ; 4.050 ; Rise       ; CK_50MHz        ;
;  Random_Number[4]     ; CK_50MHz   ; 4.195 ; 4.195 ; Rise       ; CK_50MHz        ;
;  Random_Number[5]     ; CK_50MHz   ; 4.120 ; 4.120 ; Rise       ; CK_50MHz        ;
;  Random_Number[6]     ; CK_50MHz   ; 4.137 ; 4.137 ; Rise       ; CK_50MHz        ;
;  Random_Number[7]     ; CK_50MHz   ; 4.281 ; 4.281 ; Rise       ; CK_50MHz        ;
; Termine_Attesa        ; CK_50MHz   ; 5.417 ; 5.417 ; Rise       ; CK_50MHz        ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Conteggio_finale[*]   ; CK_50MHz   ; 3.896 ; 3.896 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[0]  ; CK_50MHz   ; 4.052 ; 4.052 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[1]  ; CK_50MHz   ; 3.951 ; 3.951 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[2]  ; CK_50MHz   ; 4.140 ; 4.140 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[3]  ; CK_50MHz   ; 3.896 ; 3.896 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[4]  ; CK_50MHz   ; 4.150 ; 4.150 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[5]  ; CK_50MHz   ; 3.957 ; 3.957 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[6]  ; CK_50MHz   ; 4.037 ; 4.037 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[7]  ; CK_50MHz   ; 4.216 ; 4.216 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[8]  ; CK_50MHz   ; 4.005 ; 4.005 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[9]  ; CK_50MHz   ; 4.010 ; 4.010 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[10] ; CK_50MHz   ; 4.012 ; 4.012 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[11] ; CK_50MHz   ; 4.135 ; 4.135 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[12] ; CK_50MHz   ; 4.058 ; 4.058 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[13] ; CK_50MHz   ; 3.921 ; 3.921 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[14] ; CK_50MHz   ; 4.042 ; 4.042 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[15] ; CK_50MHz   ; 4.241 ; 4.241 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[16] ; CK_50MHz   ; 4.047 ; 4.047 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[17] ; CK_50MHz   ; 4.064 ; 4.064 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[18] ; CK_50MHz   ; 4.250 ; 4.250 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[19] ; CK_50MHz   ; 4.160 ; 4.160 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[20] ; CK_50MHz   ; 4.304 ; 4.304 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[21] ; CK_50MHz   ; 4.075 ; 4.075 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[22] ; CK_50MHz   ; 3.907 ; 3.907 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[23] ; CK_50MHz   ; 3.908 ; 3.908 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[24] ; CK_50MHz   ; 4.058 ; 4.058 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[25] ; CK_50MHz   ; 3.923 ; 3.923 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[26] ; CK_50MHz   ; 4.029 ; 4.029 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[27] ; CK_50MHz   ; 3.916 ; 3.916 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[28] ; CK_50MHz   ; 4.065 ; 4.065 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[29] ; CK_50MHz   ; 4.052 ; 4.052 ; Rise       ; CK_50MHz        ;
; Random_Number[*]      ; CK_50MHz   ; 4.050 ; 4.050 ; Rise       ; CK_50MHz        ;
;  Random_Number[0]     ; CK_50MHz   ; 4.138 ; 4.138 ; Rise       ; CK_50MHz        ;
;  Random_Number[1]     ; CK_50MHz   ; 4.216 ; 4.216 ; Rise       ; CK_50MHz        ;
;  Random_Number[2]     ; CK_50MHz   ; 4.068 ; 4.068 ; Rise       ; CK_50MHz        ;
;  Random_Number[3]     ; CK_50MHz   ; 4.050 ; 4.050 ; Rise       ; CK_50MHz        ;
;  Random_Number[4]     ; CK_50MHz   ; 4.195 ; 4.195 ; Rise       ; CK_50MHz        ;
;  Random_Number[5]     ; CK_50MHz   ; 4.120 ; 4.120 ; Rise       ; CK_50MHz        ;
;  Random_Number[6]     ; CK_50MHz   ; 4.137 ; 4.137 ; Rise       ; CK_50MHz        ;
;  Random_Number[7]     ; CK_50MHz   ; 4.281 ; 4.281 ; Rise       ; CK_50MHz        ;
; Termine_Attesa        ; CK_50MHz   ; 4.904 ; 4.904 ; Rise       ; CK_50MHz        ;
+-----------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.315   ; 0.241 ; N/A      ; N/A     ; -1.380              ;
;  CK_50MHz        ; -5.315   ; 0.241 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS  ; -138.173 ; 0.0   ; 0.0      ; 0.0     ; -39.38              ;
;  CK_50MHz        ; -138.173 ; 0.000 ; N/A      ; N/A     ; -39.380             ;
+------------------+----------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; Inizio_Attesa ; CK_50MHz   ; 1.724 ; 1.724 ; Rise       ; CK_50MHz        ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; Inizio_Attesa ; CK_50MHz   ; -0.322 ; -0.322 ; Rise       ; CK_50MHz        ;
+---------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Conteggio_finale[*]   ; CK_50MHz   ; 7.715  ; 7.715  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[0]  ; CK_50MHz   ; 7.344  ; 7.344  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[1]  ; CK_50MHz   ; 7.116  ; 7.116  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[2]  ; CK_50MHz   ; 7.374  ; 7.374  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[3]  ; CK_50MHz   ; 7.024  ; 7.024  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[4]  ; CK_50MHz   ; 7.388  ; 7.388  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[5]  ; CK_50MHz   ; 7.108  ; 7.108  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[6]  ; CK_50MHz   ; 7.248  ; 7.248  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[7]  ; CK_50MHz   ; 7.569  ; 7.569  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[8]  ; CK_50MHz   ; 7.277  ; 7.277  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[9]  ; CK_50MHz   ; 7.251  ; 7.251  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[10] ; CK_50MHz   ; 7.282  ; 7.282  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[11] ; CK_50MHz   ; 7.384  ; 7.384  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[12] ; CK_50MHz   ; 7.350  ; 7.350  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[13] ; CK_50MHz   ; 7.066  ; 7.066  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[14] ; CK_50MHz   ; 7.344  ; 7.344  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[15] ; CK_50MHz   ; 7.596  ; 7.596  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[16] ; CK_50MHz   ; 7.362  ; 7.362  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[17] ; CK_50MHz   ; 7.366  ; 7.366  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[18] ; CK_50MHz   ; 7.606  ; 7.606  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[19] ; CK_50MHz   ; 7.516  ; 7.516  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[20] ; CK_50MHz   ; 7.715  ; 7.715  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[21] ; CK_50MHz   ; 7.372  ; 7.372  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[22] ; CK_50MHz   ; 7.046  ; 7.046  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[23] ; CK_50MHz   ; 7.042  ; 7.042  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[24] ; CK_50MHz   ; 7.357  ; 7.357  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[25] ; CK_50MHz   ; 7.061  ; 7.061  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[26] ; CK_50MHz   ; 7.259  ; 7.259  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[27] ; CK_50MHz   ; 7.057  ; 7.057  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[28] ; CK_50MHz   ; 7.361  ; 7.361  ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[29] ; CK_50MHz   ; 7.355  ; 7.355  ; Rise       ; CK_50MHz        ;
; Random_Number[*]      ; CK_50MHz   ; 7.830  ; 7.830  ; Rise       ; CK_50MHz        ;
;  Random_Number[0]     ; CK_50MHz   ; 7.398  ; 7.398  ; Rise       ; CK_50MHz        ;
;  Random_Number[1]     ; CK_50MHz   ; 7.566  ; 7.566  ; Rise       ; CK_50MHz        ;
;  Random_Number[2]     ; CK_50MHz   ; 7.350  ; 7.350  ; Rise       ; CK_50MHz        ;
;  Random_Number[3]     ; CK_50MHz   ; 7.329  ; 7.329  ; Rise       ; CK_50MHz        ;
;  Random_Number[4]     ; CK_50MHz   ; 7.592  ; 7.592  ; Rise       ; CK_50MHz        ;
;  Random_Number[5]     ; CK_50MHz   ; 7.518  ; 7.518  ; Rise       ; CK_50MHz        ;
;  Random_Number[6]     ; CK_50MHz   ; 7.401  ; 7.401  ; Rise       ; CK_50MHz        ;
;  Random_Number[7]     ; CK_50MHz   ; 7.830  ; 7.830  ; Rise       ; CK_50MHz        ;
; Termine_Attesa        ; CK_50MHz   ; 10.333 ; 10.333 ; Rise       ; CK_50MHz        ;
+-----------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Conteggio_finale[*]   ; CK_50MHz   ; 3.896 ; 3.896 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[0]  ; CK_50MHz   ; 4.052 ; 4.052 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[1]  ; CK_50MHz   ; 3.951 ; 3.951 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[2]  ; CK_50MHz   ; 4.140 ; 4.140 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[3]  ; CK_50MHz   ; 3.896 ; 3.896 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[4]  ; CK_50MHz   ; 4.150 ; 4.150 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[5]  ; CK_50MHz   ; 3.957 ; 3.957 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[6]  ; CK_50MHz   ; 4.037 ; 4.037 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[7]  ; CK_50MHz   ; 4.216 ; 4.216 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[8]  ; CK_50MHz   ; 4.005 ; 4.005 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[9]  ; CK_50MHz   ; 4.010 ; 4.010 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[10] ; CK_50MHz   ; 4.012 ; 4.012 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[11] ; CK_50MHz   ; 4.135 ; 4.135 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[12] ; CK_50MHz   ; 4.058 ; 4.058 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[13] ; CK_50MHz   ; 3.921 ; 3.921 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[14] ; CK_50MHz   ; 4.042 ; 4.042 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[15] ; CK_50MHz   ; 4.241 ; 4.241 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[16] ; CK_50MHz   ; 4.047 ; 4.047 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[17] ; CK_50MHz   ; 4.064 ; 4.064 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[18] ; CK_50MHz   ; 4.250 ; 4.250 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[19] ; CK_50MHz   ; 4.160 ; 4.160 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[20] ; CK_50MHz   ; 4.304 ; 4.304 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[21] ; CK_50MHz   ; 4.075 ; 4.075 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[22] ; CK_50MHz   ; 3.907 ; 3.907 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[23] ; CK_50MHz   ; 3.908 ; 3.908 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[24] ; CK_50MHz   ; 4.058 ; 4.058 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[25] ; CK_50MHz   ; 3.923 ; 3.923 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[26] ; CK_50MHz   ; 4.029 ; 4.029 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[27] ; CK_50MHz   ; 3.916 ; 3.916 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[28] ; CK_50MHz   ; 4.065 ; 4.065 ; Rise       ; CK_50MHz        ;
;  Conteggio_finale[29] ; CK_50MHz   ; 4.052 ; 4.052 ; Rise       ; CK_50MHz        ;
; Random_Number[*]      ; CK_50MHz   ; 4.050 ; 4.050 ; Rise       ; CK_50MHz        ;
;  Random_Number[0]     ; CK_50MHz   ; 4.138 ; 4.138 ; Rise       ; CK_50MHz        ;
;  Random_Number[1]     ; CK_50MHz   ; 4.216 ; 4.216 ; Rise       ; CK_50MHz        ;
;  Random_Number[2]     ; CK_50MHz   ; 4.068 ; 4.068 ; Rise       ; CK_50MHz        ;
;  Random_Number[3]     ; CK_50MHz   ; 4.050 ; 4.050 ; Rise       ; CK_50MHz        ;
;  Random_Number[4]     ; CK_50MHz   ; 4.195 ; 4.195 ; Rise       ; CK_50MHz        ;
;  Random_Number[5]     ; CK_50MHz   ; 4.120 ; 4.120 ; Rise       ; CK_50MHz        ;
;  Random_Number[6]     ; CK_50MHz   ; 4.137 ; 4.137 ; Rise       ; CK_50MHz        ;
;  Random_Number[7]     ; CK_50MHz   ; 4.281 ; 4.281 ; Rise       ; CK_50MHz        ;
; Termine_Attesa        ; CK_50MHz   ; 4.904 ; 4.904 ; Rise       ; CK_50MHz        ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CK_50MHz   ; CK_50MHz ; 4827     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CK_50MHz   ; CK_50MHz ; 4827     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 30    ; 30   ;
; Unconstrained Output Ports      ; 39    ; 39   ;
; Unconstrained Output Port Paths ; 68    ; 68   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition
    Info: Processing started: Thu Jan 10 21:29:11 2019
Info: Command: quartus_sta Random_Time_Generator -c Random_Time_Generator
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Random_Time_Generator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CK_50MHz CK_50MHz
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.315
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.315      -138.173 CK_50MHz 
Info (332146): Worst-case hold slack is 0.527
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.527         0.000 CK_50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -39.380 CK_50MHz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 39 output pins without output pin load capacitance assignment
    Info (306007): Pin "Termine_Attesa" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Conteggio_finale[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Random_Number[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Random_Number[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Random_Number[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Random_Number[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Random_Number[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Random_Number[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Random_Number[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "Random_Number[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.871
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.871       -44.728 CK_50MHz 
Info (332146): Worst-case hold slack is 0.241
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.241         0.000 CK_50MHz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -39.380 CK_50MHz 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 333 megabytes
    Info: Processing ended: Thu Jan 10 21:29:14 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


