Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework1/ChampSim/ipc1_public/server_018.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3616810 heartbeat IPC: 2.76487 cumulative IPC: 2.76487 (Simulation time: 0 hr 6 min 9 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7238362 heartbeat IPC: 2.76125 cumulative IPC: 2.76306 (Simulation time: 0 hr 13 min 57 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10714117 heartbeat IPC: 2.87707 cumulative IPC: 2.80004 (Simulation time: 0 hr 20 min 35 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14226296 heartbeat IPC: 2.84723 cumulative IPC: 2.81169 (Simulation time: 0 hr 28 min 34 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 17843860 heartbeat IPC: 2.76429 cumulative IPC: 2.80208 (Simulation time: 0 hr 33 min 49 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 17843860 (Simulation time: 0 hr 33 min 49 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 36157027 heartbeat IPC: 0.546055 cumulative IPC: 0.546055 (Simulation time: 0 hr 38 min 17 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 54568410 heartbeat IPC: 0.543142 cumulative IPC: 0.544595 (Simulation time: 0 hr 42 min 29 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 72767355 heartbeat IPC: 0.549482 cumulative IPC: 0.546214 (Simulation time: 0 hr 47 min 15 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 91217355 heartbeat IPC: 0.542006 cumulative IPC: 0.545156 (Simulation time: 0 hr 50 min 49 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 109664664 heartbeat IPC: 0.542084 cumulative IPC: 0.544539 (Simulation time: 0 hr 52 min 5 sec) 
Finished CPU 0 instructions: 50000002 cycles: 91820806 cumulative IPC: 0.544539 (Simulation time: 0 hr 52 min 5 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.544539 instructions: 50000002 cycles: 91820806
L1D TOTAL     ACCESS:   18640301  HIT:   16422581  MISS:    2217720
L1D LOAD      ACCESS:    7042396  HIT:    6302192  MISS:     740204
L1D RFO       ACCESS:    5851685  HIT:    4899263  MISS:     952422
L1D PREFETCH  ACCESS:    5746220  HIT:    5221126  MISS:     525094
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7084220  ISSUED:    6881844  USEFUL:     185335  USELESS:     339847
L1D AVERAGE MISS LATENCY: 179.078 cycles
L1I TOTAL     ACCESS:   20040446  HIT:   16309985  MISS:    3730461
L1I LOAD      ACCESS:   10172156  HIT:   10158834  MISS:      13322
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    9868290  HIT:    6151151  MISS:    3717139
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    9884597  ISSUED:    9880527  USEFUL:    2676930  USELESS:    1040146
L1I AVERAGE MISS LATENCY: 17.1633 cycles
L2C TOTAL     ACCESS:    8601020  HIT:    6726825  MISS:    1874195
L2C LOAD      ACCESS:     505415  HIT:     237888  MISS:     267527
L2C RFO       ACCESS:     951749  HIT:      20994  MISS:     930755
L2C PREFETCH  ACCESS:    5973793  HIT:    5301569  MISS:     672224
L2C WRITEBACK ACCESS:    1170063  HIT:    1166374  MISS:       3689
L2C PREFETCH  REQUESTED:    4263045  ISSUED:    4260049  USEFUL:      20915  USELESS:     652181
L2C AVERAGE MISS LATENCY: 220.08 cycles
LLC TOTAL     ACCESS:    4096018  HIT:    2626130  MISS:    1469888
LLC LOAD      ACCESS:     267509  HIT:     161481  MISS:     106028
LLC RFO       ACCESS:     930751  HIT:     134763  MISS:     795988
LLC PREFETCH  ACCESS:    1795305  HIT:    1229332  MISS:     565973
LLC WRITEBACK ACCESS:    1102453  HIT:    1100554  MISS:       1899
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      30625  USELESS:     535351
LLC AVERAGE MISS LATENCY: 280.82 cycles
Major fault: 0 Minor fault: 22453
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     400186  ROW_BUFFER_MISS:    1067516
 DBUS_CONGESTED:    1429100
 WQ ROW_BUFFER_HIT:     279223  ROW_BUFFER_MISS:     625216  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.7114% MPKI: 0.47678 Average ROB Occupancy at Mispredict: 213.274

Branch types
NOT_BRANCH: 41741002 83.482%
BRANCH_DIRECT_JUMP: 458652 0.917304%
BRANCH_INDIRECT: 48282 0.096564%
BRANCH_CONDITIONAL: 5930880 11.8618%
BRANCH_DIRECT_CALL: 744230 1.48846%
BRANCH_INDIRECT_CALL: 166336 0.332672%
BRANCH_RETURN: 910589 1.82118%
BRANCH_OTHER: 0 0%

