.reg .u32       tid_x;
.reg .u64       tid_x_64;
.reg .u32       ntid_x;
.reg .u32       ctaid_x;
.reg .u64       global_id_64;

mov.u32         tid_x, %tid.x;
cvt.u64.u32     tid_x_64, tid_x;
mov.u32         ctaid_x, %ctaid.x;
mov.u32         ntid_x, %ntid.x;
mad.wide.u32    global_id_64, ntid_x, ctaid_x, tid_x_64;

mad.lo.u64      input0_addr, global_id_64, 2, input0_addr;
mad.lo.u64      input1_addr, global_id_64, 2, input1_addr;
mad.lo.u64      input2_addr, global_id_64, 2, input2_addr;
mad.lo.u64      output_addr, global_id_64, 2, output_addr;

.reg .<TYPE> a;
.reg .<TYPE> b;
.reg .<TYPE> c;
.reg .<TYPE> d;

ld.<TYPE> a, [input0_addr];
ld.<TYPE> b, [input1_addr];
ld.<TYPE> c, [input2_addr];

sad.<TYPE> d, a, b, c;
st.<TYPE> [output_addr], d;
