

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Mon Mar 11 09:00:26 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  26.256 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2097|     2097|  55.059 us|  55.059 us|  2098|  2098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                        |                                             |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_198  |mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6  |     1030|     1030|  20.600 us|  20.600 us|  1030|  1030|       no|
        |grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266                  |mm_Pipeline_VITIS_LOOP_84_7                  |     1062|     1062|  27.884 us|  27.884 us|  1062|  1062|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       16|   201|   27248|   27030|    -|
|Memory           |       32|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|    1779|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       48|   201|   27256|   28809|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        3|    15|       3|       7|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+-----+-------+-------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+-----+-------+-------+-----+
    |fmul_32ns_32ns_32_2_max_dsp_1_U169                      |fmul_32ns_32ns_32_2_max_dsp_1                |        0|    3|    128|    135|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U170                      |fmul_32ns_32ns_32_2_max_dsp_1                |        0|    3|    128|    135|    0|
    |grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_198  |mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6  |        0|    0|    237|    248|    0|
    |grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266                  |mm_Pipeline_VITIS_LOOP_84_7                  |       16|  195|  26755|  26512|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                   |                                             |       16|  201|  27248|  27030|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |D_U     |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_1_U   |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_2_U   |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_3_U   |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_4_U   |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_5_U   |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_6_U   |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_7_U   |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_8_U   |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_9_U   |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_10_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_11_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_12_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_13_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_14_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_15_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_16_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_17_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_18_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_19_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_20_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_21_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_22_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_23_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_24_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_25_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_26_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_27_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_28_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_29_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_30_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |D_31_U  |D_RAM_AUTO_1R1W  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +--------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                 |       32|  0|   0|    0|  1024| 1024|    32|        32768|
    +--------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |D_10_address0  |  13|          3|    5|         15|
    |D_10_ce0       |  13|          3|    1|          3|
    |D_10_d0        |  13|          3|   32|         96|
    |D_10_we0       |  13|          3|    1|          3|
    |D_11_address0  |  13|          3|    5|         15|
    |D_11_ce0       |  13|          3|    1|          3|
    |D_11_d0        |  13|          3|   32|         96|
    |D_11_we0       |  13|          3|    1|          3|
    |D_12_address0  |  13|          3|    5|         15|
    |D_12_ce0       |  13|          3|    1|          3|
    |D_12_d0        |  13|          3|   32|         96|
    |D_12_we0       |  13|          3|    1|          3|
    |D_13_address0  |  13|          3|    5|         15|
    |D_13_ce0       |  13|          3|    1|          3|
    |D_13_d0        |  13|          3|   32|         96|
    |D_13_we0       |  13|          3|    1|          3|
    |D_14_address0  |  13|          3|    5|         15|
    |D_14_ce0       |  13|          3|    1|          3|
    |D_14_d0        |  13|          3|   32|         96|
    |D_14_we0       |  13|          3|    1|          3|
    |D_15_address0  |  13|          3|    5|         15|
    |D_15_ce0       |  13|          3|    1|          3|
    |D_15_d0        |  13|          3|   32|         96|
    |D_15_we0       |  13|          3|    1|          3|
    |D_16_address0  |  13|          3|    5|         15|
    |D_16_ce0       |  13|          3|    1|          3|
    |D_16_d0        |  13|          3|   32|         96|
    |D_16_we0       |  13|          3|    1|          3|
    |D_17_address0  |  13|          3|    5|         15|
    |D_17_ce0       |  13|          3|    1|          3|
    |D_17_d0        |  13|          3|   32|         96|
    |D_17_we0       |  13|          3|    1|          3|
    |D_18_address0  |  13|          3|    5|         15|
    |D_18_ce0       |  13|          3|    1|          3|
    |D_18_d0        |  13|          3|   32|         96|
    |D_18_we0       |  13|          3|    1|          3|
    |D_19_address0  |  13|          3|    5|         15|
    |D_19_ce0       |  13|          3|    1|          3|
    |D_19_d0        |  13|          3|   32|         96|
    |D_19_we0       |  13|          3|    1|          3|
    |D_1_address0   |  13|          3|    5|         15|
    |D_1_ce0        |  13|          3|    1|          3|
    |D_1_d0         |  13|          3|   32|         96|
    |D_1_we0        |  13|          3|    1|          3|
    |D_20_address0  |  13|          3|    5|         15|
    |D_20_ce0       |  13|          3|    1|          3|
    |D_20_d0        |  13|          3|   32|         96|
    |D_20_we0       |  13|          3|    1|          3|
    |D_21_address0  |  13|          3|    5|         15|
    |D_21_ce0       |  13|          3|    1|          3|
    |D_21_d0        |  13|          3|   32|         96|
    |D_21_we0       |  13|          3|    1|          3|
    |D_22_address0  |  13|          3|    5|         15|
    |D_22_ce0       |  13|          3|    1|          3|
    |D_22_d0        |  13|          3|   32|         96|
    |D_22_we0       |  13|          3|    1|          3|
    |D_23_address0  |  13|          3|    5|         15|
    |D_23_ce0       |  13|          3|    1|          3|
    |D_23_d0        |  13|          3|   32|         96|
    |D_23_we0       |  13|          3|    1|          3|
    |D_24_address0  |  13|          3|    5|         15|
    |D_24_ce0       |  13|          3|    1|          3|
    |D_24_d0        |  13|          3|   32|         96|
    |D_24_we0       |  13|          3|    1|          3|
    |D_25_address0  |  13|          3|    5|         15|
    |D_25_ce0       |  13|          3|    1|          3|
    |D_25_d0        |  13|          3|   32|         96|
    |D_25_we0       |  13|          3|    1|          3|
    |D_26_address0  |  13|          3|    5|         15|
    |D_26_ce0       |  13|          3|    1|          3|
    |D_26_d0        |  13|          3|   32|         96|
    |D_26_we0       |  13|          3|    1|          3|
    |D_27_address0  |  13|          3|    5|         15|
    |D_27_ce0       |  13|          3|    1|          3|
    |D_27_d0        |  13|          3|   32|         96|
    |D_27_we0       |  13|          3|    1|          3|
    |D_28_address0  |  13|          3|    5|         15|
    |D_28_ce0       |  13|          3|    1|          3|
    |D_28_d0        |  13|          3|   32|         96|
    |D_28_we0       |  13|          3|    1|          3|
    |D_29_address0  |  13|          3|    5|         15|
    |D_29_ce0       |  13|          3|    1|          3|
    |D_29_d0        |  13|          3|   32|         96|
    |D_29_we0       |  13|          3|    1|          3|
    |D_2_address0   |  13|          3|    5|         15|
    |D_2_ce0        |  13|          3|    1|          3|
    |D_2_d0         |  13|          3|   32|         96|
    |D_2_we0        |  13|          3|    1|          3|
    |D_30_address0  |  13|          3|    5|         15|
    |D_30_ce0       |  13|          3|    1|          3|
    |D_30_d0        |  13|          3|   32|         96|
    |D_30_we0       |  13|          3|    1|          3|
    |D_31_address0  |  13|          3|    5|         15|
    |D_31_ce0       |  13|          3|    1|          3|
    |D_31_d0        |  13|          3|   32|         96|
    |D_31_we0       |  13|          3|    1|          3|
    |D_3_address0   |  13|          3|    5|         15|
    |D_3_ce0        |  13|          3|    1|          3|
    |D_3_d0         |  13|          3|   32|         96|
    |D_3_we0        |  13|          3|    1|          3|
    |D_4_address0   |  13|          3|    5|         15|
    |D_4_ce0        |  13|          3|    1|          3|
    |D_4_d0         |  13|          3|   32|         96|
    |D_4_we0        |  13|          3|    1|          3|
    |D_5_address0   |  13|          3|    5|         15|
    |D_5_ce0        |  13|          3|    1|          3|
    |D_5_d0         |  13|          3|   32|         96|
    |D_5_we0        |  13|          3|    1|          3|
    |D_6_address0   |  13|          3|    5|         15|
    |D_6_ce0        |  13|          3|    1|          3|
    |D_6_d0         |  13|          3|   32|         96|
    |D_6_we0        |  13|          3|    1|          3|
    |D_7_address0   |  13|          3|    5|         15|
    |D_7_ce0        |  13|          3|    1|          3|
    |D_7_d0         |  13|          3|   32|         96|
    |D_7_we0        |  13|          3|    1|          3|
    |D_8_address0   |  13|          3|    5|         15|
    |D_8_ce0        |  13|          3|    1|          3|
    |D_8_d0         |  13|          3|   32|         96|
    |D_8_we0        |  13|          3|    1|          3|
    |D_9_address0   |  13|          3|    5|         15|
    |D_9_ce0        |  13|          3|    1|          3|
    |D_9_d0         |  13|          3|   32|         96|
    |D_9_we0        |  13|          3|    1|          3|
    |D_address0     |  13|          3|    5|         15|
    |D_ce0          |  13|          3|    1|          3|
    |D_d0           |  13|          3|   32|         96|
    |D_we0          |  13|          3|    1|          3|
    |ap_NS_fsm      |  29|          7|    1|          7|
    |grp_fu_335_ce  |  13|          3|    1|          3|
    |grp_fu_335_p0  |  17|          4|   32|        128|
    |grp_fu_335_p1  |  17|          4|   32|        128|
    |grp_fu_358_ce  |  13|          3|    1|          3|
    |grp_fu_358_p0  |  13|          3|   32|         96|
    |grp_fu_358_p1  |  13|          3|   32|         96|
    +---------------+----+-----------+-----+-----------+
    |Total          |1779|        411| 1379|       4205|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                            |  6|   0|    6|          0|
    |grp_mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6_fu_198_ap_start_reg  |  1|   0|    1|          0|
    |grp_mm_Pipeline_VITIS_LOOP_84_7_fu_266_ap_start_reg                  |  1|   0|    1|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                |  8|   0|    8|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|            mm|  return value|
|gamma      |   in|   32|     ap_none|         gamma|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

