 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Wed Nov 10 23:27:17 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row2_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_82 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  row2_reg[12]/CK (DFF_X1)               0.0000     0.0000 r
  row2_reg[12]/QN (DFF_X1)               0.4926     0.4926 r
  U1032/Z (XOR2_X1)                      0.5529     1.0454 r
  U1054/ZN (XNOR2_X1)                    0.3786     1.4241 r
  U1055/ZN (XNOR2_X1)                    0.3796     1.8037 r
  U1056/ZN (NAND2_X1)                    0.1292     1.9329 f
  U1057/ZN (AOI211_X1)                   0.5942     2.5271 r
  R_82/D (DFF_X1)                        0.0000     2.5271 r
  data arrival time                                 2.5271

  clock clk (rise edge)                  2.9000     2.9000
  clock network delay (ideal)            0.0000     2.9000
  clock uncertainty                     -0.0500     2.8500
  R_82/CK (DFF_X1)                       0.0000     2.8500 r
  library setup time                    -0.3043     2.5457
  data required time                                2.5457
  -----------------------------------------------------------
  data required time                                2.5457
  data arrival time                                -2.5271
  -----------------------------------------------------------
  slack (MET)                                       0.0186


1
