###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       386799   # Number of WRITE/WRITEP commands
num_reads_done                 =       710214   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       579049   # Number of read row buffer hits
num_read_cmds                  =       710212   # Number of READ/READP commands
num_writes_done                =       386802   # Number of read requests issued
num_write_row_hits             =       298908   # Number of write row buffer hits
num_act_cmds                   =       220017   # Number of ACT commands
num_pre_cmds                   =       219989   # Number of PRE commands
num_ondemand_pres              =       196035   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9555223   # Cyles of rank active rank.0
rank_active_cycles.1           =      9319319   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       444777   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       680681   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1030865   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11833   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3448   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2728   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3875   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5544   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         8658   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7454   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          900   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          440   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21271   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           89   # Write cmd latency (cycles)
write_latency[20-39]           =         1428   # Write cmd latency (cycles)
write_latency[40-59]           =         2410   # Write cmd latency (cycles)
write_latency[60-79]           =         5529   # Write cmd latency (cycles)
write_latency[80-99]           =        11016   # Write cmd latency (cycles)
write_latency[100-119]         =        14763   # Write cmd latency (cycles)
write_latency[120-139]         =        19193   # Write cmd latency (cycles)
write_latency[140-159]         =        22099   # Write cmd latency (cycles)
write_latency[160-179]         =        24632   # Write cmd latency (cycles)
write_latency[180-199]         =        25654   # Write cmd latency (cycles)
write_latency[200-]            =       259986   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       279398   # Read request latency (cycles)
read_latency[40-59]            =        93088   # Read request latency (cycles)
read_latency[60-79]            =        91835   # Read request latency (cycles)
read_latency[80-99]            =        34552   # Read request latency (cycles)
read_latency[100-119]          =        24824   # Read request latency (cycles)
read_latency[120-139]          =        21218   # Read request latency (cycles)
read_latency[140-159]          =        16224   # Read request latency (cycles)
read_latency[160-179]          =        12893   # Read request latency (cycles)
read_latency[180-199]          =        10904   # Read request latency (cycles)
read_latency[200-]             =       125276   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.9309e+09   # Write energy
read_energy                    =  2.86357e+09   # Read energy
act_energy                     =  6.01967e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.13493e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.26727e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96246e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81526e+09   # Active standby energy rank.1
average_read_latency           =      135.078   # Average read request latency (cycles)
average_interarrival           =       9.1153   # Average request interarrival latency (cycles)
total_energy                   =   1.8419e+10   # Total energy (pJ)
average_power                  =       1841.9   # Average power (mW)
average_bandwidth              =       9.3612   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       399230   # Number of WRITE/WRITEP commands
num_reads_done                 =       720868   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       584333   # Number of read row buffer hits
num_read_cmds                  =       720868   # Number of READ/READP commands
num_writes_done                =       399235   # Number of read requests issued
num_write_row_hits             =       304954   # Number of write row buffer hits
num_act_cmds                   =       231747   # Number of ACT commands
num_pre_cmds                   =       231720   # Number of PRE commands
num_ondemand_pres              =       207612   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9464429   # Cyles of rank active rank.0
rank_active_cycles.1           =      9420558   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       535571   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       579442   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1054400   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11702   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3276   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2607   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3828   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5502   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         8914   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7254   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          964   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          467   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21214   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           94   # Write cmd latency (cycles)
write_latency[20-39]           =         1441   # Write cmd latency (cycles)
write_latency[40-59]           =         2532   # Write cmd latency (cycles)
write_latency[60-79]           =         6063   # Write cmd latency (cycles)
write_latency[80-99]           =        12319   # Write cmd latency (cycles)
write_latency[100-119]         =        16300   # Write cmd latency (cycles)
write_latency[120-139]         =        21331   # Write cmd latency (cycles)
write_latency[140-159]         =        24796   # Write cmd latency (cycles)
write_latency[160-179]         =        26760   # Write cmd latency (cycles)
write_latency[180-199]         =        27329   # Write cmd latency (cycles)
write_latency[200-]            =       260265   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       269693   # Read request latency (cycles)
read_latency[40-59]            =        95475   # Read request latency (cycles)
read_latency[60-79]            =        98622   # Read request latency (cycles)
read_latency[80-99]            =        36836   # Read request latency (cycles)
read_latency[100-119]          =        26480   # Read request latency (cycles)
read_latency[120-139]          =        22197   # Read request latency (cycles)
read_latency[140-159]          =        16662   # Read request latency (cycles)
read_latency[160-179]          =        13730   # Read request latency (cycles)
read_latency[180-199]          =        11343   # Read request latency (cycles)
read_latency[200-]             =       129828   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.99296e+09   # Write energy
read_energy                    =  2.90654e+09   # Read energy
act_energy                     =   6.3406e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.57074e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.78132e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9058e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87843e+09   # Active standby energy rank.1
average_read_latency           =      137.111   # Average read request latency (cycles)
average_interarrival           =       8.9273   # Average request interarrival latency (cycles)
total_energy                   =  1.85576e+10   # Total energy (pJ)
average_power                  =      1855.76   # Average power (mW)
average_bandwidth              =      9.55821   # Average bandwidth
