<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/Multiplier/array_multiplier/emulation/Gowin/array16_wrapper/impl/gwsynthesis/array16_wrapper.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/Multiplier/array_multiplier/emulation/Gowin/array16_wrapper/src/psce_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/Multiplier/array_multiplier/emulation/Gowin/array16_wrapper/src/psce_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jun  7 20:40:54 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>533</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>323</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>62.744(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk_dut!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>984.062</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.006</td>
<td>15.880</td>
</tr>
<tr>
<td>2</td>
<td>984.162</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.006</td>
<td>15.780</td>
</tr>
<tr>
<td>3</td>
<td>984.165</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.006</td>
<td>15.778</td>
</tr>
<tr>
<td>4</td>
<td>984.262</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.006</td>
<td>15.680</td>
</tr>
<tr>
<td>5</td>
<td>984.265</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.006</td>
<td>15.678</td>
</tr>
<tr>
<td>6</td>
<td>984.353</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>15.580</td>
</tr>
<tr>
<td>7</td>
<td>984.365</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.006</td>
<td>15.578</td>
</tr>
<tr>
<td>8</td>
<td>984.453</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>15.480</td>
</tr>
<tr>
<td>9</td>
<td>984.455</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>15.478</td>
</tr>
<tr>
<td>10</td>
<td>984.553</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>15.380</td>
</tr>
<tr>
<td>11</td>
<td>984.555</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>15.378</td>
</tr>
<tr>
<td>12</td>
<td>984.643</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>15.280</td>
</tr>
<tr>
<td>13</td>
<td>984.655</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>15.278</td>
</tr>
<tr>
<td>14</td>
<td>984.746</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>15.178</td>
</tr>
<tr>
<td>15</td>
<td>984.815</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>15.109</td>
</tr>
<tr>
<td>16</td>
<td>985.094</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>14.830</td>
</tr>
<tr>
<td>17</td>
<td>985.096</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>14.828</td>
</tr>
<tr>
<td>18</td>
<td>985.196</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>14.728</td>
</tr>
<tr>
<td>19</td>
<td>985.203</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>14.730</td>
</tr>
<tr>
<td>20</td>
<td>985.305</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>14.628</td>
</tr>
<tr>
<td>21</td>
<td>985.374</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>14.559</td>
</tr>
<tr>
<td>22</td>
<td>985.870</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>14.063</td>
</tr>
<tr>
<td>23</td>
<td>985.939</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.003</td>
<td>13.994</td>
</tr>
<tr>
<td>24</td>
<td>987.810</td>
<td>stimIn[2][1]_LUT2_I0_F_DFFE_D/Q</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.022</td>
<td>12.147</td>
</tr>
<tr>
<td>25</td>
<td>990.252</td>
<td>stimIn[2][1]_LUT2_I0_F_DFFE_D/Q</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>-0.027</td>
<td>9.711</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.335</td>
<td>stimIn[1][6]_DFFE_Q/Q</td>
<td>stimIn[1][6]_LUT2_I0_F_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>2</td>
<td>0.335</td>
<td>stimIn[1][5]_DFFE_Q/Q</td>
<td>stimIn[1][5]_LUT2_I0_F_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>3</td>
<td>0.335</td>
<td>stimIn[0][6]_DFFE_Q/Q</td>
<td>stimIn[0][6]_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>4</td>
<td>0.335</td>
<td>stimIn[0][3]_DFFE_Q/Q</td>
<td>stimIn[0][3]_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>5</td>
<td>0.335</td>
<td>stimIn[0][2]_DFFE_Q/Q</td>
<td>stimIn[0][2]_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>6</td>
<td>0.335</td>
<td>stimIn[0][0]_DFFE_Q/Q</td>
<td>stimIn[0][0]_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>7</td>
<td>0.335</td>
<td>Din_emu[5]_IBUF_I_O_DFFE_D/Q</td>
<td>Din_emu[5]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>8</td>
<td>0.335</td>
<td>Din_emu[4]_IBUF_I_O_DFFE_D/Q</td>
<td>Din_emu[4]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>9</td>
<td>0.335</td>
<td>Din_emu[2]_IBUF_I_O_DFFE_D/Q</td>
<td>Din_emu[2]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>10</td>
<td>0.366</td>
<td>stimIn[0][5]_DFFE_Q/Q</td>
<td>stimIn[0][5]_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>11</td>
<td>0.370</td>
<td>stimIn[0][1]_DFFE_Q/Q</td>
<td>stimIn[0][1]_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>12</td>
<td>0.370</td>
<td>stimIn[0][7]_DFFE_Q/Q</td>
<td>stimIn[0][7]_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>13</td>
<td>0.370</td>
<td>stimIn[0][4]_DFFE_Q/Q</td>
<td>stimIn[0][4]_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>14</td>
<td>0.418</td>
<td>stimIn[2][6]_DFFE_Q/Q</td>
<td>stimIn[2][6]_LUT2_I0_F_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.435</td>
</tr>
<tr>
<td>15</td>
<td>0.422</td>
<td>stimIn[2][3]_DFFE_Q/Q</td>
<td>stimIn[2][3]_LUT2_I0_F_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.443</td>
</tr>
<tr>
<td>16</td>
<td>0.422</td>
<td>stimIn[1][4]_DFFE_Q/Q</td>
<td>stimIn[1][4]_LUT2_I0_F_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.443</td>
</tr>
<tr>
<td>17</td>
<td>0.424</td>
<td>stimIn[2][7]_DFFE_Q/Q</td>
<td>stimIn[2][7]_LUT2_I0_F_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.449</td>
</tr>
<tr>
<td>18</td>
<td>0.430</td>
<td>stimIn[2][0]_DFFE_Q/Q</td>
<td>stimIn[2][0]_LUT2_I0_F_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>19</td>
<td>0.430</td>
<td>stimIn[1][7]_DFFE_Q/Q</td>
<td>stimIn[1][7]_LUT2_I0_F_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>20</td>
<td>0.430</td>
<td>stimIn[1][2]_DFFE_Q/Q</td>
<td>stimIn[1][2]_LUT2_I0_F_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>21</td>
<td>0.430</td>
<td>stimIn[1][1]_DFFE_Q/Q</td>
<td>stimIn[1][1]_LUT2_I0_F_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>22</td>
<td>0.430</td>
<td>Din_emu[7]_IBUF_I_O_DFFE_D/Q</td>
<td>Din_emu[7]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>23</td>
<td>0.430</td>
<td>Din_emu[6]_IBUF_I_O_DFFE_D/Q</td>
<td>Din_emu[6]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>24</td>
<td>0.430</td>
<td>Din_emu[3]_IBUF_I_O_DFFE_D/Q</td>
<td>Din_emu[3]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>25</td>
<td>0.430</td>
<td>Din_emu[1]_IBUF_I_O_DFFE_D/Q</td>
<td>Din_emu[1]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Din_emu[1]_IBUF_I_O_DFFE_D</td>
</tr>
<tr>
<td>2</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Din_emu[5]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td>3</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Din_emu[1]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td>4</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Din_emu[5]_IBUF_I_O_DFFE_D</td>
</tr>
<tr>
<td>5</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[0][4]_DFFE_D</td>
</tr>
<tr>
<td>6</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[0][4]_DFFE_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>stimIn[0][5]_DFFE_D</td>
</tr>
<tr>
<td>8</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Din_emu[7]_IBUF_I_O_DFFE_D</td>
</tr>
<tr>
<td>9</td>
<td>498.895</td>
<td>499.145</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Din_emu[7]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td>10</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.199</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.772</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[2][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.328</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[0][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.378</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[0][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>13.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.774</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>14.962</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>15.224</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/F</td>
</tr>
<tr>
<td>16.398</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>16.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C31[2][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.004</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[2][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][A]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>17.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>17.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[2][A]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>17.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>17.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[2][B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[0][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[0][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[1][A]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>17.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>17.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[1][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>17.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>17.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[2][A]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.604</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[2][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>17.900</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>17.900</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[2][B]</td>
<td style=" font-weight:bold;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[2][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C33[2][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.326, 46.134%; route: 8.187, 51.552%; tC2Q: 0.368, 2.314%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.199</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.772</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[2][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.328</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[0][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.378</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[0][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>13.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.774</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>14.962</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>15.224</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/F</td>
</tr>
<tr>
<td>16.398</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>16.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C31[2][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.004</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[2][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][A]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>17.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>17.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[2][A]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>17.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>17.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[2][B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[0][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[0][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[1][A]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>17.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>17.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[1][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>17.800</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>17.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td style=" font-weight:bold;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C33[1][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.226, 45.793%; route: 8.187, 51.878%; tC2Q: 0.368, 2.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.199</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.772</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[2][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.328</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[0][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.378</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[0][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>13.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.774</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>14.962</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>15.224</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/F</td>
</tr>
<tr>
<td>16.398</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>16.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C31[2][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.004</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[2][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][A]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>17.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>17.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[2][A]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>17.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>17.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[2][B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[0][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[0][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[1][A]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>17.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>17.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[1][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>17.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>17.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[2][A]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.798</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>17.798</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" font-weight:bold;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.224, 45.784%; route: 8.187, 51.887%; tC2Q: 0.368, 2.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.199</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.772</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[2][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.328</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[0][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.378</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[0][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>13.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.774</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>14.962</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>15.224</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/F</td>
</tr>
<tr>
<td>16.398</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>16.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C31[2][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.004</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[2][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][A]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>17.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>17.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[2][A]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>17.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>17.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[2][B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[0][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[0][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.700</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>17.700</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" font-weight:bold;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.126, 45.447%; route: 8.187, 52.209%; tC2Q: 0.368, 2.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.199</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.772</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[2][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.328</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[0][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.378</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[0][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>13.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.774</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>14.962</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>15.224</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/F</td>
</tr>
<tr>
<td>16.398</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>16.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C31[2][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.004</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[2][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][A]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>17.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>17.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[2][A]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>17.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>17.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[2][B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[0][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[0][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[1][A]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>17.698</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>17.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" font-weight:bold;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.124, 45.438%; route: 8.187, 52.217%; tC2Q: 0.368, 2.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.199</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.772</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[2][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.328</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[0][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.378</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[0][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>13.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.774</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>14.962</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>15.224</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/F</td>
</tr>
<tr>
<td>16.398</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>16.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C31[2][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.004</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[2][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][A]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>17.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>17.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[2][A]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>17.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>17.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[2][B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.600</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>17.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" font-weight:bold;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.026, 45.097%; route: 8.187, 52.544%; tC2Q: 0.368, 2.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.199</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.772</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[2][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.328</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[0][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.378</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[0][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>13.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.774</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>14.962</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>15.224</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/F</td>
</tr>
<tr>
<td>16.398</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>16.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C31[2][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.004</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[2][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][A]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>17.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>17.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[2][A]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>17.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>17.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[2][B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[0][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.598</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>17.598</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" font-weight:bold;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.024, 45.088%; route: 8.187, 52.553%; tC2Q: 0.368, 2.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.199</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.772</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[2][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.328</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[0][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.378</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[0][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>13.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.774</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>14.962</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>15.224</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/F</td>
</tr>
<tr>
<td>16.398</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>16.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C31[2][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.004</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[2][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][A]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>17.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>17.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.500</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>17.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" font-weight:bold;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.926, 44.742%; route: 8.187, 52.884%; tC2Q: 0.368, 2.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.199</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.772</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[2][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.328</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[0][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.378</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[0][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>13.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.774</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>14.962</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>15.224</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/F</td>
</tr>
<tr>
<td>16.398</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>16.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C31[2][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.004</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[2][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][A]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>17.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>17.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[2][A]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>17.498</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/SUM</td>
</tr>
<tr>
<td>17.498</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" font-weight:bold;">Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.924, 44.733%; route: 8.187, 52.892%; tC2Q: 0.368, 2.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.199</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.772</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[2][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.328</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[0][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.378</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[0][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>13.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.774</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>14.962</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>15.224</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/F</td>
</tr>
<tr>
<td>16.398</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>16.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C31[2][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.004</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[2][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.400</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>17.400</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" font-weight:bold;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.826, 44.383%; route: 8.187, 53.228%; tC2Q: 0.368, 2.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.199</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.772</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[2][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.328</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[0][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.378</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[0][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>13.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.774</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>14.962</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>15.224</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/F</td>
</tr>
<tr>
<td>16.398</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>16.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C31[2][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.004</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[2][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[1][A]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>17.398</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>17.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" font-weight:bold;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.824, 44.374%; route: 8.187, 53.236%; tC2Q: 0.368, 2.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.643</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.199</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.772</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[2][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.328</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[0][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.378</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[0][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>13.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.774</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>14.962</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>15.224</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/F</td>
</tr>
<tr>
<td>16.398</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>16.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C31[2][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.004</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[2][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.300</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>17.300</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" font-weight:bold;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.726, 44.019%; route: 8.187, 53.576%; tC2Q: 0.368, 2.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.199</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.772</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[2][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.328</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[0][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.378</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[0][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>13.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.774</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>14.962</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>15.224</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/F</td>
</tr>
<tr>
<td>16.398</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>16.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C31[2][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.004</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[2][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>17.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C32[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.298</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>17.298</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.724, 44.010%; route: 8.187, 53.585%; tC2Q: 0.368, 2.405%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.199</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.772</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[2][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.328</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[0][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.378</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[0][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>13.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.774</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>14.962</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>15.224</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/F</td>
</tr>
<tr>
<td>16.398</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/I0</td>
</tr>
<tr>
<td>16.954</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>16.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C31[2][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>17.198</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>17.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" font-weight:bold;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.624, 43.641%; route: 8.187, 53.938%; tC2Q: 0.368, 2.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>984.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.853</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>11.903</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.903</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.199</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.772</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[2][B]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.328</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C40[0][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.378</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C40[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.378</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[0][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/CIN</td>
</tr>
<tr>
<td>13.428</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM/COUT</td>
</tr>
<tr>
<td>13.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.478</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>13.478</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>13.774</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C40[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>14.962</td>
<td>1.188</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>15.224</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C37[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F/F</td>
</tr>
<tr>
<td>16.398</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/I0</td>
</tr>
<tr>
<td>17.129</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>17.129</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" font-weight:bold;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.555, 43.385%; route: 8.187, 54.183%; tC2Q: 0.368, 2.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.099</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.617</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[1][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.348</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C39[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/SUM</td>
</tr>
<tr>
<td>14.165</td>
<td>0.818</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>14.627</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT_I0_LUT2_F/F</td>
</tr>
<tr>
<td>15.848</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C30[1][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>16.404</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>16.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C30[2][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>16.454</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>16.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C30[2][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>16.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>16.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[0][A]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>16.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>16.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[0][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>16.850</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>16.850</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" font-weight:bold;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.654, 44.866%; route: 7.809, 52.656%; tC2Q: 0.368, 2.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.099</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.617</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[1][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.348</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C39[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/SUM</td>
</tr>
<tr>
<td>14.165</td>
<td>0.818</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>14.627</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT_I0_LUT2_F/F</td>
</tr>
<tr>
<td>15.848</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C30[1][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>16.404</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>16.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C30[2][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>16.454</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>16.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C30[2][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>16.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>16.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[0][A]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>16.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>16.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[0][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>16.604</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>16.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[1][A]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>16.848</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>16.848</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" font-weight:bold;">Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.651, 44.857%; route: 7.809, 52.665%; tC2Q: 0.368, 2.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.099</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.617</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[1][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.348</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C39[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/SUM</td>
</tr>
<tr>
<td>14.165</td>
<td>0.818</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>14.627</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT_I0_LUT2_F/F</td>
</tr>
<tr>
<td>15.848</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C30[1][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>16.404</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>16.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C30[2][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>16.454</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>16.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C30[2][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>16.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>16.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C31[0][A]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>16.748</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>16.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" font-weight:bold;">Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>Dout_emu[6]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.551, 44.482%; route: 7.809, 53.023%; tC2Q: 0.368, 2.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.099</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.617</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[1][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.348</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C39[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/SUM</td>
</tr>
<tr>
<td>14.165</td>
<td>0.818</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>14.627</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT_I0_LUT2_F/F</td>
</tr>
<tr>
<td>15.848</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C30[1][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>16.404</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>16.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C30[2][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>16.454</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>16.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C30[2][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>16.750</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>16.750</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" font-weight:bold;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.554, 44.492%; route: 7.809, 53.014%; tC2Q: 0.368, 2.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.099</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.617</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[1][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.348</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C39[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/SUM</td>
</tr>
<tr>
<td>14.165</td>
<td>0.818</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>14.627</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT_I0_LUT2_F/F</td>
</tr>
<tr>
<td>15.848</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C30[1][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>16.404</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>16.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C30[2][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>16.648</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>16.648</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" font-weight:bold;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.451, 44.103%; route: 7.809, 53.385%; tC2Q: 0.368, 2.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.753</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/COUT</td>
</tr>
<tr>
<td>11.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C41[0][A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/CIN</td>
</tr>
<tr>
<td>11.803</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C41[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM_CIN_ALU_COUT/COUT</td>
</tr>
<tr>
<td>11.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C41[0][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/CIN</td>
</tr>
<tr>
<td>12.099</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C41[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM_I0_ALU_SUM/SUM</td>
</tr>
<tr>
<td>12.617</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[1][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/I0</td>
</tr>
<tr>
<td>13.348</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C39[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I1_LUT2_F_I1_ALU_SUM/SUM</td>
</tr>
<tr>
<td>14.165</td>
<td>0.818</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>14.627</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[2][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT_I0_LUT2_F/F</td>
</tr>
<tr>
<td>15.848</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C30[1][B]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>16.579</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[4]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_CIN_ALU_COUT/SUM</td>
</tr>
<tr>
<td>16.579</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" font-weight:bold;">Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.382, 43.839%; route: 7.809, 53.637%; tC2Q: 0.368, 2.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.928</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/SUM</td>
</tr>
<tr>
<td>12.275</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[0][B]</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I0</td>
</tr>
<tr>
<td>13.007</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C39[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>13.812</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>14.328</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_I0_LUT4_F/F</td>
</tr>
<tr>
<td>15.283</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C30[0][B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>15.839</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>15.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C30[1][A]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>16.083</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>16.083</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" font-weight:bold;">Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I2_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.335, 45.048%; route: 7.360, 52.339%; tC2Q: 0.368, 2.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>985.939</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>stimIn[0][0]_DFFE_Q_CE_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.388</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>24</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q_CE_DFFE_D/Q</td>
</tr>
<tr>
<td>2.989</td>
<td>0.601</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][A]</td>
<td>stimIn[0][2]_DFFE_D_Q_LUT2_I1/I0</td>
</tr>
<tr>
<td>3.450</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>29</td>
<td>R4C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[0][2]_DFFE_D_Q_LUT2_I1/F</td>
</tr>
<tr>
<td>5.273</td>
<td>1.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>5.789</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C42[2][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>5.927</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>6.489</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>6.489</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>6.733</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C42[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_SUM_LUT2_I1_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>7.550</td>
<td>0.817</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/I3</td>
</tr>
<tr>
<td>8.077</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN_I1_LUT4_F/F</td>
</tr>
<tr>
<td>8.234</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/I1</td>
</tr>
<tr>
<td>8.964</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C36[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>10.163</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/I1</td>
</tr>
<tr>
<td>10.679</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_COUT_ALU_CIN_SUM_LUT4_I3_F_ALU_I1_SUM_ALU_I1_SUM_LUT3_I2_1/F</td>
</tr>
<tr>
<td>11.197</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/I0</td>
</tr>
<tr>
<td>11.928</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C40[2][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_1_O_ALU_I0_SUM_LUT2_I1_1_F_ALU_I1_SUM_ALU_I1_SUM_LUT4_I3_F_ALU_I1/SUM</td>
</tr>
<tr>
<td>12.275</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[0][B]</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/I0</td>
</tr>
<tr>
<td>13.007</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C39[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>13.812</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>14.328</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM_I0_LUT4_F/F</td>
</tr>
<tr>
<td>15.283</td>
<td>0.955</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C30[0][B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>16.014</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>16.014</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" font-weight:bold;">Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.266, 44.778%; route: 7.360, 52.596%; tC2Q: 0.368, 2.626%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>987.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.958</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[2][1]_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[2][B]</td>
<td>stimIn[2][1]_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R8C43[2][B]</td>
<td style=" font-weight:bold;">stimIn[2][1]_LUT2_I0_F_DFFE_D/Q</td>
</tr>
<tr>
<td>3.437</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][B]</td>
<td>stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>3.953</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_I1_LUT4_F/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td>stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0/I1</td>
</tr>
<tr>
<td>4.089</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>4.417</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C34[0][B]</td>
<td>stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0/I0</td>
</tr>
<tr>
<td>4.973</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C34[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0/COUT</td>
</tr>
<tr>
<td>4.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[1][A]</td>
<td>stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>5.023</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C34[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>5.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C34[1][B]</td>
<td>stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>5.319</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C34[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>6.429</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[3][A]</td>
<td>stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1/S0</td>
</tr>
<tr>
<td>6.682</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C45[3][A]</td>
<td style=" background: #97FFFF;">stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1/O</td>
</tr>
<tr>
<td>7.254</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C44[1][B]</td>
<td>stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_ALU_I1/I0</td>
</tr>
<tr>
<td>7.985</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C44[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_ALU_I1/SUM</td>
</tr>
<tr>
<td>8.313</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C44[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>9.044</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C44[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_CIN_ALU_COUT/SUM</td>
</tr>
<tr>
<td>9.584</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[3][A]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>9.999</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C43[3][A]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT4_F/F</td>
</tr>
<tr>
<td>10.809</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[0][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>11.365</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C40[1][A]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>11.415</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C40[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>11.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[1][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>11.465</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>11.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[2][A]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>11.709</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C40[2][A]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>12.057</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C39[0][A]</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_LUT3_F_I2_ALU_SUM/I0</td>
</tr>
<tr>
<td>12.527</td>
<td>0.470</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C39[0][A]</td>
<td style=" background: #97FFFF;">Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_LUT3_F_I2_ALU_SUM/SUM</td>
</tr>
<tr>
<td>13.209</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][B]</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>13.725</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C32[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>14.148</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td style=" font-weight:bold;">Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C32[0][A]</td>
<td>Dout_emu[0]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.571, 45.863%; route: 6.194, 50.988%; tC2Q: 0.382, 3.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>990.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[2][1]_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[2][B]</td>
<td>stimIn[2][1]_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>2.383</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R8C43[2][B]</td>
<td style=" font-weight:bold;">stimIn[2][1]_LUT2_I0_F_DFFE_D/Q</td>
</tr>
<tr>
<td>3.437</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][B]</td>
<td>stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_I1_LUT4_F/I0</td>
</tr>
<tr>
<td>3.953</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_I1_LUT4_F/F</td>
</tr>
<tr>
<td>3.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td>stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0/I1</td>
</tr>
<tr>
<td>4.089</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C34[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>4.417</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C34[0][B]</td>
<td>stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0/I0</td>
</tr>
<tr>
<td>4.973</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C34[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0/COUT</td>
</tr>
<tr>
<td>4.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C34[1][A]</td>
<td>stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>5.023</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C34[1][A]</td>
<td style=" background: #97FFFF;">stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>5.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C34[1][B]</td>
<td>stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>5.319</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C34[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>6.429</td>
<td>1.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[3][A]</td>
<td>stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1/S0</td>
</tr>
<tr>
<td>6.682</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C45[3][A]</td>
<td style=" background: #97FFFF;">stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_1/O</td>
</tr>
<tr>
<td>7.254</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C44[1][B]</td>
<td>stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_ALU_I1/I0</td>
</tr>
<tr>
<td>7.985</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C44[1][B]</td>
<td style=" background: #97FFFF;">stimIn[0][0]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_COUT_ALU_CIN_SUM_MUX2_LUT5_S0_O_ALU_I1/SUM</td>
</tr>
<tr>
<td>8.313</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C44[0][B]</td>
<td>stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_CIN_ALU_COUT/I0</td>
</tr>
<tr>
<td>9.044</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C44[0][B]</td>
<td style=" background: #97FFFF;">stimIn[0][4]_DFFE_D_Q_MUX2_LUT5_S0_O_ALU_I0_SUM_LUT3_I2_F_ALU_I1_CIN_ALU_COUT/SUM</td>
</tr>
<tr>
<td>9.584</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[3][A]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT4_F/I3</td>
</tr>
<tr>
<td>9.999</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C43[3][A]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_I0_LUT4_F/F</td>
</tr>
<tr>
<td>10.809</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[0][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>11.365</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C40[0][B]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>11.365</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C40[1][A]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>11.415</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C40[1][A]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN/COUT</td>
</tr>
<tr>
<td>11.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C40[1][B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/CIN</td>
</tr>
<tr>
<td>11.712</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">Dout_emu[5]_OBUF_O_I_DFFE_Q_D_LUT4_F_I2_DFFE_Q_D_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN/SUM</td>
</tr>
<tr>
<td>11.712</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td style=" font-weight:bold;">Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.963</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F_I3_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.588, 47.239%; route: 4.741, 48.822%; tC2Q: 0.382, 3.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>stimIn[1][6]_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[0][B]</td>
<td>stimIn[1][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C32[0][B]</td>
<td style=" font-weight:bold;">stimIn[1][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.384</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[1][B]</td>
<td>stimIn[1][6]_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.537</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C32[1][B]</td>
<td style=" background: #97FFFF;">stimIn[1][6]_LUT2_I0/F</td>
</tr>
<tr>
<td>1.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[1][B]</td>
<td style=" font-weight:bold;">stimIn[1][6]_LUT2_I0_F_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][B]</td>
<td>stimIn[1][6]_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C32[1][B]</td>
<td>stimIn[1][6]_LUT2_I0_F_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>stimIn[1][5]_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[2][B]</td>
<td>stimIn[1][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C28[2][B]</td>
<td style=" font-weight:bold;">stimIn[1][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.391</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C28[0][B]</td>
<td>stimIn[1][5]_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.544</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C28[0][B]</td>
<td style=" background: #97FFFF;">stimIn[1][5]_LUT2_I0/F</td>
</tr>
<tr>
<td>1.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C28[0][B]</td>
<td style=" font-weight:bold;">stimIn[1][5]_LUT2_I0_F_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[0][B]</td>
<td>stimIn[1][5]_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C28[0][B]</td>
<td>stimIn[1][5]_LUT2_I0_F_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>stimIn[0][6]_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[1][B]</td>
<td>stimIn[0][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C33[1][B]</td>
<td style=" font-weight:bold;">stimIn[0][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[0][B]</td>
<td style=" font-weight:bold;">stimIn[0][6]_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][B]</td>
<td>stimIn[0][6]_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.210</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C33[0][B]</td>
<td>stimIn[0][6]_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>stimIn[0][3]_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[2][A]</td>
<td>stimIn[0][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C36[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td style=" font-weight:bold;">stimIn[0][3]_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>stimIn[0][3]_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>stimIn[0][3]_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>stimIn[0][2]_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[2][B]</td>
<td>stimIn[0][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C36[2][B]</td>
<td style=" font-weight:bold;">stimIn[0][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C36[1][B]</td>
<td style=" font-weight:bold;">stimIn[0][2]_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][B]</td>
<td>stimIn[0][2]_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C36[1][B]</td>
<td>stimIn[0][2]_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>stimIn[0][0]_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][B]</td>
<td>stimIn[0][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C36[1][B]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.543</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td style=" font-weight:bold;">stimIn[0][0]_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>stimIn[0][0]_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.207</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C36[0][A]</td>
<td>stimIn[0][0]_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>Din_emu[5]_IBUF_I_O_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Din_emu[5]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td>Din_emu[5]_IBUF_I_O_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.329</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][B]</td>
<td style=" font-weight:bold;">Din_emu[5]_IBUF_I_O_DFFE_D/Q</td>
</tr>
<tr>
<td>1.395</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[0][A]</td>
<td>Din_emu[5]_IBUF_I_O_DFFE_D_Q_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.548</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[0][A]</td>
<td style=" background: #97FFFF;">Din_emu[5]_IBUF_I_O_DFFE_D_Q_LUT2_I0/F</td>
</tr>
<tr>
<td>1.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[0][A]</td>
<td style=" font-weight:bold;">Din_emu[5]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[0][A]</td>
<td>Din_emu[5]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C29[0][A]</td>
<td>Din_emu[5]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>Din_emu[4]_IBUF_I_O_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Din_emu[4]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td>Din_emu[4]_IBUF_I_O_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.301</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C33[2][B]</td>
<td style=" font-weight:bold;">Din_emu[4]_IBUF_I_O_DFFE_D/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>Din_emu[4]_IBUF_I_O_DFFE_D_Q_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.520</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" background: #97FFFF;">Din_emu[4]_IBUF_I_O_DFFE_D_Q_LUT2_I0/F</td>
</tr>
<tr>
<td>1.520</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" font-weight:bold;">Din_emu[4]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>Din_emu[4]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>Din_emu[4]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.258%; route: 0.484, 41.742%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>Din_emu[2]_IBUF_I_O_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Din_emu[2]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][B]</td>
<td>Din_emu[2]_IBUF_I_O_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C31[1][B]</td>
<td style=" font-weight:bold;">Din_emu[2]_IBUF_I_O_DFFE_D/Q</td>
</tr>
<tr>
<td>1.382</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][B]</td>
<td>Din_emu[2]_IBUF_I_O_DFFE_D_Q_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.535</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][B]</td>
<td style=" background: #97FFFF;">Din_emu[2]_IBUF_I_O_DFFE_D_Q_LUT2_I0/F</td>
</tr>
<tr>
<td>1.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][B]</td>
<td style=" font-weight:bold;">Din_emu[2]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[0][B]</td>
<td>Din_emu[2]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C31[0][B]</td>
<td>Din_emu[2]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.489%; route: 0.499, 42.511%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.489%; route: 0.499, 42.511%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>stimIn[0][5]_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td>stimIn[0][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td style=" font-weight:bold;">stimIn[0][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.567</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" font-weight:bold;">stimIn[0][5]_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td>stimIn[0][5]_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C33[0][B]</td>
<td>stimIn[0][5]_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>stimIn[0][1]_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td>stimIn[0][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C36[1][A]</td>
<td style=" font-weight:bold;">stimIn[0][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.565</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[2][B]</td>
<td style=" font-weight:bold;">stimIn[0][1]_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C36[2][B]</td>
<td>stimIn[0][1]_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C36[2][B]</td>
<td>stimIn[0][1]_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>stimIn[0][7]_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td>stimIn[0][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.329</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td style=" font-weight:bold;">stimIn[0][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.568</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][A]</td>
<td style=" font-weight:bold;">stimIn[0][7]_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][A]</td>
<td>stimIn[0][7]_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.198</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C33[0][A]</td>
<td>stimIn[0][7]_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[0][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>stimIn[0][4]_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td>stimIn[0][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C33[1][A]</td>
<td style=" font-weight:bold;">stimIn[0][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" font-weight:bold;">stimIn[0][4]_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>stimIn[0][4]_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.201</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>stimIn[0][4]_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.178</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[2][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>stimIn[2][6]_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>stimIn[2][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">stimIn[2][6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.398</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>stimIn[2][6]_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.596</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" background: #97FFFF;">stimIn[2][6]_LUT2_I0/F</td>
</tr>
<tr>
<td>1.596</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td style=" font-weight:bold;">stimIn[2][6]_LUT2_I0_F_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>stimIn[2][6]_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.178</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[3][A]</td>
<td>stimIn[2][6]_LUT2_I0_F_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.158%; route: 0.486, 41.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.198, 45.517%; route: 0.093, 21.379%; tC2Q: 0.144, 33.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[2][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>stimIn[2][3]_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][B]</td>
<td>stimIn[2][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][B]</td>
<td style=" font-weight:bold;">stimIn[2][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.418</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>stimIn[2][3]_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.624</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" background: #97FFFF;">stimIn[2][3]_LUT2_I0/F</td>
</tr>
<tr>
<td>1.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td style=" font-weight:bold;">stimIn[2][3]_LUT2_I0_F_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>stimIn[2][3]_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C39[0][A]</td>
<td>stimIn[2][3]_LUT2_I0_F_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 46.501%; route: 0.093, 20.993%; tC2Q: 0.144, 32.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>stimIn[1][4]_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.169</td>
<td>0.494</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>stimIn[1][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.313</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td style=" font-weight:bold;">stimIn[1][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.406</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>stimIn[1][4]_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.612</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td style=" background: #97FFFF;">stimIn[1][4]_LUT2_I0/F</td>
</tr>
<tr>
<td>1.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td style=" font-weight:bold;">stimIn[1][4]_LUT2_I0_F_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>stimIn[1][4]_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C34[0][A]</td>
<td>stimIn[1][4]_LUT2_I0_F_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.760%; route: 0.494, 42.240%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 46.501%; route: 0.093, 20.993%; tC2Q: 0.144, 32.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[2][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>stimIn[2][7]_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td>stimIn[2][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td style=" font-weight:bold;">stimIn[2][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.418</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>stimIn[2][7]_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.624</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td style=" background: #97FFFF;">stimIn[2][7]_LUT2_I0/F</td>
</tr>
<tr>
<td>1.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">stimIn[2][7]_LUT2_I0_F_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>stimIn[2][7]_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>stimIn[2][7]_LUT2_I0_F_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 45.880%; route: 0.099, 22.049%; tC2Q: 0.144, 32.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[2][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>stimIn[2][0]_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[1][A]</td>
<td>stimIn[2][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C36[1][A]</td>
<td style=" font-weight:bold;">stimIn[2][0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.388</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][B]</td>
<td>stimIn[2][0]_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.636</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][B]</td>
<td style=" background: #97FFFF;">stimIn[2][0]_LUT2_I0/F</td>
</tr>
<tr>
<td>1.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C36[0][B]</td>
<td style=" font-weight:bold;">stimIn[2][0]_LUT2_I0_F_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C36[0][B]</td>
<td>stimIn[2][0]_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C36[0][B]</td>
<td>stimIn[2][0]_LUT2_I0_F_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.505%; route: 0.066, 14.505%; tC2Q: 0.141, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>stimIn[1][7]_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[2][A]</td>
<td>stimIn[1][7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C28[2][A]</td>
<td style=" font-weight:bold;">stimIn[1][7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.391</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td>stimIn[1][7]_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.639</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td style=" background: #97FFFF;">stimIn[1][7]_LUT2_I0/F</td>
</tr>
<tr>
<td>1.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td style=" font-weight:bold;">stimIn[1][7]_LUT2_I0_F_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td>stimIn[1][7]_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C28[0][A]</td>
<td>stimIn[1][7]_LUT2_I0_F_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.505%; route: 0.066, 14.505%; tC2Q: 0.141, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>stimIn[1][2]_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td>stimIn[1][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C31[1][A]</td>
<td style=" font-weight:bold;">stimIn[1][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.384</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[0][A]</td>
<td>stimIn[1][2]_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.632</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C31[0][A]</td>
<td style=" background: #97FFFF;">stimIn[1][2]_LUT2_I0/F</td>
</tr>
<tr>
<td>1.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C31[0][A]</td>
<td style=" font-weight:bold;">stimIn[1][2]_LUT2_I0_F_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C31[0][A]</td>
<td>stimIn[1][2]_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C31[0][A]</td>
<td>stimIn[1][2]_LUT2_I0_F_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.505%; route: 0.066, 14.505%; tC2Q: 0.141, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>stimIn[1][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>stimIn[1][1]_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[3][A]</td>
<td>stimIn[1][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C28[3][A]</td>
<td style=" font-weight:bold;">stimIn[1][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.391</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C28[1][A]</td>
<td>stimIn[1][1]_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.639</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C28[1][A]</td>
<td style=" background: #97FFFF;">stimIn[1][1]_LUT2_I0/F</td>
</tr>
<tr>
<td>1.639</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C28[1][A]</td>
<td style=" font-weight:bold;">stimIn[1][1]_LUT2_I0_F_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[1][A]</td>
<td>stimIn[1][1]_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C28[1][A]</td>
<td>stimIn[1][1]_LUT2_I0_F_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.505%; route: 0.066, 14.505%; tC2Q: 0.141, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>Din_emu[7]_IBUF_I_O_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Din_emu[7]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C29[1][A]</td>
<td>Din_emu[7]_IBUF_I_O_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C29[1][A]</td>
<td style=" font-weight:bold;">Din_emu[7]_IBUF_I_O_DFFE_D/Q</td>
</tr>
<tr>
<td>1.394</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C29[0][A]</td>
<td>Din_emu[7]_IBUF_I_O_DFFE_D_Q_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.642</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C29[0][A]</td>
<td style=" background: #97FFFF;">Din_emu[7]_IBUF_I_O_DFFE_D_Q_LUT2_I0/F</td>
</tr>
<tr>
<td>1.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C29[0][A]</td>
<td style=" font-weight:bold;">Din_emu[7]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C29[0][A]</td>
<td>Din_emu[7]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C29[0][A]</td>
<td>Din_emu[7]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.505%; route: 0.066, 14.505%; tC2Q: 0.141, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>Din_emu[6]_IBUF_I_O_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Din_emu[6]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td>Din_emu[6]_IBUF_I_O_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td style=" font-weight:bold;">Din_emu[6]_IBUF_I_O_DFFE_D/Q</td>
</tr>
<tr>
<td>1.372</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td>Din_emu[6]_IBUF_I_O_DFFE_D_Q_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.620</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td style=" background: #97FFFF;">Din_emu[6]_IBUF_I_O_DFFE_D_Q_LUT2_I0/F</td>
</tr>
<tr>
<td>1.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td style=" font-weight:bold;">Din_emu[6]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td>Din_emu[6]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C34[0][B]</td>
<td>Din_emu[6]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.505%; route: 0.066, 14.505%; tC2Q: 0.141, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>Din_emu[3]_IBUF_I_O_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Din_emu[3]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>Din_emu[3]_IBUF_I_O_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" font-weight:bold;">Din_emu[3]_IBUF_I_O_DFFE_D/Q</td>
</tr>
<tr>
<td>1.382</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>Din_emu[3]_IBUF_I_O_DFFE_D_Q_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.630</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td style=" background: #97FFFF;">Din_emu[3]_IBUF_I_O_DFFE_D_Q_LUT2_I0/F</td>
</tr>
<tr>
<td>1.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td style=" font-weight:bold;">Din_emu[3]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>Din_emu[3]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C31[0][A]</td>
<td>Din_emu[3]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.489%; route: 0.499, 42.511%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.505%; route: 0.066, 14.505%; tC2Q: 0.141, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.489%; route: 0.499, 42.511%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.213</td>
</tr>
<tr>
<td class="label">From</td>
<td>Din_emu[1]_IBUF_I_O_DFFE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>Din_emu[1]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td>Din_emu[1]_IBUF_I_O_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.329</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C29[1][A]</td>
<td style=" font-weight:bold;">Din_emu[1]_IBUF_I_O_DFFE_D/Q</td>
</tr>
<tr>
<td>1.395</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[0][B]</td>
<td>Din_emu[1]_IBUF_I_O_DFFE_D_Q_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.643</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C29[0][B]</td>
<td style=" background: #97FFFF;">Din_emu[1]_IBUF_I_O_DFFE_D_Q_LUT2_I0/F</td>
</tr>
<tr>
<td>1.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C29[0][B]</td>
<td style=" font-weight:bold;">Din_emu[1]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>105</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C29[0][B]</td>
<td>Din_emu[1]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C29[0][B]</td>
<td>Din_emu[1]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 54.505%; route: 0.066, 14.505%; tC2Q: 0.141, 30.989%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Din_emu[1]_IBUF_I_O_DFFE_D</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>Din_emu[1]_IBUF_I_O_DFFE_D/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>Din_emu[1]_IBUF_I_O_DFFE_D/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Din_emu[5]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>Din_emu[5]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>Din_emu[5]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Din_emu[1]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>Din_emu[1]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>Din_emu[1]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Din_emu[5]_IBUF_I_O_DFFE_D</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>Din_emu[5]_IBUF_I_O_DFFE_D/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>Din_emu[5]_IBUF_I_O_DFFE_D/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[0][4]_DFFE_D</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[0][4]_DFFE_D/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[0][4]_DFFE_D/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[0][4]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[0][4]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[0][4]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>stimIn[0][5]_DFFE_D</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>stimIn[0][5]_DFFE_D/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>stimIn[0][5]_DFFE_D/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Din_emu[7]_IBUF_I_O_DFFE_D</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>Din_emu[7]_IBUF_I_O_DFFE_D/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>Din_emu[7]_IBUF_I_O_DFFE_D/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.895</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.145</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Din_emu[7]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.041</td>
<td>1.354</td>
<td>tNET</td>
<td>FF</td>
<td>Din_emu[7]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>Din_emu[7]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_S0_DFFE_Q/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>105</td>
<td>clk_emu_IBUF_I_O</td>
<td>984.062</td>
<td>1.357</td>
</tr>
<tr>
<td>46</td>
<td>stimIn[2][2]_LUT2_I0_F_DFFE_D_Q</td>
<td>986.085</td>
<td>1.489</td>
</tr>
<tr>
<td>40</td>
<td>stimIn[0][0]_DFFE_D_Q_LUT2_I1_F</td>
<td>984.321</td>
<td>2.363</td>
</tr>
<tr>
<td>38</td>
<td>Din_emu[2]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D_Q</td>
<td>987.948</td>
<td>1.981</td>
</tr>
<tr>
<td>35</td>
<td>stimIn[2][6]_LUT2_I0_F_DFFE_D_Q</td>
<td>987.281</td>
<td>1.317</td>
</tr>
<tr>
<td>35</td>
<td>Din_emu[6]_IBUF_I_O_DFFE_D_Q_LUT2_I0_F_DFFE_D_Q</td>
<td>988.829</td>
<td>2.215</td>
</tr>
<tr>
<td>34</td>
<td>stimIn[1][0]_LUT2_I0_F_DFFE_D_Q</td>
<td>985.820</td>
<td>2.185</td>
</tr>
<tr>
<td>30</td>
<td>stimIn[2][0]_LUT2_I0_F_DFFE_D_Q</td>
<td>984.319</td>
<td>1.369</td>
</tr>
<tr>
<td>30</td>
<td>stimIn[2][4]_LUT2_I0_F_DFFE_D_Q</td>
<td>985.075</td>
<td>1.746</td>
</tr>
<tr>
<td>30</td>
<td>stimIn[1][4]_LUT2_I0_F_DFFE_D_Q</td>
<td>986.211</td>
<td>2.516</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R3C40</td>
<td>45.83%</td>
</tr>
<tr>
<td>R2C35</td>
<td>38.89%</td>
</tr>
<tr>
<td>R5C38</td>
<td>38.89%</td>
</tr>
<tr>
<td>R5C31</td>
<td>37.50%</td>
</tr>
<tr>
<td>R5C30</td>
<td>36.11%</td>
</tr>
<tr>
<td>R7C31</td>
<td>36.11%</td>
</tr>
<tr>
<td>R2C29</td>
<td>34.72%</td>
</tr>
<tr>
<td>R11C37</td>
<td>34.72%</td>
</tr>
<tr>
<td>R11C38</td>
<td>34.72%</td>
</tr>
<tr>
<td>R3C38</td>
<td>33.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
