{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79998,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 1.6525e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 1.66947e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 8.6075e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 1.66947e-05,
	"finish__design__instance__count__class:buffer": 46,
	"finish__design__instance__area__class:buffer": 172.666,
	"finish__design__instance__count__class:timing_repair_buffer": 46,
	"finish__design__instance__area__class:timing_repair_buffer": 172.666,
	"finish__design__instance__count": 92,
	"finish__design__instance__area": 345.331,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.42872,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.959145,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.966422,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 1.53694e-05,
	"finish__power__switching__total": 8.27873e-06,
	"finish__power__leakage__total": 1.08652e-10,
	"finish__power__total": 2.36482e-05,
	"finish__design__io": 94,
	"finish__design__die__area": 6400,
	"finish__design__core__area": 1506.44,
	"finish__design__instance__count": 108,
	"finish__design__instance__area": 365.35,
	"finish__design__instance__count__stdcell": 108,
	"finish__design__instance__area__stdcell": 365.35,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.242525,
	"finish__design__instance__utilization__stdcell": 0.242525,
	"finish__design__rows": 14,
	"finish__design__rows:unithd": 14,
	"finish__design__sites": 1204,
	"finish__design__sites:unithd": 1204,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}