;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SUB 481, -1
	SUB 481, -1
	ADD 100, 10
	ADD 100, 10
	SPL 0, <-54
	MOV -11, <-20
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, <-13
	DJN -1, <-13
	SUB #-7, <110
	MOV -11, <-20
	JMP -1, <-13
	JMP -1, <-13
	DJN @771, 703
	SPL 0, 100
	MOV -1, <-26
	SPL 0, 100
	DJN -1, <-13
	MOV @121, 106
	SLT 710, 30
	DJN @771, 703
	MOV @122, 186
	MOV -1, <-26
	SLT #270, 100
	MOV -1, <-26
	SUB <0, @-1
	MOV -1, <-26
	JMN <121, 106
	JMN -1, @-26
	ADD 442, @-1
	MOV @121, 106
	JMN -1, @-26
	MOV -1, <-26
	MOV @121, 106
	SLT 112, @2
	MOV -1, <-26
	SLT 710, 30
	SUB #12, @260
	JMN <121, 106
	MOV @121, 106
	MOV @121, 106
	DAT #442, <-1
	MOV -1, <-26
	MOV -1, <-26
	SPL -9, @-12
	MOV -1, <-26
	SPL -9, @-12
	SUB 403, @540
