0.6
2019.1
May 24 2019
14:51:52
/home/justin/paulchowresearch2020/xvc/xvc-hardware/test_hardware_server/test_hardware_server.sim/sim_1/behav/xsim/glbl.v,1598036460,verilog,,,,glbl,,,,,,,,
/home/justin/paulchowresearch2020/xvc/xvc-hardware/test_hardware_server/test_hardware_server.srcs/sim_1/new/tb_test_hardware_server.sv,1598467727,systemVerilog,,,,tb_test_hardware_server,,,,,,,,
/home/justin/paulchowresearch2020/xvc/xvc-hardware/test_hardware_server/test_hardware_server.srcs/sources_1/imports/test_hardware_server/zero_latency_axis_fifo.v,1598460304,verilog,,,,zero_latency_axis_fifo,,,,,,,,
/home/justin/paulchowresearch2020/xvc/xvc-hardware/test_hardware_server/test_hardware_server.srcs/sources_1/new/test_hardware_server.v,1598469176,verilog,,/home/justin/paulchowresearch2020/xvc/xvc-hardware/test_hardware_server/test_hardware_server.srcs/sources_1/imports/test_hardware_server/zero_latency_axis_fifo.v,,test_hardware_server,,,,,,,,
