/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axis_interconnect_v1_1_15
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axis_interconnect_v1_1_15 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axis_interconnect_v1_1_15
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work axis_interconnect_v1_1_15 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axis_interconnect_v1_1_15/.cxl.verilog.axis_interconnect_v1_1_15.axis_interconnect_v1_1_15.lin64.cmf
