$date
    Mon Nov 15 23:51:37 2021
$end
$version
    MyHDL 0.11
$end
$timescale
    1ns
$end

$scope module testbench $end
$var reg 3 ! HGF $end
$var reg 5 " EDCBA $end
$var reg 6 # abcdei $end
$var reg 1 $ bit_in $end
$var reg 1 % clock $end
$var reg 4 & fghj $end
$var reg 1 ' reset $end
$scope module newBit $end
$var reg 1 % clock $end
$var reg 1 ' reset $end
$var reg 1 $ bit_in $end
$var reg 3 ( counter $end
$upscope $end
$scope module parseBits $end
$var reg 1 % clock $end
$var reg 1 ' reset $end
$var reg 5 " EDCBA $end
$var reg 3 ! HGF $end
$var reg 1 $ bit_in $end
$var reg 3 ) i $end
$upscope $end
$scope module convertion $end
$var reg 1 % clock $end
$var reg 1 ' reset $end
$var reg 5 " EDCBA $end
$var reg 3 ! HGF $end
$var reg 6 # abcdei $end
$var reg 4 & fghj $end
$var reg 4 * i $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
b000 !
b00000 "
b000000 #
0$
0%
b0000 &
1'
b111 (
b000 )
b0000 *
$end
#10
1%
1$
b110 (
b0001 *
#20
0%
b100 !
b001 )
#30
1%
b0010 *
0$
b101 (
#40
0%
b010 )
#50
1%
b100 (
b0011 *
#60
0%
b011 )
#70
1%
b0010 &
b0100 *
1$
b011 (
#80
0%
b10000 "
b100 )
#90
1%
0$
b010 (
b0101 *
#100
0%
b101 )
#110
1%
b0110 *
1$
b001 (
#120
0%
b10100 "
b110 )
#130
1%
b000 (
b0111 *
#140
0%
b10110 "
b111 )
#150
1%
b1000 *
0$
b111 (
#160
0%
b000 )
#170
1%
1$
b110 (
b011010 #
b1001 *
#180
0%
