PPA Report for level_triggered_intr_ctrl.v (Module: level_triggered_intr_ctrl)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 7
FF Count: 7
IO Count: 13
Cell Count: 51

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 975.61 MHz
Reg-to-Reg Critical Path Delay: 0.885 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
