always @(posedge clk or posedge reset) begin
    if (reset) begin
        q <= 4'b0000;
    end else begin
        case (q)
            4'b1001 : q <= 4'b0000; // Reset to 0 after reaching 9
            default: q <= q + 1'b1; // Increment counter
        endcase
    end
end

endmodule