$date
	Fri May 19 13:07:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testtb $end
$var wire 4 ! out_tb [3:0] $end
$var reg 4 " arr_tb [3:0] $end
$scope module tb $end
$var wire 4 # arr [3:0] $end
$var reg 4 $ out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#1
$dumpvars
b0 $
b111 #
b111 "
b0 !
$end
#2
b111 !
b111 $
#3
b0 !
b0 $
#4
b111 !
b111 $
#5
b0 !
b0 $
#6
b111 !
b111 $
#7
b0 !
b0 $
#8
b111 !
b111 $
#9
b0 !
b0 $
#10
b111 !
b111 $
#11
b0 !
b0 $
#12
b111 !
b111 $
#13
b0 !
b0 $
#14
b111 !
b111 $
#15
b0 !
b0 $
#16
b111 !
b111 $
#17
b0 !
b0 $
#18
b1000 !
b1000 $
