{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 10 10:24:28 2021 " "Info: Processing started: Fri Sep 10 10:24:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projet_complet -c projet_complet --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projet_complet -c projet_complet --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50 " "Info: Assuming node \"clk_50\" is an undefined clock" {  } { { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divFreq:inst1\|clk_1Hz_interne " "Info: Detected ripple clock \"divFreq:inst1\|clk_1Hz_interne\" as buffer" {  } { { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 25 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divFreq:inst1\|clk_1Hz_interne" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50 register divFreq:inst1\|count\[13\] register divFreq:inst1\|count\[24\] 275.48 MHz 3.63 ns Internal " "Info: Clock \"clk_50\" has Internal fmax of 275.48 MHz between source register \"divFreq:inst1\|count\[13\]\" and destination register \"divFreq:inst1\|count\[24\]\" (period= 3.63 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.416 ns + Longest register register " "Info: + Longest register to register delay is 3.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divFreq:inst1\|count\[13\] 1 REG LCFF_X2_Y16_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y16_N1; Fanout = 3; REG Node = 'divFreq:inst1\|count\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divFreq:inst1|count[13] } "NODE_NAME" } } { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.438 ns) 0.952 ns divFreq:inst1\|LessThan0~1 2 COMB LCCOMB_X2_Y16_N26 1 " "Info: 2: + IC(0.514 ns) + CELL(0.438 ns) = 0.952 ns; Loc. = LCCOMB_X2_Y16_N26; Fanout = 1; COMB Node = 'divFreq:inst1\|LessThan0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { divFreq:inst1|count[13] divFreq:inst1|LessThan0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.150 ns) 1.799 ns divFreq:inst1\|LessThan0~3 3 COMB LCCOMB_X2_Y17_N2 1 " "Info: 3: + IC(0.697 ns) + CELL(0.150 ns) = 1.799 ns; Loc. = LCCOMB_X2_Y17_N2; Fanout = 1; COMB Node = 'divFreq:inst1\|LessThan0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { divFreq:inst1|LessThan0~1 divFreq:inst1|LessThan0~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 2.200 ns divFreq:inst1\|LessThan0~6 4 COMB LCCOMB_X2_Y17_N4 27 " "Info: 4: + IC(0.251 ns) + CELL(0.150 ns) = 2.200 ns; Loc. = LCCOMB_X2_Y17_N4; Fanout = 27; COMB Node = 'divFreq:inst1\|LessThan0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { divFreq:inst1|LessThan0~3 divFreq:inst1|LessThan0~6 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.510 ns) 3.416 ns divFreq:inst1\|count\[24\] 5 REG LCFF_X2_Y16_N23 4 " "Info: 5: + IC(0.706 ns) + CELL(0.510 ns) = 3.416 ns; Loc. = LCFF_X2_Y16_N23; Fanout = 4; REG Node = 'divFreq:inst1\|count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { divFreq:inst1|LessThan0~6 divFreq:inst1|count[24] } "NODE_NAME" } } { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.248 ns ( 36.53 % ) " "Info: Total cell delay = 1.248 ns ( 36.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.168 ns ( 63.47 % ) " "Info: Total interconnect delay = 2.168 ns ( 63.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.416 ns" { divFreq:inst1|count[13] divFreq:inst1|LessThan0~1 divFreq:inst1|LessThan0~3 divFreq:inst1|LessThan0~6 divFreq:inst1|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.416 ns" { divFreq:inst1|count[13] {} divFreq:inst1|LessThan0~1 {} divFreq:inst1|LessThan0~3 {} divFreq:inst1|LessThan0~6 {} divFreq:inst1|count[24] {} } { 0.000ns 0.514ns 0.697ns 0.251ns 0.706ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 2.677 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns divFreq:inst1\|count\[24\] 3 REG LCFF_X2_Y16_N23 4 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X2_Y16_N23; Fanout = 4; REG Node = 'divFreq:inst1\|count\[24\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_50~clkctrl divFreq:inst1|count[24] } "NODE_NAME" } } { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk_50 clk_50~clkctrl divFreq:inst1|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} divFreq:inst1|count[24] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 2.677 ns - Longest register " "Info: - Longest clock path from clock \"clk_50\" to source register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns divFreq:inst1\|count\[13\] 3 REG LCFF_X2_Y16_N1 3 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X2_Y16_N1; Fanout = 3; REG Node = 'divFreq:inst1\|count\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_50~clkctrl divFreq:inst1|count[13] } "NODE_NAME" } } { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk_50 clk_50~clkctrl divFreq:inst1|count[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} divFreq:inst1|count[13] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk_50 clk_50~clkctrl divFreq:inst1|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} divFreq:inst1|count[24] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk_50 clk_50~clkctrl divFreq:inst1|count[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} divFreq:inst1|count[13] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.416 ns" { divFreq:inst1|count[13] divFreq:inst1|LessThan0~1 divFreq:inst1|LessThan0~3 divFreq:inst1|LessThan0~6 divFreq:inst1|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.416 ns" { divFreq:inst1|count[13] {} divFreq:inst1|LessThan0~1 {} divFreq:inst1|LessThan0~3 {} divFreq:inst1|LessThan0~6 {} divFreq:inst1|count[24] {} } { 0.000ns 0.514ns 0.697ns 0.251ns 0.706ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.510ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk_50 clk_50~clkctrl divFreq:inst1|count[24] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} divFreq:inst1|count[24] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { clk_50 clk_50~clkctrl divFreq:inst1|count[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} divFreq:inst1|count[13] {} } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "compteur:inst2\|compteur\[1\] reset_freq clk_50 -1.303 ns register " "Info: tsu for register \"compteur:inst2\|compteur\[1\]\" (data pin = \"reset_freq\", clock pin = \"clk_50\") is -1.303 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.527 ns + Longest pin register " "Info: + Longest pin to register delay is 3.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset_freq 1 PIN PIN_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 5; PIN Node = 'reset_freq'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_freq } "NODE_NAME" } } { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.018 ns) + CELL(0.510 ns) 3.527 ns compteur:inst2\|compteur\[1\] 2 REG LCFF_X28_Y1_N1 10 " "Info: 2: + IC(2.018 ns) + CELL(0.510 ns) = 3.527 ns; Loc. = LCFF_X28_Y1_N1; Fanout = 10; REG Node = 'compteur:inst2\|compteur\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.528 ns" { reset_freq compteur:inst2|compteur[1] } "NODE_NAME" } } { "compteur.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/compteur.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.509 ns ( 42.78 % ) " "Info: Total cell delay = 1.509 ns ( 42.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.018 ns ( 57.22 % ) " "Info: Total interconnect delay = 2.018 ns ( 57.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.527 ns" { reset_freq compteur:inst2|compteur[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.527 ns" { reset_freq {} reset_freq~combout {} compteur:inst2|compteur[1] {} } { 0.000ns 0.000ns 2.018ns } { 0.000ns 0.999ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "compteur.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/compteur.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 4.794 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50\" to destination register is 4.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.787 ns) 2.397 ns divFreq:inst1\|clk_1Hz_interne 2 REG LCFF_X1_Y17_N1 2 " "Info: 2: + IC(0.611 ns) + CELL(0.787 ns) = 2.397 ns; Loc. = LCFF_X1_Y17_N1; Fanout = 2; REG Node = 'divFreq:inst1\|clk_1Hz_interne'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { clk_50 divFreq:inst1|clk_1Hz_interne } "NODE_NAME" } } { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.202 ns divFreq:inst1\|clk_1Hz_interne~clkctrl 3 COMB CLKCTRL_G3 4 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.202 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'divFreq:inst1\|clk_1Hz_interne~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { divFreq:inst1|clk_1Hz_interne divFreq:inst1|clk_1Hz_interne~clkctrl } "NODE_NAME" } } { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.537 ns) 4.794 ns compteur:inst2\|compteur\[1\] 4 REG LCFF_X28_Y1_N1 10 " "Info: 4: + IC(1.055 ns) + CELL(0.537 ns) = 4.794 ns; Loc. = LCFF_X28_Y1_N1; Fanout = 10; REG Node = 'compteur:inst2\|compteur\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { divFreq:inst1|clk_1Hz_interne~clkctrl compteur:inst2|compteur[1] } "NODE_NAME" } } { "compteur.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/compteur.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 48.46 % ) " "Info: Total cell delay = 2.323 ns ( 48.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.471 ns ( 51.54 % ) " "Info: Total interconnect delay = 2.471 ns ( 51.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.794 ns" { clk_50 divFreq:inst1|clk_1Hz_interne divFreq:inst1|clk_1Hz_interne~clkctrl compteur:inst2|compteur[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.794 ns" { clk_50 {} clk_50~combout {} divFreq:inst1|clk_1Hz_interne {} divFreq:inst1|clk_1Hz_interne~clkctrl {} compteur:inst2|compteur[1] {} } { 0.000ns 0.000ns 0.611ns 0.805ns 1.055ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.527 ns" { reset_freq compteur:inst2|compteur[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.527 ns" { reset_freq {} reset_freq~combout {} compteur:inst2|compteur[1] {} } { 0.000ns 0.000ns 2.018ns } { 0.000ns 0.999ns 0.510ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.794 ns" { clk_50 divFreq:inst1|clk_1Hz_interne divFreq:inst1|clk_1Hz_interne~clkctrl compteur:inst2|compteur[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.794 ns" { clk_50 {} clk_50~combout {} divFreq:inst1|clk_1Hz_interne {} divFreq:inst1|clk_1Hz_interne~clkctrl {} compteur:inst2|compteur[1] {} } { 0.000ns 0.000ns 0.611ns 0.805ns 1.055ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50 a_out compteur:inst2\|compteur\[2\] 9.665 ns register " "Info: tco from clock \"clk_50\" to destination pin \"a_out\" through register \"compteur:inst2\|compteur\[2\]\" is 9.665 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 4.794 ns + Longest register " "Info: + Longest clock path from clock \"clk_50\" to source register is 4.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.787 ns) 2.397 ns divFreq:inst1\|clk_1Hz_interne 2 REG LCFF_X1_Y17_N1 2 " "Info: 2: + IC(0.611 ns) + CELL(0.787 ns) = 2.397 ns; Loc. = LCFF_X1_Y17_N1; Fanout = 2; REG Node = 'divFreq:inst1\|clk_1Hz_interne'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { clk_50 divFreq:inst1|clk_1Hz_interne } "NODE_NAME" } } { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.202 ns divFreq:inst1\|clk_1Hz_interne~clkctrl 3 COMB CLKCTRL_G3 4 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.202 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'divFreq:inst1\|clk_1Hz_interne~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { divFreq:inst1|clk_1Hz_interne divFreq:inst1|clk_1Hz_interne~clkctrl } "NODE_NAME" } } { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.537 ns) 4.794 ns compteur:inst2\|compteur\[2\] 4 REG LCFF_X28_Y1_N3 9 " "Info: 4: + IC(1.055 ns) + CELL(0.537 ns) = 4.794 ns; Loc. = LCFF_X28_Y1_N3; Fanout = 9; REG Node = 'compteur:inst2\|compteur\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { divFreq:inst1|clk_1Hz_interne~clkctrl compteur:inst2|compteur[2] } "NODE_NAME" } } { "compteur.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/compteur.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 48.46 % ) " "Info: Total cell delay = 2.323 ns ( 48.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.471 ns ( 51.54 % ) " "Info: Total interconnect delay = 2.471 ns ( 51.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.794 ns" { clk_50 divFreq:inst1|clk_1Hz_interne divFreq:inst1|clk_1Hz_interne~clkctrl compteur:inst2|compteur[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.794 ns" { clk_50 {} clk_50~combout {} divFreq:inst1|clk_1Hz_interne {} divFreq:inst1|clk_1Hz_interne~clkctrl {} compteur:inst2|compteur[2] {} } { 0.000ns 0.000ns 0.611ns 0.805ns 1.055ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "compteur.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/compteur.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.621 ns + Longest register pin " "Info: + Longest register to pin delay is 4.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns compteur:inst2\|compteur\[2\] 1 REG LCFF_X28_Y1_N3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y1_N3; Fanout = 9; REG Node = 'compteur:inst2\|compteur\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { compteur:inst2|compteur[2] } "NODE_NAME" } } { "compteur.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/compteur.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.416 ns) 1.003 ns bcd7seg:inst3\|Mux0~0 2 COMB LCCOMB_X28_Y1_N24 1 " "Info: 2: + IC(0.587 ns) + CELL(0.416 ns) = 1.003 ns; Loc. = LCCOMB_X28_Y1_N24; Fanout = 1; COMB Node = 'bcd7seg:inst3\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { compteur:inst2|compteur[2] bcd7seg:inst3|Mux0~0 } "NODE_NAME" } } { "bcd7seg.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/bcd7seg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(2.798 ns) 4.621 ns a_out 3 PIN PIN_AF10 0 " "Info: 3: + IC(0.820 ns) + CELL(2.798 ns) = 4.621 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'a_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.618 ns" { bcd7seg:inst3|Mux0~0 a_out } "NODE_NAME" } } { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.214 ns ( 69.55 % ) " "Info: Total cell delay = 3.214 ns ( 69.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.407 ns ( 30.45 % ) " "Info: Total interconnect delay = 1.407 ns ( 30.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.621 ns" { compteur:inst2|compteur[2] bcd7seg:inst3|Mux0~0 a_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.621 ns" { compteur:inst2|compteur[2] {} bcd7seg:inst3|Mux0~0 {} a_out {} } { 0.000ns 0.587ns 0.820ns } { 0.000ns 0.416ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.794 ns" { clk_50 divFreq:inst1|clk_1Hz_interne divFreq:inst1|clk_1Hz_interne~clkctrl compteur:inst2|compteur[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.794 ns" { clk_50 {} clk_50~combout {} divFreq:inst1|clk_1Hz_interne {} divFreq:inst1|clk_1Hz_interne~clkctrl {} compteur:inst2|compteur[2] {} } { 0.000ns 0.000ns 0.611ns 0.805ns 1.055ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.621 ns" { compteur:inst2|compteur[2] bcd7seg:inst3|Mux0~0 a_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.621 ns" { compteur:inst2|compteur[2] {} bcd7seg:inst3|Mux0~0 {} a_out {} } { 0.000ns 0.587ns 0.820ns } { 0.000ns 0.416ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "compteur:inst2\|compteur\[0\] reset_freq clk_50 1.791 ns register " "Info: th for register \"compteur:inst2\|compteur\[0\]\" (data pin = \"reset_freq\", clock pin = \"clk_50\") is 1.791 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 4.794 ns + Longest register " "Info: + Longest clock path from clock \"clk_50\" to destination register is 4.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.611 ns) + CELL(0.787 ns) 2.397 ns divFreq:inst1\|clk_1Hz_interne 2 REG LCFF_X1_Y17_N1 2 " "Info: 2: + IC(0.611 ns) + CELL(0.787 ns) = 2.397 ns; Loc. = LCFF_X1_Y17_N1; Fanout = 2; REG Node = 'divFreq:inst1\|clk_1Hz_interne'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { clk_50 divFreq:inst1|clk_1Hz_interne } "NODE_NAME" } } { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 3.202 ns divFreq:inst1\|clk_1Hz_interne~clkctrl 3 COMB CLKCTRL_G3 4 " "Info: 3: + IC(0.805 ns) + CELL(0.000 ns) = 3.202 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'divFreq:inst1\|clk_1Hz_interne~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { divFreq:inst1|clk_1Hz_interne divFreq:inst1|clk_1Hz_interne~clkctrl } "NODE_NAME" } } { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.537 ns) 4.794 ns compteur:inst2\|compteur\[0\] 4 REG LCFF_X28_Y1_N7 11 " "Info: 4: + IC(1.055 ns) + CELL(0.537 ns) = 4.794 ns; Loc. = LCFF_X28_Y1_N7; Fanout = 11; REG Node = 'compteur:inst2\|compteur\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { divFreq:inst1|clk_1Hz_interne~clkctrl compteur:inst2|compteur[0] } "NODE_NAME" } } { "compteur.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/compteur.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 48.46 % ) " "Info: Total cell delay = 2.323 ns ( 48.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.471 ns ( 51.54 % ) " "Info: Total interconnect delay = 2.471 ns ( 51.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.794 ns" { clk_50 divFreq:inst1|clk_1Hz_interne divFreq:inst1|clk_1Hz_interne~clkctrl compteur:inst2|compteur[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.794 ns" { clk_50 {} clk_50~combout {} divFreq:inst1|clk_1Hz_interne {} divFreq:inst1|clk_1Hz_interne~clkctrl {} compteur:inst2|compteur[0] {} } { 0.000ns 0.000ns 0.611ns 0.805ns 1.055ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "compteur.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/compteur.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.269 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset_freq 1 PIN PIN_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 5; PIN Node = 'reset_freq'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_freq } "NODE_NAME" } } { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.036 ns) + CELL(0.150 ns) 3.185 ns compteur:inst2\|compteur~4 2 COMB LCCOMB_X28_Y1_N6 1 " "Info: 2: + IC(2.036 ns) + CELL(0.150 ns) = 3.185 ns; Loc. = LCCOMB_X28_Y1_N6; Fanout = 1; COMB Node = 'compteur:inst2\|compteur~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { reset_freq compteur:inst2|compteur~4 } "NODE_NAME" } } { "compteur.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/compteur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.269 ns compteur:inst2\|compteur\[0\] 3 REG LCFF_X28_Y1_N7 11 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.269 ns; Loc. = LCFF_X28_Y1_N7; Fanout = 11; REG Node = 'compteur:inst2\|compteur\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { compteur:inst2|compteur~4 compteur:inst2|compteur[0] } "NODE_NAME" } } { "compteur.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/compteur.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 37.72 % ) " "Info: Total cell delay = 1.233 ns ( 37.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.036 ns ( 62.28 % ) " "Info: Total interconnect delay = 2.036 ns ( 62.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.269 ns" { reset_freq compteur:inst2|compteur~4 compteur:inst2|compteur[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.269 ns" { reset_freq {} reset_freq~combout {} compteur:inst2|compteur~4 {} compteur:inst2|compteur[0] {} } { 0.000ns 0.000ns 2.036ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.794 ns" { clk_50 divFreq:inst1|clk_1Hz_interne divFreq:inst1|clk_1Hz_interne~clkctrl compteur:inst2|compteur[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.794 ns" { clk_50 {} clk_50~combout {} divFreq:inst1|clk_1Hz_interne {} divFreq:inst1|clk_1Hz_interne~clkctrl {} compteur:inst2|compteur[0] {} } { 0.000ns 0.000ns 0.611ns 0.805ns 1.055ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.269 ns" { reset_freq compteur:inst2|compteur~4 compteur:inst2|compteur[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.269 ns" { reset_freq {} reset_freq~combout {} compteur:inst2|compteur~4 {} compteur:inst2|compteur[0] {} } { 0.000ns 0.000ns 2.036ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 10 10:24:29 2021 " "Info: Processing ended: Fri Sep 10 10:24:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
