{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676577574328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676577574329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 16 16:59:34 2023 " "Processing started: Thu Feb 16 16:59:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676577574329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676577574329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DIV_50MHz_to_1Hz -c DIV_50MHz_to_1Hz " "Command: quartus_map --read_settings_files=on --write_settings_files=off DIV_50MHz_to_1Hz -c DIV_50MHz_to_1Hz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676577574329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676577574550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676577574550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DIV_50MHz_to_1Hz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DIV_50MHz_to_1Hz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DIV_50MHz_to_1Hz " "Found entity 1: DIV_50MHz_to_1Hz" {  } { { "DIV_50MHz_to_1Hz.bdf" "" { Schematic "/home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676577575788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676577575788 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DIV_50MHz_to_1Hz " "Elaborating entity \"DIV_50MHz_to_1Hz\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676577575847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE LPM_COMPARE:inst3 " "Elaborating entity \"LPM_COMPARE\" for hierarchy \"LPM_COMPARE:inst3\"" {  } { { "DIV_50MHz_to_1Hz.bdf" "inst3" { Schematic "/home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { { 464 528 656 592 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676577575879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COMPARE:inst3 " "Elaborated megafunction instantiation \"LPM_COMPARE:inst3\"" {  } { { "DIV_50MHz_to_1Hz.bdf" "" { Schematic "/home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { { 464 528 656 592 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676577575880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COMPARE:inst3 " "Instantiated megafunction \"LPM_COMPARE:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676577575880 ""}  } { { "DIV_50MHz_to_1Hz.bdf" "" { Schematic "/home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { { 464 528 656 592 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676577575880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_std.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_std.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_std " "Found entity 1: cmpr_std" {  } { { "db/cmpr_std.tdf" "" { Text "/home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/db/cmpr_std.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676577575926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676577575926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_std LPM_COMPARE:inst3\|cmpr_std:auto_generated " "Elaborating entity \"cmpr_std\" for hierarchy \"LPM_COMPARE:inst3\|cmpr_std:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676577575926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst\"" {  } { { "DIV_50MHz_to_1Hz.bdf" "inst" { Schematic "/home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { { 224 312 448 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676577575943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst " "Elaborated megafunction instantiation \"LPM_COUNTER:inst\"" {  } { { "DIV_50MHz_to_1Hz.bdf" "" { Schematic "/home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { { 224 312 448 424 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676577575945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst " "Instantiated megafunction \"LPM_COUNTER:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676577575945 ""}  } { { "DIV_50MHz_to_1Hz.bdf" "" { Schematic "/home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { { 224 312 448 424 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676577575945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ig " "Found entity 1: cntr_2ig" {  } { { "db/cntr_2ig.tdf" "" { Text "/home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/db/cntr_2ig.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676577575993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676577575993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ig LPM_COUNTER:inst\|cntr_2ig:auto_generated " "Elaborating entity \"cntr_2ig\" for hierarchy \"LPM_COUNTER:inst\|cntr_2ig:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676577575993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst4 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst4\"" {  } { { "DIV_50MHz_to_1Hz.bdf" "inst4" { Schematic "/home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { { 528 392 504 576 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676577576001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst4 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst4\"" {  } { { "DIV_50MHz_to_1Hz.bdf" "" { Schematic "/home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { { 528 392 504 576 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676577576002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst4 " "Instantiated megafunction \"LPM_CONSTANT:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 25000000 " "Parameter \"LPM_CVALUE\" = \"25000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676577576002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676577576002 ""}  } { { "DIV_50MHz_to_1Hz.bdf" "" { Schematic "/home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/DIV_50MHz_to_1Hz.bdf" { { 528 392 504 576 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1676577576002 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676577576742 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676577577397 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676577577397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676577577433 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676577577433 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676577577433 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676577577433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676577577441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 16 16:59:37 2023 " "Processing ended: Thu Feb 16 16:59:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676577577441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676577577441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676577577441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676577577441 ""}
