Shen Zhaoxuan , Jong Ching Chuen, Lower bound estimation of hardware resources for scheduling in high-level synthesis, Journal of Computer Science and Technology, v.17 n.6, p.718-730, November 2002
Helvio P. Peixoto , Margarida F. Jacome, A new technique for estimating lower bounds on latency for high level synthesis, Proceedings of the 10th Great Lakes symposium on VLSI, p.129-132, March 02-04, 2000, Chicago, Illinois, United States
Cheng-Juei Yu , Yi-Hsin Wu , Sheng-De Wang, An in-place search algorithm for the resource constrained scheduling problem during high-level synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.15 n.4, p.1-13, September 2010
Margarida F. Jacome , Gustavo de Veciana, Lower bound on latency for VLIW ASIP datapaths, Readings in hardware/software co-design, Kluwer Academic Publishers, Norwell, MA, 2001
Margarida F. Jacome , Gustavo de Veciana, Lower bound on latency for VLIW ASIP datapaths, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.261-269, November 07-11, 1999, San Jose, California, United States
Margarida F. Jacome , Gustavo de Veciana , Viktor Lapinskii, Exploring performance tradeoffs for clustered VLIW ASIPs, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Yosi Ben-Asher , Nadav Rotem , Eddie Shochat, Finding the best compromise in compiling compound loops to Verilog, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.9, p.474-486, September, 2010
Mingsong Chen , Lei Zhou , Geguang Pu , Jifeng He, Bound-oriented parallel pruning approaches for efficient resource constrained scheduling of high-level synthesis, Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, p.1-10, September 29-October 04, 2013, Montreal, Quebec, Canada
Gianpiero Cabodi , Luciano Lavagno , Marco Murciano , Alex Kondratyev , Yosinori Watanabe, Speeding-up heuristic allocation, scheduling and binding with SAT-based abstraction/refinement techniques, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.15 n.2, p.1-34, February 2010
