<!DOCTYPE html>
<html>
<head>
   <meta charset="utf-8">
   <meta http-equiv="X-UA-Compatible" content="IE=edge">
   <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
   <meta http-equiv="description" content="top.html">
   <meta http-equiv="keywords" content="tl-verilog">

   <title>top.m4</title>

   <script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.3/jquery.min.js"></script>
   <link rel="stylesheet" href="https://ajax.googleapis.com/ajax/libs/jqueryui/1.11.4/themes/smoothness/jquery-ui.css">
   <script src="https://ajax.googleapis.com/ajax/libs/jqueryui/1.11.4/jquery-ui.min.js"></script>
   <script src="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/ide.js"></script>
   <link rel="stylesheet" href="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/ide.css" />

<style>
/*
Copyright (c) 2015, Steven F. Hoover
All rights reserved.
*/
.tlv_ident_error {
  color: red;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_pipeline {
  color: orange;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_beh_hier_1 {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_beh_hier_2 {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_grouping {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_pipe_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_state_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sig_keyword {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_assigned_pipe_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_assigned_state_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_assigned_sig_keyword {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_malformed_sig {
  color: purple;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_malformed_assigned_sig {
  color: purple;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_when {
  color: #E04010;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sv_when {
  color: #E04010;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_phys_hier {
  color: blue;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_phys_beh_hier {
  color: #1090c0;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_stage_name {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_next_operator {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_incr_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_prev_operator {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_stage_decr_expr {
  color: #509050;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_alignment_expr_1ab {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_expr_1c {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_keyword_1c {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_ahead_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_behind_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_zero_expr {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_crosspipe_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_ahead_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_alignment_behind_name {
  color: #00D000;
  font-style: normal;
  font-weight: 600;
}
.tlv_ident_tlv_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_proj_rtl_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_misc_rtl_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_proj_attribute {
  color: #503890;
  font-style: italic;
  font-weight: normal;
}
.tlv_ident_sv_sig {
  color: #00008b;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_sv_datatype {
  color: DarkRed;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_keyword1 {
  color: Blue;
  font-style: normal;
  font-weight: normal;
}
.tlv_ident_comment {
  color: #808080;
  font-style: italic;
  font-weight: 600;
}
.tlv_ident_hdl_code {
  color: #00008b;
  font-style: normal;
  font-weight: normal;
}

</style>

</head>

<body>

<h2>top.m4</h2>

<pre>
<span class="line" line-num="1" source-line-num="1"><span class="tlv_ident_keyword1">\TLV_version 1d: tl-x.org</span></span>
<span class="line" line-num="2" source-line-num="2"><span class="tlv_ident_keyword1">\SV</span></span>
<span class="line" line-num="3" source-line-num="3">   <span class="tlv_ident_comment">// This code can be found in: https://github.com/stevehoover/RISC-V_MYTH_Workshop</span></span>
<span class="line" line-num="4" source-line-num="4">   </span>
<span class="line" line-num="5" source-line-num="5">   <span class="tlv_ident_comment">// Included URL: &quot;https://raw.githubusercontent.com/stevehoover/RISC-V_MYTH_Workshop/c1719d5b338896577b79ee76c2f443ca2a76e14f/tlv_lib/risc-v_shell_lib.tlv&quot;// Included URL: &quot;https://raw.githubusercontent.com/stevehoover/warp-v_includes/2d6d36baa4d2bc62321f982f78c8fe1456641a43/risc-v_defs.tlv&quot;</span></span>
<span class="line" line-num="6" source-line-num="6"></span>
<span class="line" line-num="7" source-line-num="7"><span class="tlv_ident_keyword1">\SV</span></span>
<span class="line" line-num="8" source-line-num="8">   <span class="tlv_ident_hdl_code">module top(input logic clk, input logic reset, input logic [31:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlv_ident_comment">/* verilator lint_save */ /* verilator lint_off UNOPTFLAT */  </span><span class="tlv_ident_hdl_code">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlv_ident_comment">/* verilator lint_restore */  /* verilator lint_off WIDTH */ /* verilator lint_off UNOPTFLAT */   // (Expanded in Nav-TLV pane.)</span></span>
<span class="line" line-num="9" source-line-num="9"><span class="tlv_ident_keyword1">\TLV</span></span>
<span class="line" line-num="10" source-line-num="10"></span>
<span class="line" line-num="11" source-line-num="11">   <span class="tlv_ident_comment">// /====================\</span></span>
<span class="line" line-num="12" source-line-num="12">   <span class="tlv_ident_comment">// | Sum 1 to 9 Program |</span></span>
<span class="line" line-num="13" source-line-num="13">   <span class="tlv_ident_comment">// \====================/</span></span>
<span class="line" line-num="14" source-line-num="14">   <span class="tlv_ident_comment">//</span></span>
<span class="line" line-num="15" source-line-num="15">   <span class="tlv_ident_comment">// Program for MYTH Workshop to test RV32I</span></span>
<span class="line" line-num="16" source-line-num="16">   <span class="tlv_ident_comment">// Add 1,2,3,...,9 (in that order).</span></span>
<span class="line" line-num="17" source-line-num="17">   <span class="tlv_ident_comment">//</span></span>
<span class="line" line-num="18" source-line-num="18">   <span class="tlv_ident_comment">// Regs:</span></span>
<span class="line" line-num="19" source-line-num="19">   <span class="tlv_ident_comment">//  r10 (a0): In: 0, Out: final sum</span></span>
<span class="line" line-num="20" source-line-num="20">   <span class="tlv_ident_comment">//  r12 (a2): 10</span></span>
<span class="line" line-num="21" source-line-num="21">   <span class="tlv_ident_comment">//  r13 (a3): 1..10</span></span>
<span class="line" line-num="22" source-line-num="22">   <span class="tlv_ident_comment">//  r14 (a4): Sum</span></span>
<span class="line" line-num="23" source-line-num="23">   <span class="tlv_ident_comment">// </span></span>
<span class="line" line-num="24" source-line-num="24">   <span class="tlv_ident_comment">// External to function:</span></span>
<span class="line" line-num="25" source-line-num="25">   <span class="tlv_ident_comment">// Inst #0: ADD,r10,r0,r0             // Initialize r10 (a0) to 0.</span></span>
<span class="line" line-num="26" source-line-num="26">   <span class="tlv_ident_comment">// Function:</span></span>
<span class="line" line-num="27" source-line-num="27">   <span class="tlv_ident_comment">// Inst #1: ADD,r14,r10,r0            // Initialize sum register a4 with 0x0</span></span>
<span class="line" line-num="28" source-line-num="28">   <span class="tlv_ident_comment">// Inst #2: ADDI,r12,r10,1010         // Store count of 10 in register a2.</span></span>
<span class="line" line-num="29" source-line-num="29">   <span class="tlv_ident_comment">// Inst #3: ADD,r13,r10,r0            // Initialize intermediate sum register a3 with 0</span></span>
<span class="line" line-num="30" source-line-num="30">   <span class="tlv_ident_comment">// Loop:</span></span>
<span class="line" line-num="31" source-line-num="31">   <span class="tlv_ident_comment">// Inst #4: ADD,r14,r13,r14           // Incremental addition</span></span>
<span class="line" line-num="32" source-line-num="32">   <span class="tlv_ident_comment">// Inst #5: ADDI,r13,r13,1            // Increment intermediate register by 1</span></span>
<span class="line" line-num="33" source-line-num="33">   <span class="tlv_ident_comment">// Inst #6: BLT,r13,r12,1111111111000 // If a3 is less than a2, branch to label named &lt;loop&gt;</span></span>
<span class="line" line-num="34" source-line-num="34">   <span class="tlv_ident_comment">// Inst #7: ADD,r10,r14,r0            // Store final result to register a0 so that it can be read by main program</span></span>
<span class="line" line-num="35" source-line-num="35">   </span>
<span class="line" line-num="36" source-line-num="36">   <span class="tlv_ident_comment">// Optional:</span></span>
<span class="line" line-num="37" source-line-num="37">   <span class="tlv_ident_comment">// m4_asm(JAL, r7, 00000000000000000000) // Done. Jump to itself (infinite loop). (Up to 20-bit signed immediate plus implicit 0 bit (unlike JALR) provides byte address; last immediate bit should also be 0)</span></span>
<span class="line" line-num="38" source-line-num="38">   </span>
<span class="line" line-num="39" source-line-num="39"></span>
<span class="line" line-num="40" source-line-num="40">   <span class="tlv_ident_pipeline" logical_entity="|cpu">|cpu</span></span>
<span class="line" line-num="41" source-line-num="41">      <span class="tlv_ident_stage_expr" logical_entity="|cpu@0">@0</span></span>
<span class="line" line-num="42" source-line-num="42">         <span class="tlv_ident_assigned_pipe_sig" logical_entity="|cpu$reset">$reset</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">reset;</span></span>
<span class="line" line-num="43" source-line-num="43"></span>
<span class="line" line-num="44" source-line-num="44"></span>
<span class="line" line-num="45" source-line-num="45"></span>
<span class="line" line-num="46" source-line-num="46">      <span class="tlv_ident_comment">// YOUR CODE HERE</span></span>
<span class="line" line-num="47" source-line-num="47">      <span class="tlv_ident_comment">// ...</span></span>
<span class="line" line-num="48" source-line-num="48"></span>
<span class="line" line-num="49" source-line-num="49">      <span class="tlv_ident_comment">// Note: Because of the magic we are using for visualisation, if visualisation is enabled below,</span></span>
<span class="line" line-num="50" source-line-num="50">      <span class="tlv_ident_comment">//       be sure to avoid having unassigned signals (which you might be using for random inputs)</span></span>
<span class="line" line-num="51" source-line-num="51">      <span class="tlv_ident_comment">//       other than those specifically expected in the labs. You'll get strange errors for these.</span></span>
<span class="line" line-num="52" source-line-num="52"></span>
<span class="line" line-num="53" source-line-num="53">   </span>
<span class="line" line-num="54" source-line-num="54">   <span class="tlv_ident_comment">// Assert these to end simulation (before Makerchip cycle limit).</span></span>
<span class="line" line-num="55" source-line-num="55">   <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">passed = </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">cyc_cnt &gt; 40;</span></span>
<span class="line" line-num="56" source-line-num="56">   <span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">failed = 1'b0;</span></span>
<span class="line" line-num="57" source-line-num="57">   </span>
<span class="line" line-num="58" source-line-num="58">   <span class="tlv_ident_comment">// Macro instantiations for:</span></span>
<span class="line" line-num="59" source-line-num="59">   <span class="tlv_ident_comment">//  o instruction memory</span></span>
<span class="line" line-num="60" source-line-num="60">   <span class="tlv_ident_comment">//  o register file</span></span>
<span class="line" line-num="61" source-line-num="61">   <span class="tlv_ident_comment">//  o data memory</span></span>
<span class="line" line-num="62" source-line-num="62">   <span class="tlv_ident_comment">//  o CPU visualization</span></span>
<span class="line" line-num="63" source-line-num="63">   <span class="tlv_ident_pipeline" logical_entity="|cpu">|cpu</span></span>
<span class="line" line-num="64" source-line-num="64">      <span class="tlv_ident_keyword1">\source /raw.githubusercontent.com/stevehoover/RISCVMYTHWorkshop/c1719d5b338896577b79ee76c2f443ca2a76e14f/tlvlib/riscvshelllib.tlv 16   </span><span class="tlv_ident_comment">// Instantiated from top.tlv, 64 as: m4+imem(@1)    // Args: (read stage)</span></span>
<span class="line" line-num="65" source-line-num="64">         <span class="tlv_ident_comment">// Instruction Memory containing program defined by m4_asm(...) instantiations.</span></span>
<span class="line" line-num="66" source-line-num="64">         <span class="tlv_ident_stage_expr" logical_entity="|cpu@2">@1</span></span>
<span class="line" line-num="67" source-line-num="64">            <span class="tlv_ident_keyword1">\SV_plus</span></span>
<span class="line" line-num="68" source-line-num="64">               <span class="tlv_ident_comment">// The program in an instruction memory.</span></span>
<span class="line" line-num="69" source-line-num="64">               <span class="tlv_ident_hdl_code">logic [31:0] instrs [0:8-1];</span></span>
<span class="line" line-num="70" source-line-num="64">               <span class="tlv_ident_hdl_code">assign instrs = '{</span></span>
<span class="line" line-num="71" source-line-num="64">                  <span class="tlv_ident_hdl_code">{7'b0000000, 5'd0, 5'd0, 3'b000, 5'd10, 7'b0110011}, {7'b0000000, 5'd0, 5'd10, 3'b000, 5'd14, 7'b0110011}, {12'b1010, 5'd10, 3'b000, 5'd12, 7'b0010011}, {7'b0000000, 5'd0, 5'd10, 3'b000, 5'd13, 7'b0110011}, {7'b0000000, 5'd14, 5'd13, 3'b000, 5'd14, 7'b0110011}, {12'b1, 5'd13, 3'b000, 5'd13, 7'b0010011}, {1'b1, 6'b111111, 5'd12, 5'd13, 3'b100, 4'b1100, 1'b1, 7'b1100011}, {7'b0000000, 5'd0, 5'd14, 3'b000, 5'd10, 7'b0110011}</span></span>
<span class="line" line-num="72" source-line-num="64">               <span class="tlv_ident_hdl_code">};</span></span>
<span class="line" line-num="73" source-line-num="64">            <span class="tlv_ident_beh_hier_2" logical_entity="|cpu/imem">/imem</span><span class="tlv_ident_beh_hier_2">[</span><span class="tlv_ident_hdl_code">7</span><span class="tlv_ident_beh_hier_2">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_beh_hier_2">]</span></span>
<span class="line" line-num="74" source-line-num="64">               <span class="tlv_ident_assigned_pipe_sig" logical_entity="|cpu/imem$instr">$instr</span><span class="tlv_ident_pipe_sig">[</span><span class="tlv_ident_hdl_code">31</span><span class="tlv_ident_pipe_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_sv_sig">*</span><span class="tlv_ident_hdl_code">instrs</span><span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">[</span><span class="tlv_ident_sv_sig">#</span><span class="tlv_ident_hdl_code">imem</span><span class="tlv_ident_sv_sig">\</span><span class="tlv_ident_hdl_code">];</span></span>
<span class="line" line-num="75" source-line-num="64">            <span class="tlv_ident_when">?$imem_rd_en</span></span>
<span class="tlx_except_node_anchor no-select"><span class=tlx_except_container><span class="tlx_except" sev="logic_error" title="Signal |cpu$imem_rd_addr is used but never assigned.">             </span></span></span><span class="tlx_except_node_anchor no-select"><span class=tlx_except_container><span class="tlx_except" sev="logic_error" title="Signal |cpu$imem_rd_en is used but never assigned."> </span></span></span><span class="tlx_except_node_anchor no-select"><span class=tlx_except_container>               <span class="tlx_except" sev="warning" title="Signal |cpu$imem_rd_data is assigned but never used.
To silence this message use &quot;`BOGUS_USE($imem_rd_data)&quot;.">                   </span></span></span><span class="line" line-num="76" source-line-num="64">               <span class="tlv_ident_assigned_pipe_sig" logical_entity="|cpu$imem_rd_data">$imem_rd_data</span><span class="tlv_ident_pipe_sig">[</span><span class="tlv_ident_hdl_code">31</span><span class="tlv_ident_pipe_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_beh_hier_2" logical_entity="|cpu/imem"tlx_ref="">/imem</span><span class="tlv_ident_beh_hier_2">[</span><span class="tlv_ident_pipe_sig" logical_entity="|cpu$imem_rd_addr">$imem_rd_addr</span><span class="tlv_ident_beh_hier_2">]</span><span class="tlv_ident_pipe_sig" logical_entity="|cpu/imem$instr">$instr</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="77" source-line-num="64">          </span>
<span class="line" line-num="78" source-line-num="64">      <span class="tlv_ident_keyword1">\end_source    </span><span class="tlv_ident_comment">// Args: (read stage)</span></span>
<span class="line" line-num="79" source-line-num="65">      <span class="tlv_ident_keyword1">\source /raw.githubusercontent.com/stevehoover/RISCVMYTHWorkshop/c1719d5b338896577b79ee76c2f443ca2a76e14f/tlvlib/riscvshelllib.tlv 33   </span><span class="tlv_ident_comment">// Instantiated from top.tlv, 65 as: m4+rf(@1, @1)  // Args: (read stage, write stage) - if equal, no register bypass is required</span></span>
<span class="line" line-num="80" source-line-num="65">         <span class="tlv_ident_comment">// Reg File</span></span>
<span class="line" line-num="81" source-line-num="65">         <span class="tlv_ident_stage_expr" logical_entity="|cpu@2">@1</span></span>
<span class="line" line-num="82" source-line-num="65">            <span class="tlv_ident_beh_hier_2" logical_entity="|cpu/xreg">/xreg</span><span class="tlv_ident_beh_hier_2">[</span><span class="tlv_ident_hdl_code">31</span><span class="tlv_ident_beh_hier_2">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_beh_hier_2">]</span></span>
<span class="tlx_except_node_anchor no-select"><span class=tlx_except_container>                     <span class="tlx_except" sev="logic_error" title="Signal |cpu$rf_wr_en is used but never assigned.">             </span></span></span><span class="tlx_except_node_anchor no-select"><span class=tlx_except_container>                                       <span class="tlx_except" sev="logic_error" title="Signal |cpu$rf_wr_index is used but never assigned.">                </span></span></span><span class="line" line-num="83" source-line-num="65">               <span class="tlv_ident_assigned_pipe_sig" logical_entity="|cpu/xreg$wr">$wr</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_pipeline" logical_entity="|cpu"tlx_ref="">|cpu</span><span class="tlv_ident_pipe_sig" logical_entity="|cpu$rf_wr_en">$rf_wr_en</span> <span class="tlv_ident_hdl_code">&amp;&amp; (</span><span class="tlv_ident_pipeline" logical_entity="|cpu"tlx_ref="">|cpu</span><span class="tlv_ident_pipe_sig" logical_entity="|cpu$rf_wr_index">$rf_wr_index</span> <span class="tlv_ident_hdl_code">!= 5'b0) &amp;&amp; (</span><span class="tlv_ident_pipeline" logical_entity="|cpu"tlx_ref="">|cpu</span><span class="tlv_ident_pipe_sig" logical_entity="|cpu$rf_wr_index">$rf_wr_index</span> <span class="tlv_ident_hdl_code">== </span><span class="tlv_ident_sv_sig">#</span><span class="tlv_ident_hdl_code">xreg);</span></span>
<span class="tlx_except_node_anchor no-select"><span class=tlx_except_container>
                                             <span class="tlx_except" sev="logic_error" title="Signal |cpu$rf_wr_data is used but never assigned.">               </span></span></span><span class="line" line-num="84" source-line-num="65">               <span class="tlv_ident_assigned_pipe_sig" logical_entity="|cpu/xreg$value">$value</span><span class="tlv_ident_pipe_sig">[</span><span class="tlv_ident_hdl_code">31</span><span class="tlv_ident_pipe_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_pipeline" logical_entity="|cpu"tlx_ref="">|cpu</span><span class="tlv_ident_pipe_sig" logical_entity="|cpu$reset">$reset</span> <span class="tlv_ident_hdl_code">?   </span><span class="tlv_ident_sv_sig">#</span><span class="tlv_ident_hdl_code">xreg           :</span></span>
<span class="line" line-num="85" source-line-num="65">                              <span class="tlv_ident_pipe_sig" logical_entity="|cpu/xreg$wr">$wr</span>        <span class="tlv_ident_hdl_code">?   </span><span class="tlv_ident_pipeline" logical_entity="|cpu"tlx_ref="">|cpu</span><span class="tlv_ident_pipe_sig" logical_entity="|cpu$rf_wr_data">$rf_wr_data</span> <span class="tlv_ident_hdl_code">:</span></span>
<span class="line" line-num="86" source-line-num="65">                                             <span class="tlv_ident_sig_keyword" logical_entity="|cpu/xreg$value">$RETAIN</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="87" source-line-num="65">         <span class="tlv_ident_stage_expr" logical_entity="|cpu@2">@1</span></span>
<span class="line" line-num="88" source-line-num="65">            <span class="tlv_ident_when">?$rf_rd_en1</span></span>
<span class="tlx_except_node_anchor no-select"><span class=tlx_except_container><span class="tlx_except" sev="logic_error" title="Signal |cpu$rf_rd_en1 is used but never assigned."> </span></span></span><span class="tlx_except_node_anchor no-select"><span class=tlx_except_container><span class="tlx_except" sev="logic_error" title="Signal |cpu$rf_rd_index1 is used but never assigned.">             </span></span></span><span class="line" line-num="89" source-line-num="65">               <span class="tlv_ident_assigned_pipe_sig" logical_entity="|cpu$rf_rd_data1">$rf_rd_data1</span><span class="tlv_ident_pipe_sig">[</span><span class="tlv_ident_hdl_code">31</span><span class="tlv_ident_pipe_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_beh_hier_2" logical_entity="|cpu/xreg"tlx_ref="">/xreg</span><span class="tlv_ident_beh_hier_2">[</span><span class="tlv_ident_pipe_sig" logical_entity="|cpu$rf_rd_index1">$rf_rd_index1</span><span class="tlv_ident_beh_hier_2">]</span><span class="tlv_ident_alignment_ahead_expr" logical_entity="|cpu@4">&gt;&gt;1</span><span class="tlv_ident_pipe_sig" logical_entity="|cpu/xreg$value">$value</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="90" source-line-num="65">            <span class="tlv_ident_when">?$rf_rd_en2</span></span>
<span class="tlx_except_node_anchor no-select"><span class=tlx_except_container><span class="tlx_except" sev="logic_error" title="Signal |cpu$rf_rd_en2 is used but never assigned."> </span></span></span><span class="tlx_except_node_anchor no-select"><span class=tlx_except_container><span class="tlx_except" sev="logic_error" title="Signal |cpu$rf_rd_index2 is used but never assigned.">             </span></span></span><span class="line" line-num="91" source-line-num="65">               <span class="tlv_ident_assigned_pipe_sig" logical_entity="|cpu$rf_rd_data2">$rf_rd_data2</span><span class="tlv_ident_pipe_sig">[</span><span class="tlv_ident_hdl_code">31</span><span class="tlv_ident_pipe_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_beh_hier_2" logical_entity="|cpu/xreg"tlx_ref="">/xreg</span><span class="tlv_ident_beh_hier_2">[</span><span class="tlv_ident_pipe_sig" logical_entity="|cpu$rf_rd_index2">$rf_rd_index2</span><span class="tlv_ident_beh_hier_2">]</span><span class="tlv_ident_alignment_ahead_expr" logical_entity="|cpu@4">&gt;&gt;1</span><span class="tlv_ident_pipe_sig" logical_entity="|cpu/xreg$value">$value</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="92" source-line-num="65">            <span class="tlv_ident_hdl_code">`BOGUS_USE(</span><span class="tlv_ident_pipe_sig" logical_entity="|cpu$rf_rd_data1">$rf_rd_data1</span> <span class="tlv_ident_pipe_sig" logical_entity="|cpu$rf_rd_data2">$rf_rd_data2</span><span class="tlv_ident_hdl_code">) </span></span>
<span class="line" line-num="93" source-line-num="65">      <span class="tlv_ident_keyword1">\end_source  </span><span class="tlv_ident_comment">// Args: (read stage, write stage) - if equal, no register bypass is required</span></span>
<span class="line" line-num="94" source-line-num="66">      <span class="tlv_ident_keyword1">\source /raw.githubusercontent.com/stevehoover/RISCVMYTHWorkshop/c1719d5b338896577b79ee76c2f443ca2a76e14f/tlvlib/riscvshelllib.tlv 50   </span><span class="tlv_ident_comment">// Instantiated from top.tlv, 66 as: m4+dmem(@4)    // Args: (read/write stage)</span></span>
<span class="line" line-num="95" source-line-num="66">         <span class="tlv_ident_comment">// Data Memory</span></span>
<span class="line" line-num="96" source-line-num="66">         <span class="tlv_ident_stage_expr" logical_entity="|cpu@8">@4</span></span>
<span class="line" line-num="97" source-line-num="66">            <span class="tlv_ident_beh_hier_2" logical_entity="|cpu/dmem">/dmem</span><span class="tlv_ident_beh_hier_2">[</span><span class="tlv_ident_hdl_code">15</span><span class="tlv_ident_beh_hier_2">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_beh_hier_2">]</span></span>
<span class="tlx_except_node_anchor no-select"><span class=tlx_except_container>                                         <span class="tlx_except" sev="logic_error" title="Signal |cpu$dmem_addr is used but never assigned.">              </span></span></span><span class="tlx_except_node_anchor no-select"><span class=tlx_except_container>                     <span class="tlx_except" sev="logic_error" title="Signal |cpu$dmem_wr_en is used but never assigned.">               </span></span></span><span class="line" line-num="98" source-line-num="66">               <span class="tlv_ident_assigned_pipe_sig" logical_entity="|cpu/dmem$wr">$wr</span> <span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_pipeline" logical_entity="|cpu"tlx_ref="">|cpu</span><span class="tlv_ident_pipe_sig" logical_entity="|cpu$dmem_wr_en">$dmem_wr_en</span> <span class="tlv_ident_hdl_code">&amp;&amp; (</span><span class="tlv_ident_pipeline" logical_entity="|cpu"tlx_ref="">|cpu</span><span class="tlv_ident_pipe_sig" logical_entity="|cpu$dmem_addr">$dmem_addr</span> <span class="tlv_ident_hdl_code">== </span><span class="tlv_ident_sv_sig">#</span><span class="tlv_ident_hdl_code">dmem);</span></span>
<span class="tlx_except_node_anchor no-select"><span class=tlx_except_container>
                                             <span class="tlx_except" sev="logic_error" title="Signal |cpu$dmem_wr_data is used but never assigned.">                 </span></span></span><span class="line" line-num="99" source-line-num="66">               <span class="tlv_ident_assigned_pipe_sig" logical_entity="|cpu/dmem$value">$value</span><span class="tlv_ident_pipe_sig">[</span><span class="tlv_ident_hdl_code">31</span><span class="tlv_ident_pipe_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_pipeline" logical_entity="|cpu"tlx_ref="">|cpu</span><span class="tlv_ident_pipe_sig" logical_entity="|cpu$reset">$reset</span> <span class="tlv_ident_hdl_code">?   </span><span class="tlv_ident_sv_sig">#</span><span class="tlv_ident_hdl_code">dmem :</span></span>
<span class="line" line-num="100" source-line-num="66">                              <span class="tlv_ident_pipe_sig" logical_entity="|cpu/dmem$wr">$wr</span>        <span class="tlv_ident_hdl_code">?   </span><span class="tlv_ident_pipeline" logical_entity="|cpu"tlx_ref="">|cpu</span><span class="tlv_ident_pipe_sig" logical_entity="|cpu$dmem_wr_data">$dmem_wr_data</span> <span class="tlv_ident_hdl_code">:</span></span>
<span class="line" line-num="101" source-line-num="66">                                             <span class="tlv_ident_sig_keyword" logical_entity="|cpu/dmem$value">$RETAIN</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="102" source-line-num="66">                                        </span>
<span class="line" line-num="103" source-line-num="66">            <span class="tlv_ident_when">?$dmem_rd_en</span></span>
<span class="tlx_except_node_anchor no-select"><span class=tlx_except_container><span class="tlx_except" sev="logic_error" title="Signal |cpu$dmem_rd_en is used but never assigned."> </span></span></span><span class="line" line-num="104" source-line-num="66">               <span class="tlv_ident_assigned_pipe_sig" logical_entity="|cpu$dmem_rd_data">$dmem_rd_data</span><span class="tlv_ident_pipe_sig">[</span><span class="tlv_ident_hdl_code">31</span><span class="tlv_ident_pipe_sig">:</span><span class="tlv_ident_hdl_code">0</span><span class="tlv_ident_pipe_sig">] </span><span class="tlv_ident_hdl_code">= </span><span class="tlv_ident_beh_hier_2" logical_entity="|cpu/dmem"tlx_ref="">/dmem</span><span class="tlv_ident_beh_hier_2">[</span><span class="tlv_ident_pipe_sig" logical_entity="|cpu$dmem_addr">$dmem_addr</span><span class="tlv_ident_beh_hier_2">]</span><span class="tlv_ident_alignment_ahead_expr" logical_entity="|cpu@10">&gt;&gt;1</span><span class="tlv_ident_pipe_sig" logical_entity="|cpu/dmem$value">$value</span><span class="tlv_ident_hdl_code">;</span></span>
<span class="line" line-num="105" source-line-num="66">            <span class="tlv_ident_hdl_code">`BOGUS_USE(</span><span class="tlv_ident_pipe_sig" logical_entity="|cpu$dmem_rd_data">$dmem_rd_data</span><span class="tlv_ident_hdl_code">)</span></span>
<span class="line" line-num="106" source-line-num="66">      <span class="tlv_ident_keyword1">\end_source    </span><span class="tlv_ident_comment">// Args: (read/write stage)</span></span>
<span class="line" line-num="107" source-line-num="67">   </span>
<span class="line" line-num="108" source-line-num="68">   <span class="tlv_ident_comment">//m4+cpu_viz(@4)    // For visualisation, argument should be at least equal to the last stage of CPU logic</span></span>
<span class="line" line-num="109" source-line-num="69">                       <span class="tlv_ident_comment">// @4 would work for all labs</span></span>
<span class="line" line-num="110" source-line-num="70"><span class="tlv_ident_keyword1">\SV</span></span>
<span class="line" line-num="111" source-line-num="71">   <span class="tlv_ident_hdl_code">endmodule</span></span>

</pre>

</body>
</html>
