WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAp branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 19 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 19 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 0 min 19 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 31742320 heartbeat IPC: 0.341971 cumulative IPC: 0.341971 (Simulation time: 0 hr 2 min 20 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 60700529 heartbeat IPC: 0.345326 cumulative IPC: 0.34364 (Simulation time: 0 hr 4 min 18 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 90760579 heartbeat IPC: 0.332668 cumulative IPC: 0.339903 (Simulation time: 0 hr 6 min 16 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 119876527 heartbeat IPC: 0.343455 cumulative IPC: 0.340784 (Simulation time: 0 hr 8 min 11 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 149112322 heartbeat IPC: 0.342047 cumulative IPC: 0.341036 (Simulation time: 0 hr 10 min 7 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 146612276 cumulative IPC: 0.341036 (Simulation time: 0 hr 10 min 7 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 146612276 (Simulation time: 0 hr 10 min 7 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/605.mcf_s-1536B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.341036 instructions: 50000003 cycles: 146612276
CPU 0 Branch Prediction Accuracy: 99.9741% MPKI: 0.04048 Average ROB Occupancy at Mispredict: 282.859
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.04048
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    3638016  HIT:    1502220  MISS:    2135796
LLC LOAD         ACCESS:    1406259  HIT:     130261  MISS:    1275998
LLC RFO          ACCESS:      50887  HIT:      50879  MISS:          8
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1108953  HIT:    1108953  MISS:          0
LLC TRANSLATION  ACCESS:    1071917  HIT:     212127  MISS:     859790
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 490.509 cycles
cpu0_DTLB TOTAL       ACCESS:   11620993  HIT:    8222263  MISS:    3398730
cpu0_DTLB LOAD         ACCESS:   11620993  HIT:    8222263  MISS:    3398730
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 142.524 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   13086771  HIT:    7671642  MISS:    5415129
cpu0_L1D LOAD         ACCESS:    9576770  HIT:    5455556  MISS:    4121214
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    2203858  HIT:    2056112  MISS:     147746
cpu0_L1D TRANSLATION  ACCESS:    1306143  HIT:     159974  MISS:    1146169
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 210.566 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    4782804  HIT:    2253738  MISS:    2529066
cpu0_L2C LOAD         ACCESS:    2390612  HIT:     984353  MISS:    1406259
cpu0_L2C RFO          ACCESS:     144649  HIT:      93761  MISS:      50888
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    1114796  HIT:    1114796  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:    1132747  HIT:      60828  MISS:    1071919
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 435.118 cycles
cpu0_STLB TOTAL       ACCESS:    1312987  HIT:     191555  MISS:    1121432
cpu0_STLB LOAD         ACCESS:    1312987  HIT:     191555  MISS:    1121432
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 421.578 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     106943
  ROW_BUFFER_MISS:    2028849
 AVG DBUS CONGESTED CYCLE:    3.98065
 WQ ROW_BUFFER_HIT:       5611
  ROW_BUFFER_MISS:    1102586  FULL:          0
