{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1470385947590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1470385947603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 05 18:32:26 2016 " "Processing started: Fri Aug 05 18:32:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1470385947603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1470385947603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test11 -c test11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test11 -c test11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1470385947604 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1470385949650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test11.v 1 1 " "Found 1 design units, including 1 entities, in source file test11.v" { { "Info" "ISGN_ENTITY_NAME" "1 test11 " "Found entity 1: test11" {  } { { "test11.v" "" { Text "C:/GitLocalRep/test11UARTup_CAM_RAM/test11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1470386017445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1470386017445 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test11.v(35) " "Verilog HDL Instantiation warning at test11.v(35): instance has no name" {  } { { "test11.v" "" { Text "C:/GitLocalRep/test11UARTup_CAM_RAM/test11.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1470386017447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test11 " "Elaborating entity \"test11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1470386017564 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 test11.v(16) " "Verilog HDL assignment warning at test11.v(16): truncated value with size 32 to match size of target (2)" {  } { { "test11.v" "" { Text "C:/GitLocalRep/test11UARTup_CAM_RAM/test11.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1470386017569 "|test11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 test11.v(19) " "Verilog HDL assignment warning at test11.v(19): truncated value with size 32 to match size of target (2)" {  } { { "test11.v" "" { Text "C:/GitLocalRep/test11UARTup_CAM_RAM/test11.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1470386017569 "|test11"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "myuartup.v(20) " "Verilog HDL information at myuartup.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "myuartup.v" "" { Text "C:/GitLocalRep/test11UARTup_CAM_RAM/myuartup.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1470386017611 ""}
{ "Warning" "WSGN_SEARCH_FILE" "myuartup.v 1 1 " "Using design file myuartup.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 myUARTup " "Found entity 1: myUARTup" {  } { { "myuartup.v" "" { Text "C:/GitLocalRep/test11UARTup_CAM_RAM/myuartup.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1470386017614 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1470386017614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myUARTup myUARTup:comb_26 " "Elaborating entity \"myUARTup\" for hierarchy \"myUARTup:comb_26\"" {  } { { "test11.v" "comb_26" { Text "C:/GitLocalRep/test11UARTup_CAM_RAM/test11.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1470386017620 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 myuartup.v(27) " "Verilog HDL assignment warning at myuartup.v(27): truncated value with size 32 to match size of target (5)" {  } { { "myuartup.v" "" { Text "C:/GitLocalRep/test11UARTup_CAM_RAM/myuartup.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1470386017628 "|test11|myUARTup:comb_26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myuartup.v(29) " "Verilog HDL assignment warning at myuartup.v(29): truncated value with size 32 to match size of target (4)" {  } { { "myuartup.v" "" { Text "C:/GitLocalRep/test11UARTup_CAM_RAM/myuartup.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1470386017629 "|test11|myUARTup:comb_26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myuartup.v(39) " "Verilog HDL assignment warning at myuartup.v(39): truncated value with size 32 to match size of target (4)" {  } { { "myuartup.v" "" { Text "C:/GitLocalRep/test11UARTup_CAM_RAM/myuartup.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1470386017629 "|test11|myUARTup:comb_26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myuartup.v(43) " "Verilog HDL assignment warning at myuartup.v(43): truncated value with size 32 to match size of target (4)" {  } { { "myuartup.v" "" { Text "C:/GitLocalRep/test11UARTup_CAM_RAM/myuartup.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1470386017629 "|test11|myUARTup:comb_26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myuartup.v(47) " "Verilog HDL assignment warning at myuartup.v(47): truncated value with size 32 to match size of target (4)" {  } { { "myuartup.v" "" { Text "C:/GitLocalRep/test11UARTup_CAM_RAM/myuartup.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1470386017629 "|test11|myUARTup:comb_26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 myuartup.v(52) " "Verilog HDL assignment warning at myuartup.v(52): truncated value with size 32 to match size of target (5)" {  } { { "myuartup.v" "" { Text "C:/GitLocalRep/test11UARTup_CAM_RAM/myuartup.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1470386017630 "|test11|myUARTup:comb_26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myuartup.v(61) " "Verilog HDL assignment warning at myuartup.v(61): truncated value with size 32 to match size of target (4)" {  } { { "myuartup.v" "" { Text "C:/GitLocalRep/test11UARTup_CAM_RAM/myuartup.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1470386017630 "|test11|myUARTup:comb_26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myuartup.v(66) " "Verilog HDL assignment warning at myuartup.v(66): truncated value with size 32 to match size of target (4)" {  } { { "myuartup.v" "" { Text "C:/GitLocalRep/test11UARTup_CAM_RAM/myuartup.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1470386017630 "|test11|myUARTup:comb_26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myuartup.v(70) " "Verilog HDL assignment warning at myuartup.v(70): truncated value with size 32 to match size of target (4)" {  } { { "myuartup.v" "" { Text "C:/GitLocalRep/test11UARTup_CAM_RAM/myuartup.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1470386017631 "|test11|myUARTup:comb_26"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 myuartup.v(74) " "Verilog HDL assignment warning at myuartup.v(74): truncated value with size 32 to match size of target (4)" {  } { { "myuartup.v" "" { Text "C:/GitLocalRep/test11UARTup_CAM_RAM/myuartup.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1470386017631 "|test11|myUARTup:comb_26"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1470386020740 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/GitLocalRep/test11UARTup_CAM_RAM/output_files/test11.map.smsg " "Generated suppressed messages file C:/GitLocalRep/test11UARTup_CAM_RAM/output_files/test11.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1470386021827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1470386022246 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1470386022246 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1470386022398 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1470386022398 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1470386022398 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1470386022398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "871 " "Peak virtual memory: 871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1470386022457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 05 18:33:42 2016 " "Processing ended: Fri Aug 05 18:33:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1470386022457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1470386022457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:07 " "Total CPU time (on all processors): 00:03:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1470386022457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1470386022457 ""}
