Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Oct 21 09:06:07 2023
| Host         : edabknam running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file xilinx_pulpissimo_control_sets_placed.rpt
| Design       : xilinx_pulpissimo
| Device       : xc7k325t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1813 |
|    Minimum number of control sets                        |  1813 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  7083 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1813 |
| >= 0 to < 4        |   695 |
| >= 4 to < 6        |   152 |
| >= 6 to < 8        |    54 |
| >= 8 to < 10       |   149 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |     2 |
| >= 16              |   724 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             191 |           75 |
| No           | No                    | Yes                    |            3643 |         1583 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1694 |          449 |
| Yes          | No                    | Yes                    |           34797 |        14088 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                               Clock Signal                                                              |                                                                                                                                           Enable Signal                                                                                                                                          |                                                                                                                                   Set/Reset Signal                                                                                                                                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_i_1_n_0                                                                                                                                                                                         |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                                                 |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/apb2per_newdebug_i/CS_i_2_n_0                                                                                                                                                                                                                   |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/slave_valid_i_1_n_0                                                                                                                                                                                                                             |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                          |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_controller/r_active_i_2_n_0                                                                                                                                                                          |                1 |              1 |
| ~i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/s_clk_slave                                       |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/ws_o_i_2_n_0                                                                                                                                                                         |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_prescaler/event_o_i_2_n_0                                                                                                                                                                            |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_error_slave_contig_xbar/error_valid_q_i_1_n_0                                                                                                                                                      |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_ref_clk_sync/serial_q_i_1_n_0                                                                                                                                                                                               |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                                      |                1 |              1 |
| ~i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/s_clk_slave                                       |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/controller_i/debug_mode_q_i_2_n_0                                                                                                                                                                   |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_interleaved_xbar/i_xbar/gen_inputs[3].i_addr_dec_resp_mux/gen_several_outputs.gen_no_broadcast.vld_q[0]_i_1_n_0                                                                                    |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/gen_output_pipeline[0].out_pipe_result_q[1][31]_i_3_n_0         |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_data/ps_i_2_n_0                                                                                                                                                                                               |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/i_obi_pulp_adapter_instr/ps_i_2_n_0                                                                                                                                                                                              |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_contiguous_xbar/i_xbar/gen_inputs[3].i_addr_dec_resp_mux/gen_several_outputs.gen_no_broadcast.vld_q[0]_i_1_n_0                                                                                     |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                                       |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_toduma/u_din/full/latched_full_s_i_2_n_0                                                                                                                                                  |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_rx/u_din/full/latched_full_s_i_2_n_0                                                                                                                                                      |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                          |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[3].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                            |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[2].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                            |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                          |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[1].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                            |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                            |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[2].i_lint2axi_bridge/i_lint_2_axi/FSM_sequential_CS[2]_i_1_n_0                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[2].i_lint2axi_bridge/i_lint_2_axi/FSM_sequential_CS[2]_i_2_n_0                                                                                                                 |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                1 |              1 |
| ~i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/s_clk_out_dft                                          |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                1 |              1 |
| ~i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                1 |              1 |
| ~i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/sck_o                                   |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                          |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_prescaler/event_o_i_2_n_0                                                                                                                                                                            |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_eot_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/error_int_sync/serial_q_i_1_n_0                                                                                                                                                                                 |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_nack_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                                      |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.lock_ar_valid_q_i_2_n_0                                                                                                                |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.lock_aw_valid_q_i_2_n_0                                                                                                                      |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                          |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                          |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[1].i_lint2axi_bridge/i_lint_2_axi/FSM_sequential_CS[2]_i_1_n_0                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[1].i_lint2axi_bridge/i_lint_2_axi/FSM_sequential_CS[2]_i_2_n_0                                                                                                                 |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                  |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                                         |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[7].i_axi_err_slv/r_busy_q_i_2_n_0                                                                                                                               |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                          |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_err_slv/r_busy_q_i_2_n_0                                                                                                                               |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[7].i_axi_demux/gen_demux.lock_ar_valid_q_i_2_n_0                                                                                                                |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[8].i_axi_err_slv/r_busy_q_i_2_n_0                                                                                                                               |                1 |              1 |
| ~i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg_i_1_n_0                               |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/r_busy_q_i_2_n_0                                                                                                                               |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/r_busy_q_i_2_n_0                                                                                                                               |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[2].i_axi_err_slv/r_busy_q_i_2_n_0                                                                                                                               |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_err_slv/r_busy_q_i_2_n_0                                                                                                                               |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_o_i_2_n_0                                                                                                                                                             |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[8].i_lint2axi_bridge/i_lint_2_axi/FSM_sequential_CS[2]_i_1_n_0                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[8].i_lint2axi_bridge/i_lint_2_axi/FSM_sequential_CS[2]_i_2_n_0                                                                                                                 |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.lock_aw_valid_q_i_2_n_0                                                                                                                      |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_edge_prop/serial_q_i_1_n_0                                                                                                                                                           |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/apb_state_q_i_2_n_0                                                                                                                                                                 |                1 |              1 |
| ~i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg_i_1_n_0                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/ws_o_i_2_n_0                                                                                                                                                                         |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_aw_chan/i_axi_burst_splitter_counters/err_q[0]_i_2_n_0                                                                                    |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_controller/r_active_i_2_n_0                                                                                                                                                                          |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_prescaler/event_o_i_2_n_0                                                                                                                                                                            |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_controller/r_active_i_2_n_0                                                                                                                                                                          |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_err_slv/r_busy_q_i_2_n_0                                                                                                                                     |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[7].i_lint2axi_bridge/i_lint_2_axi/FSM_sequential_CS[2]_i_1_n_0                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[7].i_lint2axi_bridge/i_lint_2_axi/FSM_sequential_CS[2]_i_2_n_0                                                                                                                 |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[8].i_axi_demux/gen_demux.lock_ar_valid_q_i_2_n_0                                                                                                                |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                  |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/ddrmux/i_tc_clk_mux2/clk_o |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/read_in_valid_i_1_n_0                                                                                                                                                    |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                          |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.lock_ar_valid_q_i_2_n_0                                                                                                                |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/i_edgeprop/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                                      |                1 |              1 |
| ~i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_parity/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                                |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_prescaler/event_o_i_2_n_0                                                                                                                                                                            |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/r_rx_state_i_2_n_0                                                                                                                                                                            |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[8].i_axi_demux/slv_resp_o[ar_ready]                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[8].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].mst_select_q[0][1]_i_1_n_0                                                           |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_controller/r_active_i_2_n_0                                                                                                                                                                          |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/r_clk0_o_i_2_n_0                                                                                                                                                                       |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/clk_o_i_2_n_0                                                                                                                                                                           |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                                         |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[7].i_axi_demux/slv_resp_o[ar_ready]                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[7].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].mst_select_q[0][1]_i_1_n_0                                                           |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_bincu/r_counter[19]_i_3_n_0                                                                                                                                                                          |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.state_q_i_2_n_0                                                                                                                             |                1 |              1 |
| ~i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/s_clk_out_dft                            |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_i_1_n_0                                                                                                                                                                                          |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/pc_q[31]_i_3_n_0                                                                                                                                                                          |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/regfile_waddr_lsu[4]_i_2_n_0                                                                                                                                                                        |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_tc_clk_mux2/clk_o                                       |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_2_n_0                                                                                                                                                                                                          |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_edge_prop/serial_q_i_1_n_0                                                                                                                                                                         |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/instr_valid_id_o_i_2_n_0                                                                                                                                                                            |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                              |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/is_hyper_read_q_i_2_n_0                                                                                                                                                                                                |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tx/u_din/full/latched_full_s_i_2_n_0                                                                                                                                                      |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[6].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter_i_1_n_0                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[6].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[0].mst_select_q[0][1]_i_1_n_0                                                           |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/full/latched_full_s_i_2_n_0                                                                                                                                                    |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/u_sync_clkb/serial_q_i_1_n_0                                                                                                                                     |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[5].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter_i_1_n_0                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[5].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[0].mst_select_q[0][1]_i_1_n_0                                                           |                1 |              1 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].cnt_en                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].i_in_flight_cnt/counter_q[0]_i_2_n_0                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[5].i_axi_demux/slv_resp_o[ar_ready]                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[5].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].i_in_flight_cnt/counter_q[0]_i_2_n_0                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[2].cnt_en                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[2].i_in_flight_cnt/counter_q[0]_i_2_n_0                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[0].cnt_en                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q[0]_i_2_n_0                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter_i_1_n_0                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[0].mst_select_q[0][1]_i_1_n_0                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/slv_resp_o[ar_ready]                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].mst_select_q[0][1]_i_1_n_0                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[5].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[0].cnt_en                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[5].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q[0]_i_2_n_0                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].cnt_en                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].i_in_flight_cnt/counter_q[0]_i_2_n_0                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[31].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[31].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[30].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[30].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[29].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[29].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_demux/slv_resp_o[ar_ready]                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].mst_select_q[0][1]_i_1_n_0                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter_i_1_n_0                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[0].mst_select_q[0][1]_i_1_n_0                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[2].u_soc_event_queue/r_event_count                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[2].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[0].cnt_en                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q[0]_i_2_n_0                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[28].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[28].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[58].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[58].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_cmd/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                       |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[4].cnt_en                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[4].i_in_flight_cnt/counter_q[0]_i_2_n_0                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[6].cnt_en                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[6].i_in_flight_cnt/counter_q[0]_i_2_n_0                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[8].cnt_en                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[8].i_in_flight_cnt/counter_q[0]_i_2_n_0                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/status_cnt_q[1]_i_1_n_0                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_w_fifo/status_cnt_q[1]_i_3_n_0                                                                                    |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                                |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_err_slv/i_b_fifo/status_cnt_n                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_err_slv/i_b_fifo/status_cnt_q[1]_i_3_n_0                                                                                                                     |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_cmd/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                       |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[21].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[21].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[22].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[22].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_err_slv/i_r_fifo/status_cnt_n                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_err_slv/i_r_fifo/status_cnt_q[1]_i_3_n_0                                                                                                                     |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[23].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[23].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/i_ar_id_fifo/status_cnt_q[1]_i_1_n_0                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/i_ar_id_fifo/status_cnt_q[1]_i_3_n_0                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[24].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[24].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[2].i_axi_demux/slv_resp_o[ar_ready]                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].mst_select_q[0][1]_i_1_n_0                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[8].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].cnt_en                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[8].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].i_in_flight_cnt/counter_q[0]_i_2_n_0                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[25].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[25].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].cnt_en                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].i_in_flight_cnt/counter_q[0]_i_2_n_0                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[0].cnt_en                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q[0]_i_2_n_0                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[26].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[26].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[27].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[27].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter_i_1_n_0                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[0].mst_select_q[0][1]_i_1_n_0                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/slv_resp_o[ar_ready]                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].mst_select_q[0][1]_i_1_n_0                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].cnt_en                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].i_in_flight_cnt/counter_q[0]_i_2_n_0                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/slv_resp_o[ar_ready]                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].mst_select_q[0][1]_i_1_n_0                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[5].i_lint2axi_bridge/i_lint_2_axi/FSM_sequential_CS[2]_i_4_n_0                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[5].i_lint2axi_bridge/i_lint_2_axi/FSM_sequential_CS[2]_i_3_n_0                                                                                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[6].i_lint2axi_bridge/i_lint_2_axi/FSM_sequential_CS[2]_i_4_n_0                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[6].i_lint2axi_bridge/i_lint_2_axi/FSM_sequential_CS[2]_i_3_n_0                                                                                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].cnt_en                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].i_in_flight_cnt/counter_q[0]_i_2_n_0                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[49].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[49].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_err_slv/i_b_fifo/status_cnt_n                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_err_slv/i_b_fifo/status_cnt_q[1]_i_3_n_0                                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[50].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[50].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[17].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[17].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/status_cnt_n12_out                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/status_cnt_q[1]_i_3_n_0                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[51].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[51].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_err_slv/i_b_fifo/status_cnt_n                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_err_slv/i_b_fifo/status_cnt_q[1]_i_3_n_0                                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[57].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[57].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[52].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[52].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/status_cnt_n12_out                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/status_cnt_q[1]_i_3_n_0                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[4].u_soc_event_queue/r_event_count                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[4].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[56].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[56].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/status_cnt_n12_out                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/status_cnt_q[1]_i_3_n_0                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[53].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[53].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/status_cnt_n                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_b_fifo/status_cnt_q[1]_i_3_n_0                                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                            |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q[1]_i_1_n_0                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q[1]_i_3_n_0                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[55].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[55].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/status_cnt_n12_out                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/status_cnt_q[1]_i_3_n_0                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/status_cnt_n12_out                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/status_cnt_q[1]_i_3_n_0                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[54].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[54].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q[1]_i_1_n_0                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q[1]_i_3_n_0                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[42].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[42].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[33].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[33].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[34].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[34].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[35].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[35].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[36].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[36].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[37].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[37].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[6].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[0].cnt_en                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[6].i_axi_demux/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q[0]_i_2_n_0                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[38].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[38].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[3].u_soc_event_queue/r_event_count                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[3].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[39].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[39].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[6].i_axi_demux/slv_resp_o[ar_ready]                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[6].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].i_in_flight_cnt/counter_q[0]_i_2_n_0                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[7].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].cnt_en                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[7].i_axi_demux/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].i_in_flight_cnt/counter_q[0]_i_2_n_0                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[40].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[40].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[41].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[41].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[32].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[32].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[43].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[43].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[44].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[44].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[45].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[45].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[8].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/status_cnt_n12_out                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[8].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/status_cnt_q[1]_i_3_n_0                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[7].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q[1]_i_1_n_0                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[7].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q[1]_i_3_n_0                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[7].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/status_cnt_n12_out                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[7].i_axi_err_slv/i_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/status_cnt_q[1]_i_3_n_0                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[46].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[46].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[6].i_axi_err_slv/i_b_fifo/status_cnt_n                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[6].i_axi_err_slv/i_b_fifo/status_cnt_q[1]_i_3_n_0                                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[47].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[47].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[48].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[48].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[5].i_axi_err_slv/i_b_fifo/status_cnt_n                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[5].i_axi_err_slv/i_b_fifo/status_cnt_q[1]_i_3_n_0                                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[8].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q[1]_i_1_n_0                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[8].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q[1]_i_3_n_0                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[107].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[107].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[99].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[99].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[100].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[100].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[101].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[101].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[102].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[102].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[103].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[103].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[104].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[104].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[105].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[105].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[106].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[106].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[9].u_soc_event_queue/r_event_count                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[9].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[108].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[108].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[10].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[10].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[109].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[109].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[110].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[110].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[111].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[111].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[112].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[112].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[113].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[113].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_cmd/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                       |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[14].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[14].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[114].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[114].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[148].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[148].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[147].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[147].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[146].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[146].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[145].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[145].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[144].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[144].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[168].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[168].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[0].u_soc_event_queue/r_event_count                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[0].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[137].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[137].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[129].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[129].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[130].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[130].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[131].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[131].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[132].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[132].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[133].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[133].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[134].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[134].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[135].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[135].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[136].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[136].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[12].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[12].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[138].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[138].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[13].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[13].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[139].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[139].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[140].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[140].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[141].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[141].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[142].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[142].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[143].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[143].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_cmd/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                       |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[128].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[128].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[127].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[127].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[126].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[126].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[125].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[125].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[124].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[124].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[123].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[123].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[122].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[122].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[121].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[121].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[120].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[120].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[119].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[119].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[11].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[11].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[118].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[118].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[117].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[117].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[116].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[116].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[115].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[115].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_clk_i_2_n_0                                                                                                                                                                         |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_edge_prop/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[16].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[16].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[167].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[167].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[166].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[166].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[165].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[165].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[164].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[164].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[18].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[18].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                          |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[163].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[163].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[162].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[162].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[161].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[161].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[160].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[160].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[159].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[159].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[15].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[15].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[1].u_soc_event_queue/r_event_count                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[1].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[19].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[19].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[20].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[20].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                                |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_eot_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                                                       |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                                        |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/error_int_sync/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                                                                                     |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[153].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[153].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[152].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[152].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[151].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[151].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[150].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[150].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[149].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[149].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_cmd_fifo/r_inflight[1]_i_1_n_0                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_cmd_fifo/r_inflight[1]_i_3_n_0                                                                                                                                                                    |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_tx_fifo/r_inflight[1]_i_1_n_0                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_tx_fifo/r_inflight[1]_i_3_n_0                                                                                                                                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_cmd/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                       |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_cmd/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                       |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[154].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[154].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_tx_fifo/r_inflight[1]_i_1_n_0                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_tx_fifo/r_inflight[1]_i_3_n_0                                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[155].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[155].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[156].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[156].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[157].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[157].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                                    |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[158].u_soc_event_queue/r_event_count                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[158].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_fifo/i_fifo/elements[1]_i_1_n_0                                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_fifo/i_fifo/elements[1]_i_3_n_0                                                                                                                                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_fifo/r_inflight[1]_i_1_n_0                                                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_fifo/r_inflight[1]_i_3_n_0                                                                                                                                                                                |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q[1]_i_1_n_0                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch1/r_value_i_2_n_0                                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q[1]_i_1_n_0                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch2/r_value_i_2_n_0                                                                                                                                                                             |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch3/r_value_i_2_n_0                                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/s_dst_clear_ack_q_i_1_n_0                                                                                                                                                                                        |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_synced_q1_i_1_n_0                                                                                                                                                                                      |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q[1]_i_1_n_0                                                                                                                    |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q[1]_i_1_n_0                                                                                                                    |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_src/gen_sync[3].i_sync/reg_q[1]_i_1_n_0                                                                                                                                     |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                                                     |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_dst/gen_sync[3].i_sync/reg_q[1]_i_1_n_0                                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/cnt_q[1]_i_1_n_0                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/cnt_q[1]_i_3_n_0                                                                                                                                                                             |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_value_i_2_n_0                                                                                                                                                                             |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                                        |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch2/r_value_i_2_n_0                                                                                                                                                                             |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch3/r_value_i_2_n_0                                                                                                                                                                             |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_value_i_2_n_0                                                                                                                                                                             |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch1/r_value_i_2_n_0                                                                                                                                                                             |                2 |              2 |
| ~i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_rsp[127]_i_2_n_0                                                                                                                                                                         |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch2/r_value_i_2_n_0                                                                                                                                                                             |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_demux/gen_demux.lock_aw_valid_q_i_2_n_0                                                                                                                |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/r_reg[1]_i_1_n_0                                                                                                                                                                  |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.lock_aw_valid_q_i_2_n_0                                                                                                                |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/r_reg[1]_i_1_n_0                                                                                                                                                                  |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/r_reg[1]_i_1_n_0                                                                                                                                                                  |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[14].cnt_en                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[14].i_in_flight_cnt/counter_q[0]_i_2_n_0                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/r_reg[1]_i_1_n_0                                                                                                                                                                  |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/r_reg[1]_i_1_n_0                                                                                                                                                                  |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.lock_aw_valid_q_i_2_n_0                                                                                                                |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_per/r_reg[1]_i_1_n_0                                                                                                                                                                  |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch3/r_value_i_2_n_0                                                                                                                                                                             |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_value_i_2_n_0                                                                                                                                                                             |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch1/r_value_i_2_n_0                                                                                                                                                                             |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                                |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.lock_aw_valid_q_i_2_n_0                                                                                             |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_fifo/r_inflight[1]_i_1_n_0                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_fifo/r_inflight[1]_i_3_n_0                                                                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_cmd_fifo/r_inflight[1]_i_1_n_0                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_cmd_fifo/r_inflight[1]_i_3_n_0                                                                                                                                                                  |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_src/gen_sync[3].i_sync/reg_q[1]_i_1_n_0                                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                     |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/s_clk_slave                                       |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_en_sync/r_reg[1]_i_1_n_0                                                                                                                                                                |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                     |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/fetch_enable_q_i_2_n_0                                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                     |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/core_dmi_rst_nq_i_2_n_0                                                                                                                                                                                                    |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/s_src_clear_ack_q_i_1_n_0                                                                                                                                                                                       |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                             |                1 |              2 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/s_src_clear_ack_q_i_1_n_0                                                                                                                                                                                        |                1 |              2 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/req_synced_q1_i_1_n_0                                                                                                                                                                                     |                2 |              2 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q[1]_i_1_n_0                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                                  |                1 |              2 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q[1]_i_1_n_0                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                                      |                2 |              2 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/s_dst_clear_ack_q_i_1_n_0                                                                                                                                                                                       |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                             |                1 |              2 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/confreg/genblk1[7].reg_bit_mid/r_datasample_i_2_n_0                                                                                                                                                                              |                1 |              2 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/confreg/reg_bit_last/r_datasample_i_2_n_0                                                                                                                                                                                        |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                             |                1 |              2 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/confreg/reg_bit0/r_datasample_i_2_n_0                                                                                                                                                                                            |                1 |              2 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/confreg/genblk1[1].reg_bit_mid/r_datasample_i_2_n_0                                                                                                                                                                              |                1 |              2 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/confreg/genblk1[2].reg_bit_mid/r_datasample_i_2_n_0                                                                                                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_parity/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                                    |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/gen_sync[3].i_sync/reg_q[1]_i_1_n_0                                                                                                                                             |                1 |              2 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/confreg/genblk1[3].reg_bit_mid/r_datasample_i_2_n_0                                                                                                                                                                              |                1 |              2 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/confreg/genblk1[4].reg_bit_mid/r_datasample_i_2_n_0                                                                                                                                                                              |                1 |              2 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/confreg/genblk1[5].reg_bit_mid/r_datasample_i_2_n_0                                                                                                                                                                              |                1 |              2 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/confreg/genblk1[6].reg_bit_mid/r_datasample_i_2_n_0                                                                                                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                                         |                1 |              2 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/p_1_in                                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/FSM_sequential_initiator_state_q[3]_i_3_n_0                                                                                                                           |                1 |              2 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/p_1_in                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/FSM_sequential_initiator_state_q[3]_i_3_n_0                                                                                                                          |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tx/u_din/full/full_synch/d_out[0]_i_1_n_0                                                                                                                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/full/full_synch/d_out[0]_i_1_n_0                                                                                                                                               |                2 |              2 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/gen_sync[3].i_sync/reg_q[1]_i_1_n_0                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[1].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                                |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[2].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                                |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[3].u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                                |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_src/gen_sync[3].i_sync/reg_q[1]_i_1_n_0                                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/gen_sync[3].i_sync/reg_q[1]_i_1_n_0                                                                                                                                     |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                     |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                     |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                     |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                               |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_dst/gen_sync[3].i_sync/reg_q[1]_i_1_n_0                                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/r_reg[1]_i_1_n_0                                                                                                                                                                  |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_fifo/r_inflight[1]_i_1_n_0                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_fifo/r_inflight[1]_i_3_n_0                                                                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_value_i_2_n_0                                                                                                                                                                             |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch1/r_value_i_2_n_0                                                                                                                                                                             |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch2/r_value_i_2_n_0                                                                                                                                                                             |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch3/r_value_i_2_n_0                                                                                                                                                                             |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/gen_apu.apu_disp_i/apu_req_o                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/gen_apu.apu_disp_i/valid_waiting_i_3_n_0                                                                                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                 |                1 |              2 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q[1]_i_1_n_0                                                                                                                    |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                 |                1 |              2 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q[1]_i_1_n_0                                                                                                                    |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/busy_detector/FSM_sequential_control_state[1]_i_2_n_0                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/i_arbiter/req_o                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/i_arbiter/gen_arbiter.rr_q[1]_i_2_n_0                                                                                                                                                                  |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[69].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[69].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_edge_prop/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[70].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[70].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_clk_i_2_n_0                                                                                                                                                                         |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/i_edgeprop/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                                          |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[71].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[71].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/busy_detector/FSM_sequential_control_state[1]_i_2_n_0                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/busy_detector/FSM_sequential_control_state[1]_i_2_n_0                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/p_1_in                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/FSM_sequential_initiator_state_q[3]_i_3_n_0                                                                                                                          |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[72].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[72].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[73].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[73].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/busy_detector/FSM_sequential_control_state[1]_i_2_n_0                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/busy_detector/FSM_sequential_control_state[1]_i_2_n_0                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/busy_detector/FSM_sequential_control_state[1]_i_2_n_0                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[6].u_soc_event_queue/r_event_count                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[6].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/busy_detector/FSM_sequential_control_state[1]_i_2_n_0                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/busy_detector/FSM_sequential_control_state[1]_i_2_n_0                                                                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_toduma/u_din/full/full_synch/d_out[0]_i_1_n_0                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_rx/u_din/full/full_synch/d_out[0]_i_1_n_0                                                                                                                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[74].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[74].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[75].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[75].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[76].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[76].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[77].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[77].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[78].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[78].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[7].u_soc_event_queue/r_event_count                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[7].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[79].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[79].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_nack_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                                          |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[80].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[80].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[81].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[81].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_aw_chan/i_axi_burst_splitter_counters/i_idq/gen_data_ffs[0].linked_data_q[0][free]_i_1_n_0                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_aw_chan/i_axi_burst_splitter_counters/i_idq/gen_data_ffs[0].linked_data_q[0][free]_i_3_n_0                                                |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[12].cnt_en                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[12].i_in_flight_cnt/counter_q[0]_i_2_n_0                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[10].cnt_en                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[10].i_in_flight_cnt/counter_q[0]_i_2_n_0                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[0].cnt_en                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_aw_id_counter.i_aw_id_counter/gen_counters[0].i_in_flight_cnt/counter_q[0]_i_2_n_0                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[8].cnt_en                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[8].i_in_flight_cnt/counter_q[0]_i_2_n_0                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[6].cnt_en                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[6].i_in_flight_cnt/counter_q[0]_i_2_n_0                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[4].cnt_en                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[4].i_in_flight_cnt/counter_q[0]_i_2_n_0                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[2].cnt_en                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[2].i_in_flight_cnt/counter_q[0]_i_2_n_0                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].cnt_en                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[14].i_in_flight_cnt/counter_q[0]_i_2_n_0                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[12].cnt_en                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[12].i_in_flight_cnt/counter_q[0]_i_2_n_0                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[10].cnt_en                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[10].i_in_flight_cnt/counter_q[0]_i_2_n_0                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].cnt_en                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.gen_ar_id_counter.i_ar_id_counter/gen_counters[0].i_in_flight_cnt/counter_q[0]_i_2_n_0                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[5].u_soc_event_queue/r_event_count                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[5].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/gen_data_ffs[0].linked_data_q[0][free]_i_1_n_0                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/gen_data_ffs[0].linked_data_q[0][free]_i_3_n_0                                                |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_cmd/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                       |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[59].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[59].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/p_1_in                                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/FSM_sequential_initiator_state_q[3]_i_3_n_0                                                                                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_cmd/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                       |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_cmd/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                       |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/status_cnt_n                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/r_resp_cmd/i_fifo/i_fifo_v3/status_cnt_q[1]_i_3_n_0                                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[60].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[60].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/status_cnt_q[1]_i_1_n_0                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/status_cnt_q[1]_i_3_n_0                                                                                                         |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[61].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[61].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/status_cnt_q[1]_i_1_n_0                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/status_cnt_q[1]_i_3_n_0                                                                                                                |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[62].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[62].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[63].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[63].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[64].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[64].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[65].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[65].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[66].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[66].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[67].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[67].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[68].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[68].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[96].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[96].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[97].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[97].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[98].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[98].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_eot_ep/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg_i_1_n_0                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_en_sync/r_reg[1]_i_1_n_0                                                                                                                                                               |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/u_sync_clkb/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                                          |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[82].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[82].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_cmd_fifo/r_inflight[1]_i_1_n_0                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_cmd_fifo/r_inflight[1]_i_3_n_0                                                                                                                                                                    |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_tx_fifo/r_inflight[1]_i_1_n_0                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_tx_fifo/r_inflight[1]_i_3_n_0                                                                                                                                                                 |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_cmd/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                       |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_cmd/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                       |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_cmd/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                       |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o                                  |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_src/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                     |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                      |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                     |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o                                  |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_src/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                     |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                      |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                     |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o                                  |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_src/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                            |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[92].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[92].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[5].i_axi_demux/gen_demux.lock_aw_valid_q_i_2_n_0                                                                                                                |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[83].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[83].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[6].i_axi_demux/gen_demux.lock_aw_valid_q_i_2_n_0                                                                                                                |                2 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[84].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[84].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[85].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[85].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[86].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[86].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[87].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[87].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[88].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[88].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[8].u_soc_event_queue/r_event_count                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[8].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                              |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[89].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[89].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[90].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[90].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[91].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[91].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[95].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[95].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[93].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[93].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_ref_clk_sync/i_pulp_sync/r_reg[1]_i_1_n_0                                                                                                                                                                                   |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg/clk_o                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                                    |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[94].u_soc_event_queue/r_event_count                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/genblk1[94].u_soc_event_queue/r_event_count[1]_i_3_n_0                                                                                                                                                             |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg/clk_o                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[2].i_sync/reg_q[1]_i_1_n_0                                                                                                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg/clk_o                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[1].i_sync/reg_q[1]_i_1_n_0                                                                                                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg/clk_o                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_dst/gen_sync[0].i_sync/reg_q[1]_i_1_n_0                                                                                                                                           |                1 |              2 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/u_fifo/i_fifo/elements[2]_i_1_n_0                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/u_fifo/i_fifo/elements[2]_i_3_n_0                                                                                                                                                                              |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                     |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_lint_arbiter_i/FSM_sequential_offset_fsm_cs[2]_i_1_n_0                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_lint_arbiter_i/FSM_sequential_offset_fsm_cs[2]_i_3_n_0                                                                                                                                                                                     |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_cmd/i_cdc_fifo/i_src/wptr_q0                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_cmd/i_cdc_fifo/i_src/wptr_q[2]_i_3_n_0                                                                                                                                                         |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                     |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/u_fifo/r_inflight[2]_i_1_n_0                                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/u_fifo/r_inflight[2]_i_3_n_0                                                                                                                                                                                   |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opb/u_fifo/r_inflight[2]_i_1_n_0                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opb/u_fifo/r_inflight[2]_i_3_n_0                                                                                                                                                                      |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/arbiter_i/RR_REQ/RR_FLAG_req_o[2]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/arbiter_i/RR_REQ/RR_FLAG_req_o[2]_i_3_n_0                                                                                                                                                      |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                     |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_rx_ch/r_loc_pointer[18]_i_3_n_0                                                                                                                                                                             |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opb/r_loc_pointer[18]_i_3_n_0                                                                                                                                                                         |                3 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                     |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_counter/r_sawtooth_i_2_n_0                                                                                                                                                                           |                3 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_dst/rptr_q[2]_i_1_n_0                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_dst/rptr_q[2]_i_3_n_0                                                                                                                                                     |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/wptr_q0                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/wptr_q[2]_i_3_n_0                                                                                                                                                     |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[3].i_event_sync/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                     |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_counter/r_sawtooth_i_2_n_0                                                                                                                                                                           |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_cmd/i_cdc_fifo/i_dst/rptr_q[2]_i_1_n_0                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_cmd/i_cdc_fifo/i_dst/rptr_q[2]_i_3_n_0                                                                                                                                                         |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/rptr_q[2]_i_1_n_0                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/src_rstn_i0                                                                                                                                                                                       |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_tx/i_cdc_fifo/i_src/wptr_q0                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_tx/i_cdc_fifo/i_src/wptr_q[2]_i_3_n_0                                                                                                                                                   |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_counter/r_sawtooth_i_2_n_0                                                                                                                                                                           |                3 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[3].u_eot_ep/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                       |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[0].u_eot_ep/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                       |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[1].u_eot_ep/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                       |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/genblk1[2].u_eot_ep/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                       |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_counter/r_sawtooth_i_2_n_0                                                                                                                                                                           |                3 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi64_to_lint32/axi64_2_lint32_i/Slave_w_buffer/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_n                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi64_to_lint32/axi64_2_lint32_i/Slave_w_buffer/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q[2]_i_3_n_0                                                                                                      |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[3].i_l2_demux/state_q[0]_i_2_n_0                                                                                                                                                        |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[8].i_l2_demux/state_q[0]_i_2_n_0                                                                                                                                                        |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[2].i_l2_demux/state_q[0]_i_2_n_0                                                                                                                                                        |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[1].i_l2_demux/state_q[0]_i_2_n_0                                                                                                                                                        |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg/clk_o                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_dst/rptr_q[2]_i_1_n_0                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_dst/rptr_q[2]_i_3_n_0                                                                                                                                                             |                1 |              3 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q[2]_i_1_n_0                                                                                                                                                                                   |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg/clk_o                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/FSM_sequential_r_state[1]_i_2_n_0                                                                                                                                                   |                1 |              3 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_state_q[1]_i_2_n_0                                                                                                         |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/r_en_i_1_n_0                                                                                                                                                                      |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_rx_buffer_i/sel[0]_i_2_n_0                                                                                                                                                                |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_sba/state_q[2]_i_1_n_0                                                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_sba/state_q[2]_i_3_n_0                                                                                                                                                                                                            |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi64_to_lint32/axi64_2_lint32_i/Slave_ar_buffer/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_n                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi64_to_lint32/axi64_2_lint32_i/Slave_ar_buffer/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q[2]_i_3_n_0                                                                                                     |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi64_to_lint32/axi64_2_lint32_i/Slave_aw_buffer/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_n                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi64_to_lint32/axi64_2_lint32_i/Slave_aw_buffer/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q[2]_i_3_n_0                                                                                                     |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi64_to_lint32/axi64_2_lint32_i/Slave_b_buffer/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_n                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi64_to_lint32/axi64_2_lint32_i/Slave_b_buffer/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q[2]_i_3_n_0                                                                                                      |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi64_to_lint32/axi64_2_lint32_i/Slave_r_buffer/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_n                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi64_to_lint32/axi64_2_lint32_i/Slave_r_buffer/i_axi_single_slice/i_fifo/impl/i_fifo_v3/status_cnt_q[2]_i_3_n_0                                                                                                      |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[4].i_l2_demux/state_q[0]_i_2_n_0                                                                                                                                                        |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_cmd/i_cdc_fifo/i_dst/rptr_q[2]_i_1_n_0                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_cmd/i_cdc_fifo/i_dst/rptr_q[2]_i_3_n_0                                                                                                                                                         |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_src/wptr_q0                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_src/wptr_q[2]_i_3_n_0                                                                                                                                                     |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/rptr_q[2]_i_1_n_0                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/rptr_q[2]_i_3_n_0                                                                                                                                                     |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/i_ar_id_fifo/write_pointer_n05_out                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/i_ar_id_fifo/status_cnt_q[1]_i_3_n_0                                                                                                                   |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[8].i_axi_err_slv/i_r_fifo/status_cnt_n                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[8].i_axi_err_slv/i_r_fifo/status_cnt_q[2]_i_3_n_0                                                                                                               |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_w_fifo/status_cnt_q[2]_i_1_n_0                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_w_fifo/status_cnt_q[2]_i_3_n_0                                                                                                               |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/status_cnt_n                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/status_cnt_q[2]_i_3_n_0                                                                                                               |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/status_cnt_n                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/status_cnt_q[2]_i_3_n_0                                                                                                               |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_fifo/status_cnt_n                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_fifo/status_cnt_q[2]_i_3_n_0                                                                                                               |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_err_slv/i_w_fifo/status_cnt_q[2]_i_1_n_0                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_err_slv/i_w_fifo/status_cnt_q[2]_i_3_n_0                                                                                                               |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_err_slv/i_r_fifo/status_cnt_n                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_err_slv/i_r_fifo/status_cnt_q[2]_i_3_n_0                                                                                                               |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_err_slv/i_w_fifo/status_cnt_q[2]_i_1_n_0                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_err_slv/i_w_fifo/status_cnt_q[2]_i_3_n_0                                                                                                               |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_err_slv/i_r_fifo/status_cnt_n                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_err_slv/i_r_fifo/status_cnt_q[2]_i_3_n_0                                                                                                               |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[5].i_axi_err_slv/i_w_fifo/status_cnt_q[2]_i_1_n_0                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[5].i_axi_err_slv/i_w_fifo/status_cnt_q[2]_i_3_n_0                                                                                                               |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_src/wptr_q0                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_src/wptr_q[2]_i_3_n_0                                                                                                                                                             |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_write_resp_ft_reg/i_fifo/i_fifo_v3/status_cnt_q[1]_i_2_n_0                                                                                                        |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi64_to_lint32/axi64_2_lint32_i/i_axi_write_ctrl/FSM_sequential_CS[2]_i_2_n_0                                                                                                                                        |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi64_to_lint32/axi64_2_lint32_i/i_axi_read_ctrl/FSM_sequential_CS[2]_i_2_n_0                                                                                                                                         |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/s_clk_slave                                       |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/ws_o_i_2_n_0                                                                                                                                                                         |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/FSM_sequential_state_q[1]_i_2_n_0                                                                                                         |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/i_sync/reg_q[2]_i_1_n_0                                                                                                                                                                                   |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/i_sync/reg_q[2]_i_1_n_0                                                                                                                                                                                    |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_state_q[1]_i_2_n_0                                                                                                          |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_eot_sync/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                                              |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/rptr_q[2]_i_1_n_0                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/rptr_q[2]_i_3_n_0                                                                                                                                                                 |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_src/wptr_q0                                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_src/wptr_q[2]_i_3_n_0                                                                                                                                                                 |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_eot_ep/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                                  |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_edgeprop/r_input_reg_i_2_n_0                                                                                                                                                          |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg_i_1_n_0                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/ws_o_i_2_n_0                                                                                                                                                                         |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[1].i_event_sync/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                     |                1 |              3 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q[2]_i_1_n_0                                                                                                                                                                                    |                1 |              3 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/FSM_sequential_state_q[1]_i_2_n_0                                                                                                          |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_contiguous_xbar/i_xbar/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.gen_no_broadcast.vld_q[0]_i_1_n_0                                                                                     |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_contiguous_xbar/i_xbar/gen_inputs[1].i_addr_dec_resp_mux/gen_several_outputs.gen_no_broadcast.vld_q[0]_i_1_n_0                                                                                     |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_contiguous_xbar/i_xbar/gen_inputs[2].i_addr_dec_resp_mux/gen_several_outputs.gen_no_broadcast.vld_q[0]_i_1_n_0                                                                                     |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_contiguous_xbar/i_xbar/gen_inputs[4].i_addr_dec_resp_mux/gen_several_outputs.gen_no_broadcast.vld_q[0]_i_1_n_0                                                                                     |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_interleaved_xbar/i_xbar/gen_inputs[0].i_addr_dec_resp_mux/gen_several_outputs.gen_no_broadcast.vld_q[0]_i_1_n_0                                                                                    |                3 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_interleaved_xbar/i_xbar/gen_inputs[1].i_addr_dec_resp_mux/gen_several_outputs.gen_no_broadcast.vld_q[0]_i_1_n_0                                                                                    |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_interleaved_xbar/i_xbar/gen_inputs[2].i_addr_dec_resp_mux/gen_several_outputs.gen_no_broadcast.vld_q[0]_i_1_n_0                                                                                    |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_interleaved_xbar/i_xbar/gen_inputs[4].i_addr_dec_resp_mux/gen_several_outputs.gen_no_broadcast.vld_q[0]_i_1_n_0                                                                                    |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[0].i_l2_demux/state_q[0]_i_2_n_0                                                                                                                                                        |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[6].i_l2_demux/state_q[0]_i_2_n_0                                                                                                                                                        |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[7].i_l2_demux/state_q[0]_i_2_n_0                                                                                                                                                        |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_l2_demux[5].i_l2_demux/state_q[0]_i_2_n_0                                                                                                                                                        |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_overflow/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                         |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_interleaved_xbar/i_xbar/gen_outputs[0].gen_rr_arb_tree.i_rr_arb_tree/req_o                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_interleaved_xbar/i_xbar/gen_outputs[0].gen_rr_arb_tree.i_rr_arb_tree/gen_arbiter.rr_q[3]_i_2_n_0                                                                                                   |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_interleaved_xbar/i_xbar/gen_outputs[1].gen_rr_arb_tree.i_rr_arb_tree/req_o                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_interleaved_xbar/i_xbar/gen_outputs[1].gen_rr_arb_tree.i_rr_arb_tree/gen_arbiter.rr_q[3]_i_2_n_0                                                                                                   |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_interleaved_xbar/i_xbar/gen_outputs[2].gen_rr_arb_tree.i_rr_arb_tree/req_o                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_interleaved_xbar/i_xbar/gen_outputs[2].gen_rr_arb_tree.i_rr_arb_tree/gen_arbiter.rr_q[3]_i_2_n_0                                                                                                   |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[4].i_lint2axi_bridge/i_lint_2_axi/FSM_sequential_CS[2]_i_1_n_0                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[4].i_lint2axi_bridge/i_lint_2_axi/FSM_sequential_CS[2]_i_3_n_0                                                                                                                 |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[3].i_lint2axi_bridge/i_lint_2_axi/FSM_sequential_CS[2]_i_1_n_0                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[3].i_lint2axi_bridge/i_lint_2_axi/FSM_sequential_CS[2]_i_3_n_0                                                                                                                 |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/FSM_sequential_CS[2]_i_1_n_0                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/gen_tcdm_2_axi_bridge[0].i_lint2axi_bridge/i_lint_2_axi/FSM_sequential_CS[2]_i_3_n_0                                                                                                                 |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/rptr_q[2]_i_1_n_0                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/rptr_q[2]_i_3_n_0                                                                                                                                                     |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_src/wptr_q0                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_src/wptr_q[2]_i_3_n_0                                                                                                                                                     |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_nack_sync/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                                 |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_eot_ep/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                                    |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_tx/i_cdc_fifo/i_dst/rptr_q[2]_i_1_n_0                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_tx/i_cdc_fifo/i_dst/rptr_q[2]_i_3_n_0                                                                                                                                                   |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_src/wptr_q0                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/src_rstn_i0                                                                                                                                                                                       |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_err_parity/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                           |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[6].i_axi_err_slv/i_w_fifo/status_cnt_q[2]_i_1_n_0                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[6].i_axi_err_slv/i_w_fifo/status_cnt_q[2]_i_3_n_0                                                                                                               |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/i_ep_event/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                                |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_src/wptr_q0                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_tx/i_cdc_fifo/i_src/wptr_q[2]_i_3_n_0                                                                                                                                                             |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/rptr_q[2]_i_1_n_0                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/rptr_q[2]_i_3_n_0                                                                                                                                                             |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/i_edgeprop/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                                 |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_dst/rptr_q[2]_i_1_n_0                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_dst/rptr_q[2]_i_3_n_0                                                                                                                                                                 |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/wptr_q0                                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/wptr_q[2]_i_3_n_0                                                                                                                                                                 |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/i_edgeprop_soc/r_input_reg_i_2_n_0                                                                                                                                                                     |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_start_sync/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                                            |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_cmd/i_cdc_fifo/i_src/wptr_q0                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_cmd/i_cdc_fifo/i_src/wptr_q[2]_i_3_n_0                                                                                                                                                         |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_dst/rptr_q[2]_i_1_n_0                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_dst/rptr_q[2]_i_3_n_0                                                                                                                                                     |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/wptr_q0                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/wptr_q[2]_i_3_n_0                                                                                                                                                     |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[0].i_event_sync/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                     |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/genblk1[2].i_event_sync/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                     |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q[6]_i_1_n_0                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_arbiter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                  |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_interleaved_xbar/i_xbar/gen_outputs[3].gen_rr_arb_tree.i_rr_arb_tree/req_o                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_interleaved_xbar/i_xbar/gen_outputs[3].gen_rr_arb_tree.i_rr_arb_tree/gen_arbiter.rr_q[3]_i_2_n_0                                                                                                   |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_nack_sync/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                                 |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_arbiter/gen_arbiter.rr_q0                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                  |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_contiguous_xbar/i_xbar/gen_outputs[2].gen_rr_arb_tree.i_rr_arb_tree/gen_arbiter.rr_q[3]_i_1_n_0                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_contiguous_xbar/i_xbar/gen_outputs[2].gen_rr_arb_tree.i_rr_arb_tree/gen_arbiter.rr_q[3]_i_3_n_0                                                                                                    |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_contiguous_xbar/i_xbar/gen_outputs[1].gen_rr_arb_tree.i_rr_arb_tree/req_o                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_contiguous_xbar/i_xbar/gen_outputs[1].gen_rr_arb_tree.i_rr_arb_tree/gen_arbiter.rr_q[3]_i_2_n_0                                                                                                    |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_contiguous_xbar/i_xbar/gen_outputs[0].gen_rr_arb_tree.i_rr_arb_tree/req_o                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_contiguous_xbar/i_xbar/gen_outputs[0].gen_rr_arb_tree.i_rr_arb_tree/gen_arbiter.rr_q[3]_i_2_n_0                                                                                                    |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_contiguous_xbar/i_xbar/gen_outputs[3].gen_rr_arb_tree.i_rr_arb_tree/req_o                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_contiguous_xbar/i_xbar/gen_outputs[3].gen_rr_arb_tree.i_rr_arb_tree/gen_arbiter.rr_q[3]_i_2_n_0                                                                                                    |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q[6]_i_1_n_0                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                  |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[7].i_axi_err_slv/i_r_fifo/status_cnt_n                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[7].i_axi_err_slv/i_r_fifo/status_cnt_q[2]_i_3_n_0                                                                                                               |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_eot_ep/i_edge_propagator_ack/sync_a[1]_i_1_n_0                                                                                                                                                    |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_arbiter/gen_arbiter.rr_q0                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                  |                1 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[6].i_axi_err_slv/i_r_fifo/status_cnt_n                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[6].i_axi_err_slv/i_r_fifo/status_cnt_q[2]_i_3_n_0                                                                                                               |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[5].i_axi_err_slv/i_r_fifo/status_cnt_n                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[5].i_axi_err_slv/i_r_fifo/status_cnt_q[2]_i_3_n_0                                                                                                               |                2 |              3 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/elements[3]_i_1_n_0                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_toduma/u_dout/valid                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_toduma/u_dout/read_tr/state[3]_i_1_n_0                                                                                                                                                    |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_cfg_outbuff_i/r_trans_id[3]_i_1_n_0                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_cfg_outbuff_i/udma_tx_start_addr_o[18]_i_1_n_0                                                                                                                                            |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/elements[3]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_in[2]_i_2_n_0                                                                                                                                                    |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_dst/rptr_q[3]_i_1_n_0                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_dst/rptr_q[3]_i_3_n_0                                                                                                                                                        |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_reg_if/r_t_variable_latency_check                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_reg_if/r_t_latency_access[4]_i_2_n_0                                                                                                                                                         |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/hyper_twd_trans_spliter_i/r_trans_id[3]_i_1_n_0                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/hyper_twd_trans_spliter_i/src_ready_o_i_2_n_0                                                                                                                                                  |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_en_tx_sync[2]_i_1_n_0                                                                                                                                                                      |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/rptr_q[3]_i_1_n_0                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/rptr_q[3]_i_3_n_0                                                                                                                                                       |                1 |              4 |
| ~i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_status[0]_i_2_n_0                                                                                                                                                                       |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_src/wptr_q0                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_src/wptr_q[3]_i_3_n_0                                                                                                                                                        |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_filter_rx_datasize                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/elements[3]_i_1_n_0                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |                2 |              4 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/wptr_q0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/wptr_q[3]_i_3_n_0                                                                                                                                                               |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/s_state                                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_status[0]_i_2_n_0                                                                                                                                                                       |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/s_state                                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_rsp[127]_i_2_n_0                                                                                                                                                                         |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_cmd_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                             |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                                 |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_rsp[127]_i_2_n_0                                                                                                                                                                         |                4 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_filter_mode                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/status_cnt_q[1]_i_2_n_0                                                                                                                                                                                     |                1 |              4 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/op_reg_en                                                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/FSM_sequential_module_state[3]_i_2_n_0                                                                                                                                                                      |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_cfg_outbuff_i/udma_tx_start_addr_o[18]_i_1_n_0                                                                                                                                            |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/hyper_twd_trans_spliter_i/src_ready_o_i_2_n_0                                                                                                                                                  |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/i_req_arb/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                                                            |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_b_mux/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                              |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[1].u_tx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[7].u_tx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[6].u_tx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[5].u_tx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[4].u_tx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[3].u_tx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[4].u_rx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[2].u_tx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/rptr_q[3]_i_1_n_0                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/rptr_q[3]_i_3_n_0                                                                                                                                                               |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[8].u_tx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[0].u_tx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |                2 |              4 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/FSM_sequential_initiator_state_q[3]_i_1_n_0                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/FSM_sequential_initiator_state_q[3]_i_3_n_0                                                                                                                           |                1 |              4 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/FSM_sequential_initiator_state_q[3]_i_1_n_0                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/FSM_sequential_initiator_state_q[3]_i_3_n_0                                                                                                                          |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[7].u_rx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opa/r_loc_pointer[18]_i_3_n_0                                                                                                                                                                         |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[5].u_rx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/r_status[2]_i_2_n_0                                                                                                                                                                                           |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                                 |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/elements[3]_i_1_n_0                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/elements[3]_i_1_n_0                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[6].u_rx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |                4 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/elements[3]_i_1_n_0                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[1].u_rx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/elements[3]_i_1_n_0                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/elements[3]_i_1_n_0                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_filter_tx_datasize[0][1]_i_1_n_0                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/elements[3]_i_1_n_0                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_filter_tx_datasize                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[2].u_rx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[3].u_rx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_q[1]_i_2_n_0                                                                                                                                                    |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/mult_i/FSM_sequential_mulh_CS[2]_i_2_n_0                                                                                                                                                            |                3 |              4 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/lint_biu_i/rdy_o_i_2_n_0                                                                                                                                                                                    |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[10].u_tx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                              |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i/i_cdc_fifo_gray_dst_w/rptr_q[3]_i_1_n_0                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1_n_0                                                                                                                                                                                                                         |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/FSM_sequential_initiator_state_q[3]_i_1_n_0                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/FSM_sequential_initiator_state_q[3]_i_3_n_0                                                                                                                           |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_event_cdc_src/wptr_q0                                                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1_n_0                                                                                                                                                                                                                         |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_src_ar/wptr_q0                                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1_n_0                                                                                                                                                                                                                         |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i/i_cdc_fifo_gray_src_r/wptr_q0                                                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1_n_0                                                                                                                                                                                                                         |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_r/rptr_q[3]_i_1_n_0                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1_n_0                                                                                                                                                                                                                         |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i/i_cdc_fifo_gray_dst_ar/rptr_q[3]_i_1_n_0                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1_n_0                                                                                                                                                                                                                         |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i/i_cdc_fifo_gray_src_b/wptr_q0                                                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1_n_0                                                                                                                                                                                                                         |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i/i_cdc_fifo_gray_dst_aw/rptr_q[3]_i_1_n_0                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1_n_0                                                                                                                                                                                                                         |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_src_aw/wptr_q0                                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1_n_0                                                                                                                                                                                                                         |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_hyper_ctrl_i/r_trans_id                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_hyper_ctrl_i/unpack_trans_ready_o_i_2_n_0                                                                                                                                                 |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_demux_supported_vs_unsupported/gen_demux.i_r_mux/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                              |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_dst_b/rptr_q[3]_i_1_n_0                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1_n_0                                                                                                                                                                                                                         |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/r_clk_dly_i_1_n_0                                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/r_clk_i_2_n_0                                                                                                                                                                              |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o                                  |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_ws_old_i_1_n_0                                                                                                                                                                     |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_arbiter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                  |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_arbiter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                  |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_cmd_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                               |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_tx_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                            |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[6].i_axi_demux/gen_demux.i_w_fifo/status_cnt_q[1]_i_2_n_0                                                                                                       |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_aw_chan/i_axi_burst_splitter_counters/i_idq/gen_ht_ffs[0].head_tail_q[0][free]_i_1_n_0                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_aw_chan/i_axi_burst_splitter_counters/i_idq/gen_data_ffs[0].linked_data_q[0][free]_i_3_n_0                                                |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_tx_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                            |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_cmd_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                               |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_pow                                                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_tx_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                                       |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_status[8]_i_1_n_0                                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                             |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/reg_clk_div[7]_i_1_n_0                                                                                                                                                                 |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_clk_en[0]_i_1_n_0                                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/FSM_sequential_CS[3]_i_1_n_0                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/r_data[7]_i_2_n_0                                                                                                                                                                     |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/gen_ht_ffs[0].head_tail_q[0][free]_i_1_n_0                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/i_idq/gen_data_ffs[0].linked_data_q[0][free]_i_3_n_0                                                |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_master_cdc_i/i_cdc_fifo_gray_src_w/wptr_q0                                                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1_n_0                                                                                                                                                                                                                         |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_control/FSM_sequential_CS[3]_i_1_n_0                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_control/r_data[7]_i_2_n_0                                                                                                                                                                     |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/reg_clk_div[7]_i_1_n_0                                                                                                                                                                               |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/hyper_unpack_i/pack_trans_ready_o_i_2_n_0                                                                                                                                                      |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/FSM_sequential_initiator_state_q[3]_i_1_n_0                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/FSM_sequential_initiator_state_q[3]_i_3_n_0                                                                                                                          |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_tx_buffer_i/src_ready_o_i_2_n_0                                                                                                                                                           |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/wait_cnt[3]_i_1_n_0                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/local_burst_type_i_2_n_0                                                                                                                                                                 |                4 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/hyper_unpack_i/r_trans_id[3]_i_1_n_0                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/hyper_unpack_i/pack_trans_ready_o_i_2_n_0                                                                                                                                                      |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_toduma/u_din/write_tr_i_1_n_0                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_toduma/u_din/write_tr/state[3]_i_1_n_0                                                                                                                                                    |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_demux/gen_demux.i_w_fifo/status_cnt_q[1]_i_2_n_0                                                                                                       |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[5].i_axi_demux/gen_demux.i_w_fifo/status_cnt_q[1]_i_2_n_0                                                                                                       |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_src/wptr_q0                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_src/wptr_q[3]_i_3_n_0                                                                                                                                                        |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_dst/rptr_q[3]_i_1_n_0                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_dst/rptr_q[3]_i_3_n_0                                                                                                                                                        |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_w_fifo/status_cnt_q[1]_i_2_n_0                                                                                                       |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/b_state_q_i_2_n_0                                                                                                                                              |                3 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_w_fifo/status_cnt_q[1]_i_2_n_0                                                                                                       |                2 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_src/wptr_q0                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_src/wptr_q[3]_i_3_n_0                                                                                                                                                       |                1 |              4 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi64_to_lint32/axi64_2_lint32_i/parallel_lint_write/CS[2]_i_2_n_0                                                                                                                                                    |                4 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer3_start0                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/FSM_sequential_state_q[1]_i_2_n_0                                                                                                          |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi64_to_lint32/axi64_2_lint32_i/parallel_lint_read/CS[2]_i_2_n_0                                                                                                                                                     |                4 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                 |                2 |              5 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/FSM_sequential_module_state[3]_i_2_n_0                                                                                                                                                                      |                5 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                 |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accoutvalid                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accumulator[31]_i_3_n_0                                                                                                                                                                         |                1 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/regfile_waddr_ex_o[4]_i_1_n_0                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/branch_in_ex_o_i_3_n_0                                                                                                                                                                              |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/regfile_alu_waddr_ex_o[4]_i_1_n_0                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/branch_in_ex_o_i_3_n_0                                                                                                                                                                              |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_b_mux/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                 |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_demux/gen_demux.i_r_mux/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                 |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer2_start0                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_hyper_ctrl_i/unpack_trans_ready_o_i_2_n_0                                                                                                                                                 |                2 |              5 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[4]_i_1_n_0                                                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_2_n_0                                                                                                                                                                                                          |                1 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[8].i_axi_demux/gen_demux.i_r_mux/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                 |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/FSM_sequential_state_q[1]_i_2_n_0                                                                                                         |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer1_start0                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer0_start0                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_control/bus_controller/FSM_sequential_CS[4]_i_1_n_0                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_control/bus_controller/cmd_ack_o_i_2_n_0                                                                                                                                                      |                4 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/s_clk_slave                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_en_sync/serial_o                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_1/ws_o_i_2_n_0                                                                                                                                                                         |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q[8]_i_1_n_0                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                  |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_lock.req_q[8]_i_1_n_0                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_arbiter/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                  |                3 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_reg_if/r_t_latency_access                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_reg_if/r_t_latency_access[4]_i_2_n_0                                                                                                                                                         |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/FSM_sequential_CS[4]_i_1_n_0                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/cmd_ack_o_i_2_n_0                                                                                                                                                      |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/apb2per_newdebug_i/per_master_req_o                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                4 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[5].i_axi_demux/gen_demux.i_b_mux/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                 |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_demux/gen_demux.i_r_mux/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                 |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[6].i_axi_demux/gen_demux.i_b_mux/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                 |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[7].i_axi_demux/gen_demux.i_r_mux/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                 |                3 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg_i_1_n_0                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_en_sync/serial_o                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_ws_gen_0/ws_o_i_2_n_0                                                                                                                                                                         |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_demux/gen_demux.i_b_mux/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                 |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_counter_bits[4]_i_1_n_0                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_spi_mode[0]_i_2_n_0                                                                                                                                                                      |                3 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/regfile_we_lsu3_out                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/regfile_waddr_lsu[4]_i_2_n_0                                                                                                                                                                        |                3 |              5 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/module_id_reg0                                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/input_shift_reg[63]_i_2_n_0                                                                                                                                                                                            |                1 |              5 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/FSM_sequential_state_q[1]_i_2_n_0                                                                                                          |                2 |              5 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q[4]_i_1_n_0                                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_2_n_0                                                                                                                                                                                                          |                1 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/data_we_ex_o_i_1_n_0                                                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/branch_in_ex_o_i_3_n_0                                                                                                                                                                              |                3 |              5 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/jtag_ir[4]_i_1_n_0                                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_i_2_n_0                                                                                                                                                                                                       |                1 |              5 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/latched_jtag_ir[4]_i_1_n_0                                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_i_2_n_0                                                                                                                                                                                                       |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/fflags_n                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mtvec_q[23]_i_3_n_0                                                                                                                                                                             |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_to_axi_lite_id_reflect/i_aw_id_fifo/status_cnt_q[1]_i_2_n_0                                                                                                                   |                3 |              5 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/FSM_sequential_state_q[1]_i_2_n_0                                                                                                         |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_master_cg/clk_o                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/s_update_cnt                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_master/FSM_sequential_r_state[1]_i_2_n_0                                                                                                                                                   |                2 |              5 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |                2 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_in_stage/r_ls_clk_sync[2]_i_1_n_0                                                                                                                                                                    |                3 |              6 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/bit_count[5]_i_1_n_0                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/FSM_sequential_module_state[3]_i_2_n_0                                                                                                                                                                      |                2 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |                2 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |                3 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |                3 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |                3 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |                2 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |                3 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |                3 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/src_rstn_i0                                                                                                                                                                                       |                1 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_en_tx_sync[2]_i_1_n_0                                                                                                                                                                      |                2 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/lint_biu_i/data_out_reg[31]_i_3_n_0                                                                                                                                                                         |                2 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_in[2]_i_2_n_0                                                                                                                                                    |                2 |              6 |
| ~i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                4 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_in_stage/r_ls_clk_sync[2]_i_1_n_0                                                                                                                                                                    |                2 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/gen_apu.apu_disp_i/valid_waiting_i_1_n_0                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/gen_apu.apu_disp_i/valid_waiting_i_3_n_0                                                                                                                                                            |                4 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/gen_apu.apu_disp_i/valid_inflight_i_1_n_0                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/gen_apu.apu_disp_i/valid_waiting_i_3_n_0                                                                                                                                                            |                4 |              6 |
| ~i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_spi_mode[0]_i_2_n_0                                                                                                                                                                      |                6 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/alu_i/alu_div_i/Cnt_DP[5]_i_1_n_0                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/alu_i/alu_div_i/FSM_onehot_State_SP[2]_i_2_n_0                                                                                                                                                      |                2 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[2].i_data_crc/r_crc                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[1].i_data_crc/r_crc                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_in_stage/r_ls_clk_sync[2]_i_1_n_0                                                                                                                                                                    |                2 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mcause_q[5]_i_1_n_0                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mtvec_q[23]_i_3_n_0                                                                                                                                                                             |                3 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[0].i_data_crc/r_crc                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                        |                4 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[3].i_data_crc/r_crc                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/alu_i/alu_div_i/FSM_onehot_State_SP[2]_i_2_n_0                                                                                                                                                      |                3 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/FSM_sequential_r_state[1]_i_2_n_0                                                                                                                                                                   |                3 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                 |                3 |              6 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_framecounter0                                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_en_sync[1]_i_1_n_0                                                                                                                                                                                       |                2 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_mem/halted_q[992]_i_2_n_0                                                                                                                                                                                                         |                6 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o                                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_in_stage/r_ls_clk_sync[2]_i_1_n_0                                                                                                                                                                    |                2 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_b_mux/gen_arbiter.gen_int_rr.gen_lock.lock_q_i_2_n_0                                                                                 |                3 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fc_eu_i/i_event_fifo/FSM_sequential_CS[1]_i_2_n_0                                                                                                                                                                                |                3 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_control/bus_controller/r_filter_sda0                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_control/bus_controller/cmd_ack_o_i_2_n_0                                                                                                                                                      |                1 |              6 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/r_filter_sda0                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/cmd_ack_o_i_2_n_0                                                                                                                                                      |                1 |              6 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/address_q[6]_i_1_n_0                                                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/FSM_sequential_state_q[2]_i_2_n_0                                                                                                                                                                                                    |                2 |              7 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/FSM_sequential_state_q[2]_i_2_n_0                                                                                                                                                                                                    |                3 |              7 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/i_cmd_crc/r_crc                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/i_cmd_crc/r_crc[6]_i_3_n_0                                                                                                                                                                 |                1 |              7 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/u_fifo/elements[2]_i_2_n_0                                                                                                                                                                    |                3 |              7 |
| ~pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                3 |              7 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/elements[2]_i_2_n_0                                                                                                                                                                    |                3 |              7 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/alu_operator_ex_o[6]_i_1_n_0                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/branch_in_ex_o_i_3_n_0                                                                                                                                                                              |                1 |              7 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[6].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q[1]_i_2_n_0                                                                                              |                4 |              7 |
| ~i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out2                                          |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                5 |              7 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[5].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q[1]_i_2_n_0                                                                                              |                4 |              7 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |                4 |              7 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_rx_ch/i_fifo/elements[2]_i_2_n_0                                                                                                                                                                            |                3 |              7 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opb/u_fifo/i_fifo/elements[2]_i_2_n_0                                                                                                                                                                 |                3 |              7 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/data_we_q_i_1_n_0                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/cnt_q[1]_i_3_n_0                                                                                                                                                                             |                5 |              7 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opa/u_fifo/i_fifo/elements[2]_i_2_n_0                                                                                                                                                                 |                3 |              7 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP[9]_i_3_n_0        |                3 |              7 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_output_pipeline[1].out_pipe_result_q[2][31]_i_2_n_0     |                4 |              7 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/r_event_sync_0[1]_i_2_n_0                                                                                                                                                                                     |                4 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_edge_prop/r_edge_o                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/reg_clk_div[7]_i_1_n_0                                                                                                                                                                 |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tx/u_din/write_tr_i_1_n_0                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tx/u_din/write_tr/state[7]_i_1_n_0                                                                                                                                                        |                1 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/write_tr_i_1_n_0                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/write_tr/state[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_src/p_11_out                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_src/p_2_out                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_src/p_5_out                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_src/p_8_out                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                            |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q[7]_i_1_n_0                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                            |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/r_bits[7]_i_1_n_0                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/r_data[7]_i_2_n_0                                                                                                                                                                     |                5 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[7].i_axi_err_slv/i_r_counter/i_counter/counter_q[7]_i_1_n_0                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[7].i_axi_err_slv/i_r_counter/i_counter/counter_q[7]_i_3_n_0                                                                                                     |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_rx/u_dout/read_tr_i_1_n_0                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_rx/u_dout/read_tr/state[7]_i_1_n_0                                                                                                                                                        |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt_i_1_n_0                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_o_i_2_n_0                                                                                                                                                             |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/r_counter[7]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clkdiv_cnt/clk_o_i_2_n_0                                                                                                                                                             |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_err_slv/i_r_counter/i_counter/counter_q[7]_i_1_n_0                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_err_slv/i_r_counter/i_counter/counter_q[7]_i_3_n_0                                                                                                     |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/sampleData                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/FSM_sequential_CS[2]_i_2_n_0                                                                                                                                                            |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/FSM_sequential_r_state_q[1]_i_2_n_0                                                                                                                               |                4 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_status[0]_i_2_n_0                                                                                                                                                                       |                4 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cnt[7]_i_1_n_0                                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_rsp[127]_i_2_n_0                                                                                                                                                                         |                4 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/branch_in_ex_o_i_1_n_0                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/branch_in_ex_o_i_3_n_0                                                                                                                                                                              |                5 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q[7]_i_1_n_0                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                          |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                          |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_src/p_5_out                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/r_beats_q[7]_i_1_n_0                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_atop_filter/FSM_sequential_r_state_q[1]_i_2_n_0                                                                                                                               |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/r_beats_q[7]_i_1_n_0                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q[1]_i_2_n_0                                                                                              |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[8].i_axi_err_slv/i_r_counter/i_counter/counter_q[7]_i_1_n_0                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[8].i_axi_err_slv/i_r_counter/i_counter/counter_q[7]_i_3_n_0                                                                                                     |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[8].i_axi_err_slv/i_atop_filter/r_beats_q[7]_i_1_n_0                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[8].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q[1]_i_3_n_0                                                                                              |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_err_slv/i_r_counter/i_counter/counter_q[7]_i_1_n_0                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_err_slv/i_r_counter/i_counter/counter_q[7]_i_3_n_0                                                                                                           |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fc_eu_i/r_fifo_event0                                                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fc_eu_i/r_int[31]_i_2_n_0                                                                                                                                                                                                        |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt_i_1_n_0                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/clk_o_i_2_n_0                                                                                                                                                                           |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/r_counter[7]_i_1_n_0                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clkdiv_cnt/clk_o_i_2_n_0                                                                                                                                                                           |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_edge_prop/r_edge_o                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/reg_clk_div[7]_i_1_n_0                                                                                                                                                                               |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fc_eu_i/i_event_fifo/FIFO_REGISTERS[2][7]_i_1_n_0                                                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fc_eu_i/i_event_fifo/FSM_sequential_CS[1]_i_2_n_0                                                                                                                                                                                |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                            |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q[7]_i_1_n_0                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                            |                4 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_src/p_11_out                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_src/p_2_out                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_control/r_bits[7]_i_1_n_0                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_control/r_data[7]_i_2_n_0                                                                                                                                                                     |                5 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_src/p_5_out                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_src/p_8_out                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_counter/i_counter/counter_q[7]_i_1_n_0                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_counter/i_counter/counter_q[7]_i_3_n_0                                                                                                     |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_src/p_8_out                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_rx/u_din/write_tr_i_1_n_0                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_rx/u_din/write_tr/state[7]_i_1_n_0                                                                                                                                                        |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tx/u_dout/read_tr_i_1_n_0                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tx/u_dout/read_tr/state[7]_i_1_n_0                                                                                                                                                        |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_dout/read_tr_i_1_n_0                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_dout/read_tr/state[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_err_slv/i_atop_filter/r_beats_q[7]_i_1_n_0                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q[1]_i_2_n_0                                                                                              |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/hyper_unpack_i/r_rw_hyper0                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/hyper_unpack_i/pack_trans_ready_o_i_2_n_0                                                                                                                                                      |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_err_slv/i_r_counter/i_counter/counter_q[7]_i_1_n_0                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_err_slv/i_r_counter/i_counter/counter_q[7]_i_3_n_0                                                                                                     |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_err_slv/i_atop_filter/r_beats_q[7]_i_1_n_0                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q[1]_i_2_n_0                                                                                              |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[7].i_axi_err_slv/i_atop_filter/r_beats_q[7]_i_1_n_0                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[7].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q[1]_i_3_n_0                                                                                              |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/r_beats_q[7]_i_1_n_0                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q[1]_i_3_n_0                                                                                              |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_counter/i_counter/counter_q[7]_i_1_n_0                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_counter/i_counter/counter_q[7]_i_3_n_0                                                                                                     |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fc_eu_i/i_event_fifo/FIFO_REGISTERS                                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fc_eu_i/i_event_fifo/FSM_sequential_CS[1]_i_2_n_0                                                                                                                                                                                |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/r_beats_q[7]_i_1_n_0                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q[1]_i_3_n_0                                                                                              |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fc_eu_i/i_event_fifo/FIFO_REGISTERS[0][7]_i_1_n_0                                                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fc_eu_i/i_event_fifo/FSM_sequential_CS[1]_i_2_n_0                                                                                                                                                                                |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_counter/i_counter/counter_q[7]_i_1_n_0                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_counter/i_counter/counter_q[7]_i_3_n_0                                                                                                     |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fc_eu_i/i_event_fifo/FIFO_REGISTERS[1][7]_i_1_n_0                                                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fc_eu_i/i_event_fifo/FSM_sequential_CS[1]_i_2_n_0                                                                                                                                                                                |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/busy_detector/FSM_sequential_control_state[1]_i_2_n_0                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/p_2_out                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/busy_detector/FSM_sequential_control_state[1]_i_2_n_0                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/p_5_out                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/busy_detector/FSM_sequential_control_state[1]_i_2_n_0                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/p_8_out                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                            |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/busy_detector/FSM_sequential_control_state[1]_i_2_n_0                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q[7]_i_1_n_0                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                            |                4 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/p_11_out                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_prescaler/r_counter[7]_i_1_n_0                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_prescaler/event_o_i_2_n_0                                                                                                                                                                            |                3 |              8 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_data_msb[7]_i_1_n_0                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_en_sync[1]_i_1_n_0                                                                                                                                                                                       |                1 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/busy_detector/FSM_sequential_control_state[1]_i_2_n_0                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_prescaler/event_o_i_2_n_0                                                                                                                                                                            |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_prescaler/r_counter[7]_i_1_n_0                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_prescaler/event_o_i_2_n_0                                                                                                                                                                            |                4 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_prescaler/event_o_i_2_n_0                                                                                                                                                                            |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_src/p_2_out                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_jtag_rego                                                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                            |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q[7]_i_1_n_0                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                            |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/p_11_out                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_tx_fifo/i_fifo/buffer[0][7]_i_1_n_0                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_tx_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                            |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_tx_fifo/i_fifo/buffer                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_tx_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                            |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/p_2_out                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/p_5_out                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_dc_fifo_tx/i_cdc_fifo/i_src/p_8_out                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_toduma/u_dout/empty_synch/d_out[3]_i_1_n_0                                                                                                                                                |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/busy_detector/FSM_sequential_control_state[1]_i_2_n_0                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_tx_fifo/i_fifo/buffer                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_tx_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                            |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_tx_fifo/i_fifo/buffer[0][7]_i_1_n_0                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_tx_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                            |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/busy_detector/FSM_sequential_control_state[1]_i_2_n_0                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_timer_sel_hi                                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_timer_sel_lo                                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/busy_detector/FSM_sequential_control_state[1]_i_2_n_0                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_prescaler/r_counter[7]_i_1_n_0                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_prescaler/event_o_i_2_n_0                                                                                                                                                                            |                4 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/s_cnt_start                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/r_cfg_cpol_i_3_n_0                                                                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_clk_div_data                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                             |                1 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/r_data[15]_i_1_n_0                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/r_tx_state_i_2_n_0                                                                                                                                                                            |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/r_data[23]_i_1_n_0                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/r_tx_state_i_2_n_0                                                                                                                                                                            |                6 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/r_data[31]_i_1_n_0                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/r_tx_state_i_2_n_0                                                                                                                                                                            |                5 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/r_cnt_state__0[0]                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/r_cfg_cpol_i_3_n_0                                                                                                                                                                      |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/r_data[7]_i_1_n_0                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/r_tx_state_i_2_n_0                                                                                                                                                                            |                5 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_wordtransf[1]_i_1_n_0                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_spi_mode[0]_i_2_n_0                                                                                                                                                                      |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_src/p_11_out                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_cnt_block                                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_status[0]_i_2_n_0                                                                                                                                                                       |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q[1]_i_2_n_0                                                                                                                                            |                5 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_prescaler/event_o_i_2_n_0                                                                                                                                                                            |                1 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/src_rstn_i0                                                                                                                                                                                       |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q[7]_i_1_n_0                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/src_rstn_i0                                                                                                                                                                                       |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_rx_data                                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                               |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_tx/i_cdc_fifo/i_src/p_8_out                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_tx/i_cdc_fifo/i_src/p_5_out                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_tx/i_cdc_fifo/i_src/p_2_out                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                1 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_tx/i_cdc_fifo/i_src/p_11_out                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_prescaler/event_o_i_2_n_0                                                                                                                                                                            |                1 |              8 |
|  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1_xilinx_slow_clk_mngr_en_clk                                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/reset_high                                                                                                                                                                                                            |                1 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/src_rstn_i0                                                                                                                                                                                       |                4 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_prescaler/r_counter[7]_i_1_n_0                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_prescaler/event_o_i_2_n_0                                                                                                                                                                            |                4 |              8 |
|  i_pulpissimo/safe_domain_i/i_slow_clk_gen/i_slow_clk_mngr/inst/clk_out1                                                                |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/safe_domain_i/i_slow_clk_gen/clk_counter_q[7]_i_2_n_0                                                                                                                                                                                                                   |                2 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_fifo/i_fifo/buffer[0][7]_i_1_n_0                                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                                 |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_fifo/i_fifo/buffer                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                                 |                3 |              8 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_stopcmd_op                                                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                             |                3 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_arbiter/r_priority0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_arbiter/r_priority[8]_i_2_n_0                                                                                                                                                               |                3 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_cmd_op                                                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                             |                4 |              9 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_en_sync[1]_i_1_n_0                                                                                                                                                                                       |                6 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_aw_chan/i_axi_burst_splitter_counters/gen_cnt[0].i_cnt/i_counter/counter_q[8]_i_1_n_0                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_aw_chan/i_axi_burst_splitter_counters/gen_cnt[0].i_cnt/i_counter/counter_q[8]_i_3_n_0                                                     |                2 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/gen_cnt[0].i_cnt/i_counter/counter_q[8]_i_1_n_0                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_to_axi_lite/i_axi_to_axi_lite/i_axi_burst_splitter/i_axi_burst_splitter_ar_chan/i_axi_burst_splitter_counters/gen_cnt[0].i_cnt/i_counter/counter_q[8]_i_3_n_0                                                     |                3 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/r_resp0                                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/r_tx_state_i_2_n_0                                                                                                                                                                            |                3 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opa/u_fifo/r_inflight[2]_i_2_n_0                                                                                                                                                                      |                5 |              9 |
| ~i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                6 |              9 |
| ~i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/ddrmux/i_tc_clk_mux2/clk_o | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/i_cdc_fifo_hyper/src_wptr_gray_q[3]_i_1_n_0                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/i_cdc_fifo_hyper/dst_rptr_gray_q[3]_i_2_n_0                                                                                                                              |                2 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi64_to_lint32/axi64_2_lint32_i/i_axi_read_ctrl/CountBurst_NS                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi64_to_lint32/axi64_2_lint32_i/i_axi_read_ctrl/FSM_sequential_CS[2]_i_2_n_0                                                                                                                                         |                2 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/r_clk_i_2_n_0                                                                                                                                                                              |                4 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[4].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q[1]_i_2_n_0                                                                                              |                5 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[3].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q[1]_i_2_n_0                                                                                              |                6 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_atop_filter/FSM_sequential_r_state_q[1]_i_2_n_0                                                                                              |                5 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[3].i_data_crc/r_crc                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[3].i_data_crc/r_crc[15]_i_2_n_0                                                                                                                                                   |                2 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[0].i_data_crc/r_crc                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[0].i_data_crc/r_crc[15]_i_2_n_0                                                                                                                                                   |                2 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[1].i_data_crc/r_crc                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[1].i_data_crc/r_crc[15]_i_2_n_0                                                                                                                                                   |                3 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[2].i_data_crc/r_crc                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/genblk1[2].i_data_crc/r_crc[15]_i_2_n_0                                                                                                                                                   |                2 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/i_cdc_fifo_hyper/dst_rptr_bin_q0                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/i_cdc_fifo_hyper/dst_rptr_gray_q[3]_i_2_n_0                                                                                                                              |                2 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_cnt[8]_i_1_n_0                                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_status[0]_i_2_n_0                                                                                                                                                                       |                4 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi64_to_lint32/axi64_2_lint32_i/i_axi_write_ctrl/CountBurst_NS                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi64_to_lint32/axi64_2_lint32_i/i_axi_write_ctrl/FSM_sequential_CS[2]_i_2_n_0                                                                                                                                        |                3 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |                6 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |                5 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |                5 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |                6 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |                6 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |                6 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |                5 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |                5 |              9 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                             |                6 |             10 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/r_sample_nr[9]_i_1_n_0                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/r_en_i_1_n_0                                                                                                                                                                      |                3 |             10 |
| ~i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/ddrmux/i_tc_clk_mux2/clk_o |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/i_cdc_fifo_hyper/dst_rptr_gray_q[3]_i_2_n_0                                                                                                                              |                2 |             10 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/abstractauto_q[autoexecprogbuf][23]_i_1_n_0                                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_3_n_0                                                                                                                                                                                           |                6 |             10 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/s_update_cfg                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/r_cfg_cpol_i_3_n_0                                                                                                                                                                      |                2 |             10 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/i_read_clk_rwds/i_cdc_fifo_hyper/dst_rptr_gray_q[3]_i_2_n_0                                                                                                                              |                5 |             10 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/controller_i/debug_mode_q_i_2_n_0                                                                                                                                                                   |                9 |             10 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_reg_if/r_t_latency_access[4]_i_2_n_0                                                                                                                                                         |                4 |             10 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_slave_i2s_en                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                         |                4 |             11 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_in_stage/r_ls_clk_sync[2]_i_1_n_0                                                                                                                                                                    |                5 |             11 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_master_i2s_en                                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                         |                4 |             11 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                         |                5 |             11 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_in_stage/r_ls_clk_sync[2]_i_1_n_0                                                                                                                                                                    |                3 |             11 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_rx/reg_data                                                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_rx/reg_data[7]_i_3_n_0                                                                                                                                                                     |                3 |             11 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                               |                7 |             11 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_mode                                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |                3 |             11 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_in_stage/r_ls_clk_sync[2]_i_1_n_0                                                                                                                                                                    |                3 |             11 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/apb_fll_if_i/FSM_sequential_state[2]_i_2_n_0                                                                                                                                                                                  |                4 |             11 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_in_stage/r_ls_clk_sync[2]_i_1_n_0                                                                                                                                                                    |                3 |             11 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_spi_mode[0]_i_2_n_0                                                                                                                                                                      |                5 |             11 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/s_clk_en[6]                                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_sync1[31]_i_2_n_0                                                                                                                                                                                           |                3 |             12 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/s_clk_en[0]                                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_sync1[31]_i_2_n_0                                                                                                                                                                                           |                4 |             12 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/s_clk_en[1]                                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_sync1[31]_i_2_n_0                                                                                                                                                                                           |                3 |             12 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/s_clk_en[7]                                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_sync1[31]_i_2_n_0                                                                                                                                                                                           |                6 |             12 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_timer_unit/s_cfg_lo_reg[5]_i_2_n_0                                                                                                                                                                                      |                7 |             12 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbcs_q[sbreadonaddr]_i_1_n_0                                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_3_n_0                                                                                                                                                                                           |                6 |             12 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/s_clk_en[5]                                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_sync1[31]_i_2_n_0                                                                                                                                                                                           |                3 |             12 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/s_clk_en[4]                                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_sync1[31]_i_2_n_0                                                                                                                                                                                           |                3 |             12 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/s_clk_en[3]                                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_sync1[31]_i_2_n_0                                                                                                                                                                                           |                3 |             12 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/s_clk_en[2]                                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_sync1[31]_i_2_n_0                                                                                                                                                                                           |                5 |             12 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Exp_result_prenorm_DP[12]_i_1_n_0 | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Div_enable_SO_i_2_n_0 |                4 |             13 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_reg_if/r_cmd_startaddr[18]_i_2_n_0                                                                                                                                                              |                9 |             13 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_control/r_data[7]_i_2_n_0                                                                                                                                                                     |                8 |             13 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/r_data[7]_i_2_n_0                                                                                                                                                                     |                9 |             13 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_reg_if/r_rx_startaddr[18]_i_3_n_0                                                                                                                                                                 |                7 |             13 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_reg_if/r_rx_startaddr[18]_i_3_n_0                                                                                                                                                                 |                8 |             13 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/u_arbiter/r_priority0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/u_arbiter/r_priority[20]_i_2_n_0                                                                                                                                                              |                5 |             13 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_tx_valid_reg_n_0                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_en_sync[1]_i_1_n_0                                                                                                                                                                                       |                5 |             15 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/u_fifo/ready_o                                                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/r_tx_state_i_2_n_0                                                                                                                                                                            |                8 |             15 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tx/u_dout/empty_synch/d_out[7]_i_1_n_0                                                                                                                                                    |                4 |             16 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/p_2_out                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                3 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_slave_pdm_mode                                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                         |                5 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_sampled_config[15]_i_1_n_0                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_clk_i_2_n_0                                                                                                                                                                         |                5 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_counter/r_counter                                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_counter/r_sawtooth_i_2_n_0                                                                                                                                                                           |               11 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/p_1_in                                                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen1/r_clk_i_2_n_0                                                                                                                                                                         |                3 |             16 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/p_17_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                5 |             16 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/p_14_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                5 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/r_rpt_num[15]_i_1_n_0                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/r_data[7]_i_2_n_0                                                                                                                                                                     |                6 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_hyper_intreg                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |                9 |             16 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/p_20_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                4 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                                      |                9 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q[15]_i_1_n_0                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                                      |                6 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_counter/r_counter                                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_counter/r_sawtooth_i_2_n_0                                                                                                                                                                           |               15 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/p_1_in                                                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_clk_i_2_n_0                                                                                                                                                                         |                3 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_rx/u_dout/empty_synch/d_out[7]_i_1_n_0                                                                                                                                                    |                5 |             16 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_yuv_pix                                                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_en_sync[1]_i_1_n_0                                                                                                                                                                                       |                5 |             16 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/r_soc_reg1[7]_i_1_n_0                                                                                                                                                                                                            |                3 |             16 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/udma_tx_data0                                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_en_sync[1]_i_1_n_0                                                                                                                                                                                       |                8 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_counter/r_counter                                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_counter/r_sawtooth_i_2_n_0                                                                                                                                                                           |               12 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_sampled_config[15]_i_1_n_0                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_clkgen0/r_clk_i_2_n_0                                                                                                                                                                         |                6 |             16 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_tx_valid                                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_en_sync[1]_i_1_n_0                                                                                                                                                                                       |                5 |             16 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_rowcounter[15]_i_1_n_0                                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_en_sync[1]_i_1_n_0                                                                                                                                                                                       |                4 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/gen_mhpmevent[3].gen_implemented.mhpmevent_q[3][15]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mtvec_q[23]_i_3_n_0                                                                                                                                                                             |                5 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_counter_hi[15]_i_1_n_0                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_spi_mode[0]_i_2_n_0                                                                                                                                                                      |                9 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_hyper_intreg                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               12 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_hyper_intreg                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               10 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/r_rpt_num                                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/r_cfg_cpol_i_3_n_0                                                                                                                                                                      |                4 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_counter/r_counter                                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_counter/r_sawtooth_i_2_n_0                                                                                                                                                                           |               12 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_hyper_intreg                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |                9 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_dout/empty_synch/d_out[7]_i_1_n_0                                                                                                                                                  |                5 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_hyper_intreg                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |                9 |             16 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/p_5_out                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                7 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_hyper_intreg                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               11 |             16 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/p_8_out                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                3 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_control/r_div_num[15]_i_1_n_0                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_control/r_data[7]_i_2_n_0                                                                                                                                                                     |                5 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_control/r_cmd_arg[15]_i_1_n_0                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_control/r_data[7]_i_2_n_0                                                                                                                                                                     |                2 |             16 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/p_23_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_hyper_intreg                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               11 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_filter_rx_len1                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |                5 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/cnt[15]_i_1_n_0                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/cmd_ack_o_i_2_n_0                                                                                                                                                      |                5 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_filter_rx_len2                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |                8 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_filter_rx_len0                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |                6 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_hyper_intreg                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               11 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_control/bus_controller/cnt[15]_i_1_n_0                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_control/bus_controller/cmd_ack_o_i_2_n_0                                                                                                                                                      |                6 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/r_cmd_arg[15]_i_1_n_0                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/r_data[7]_i_2_n_0                                                                                                                                                                     |                2 |             16 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_colcounter[15]_i_1_n_0                                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/r_en_sync[1]_i_1_n_0                                                                                                                                                                                       |                4 |             16 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/word_ct_en                                                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/FSM_sequential_module_state[3]_i_2_n_0                                                                                                                                                                      |                4 |             16 |
|  i_pulpissimo/safe_domain_i/pad_control_i/cam_pclk_o                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_dc_fifo/i_cdc_fifo/i_src/p_11_out                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                2 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/r_div_num[15]_i_1_n_0                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/r_data[7]_i_2_n_0                                                                                                                                                                     |                6 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_control/r_rpt_num[15]_i_1_n_0                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_control/r_data[7]_i_2_n_0                                                                                                                                                                     |                6 |             16 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mtvec_q[23]_i_3_n_0                                                                                                                                                                             |                8 |             17 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_udma_ctrl/r_cg                                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_udma_ctrl/r_cg[8]_i_2_n_0                                                                                                                                                                                 |                4 |             17 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_udma_ctrl/r_rst                                                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_udma_ctrl/r_cg[8]_i_2_n_0                                                                                                                                                                                 |                6 |             17 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_i_2_n_0                                                                                                                                                                                                       |                4 |             17 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_2_n_0                                                                                                                                                                                                          |                4 |             17 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer1_ch1_lut[15]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                6 |             18 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/s_update_chk                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/r_cfg_cpol_i_3_n_0                                                                                                                                                                      |                4 |             18 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer1_ch2_lut[15]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                7 |             18 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer0_ch2_lut[15]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                5 |             18 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer1_ch3_lut[15]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                7 |             18 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer2_ch3_lut[15]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                6 |             18 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer1_ch0_lut[15]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                5 |             18 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer2_ch0_lut[15]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                6 |             18 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer0_ch3_lut[15]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                6 |             18 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/r_tx_state_i_2_n_0                                                                                                                                                                            |                6 |             18 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer0_ch1_lut[15]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                5 |             18 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer0_ch0_lut[15]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                7 |             18 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer2_ch1_lut[15]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                6 |             18 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer2_ch2_lut[15]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                8 |             18 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer3_ch0_lut[15]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                7 |             18 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/branch_in_ex_o_i_3_n_0                                                                                                                                                                              |                8 |             18 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer3_ch3_lut[15]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                6 |             18 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer3_ch2_lut[15]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                8 |             18 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer3_ch1_lut[15]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                6 |             18 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch0/r_value_i_2_n_0                                                                                                                                                                             |                6 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_rx_startaddr                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               13 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch1/r_value_i_2_n_0                                                                                                                                                                             |                3 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_reg_if/r_rx_startaddr_reg[18]_i_1_n_0                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_reg_if/r_cmd_startaddr[18]_i_2_n_0                                                                                                                                                              |                7 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_tx_startaddr                                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                               |                8 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_rx_startaddr                                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                               |                8 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_rx_startaddr                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               13 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_reg_if/r_cmd_startaddr[18]_i_1_n_0                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_reg_if/r_cmd_startaddr[18]_i_2_n_0                                                                                                                                                              |                8 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opb/r_loc_pointer[18]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opb/r_loc_pointer[18]_i_3_n_0                                                                                                                                                                         |               12 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_reg_if/r_tx_startaddr[18]_i_1_n_0                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_reg_if/r_rx_startaddr[18]_i_3_n_0                                                                                                                                                                 |                9 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch3/r_value_i_2_n_0                                                                                                                                                                             |                4 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_tx_startaddr                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               12 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opb/r_loc_startaddr[18]_i_1_n_0                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opb/r_loc_pointer[18]_i_3_n_0                                                                                                                                                                         |               10 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch0/r_value_i_2_n_0                                                                                                                                                                             |                5 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch1/r_value_i_2_n_0                                                                                                                                                                             |                5 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_comp_ch2/r_value_i_2_n_0                                                                                                                                                                             |                5 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_reg_if/r_tx_startaddr[18]_i_1_n_0                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_reg_if/r_rx_startaddr[18]_i_3_n_0                                                                                                                                                                 |                6 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_reg_if/r_rx_startaddr[18]_i_1_n_0                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_reg_if/r_rx_startaddr[18]_i_3_n_0                                                                                                                                                                 |                9 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch3/r_value_i_2_n_0                                                                                                                                                                             |                5 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch0/r_value_i_2_n_0                                                                                                                                                                             |                6 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_reg_if/r_cmd_startaddr                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_reg_if/r_rx_startaddr[18]_i_3_n_0                                                                                                                                                                 |                7 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch1/r_value_i_2_n_0                                                                                                                                                                             |                4 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch2/r_value_i_2_n_0                                                                                                                                                                             |                5 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_comp_ch3/r_value_i_2_n_0                                                                                                                                                                             |                4 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_rx_ch/r_loc_startaddr[18]_i_1_n_0                                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_rx_ch/r_loc_pointer[18]_i_3_n_0                                                                                                                                                                             |               11 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_reg_if/r_tx_startaddr_reg[18]_i_1_n_0                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_reg_if/r_cmd_startaddr[18]_i_2_n_0                                                                                                                                                              |                8 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_rx_ch/r_loc_pointer[18]_i_1_n_0                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_rx_ch/r_loc_pointer[18]_i_3_n_0                                                                                                                                                                             |                9 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_comp_ch2/r_value_i_2_n_0                                                                                                                                                                             |                5 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opa/r_loc_pointer[18]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opa/r_loc_pointer[18]_i_3_n_0                                                                                                                                                                         |                9 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_rx_startaddr                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               13 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer2_ch3_mode[2]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                5 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_rx_startaddr                                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                        |                7 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/update_state                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/pc_q[31]_i_3_n_0                                                                                                                                                                          |               12 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_rx_startaddr                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               13 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_tx_startaddr                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               13 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer2_ch2_mode[2]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                4 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_rx_startaddr                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               13 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer2_ch1_mode[2]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                3 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opa/r_loc_startaddr[18]_i_1_n_0                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opa/r_loc_pointer[18]_i_3_n_0                                                                                                                                                                         |               13 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/status_cnt_q[2]_i_2_n_0                                                                                                             |                9 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/status_cnt_q[2]_i_2_n_0                                                                                                             |                7 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer2_ch0_mode[2]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                8 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_filter_rx_start_addr                                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |                8 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer1_ch3_mode[2]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                5 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer1_ch2_mode[2]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                6 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer1_ch1_mode[2]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                4 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer1_ch0_mode[2]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                5 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_tx_startaddr                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               13 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer0_ch3_mode[2]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                7 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer0_ch2_mode[2]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                6 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_rx_startaddr                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               13 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer0_ch1_mode[2]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                5 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_rx_startaddr                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               15 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer0_ch0_mode[2]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                7 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_tx_startaddr                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               11 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_reg_if/r_cmd_startaddr                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_reg_if/r_rx_startaddr[18]_i_3_n_0                                                                                                                                                                 |                8 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_filter_tx_start_addr[0][18]_i_1_n_0                                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |               12 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_filter_tx_start_addr                                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |                8 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_tx_startaddr                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               13 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch0/r_value_i_2_n_0                                                                                                                                                                             |                6 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch1/r_value_i_2_n_0                                                                                                                                                                             |                7 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch2/r_value_i_2_n_0                                                                                                                                                                             |                5 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_controller/ctrl_all_upd_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_comp_ch3/r_value_i_2_n_0                                                                                                                                                                             |                4 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_rx_startaddr                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               12 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/r_in_addr                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/r_tx_state_i_2_n_0                                                                                                                                                                            |                4 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_reg_if/r_rx_startaddr[18]_i_1_n_0                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_reg_if/r_rx_startaddr[18]_i_3_n_0                                                                                                                                                                 |                8 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_rx_startaddr                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                             |                8 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_tx_startaddr                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               11 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_tx_startaddr                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               15 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_tx_startaddr                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                             |                7 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_rx_startaddr                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                         |                6 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/ext_ch_ready_o[0]                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/r_rx_state_i_2_n_0                                                                                                                                                                            |                5 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_tx_startaddr                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |                8 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer3_ch0_mode[2]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                7 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_tx_startaddr                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                         |                5 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/r_cfg_cpol_i_3_n_0                                                                                                                                                                      |               12 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer3_ch3_mode[2]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                4 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer3_ch2_mode[2]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                5 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer3_ch1_mode[2]_i_1_n_0                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                7 |             19 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_reg_if/r_tx_size[19]_i_1_n_0                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_reg_if/r_rx_startaddr[18]_i_3_n_0                                                                                                                                                                 |                6 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/pad_cfg[8][4]_i_1_n_0                                                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |                5 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/pad_cfg[56][4]_i_1_n_0                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |                9 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/pad_cfg[0][4]_i_1_n_0                                                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |                4 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/pad_cfg[52][4]_i_1_n_0                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |                7 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_reg_if/r_rx_size[19]_i_1_n_0                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_reg_if/r_rx_startaddr[18]_i_3_n_0                                                                                                                                                                 |                7 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_reg_if/r_cmd_size                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_reg_if/r_rx_startaddr[18]_i_3_n_0                                                                                                                                                                 |                7 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/pad_cfg                                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |                8 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_rx_buffer_i/count_32data[0]_i_1_n_0                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_rx_buffer_i/sel[0]_i_2_n_0                                                                                                                                                                |                5 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_1_n_0                                                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                6 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |                9 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_hyper_ctrl_i/trans_burst_o[19]_i_1_n_0                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_hyper_ctrl_i/unpack_trans_ready_o_i_2_n_0                                                                                                                                                 |                5 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_div0                                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/r_uart_en_tx_sync[2]_i_1_n_0                                                                                                                                                                      |               10 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Div_enable_SO_i_2_n_0 |                8 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_hyper_ctrl_i/remained_data_o[19]_i_1_n_0                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_hyper_ctrl_i/unpack_trans_ready_o_i_2_n_0                                                                                                                                                 |               10 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/burst_cnt[19]_i_1_n_0                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/local_burst_type_i_2_n_0                                                                                                                                                                 |                8 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_tx_size                                                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                         |                8 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_rx_size                                                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                         |                9 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_tx_size                                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                             |                8 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_rx_size                                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                             |                6 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_data_en                                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                             |                6 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/pad_cfg[4][4]_i_1_n_0                                                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |                8 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/pad_cfg[12][4]_i_1_n_0                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |                4 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/pad_cfg[16][4]_i_1_n_0                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |                5 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/pad_cfg[20][4]_i_1_n_0                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |                6 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/pad_cfg[24][4]_i_1_n_0                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |                7 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/pad_cfg[28][4]_i_1_n_0                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |                6 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/pad_cfg[32][4]_i_1_n_0                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |                8 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/pad_cfg[36][4]_i_1_n_0                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |                7 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_reg_if/r_tx_size[19]_i_1_n_0                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_reg_if/r_rx_startaddr[18]_i_3_n_0                                                                                                                                                                 |                5 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_reg_if/r_rx_size[19]_i_1_n_0                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_reg_if/r_rx_startaddr[18]_i_3_n_0                                                                                                                                                                 |                6 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_reg_if/r_cmd_size                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_reg_if/r_rx_startaddr[18]_i_3_n_0                                                                                                                                                                 |               10 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/pad_cfg[40][4]_i_1_n_0                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |                8 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/pad_cfg[44][4]_i_1_n_0                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |                7 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/pad_cfg[48][4]_i_1_n_0                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |                5 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_reg_if/r_tx_size[19]_i_1_n_0                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_reg_if/r_cmd_startaddr[18]_i_2_n_0                                                                                                                                                              |                6 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_twd_trans_l2_count                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               12 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_twd_trans_ext_stride                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               11 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_twd_trans_ext_count                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |                7 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_rx_size                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               11 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_filter_tx_len0                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |                6 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_tx_size                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               15 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_twd_trans_l2_stride                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               14 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_reg_if/r_cmd_size[19]_i_1_n_0                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_reg_if/r_cmd_startaddr[18]_i_2_n_0                                                                                                                                                              |                6 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_reg_if/r_rx_size[19]_i_1_n_0                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_reg_if/r_cmd_startaddr[18]_i_2_n_0                                                                                                                                                              |                7 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_twd_trans_l2_stride                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               10 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_twd_trans_l2_count                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               12 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_twd_trans_ext_stride                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               13 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_twd_trans_ext_count                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               10 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_rx_size                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               14 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_filter_tx_len0[0][19]_i_1_n_0                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |                7 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_tx_size                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               14 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_twd_trans_l2_stride                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               14 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_twd_trans_l2_count                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               12 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_twd_trans_ext_count                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |                9 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_rx_size                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                        |                6 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_bincu/r_counter[19]_i_1_n_0                                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_bincu/r_counter[19]_i_3_n_0                                                                                                                                                                          |                5 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_tx_size                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               13 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_rx_size                                                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                               |                6 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_tx_size                                                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                               |                8 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_twd_trans_l2_stride                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               13 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_twd_trans_l2_count                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               15 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_twd_trans_ext_stride                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               12 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opa/r_ptn_buffer_l[19]_i_1_n_0                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opa/r_loc_pointer[18]_i_3_n_0                                                                                                                                                                         |                5 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_rx_size                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               10 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_tx_size                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               14 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_twd_trans_l2_stride                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               11 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_twd_trans_l2_count                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               11 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_twd_trans_ext_stride                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               10 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_twd_trans_ext_count                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |                8 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_rx_size                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               12 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_tx_size                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               12 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_twd_trans_ext_stride                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               13 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_filter_tx_len2[0][19]_i_1_n_0                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |               11 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_rx_ch/r_ptn_buffer_l[19]_i_1_n_0                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_rx_ch/r_loc_pointer[18]_i_3_n_0                                                                                                                                                                             |                6 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_rx_ch/r_ptn_buffer_w[19]_i_1_n_0                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_rx_ch/r_loc_pointer[18]_i_3_n_0                                                                                                                                                                             |                7 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_rx_size                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |                9 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_twd_trans_ext_count                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               11 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_twd_trans_ext_stride                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               12 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_twd_trans_l2_count                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               11 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_twd_trans_l2_stride                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               13 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_tx_size                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               13 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_filter_tx_len2                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |                8 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_rx_size                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               15 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_twd_trans_ext_count                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               10 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opb/r_ptn_buffer_l[19]_i_1_n_0                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opb/r_loc_pointer[18]_i_3_n_0                                                                                                                                                                         |                6 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opb/r_ptn_buffer_w[19]_i_1_n_0                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opb/r_loc_pointer[18]_i_3_n_0                                                                                                                                                                         |                3 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_twd_trans_l2_count                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               13 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_twd_trans_ext_count                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               10 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_twd_trans_ext_stride                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               15 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_twd_trans_ext_count                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |                9 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_rx_size                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               14 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_filter_tx_len1                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |                7 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_tx_size                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               10 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_twd_trans_l2_stride                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               14 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_twd_trans_l2_count                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               14 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_twd_trans_ext_stride                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               16 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_twd_trans_l2_stride                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               11 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_rx_size                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               15 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_filter_tx_len1[0][19]_i_1_n_0                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |                7 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_tx_size                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               13 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opa/r_ptn_buffer_w[19]_i_1_n_0                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opa/r_loc_pointer[18]_i_3_n_0                                                                                                                                                                         |                4 |             20 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer2_saw_i_1_n_0                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                6 |             21 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer1_saw_i_1_n_0                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                4 |             21 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer0_saw_i_1_n_0                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                4 |             21 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_bincu_en_counter2_out                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |                7 |             21 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer3_saw_i_1_n_0                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |                3 |             21 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_cmd/i_cdc_fifo/i_src/p_11_out                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                4 |             22 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q[31]_i_1_n_0                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                                |                7 |             22 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                                |                7 |             22 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_cmd/i_cdc_fifo/i_src/p_11_out                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                6 |             22 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_cmd/i_cdc_fifo/i_src/p_2_out                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                6 |             22 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_cmd/i_cdc_fifo/i_src/p_5_out                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                7 |             22 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_dc_cmd/i_cdc_fifo/i_src/p_8_out                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                6 |             22 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_cmd/i_cdc_fifo/i_src/p_8_out                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |             22 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q[31]_i_1_n_0                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                                |                8 |             22 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                                |                7 |             22 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_cmd/i_cdc_fifo/i_src/p_5_out                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |             22 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_dc_cmd/i_cdc_fifo/i_src/p_2_out                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |             22 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_uart_div                                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                               |                8 |             24 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mtvec_n                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mtvec_q[23]_i_3_n_0                                                                                                                                                                             |               15 |             24 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_tx/FSM_sequential_CS[2]_i_2_n_0                                                                                                                                                            |                8 |             24 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/local_burst_type_i_2_n_0                                                                                                                                                                 |               11 |             24 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[0].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_uart_gen[0].i_uart/u_uart_rx/reg_data[7]_i_3_n_0                                                                                                                                                                     |                9 |             25 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/u_fifo/buffer                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/u_fifo/elements[2]_i_2_n_0                                                                                                                                                                    |                5 |             26 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/u_fifo/buffer[0][25]_i_1_n_0                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/u_fifo/elements[2]_i_2_n_0                                                                                                                                                                    |                7 |             26 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/u_fifo/buffer[1][25]_i_1_n_0                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/u_fifo/elements[2]_i_2_n_0                                                                                                                                                                    |                6 |             26 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/u_fifo/buffer[2][25]_i_1_n_0                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/u_fifo/elements[2]_i_2_n_0                                                                                                                                                                    |                7 |             26 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_cmd_fifo/i_fifo/buffer[0][31]_i_1_n_0                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_cmd_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                               |               11 |             27 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_cmd_fifo/i_fifo/buffer                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_cmd_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                               |               11 |             27 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_cmd_fifo/i_fifo/buffer[0][31]_i_1_n_0                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/u_cmd_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                               |                9 |             27 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_cmd_fifo/i_fifo/buffer                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/u_cmd_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                               |                9 |             27 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_timer_unit/s_cfg_hi_reg[31]_i_1_n_0                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_timer_unit/s_cfg_lo_reg[5]_i_2_n_0                                                                                                                                                                                      |               15 |             28 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_timer_unit/s_cfg_lo_reg[31]_i_1_n_0                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_timer_unit/s_cfg_lo_reg[5]_i_2_n_0                                                                                                                                                                                      |               14 |             28 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/dtmcs_d                                                                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/FSM_sequential_state_q[2]_i_2_n_0                                                                                                                                                                                                    |                5 |             29 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/command_q[cmdtype][7]_i_1_n_0                                                                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_3_n_0                                                                                                                                                                                           |                9 |             30 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_per/i_clk_gate/clk_o                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/i_edgeprop/i_edge_propagator_ack/u_sync_clkb/r_edge_o                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                         |                8 |             30 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.obi_addr_q[31]_i_1_n_0                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/gen_no_trans_stable.state_q_i_2_n_0                                                                                                                             |                8 |             30 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/trans_addr_q[31]_i_1_n_0                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/prefetch_buffer_i/prefetch_controller_i/cnt_q[1]_i_2_n_0                                                                                                                                            |               12 |             30 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_src/p_5_out                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |               12 |             31 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_src/p_2_out                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |               11 |             31 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_src/p_8_out                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                9 |             31 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_master_sel_num                                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                         |               12 |             31 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                              |               17 |             31 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q[31]_i_1_n_0                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                              |               10 |             31 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_src/p_11_out                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                6 |             31 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_src/p_14_out                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |               10 |             31 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_src/p_17_out                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                9 |             31 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_src/p_20_out                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                8 |             31 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_cmd_fifo/i_fifo/buffer[0][31]_i_1_n_0                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_cmd_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                             |                9 |             31 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_cmd_fifo/i_fifo/buffer                                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_cmd_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                             |               13 |             31 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_cmd/i_cdc_fifo/i_src/p_23_out                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                9 |             31 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_src/p_5_out                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                7 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/progbuf_q[4][31]_i_1_n_0                                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_3_n_0                                                                                                                                                                                           |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/progbuf_q[5][31]_i_1_n_0                                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_3_n_0                                                                                                                                                                                           |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/progbuf_q[3][31]_i_1_n_0                                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_3_n_0                                                                                                                                                                                           |               12 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/progbuf_q[2][31]_i_1_n_0                                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_3_n_0                                                                                                                                                                                           |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_boot[63]_i_1_n_0                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |               12 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_pr_mask[191]_i_1_n_0                                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/progbuf_q[1][31]_i_1_n_0                                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_3_n_0                                                                                                                                                                                           |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/progbuf_q[0][31]_i_1_n_0                                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_3_n_0                                                                                                                                                                                           |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_src/p_23_out                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                6 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_src/p_20_out                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                7 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_src/p_2_out                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/data_q[1][31]_i_1_n_0                                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_3_n_0                                                                                                                                                                                           |               16 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_src/p_17_out                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_src/p_14_out                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_src/p_11_out                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                7 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/data_q[0][31]_i_1_n_0                                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_3_n_0                                                                                                                                                                                           |               21 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[95]_i_1_n_0                                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |                6 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_pr_mask[127]_i_1_n_0                                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |                7 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[10].mem[10][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[11].mem[11][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[12].mem[12][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               15 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/gen_hwloop_regs.hwloop_regs_i/hwlp_start_q                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/gen_hwloop_regs.hwloop_regs_i/hwlp_start_q[1][31]_i_2_n_0                                                                                                                                           |               15 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_udma_ctrl/r_cmp_evt                                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_udma_ctrl/r_cg[8]_i_2_n_0                                                                                                                                                                                 |                6 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_pr_mask[95]_i_1_n_0                                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_hyper_addr                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               19 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_pr_mask[63]_i_1_n_0                                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/buffer[4][32]_i_1_n_0                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_in[2]_i_2_n_0                                                                                                                                                    |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/buffer[3][32]_i_1_n_0                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_in[2]_i_2_n_0                                                                                                                                                    |               11 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/buffer[2][32]_i_1_n_0                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_in[2]_i_2_n_0                                                                                                                                                    |               12 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/buffer[1][32]_i_1_n_0                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_in[2]_i_2_n_0                                                                                                                                                    |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/buffer[0][32]_i_1_n_0                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_in[2]_i_2_n_0                                                                                                                                                    |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/buffer                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_spictrl/i_reply_buffer/pointer_in[2]_i_2_n_0                                                                                                                                                    |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/gen_hwloop_regs.hwloop_regs_i/hwlp_end_q[0][31]_i_1_n_0                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/gen_hwloop_regs.hwloop_regs_i/hwlp_start_q[1][31]_i_2_n_0                                                                                                                                           |               12 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q[31]_i_1_n_0                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                               |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                               |               17 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fc_eu_i/r_mask                                                                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fc_eu_i/r_int[31]_i_2_n_0                                                                                                                                                                                                        |               21 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/progbuf_q[6][31]_i_1_n_0                                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_3_n_0                                                                                                                                                                                           |               19 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/gen_hwloop_regs.hwloop_regs_i/hwlp_start_q[0][31]_i_1_n_0                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/gen_hwloop_regs.hwloop_regs_i/hwlp_start_q[1][31]_i_2_n_0                                                                                                                                           |               15 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_pr_mask[31]_i_1_n_0                                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |                5 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_pr_mask[255]_i_1_n_0                                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |                6 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_pr_mask[223]_i_1_n_0                                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |               19 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_bootaddr                                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |               12 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_cluster_boot[31]_i_1_n_0                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_hyper_ctrl_i/cnt_reg_w                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_hyper_ctrl_i/unpack_trans_ready_o_i_2_n_0                                                                                                                                                 |                6 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_corestatus                                                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |               15 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_src/p_8_out                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                9 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbdata_q[63]                                                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_3_n_0                                                                                                                                                                                           |                7 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/sbdata_q[31]                                                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_3_n_0                                                                                                                                                                                           |               20 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_hyper_addr                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               21 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/progbuf_q[7][31]_i_1_n_0                                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_3_n_0                                                                                                                                                                                           |               24 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q[31]_i_1_n_0                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                                        |                7 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_hyper_addr                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               19 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/pc_q                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/pc_q[31]_i_3_n_0                                                                                                                                                                          |               17 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/p_0_in                                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/aligner_i/pc_q[31]_i_3_n_0                                                                                                                                                                          |               16 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/mult_operand_c_ex_o[31]_i_1_n_0                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/branch_in_ex_o_i_3_n_0                                                                                                                                                                              |               25 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_pr_mask[159]_i_1_n_0                                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |                6 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_data[31]_i_1_n_0                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_data_if/r_status[0]_i_2_n_0                                                                                                                                                                       |               15 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/alu_operand_b_ex_o[31]_i_1_n_0                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/branch_in_ex_o_i_3_n_0                                                                                                                                                                              |               16 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                                        |               12 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_q[1]_i_2_n_0                                                                                                                                                    |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/alu_operand_a_ex_o[31]_i_1_n_0                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/branch_in_ex_o_i_3_n_0                                                                                                                                                                              |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_src/p_11_out                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                7 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_src/p_2_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_src/p_5_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                5 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_src/p_8_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               12 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[9].mem[9][31]_i_1_n_0                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               12 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[8].mem[8][31]_i_1_n_0                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[7].mem[7][31]_i_1_n_0                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               12 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/prefetch_buffer_i/fifo_i/mem_q[0][31]_i_1_n_0                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/prefetch_buffer_i/fifo_i/status_cnt_q[1]_i_2_n_0                                                                                                                                                    |               12 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_hyper_addr                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               20 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_timer_unit/s_timer_cmp_hi                                                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_timer_unit/s_cfg_lo_reg[5]_i_2_n_0                                                                                                                                                                                      |               11 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_cl_mask[223]_i_1_n_0                                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_cl_mask[191]_i_1_n_0                                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/rdata_q0                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/load_store_unit_i/cnt_q[1]_i_3_n_0                                                                                                                                                                             |               22 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_shiftreg_ch0_shadow                                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_ws_old_i_1_n_0                                                                                                                                                                     |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_shiftreg_ch1                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_ws_old_i_1_n_0                                                                                                                                                                     |                9 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_src/p_11_out                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                9 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_src/p_2_out                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                5 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_src/p_5_out                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_src/p_8_out                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                9 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_cl_mask[159]_i_1_n_0                                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_cl_mask[127]_i_1_n_0                                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |                9 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_timer_unit/s_timer_cmp_lo                                                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_timer_unit/s_cfg_lo_reg[5]_i_2_n_0                                                                                                                                                                                      |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun0[31]                                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |               11 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[20].mem[20][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               15 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[1].mem[1][31]_i_1_n_0                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               15 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[19].mem[19][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[18].mem[18][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               16 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun0[63]                                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q                                                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/status_cnt_q[1]_i_2_n_0                                                                                                                                                                                     |               11 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/mem_q[0][31]_i_1_n_0                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/i_fifo/i_fifo_v3/status_cnt_q[1]_i_2_n_0                                                                                                                                                                                     |               11 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun0[47]                                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[21].mem[21][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               15 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun0[15]                                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_soc_ctrl/r_pad_fun1[47]_i_2_n_0                                                                                                                                                                                         |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[17].mem[17][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               16 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[16].mem[16][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               16 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_hyper_ctrl_i/cnt_rw_recovery                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_hyper_ctrl_i/unpack_trans_ready_o_i_2_n_0                                                                                                                                                 |                9 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_src/p_5_out                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               11 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[15].mem[15][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[14].mem[14][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[13].mem[13][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[22].mem[22][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[23].mem[23][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[24].mem[24][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               15 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[25].mem[25][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               16 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[26].mem[26][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               12 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[27].mem[27][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               16 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[28].mem[28][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[29].mem[29][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[2].mem[2][31]_i_1_n_0                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[30].mem[30][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_1_n_0                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[3].mem[3][31]_i_1_n_0                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[4].mem[4][31]_i_1_n_0                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               15 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[5].mem[5][31]_i_1_n_0                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[6].mem[6][31]_i_1_n_0                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/register_file_i/gen_rf[31].mem[31][31]_i_3_n_0                                                                                                                                                      |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_operanda                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accumulator[31]_i_3_n_0                                                                                                                                                                         |               15 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opb/u_fifo/i_fifo/buffer[1][31]_i_1_n_0                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opb/u_fifo/i_fifo/elements[2]_i_2_n_0                                                                                                                                                                 |               11 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/p_8_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                7 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opb/u_fifo/i_fifo/buffer[0][31]_i_1_n_0                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opb/u_fifo/i_fifo/elements[2]_i_2_n_0                                                                                                                                                                 |               12 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer2_th[31]_i_1_n_0                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |               10 |             32 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/idcode_q[31]_i_1_n_0                                                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_2_n_0                                                                                                                                                                                                          |                5 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opb/u_fifo/i_fifo/buffer                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opb/u_fifo/i_fifo/elements[2]_i_2_n_0                                                                                                                                                                 |               12 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[159]_i_1_n_0                                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_cam_cfg_filter                                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                        |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/p_5_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                7 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_cam_cfg_ll                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                        |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_cam_cfg_size                                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                        |               11 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_cam_cfg_ur                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                        |               12 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/p_2_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accumulator                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accumulator[31]_i_3_n_0                                                                                                                                                                         |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opb/u_fifo/i_fifo/buffer[2][31]_i_1_n_0                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opb/u_fifo/i_fifo/elements[2]_i_2_n_0                                                                                                                                                                 |               11 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_operandb                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_filter_au/r_accumulator[31]_i_3_n_0                                                                                                                                                                         |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_dc_fifo_tx/i_cdc_fifo/i_src/p_11_out                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                7 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_reg0                                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_au_reg1                                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_bincu_threshold                                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |               12 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_reg_if/r_t_read_write_recovery                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_reg_if/r_t_latency_access[4]_i_2_n_0                                                                                                                                                         |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_reg_if/r_t_cs_max                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_reg_if/r_t_latency_access[4]_i_2_n_0                                                                                                                                                         |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[191]_i_1_n_0                                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_rx_ch/i_fifo/buffer[2][31]_i_1_n_0                                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_rx_ch/i_fifo/elements[2]_i_2_n_0                                                                                                                                                                            |                9 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer1_th[31]_i_1_n_0                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |               12 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_tx_fifo/i_fifo/buffer[0][31]_i_1_n_0                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_tx_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                                       |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_rx_ch/i_fifo/buffer[1][31]_i_1_n_0                                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_rx_ch/i_fifo/elements[2]_i_2_n_0                                                                                                                                                                            |                7 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_rx_ch/i_fifo/buffer[0][31]_i_1_n_0                                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_rx_ch/i_fifo/elements[2]_i_2_n_0                                                                                                                                                                            |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_rx_ch/i_fifo/buffer                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_rx_ch/i_fifo/elements[2]_i_2_n_0                                                                                                                                                                            |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                                    |               11 |             32 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/internal_reg_error[1]                                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/FSM_sequential_module_state[3]_i_2_n_0                                                                                                                                                                      |                9 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/p_31_out[31]                                                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_sync1[31]_i_2_n_0                                                                                                                                                                                           |               11 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_stopcmd_arg                                                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                             |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_cl_mask[95]_i_1_n_0                                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |                7 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_status[31]_i_1_n_0                                                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_sync1[31]_i_2_n_0                                                                                                                                                                                           |               21 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_padcfg[8][3]_i_1_n_0                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_sync1[31]_i_2_n_0                                                                                                                                                                                           |               11 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_padcfg[16][3]_i_1_n_0                                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_sync1[31]_i_2_n_0                                                                                                                                                                                           |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_padcfg[0][3]_i_1_n_0                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_sync1[31]_i_2_n_0                                                                                                                                                                                           |               17 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_padcfg                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_sync1[31]_i_2_n_0                                                                                                                                                                                           |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_out[31]_i_1_n_0                                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_sync1[31]_i_2_n_0                                                                                                                                                                                           |               15 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_inttype[0][1]_i_1_n_0                                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_sync1[31]_i_2_n_0                                                                                                                                                                                           |                5 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_inttype                                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_sync1[31]_i_2_n_0                                                                                                                                                                                           |                6 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_inten[31]_i_1_n_0                                                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_sync1[31]_i_2_n_0                                                                                                                                                                                           |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_en[31]_i_1_n_0                                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_gpio/r_gpio_sync1[31]_i_2_n_0                                                                                                                                                                                           |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/lint_biu_i/data_o_en                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/lint_biu_i/data_out_reg[31]_i_3_n_0                                                                                                                                                                         |               12 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[5].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q[31]_i_1_n_0                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                                    |                9 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer3_th[31]_i_1_n_0                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_cmd_arg                                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                             |                9 |             32 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/addr_ct_en                                                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/FSM_sequential_module_state[3]_i_2_n_0                                                                                                                                                                      |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[6].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_cam_cfg                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_camera_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                                                        |               12 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q[31]_i_1_n_0                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                                        |               11 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_dc_fifo_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                                        |               10 |             32 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/lint_biu_i/data_in_reg[31]_i_1_n_0                                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/lint_biu_i/rdy_o_i_2_n_0                                                                                                                                                                                    |               16 |             32 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/lint_crc_i/p_0_in[0]                                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/lint_crc_i/crc[31]_i_3_n_0                                                                                                                                                                                  |                6 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_cl_mask[63]_i_1_n_0                                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[127]_i_1_n_0                                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |                7 |             32 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/idcode_reg[31]_i_1_n_0                                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/jtag_tap_top_i/tap_top_i/shift_dr_i_2_n_0                                                                                                                                                                                                       |                6 |             32 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/data_q[31]_i_1_n_0                                                                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/FSM_sequential_state_q[2]_i_2_n_0                                                                                                                                                                                                    |                9 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_src/p_20_out                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_hyper_addr                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               15 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mie_n                                                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mtvec_q[23]_i_3_n_0                                                                                                                                                                             |               17 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mscratch_q[31]_i_1_n_0                                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mtvec_q[23]_i_3_n_0                                                                                                                                                                             |               18 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[223]_i_1_n_0                                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |               20 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/alu_i/alu_div_i/ARegEn_S                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/alu_i/alu_div_i/FSM_onehot_State_SP[2]_i_2_n_0                                                                                                                                                      |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/alu_i/alu_div_i/BRegEn_S                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/alu_i/alu_div_i/FSM_onehot_State_SP[2]_i_2_n_0                                                                                                                                                      |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP[31]_i_1_n_0                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/ex_stage_i/alu_i/alu_div_i/FSM_onehot_State_SP[2]_i_2_n_0                                                                                                                                                      |               11 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/gen_hwloop_regs.hwloop_regs_i/hwlp_counter_q[0][31]_i_1_n_0                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/gen_hwloop_regs.hwloop_regs_i/hwlp_start_q[1][31]_i_2_n_0                                                                                                                                           |               15 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/tx_data_ready_o                                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_spi_mode[0]_i_2_n_0                                                                                                                                                                      |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_src/p_11_out                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_src/p_14_out                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_src/p_17_out                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |               12 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_hyper_addr                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               16 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/depc_q[31]_i_1_n_0                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mtvec_q[23]_i_3_n_0                                                                                                                                                                             |               21 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_clockgen/i_clk_gate/clk_o                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/s_rx_clken                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_txrx/r_spi_mode[0]_i_2_n_0                                                                                                                                                                      |               30 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_cl_mask[31]_i_1_n_0                                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |                7 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/gen_hwloop_regs.hwloop_regs_i/hwlp_counter_q[1][31]_i_1_n_0                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/gen_hwloop_regs.hwloop_regs_i/hwlp_start_q[1][31]_i_2_n_0                                                                                                                                           |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_hyper_addr                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               16 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_cl_mask[255]_i_1_n_0                                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |               11 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_1_n_0                                                                                                                                                                                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |               19 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[31]_i_1_n_0                                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[63]_i_1_n_0                                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_src/p_23_out                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/gen_hwloop_regs.hwloop_regs_i/hwlp_end_q                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/gen_hwloop_regs.hwloop_regs_i/hwlp_start_q[1][31]_i_2_n_0                                                                                                                                           |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_src/p_8_out                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_tx/i_cdc_fifo/i_src/p_2_out                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               11 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/int_controller_i/irq_q[31]_i_1_n_0                                                                                                                                                                  |               11 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_fifo/i_fifo/buffer                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                                 |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_hyper_addr                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/u_reg_if/r_rx_startaddr[18]_i_2_n_0                                                                                                                                        |               14 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/gen_mhpmcounter[0].gen_implemented.mhpmcounter_q[0][31]_i_1_n_0                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mtvec_q[23]_i_3_n_0                                                                                                                                                                             |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/gen_mhpmcounter[0].gen_implemented.mhpmcounter_q[0][63]_i_1_n_0                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mtvec_q[23]_i_3_n_0                                                                                                                                                                             |               11 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/gen_mhpmcounter[2].gen_implemented.mhpmcounter_q[2][31]_i_1_n_0                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mtvec_q[23]_i_3_n_0                                                                                                                                                                             |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_timer0_th[31]_i_1_n_0                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_apb_if/r_event_en[3]_i_2_n_0                                                                                                                                                                                |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/gen_mhpmcounter[2].gen_implemented.mhpmcounter_q[2][63]_i_1_n_0                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mtvec_q[23]_i_3_n_0                                                                                                                                                                             |               11 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q[3][31]_i_1_n_0                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mtvec_q[23]_i_3_n_0                                                                                                                                                                             |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/gen_mhpmcounter[3].gen_implemented.mhpmcounter_q[3][63]_i_1_n_0                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mtvec_q[23]_i_3_n_0                                                                                                                                                                             |               13 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/gen_trigger_regs.tmatch_value_we                                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mtvec_q[23]_i_3_n_0                                                                                                                                                                             |                9 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mepc_q[31]_i_1_n_0                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mtvec_q[23]_i_3_n_0                                                                                                                                                                             |               25 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_fifo/i_fifo/buffer[0][31]_i_1_n_0                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                                 |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                               |               18 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[1].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_data_q[31]_i_1_n_0                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_spim_gen[0].i_spim/u_dc_rx/i_cdc_fifo/i_dst/i_spill_register/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                                               |                8 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[4].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_tx_fifo/i_fifo/buffer                                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_tx_fifo/i_fifo/elements[1]_i_2_n_0                                                                                                                                                                       |               10 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dscratch1_n                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mtvec_q[23]_i_3_n_0                                                                                                                                                                             |               20 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/dscratch0_n                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/cs_registers_i/mtvec_q[23]_i_3_n_0                                                                                                                                                                             |               21 |             32 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_ch1_valid                                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_ws_old_i_1_n_0                                                                                                                                                                     |                9 |             33 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer1/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_counter/s_do_update                                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim1/u_counter/r_sawtooth_i_2_n_0                                                                                                                                                                           |               12 |             33 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/data_out_shift_reg[32]_i_1_n_0                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/FSM_sequential_module_state[3]_i_2_n_0                                                                                                                                                                      |               10 |             33 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer0/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_counter/s_do_update                                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim0/u_counter/r_sawtooth_i_2_n_0                                                                                                                                                                           |               13 |             33 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/write_pointer_n05_out                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_resp_ft_reg.i_read_resp_ft_reg/i_fifo/i_fifo_v3/status_cnt_q[1]_i_3_n_0                                                                                                         |               17 |             33 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_timer_unit/counter_hi_i/s_count_reg[31]_i_2_n_0                                                                                                                                                                         |               11 |             33 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_timer_unit/counter_lo_i/s_count_reg[31]_i_2_n_0                                                                                                                                                                         |               10 |             33 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                      |               24 |             33 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_timer_unit/prescaler_hi_i/target_reached_o_i_2_n_0                                                                                                                                                                      |                9 |             33 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_timer_unit/prescaler_lo_i/target_reached_o_i_2_n_0                                                                                                                                                                      |                9 |             33 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer2/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_counter/s_do_update                                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim2/u_counter/r_sawtooth_i_2_n_0                                                                                                                                                                           |               11 |             33 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[data][31]_i_1_n_0                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                      |               14 |             33 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/i_clk_gate_timer3/clk_o                                         | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_counter/s_do_update                                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_apb_adv_timer/u_tim3/u_counter/r_sawtooth_i_2_n_0                                                                                                                                                                           |               14 |             33 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opa/u_fifo/i_fifo/buffer                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opa/u_fifo/i_fifo/elements[2]_i_2_n_0                                                                                                                                                                 |               16 |             34 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opa/u_fifo/i_fifo/buffer[1][33]_i_1_n_0                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opa/u_fifo/i_fifo/elements[2]_i_2_n_0                                                                                                                                                                 |                8 |             34 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opa/u_fifo/i_fifo/buffer[2][33]_i_1_n_0                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opa/u_fifo/i_fifo/elements[2]_i_2_n_0                                                                                                                                                                 |                9 |             34 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opa/u_fifo/i_fifo/buffer[0][33]_i_1_n_0                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/u_tx_ch_opa/u_fifo/i_fifo/elements[2]_i_2_n_0                                                                                                                                                                 |               10 |             34 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][4]_i_1_n_0                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                     |               12 |             35 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                     |               20 |             35 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.a_fill                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                     |               17 |             35 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_data_q[id][3]_i_1_n_0                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_soc_interconnect/i_axi_xbar/i_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/spill_register_flushable_i/gen_spill_reg.b_full_q_i_2_n_0                                                                     |               12 |             35 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[2].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[0].i_i2c/i_i2c_control/bus_controller/cmd_ack_o_i_2_n_0                                                                                                                                                      |               12 |             35 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[3].i_clk_gate_per/i_clk_gate/clk_o                    |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2c_gen[1].i_i2c/i_i2c_control/bus_controller/cmd_ack_o_i_2_n_0                                                                                                                                                      |               14 |             35 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_slave_cg/clk_o                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_started_dly                                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_i2s_slave/r_ws_old_i_1_n_0                                                                                                                                                                     |               12 |             37 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/hold_result                                                             |                                                                                                                                                                                                                                                                                      |               13 |             37 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_cmd[37]_i_1_n_0                                                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_rsp[127]_i_2_n_0                                                                                                                                                                         |                8 |             38 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/lint_biu_i/sel_reg0                                                                                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/i_dbg_lint/lint_biu_i/rdy_o_i_2_n_0                                                                                                                                                                                    |               18 |             38 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[7].u_tx_ch_ctrl/r_counters                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[7].u_tx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |               16 |             39 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[8].u_tx_ch_ctrl/r_counters                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[8].u_tx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |               14 |             39 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[1].u_rx_ch_ctrl/r_counters                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[1].u_rx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |               15 |             39 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_counters                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[0].u_rx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |               13 |             39 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_1_n_0                                                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_3_n_0                                                                                                                                                                                           |               26 |             39 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[2].u_rx_ch_ctrl/r_counters                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[2].u_rx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |               12 |             39 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[3].u_rx_ch_ctrl/r_counters                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[3].u_rx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |               16 |             39 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[4].u_rx_ch_ctrl/r_counters                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[4].u_rx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |               14 |             39 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[5].u_rx_ch_ctrl/r_counters                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[5].u_rx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |               15 |             39 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[6].u_rx_ch_ctrl/r_counters                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[6].u_rx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |               15 |             39 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[7].u_rx_ch_ctrl/r_counters                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/genblk1[7].u_rx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |               13 |             39 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/gen_output_pipeline[0].reg_ena                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[0].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi/gen_output_pipeline[0].out_pipe_result_q[1][31]_i_3_n_0         |               18 |             39 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[10].u_tx_ch_ctrl/r_counters                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[10].u_tx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                              |               11 |             39 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[0].u_tx_ch_ctrl/r_counters                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[0].u_tx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |               20 |             39 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[5].u_tx_ch_ctrl/r_counters                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[5].u_tx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |               17 |             39 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[6].u_tx_ch_ctrl/r_counters                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[6].u_tx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |               18 |             39 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[4].u_tx_ch_ctrl/r_counters                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[4].u_tx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |               11 |             39 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[3].u_tx_ch_ctrl/r_counters                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[3].u_tx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |               14 |             39 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[2].u_tx_ch_ctrl/r_counters                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[2].u_tx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |               16 |             39 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[1].u_tx_ch_ctrl/r_counters                                                                                                                                                                        | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_tx_channels/genblk1[1].u_tx_ch_ctrl/r_addresses[18]_i_3_n_0                                                                                                                                               |               12 |             39 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_output_pipeline[0].reg_ena                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_output_pipeline[1].out_pipe_result_q[2][31]_i_2_n_0     |               15 |             40 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_output_pipeline[1].reg_ena                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/gen_output_pipeline[1].out_pipe_result_q[2][31]_i_2_n_0     |               15 |             40 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/dr_q[40]_i_1_n_0                                                                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dmi_jtag/FSM_sequential_state_q[2]_i_2_n_0                                                                                                                                                                                                    |               12 |             41 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/ready_o                                                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/r_rx_state_i_2_n_0                                                                                                                                                                            |               21 |             44 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/alu_operand_c_ex_o[31]_i_1_n_0                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/branch_in_ex_o_i_3_n_0                                                                                                                                                                              |               18 |             50 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[0].cic_integrator_inst/r_accumulator[1][50]_i_1_n_0                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[0].cic_integrator_inst/r_accumulator[0][50]_i_3_n_0                                                                                                                    |               17 |             51 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[0].cic_integrator_inst/r_accumulator[2][50]_i_1_n_0                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[0].cic_integrator_inst/r_accumulator[0][50]_i_3_n_0                                                                                                                    |               18 |             51 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[0].cic_integrator_inst/r_accumulator[0][50]_i_1_n_0                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[0].cic_integrator_inst/r_accumulator[0][50]_i_3_n_0                                                                                                                    |               14 |             51 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[4].cic_integrator_inst/r_accumulator[3][50]_i_1_n_0                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[4].cic_integrator_inst/r_accumulator[0][50]_i_3_n_0                                                                                                                    |               23 |             51 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[4].cic_integrator_inst/r_accumulator[2][50]_i_1_n_0                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[4].cic_integrator_inst/r_accumulator[0][50]_i_3_n_0                                                                                                                    |               18 |             51 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[0].cic_integrator_inst/r_accumulator[3][50]_i_1_n_0                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[0].cic_integrator_inst/r_accumulator[0][50]_i_3_n_0                                                                                                                    |               23 |             51 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[4].cic_integrator_inst/r_accumulator[1][50]_i_1_n_0                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[4].cic_integrator_inst/r_accumulator[0][50]_i_3_n_0                                                                                                                    |               16 |             51 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[4].cic_integrator_inst/r_accumulator[0][50]_i_1_n_0                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[4].cic_integrator_inst/r_accumulator[0][50]_i_3_n_0                                                                                                                    |               17 |             51 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[1].cic_integrator_inst/r_accumulator[0][50]_i_1_n_0                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[1].cic_integrator_inst/r_accumulator[0][50]_i_3_n_0                                                                                                                    |               17 |             51 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[1].cic_integrator_inst/r_accumulator[2][50]_i_1_n_0                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[1].cic_integrator_inst/r_accumulator[0][50]_i_3_n_0                                                                                                                    |               19 |             51 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[1].cic_integrator_inst/r_accumulator[1][50]_i_1_n_0                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[1].cic_integrator_inst/r_accumulator[0][50]_i_3_n_0                                                                                                                    |               15 |             51 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[1].cic_integrator_inst/r_accumulator[3][50]_i_1_n_0                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[1].cic_integrator_inst/r_accumulator[0][50]_i_3_n_0                                                                                                                    |               18 |             51 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[3].cic_integrator_inst/r_accumulator[3][50]_i_1_n_0                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[3].cic_integrator_inst/r_accumulator[0][50]_i_3_n_0                                                                                                                    |               18 |             51 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[3].cic_integrator_inst/r_accumulator[2][50]_i_1_n_0                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[3].cic_integrator_inst/r_accumulator[0][50]_i_3_n_0                                                                                                                    |               20 |             51 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[2].cic_integrator_inst/r_accumulator[0][50]_i_1_n_0                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[2].cic_integrator_inst/r_accumulator[0][50]_i_3_n_0                                                                                                                    |               19 |             51 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[2].cic_integrator_inst/r_accumulator[1][50]_i_1_n_0                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[2].cic_integrator_inst/r_accumulator[0][50]_i_3_n_0                                                                                                                    |               17 |             51 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[2].cic_integrator_inst/r_accumulator[2][50]_i_1_n_0                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[2].cic_integrator_inst/r_accumulator[0][50]_i_3_n_0                                                                                                                    |               17 |             51 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[2].cic_integrator_inst/r_accumulator[3][50]_i_1_n_0                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[2].cic_integrator_inst/r_accumulator[0][50]_i_3_n_0                                                                                                                    |               23 |             51 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[3].cic_integrator_inst/r_accumulator[0][50]_i_1_n_0                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[3].cic_integrator_inst/r_accumulator[0][50]_i_3_n_0                                                                                                                    |               17 |             51 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[3].cic_integrator_inst/r_accumulator[1][50]_i_1_n_0                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[3].cic_integrator_inst/r_accumulator[0][50]_i_3_n_0                                                                                                                    |               19 |             51 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/input_shift_reg0                                                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/i_lint_jtag/dbg_module_i/input_shift_reg[63]_i_2_n_0                                                                                                                                                                                            |               17 |             53 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/buffer[2][58]_i_1_n_0                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/elements[2]_i_2_n_0                                                                                                                                                                    |               18 |             55 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/buffer[1][58]_i_1_n_0                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/elements[2]_i_2_n_0                                                                                                                                                                    |               21 |             55 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/buffer                                                                                                                                                                                             | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/elements[2]_i_2_n_0                                                                                                                                                                    |               17 |             55 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/i_clk_gate_sys_udma/clk_o                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/buffer[0][58]_i_1_n_0                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/u_rx_channels/u_fifo/elements[2]_i_2_n_0                                                                                                                                                                    |               20 |             55 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/en_read_transaction                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/phy_i/local_burst_type_i_2_n_0                                                                                                                                                                 |               23 |             57 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/hyper_unpack_i/r_rw_hyper_i_1_n_0                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/hyper_unpack_i/pack_trans_ready_o_i_2_n_0                                                                                                                                                      |               38 |             62 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fc_eu_i/r_int[31]_i_2_n_0                                                                                                                                                                                                        |               52 |             64 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_mem/rdata_q[63]_i_1_n_0                                                                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_mem/halted_q[992]_i_2_n_0                                                                                                                                                                                                         |               41 |             64 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/instr_valid_id_o0                                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/if_stage_i/instr_valid_id_o_i_2_n_0                                                                                                                                                                            |               35 |             65 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/write_pointer_n07_out                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/i_soc_interconnect_wrap/i_axi_lite_to_apb/i_axi_lite_to_apb/gen_req_ft_reg.i_req_ft_reg/i_fifo/i_fifo_v3/status_cnt_q[1]_i_3_n_0                                                                                                                |               38 |             65 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/mult_operand_a_ex_o[31]_i_1_n_0                                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/branch_in_ex_o_i_3_n_0                                                                                                                                                                              |               38 |             72 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |               24 |             75 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_toduma/u_dout/valid                                                                                                                                                                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_cfg_outbuff_i/udma_tx_start_addr_o[18]_i_1_n_0                                                                                                                                            |               25 |             78 |
|  pad_jtag_tck_IBUF_BUFG                                                                                                                 |                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |               25 |             79 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_toduma/u_din/buffer/data                                                                                                                                                                              | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_toduma/u_din/buffer/data[0][82]_i_2_n_0                                                                                                                                                   |               25 |             83 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_toduma/u_din/buffer/data[0][82]_i_1_n_0                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_toduma/u_din/buffer/data[0][82]_i_2_n_0                                                                                                                                                   |               25 |             83 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_toduma/u_din/buffer/data[1][82]_i_1_n_0                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_toduma/u_din/buffer/data[0][82]_i_2_n_0                                                                                                                                                   |               25 |             83 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_toduma/u_din/buffer/data[2][82]_i_1_n_0                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_toduma/u_din/buffer/data[0][82]_i_2_n_0                                                                                                                                                   |               25 |             83 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/axi_slave_cdc_i_i_1_n_0                                                                                                                                                                                                                         |               31 |             98 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[1].cic_comb_inst/r_data                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[1].cic_comb_inst/r_previousdata[0][50]_i_3_n_0                                                                                                                         |               36 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[4].cic_comb_inst/r_data                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[4].cic_comb_inst/r_previousdata[0][50]_i_3_n_0                                                                                                                         |               44 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[1].cic_comb_inst/r_previousdata[1][50]_i_1_n_0                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[1].cic_comb_inst/r_previousdata[0][50]_i_3_n_0                                                                                                                         |               35 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[3].cic_comb_inst/r_previousdata[1][50]_i_1_n_0                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[3].cic_comb_inst/r_previousdata[0][50]_i_3_n_0                                                                                                                         |               30 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[3].cic_comb_inst/r_previousdata[0][50]_i_1_n_0                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[3].cic_comb_inst/r_previousdata[0][50]_i_3_n_0                                                                                                                         |               39 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[3].cic_comb_inst/r_data                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[3].cic_comb_inst/r_previousdata[0][50]_i_3_n_0                                                                                                                         |               40 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[2].cic_comb_inst/r_previousdata[2][50]_i_1_n_0                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[2].cic_comb_inst/r_previousdata[0][50]_i_3_n_0                                                                                                                         |               40 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[2].cic_comb_inst/r_previousdata[1][50]_i_1_n_0                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[2].cic_comb_inst/r_previousdata[0][50]_i_3_n_0                                                                                                                         |               36 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[3].cic_comb_inst/r_previousdata[2][50]_i_1_n_0                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[3].cic_comb_inst/r_previousdata[0][50]_i_3_n_0                                                                                                                         |               35 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[2].cic_comb_inst/r_previousdata[0][50]_i_1_n_0                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[2].cic_comb_inst/r_previousdata[0][50]_i_3_n_0                                                                                                                         |               34 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[2].cic_comb_inst/r_data                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[2].cic_comb_inst/r_previousdata[0][50]_i_3_n_0                                                                                                                         |               39 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[1].cic_comb_inst/r_previousdata[2][50]_i_1_n_0                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[1].cic_comb_inst/r_previousdata[0][50]_i_3_n_0                                                                                                                         |               34 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[1].cic_comb_inst/r_previousdata[0][50]_i_1_n_0                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[1].cic_comb_inst/r_previousdata[0][50]_i_3_n_0                                                                                                                         |               32 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[4].cic_comb_inst/r_previousdata[0][50]_i_1_n_0                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[4].cic_comb_inst/r_previousdata[0][50]_i_3_n_0                                                                                                                         |               37 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[0].cic_comb_inst/r_previousdata[2][50]_i_1_n_0                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[0].cic_comb_inst/r_previousdata[0][50]_i_3_n_0                                                                                                                         |               36 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[0].cic_comb_inst/r_previousdata[1][50]_i_1_n_0                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[0].cic_comb_inst/r_previousdata[0][50]_i_3_n_0                                                                                                                         |               38 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[0].cic_comb_inst/r_previousdata[0][50]_i_1_n_0                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[0].cic_comb_inst/r_previousdata[0][50]_i_3_n_0                                                                                                                         |               33 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[0].cic_comb_inst/r_data                                                                                                                                                            | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[0].cic_comb_inst/r_previousdata[0][50]_i_3_n_0                                                                                                                         |               42 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/mult_dot_op_a_ex_o[31]_i_1_n_0                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/branch_in_ex_o_i_3_n_0                                                                                                                                                                              |               58 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[4].cic_comb_inst/r_previousdata[2][50]_i_1_n_0                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[4].cic_comb_inst/r_previousdata[0][50]_i_3_n_0                                                                                                                         |               37 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_clkws_gen/i_pdm_cg/clk_o_BUFG                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[4].cic_comb_inst/r_previousdata[1][50]_i_1_n_0                                                                                                                                     | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_i2s_udma/i_i2s_txrx/i_pdm/i_varcic/cic_stages[4].cic_comb_inst/r_previousdata[0][50]_i_3_n_0                                                                                                                         |               32 |            102 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/hyper_twd_trans_spliter_i/r_hyper_sa_addr[31]_i_1_n_0                                                                                                                                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/hyper_twd_trans_spliter_i/src_ready_o_i_2_n_0                                                                                                                                                  |               41 |            110 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/hyper_unpack_i/r_hyper_addr[31]_i_1_n_0                                                                                                                                                                    | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/hyper_unpack_i/pack_trans_ready_o_i_2_n_0                                                                                                                                                      |               23 |            110 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Fsm_enable_S                      | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/nrbd_nrsc_U0/control_U0/Div_enable_SO_i_2_n_0 |               41 |            115 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/sleep_unit_i/core_clock_gate_i/i_pulp_clock_gating/clk_o         | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/apu_operands_ex_o                                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/FC_CORE.FC_CORE_i/id_stage_i/branch_in_ex_o_i_3_n_0                                                                                                                                                                              |               61 |            118 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/u_clockgen/i_clk_gate/clk_o                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/s_shift_resp                                                                                                                                                                                           | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_sdio/i_sdio_txrx/i_cmd_if/r_rsp[127]_i_2_n_0                                                                                                                                                                         |               34 |            128 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/p_3_in                                      | i_pulpissimo/soc_domain_i/pulp_soc_i/fc_subsystem_i/fp_wrapper_i/i_fpnew_bulk/gen_operation_groups[1].i_opgroup_block/gen_merged_slice.i_multifmt_slice/gen_num_lanes[0].active_lane.lane_instance.i_fpnew_divsqrt_multi/i_divsqrt_lei/preprocess_U0/Exp_a_norm_DP[9]_i_3_n_0        |               50 |            131 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/ddr_clk/clk0_o                                   | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_hyper_ctrl_i/r_rx_size0                                                                                                                                                                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/udma_hyper_ctrl_i/unpack_trans_ready_o_i_2_n_0                                                                                                                                                 |               48 |            131 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/hyper_twd_trans_spliter_i/r_rw_hyper                                                                                                                                                                       | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/hyper_twd_trans_spliter_i/src_ready_o_i_2_n_0                                                                                                                                                  |               60 |            144 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/r_fc_mask[255]_i_2_n_0                                                                                                                                                                                             |               58 |            146 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/u_arbiter/r_priority0                                                                                                                                                                                                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/u_evnt_gen/u_arbiter/r_priority[168]_i_2_n_0                                                                                                                                                                                  |              109 |            169 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/buffer/data[5][214]_i_1_n_0                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/buffer/data[7][214]_i_2_n_0                                                                                                                                                    |               62 |            176 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/buffer/data                                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/buffer/data[7][214]_i_2_n_0                                                                                                                                                    |               75 |            176 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/buffer/data[0][214]_i_1_n_0                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/buffer/data[7][214]_i_2_n_0                                                                                                                                                    |               52 |            176 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/buffer/data[1][214]_i_1_n_0                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/buffer/data[7][214]_i_2_n_0                                                                                                                                                    |               59 |            176 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/buffer/data[2][214]_i_1_n_0                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/buffer/data[7][214]_i_2_n_0                                                                                                                                                    |               53 |            176 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/buffer/data[4][214]_i_1_n_0                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/buffer/data[7][214]_i_2_n_0                                                                                                                                                    |               60 |            176 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/buffer/data[3][214]_i_1_n_0                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/buffer/data[7][214]_i_2_n_0                                                                                                                                                    |               64 |            176 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/buffer/data[6][214]_i_1_n_0                                                                                                                                                                | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/u_dc_tran/u_din/buffer/data[7][214]_i_2_n_0                                                                                                                                                    |               69 |            176 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/buffer[5][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               81 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/buffer[0][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               86 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/buffer[4][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               84 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/buffer[1][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               87 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/buffer[2][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               84 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/buffer[3][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               66 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/buffer[6][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               89 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/buffer[4][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               73 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/buffer[0][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               84 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/buffer[6][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               84 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/buffer[5][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               81 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/buffer[3][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               81 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/buffer[2][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               77 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/buffer                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |              115 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/buffer[1][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               70 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/buffer[2][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               72 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/buffer                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |              126 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/buffer[0][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               75 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/buffer[4][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               77 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/buffer[6][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               76 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/buffer[3][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               70 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/buffer[2][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               68 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/buffer[1][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               81 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/buffer[0][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               86 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/buffer                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[2].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |              108 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/buffer                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |              104 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/buffer[0][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               76 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/buffer[1][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               75 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/buffer[0][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               82 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/buffer[3][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               73 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/buffer[6][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               94 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/buffer[4][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               85 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/buffer[5][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[0].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               85 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/buffer[5][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               85 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/buffer[4][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               83 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/buffer[6][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |              109 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/buffer[3][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               83 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/buffer[2][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               88 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/buffer[1][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               85 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/buffer                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[1].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |              123 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/buffer[6][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               78 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/buffer[5][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               63 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/buffer[4][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               69 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/buffer[6][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               86 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/buffer[3][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               63 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/buffer[2][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               79 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/buffer[1][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               64 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/buffer[0][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               61 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/buffer                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[5].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |              116 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/buffer[5][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               72 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/buffer[5][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[7].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               85 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/buffer[4][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               69 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/buffer                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[6].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |              105 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/buffer[3][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               59 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/buffer[2][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               60 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/buffer[1][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               63 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/buffer[0][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               71 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/buffer                                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[4].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |              102 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/buffer[5][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               92 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/buffer[4][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               90 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/buffer[6][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               92 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/buffer[3][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               76 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/buffer[2][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               82 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[8].i_clk_gate_sys/clk_o_BUFG                          | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/buffer[1][210]_i_1_n_0                                                                                                                                                 | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_hyper/udma_hyperbus_i/genblk1[3].u_cmd_if/twd_tran_fifo_i/elements[3]_i_3_n_0                                                                                                                                        |               80 |            194 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_udmacore/genblk1[7].i_clk_gate_sys/clk_o                               | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/s_sample_commit                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/soc_peripherals_i/i_udma/i_filter/i_reg_if/r_commit_filter_mode[3]_i_2_n_0                                                                                                                                                                      |              139 |            371 |
|  i_pulpissimo/soc_domain_i/pulp_soc_i/i_clk_rst_gen/i_fpga_clk_gen/i_clk_manager/inst/clk_out1                                          |                                                                                                                                                                                                                                                                                                  | i_pulpissimo/soc_domain_i/pulp_soc_i/i_dm_top/i_dm_csrs/dmcontrol_q[hartsello][25]_i_3_n_0                                                                                                                                                                                           |              346 |           1119 |
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


