 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 25
        -max_paths 25
Design : BIST
Version: R-2020.09-SP5
Date   : Fri May 13 00:47:38 2022
****************************************

Operating Conditions: ff1p16v125c   Library: saed32rvt_ff1p16v125c
Wire Load Model Mode: enclosed

  Startpoint: MEM/addr_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[4]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[4]/Q (DFFX1_RVT)        0.05       0.06 r
  U7827/Y (OR2X1_RVT)                      0.02       0.09 r
  U7681/Y (OR2X2_RVT)                      0.02       0.11 r
  U7684/Y (NOR2X0_RVT)                     0.06       0.17 f
  U7929/Y (AOI22X1_RVT)                    0.03       0.20 r
  U7931/Y (AND4X1_RVT)                     0.03       0.23 r
  U7932/Y (AND3X1_RVT)                     0.02       0.25 r
  U7938/Y (NAND4X0_RVT)                    0.02       0.27 f
  U7963/Y (OA22X1_RVT)                     0.03       0.30 f
  U8247/Y (INVX1_RVT)                      0.01       0.31 r
  U8249/Y (AO22X1_RVT)                     0.03       0.34 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.37 f
  U8252/Y (OA22X1_RVT)                     0.02       0.39 f
  U8253/Y (AO21X1_RVT)                     0.02       0.41 f
  U8254/Y (AO22X1_RVT)                     0.02       0.43 f
  U8255/Y (AO22X1_RVT)                     0.02       0.45 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.47 r
  U8258/CO (FADDX1_RVT)                    0.03       0.50 r
  U8260/Y (AO21X1_RVT)                     0.03       0.53 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MEM/addr_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[4]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[4]/Q (DFFX1_RVT)        0.05       0.06 r
  U7816/Y (OR2X1_RVT)                      0.02       0.08 r
  U7694/Y (OR2X1_RVT)                      0.03       0.11 r
  U7704/Y (OR2X1_RVT)                      0.03       0.14 r
  U7690/Y (INVX1_RVT)                      0.03       0.17 f
  U7919/Y (AOI22X1_RVT)                    0.03       0.20 r
  U7782/Y (AND3X1_RVT)                     0.02       0.22 r
  U7922/Y (AND3X1_RVT)                     0.02       0.25 r
  U7928/Y (NAND4X0_RVT)                    0.02       0.26 f
  U7963/Y (OA22X1_RVT)                     0.03       0.29 f
  U8247/Y (INVX1_RVT)                      0.01       0.30 r
  U8249/Y (AO22X1_RVT)                     0.03       0.34 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.37 f
  U8252/Y (OA22X1_RVT)                     0.02       0.39 f
  U8253/Y (AO21X1_RVT)                     0.02       0.41 f
  U8254/Y (AO22X1_RVT)                     0.02       0.43 f
  U8255/Y (AO22X1_RVT)                     0.02       0.44 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.47 r
  U8258/CO (FADDX1_RVT)                    0.03       0.50 r
  U8260/Y (AO21X1_RVT)                     0.03       0.53 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MEM/addr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[3]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[3]/Q (DFFX1_RVT)        0.05       0.06 r
  U7827/Y (OR2X1_RVT)                      0.02       0.09 r
  U7681/Y (OR2X2_RVT)                      0.02       0.11 r
  U7684/Y (NOR2X0_RVT)                     0.06       0.17 f
  U7929/Y (AOI22X1_RVT)                    0.03       0.20 r
  U7931/Y (AND4X1_RVT)                     0.03       0.22 r
  U7932/Y (AND3X1_RVT)                     0.02       0.25 r
  U7938/Y (NAND4X0_RVT)                    0.02       0.26 f
  U7963/Y (OA22X1_RVT)                     0.03       0.29 f
  U8247/Y (INVX1_RVT)                      0.01       0.30 r
  U8249/Y (AO22X1_RVT)                     0.03       0.33 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.37 f
  U8252/Y (OA22X1_RVT)                     0.02       0.39 f
  U8253/Y (AO21X1_RVT)                     0.02       0.41 f
  U8254/Y (AO22X1_RVT)                     0.02       0.42 f
  U8255/Y (AO22X1_RVT)                     0.02       0.44 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.47 r
  U8258/CO (FADDX1_RVT)                    0.03       0.50 r
  U8260/Y (AO21X1_RVT)                     0.03       0.53 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MEM/addr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[3]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[3]/QN (DFFX1_RVT)       0.05       0.06 r
  U7816/Y (OR2X1_RVT)                      0.03       0.08 r
  U7694/Y (OR2X1_RVT)                      0.03       0.11 r
  U7704/Y (OR2X1_RVT)                      0.03       0.14 r
  U7690/Y (INVX1_RVT)                      0.03       0.17 f
  U7919/Y (AOI22X1_RVT)                    0.03       0.20 r
  U7782/Y (AND3X1_RVT)                     0.02       0.22 r
  U7922/Y (AND3X1_RVT)                     0.02       0.24 r
  U7928/Y (NAND4X0_RVT)                    0.02       0.26 f
  U7963/Y (OA22X1_RVT)                     0.03       0.29 f
  U8247/Y (INVX1_RVT)                      0.01       0.30 r
  U8249/Y (AO22X1_RVT)                     0.03       0.33 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.37 f
  U8252/Y (OA22X1_RVT)                     0.02       0.39 f
  U8253/Y (AO21X1_RVT)                     0.02       0.41 f
  U8254/Y (AO22X1_RVT)                     0.02       0.42 f
  U8255/Y (AO22X1_RVT)                     0.02       0.44 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.47 r
  U8258/CO (FADDX1_RVT)                    0.03       0.50 r
  U8260/Y (AO21X1_RVT)                     0.03       0.53 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MEM/addr_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[4]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[4]/Q (DFFX1_RVT)        0.05       0.06 r
  U7827/Y (OR2X1_RVT)                      0.02       0.09 r
  U7681/Y (OR2X2_RVT)                      0.02       0.11 r
  U7684/Y (NOR2X0_RVT)                     0.06       0.17 f
  U7951/Y (AOI22X1_RVT)                    0.03       0.20 r
  U7954/Y (AND4X1_RVT)                     0.03       0.23 r
  U7956/Y (AND3X1_RVT)                     0.02       0.25 r
  U7962/Y (NAND4X0_RVT)                    0.02       0.27 f
  U7963/Y (OA22X1_RVT)                     0.03       0.29 f
  U8247/Y (INVX1_RVT)                      0.01       0.30 r
  U8249/Y (AO22X1_RVT)                     0.03       0.33 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.37 f
  U8252/Y (OA22X1_RVT)                     0.02       0.39 f
  U8253/Y (AO21X1_RVT)                     0.02       0.40 f
  U8254/Y (AO22X1_RVT)                     0.02       0.42 f
  U8255/Y (AO22X1_RVT)                     0.02       0.44 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.47 r
  U8258/CO (FADDX1_RVT)                    0.03       0.50 r
  U8260/Y (AO21X1_RVT)                     0.03       0.53 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MEM/addr_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[4]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[4]/Q (DFFX1_RVT)        0.05       0.06 r
  U7816/Y (OR2X1_RVT)                      0.02       0.08 r
  U7694/Y (OR2X1_RVT)                      0.03       0.11 r
  U7704/Y (OR2X1_RVT)                      0.03       0.14 r
  U7690/Y (INVX1_RVT)                      0.03       0.17 f
  U7718/Y (AOI22X1_RVT)                    0.03       0.20 r
  U7781/Y (AND3X1_RVT)                     0.02       0.22 r
  U7786/Y (AND3X1_RVT)                     0.02       0.25 r
  U7949/Y (NAND4X0_RVT)                    0.02       0.27 f
  U7963/Y (OA22X1_RVT)                     0.03       0.29 f
  U8247/Y (INVX1_RVT)                      0.01       0.30 r
  U8249/Y (AO22X1_RVT)                     0.03       0.33 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.36 f
  U8252/Y (OA22X1_RVT)                     0.02       0.39 f
  U8253/Y (AO21X1_RVT)                     0.02       0.40 f
  U8254/Y (AO22X1_RVT)                     0.02       0.42 f
  U8255/Y (AO22X1_RVT)                     0.02       0.44 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.47 r
  U8258/CO (FADDX1_RVT)                    0.03       0.50 r
  U8260/Y (AO21X1_RVT)                     0.03       0.53 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MEM/addr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[3]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[3]/QN (DFFX1_RVT)       0.05       0.06 r
  U7816/Y (OR2X1_RVT)                      0.03       0.08 r
  U7694/Y (OR2X1_RVT)                      0.03       0.11 r
  U7704/Y (OR2X1_RVT)                      0.03       0.14 r
  U7690/Y (INVX1_RVT)                      0.03       0.17 f
  U7718/Y (AOI22X1_RVT)                    0.03       0.20 r
  U7781/Y (AND3X1_RVT)                     0.02       0.22 r
  U7786/Y (AND3X1_RVT)                     0.02       0.24 r
  U7949/Y (NAND4X0_RVT)                    0.02       0.26 f
  U7963/Y (OA22X1_RVT)                     0.03       0.29 f
  U8247/Y (INVX1_RVT)                      0.01       0.30 r
  U8249/Y (AO22X1_RVT)                     0.03       0.33 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.36 f
  U8252/Y (OA22X1_RVT)                     0.02       0.39 f
  U8253/Y (AO21X1_RVT)                     0.02       0.40 f
  U8254/Y (AO22X1_RVT)                     0.02       0.42 f
  U8255/Y (AO22X1_RVT)                     0.02       0.44 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.47 r
  U8258/CO (FADDX1_RVT)                    0.03       0.50 r
  U8260/Y (AO21X1_RVT)                     0.03       0.53 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: MEM/addr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[3]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[3]/Q (DFFX1_RVT)        0.05       0.06 r
  U7827/Y (OR2X1_RVT)                      0.02       0.09 r
  U7681/Y (OR2X2_RVT)                      0.02       0.11 r
  U7684/Y (NOR2X0_RVT)                     0.06       0.17 f
  U7951/Y (AOI22X1_RVT)                    0.03       0.20 r
  U7954/Y (AND4X1_RVT)                     0.03       0.22 r
  U7956/Y (AND3X1_RVT)                     0.02       0.25 r
  U7962/Y (NAND4X0_RVT)                    0.02       0.26 f
  U7963/Y (OA22X1_RVT)                     0.03       0.29 f
  U8247/Y (INVX1_RVT)                      0.01       0.30 r
  U8249/Y (AO22X1_RVT)                     0.03       0.33 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.36 f
  U8252/Y (OA22X1_RVT)                     0.02       0.39 f
  U8253/Y (AO21X1_RVT)                     0.02       0.40 f
  U8254/Y (AO22X1_RVT)                     0.02       0.42 f
  U8255/Y (AO22X1_RVT)                     0.02       0.44 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.47 r
  U8258/CO (FADDX1_RVT)                    0.03       0.50 r
  U8260/Y (AO21X1_RVT)                     0.03       0.53 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.53 r
  data arrival time                                   0.53

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: MEM/addr_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[4]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[4]/Q (DFFX1_RVT)        0.05       0.06 r
  U7827/Y (OR2X1_RVT)                      0.02       0.09 r
  U7681/Y (OR2X2_RVT)                      0.02       0.11 r
  U7680/Y (NOR2X2_RVT)                     0.05       0.16 f
  U7929/Y (AOI22X1_RVT)                    0.03       0.19 r
  U7931/Y (AND4X1_RVT)                     0.03       0.22 r
  U7932/Y (AND3X1_RVT)                     0.02       0.24 r
  U7938/Y (NAND4X0_RVT)                    0.02       0.26 f
  U7963/Y (OA22X1_RVT)                     0.03       0.29 f
  U8247/Y (INVX1_RVT)                      0.01       0.30 r
  U8249/Y (AO22X1_RVT)                     0.03       0.33 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.36 f
  U8252/Y (OA22X1_RVT)                     0.02       0.38 f
  U8253/Y (AO21X1_RVT)                     0.02       0.40 f
  U8254/Y (AO22X1_RVT)                     0.02       0.42 f
  U8255/Y (AO22X1_RVT)                     0.02       0.44 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.47 r
  U8258/CO (FADDX1_RVT)                    0.03       0.50 r
  U8260/Y (AO21X1_RVT)                     0.03       0.52 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: MEM/addr_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[4]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[4]/Q (DFFX1_RVT)        0.05       0.06 r
  U7827/Y (OR2X1_RVT)                      0.02       0.09 r
  U7681/Y (OR2X2_RVT)                      0.02       0.11 r
  U7684/Y (NOR2X0_RVT)                     0.06       0.17 f
  U7716/Y (AOI22X1_RVT)                    0.03       0.20 r
  U7831/Y (AND4X1_RVT)                     0.03       0.23 r
  U7833/Y (AND3X1_RVT)                     0.02       0.25 r
  U7840/Y (NAND4X0_RVT)                    0.02       0.27 f
  U7865/Y (OA22X1_RVT)                     0.03       0.30 f
  U7672/Y (INVX0_RVT)                      0.01       0.30 r
  U8249/Y (AO22X1_RVT)                     0.02       0.33 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.36 f
  U8252/Y (OA22X1_RVT)                     0.02       0.38 f
  U8253/Y (AO21X1_RVT)                     0.02       0.40 f
  U8254/Y (AO22X1_RVT)                     0.02       0.42 f
  U8255/Y (AO22X1_RVT)                     0.02       0.44 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.46 r
  U8258/CO (FADDX1_RVT)                    0.03       0.50 r
  U8260/Y (AO21X1_RVT)                     0.03       0.52 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: MEM/addr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[3]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[3]/Q (DFFX1_RVT)        0.05       0.06 r
  U7823/Y (OR2X1_RVT)                      0.02       0.09 r
  U7697/Y (OR2X1_RVT)                      0.02       0.11 r
  U7797/Y (OR2X1_RVT)                      0.03       0.14 r
  U7679/Y (INVX2_RVT)                      0.02       0.16 f
  U7919/Y (AOI22X1_RVT)                    0.03       0.19 r
  U7782/Y (AND3X1_RVT)                     0.02       0.21 r
  U7922/Y (AND3X1_RVT)                     0.02       0.24 r
  U7928/Y (NAND4X0_RVT)                    0.02       0.25 f
  U7963/Y (OA22X1_RVT)                     0.03       0.29 f
  U8247/Y (INVX1_RVT)                      0.01       0.29 r
  U8249/Y (AO22X1_RVT)                     0.03       0.33 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.36 f
  U8252/Y (OA22X1_RVT)                     0.02       0.38 f
  U8253/Y (AO21X1_RVT)                     0.02       0.40 f
  U8254/Y (AO22X1_RVT)                     0.02       0.42 f
  U8255/Y (AO22X1_RVT)                     0.02       0.43 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.46 r
  U8258/CO (FADDX1_RVT)                    0.03       0.49 r
  U8260/Y (AO21X1_RVT)                     0.03       0.52 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: MEM/addr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[3]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[3]/Q (DFFX1_RVT)        0.05       0.06 r
  U7827/Y (OR2X1_RVT)                      0.02       0.09 r
  U7681/Y (OR2X2_RVT)                      0.02       0.11 r
  U7680/Y (NOR2X2_RVT)                     0.05       0.16 f
  U7929/Y (AOI22X1_RVT)                    0.03       0.19 r
  U7931/Y (AND4X1_RVT)                     0.03       0.21 r
  U7932/Y (AND3X1_RVT)                     0.02       0.24 r
  U7938/Y (NAND4X0_RVT)                    0.02       0.26 f
  U7963/Y (OA22X1_RVT)                     0.03       0.29 f
  U8247/Y (INVX1_RVT)                      0.01       0.29 r
  U8249/Y (AO22X1_RVT)                     0.03       0.33 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.36 f
  U8252/Y (OA22X1_RVT)                     0.02       0.38 f
  U8253/Y (AO21X1_RVT)                     0.02       0.40 f
  U8254/Y (AO22X1_RVT)                     0.02       0.42 f
  U8255/Y (AO22X1_RVT)                     0.02       0.43 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.46 r
  U8258/CO (FADDX1_RVT)                    0.03       0.49 r
  U8260/Y (AO21X1_RVT)                     0.03       0.52 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: MEM/addr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[3]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[3]/Q (DFFX1_RVT)        0.05       0.06 r
  U7823/Y (OR2X1_RVT)                      0.02       0.09 r
  U7712/Y (OR2X1_RVT)                      0.03       0.12 r
  U7738/Y (NOR2X0_RVT)                     0.06       0.18 f
  U8196/Y (AND2X1_RVT)                     0.03       0.20 f
  U8197/Y (NOR2X0_RVT)                     0.02       0.23 r
  U8198/Y (NAND2X0_RVT)                    0.01       0.24 f
  U8200/Y (NOR2X0_RVT)                     0.03       0.26 r
  U8208/Y (NAND3X0_RVT)                    0.02       0.28 f
  U7769/Y (OAI22X1_RVT)                    0.04       0.32 r
  U8251/Y (AOI22X1_RVT)                    0.04       0.36 f
  U8252/Y (OA22X1_RVT)                     0.02       0.38 f
  U8253/Y (AO21X1_RVT)                     0.02       0.40 f
  U8254/Y (AO22X1_RVT)                     0.02       0.41 f
  U8255/Y (AO22X1_RVT)                     0.02       0.43 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.46 r
  U8258/CO (FADDX1_RVT)                    0.03       0.49 r
  U8260/Y (AO21X1_RVT)                     0.03       0.52 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: MEM/addr_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[4]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[4]/Q (DFFX1_RVT)        0.05       0.06 r
  U7827/Y (OR2X1_RVT)                      0.02       0.09 r
  U7681/Y (OR2X2_RVT)                      0.02       0.11 r
  U7685/Y (OR2X1_RVT)                      0.05       0.16 r
  U7930/Y (OR2X1_RVT)                      0.02       0.19 r
  U7931/Y (AND4X1_RVT)                     0.03       0.21 r
  U7932/Y (AND3X1_RVT)                     0.02       0.24 r
  U7938/Y (NAND4X0_RVT)                    0.02       0.26 f
  U7963/Y (OA22X1_RVT)                     0.03       0.28 f
  U8247/Y (INVX1_RVT)                      0.01       0.29 r
  U8249/Y (AO22X1_RVT)                     0.03       0.32 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.36 f
  U8252/Y (OA22X1_RVT)                     0.02       0.38 f
  U8253/Y (AO21X1_RVT)                     0.02       0.40 f
  U8254/Y (AO22X1_RVT)                     0.02       0.41 f
  U8255/Y (AO22X1_RVT)                     0.02       0.43 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.46 r
  U8258/CO (FADDX1_RVT)                    0.03       0.49 r
  U8260/Y (AO21X1_RVT)                     0.03       0.52 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: MEM/addr_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[4]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[4]/Q (DFFX1_RVT)        0.05       0.06 r
  U7827/Y (OR2X1_RVT)                      0.02       0.09 r
  U7681/Y (OR2X2_RVT)                      0.02       0.11 r
  U7680/Y (NOR2X2_RVT)                     0.05       0.16 f
  U7951/Y (AOI22X1_RVT)                    0.03       0.19 r
  U7954/Y (AND4X1_RVT)                     0.03       0.22 r
  U7956/Y (AND3X1_RVT)                     0.02       0.24 r
  U7962/Y (NAND4X0_RVT)                    0.02       0.26 f
  U7963/Y (OA22X1_RVT)                     0.03       0.28 f
  U8247/Y (INVX1_RVT)                      0.01       0.29 r
  U8249/Y (AO22X1_RVT)                     0.03       0.32 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.36 f
  U8252/Y (OA22X1_RVT)                     0.02       0.38 f
  U8253/Y (AO21X1_RVT)                     0.02       0.40 f
  U8254/Y (AO22X1_RVT)                     0.02       0.41 f
  U8255/Y (AO22X1_RVT)                     0.02       0.43 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.46 r
  U8258/CO (FADDX1_RVT)                    0.03       0.49 r
  U8260/Y (AO21X1_RVT)                     0.03       0.52 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: MEM/addr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[3]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[3]/Q (DFFX1_RVT)        0.05       0.06 r
  U7823/Y (OR2X1_RVT)                      0.02       0.09 r
  U7697/Y (OR2X1_RVT)                      0.02       0.11 r
  U7686/Y (OR2X1_RVT)                      0.05       0.16 r
  U7799/Y (OR2X1_RVT)                      0.02       0.19 r
  U7931/Y (AND4X1_RVT)                     0.03       0.21 r
  U7932/Y (AND3X1_RVT)                     0.02       0.24 r
  U7938/Y (NAND4X0_RVT)                    0.02       0.26 f
  U7963/Y (OA22X1_RVT)                     0.03       0.28 f
  U8247/Y (INVX1_RVT)                      0.01       0.29 r
  U8249/Y (AO22X1_RVT)                     0.03       0.32 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.36 f
  U8252/Y (OA22X1_RVT)                     0.02       0.38 f
  U8253/Y (AO21X1_RVT)                     0.02       0.40 f
  U8254/Y (AO22X1_RVT)                     0.02       0.41 f
  U8255/Y (AO22X1_RVT)                     0.02       0.43 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.46 r
  U8258/CO (FADDX1_RVT)                    0.03       0.49 r
  U8260/Y (AO21X1_RVT)                     0.03       0.52 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: MEM/addr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[3]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[3]/Q (DFFX1_RVT)        0.05       0.06 r
  U7827/Y (OR2X1_RVT)                      0.02       0.09 r
  U7681/Y (OR2X2_RVT)                      0.02       0.11 r
  U7684/Y (NOR2X0_RVT)                     0.06       0.17 f
  U7716/Y (AOI22X1_RVT)                    0.03       0.20 r
  U7831/Y (AND4X1_RVT)                     0.03       0.22 r
  U7833/Y (AND3X1_RVT)                     0.02       0.25 r
  U7840/Y (NAND4X0_RVT)                    0.02       0.26 f
  U7865/Y (OA22X1_RVT)                     0.03       0.29 f
  U7672/Y (INVX0_RVT)                      0.01       0.30 r
  U8249/Y (AO22X1_RVT)                     0.02       0.32 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.36 f
  U8252/Y (OA22X1_RVT)                     0.02       0.38 f
  U8253/Y (AO21X1_RVT)                     0.02       0.40 f
  U8254/Y (AO22X1_RVT)                     0.02       0.41 f
  U8255/Y (AO22X1_RVT)                     0.02       0.43 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.46 r
  U8258/CO (FADDX1_RVT)                    0.03       0.49 r
  U8260/Y (AO21X1_RVT)                     0.03       0.52 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: MEM/addr_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[4]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[4]/Q (DFFX1_RVT)        0.05       0.06 r
  U7827/Y (OR2X1_RVT)                      0.02       0.09 r
  U7681/Y (OR2X2_RVT)                      0.02       0.11 r
  U7684/Y (NOR2X0_RVT)                     0.06       0.17 f
  U7929/Y (AOI22X1_RVT)                    0.03       0.20 r
  U7931/Y (AND4X1_RVT)                     0.03       0.23 r
  U7932/Y (AND3X1_RVT)                     0.02       0.25 r
  U7938/Y (NAND4X0_RVT)                    0.02       0.27 f
  U7963/Y (OA22X1_RVT)                     0.03       0.30 f
  U8247/Y (INVX1_RVT)                      0.01       0.31 r
  U8250/Y (OR2X1_RVT)                      0.02       0.33 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.36 f
  U8252/Y (OA22X1_RVT)                     0.02       0.38 f
  U8253/Y (AO21X1_RVT)                     0.02       0.40 f
  U8254/Y (AO22X1_RVT)                     0.02       0.41 f
  U8255/Y (AO22X1_RVT)                     0.02       0.43 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.46 r
  U8258/CO (FADDX1_RVT)                    0.03       0.49 r
  U8260/Y (AO21X1_RVT)                     0.03       0.52 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: MEM/addr_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[4]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[4]/Q (DFFX1_RVT)        0.05       0.06 r
  U7827/Y (OR2X1_RVT)                      0.02       0.09 r
  U7681/Y (OR2X2_RVT)                      0.02       0.11 r
  U7684/Y (NOR2X0_RVT)                     0.06       0.17 f
  U7798/Y (AOI22X1_RVT)                    0.03       0.20 r
  U7856/Y (AND4X1_RVT)                     0.03       0.23 r
  U7857/Y (AND3X1_RVT)                     0.02       0.25 r
  U7864/Y (NAND4X0_RVT)                    0.02       0.27 f
  U7865/Y (OA22X1_RVT)                     0.02       0.29 f
  U7672/Y (INVX0_RVT)                      0.01       0.30 r
  U8249/Y (AO22X1_RVT)                     0.02       0.32 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.36 f
  U8252/Y (OA22X1_RVT)                     0.02       0.38 f
  U8253/Y (AO21X1_RVT)                     0.02       0.40 f
  U8254/Y (AO22X1_RVT)                     0.02       0.41 f
  U8255/Y (AO22X1_RVT)                     0.02       0.43 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.46 r
  U8258/CO (FADDX1_RVT)                    0.03       0.49 r
  U8260/Y (AO21X1_RVT)                     0.03       0.52 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: MEM/addr_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[4]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[4]/Q (DFFX1_RVT)        0.06       0.07 f
  U7827/Y (OR2X1_RVT)                      0.02       0.09 f
  U7681/Y (OR2X2_RVT)                      0.02       0.11 f
  U7680/Y (NOR2X2_RVT)                     0.04       0.15 r
  U7929/Y (AOI22X1_RVT)                    0.04       0.19 f
  U7931/Y (AND4X1_RVT)                     0.03       0.22 f
  U7932/Y (AND3X1_RVT)                     0.03       0.24 f
  U7938/Y (NAND4X0_RVT)                    0.01       0.26 r
  U7963/Y (OA22X1_RVT)                     0.03       0.28 r
  U8247/Y (INVX1_RVT)                      0.01       0.29 f
  U8249/Y (AO22X1_RVT)                     0.02       0.32 f
  U8251/Y (AOI22X1_RVT)                    0.03       0.34 r
  U8252/Y (OA22X1_RVT)                     0.03       0.37 r
  U8253/Y (AO21X1_RVT)                     0.02       0.38 r
  U8254/Y (AO22X1_RVT)                     0.02       0.41 r
  U8255/Y (AO22X1_RVT)                     0.02       0.43 r
  U8257/Y (AOI22X1_RVT)                    0.04       0.47 f
  U8258/CO (FADDX1_RVT)                    0.02       0.49 f
  U8260/Y (AO21X1_RVT)                     0.02       0.52 f
  fail_reg/D (DFFX1_RVT)                   0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: MEM/addr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[3]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[3]/Q (DFFX1_RVT)        0.05       0.06 r
  U7823/Y (OR2X1_RVT)                      0.02       0.09 r
  U7697/Y (OR2X1_RVT)                      0.02       0.11 r
  U7797/Y (OR2X1_RVT)                      0.03       0.14 r
  U7679/Y (INVX2_RVT)                      0.02       0.16 f
  U7718/Y (AOI22X1_RVT)                    0.03       0.19 r
  U7781/Y (AND3X1_RVT)                     0.02       0.21 r
  U7786/Y (AND3X1_RVT)                     0.02       0.24 r
  U7949/Y (NAND4X0_RVT)                    0.02       0.26 f
  U7963/Y (OA22X1_RVT)                     0.03       0.28 f
  U8247/Y (INVX1_RVT)                      0.01       0.29 r
  U8249/Y (AO22X1_RVT)                     0.03       0.32 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.35 f
  U8252/Y (OA22X1_RVT)                     0.02       0.38 f
  U8253/Y (AO21X1_RVT)                     0.02       0.39 f
  U8254/Y (AO22X1_RVT)                     0.02       0.41 f
  U8255/Y (AO22X1_RVT)                     0.02       0.43 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.46 r
  U8258/CO (FADDX1_RVT)                    0.03       0.49 r
  U8260/Y (AO21X1_RVT)                     0.03       0.52 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: MEM/addr_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[4]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[4]/Q (DFFX1_RVT)        0.05       0.06 r
  U7816/Y (OR2X1_RVT)                      0.02       0.08 r
  U7694/Y (OR2X1_RVT)                      0.03       0.11 r
  U7704/Y (OR2X1_RVT)                      0.03       0.14 r
  U7690/Y (INVX1_RVT)                      0.03       0.17 f
  U7715/Y (AOI22X1_RVT)                    0.03       0.20 r
  U7844/Y (AND3X1_RVT)                     0.02       0.22 r
  U7845/Y (AND3X1_RVT)                     0.02       0.25 r
  U7852/Y (NAND4X0_RVT)                    0.02       0.27 f
  U7865/Y (OA22X1_RVT)                     0.03       0.29 f
  U7672/Y (INVX0_RVT)                      0.01       0.30 r
  U8249/Y (AO22X1_RVT)                     0.02       0.32 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.35 f
  U8252/Y (OA22X1_RVT)                     0.02       0.38 f
  U8253/Y (AO21X1_RVT)                     0.02       0.39 f
  U8254/Y (AO22X1_RVT)                     0.02       0.41 f
  U8255/Y (AO22X1_RVT)                     0.02       0.43 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.46 r
  U8258/CO (FADDX1_RVT)                    0.03       0.49 r
  U8260/Y (AO21X1_RVT)                     0.03       0.52 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: MEM/addr_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[4]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[4]/Q (DFFX1_RVT)        0.06       0.07 f
  U7827/Y (OR2X1_RVT)                      0.02       0.09 f
  U7681/Y (OR2X2_RVT)                      0.02       0.11 f
  U7684/Y (NOR2X0_RVT)                     0.04       0.15 r
  U7929/Y (AOI22X1_RVT)                    0.03       0.19 f
  U7931/Y (AND4X1_RVT)                     0.03       0.21 f
  U7932/Y (AND3X1_RVT)                     0.03       0.24 f
  U7938/Y (NAND4X0_RVT)                    0.01       0.25 r
  U7963/Y (OA22X1_RVT)                     0.03       0.28 r
  U8247/Y (INVX1_RVT)                      0.01       0.29 f
  U8249/Y (AO22X1_RVT)                     0.02       0.31 f
  U8251/Y (AOI22X1_RVT)                    0.03       0.34 r
  U8252/Y (OA22X1_RVT)                     0.03       0.36 r
  U8253/Y (AO21X1_RVT)                     0.02       0.38 r
  U8254/Y (AO22X1_RVT)                     0.02       0.41 r
  U8255/Y (AO22X1_RVT)                     0.02       0.43 r
  U8257/Y (AOI22X1_RVT)                    0.04       0.47 f
  U8258/CO (FADDX1_RVT)                    0.02       0.49 f
  U8260/Y (AO21X1_RVT)                     0.02       0.52 f
  fail_reg/D (DFFX1_RVT)                   0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: MEM/addr_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[4]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[4]/Q (DFFX1_RVT)        0.05       0.06 r
  U7816/Y (OR2X1_RVT)                      0.02       0.08 r
  U7694/Y (OR2X1_RVT)                      0.03       0.11 r
  U7704/Y (OR2X1_RVT)                      0.03       0.14 r
  U7690/Y (INVX1_RVT)                      0.03       0.17 f
  U7919/Y (AOI22X1_RVT)                    0.03       0.20 r
  U7782/Y (AND3X1_RVT)                     0.02       0.22 r
  U7922/Y (AND3X1_RVT)                     0.02       0.25 r
  U7928/Y (NAND4X0_RVT)                    0.02       0.26 f
  U7963/Y (OA22X1_RVT)                     0.03       0.29 f
  U8247/Y (INVX1_RVT)                      0.01       0.30 r
  U8250/Y (OR2X1_RVT)                      0.02       0.32 r
  U8251/Y (AOI22X1_RVT)                    0.03       0.35 f
  U8252/Y (OA22X1_RVT)                     0.02       0.38 f
  U8253/Y (AO21X1_RVT)                     0.02       0.39 f
  U8254/Y (AO22X1_RVT)                     0.02       0.41 f
  U8255/Y (AO22X1_RVT)                     0.02       0.43 f
  U8257/Y (AOI22X1_RVT)                    0.03       0.46 r
  U8258/CO (FADDX1_RVT)                    0.03       0.49 r
  U8260/Y (AO21X1_RVT)                     0.03       0.52 r
  fail_reg/D (DFFX1_RVT)                   0.00       0.52 r
  data arrival time                                   0.52

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: MEM/addr_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fail_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BIST               8000                  saed32rvt_ff1p16v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.01       0.01
  MEM/addr_reg_reg[3]/CLK (DFFX1_RVT)      0.00       0.01 r
  MEM/addr_reg_reg[3]/Q (DFFX1_RVT)        0.06       0.07 f
  U7823/Y (OR2X1_RVT)                      0.02       0.09 f
  U7697/Y (OR2X1_RVT)                      0.02       0.11 f
  U7797/Y (OR2X1_RVT)                      0.02       0.13 f
  U7679/Y (INVX2_RVT)                      0.02       0.15 r
  U7919/Y (AOI22X1_RVT)                    0.04       0.19 f
  U7782/Y (AND3X1_RVT)                     0.02       0.21 f
  U7922/Y (AND3X1_RVT)                     0.02       0.24 f
  U7928/Y (NAND4X0_RVT)                    0.01       0.25 r
  U7963/Y (OA22X1_RVT)                     0.03       0.28 r
  U8247/Y (INVX1_RVT)                      0.01       0.29 f
  U8249/Y (AO22X1_RVT)                     0.02       0.31 f
  U8251/Y (AOI22X1_RVT)                    0.03       0.34 r
  U8252/Y (OA22X1_RVT)                     0.03       0.36 r
  U8253/Y (AO21X1_RVT)                     0.02       0.38 r
  U8254/Y (AO22X1_RVT)                     0.02       0.41 r
  U8255/Y (AO22X1_RVT)                     0.02       0.43 r
  U8257/Y (AOI22X1_RVT)                    0.04       0.47 f
  U8258/CO (FADDX1_RVT)                    0.02       0.49 f
  U8260/Y (AO21X1_RVT)                     0.02       0.52 f
  fail_reg/D (DFFX1_RVT)                   0.00       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.55       0.55
  clock network delay (ideal)              0.01       0.56
  clock uncertainty                       -0.01       0.55
  fail_reg/CLK (DFFX1_RVT)                 0.00       0.55 r
  library setup time                      -0.02       0.53
  data required time                                  0.53
  -----------------------------------------------------------
  data required time                                  0.53
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
