
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011222                       # Number of seconds simulated
sim_ticks                                 11222309838                       # Number of ticks simulated
final_tick                               536049903375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 177013                       # Simulator instruction rate (inst/s)
host_op_rate                                   227346                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 250958                       # Simulator tick rate (ticks/s)
host_mem_usage                               67379804                       # Number of bytes of host memory used
host_seconds                                 44717.88                       # Real time elapsed on the host
sim_insts                                  7915639271                       # Number of instructions simulated
sim_ops                                   10166432302                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       316544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       108160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       343808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       173696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       107904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       214272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       213504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        87040                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1601536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3968                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       498560                       # Number of bytes written to this memory
system.physmem.bytes_written::total            498560                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2473                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          845                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2686                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1357                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          843                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           31                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1674                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         1668                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          680                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 12512                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3895                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3895                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       387799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     28206671                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       456234                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9637945                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       410611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     30636117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       422017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15477741                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       422017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9615133                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       353581                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     19093395                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       376393                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     19024960                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       433422                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      7755979                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               142710015                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       387799                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       456234                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       410611                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       422017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       422017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       353581                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       376393                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       433422                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3262074                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44425792                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44425792                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44425792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       387799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     28206671                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       456234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9637945                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       410611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     30636117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       422017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15477741                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       422017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9615133                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       353581                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     19093395                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       376393                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     19024960                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       433422                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      7755979                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              187135806                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2078917                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1700047                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205541                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       853340                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          817663                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213162                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9119                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     20175344                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11802471                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2078917                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1030825                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2470674                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         598521                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        585908                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1242880                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       206812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23620492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.959688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        21149818     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          133385      0.56%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210708      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          335412      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          139587      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155668      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          167783      0.71%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          109740      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1218391      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23620492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.077249                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.438558                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19988857                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       774309                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2462602                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6444                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        388277                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340785                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14407935                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1592                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        388277                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        20019402                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         203975                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       482526                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2438814                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        87493                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14398738                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1586                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24883                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        33044                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         3440                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     19988254                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66978199                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66978199                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17023992                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2964247                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3643                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1995                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           267593                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1372549                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       737261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        22342                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       169289                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14378890                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3650                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13593246                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17512                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1845533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4143422                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          332                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23620492                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.575485                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.268106                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17889078     75.74%     75.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2301214      9.74%     85.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1254942      5.31%     90.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       859824      3.64%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       802853      3.40%     97.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       229662      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       179611      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        61176      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        42132      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23620492                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3217     12.76%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          9667     38.33%     51.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        12336     48.91%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11387433     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       214900      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1646      0.01%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1256656      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       732611      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13593246                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.505100                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              25220                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001855                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50849715                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16228226                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13372809                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13618466                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        40415                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       248991                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        23045                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          879                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        388277                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         139195                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12603                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14382560                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          923                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1372549                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       737261                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1993                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9397                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119167                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117481                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236648                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13398762                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1181462                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       194483                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1913676                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1884631                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            732214                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.497873                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13373046                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13372809                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7818193                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20429419                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.496908                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382693                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12257191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2125419                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3318                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       209594                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     23232215                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.527595                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.380335                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18254954     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2410767     10.38%     88.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       939102      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       505513      2.18%     95.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       378067      1.63%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       211117      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       130728      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       116276      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       285691      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     23232215                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12257191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1837774                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123558                       # Number of loads committed
system.switch_cpus0.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1759628                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11044453                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       248995                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       285691                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37329069                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29153538                       # The number of ROB writes
system.switch_cpus0.timesIdled                 327849                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3291523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12257191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.691202                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.691202                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.371581                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.371581                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60418523                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18538699                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13438998                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3314                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2186960                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1789659                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       216542                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       920215                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          859947                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          225427                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9785                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     21092736                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              12222089                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2186960                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1085374                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2551427                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         589524                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        559037                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1291972                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       216502                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     24573389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.952270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        22021962     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          118975      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          189326      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          255078      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          263019      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          222416      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124875      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          185442      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1192296      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     24573389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081263                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.454150                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20877551                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       776290                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2546681                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2938                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        369926                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       359505                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14999124                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1539                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        369926                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20935307                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         151030                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       493306                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2492522                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       131295                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14992687                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         18327                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        56937                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     20922373                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     69739974                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     69739974                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     18133925                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2788448                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3717                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1930                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           395059                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1406127                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       759646                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8832                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       219336                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14973137                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3734                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14222656                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2154                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1651683                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3946382                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          133                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     24573389                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578783                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268422                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18523122     75.38%     75.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2514511     10.23%     85.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1266416      5.15%     90.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       931505      3.79%     94.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       736271      3.00%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       299240      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       190098      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        98882      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        13344      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     24573389                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2626     11.01%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8693     36.44%     47.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        12535     52.55%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11963249     84.11%     84.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211511      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1782      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1289141      9.06%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       756973      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14222656                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.528487                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              23854                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001677                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     53044709                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16628621                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14005815                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14246510                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        28783                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       227972                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10115                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        369926                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         120704                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12681                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14976893                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         4275                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1406127                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       759646                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1935                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10731                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125769                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121626                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       247395                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14023458                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1212616                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       199198                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1969521                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1992885                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            756905                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.521085                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14005940                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14005815                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8039750                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21668892                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.520430                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371027                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10571036                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13007822                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1969087                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3601                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       219025                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     24203463                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.537436                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.381362                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18839781     77.84%     77.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2671558     11.04%     88.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       997750      4.12%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       475064      1.96%     94.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       417879      1.73%     96.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       231217      0.96%     97.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       191371      0.79%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        90999      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       287844      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     24203463                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10571036                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13007822                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1927686                       # Number of memory references committed
system.switch_cpus1.commit.loads              1178155                       # Number of loads committed
system.switch_cpus1.commit.membars               1796                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1875742                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11719999                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       267946                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       287844                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            38892450                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           30323764                       # The number of ROB writes
system.switch_cpus1.timesIdled                 321900                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2338626                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10571036                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13007822                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10571036                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.545826                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.545826                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392800                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392800                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63116551                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19511980                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13901898                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3598                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus2.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2016347                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1819054                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       107440                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       757902                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          717838                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          110660                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4689                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     21344178                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              12677441                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2016347                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       828498                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2506433                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         339523                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1284688                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1226877                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       107804                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     25364735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.586504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.906566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        22858302     90.12%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           89463      0.35%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          183240      0.72%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           76395      0.30%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          415625      1.64%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          371184      1.46%     94.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           70626      0.28%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          149996      0.59%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1149904      4.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     25364735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074924                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.471070                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        21201966                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1428552                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2497090                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         7931                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        229193                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       177236                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          243                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14866911                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1476                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        229193                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        21225591                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1242213                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       110950                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2483115                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        73670                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14857884                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         32827                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        26368                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          486                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     17449695                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     69972224                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     69972224                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15434204                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2015387                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1733                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          882                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           183946                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      3503766                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1770024                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        16240                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        86855                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14825411                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1738                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14234945                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         8130                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1172887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      2832157                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     25364735                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.561210                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.356722                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     20290590     80.00%     80.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1525451      6.01%     86.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1252872      4.94%     90.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       540153      2.13%     93.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       681346      2.69%     95.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       654629      2.58%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       371677      1.47%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        29436      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        18581      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     25364735                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          36112     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        278156     86.29%     97.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         8085      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8931387     62.74%     62.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       124327      0.87%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          850      0.01%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      3412853     23.98%     87.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      1765528     12.40%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14234945                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.528944                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             322353                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022645                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     54165108                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16000434                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14112595                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14557298                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        25749                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       140634                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          400                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        11767                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1258                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        229193                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1196732                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        20801                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14827172                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          178                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      3503766                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1770024                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          882                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         13788                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          400                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        61274                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        64258                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       125532                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14135075                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      3401284                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        99870                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             5166625                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1851740                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           1765341                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.525233                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14113067                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14112595                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7624665                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         15037204                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524398                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507053                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11456643                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13462935                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1365780                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1715                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       109562                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     25135542                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.535613                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.357963                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     20248079     80.56%     80.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1787180      7.11%     87.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       837586      3.33%     91.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       826926      3.29%     94.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       226058      0.90%     95.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       955453      3.80%     98.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        71640      0.29%     99.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        52492      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       130128      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     25135542                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11456643                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13462935                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               5121381                       # Number of memory references committed
system.switch_cpus2.commit.loads              3363124                       # Number of loads committed
system.switch_cpus2.commit.membars                856                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1777530                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11971858                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       130279                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       130128                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            39834090                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           29886726                       # The number of ROB writes
system.switch_cpus2.timesIdled                 465878                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1547280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11456643                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13462935                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11456643                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.349031                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.349031                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.425707                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.425707                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        69874761                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16391080                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17691950                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1712                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2122610                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1740736                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209868                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       876412                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          827670                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          216935                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9286                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20259404                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              12062872                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2122610                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1044605                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2651924                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         596440                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1112787                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1249762                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       208397                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     24407289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.604439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.950626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21755365     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          285812      1.17%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          331725      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          182458      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          211967      0.87%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          115868      0.47%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           79278      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          205323      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1239493      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     24407289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078872                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.448234                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20097724                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1278022                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2630653                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        19901                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        380987                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       344246                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2181                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14725406                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        11297                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        380987                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20128845                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         394525                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       795733                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2620526                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        86671                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14715630                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         22379                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        40338                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     20449155                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     68519065                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     68519065                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17429432                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3019716                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3808                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2107                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           235356                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1407786                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       764408                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        20027                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       168257                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14690041                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13870593                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        19374                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1856138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4308726                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          392                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     24407289                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.568297                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.259141                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18561333     76.05%     76.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2353098      9.64%     85.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1262452      5.17%     90.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       874424      3.58%     94.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       763568      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       391861      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        93651      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        61380      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        45522      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     24407289                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3497     11.59%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13135     43.52%     55.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13549     44.89%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11610266     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       216800      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1697      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1282990      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       758840      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13870593                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515405                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              30181                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002176                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     52198030                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     16550154                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13638385                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13900774                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        34375                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       252714                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        16984                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          848                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           97                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        380987                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         345359                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        14319                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14693878                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         4744                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1407786                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       764408                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2105                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10038                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          162                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       120741                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118499                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       239240                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13664461                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1204072                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       206132                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1962676                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1911908                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            758604                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507746                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13638698                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13638385                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8107294                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         21242653                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506777                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381652                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10235701                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12558062                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2136020                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3422                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       210892                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     24026302                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.522680                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.340601                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     18894910     78.64%     78.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2380768      9.91%     88.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       996962      4.15%     92.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       597640      2.49%     95.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       415927      1.73%     96.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       267912      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       139344      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       111594      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       221245      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     24026302                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10235701                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12558062                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1902493                       # Number of memory references committed
system.switch_cpus3.commit.loads              1155069                       # Number of loads committed
system.switch_cpus3.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1797279                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11321652                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       255539                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       221245                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            38499074                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           29769172                       # The number of ROB writes
system.switch_cpus3.timesIdled                 312003                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2504726                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10235701                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12558062                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10235701                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.629230                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.629230                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380339                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380339                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61637268                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18929507                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13740470                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3418                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2189531                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1791803                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       216624                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       922099                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          860177                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          225992                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9825                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     21103321                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12234708                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2189531                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1086169                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2553947                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         590209                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        548132                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1292832                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       216561                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     24576191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.953205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        22022244     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          119523      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          189216      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          255154      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          263262      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          222635      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          124540      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          185432      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1194185      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     24576191                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081359                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.454619                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20888236                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       765354                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2549108                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2962                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        370528                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       359865                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      15014476                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1539                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        370528                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20946052                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         152100                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       481219                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2494898                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       131391                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      15007617                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         18403                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        56959                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     20943438                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     69809202                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     69809202                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     18149912                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2793525                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3739                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1954                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           395111                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1407620                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       760363                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8853                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       255161                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14987990                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3754                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         14236318                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2130                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1654790                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3950132                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          153                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     24576191                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579273                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.267029                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18492904     75.25%     75.25% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2549283     10.37%     85.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1278244      5.20%     90.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       922530      3.75%     94.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       731054      2.97%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       299785      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       190260      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        98792      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        13339      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     24576191                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2632     11.02%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8716     36.49%     47.51% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        12536     52.49%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11974495     84.11%     84.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       211763      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1784      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1290474      9.06%     94.68% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       757802      5.32%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      14236318                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.528995                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              23884                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001678                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     53074841                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16646598                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     14019148                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      14260202                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        29149                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       228457                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10179                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        370528                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         121583                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        12647                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14991772                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         4109                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1407620                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       760363                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1955                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         10697                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       125376                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       121964                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       247340                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     14036738                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1214114                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       199580                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1971848                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1994967                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            757734                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521579                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              14019282                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             14019148                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8049095                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         21691828                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520925                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371066                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10580292                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     13019209                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1972577                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3601                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       219109                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     24205663                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.537858                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.377916                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18814098     77.73%     77.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2696370     11.14%     88.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       996173      4.12%     92.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       476215      1.97%     94.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       432243      1.79%     96.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       232009      0.96%     97.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       182072      0.75%     98.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        91465      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       285018      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     24205663                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10580292                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      13019209                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1929346                       # Number of memory references committed
system.switch_cpus4.commit.loads              1179162                       # Number of loads committed
system.switch_cpus4.commit.membars               1796                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1877390                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11730231                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       268171                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       285018                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            38912353                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           30354121                       # The number of ROB writes
system.switch_cpus4.timesIdled                 322119                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2335824                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10580292                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             13019209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10580292                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.543599                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.543599                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.393144                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.393144                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        63177422                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       19530458                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13916635                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3598                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus5.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1967018                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1760255                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       158812                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      1328019                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         1296754                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          115140                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         4648                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20861141                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11181317                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1967018                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1411894                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2492310                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         523588                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        500872                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1264080                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       155628                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     24218253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.515912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.752865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21725943     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          383441      1.58%     91.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          188817      0.78%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          379973      1.57%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          117715      0.49%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          353268      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           54506      0.23%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           87472      0.36%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          927118      3.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     24218253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073091                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.415477                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20688469                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       678691                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2487203                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1993                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        361893                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       181398                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         2012                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12471876                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         4758                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        361893                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20708857                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         439392                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       175847                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2466642                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        65618                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12452630                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          9574                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        48873                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     16282313                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     56383359                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     56383359                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     13140466                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3141745                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1635                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          833                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           157501                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      2280905                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       356409                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         3104                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        79556                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          12387256                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1640                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         11579366                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         7901                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      2283406                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4695056                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     24218253                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.478126                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.090135                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     19145373     79.05%     79.05% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1575199      6.50%     85.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1721999      7.11%     92.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       987516      4.08%     96.75% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       506610      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       127433      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       147722      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3524      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         2877      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     24218253                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          19114     57.22%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          7873     23.57%     80.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         6417     19.21%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      9058199     78.23%     78.23% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        88598      0.77%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.99% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          803      0.01%     79.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      2078912     17.95%     96.95% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       352854      3.05%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      11579366                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.430268                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              33404                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002885                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     47418289                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14672345                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     11280734                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      11612770                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         8895                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       474080                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         9315                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        361893                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         369403                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         8122                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     12388911                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      2280905                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       356409                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          831                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          4190                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          218                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       106923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        61236                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       168159                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     11433870                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      2049706                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       145495                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             2402488                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1740549                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            352782                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.424861                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              11283913                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             11280734                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6832112                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         14754995                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.419171                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.463037                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8985182                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     10088551                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2300666                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1620                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       157639                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23856360                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.422887                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.292437                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     20113092     84.31%     84.31% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1460868      6.12%     90.43% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       946858      3.97%     94.40% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       298058      1.25%     95.65% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       499510      2.09%     97.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        95281      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        60717      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        54762      0.23%     98.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       327214      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23856360                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8985182                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      10088551                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               2153863                       # Number of memory references committed
system.switch_cpus5.commit.loads              1806795                       # Number of loads committed
system.switch_cpus5.commit.membars                808                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1550168                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          8808663                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       123590                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       327214                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            35918324                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           25140775                       # The number of ROB writes
system.switch_cpus5.timesIdled                 472274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2693762                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8985182                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             10088551                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8985182                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.995155                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.995155                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.333873                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.333873                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        53194202                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       14667757                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13294850                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1618                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus6.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1963542                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1757611                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       158318                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      1327771                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         1295935                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          114680                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4661                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     20832577                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11163051                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1963542                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1410615                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2488229                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         522099                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        509163                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           25                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines          1262135                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       155068                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     24192916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.515598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.752312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21704687     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          382896      1.58%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          188158      0.78%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          379384      1.57%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          117541      0.49%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          352999      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           54556      0.23%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           87594      0.36%     96.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          925101      3.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     24192916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.072962                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.414798                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20660443                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       686482                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2483066                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         2010                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        360911                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       180806                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred         2012                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      12450735                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         4795                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        360911                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20680815                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         444107                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       178931                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2462527                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        65621                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      12431223                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          9783                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        48717                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     16249572                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     56284146                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     56284146                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     13120513                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3129040                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1626                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          826                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           157506                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      2279665                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       355449                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         3049                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        80083                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          12365956                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1630                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         11560495                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         7778                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      2276309                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4682720                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     24192916                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.477846                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.089499                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19126678     79.06%     79.06% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1572792      6.50%     85.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1720689      7.11%     92.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       987421      4.08%     96.75% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       505135      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       126907      0.52%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       146916      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3533      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         2845      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     24192916                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          18890     56.95%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     56.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          7882     23.76%     80.71% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         6399     19.29%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      9041905     78.21%     78.21% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        88307      0.76%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          801      0.01%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      2077512     17.97%     96.96% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       351970      3.04%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      11560495                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.429566                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              33171                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002869                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     47354855                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     14643934                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     11263144                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      11593666                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         8909                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       474168                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         9212                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        360911                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         374321                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         8153                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     12367601                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1041                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      2279665                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       355449                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          824                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          4214                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents          209                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       106748                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        60694                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       167442                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     11416137                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      2048279                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       144358                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2400189                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1737767                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            351910                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.424202                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              11266125                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             11263144                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          6821845                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         14726924                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.418517                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.463223                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      8973574                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     10074221                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2293820                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1615                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       157139                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23832005                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.422718                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.292318                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     20094413     84.32%     84.32% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1458722      6.12%     90.44% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       945195      3.97%     94.40% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       297693      1.25%     95.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       498698      2.09%     97.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        95048      0.40%     98.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        60589      0.25%     98.40% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        54712      0.23%     98.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       326935      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23832005                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      8973574                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      10074221                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               2151724                       # Number of memory references committed
system.switch_cpus6.commit.loads              1805487                       # Number of loads committed
system.switch_cpus6.commit.membars                806                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1548086                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          8795763                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       123293                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       326935                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            35873072                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           25097301                       # The number of ROB writes
system.switch_cpus6.timesIdled                 471613                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                2719099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            8973574                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             10074221                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      8973574                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.999030                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.999030                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.333441                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.333441                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        53115204                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       14641937                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13274715                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1612                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                26912015                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2412177                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      2008427                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       220920                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       915876                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          880499                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          259183                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        10235                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20981281                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              13233081                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2412177                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1139682                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2757791                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         615874                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       1032971                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1304574                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       211112                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     25164982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.646357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.018427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        22407191     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          168640      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          212975      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          339296      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          142415      0.57%     92.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          182776      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          212925      0.85%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           98114      0.39%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1400650      5.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     25164982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.089632                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.491716                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20857787                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1168629                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2744526                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1386                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        392653                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       366877                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          286                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      16175309                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1645                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        392653                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20879588                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          67259                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1041657                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2724067                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        59750                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      16073752                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          8618                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        41621                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     22447528                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     74743172                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     74743172                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     18756104                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3691412                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3869                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2009                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           210705                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1507520                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       786534                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8838                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       175074                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          15693183                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3882                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         15046343                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        15818                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1921897                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3926333                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          130                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     25164982                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.597908                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.319996                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18792992     74.68%     74.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2902555     11.53%     86.21% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1189645      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       666438      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       902754      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       279023      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       273605      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       146337      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        11633      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     25164982                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         103716     78.91%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         14250     10.84%     89.75% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        13467     10.25%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12675156     84.24%     84.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       205657      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1860      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1379710      9.17%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       783960      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      15046343                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.559094                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             131433                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008735                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     55404916                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     17619062                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     14652939                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      15177776                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        11338                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       288401                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          102                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        11722                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        392653                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          51302                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         6383                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     15697071                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        12339                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1507520                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       786534                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2008                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          5556                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          102                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       130479                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       124460                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       254939                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     14783610                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1356559                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       262730                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2140395                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2090103                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            783836                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.549331                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              14653039                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             14652939                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8779544                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         23588363                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.544476                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372198                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10912005                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     13446189                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2250924                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3752                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       222585                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     24772329                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.542791                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.362880                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     19081786     77.03%     77.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2883958     11.64%     88.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1046733      4.23%     92.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       521851      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       476950      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       200686      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       198234      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        94470      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       267661      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     24772329                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10912005                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      13446189                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1993928                       # Number of memory references committed
system.switch_cpus7.commit.loads              1219116                       # Number of loads committed
system.switch_cpus7.commit.membars               1872                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1948858                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         12106081                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       277677                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       267661                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            40201703                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           31786904                       # The number of ROB writes
system.switch_cpus7.timesIdled                 320372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1747033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10912005                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             13446189                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10912005                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.466276                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.466276                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.405470                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.405470                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        66515063                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       20475551                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       14957951                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3748                       # number of misc regfile writes
system.l20.replacements                          2507                       # number of replacements
system.l20.tagsinuse                      4095.558104                       # Cycle average of tags in use
system.l20.total_refs                          327157                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6603                       # Sample count of references to valid blocks.
system.l20.avg_refs                         49.546721                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           37.483649                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    26.572344                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   927.554716                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3103.947396                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009151                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006487                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.226454                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.757800                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999892                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4859                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4860                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1587                       # number of Writeback hits
system.l20.Writeback_hits::total                 1587                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4874                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4875                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4874                       # number of overall hits
system.l20.overall_hits::total                   4875                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           34                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2473                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2507                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           34                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2473                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2507                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           34                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2473                       # number of overall misses
system.l20.overall_misses::total                 2507                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     29832742                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1290155217                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1319987959                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     29832742                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1290155217                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1319987959                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     29832742                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1290155217                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1319987959                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           35                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7332                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7367                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1587                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1587                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           35                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7347                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7382                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           35                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7347                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7382                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.337289                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.340301                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.336600                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.339610                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.336600                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.339610                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 877433.588235                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 521696.408006                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 526520.925010                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 877433.588235                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 521696.408006                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 526520.925010                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 877433.588235                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 521696.408006                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 526520.925010                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 540                       # number of writebacks
system.l20.writebacks::total                      540                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2473                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2507                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2473                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2507                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2473                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2507                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     27389189                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1112533117                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1139922306                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     27389189                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1112533117                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1139922306                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     27389189                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1112533117                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1139922306                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.337289                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.340301                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.336600                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.339610                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.336600                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.339610                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 805564.382353                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 449871.862920                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 454695.774232                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 805564.382353                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 449871.862920                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 454695.774232                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 805564.382353                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 449871.862920                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 454695.774232                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           884                       # number of replacements
system.l21.tagsinuse                      4095.378368                       # Cycle average of tags in use
system.l21.total_refs                          264686                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4978                       # Sample count of references to valid blocks.
system.l21.avg_refs                         53.171153                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           78.624084                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    31.041763                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   418.397546                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3567.314975                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019195                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007579                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.102148                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.870927                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999848                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3335                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3337                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1043                       # number of Writeback hits
system.l21.Writeback_hits::total                 1043                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           18                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3353                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3355                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3353                       # number of overall hits
system.l21.overall_hits::total                   3355                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          846                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  886                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          846                       # number of demand (read+write) misses
system.l21.demand_misses::total                   886                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          846                       # number of overall misses
system.l21.overall_misses::total                  886                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     28535833                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    384022056                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      412557889                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     28535833                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    384022056                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       412557889                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     28535833                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    384022056                       # number of overall miss cycles
system.l21.overall_miss_latency::total      412557889                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4181                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4223                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1043                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1043                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4199                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4241                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4199                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4241                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.202344                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.209803                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.201477                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.208913                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.201477                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.208913                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 713395.825000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 453926.780142                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 465640.958239                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 713395.825000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 453926.780142                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 465640.958239                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 713395.825000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 453926.780142                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 465640.958239                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 467                       # number of writebacks
system.l21.writebacks::total                      467                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          845                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             885                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          845                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              885                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          845                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             885                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     25649940                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    322506460                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    348156400                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     25649940                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    322506460                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    348156400                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     25649940                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    322506460                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    348156400                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.202105                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.209567                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.201238                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.208677                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.201238                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.208677                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 641248.500000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 381664.449704                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 393397.062147                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 641248.500000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 381664.449704                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 393397.062147                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 641248.500000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 381664.449704                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 393397.062147                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2722                       # number of replacements
system.l22.tagsinuse                      4095.866076                       # Cycle average of tags in use
system.l22.total_refs                          324209                       # Total number of references to valid blocks.
system.l22.sampled_refs                          6818                       # Sample count of references to valid blocks.
system.l22.avg_refs                         47.551921                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           13.005520                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    26.232659                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1300.229775                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          2756.398123                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.003175                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.006404                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.317439                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.672949                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999967                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         5501                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   5502                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            2344                       # number of Writeback hits
system.l22.Writeback_hits::total                 2344                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            9                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         5510                       # number of demand (read+write) hits
system.l22.demand_hits::total                    5511                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         5510                       # number of overall hits
system.l22.overall_hits::total                   5511                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2688                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2724                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2688                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2724                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2688                       # number of overall misses
system.l22.overall_misses::total                 2724                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     30142364                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1367149653                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1397292017                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     30142364                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1367149653                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1397292017                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     30142364                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1367149653                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1397292017                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         8189                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               8226                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         2344                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             2344                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            9                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         8198                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                8235                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         8198                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               8235                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.328245                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.331145                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.327885                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.330783                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.327885                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.330783                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 837287.888889                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 508612.222098                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 512955.953377                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 837287.888889                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 508612.222098                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 512955.953377                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 837287.888889                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 508612.222098                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 512955.953377                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 614                       # number of writebacks
system.l22.writebacks::total                      614                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2688                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2724                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2688                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2724                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2688                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2724                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     27557564                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1174294853                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1201852417                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     27557564                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1174294853                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1201852417                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     27557564                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1174294853                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1201852417                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.328245                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.331145                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.327885                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.330783                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.327885                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.330783                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 765487.888889                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 436865.644717                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 441208.669971                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 765487.888889                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 436865.644717                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 441208.669971                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 765487.888889                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 436865.644717                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 441208.669971                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1396                       # number of replacements
system.l23.tagsinuse                      4095.446725                       # Cycle average of tags in use
system.l23.total_refs                          346252                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5492                       # Sample count of references to valid blocks.
system.l23.avg_refs                         63.046613                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          147.469853                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    29.531724                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   648.836758                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3269.608389                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.036003                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007210                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.158407                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.798244                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999865                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4237                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4238                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2436                       # number of Writeback hits
system.l23.Writeback_hits::total                 2436                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4252                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4253                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4252                       # number of overall hits
system.l23.overall_hits::total                   4253                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1355                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1392                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1357                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1394                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1357                       # number of overall misses
system.l23.overall_misses::total                 1394                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     37656442                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    685898215                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      723554657                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       838406                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       838406                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     37656442                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    686736621                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       724393063                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     37656442                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    686736621                       # number of overall miss cycles
system.l23.overall_miss_latency::total      724393063                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5592                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5630                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2436                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2436                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           17                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5609                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5647                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5609                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5647                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.242310                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.247247                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.117647                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.241933                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.246857                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.241933                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.246857                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1017741.675676                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 506197.944649                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 519795.012213                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       419203                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       419203                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1017741.675676                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 506069.728077                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 519650.690818                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1017741.675676                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 506069.728077                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 519650.690818                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 877                       # number of writebacks
system.l23.writebacks::total                      877                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1355                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1392                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1357                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1394                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1357                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1394                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     34996867                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    588541922                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    623538789                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       694806                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       694806                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     34996867                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    589236728                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    624233595                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     34996867                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    589236728                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    624233595                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.242310                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.247247                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.241933                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.246857                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.241933                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.246857                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 945861.270270                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 434348.281919                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 447944.532328                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       347403                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       347403                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 945861.270270                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 434220.138541                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 447800.283357                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 945861.270270                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 434220.138541                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 447800.283357                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           879                       # number of replacements
system.l24.tagsinuse                      4095.379750                       # Cycle average of tags in use
system.l24.total_refs                          264685                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4973                       # Sample count of references to valid blocks.
system.l24.avg_refs                         53.224412                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.624233                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    29.572762                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   418.012859                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3569.169896                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019195                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.007220                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.102054                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.871379                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999849                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3334                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3336                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            1043                       # number of Writeback hits
system.l24.Writeback_hits::total                 1043                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           18                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3352                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3354                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3352                       # number of overall hits
system.l24.overall_hits::total                   3354                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          844                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  881                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          844                       # number of demand (read+write) misses
system.l24.demand_misses::total                   881                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          844                       # number of overall misses
system.l24.overall_misses::total                  881                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     28172150                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    375455453                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      403627603                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     28172150                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    375455453                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       403627603                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     28172150                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    375455453                       # number of overall miss cycles
system.l24.overall_miss_latency::total      403627603                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         4178                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               4217                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         1043                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             1043                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         4196                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                4235                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         4196                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               4235                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.202011                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.208916                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.201144                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.208028                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.948718                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.201144                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.208028                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 761409.459459                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 444852.432464                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 458147.108967                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 761409.459459                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 444852.432464                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 458147.108967                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 761409.459459                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 444852.432464                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 458147.108967                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 464                       # number of writebacks
system.l24.writebacks::total                      464                       # number of writebacks
system.l24.ReadReq_mshr_hits::switch_cpus4.data            1                       # number of ReadReq MSHR hits
system.l24.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l24.demand_mshr_hits::switch_cpus4.data            1                       # number of demand (read+write) MSHR hits
system.l24.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l24.overall_mshr_hits::switch_cpus4.data            1                       # number of overall MSHR hits
system.l24.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          843                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             880                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          843                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              880                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          843                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             880                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     25514139                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    314445223                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    339959362                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     25514139                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    314445223                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    339959362                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     25514139                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    314445223                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    339959362                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.201771                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.208679                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.200906                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.207792                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.948718                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.200906                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.207792                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 689571.324324                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 373007.381969                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 386317.456818                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 689571.324324                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 373007.381969                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 386317.456818                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 689571.324324                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 373007.381969                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 386317.456818                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          1705                       # number of replacements
system.l25.tagsinuse                      4095.745530                       # Cycle average of tags in use
system.l25.total_refs                          178696                       # Total number of references to valid blocks.
system.l25.sampled_refs                          5801                       # Sample count of references to valid blocks.
system.l25.avg_refs                         30.804344                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           53.745530                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    28.107971                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   875.009422                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3138.882607                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.013121                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006862                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.213625                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.766329                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999938                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         4103                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   4104                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             698                       # number of Writeback hits
system.l25.Writeback_hits::total                  698                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            9                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         4112                       # number of demand (read+write) hits
system.l25.demand_hits::total                    4113                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         4112                       # number of overall hits
system.l25.overall_hits::total                   4113                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           31                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         1674                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 1705                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           31                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         1674                       # number of demand (read+write) misses
system.l25.demand_misses::total                  1705                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           31                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         1674                       # number of overall misses
system.l25.overall_misses::total                 1705                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     28580068                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    717625031                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      746205099                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     28580068                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    717625031                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       746205099                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     28580068                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    717625031                       # number of overall miss cycles
system.l25.overall_miss_latency::total      746205099                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           32                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         5777                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               5809                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          698                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              698                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            9                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           32                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         5786                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                5818                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           32                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         5786                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               5818                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.968750                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.289770                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.293510                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.968750                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.289319                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.293056                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.968750                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.289319                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.293056                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 921937.677419                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 428688.787933                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 437656.949560                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 921937.677419                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 428688.787933                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 437656.949560                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 921937.677419                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 428688.787933                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 437656.949560                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 259                       # number of writebacks
system.l25.writebacks::total                      259                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           31                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         1674                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            1705                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           31                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         1674                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             1705                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           31                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         1674                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            1705                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     26353365                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    597410150                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    623763515                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     26353365                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    597410150                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    623763515                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     26353365                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    597410150                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    623763515                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.968750                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.289770                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.293510                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.968750                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.289319                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.293056                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.968750                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.289319                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.293056                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 850108.548387                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 356875.836320                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 365843.703812                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 850108.548387                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 356875.836320                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 365843.703812                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 850108.548387                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 356875.836320                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 365843.703812                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          1701                       # number of replacements
system.l26.tagsinuse                      4095.738661                       # Cycle average of tags in use
system.l26.total_refs                          178694                       # Total number of references to valid blocks.
system.l26.sampled_refs                          5797                       # Sample count of references to valid blocks.
system.l26.avg_refs                         30.825254                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           53.738661                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    29.547545                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   872.688391                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3139.764064                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.013120                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.007214                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.213059                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.766544                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999936                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         4099                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   4100                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             700                       # number of Writeback hits
system.l26.Writeback_hits::total                  700                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            9                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         4108                       # number of demand (read+write) hits
system.l26.demand_hits::total                    4109                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         4108                       # number of overall hits
system.l26.overall_hits::total                   4109                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           33                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         1668                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 1701                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           33                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         1668                       # number of demand (read+write) misses
system.l26.demand_misses::total                  1701                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           33                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         1668                       # number of overall misses
system.l26.overall_misses::total                 1701                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     35047524                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    731378894                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      766426418                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     35047524                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    731378894                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       766426418                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     35047524                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    731378894                       # number of overall miss cycles
system.l26.overall_miss_latency::total      766426418                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           34                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         5767                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               5801                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          700                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              700                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            9                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           34                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         5776                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                5810                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           34                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         5776                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               5810                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.289232                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.293225                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.288781                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.292771                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.970588                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.288781                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.292771                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1062046.181818                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 438476.555156                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 450574.025867                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1062046.181818                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 438476.555156                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 450574.025867                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1062046.181818                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 438476.555156                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 450574.025867                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 257                       # number of writebacks
system.l26.writebacks::total                      257                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           33                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         1668                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            1701                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           33                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         1668                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             1701                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           33                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         1668                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            1701                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     32676589                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    611519447                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    644196036                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     32676589                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    611519447                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    644196036                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     32676589                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    611519447                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    644196036                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.289232                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.293225                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.288781                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.292771                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.970588                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.288781                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.292771                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 990199.666667                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 366618.373501                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 378716.070547                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 990199.666667                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 366618.373501                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 378716.070547                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 990199.666667                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 366618.373501                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 378716.070547                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           718                       # number of replacements
system.l27.tagsinuse                      4095.419652                       # Cycle average of tags in use
system.l27.total_refs                          252365                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4812                       # Sample count of references to valid blocks.
system.l27.avg_refs                         52.444929                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          122.419652                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    31.445204                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   330.520493                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3611.034303                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.029888                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007677                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.080693                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.881600                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999858                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         3195                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   3197                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             991                       # number of Writeback hits
system.l27.Writeback_hits::total                  991                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           17                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   17                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         3212                       # number of demand (read+write) hits
system.l27.demand_hits::total                    3214                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         3212                       # number of overall hits
system.l27.overall_hits::total                   3214                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          680                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  718                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          680                       # number of demand (read+write) misses
system.l27.demand_misses::total                   718                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          680                       # number of overall misses
system.l27.overall_misses::total                  718                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     47047113                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    315060149                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      362107262                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     47047113                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    315060149                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       362107262                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     47047113                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    315060149                       # number of overall miss cycles
system.l27.overall_miss_latency::total      362107262                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           40                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         3875                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               3915                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          991                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              991                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           17                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           40                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         3892                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                3932                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           40                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         3892                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               3932                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.175484                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.183397                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.174717                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.182604                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.950000                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.174717                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.182604                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1238081.921053                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 463323.748529                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 504327.662953                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1238081.921053                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 463323.748529                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 504327.662953                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1238081.921053                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 463323.748529                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 504327.662953                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 417                       # number of writebacks
system.l27.writebacks::total                      417                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          680                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             718                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          680                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              718                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          680                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             718                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     44318713                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    266203603                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    310522316                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     44318713                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    266203603                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    310522316                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     44318713                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    266203603                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    310522316                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.175484                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.183397                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.174717                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.182604                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.950000                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.174717                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.182604                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1166281.921053                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 391475.886765                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 432482.334262                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1166281.921053                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 391475.886765                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 432482.334262                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1166281.921053                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 391475.886765                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 432482.334262                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               520.429694                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001250880                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1907144.533333                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.429694                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048766                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.834022                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1242831                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1242831                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1242831                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1242831                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1242831                       # number of overall hits
system.cpu0.icache.overall_hits::total        1242831                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     37110377                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     37110377                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     37110377                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     37110377                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     37110377                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     37110377                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1242880                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1242880                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1242880                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1242880                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1242880                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1242880                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 757354.632653                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 757354.632653                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 757354.632653                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 757354.632653                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 757354.632653                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 757354.632653                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     30229473                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     30229473                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     30229473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     30229473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     30229473                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     30229473                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 863699.228571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 863699.228571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 863699.228571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7347                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166551584                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7603                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21906.034986                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   228.251025                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    27.748975                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.891606                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.108394                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859697                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859697                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       710781                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        710781                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1947                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1947                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1657                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1657                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1570478                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1570478                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1570478                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1570478                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18972                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18972                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           87                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           87                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19059                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19059                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19059                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19059                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4445073521                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4445073521                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7243293                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7243293                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4452316814                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4452316814                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4452316814                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4452316814                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       878669                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       878669                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       710868                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1589537                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1589537                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1589537                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1589537                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021592                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021592                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011990                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011990                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011990                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011990                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 234296.517025                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 234296.517025                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83256.241379                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83256.241379                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 233607.052521                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 233607.052521                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 233607.052521                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 233607.052521                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1587                       # number of writebacks
system.cpu0.dcache.writebacks::total             1587                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11640                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11640                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           72                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11712                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11712                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11712                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11712                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7332                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7332                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7347                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7347                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7347                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1630202932                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1630202932                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       961500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       961500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1631164432                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1631164432                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1631164432                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1631164432                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008344                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008344                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004622                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004622                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004622                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004622                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 222340.825423                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 222340.825423                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 222017.753097                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 222017.753097                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 222017.753097                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 222017.753097                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               507.686052                       # Cycle average of tags in use
system.cpu1.icache.total_refs               995555017                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1925638.330754                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    32.686052                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.052381                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.813599                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1291915                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1291915                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1291915                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1291915                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1291915                       # number of overall hits
system.cpu1.icache.overall_hits::total        1291915                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     36551818                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     36551818                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     36551818                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     36551818                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     36551818                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     36551818                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1291972                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1291972                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1291972                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1291972                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1291972                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1291972                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 641259.964912                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 641259.964912                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 641259.964912                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 641259.964912                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 641259.964912                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 641259.964912                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     29034810                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     29034810                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     29034810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     29034810                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     29034810                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     29034810                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       691305                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       691305                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       691305                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       691305                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       691305                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       691305                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4199                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               151860146                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4455                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34087.574860                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.295312                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.704688                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.872247                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.127753                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       887574                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         887574                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       745978                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        745978                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1912                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1912                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1799                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1799                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1633552                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1633552                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1633552                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1633552                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13359                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13359                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          103                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13462                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13462                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13462                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13462                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2457095494                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2457095494                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8506562                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8506562                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2465602056                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2465602056                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2465602056                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2465602056                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       900933                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       900933                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       746081                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       746081                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1912                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1647014                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1647014                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1647014                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1647014                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014828                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014828                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000138                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000138                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008174                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008174                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008174                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008174                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 183928.100457                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 183928.100457                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82587.980583                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82587.980583                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 183152.730352                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 183152.730352                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 183152.730352                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 183152.730352                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1043                       # number of writebacks
system.cpu1.dcache.writebacks::total             1043                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9178                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9178                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           85                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9263                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9263                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9263                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9263                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4181                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4181                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4199                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4199                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4199                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4199                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    608429184                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    608429184                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1169470                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1169470                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    609598654                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    609598654                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    609598654                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    609598654                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004641                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004641                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002549                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002549                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002549                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002549                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145522.407080                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 145522.407080                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64970.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64970.555556                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 145177.102643                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 145177.102643                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 145177.102643                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 145177.102643                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               569.399461                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1026168153                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1769255.436207                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    27.982218                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   541.417243                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.044843                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.867656                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.912499                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1226827                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1226827                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1226827                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1226827                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1226827                       # number of overall hits
system.cpu2.icache.overall_hits::total        1226827                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     37984597                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     37984597                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     37984597                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     37984597                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     37984597                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     37984597                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1226877                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1226877                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1226877                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1226877                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1226877                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1226877                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000041                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 759691.940000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 759691.940000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 759691.940000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 759691.940000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 759691.940000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 759691.940000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     30517349                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     30517349                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     30517349                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     30517349                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     30517349                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     30517349                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 824793.216216                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 824793.216216                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 824793.216216                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 824793.216216                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 824793.216216                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 824793.216216                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  8196                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               404505965                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  8452                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              47859.200781                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.085610                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.914390                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.433928                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.566072                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      3209713                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3209713                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1756486                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1756486                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          861                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          861                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          856                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          856                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      4966199                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4966199                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      4966199                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4966199                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        29414                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        29414                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           29                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        29443                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         29443                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        29443                       # number of overall misses
system.cpu2.dcache.overall_misses::total        29443                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6905766993                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6905766993                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2168031                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2168031                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6907935024                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6907935024                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6907935024                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6907935024                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      3239127                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3239127                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1756515                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1756515                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          861                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          856                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          856                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      4995642                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4995642                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      4995642                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4995642                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009081                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009081                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000017                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005894                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005894                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005894                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005894                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 234778.234616                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 234778.234616                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 74759.689655                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 74759.689655                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 234620.623714                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 234620.623714                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 234620.623714                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 234620.623714                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2344                       # number of writebacks
system.cpu2.dcache.writebacks::total             2344                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        21225                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        21225                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           20                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        21245                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        21245                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        21245                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        21245                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         8189                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         8189                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         8198                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         8198                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         8198                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         8198                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1766953044                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1766953044                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       582076                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       582076                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1767535120                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1767535120                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1767535120                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1767535120                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002528                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001641                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001641                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001641                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001641                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 215771.528148                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 215771.528148                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64675.111111                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64675.111111                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 215605.650159                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 215605.650159                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 215605.650159                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 215605.650159                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.549711                       # Cycle average of tags in use
system.cpu3.icache.total_refs               996812159                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1916946.459615                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    30.549711                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.048958                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821394                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1249713                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1249713                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1249713                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1249713                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1249713                       # number of overall hits
system.cpu3.icache.overall_hits::total        1249713                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           49                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           49                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           49                       # number of overall misses
system.cpu3.icache.overall_misses::total           49                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     51728056                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     51728056                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     51728056                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     51728056                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     51728056                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     51728056                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1249762                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1249762                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1249762                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1249762                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1249762                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1249762                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1055674.612245                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1055674.612245                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1055674.612245                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1055674.612245                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1055674.612245                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1055674.612245                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     38060731                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     38060731                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     38060731                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     38060731                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     38060731                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     38060731                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1001598.184211                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1001598.184211                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1001598.184211                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1001598.184211                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1001598.184211                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1001598.184211                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5609                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157721328                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5865                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26891.957033                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.520091                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.479909                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884844                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115156                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       879898                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         879898                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       743153                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        743153                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1734                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1734                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1709                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1709                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1623051                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1623051                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1623051                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1623051                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19435                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19435                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          611                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          611                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        20046                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         20046                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        20046                       # number of overall misses
system.cpu3.dcache.overall_misses::total        20046                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   4512305529                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   4512305529                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    265585184                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    265585184                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4777890713                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4777890713                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4777890713                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4777890713                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       899333                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       899333                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       743764                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       743764                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1734                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1709                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1709                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1643097                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1643097                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1643097                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1643097                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021610                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021610                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000821                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000821                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012200                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012200                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012200                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012200                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 232174.197530                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 232174.197530                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 434672.968903                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 434672.968903                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 238346.339070                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 238346.339070                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 238346.339070                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 238346.339070                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1151011                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 164430.142857                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2436                       # number of writebacks
system.cpu3.dcache.writebacks::total             2436                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13843                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13843                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          594                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          594                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        14437                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14437                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        14437                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14437                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5592                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5592                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5609                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5609                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5609                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5609                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    975484818                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    975484818                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1826691                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1826691                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    977311509                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    977311509                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    977311509                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    977311509                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006218                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006218                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003414                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003414                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003414                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003414                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 174442.921674                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 174442.921674                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 107452.411765                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 107452.411765                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 174239.883937                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 174239.883937                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 174239.883937                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 174239.883937                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               506.217274                       # Cycle average of tags in use
system.cpu4.icache.total_refs               995555884                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1936879.151751                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    31.217274                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.050028                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.811246                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1292782                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1292782                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1292782                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1292782                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1292782                       # number of overall hits
system.cpu4.icache.overall_hits::total        1292782                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           50                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           50                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           50                       # number of overall misses
system.cpu4.icache.overall_misses::total           50                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     32176639                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     32176639                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     32176639                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     32176639                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     32176639                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     32176639                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1292832                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1292832                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1292832                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1292832                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1292832                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1292832                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000039                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000039                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 643532.780000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 643532.780000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 643532.780000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 643532.780000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 643532.780000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 643532.780000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     28678496                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     28678496                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     28678496                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     28678496                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     28678496                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     28678496                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 735346.051282                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 735346.051282                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 735346.051282                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 735346.051282                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 735346.051282                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 735346.051282                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  4196                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               151861618                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4452                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              34110.875562                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   223.298157                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    32.701843                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.872258                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.127742                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       888379                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         888379                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       746627                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        746627                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1930                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1930                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1799                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1799                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1635006                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1635006                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1635006                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1635006                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        13391                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        13391                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          105                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        13496                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         13496                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        13496                       # number of overall misses
system.cpu4.dcache.overall_misses::total        13496                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2436818647                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2436818647                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      8423669                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      8423669                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2445242316                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2445242316                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2445242316                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2445242316                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       901770                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       901770                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       746732                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       746732                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1799                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1799                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1648502                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1648502                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1648502                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1648502                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.014850                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.014850                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000141                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000141                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008187                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008187                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008187                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008187                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 181974.359421                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 181974.359421                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 80225.419048                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 80225.419048                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 181182.744221                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 181182.744221                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 181182.744221                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 181182.744221                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1043                       # number of writebacks
system.cpu4.dcache.writebacks::total             1043                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         9213                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         9213                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           87                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         9300                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         9300                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         9300                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         9300                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         4178                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4178                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         4196                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4196                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         4196                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4196                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    599795735                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    599795735                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1169132                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1169132                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    600964867                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    600964867                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    600964867                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    600964867                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004633                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004633                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002545                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002545                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002545                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002545                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 143560.491862                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 143560.491862                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64951.777778                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64951.777778                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 143223.276215                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 143223.276215                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 143223.276215                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 143223.276215                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               554.602383                       # Cycle average of tags in use
system.cpu5.icache.total_refs               915082581                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   559                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1636999.250447                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    29.045413                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.556970                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.046547                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.842239                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.888786                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1264034                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1264034                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1264034                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1264034                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1264034                       # number of overall hits
system.cpu5.icache.overall_hits::total        1264034                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           46                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           46                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           46                       # number of overall misses
system.cpu5.icache.overall_misses::total           46                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     40019700                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     40019700                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     40019700                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     40019700                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     40019700                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     40019700                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1264080                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1264080                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1264080                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1264080                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1264080                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1264080                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 869993.478261                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 869993.478261                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 869993.478261                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 869993.478261                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 869993.478261                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 869993.478261                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           14                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           14                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           32                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           32                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           32                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           32                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     28913864                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     28913864                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     28913864                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     28913864                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     28913864                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     28913864                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 903558.250000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 903558.250000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 903558.250000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 903558.250000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 903558.250000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 903558.250000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  5786                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               204326221                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  6042                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              33817.646640                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   184.961340                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    71.038660                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.722505                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.277495                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      1876822                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        1876822                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       345388                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        345388                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          815                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          815                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          809                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          809                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      2222210                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         2222210                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      2222210                       # number of overall hits
system.cpu5.dcache.overall_hits::total        2222210                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        20127                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        20127                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           41                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        20168                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         20168                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        20168                       # number of overall misses
system.cpu5.dcache.overall_misses::total        20168                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   4696774542                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   4696774542                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      3514812                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      3514812                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   4700289354                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4700289354                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   4700289354                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4700289354                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      1896949                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1896949                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       345429                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       345429                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          809                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          809                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      2242378                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      2242378                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      2242378                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      2242378                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010610                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010610                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000119                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000119                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008994                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008994                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008994                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008994                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 233356.910717                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 233356.910717                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85727.121951                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85727.121951                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 233056.790658                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 233056.790658                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 233056.790658                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 233056.790658                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          698                       # number of writebacks
system.cpu5.dcache.writebacks::total              698                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        14350                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        14350                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           32                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           32                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        14382                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        14382                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        14382                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        14382                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         5777                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5777                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         5786                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         5786                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         5786                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         5786                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   1000513597                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   1000513597                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       579117                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       579117                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   1001092714                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   1001092714                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1001092714                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1001092714                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003045                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003045                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002580                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002580                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002580                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002580                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 173189.128787                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 173189.128787                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64346.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64346.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 173019.826132                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 173019.826132                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 173019.826132                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 173019.826132                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               556.042123                       # Cycle average of tags in use
system.cpu6.icache.total_refs               915080634                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1631159.775401                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.484858                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.557265                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.048854                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.842239                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.891093                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1262087                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1262087                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1262087                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1262087                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1262087                       # number of overall hits
system.cpu6.icache.overall_hits::total        1262087                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           48                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           48                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           48                       # number of overall misses
system.cpu6.icache.overall_misses::total           48                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     48213702                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     48213702                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     48213702                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     48213702                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     48213702                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     48213702                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1262135                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1262135                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1262135                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1262135                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1262135                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1262135                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1004452.125000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1004452.125000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1004452.125000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1004452.125000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1004452.125000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1004452.125000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     35390479                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     35390479                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     35390479                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     35390479                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     35390479                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     35390479                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1040896.441176                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1040896.441176                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1040896.441176                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1040896.441176                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1040896.441176                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1040896.441176                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  5776                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               204324450                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  6032                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              33873.416777                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   184.822222                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    71.177778                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.721962                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.278038                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      1875886                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        1875886                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       344561                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        344561                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          810                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          810                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          806                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          806                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      2220447                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         2220447                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      2220447                       # number of overall hits
system.cpu6.dcache.overall_hits::total        2220447                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        20123                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        20123                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           42                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           42                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        20165                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         20165                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        20165                       # number of overall misses
system.cpu6.dcache.overall_misses::total        20165                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4808545275                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4808545275                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      3543071                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      3543071                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4812088346                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4812088346                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4812088346                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4812088346                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1896009                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1896009                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       344603                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       344603                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          810                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          806                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          806                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      2240612                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      2240612                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      2240612                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      2240612                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010613                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010613                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000122                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.009000                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.009000                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.009000                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.009000                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 238957.674055                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 238957.674055                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 84358.833333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 84358.833333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 238635.672998                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 238635.672998                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 238635.672998                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 238635.672998                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          700                       # number of writebacks
system.cpu6.dcache.writebacks::total              700                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        14356                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        14356                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           33                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        14389                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        14389                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        14389                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        14389                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         5767                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5767                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         5776                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         5776                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         5776                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         5776                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1013955782                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1013955782                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1014532682                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1014532682                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1014532682                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1014532682                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003042                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003042                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002578                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002578                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002578                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002578                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 175820.319404                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 175820.319404                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 175646.239958                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 175646.239958                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 175646.239958                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 175646.239958                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               488.253833                       # Cycle average of tags in use
system.cpu7.icache.total_refs               998667042                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2017509.175758                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    33.253833                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.053291                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.782458                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1304522                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1304522                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1304522                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1304522                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1304522                       # number of overall hits
system.cpu7.icache.overall_hits::total        1304522                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     70323910                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     70323910                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     70323910                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     70323910                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     70323910                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     70323910                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1304574                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1304574                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1304574                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1304574                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1304574                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1304574                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1352382.884615                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1352382.884615                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1352382.884615                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1352382.884615                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1352382.884615                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1352382.884615                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     47494205                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     47494205                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     47494205                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     47494205                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     47494205                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     47494205                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1187355.125000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1187355.125000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1187355.125000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1187355.125000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1187355.125000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1187355.125000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3892                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               148177008                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4148                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              35722.518804                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   217.673825                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    38.326175                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.850288                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.149712                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1038895                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1038895                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       770933                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        770933                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1970                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1970                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1874                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1874                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1809828                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1809828                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1809828                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1809828                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        10027                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        10027                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           91                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        10118                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         10118                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        10118                       # number of overall misses
system.cpu7.dcache.overall_misses::total        10118                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1385725992                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1385725992                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      6889290                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6889290                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1392615282                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1392615282                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1392615282                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1392615282                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1048922                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1048922                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       771024                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       771024                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1874                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1874                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1819946                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1819946                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1819946                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1819946                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009559                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009559                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000118                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005560                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005560                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005560                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005560                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 138199.460656                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 138199.460656                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 75706.483516                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 75706.483516                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 137637.406800                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 137637.406800                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 137637.406800                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 137637.406800                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          991                       # number of writebacks
system.cpu7.dcache.writebacks::total              991                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         6152                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         6152                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           74                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         6226                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         6226                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         6226                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         6226                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3875                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3875                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3892                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3892                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3892                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3892                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    529080431                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    529080431                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1214997                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1214997                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    530295428                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    530295428                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    530295428                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    530295428                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003694                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003694                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002139                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002139                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002139                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002139                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 136536.885419                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 136536.885419                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 71470.411765                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 71470.411765                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 136252.679342                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 136252.679342                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 136252.679342                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 136252.679342                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
