
*** Running vivado
    with args -log uart_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source uart_top.tcl -notrace
Command: synth_design -top uart_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17780
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1072.547 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_top' [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/imports/Desktop/uart_top.v:3]
	Parameter OPERAND_WIDTH bound to: 1024 - type: integer 
	Parameter ADDER_WIDTH bound to: 256 - type: integer 
	Parameter NBYTES bound to: 129 - type: integer 
	Parameter CLK_FREQ bound to: 125000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OPERAND_WIDTH_FPU bound to: 32 - type: integer 
	Parameter NBYTES_FPU bound to: 5 - type: integer 
	Parameter s_IDLE bound to: 4'b0000 
	Parameter s_WAIT_OPCODE bound to: 4'b0001 
	Parameter s_WAIT_RX_OP1 bound to: 4'b0010 
	Parameter s_WAIT_RX_OP2 bound to: 4'b0011 
	Parameter s_WAIT_RX_FPU_OP1 bound to: 4'b0100 
	Parameter s_WAIT_RX_FPU_OP2 bound to: 4'b0101 
	Parameter s_START_FPU bound to: 4'b0110 
	Parameter s_WAIT_FPU bound to: 4'b0111 
	Parameter s_START_ADD bound to: 4'b1000 
	Parameter s_WAIT_ADD bound to: 4'b1001 
	Parameter s_TX bound to: 4'b1010 
	Parameter s_WAIT_TX bound to: 4'b1011 
	Parameter s_TX_FPU bound to: 4'b1100 
	Parameter s_WAIT_TX_FPU bound to: 4'b1101 
	Parameter s_DONE bound to: 4'b1110 
	Parameter OP_FAST_ADD bound to: 8'b00000000 
	Parameter OP_FPU_ADD bound to: 8'b00000001 
	Parameter OP_FPU_SUB bound to: 8'b00000010 
	Parameter OP_FPU_MUL bound to: 8'b00000011 
	Parameter OP_FPU_DIV bound to: 8'b00000100 
	Parameter OP_FPU_CMP bound to: 8'b00000101 
	Parameter OP_FPU_ITOF bound to: 8'b00000110 
	Parameter OP_FPU_FOTI bound to: 8'b00000111 
	Parameter CLA bound to: 4'b0000 
	Parameter RCA bound to: 4'b0001 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/new/uart_rx.v:23]
	Parameter CLK_FREQ bound to: 125000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLKS_PER_BIT bound to: 1085 - type: integer 
	Parameter sIDLE bound to: 3'b000 
	Parameter sRX_START bound to: 3'b001 
	Parameter sRX_DATA bound to: 3'b010 
	Parameter sRX_STOP bound to: 3'b011 
	Parameter sDONE bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (1#1) [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/imports/Desktop/uart_tx.v:3]
	Parameter CLK_FREQ bound to: 125000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLKS_PER_BIT bound to: 1085 - type: integer 
	Parameter sIDLE bound to: 3'b000 
	Parameter sTX_START bound to: 3'b001 
	Parameter sTX_DATA bound to: 3'b010 
	Parameter sTX_STOP bound to: 3'b011 
	Parameter sDONE bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (2#1) [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/imports/Desktop/uart_tx.v:3]
INFO: [Synth 8-6157] synthesizing module 'mp_adder' [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/mp_adder.v:3]
	Parameter OPERAND_WIDTH bound to: 1024 - type: integer 
	Parameter ADDER_WIDTH bound to: 256 - type: integer 
	Parameter N_ITERATIONS bound to: 4 - type: integer 
	Parameter ADDER_TYPE bound to: 4'b0000 
	Parameter BLOCK_WIDTH bound to: 64 - type: integer 
	Parameter SUB_BLOCK_WIDTH bound to: 16 - type: integer 
	Parameter RCA bound to: 4'b0000 
	Parameter CBA bound to: 4'b0001 
	Parameter CLA bound to: 4'b0010 
	Parameter BCLA bound to: 4'b0011 
	Parameter CSelA bound to: 4'b0100 
	Parameter GFA bound to: 4'b0101 
	Parameter IGFA bound to: 4'b0110 
	Parameter RCACC bound to: 4'b0111 
	Parameter CCA bound to: 4'b1000 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_STORE_OPS bound to: 3'b001 
	Parameter s_ADD_FIRST bound to: 3'b010 
	Parameter s_ADD_WORDS bound to: 3'b011 
	Parameter s_DONE bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'hybrid_fast_adder' [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/hybrid_fast_adder.v:10]
	Parameter WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'blocked_carry_lookahead_adder' [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/blocked_carry_lookahead_adder.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter BLOCK_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'carry_lookahead_adder' [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/carry_lookahead_adder.v:3]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'partial_full_adder' [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/partial_full_adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'partial_full_adder' (3#1) [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/partial_full_adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'carry_lookahead_adder' (4#1) [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/carry_lookahead_adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'blocked_carry_lookahead_adder' (5#1) [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/blocked_carry_lookahead_adder.v:3]
INFO: [Synth 8-6157] synthesizing module 'blocked_carry_lookahead_adder__parameterized0' [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/blocked_carry_lookahead_adder.v:3]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter BLOCK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'carry_lookahead_adder__parameterized0' [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/carry_lookahead_adder.v:3]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'carry_lookahead_adder__parameterized0' (5#1) [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/carry_lookahead_adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'blocked_carry_lookahead_adder__parameterized0' (5#1) [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/blocked_carry_lookahead_adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'hybrid_fast_adder' (6#1) [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/hybrid_fast_adder.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mp_adder' (7#1) [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/mp_adder.v:3]
WARNING: [Synth 8-7071] port 'iSub' of module 'mp_adder' is unconnected for instance 'MP_ADDER_INST' [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/imports/Desktop/uart_top.v:107]
WARNING: [Synth 8-7023] instance 'MP_ADDER_INST' of module 'mp_adder' has 8 connections declared, but only 7 given [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/imports/Desktop/uart_top.v:107]
INFO: [Synth 8-6157] synthesizing module 'fpu_core' [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_core.v:15]
	Parameter IDLE bound to: 3'b000 
	Parameter UNPACK bound to: 3'b001 
	Parameter START_EXE bound to: 3'b010 
	Parameter WAIT_EXE bound to: 3'b011 
	Parameter NORMALIZE bound to: 3'b100 
	Parameter PACK bound to: 3'b101 
	Parameter DONE bound to: 3'b110 
	Parameter OP_FPU_ADD bound to: 8'b00000001 
	Parameter OP_FPU_SUB bound to: 8'b00000010 
	Parameter OP_FPU_MUL bound to: 8'b00000011 
INFO: [Synth 8-6157] synthesizing module 'fpu_add' [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_add.v:11]
	Parameter IDLE bound to: 2'b00 
	Parameter ALIGN bound to: 2'b01 
	Parameter ADD bound to: 2'b10 
	Parameter DONE bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'carry_lookahead_adder__parameterized1' [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/carry_lookahead_adder.v:3]
	Parameter WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'carry_lookahead_adder__parameterized1' (7#1) [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/carry_lookahead_adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'fpu_add' (8#1) [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_add.v:11]
INFO: [Synth 8-6157] synthesizing module 'fpu_mul' [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_mul.v:12]
	Parameter MANT_WIDTH bound to: 24 - type: integer 
	Parameter EXT_WIDTH bound to: 26 - type: integer 
	Parameter PROD_WIDTH bound to: 52 - type: integer 
	Parameter NUM_PARTIALS bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'carry_save_adder' [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/carry_save_adder.v:23]
	Parameter WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'carry_save_adder' (9#1) [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/carry_save_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'carry_lookahead_adder__parameterized2' [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/carry_lookahead_adder.v:3]
	Parameter WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'carry_lookahead_adder__parameterized2' (9#1) [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/Downloads/carry_lookahead_adder.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_mul.v:110]
INFO: [Synth 8-6155] done synthesizing module 'fpu_mul' (10#1) [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_mul.v:12]
WARNING: [Synth 8-689] width (48) of port connection 'oMantProd' does not match port width (52) of module 'fpu_mul' [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_core.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_core.v:101]
INFO: [Synth 8-6155] done synthesizing module 'fpu_core' (11#1) [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/new/fpu_core.v:15]
WARNING: [Synth 8-689] width (33) of port connection 'oResult' does not match port width (32) of module 'fpu_core' [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/imports/Desktop/uart_top.v:124]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (12#1) [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/imports/Desktop/uart_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1188.313 ; gain = 115.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1188.313 ; gain = 115.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1188.313 ; gain = 115.766
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.413 . Memory (MB): peak = 1188.313 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/constrs_1/imports/Desktop/PYNQ-Z2v1.0.xdc]
Finished Parsing XDC File [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/constrs_1/imports/Desktop/PYNQ-Z2v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/constrs_1/imports/Desktop/PYNQ-Z2v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1353.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1353.359 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1353.359 ; gain = 280.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1353.359 ; gain = 280.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1353.359 ; gain = 280.813
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rFSM_Current_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'rFSM_Current_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'rFSM_current_reg' in module 'mp_adder'
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'fpu_add'
INFO: [Synth 8-802] inferred FSM for state register 'stage_reg' in module 'fpu_mul'
INFO: [Synth 8-802] inferred FSM for state register 'rState_reg' in module 'fpu_core'
INFO: [Synth 8-802] inferred FSM for state register 'rFSM_reg' in module 'uart_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   sIDLE |                            00001 |                              000
               sRX_START |                            00010 |                              001
                sRX_DATA |                            00100 |                              010
                sRX_STOP |                            01000 |                              011
                   sDONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rFSM_Current_reg' using encoding 'one-hot' in module 'uart_rx'
WARNING: [Synth 8-327] inferring latch for variable 'wRxData_Next_reg' [C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/sources_1/new/uart_rx.v:116]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   sIDLE |                            00001 |                              000
               sTX_START |                            00010 |                              001
                sTX_DATA |                            00100 |                              010
                sTX_STOP |                            01000 |                              011
                   sDONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rFSM_Current_reg' using encoding 'one-hot' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                              000 |                              000
             s_STORE_OPS |                              001 |                              001
             s_ADD_FIRST |                              010 |                              010
             s_ADD_WORDS |                              011 |                              011
                  s_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rFSM_current_reg' using encoding 'sequential' in module 'mp_adder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                   ALIGN |                             0010 |                               01
                     ADD |                             0100 |                               10
                    DONE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'one-hot' in module 'fpu_add'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
                 iSTATE0 |                            00010 |                              001
                 iSTATE1 |                            00100 |                              010
                 iSTATE2 |                            01000 |                              011
                 iSTATE3 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stage_reg' using encoding 'one-hot' in module 'fpu_mul'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                  UNPACK |                              001 |                              001
               START_EXE |                              010 |                              010
                WAIT_EXE |                              011 |                              011
               NORMALIZE |                              100 |                              100
                    PACK |                              101 |                              101
                    DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rState_reg' using encoding 'sequential' in module 'fpu_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                  000000000000001 |                             0000
           s_WAIT_OPCODE |                  000000000000010 |                             0001
           s_WAIT_RX_OP1 |                  000000000000100 |                             0010
           s_WAIT_RX_OP2 |                  000000000001000 |                             0011
             s_START_ADD |                  000000000010000 |                             1000
              s_WAIT_ADD |                  000000000100000 |                             1001
                    s_TX |                  000000001000000 |                             1010
               s_WAIT_TX |                  000000010000000 |                             1011
       s_WAIT_RX_FPU_OP1 |                  000000100000000 |                             0100
       s_WAIT_RX_FPU_OP2 |                  000001000000000 |                             0101
             s_START_FPU |                  000010000000000 |                             0110
              s_WAIT_FPU |                  000100000000000 |                             0111
                s_TX_FPU |                  001000000000000 |                             1100
           s_WAIT_TX_FPU |                  010000000000000 |                             1101
                  s_DONE |                  100000000000000 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rFSM_reg' using encoding 'one-hot' in module 'uart_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1353.359 ; gain = 280.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 3     
+---XORs : 
	   3 Input     52 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 557   
	   2 Input      1 Bit         XORs := 13    
+---XORs : 
	                2 Bit    Wide XORs := 24    
+---Registers : 
	             1032 Bit    Registers := 2     
	             1024 Bit    Registers := 5     
	               52 Bit    Registers := 17    
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               25 Bit    Registers := 3     
	               24 Bit    Registers := 5     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 13    
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---Muxes : 
	  15 Input 1032 Bit        Muxes := 2     
	   2 Input 1024 Bit        Muxes := 3     
	  15 Input 1024 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 3     
	   3 Input   52 Bit        Muxes := 14    
	   2 Input   52 Bit        Muxes := 12    
	  15 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   29 Bit        Muxes := 12    
	   2 Input   25 Bit        Muxes := 4     
	   7 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 6     
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 12    
	   5 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 6     
	  15 Input    9 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 5     
	  15 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 10    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	  15 Input    1 Bit        Muxes := 15    
	   4 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:08 . Memory (MB): peak = 1353.559 ; gain = 281.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1353.559 ; gain = 281.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 1353.559 ; gain = 281.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1413.605 ; gain = 341.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1420.457 ; gain = 347.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1420.457 ; gain = 347.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 1420.457 ; gain = 347.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1420.457 ; gain = 347.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1420.457 ; gain = 347.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1420.457 ; gain = 347.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    30|
|3     |LUT1   |    47|
|4     |LUT2   |  3334|
|5     |LUT3   |   371|
|6     |LUT4   |  2178|
|7     |LUT5   |  2848|
|8     |LUT6   |  1409|
|9     |MUXF7  |    47|
|10    |FDCE   |    80|
|11    |FDPE   |     1|
|12    |FDRE   |  8135|
|13    |FDSE   |     4|
|14    |LD     |     8|
|15    |IBUF   |     3|
|16    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1420.457 ; gain = 347.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 1420.457 ; gain = 182.863
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1420.457 ; gain = 347.910
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1433.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1433.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 1433.203 ; gain = 360.656
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/cdd_git/CDD_lab/final_project_cdd/final_project_cdd.runs/synth_1/uart_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_top_utilization_synth.rpt -pb uart_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 21 02:23:39 2025...
