Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gerstein/Xlinix/Vivado/2014.3.1/vc709_DTC/vc709_DTC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gerstein/Xlinix/Vivado/2014.3.1/vc709_DTC/vc709_DTC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gerstein/Xlinix/Vivado/2014.3.1/vc709_DTC/vc709_DTC.srcs/sources_1/imports/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gerstein/Xlinix/Vivado/2014.3.1/vc709_DTC/vc709_DTC.srcs/sources_1/new/BetterFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BetterFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gerstein/Xlinix/Vivado/2014.3.1/vc709_DTC/vc709_DTC.srcs/sources_1/new/merge_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gerstein/Xlinix/Vivado/2014.3.1/vc709_DTC/vc709_DTC.srcs/sources_1/new/merge_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merge_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gerstein/Xlinix/Vivado/2014.3.1/vc709_DTC/vc709_DTC.srcs/sources_1/new/link_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module link_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gerstein/Xlinix/Vivado/2014.3.1/vc709_DTC/vc709_DTC.srcs/sim_1/new/tb_merge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_merge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gerstein/Xlinix/Vivado/2014.3.1/vc709_DTC/vc709_DTC.srcs/sim_1/new/tb_mergesm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mergesm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gerstein/Xlinix/Vivado/2014.3.1/vc709_DTC/vc709_DTC.srcs/sim_1/new/tb_topmergetest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_topmergetest
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gerstein/Xlinix/Vivado/2014.3.1/vc709_DTC/vc709_DTC.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
