{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728482577084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728482577085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  9 16:02:57 2024 " "Processing started: Wed Oct  9 16:02:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728482577085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482577085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482577085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728482580246 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728482580246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/lab1_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_system/synthesis/lab1_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_system-rtl " "Found design unit 1: lab1_system-rtl" {  } { { "lab1_system/synthesis/lab1_system.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584624 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_system " "Found entity 1: lab1_system" {  } { { "lab1_system/synthesis/lab1_system.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/lab1_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_system/synthesis/lab1_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_system_rst_controller-rtl " "Found design unit 1: lab1_system_rst_controller-rtl" {  } { { "lab1_system/synthesis/lab1_system_rst_controller.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584624 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_rst_controller " "Found entity 1: lab1_system_rst_controller" {  } { { "lab1_system/synthesis/lab1_system_rst_controller.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/lab1_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_system/synthesis/lab1_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_system_rst_controller_001-rtl " "Found design unit 1: lab1_system_rst_controller_001-rtl" {  } { { "lab1_system/synthesis/lab1_system_rst_controller_001.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584625 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_rst_controller_001 " "Found entity 1: lab1_system_rst_controller_001" {  } { { "lab1_system/synthesis/lab1_system_rst_controller_001.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab1_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab1_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_irq_mapper_001 " "Found entity 1: lab1_system_irq_mapper_001" {  } { { "lab1_system/synthesis/submodules/lab1_system_irq_mapper_001.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_irq_mapper " "Found entity 1: lab1_system_irq_mapper" {  } { { "lab1_system/synthesis/submodules/lab1_system_irq_mapper.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1 " "Found entity 1: lab1_system_mm_interconnect_1" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab1_system_mm_interconnect_0_avalon_st_adapter" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab1_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_rsp_mux " "Found entity 1: lab1_system_mm_interconnect_1_rsp_mux" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab1_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584630 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab1_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_rsp_demux_002 " "Found entity 1: lab1_system_mm_interconnect_1_rsp_demux_002" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_demux_002.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_rsp_demux " "Found entity 1: lab1_system_mm_interconnect_1_rsp_demux" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_cmd_mux_002 " "Found entity 1: lab1_system_mm_interconnect_1_cmd_mux_002" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_mux_002.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_cmd_mux " "Found entity 1: lab1_system_mm_interconnect_1_cmd_mux" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_cmd_demux " "Found entity 1: lab1_system_mm_interconnect_1_cmd_demux" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584634 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584634 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584634 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584634 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482584636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "lab1_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "lab1_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482584638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "lab1_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "lab1_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "lab1_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "lab1_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab1_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "lab1_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "lab1_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584641 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "lab1_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab1_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab1_system_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482584642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab1_system_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482584642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_router_004_default_decode " "Found entity 1: lab1_system_mm_interconnect_1_router_004_default_decode" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584643 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_system_mm_interconnect_1_router_004 " "Found entity 2: lab1_system_mm_interconnect_1_router_004" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab1_system_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482584643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab1_system_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482584643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_router_003_default_decode " "Found entity 1: lab1_system_mm_interconnect_1_router_003_default_decode" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584643 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_system_mm_interconnect_1_router_003 " "Found entity 2: lab1_system_mm_interconnect_1_router_003" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab1_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482584643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab1_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482584643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: lab1_system_mm_interconnect_1_router_002_default_decode" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584644 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_system_mm_interconnect_1_router_002 " "Found entity 2: lab1_system_mm_interconnect_1_router_002" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab1_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482584644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab1_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482584644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: lab1_system_mm_interconnect_1_router_001_default_decode" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584644 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_system_mm_interconnect_1_router_001 " "Found entity 2: lab1_system_mm_interconnect_1_router_001" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab1_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482584644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab1_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482584645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_1_router_default_decode " "Found entity 1: lab1_system_mm_interconnect_1_router_default_decode" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584645 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_system_mm_interconnect_1_router " "Found entity 2: lab1_system_mm_interconnect_1_router" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab1_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "lab1_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab1_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_0 " "Found entity 1: lab1_system_mm_interconnect_0" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "lab1_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_0_rsp_mux " "Found entity 1: lab1_system_mm_interconnect_0_rsp_mux" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_0_rsp_demux " "Found entity 1: lab1_system_mm_interconnect_0_rsp_demux" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_0_cmd_mux " "Found entity 1: lab1_system_mm_interconnect_0_cmd_mux" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_0_cmd_demux " "Found entity 1: lab1_system_mm_interconnect_0_cmd_demux" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab1_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482584654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab1_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482584654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab1_system_mm_interconnect_0_router_002_default_decode" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584655 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_system_mm_interconnect_0_router_002 " "Found entity 2: lab1_system_mm_interconnect_0_router_002" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab1_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482584655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab1_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab1_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728482584655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_mm_interconnect_0_router_default_decode " "Found entity 1: lab1_system_mm_interconnect_0_router_default_decode" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584655 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_system_mm_interconnect_0_router " "Found entity 2: lab1_system_mm_interconnect_0_router" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/axi4_lite_count28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_system/synthesis/submodules/axi4_lite_count28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 axi4_lite_count28-arch_imp " "Found design unit 1: axi4_lite_count28-arch_imp" {  } { { "lab1_system/synthesis/submodules/axi4_lite_count28.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/axi4_lite_count28.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584656 ""} { "Info" "ISGN_ENTITY_NAME" "1 axi4_lite_count28 " "Found entity 1: axi4_lite_count28" {  } { { "lab1_system/synthesis/submodules/axi4_lite_count28.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/axi4_lite_count28.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/count_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_system/synthesis/submodules/count_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_28-bevahiour " "Found design unit 1: count_28-bevahiour" {  } { { "lab1_system/synthesis/submodules/count_28.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/count_28.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584656 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_28 " "Found entity 1: count_28" {  } { { "lab1_system/synthesis/submodules/count_28.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/count_28.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_System_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_System_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_System_PLL " "Found entity 1: lab1_system_System_PLL" {  } { { "lab1_system/synthesis/submodules/lab1_system_System_PLL.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "lab1_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_System_PLL_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_System_PLL_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_System_PLL_sys_pll " "Found entity 1: lab1_system_System_PLL_sys_pll" {  } { { "lab1_system/synthesis/submodules/lab1_system_System_PLL_sys_pll.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_Pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_Pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_Pushbuttons " "Found entity 1: lab1_system_Pushbuttons" {  } { { "lab1_system/synthesis/submodules/lab1_system_Pushbuttons.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_Pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v 5 5 " "Found 5 design units, including 5 entities, in source file lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_JTAG_UART_sim_scfifo_w " "Found entity 1: lab1_system_JTAG_UART_sim_scfifo_w" {  } { { "lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584658 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab1_system_JTAG_UART_scfifo_w " "Found entity 2: lab1_system_JTAG_UART_scfifo_w" {  } { { "lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584658 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab1_system_JTAG_UART_sim_scfifo_r " "Found entity 3: lab1_system_JTAG_UART_sim_scfifo_r" {  } { { "lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584658 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab1_system_JTAG_UART_scfifo_r " "Found entity 4: lab1_system_JTAG_UART_scfifo_r" {  } { { "lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584658 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab1_system_JTAG_UART " "Found entity 5: lab1_system_JTAG_UART" {  } { { "lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_ARM_A9_HPS " "Found entity 1: lab1_system_ARM_A9_HPS" {  } { { "lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_ARM_A9_HPS_hps_io " "Found entity 1: lab1_system_ARM_A9_HPS_hps_io" {  } { { "lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_hps_io.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "lab1_system/synthesis/submodules/hps_sdram.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "lab1_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "lab1_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "lab1_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "lab1_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "lab1_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "lab1_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_ARM_A9_HPS_hps_io_border " "Found entity 1: lab1_system_ARM_A9_HPS_hps_io_border" {  } { { "lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_hps_io_border.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_system_ARM_A9_HPS_fpga_interfaces " "Found entity 1: lab1_system_ARM_A9_HPS_fpga_interfaces" {  } { { "lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1-structural " "Found design unit 1: lab1-structural" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584695 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482584695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584695 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482584697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728482584760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system lab1_system:u0 " "Elaborating entity \"lab1_system\" for hierarchy \"lab1_system:u0\"" {  } { { "lab1.vhd" "u0" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482584765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_ARM_A9_HPS lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"lab1_system_ARM_A9_HPS\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\"" {  } { { "lab1_system/synthesis/lab1_system.vhd" "arm_a9_hps" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system.vhd" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482584791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_ARM_A9_HPS_fpga_interfaces lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"lab1_system_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS.v" "fpga_interfaces" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482584804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_ARM_A9_HPS_hps_io lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"lab1_system_ARM_A9_HPS_hps_io\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS.v" "hps_io" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482584820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_ARM_A9_HPS_hps_io_border lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"lab1_system_ARM_A9_HPS_hps_io_border\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_hps_io.v" "border" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_hps_io.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482584823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_ARM_A9_HPS_hps_io_border.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482584828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482584847 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "lab1_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728482584848 "|lab1|lab1_system:u0|lab1_system_ARM_A9_HPS:arm_a9_hps|lab1_system_ARM_A9_HPS_hps_io:hps_io|lab1_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "lab1_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1728482584848 "|lab1|lab1_system:u0|lab1_system_ARM_A9_HPS:arm_a9_hps|lab1_system_ARM_A9_HPS_hps_io:hps_io|lab1_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482584851 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482584852 "|lab1|lab1_system:u0|lab1_system_ARM_A9_HPS:arm_a9_hps|lab1_system_ARM_A9_HPS_hps_io:hps_io|lab1_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482584872 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1728482584873 "|lab1|lab1_system:u0|lab1_system_ARM_A9_HPS:arm_a9_hps|lab1_system_ARM_A9_HPS_hps_io:hps_io|lab1_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728482584874 "|lab1|lab1_system:u0|lab1_system_ARM_A9_HPS:arm_a9_hps|lab1_system_ARM_A9_HPS_hps_io:hps_io|lab1_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1728482584877 "|lab1|lab1_system:u0|lab1_system_ARM_A9_HPS:arm_a9_hps|lab1_system_ARM_A9_HPS_hps_io:hps_io|lab1_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1728482584877 "|lab1|lab1_system:u0|lab1_system_ARM_A9_HPS:arm_a9_hps|lab1_system_ARM_A9_HPS_hps_io:hps_io|lab1_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482584911 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728482584911 "|lab1|lab1_system:u0|lab1_system_ARM_A9_HPS:arm_a9_hps|lab1_system_ARM_A9_HPS_hps_io:hps_io|lab1_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728482584911 "|lab1|lab1_system:u0|lab1_system_ARM_A9_HPS:arm_a9_hps|lab1_system_ARM_A9_HPS_hps_io:hps_io|lab1_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482584914 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1728482584919 "|lab1|lab1_system:u0|lab1_system_ARM_A9_HPS:arm_a9_hps|lab1_system_ARM_A9_HPS_hps_io:hps_io|lab1_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1728482584919 "|lab1|lab1_system:u0|lab1_system_ARM_A9_HPS:arm_a9_hps|lab1_system_ARM_A9_HPS_hps_io:hps_io|lab1_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1728482584919 "|lab1|lab1_system:u0|lab1_system_ARM_A9_HPS:arm_a9_hps|lab1_system_ARM_A9_HPS_hps_io:hps_io|lab1_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1728482584919 "|lab1|lab1_system:u0|lab1_system_ARM_A9_HPS:arm_a9_hps|lab1_system_ARM_A9_HPS_hps_io:hps_io|lab1_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482584927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482584966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482584982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482584987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482584994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585013 ""}  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728482585013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482585033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482585033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/tools/intel/FPGA/21.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585155 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "lab1_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1728482585156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "lab1_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728482585176 "|lab1|lab1_system:u0|lab1_system_ARM_A9_HPS:arm_a9_hps|lab1_system_ARM_A9_HPS_hps_io:hps_io|lab1_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "lab1_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728482585176 "|lab1|lab1_system:u0|lab1_system_ARM_A9_HPS:arm_a9_hps|lab1_system_ARM_A9_HPS_hps_io:hps_io|lab1_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "lab1_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728482585176 "|lab1|lab1_system:u0|lab1_system_ARM_A9_HPS:arm_a9_hps|lab1_system_ARM_A9_HPS_hps_io:hps_io|lab1_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "lab1_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728482585176 "|lab1|lab1_system:u0|lab1_system_ARM_A9_HPS:arm_a9_hps|lab1_system_ARM_A9_HPS_hps_io:hps_io|lab1_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "lab1_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728482585176 "|lab1|lab1_system:u0|lab1_system_ARM_A9_HPS:arm_a9_hps|lab1_system_ARM_A9_HPS_hps_io:hps_io|lab1_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "lab1_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728482585176 "|lab1|lab1_system:u0|lab1_system_ARM_A9_HPS:arm_a9_hps|lab1_system_ARM_A9_HPS_hps_io:hps_io|lab1_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"lab1_system:u0\|lab1_system_ARM_A9_HPS:arm_a9_hps\|lab1_system_ARM_A9_HPS_hps_io:hps_io\|lab1_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "lab1_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_JTAG_UART lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart " "Elaborating entity \"lab1_system_JTAG_UART\" for hierarchy \"lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\"" {  } { { "lab1_system/synthesis/lab1_system.vhd" "jtag_uart" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system.vhd" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_JTAG_UART_scfifo_w lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w " "Elaborating entity \"lab1_system_JTAG_UART_scfifo_w\" for hierarchy \"lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" "the_lab1_system_JTAG_UART_scfifo_w" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" "wfifo" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585461 ""}  } { { "lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728482585461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482585481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482585481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/tools/intel/FPGA/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482585484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482585484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482585486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482585486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482585507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482585507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482585529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482585529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482585552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482585552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_w:the_lab1_system_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_JTAG_UART_scfifo_r lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_r:the_lab1_system_JTAG_UART_scfifo_r " "Elaborating entity \"lab1_system_JTAG_UART_scfifo_r\" for hierarchy \"lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|lab1_system_JTAG_UART_scfifo_r:the_lab1_system_JTAG_UART_scfifo_r\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" "the_lab1_system_JTAG_UART_scfifo_r" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:lab1_system_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:lab1_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" "lab1_system_JTAG_UART_alt_jtag_atlantic" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:lab1_system_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:lab1_system_JTAG_UART_alt_jtag_atlantic\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:lab1_system_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:lab1_system_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482585744 ""}  } { { "lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_JTAG_UART.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728482585744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:lab1_system_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:lab1_system_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/tools/intel/FPGA/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:lab1_system_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab1_system:u0\|lab1_system_JTAG_UART:jtag_uart\|alt_jtag_atlantic:lab1_system_JTAG_UART_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/tools/intel/FPGA/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482585970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_Pushbuttons lab1_system:u0\|lab1_system_Pushbuttons:pushbuttons " "Elaborating entity \"lab1_system_Pushbuttons\" for hierarchy \"lab1_system:u0\|lab1_system_Pushbuttons:pushbuttons\"" {  } { { "lab1_system/synthesis/lab1_system.vhd" "pushbuttons" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system.vhd" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_System_PLL lab1_system:u0\|lab1_system_System_PLL:system_pll " "Elaborating entity \"lab1_system_System_PLL\" for hierarchy \"lab1_system:u0\|lab1_system_System_PLL:system_pll\"" {  } { { "lab1_system/synthesis/lab1_system.vhd" "system_pll" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system.vhd" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_System_PLL_sys_pll lab1_system:u0\|lab1_system_System_PLL:system_pll\|lab1_system_System_PLL_sys_pll:sys_pll " "Elaborating entity \"lab1_system_System_PLL_sys_pll\" for hierarchy \"lab1_system:u0\|lab1_system_System_PLL:system_pll\|lab1_system_System_PLL_sys_pll:sys_pll\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_System_PLL.v" "sys_pll" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_System_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll lab1_system:u0\|lab1_system_System_PLL:system_pll\|lab1_system_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"lab1_system:u0\|lab1_system_System_PLL:system_pll\|lab1_system_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_System_PLL_sys_pll.v" "altera_pll_i" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586025 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1728482586034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab1_system:u0\|lab1_system_System_PLL:system_pll\|lab1_system_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"lab1_system:u0\|lab1_system_System_PLL:system_pll\|lab1_system_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_System_PLL_sys_pll.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab1_system:u0\|lab1_system_System_PLL:system_pll\|lab1_system_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"lab1_system:u0\|lab1_system_System_PLL:system_pll\|lab1_system_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1728482586038 ""}  } { { "lab1_system/synthesis/submodules/lab1_system_System_PLL_sys_pll.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1728482586038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal lab1_system:u0\|lab1_system_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"lab1_system:u0\|lab1_system_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_System_PLL.v" "reset_from_locked" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_System_PLL.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi4_lite_count28 lab1_system:u0\|axi4_lite_count28:axi4_lite_count28_0 " "Elaborating entity \"axi4_lite_count28\" for hierarchy \"lab1_system:u0\|axi4_lite_count28:axi4_lite_count28_0\"" {  } { { "lab1_system/synthesis/lab1_system.vhd" "axi4_lite_count28_0" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system.vhd" 858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_28 lab1_system:u0\|axi4_lite_count28:axi4_lite_count28_0\|count_28:count28_instance " "Elaborating entity \"count_28\" for hierarchy \"lab1_system:u0\|axi4_lite_count28:axi4_lite_count28_0\|count_28:count28_instance\"" {  } { { "lab1_system/synthesis/submodules/axi4_lite_count28.vhd" "count28_instance" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/axi4_lite_count28.vhd" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_0 lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab1_system_mm_interconnect_0\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab1_system/synthesis/lab1_system.vhd" "mm_interconnect_0" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system.vhd" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_agent" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_0_router lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_router:router " "Elaborating entity \"lab1_system_mm_interconnect_0_router\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_router:router\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" "router" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_0_router_default_decode lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_router:router\|lab1_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab1_system_mm_interconnect_0_router_default_decode\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_router:router\|lab1_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_0_router_002 lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab1_system_mm_interconnect_0_router_002\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_router_002:router_002\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" "router_002" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_0_router_002_default_decode lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_router_002:router_002\|lab1_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab1_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_router_002:router_002\|lab1_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_burst_adapter" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_0_cmd_demux lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab1_system_mm_interconnect_0_cmd_demux\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_0_cmd_mux lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab1_system_mm_interconnect_0_cmd_mux\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_0_rsp_demux lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab1_system_mm_interconnect_0_rsp_demux\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_0_rsp_mux lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab1_system_mm_interconnect_0_rsp_mux\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_rsp_width_adapter\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_rsp_width_adapter" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586274 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "lab1_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728482586280 "|lab1|lab1_system:u0|lab1_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "lab1_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728482586281 "|lab1|lab1_system:u0|lab1_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "lab1_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728482586281 "|lab1|lab1_system:u0|lab1_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_cmd_width_adapter\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_cmd_width_adapter" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586303 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1728482586312 "|lab1|lab1_system:u0|lab1_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1728482586312 "|lab1|lab1_system:u0|lab1_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_uart_avalon_jtag_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_0_avalon_st_adapter lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab1_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab1_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab1_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_0:mm_interconnect_0\|lab1_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab1_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_1 lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"lab1_system_mm_interconnect_1\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "lab1_system/synthesis/lab1_system.vhd" "mm_interconnect_1" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system.vhd" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pushbuttons_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pushbuttons_s1_translator\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" "pushbuttons_s1_translator" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi4_lite_count28_0_axi4_lite_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi4_lite_count28_0_axi4_lite_agent\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" "axi4_lite_count28_0_axi4_lite_agent" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586422 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 4 altera_merlin_axi_slave_ni.sv(302) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(302): truncated value with size 21 to match size of target (4)" {  } { { "lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728482586424 "|lab1|lab1_system:u0|lab1_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi4_lite_count28_0_axi4_lite_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 1 altera_merlin_axi_slave_ni.sv(314) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 13 to match size of target (1)" {  } { { "lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728482586424 "|lab1|lab1_system:u0|lab1_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi4_lite_count28_0_axi4_lite_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 1 altera_merlin_axi_slave_ni.sv(327) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 13 to match size of target (1)" {  } { { "lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728482586424 "|lab1|lab1_system:u0|lab1_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi4_lite_count28_0_axi4_lite_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 4 altera_merlin_axi_slave_ni.sv(564) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(564): truncated value with size 21 to match size of target (4)" {  } { { "lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728482586425 "|lab1|lab1_system:u0|lab1_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi4_lite_count28_0_axi4_lite_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 1 altera_merlin_axi_slave_ni.sv(580) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 13 to match size of target (1)" {  } { { "lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728482586425 "|lab1|lab1_system:u0|lab1_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi4_lite_count28_0_axi4_lite_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 4 altera_merlin_axi_slave_ni.sv(714) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(714): truncated value with size 21 to match size of target (4)" {  } { { "lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728482586426 "|lab1|lab1_system:u0|lab1_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi4_lite_count28_0_axi4_lite_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi4_lite_count28_0_axi4_lite_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi4_lite_count28_0_axi4_lite_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi4_lite_count28_0_axi4_lite_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi4_lite_count28_0_axi4_lite_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi4_lite_count28_0_axi4_lite_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi4_lite_count28_0_axi4_lite_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pushbuttons_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pushbuttons_s1_agent\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" "pushbuttons_s1_agent" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pushbuttons_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pushbuttons_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pushbuttons_s1_agent_rsp_fifo\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" "pushbuttons_s1_agent_rsp_fifo" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_1_router lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_router:router " "Elaborating entity \"lab1_system_mm_interconnect_1_router\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_router:router\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" "router" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_1_router_default_decode lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_router:router\|lab1_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"lab1_system_mm_interconnect_1_router_default_decode\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_router:router\|lab1_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_1_router_001 lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"lab1_system_mm_interconnect_1_router_001\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_router_001:router_001\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" "router_001" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_1_router_001_default_decode lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_router_001:router_001\|lab1_system_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"lab1_system_mm_interconnect_1_router_001_default_decode\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_router_001:router_001\|lab1_system_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_001.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_1_router_002 lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"lab1_system_mm_interconnect_1_router_002\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_router_002:router_002\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" "router_002" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_1_router_002_default_decode lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_router_002:router_002\|lab1_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"lab1_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_router_002:router_002\|lab1_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_1_router_003 lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"lab1_system_mm_interconnect_1_router_003\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_router_003:router_003\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" "router_003" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_1_router_003_default_decode lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_router_003:router_003\|lab1_system_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"lab1_system_mm_interconnect_1_router_003_default_decode\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_router_003:router_003\|lab1_system_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_1_router_004 lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_router_004:router_004 " "Elaborating entity \"lab1_system_mm_interconnect_1_router_004\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_router_004:router_004\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" "router_004" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_1_router_004_default_decode lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_router_004:router_004\|lab1_system_mm_interconnect_1_router_004_default_decode:the_default_decode " "Elaborating entity \"lab1_system_mm_interconnect_1_router_004_default_decode\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_router_004:router_004\|lab1_system_mm_interconnect_1_router_004_default_decode:the_default_decode\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv" "the_default_decode" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_router_004.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi4_lite_count28_0_axi4_lite_wr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi4_lite_count28_0_axi4_lite_wr_burst_adapter\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" "axi4_lite_count28_0_axi4_lite_wr_burst_adapter" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi4_lite_count28_0_axi4_lite_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi4_lite_count28_0_axi4_lite_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi4_lite_count28_0_axi4_lite_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi4_lite_count28_0_axi4_lite_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi4_lite_count28_0_axi4_lite_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi4_lite_count28_0_axi4_lite_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi4_lite_count28_0_axi4_lite_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi4_lite_count28_0_axi4_lite_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi4_lite_count28_0_axi4_lite_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi4_lite_count28_0_axi4_lite_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi4_lite_count28_0_axi4_lite_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi4_lite_count28_0_axi4_lite_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_1_cmd_demux lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"lab1_system_mm_interconnect_1_cmd_demux\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" "cmd_demux" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" 1092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_1_cmd_mux lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"lab1_system_mm_interconnect_1_cmd_mux\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" "cmd_mux" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" 1132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_1_cmd_mux_002 lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"lab1_system_mm_interconnect_1_cmd_mux_002\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" "cmd_mux_002" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_1_rsp_demux lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"lab1_system_mm_interconnect_1_rsp_demux\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" "rsp_demux" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_1_rsp_demux_002 lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"lab1_system_mm_interconnect_1_rsp_demux_002\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" "rsp_demux_002" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_mm_interconnect_1_rsp_mux lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"lab1_system_mm_interconnect_1_rsp_mux\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" "rsp_mux" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab1_system:u0\|lab1_system_mm_interconnect_1:mm_interconnect_1\|lab1_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_irq_mapper lab1_system:u0\|lab1_system_irq_mapper:irq_mapper " "Elaborating entity \"lab1_system_irq_mapper\" for hierarchy \"lab1_system:u0\|lab1_system_irq_mapper:irq_mapper\"" {  } { { "lab1_system/synthesis/lab1_system.vhd" "irq_mapper" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system.vhd" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_irq_mapper_001 lab1_system:u0\|lab1_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"lab1_system_irq_mapper_001\" for hierarchy \"lab1_system:u0\|lab1_system_irq_mapper_001:irq_mapper_001\"" {  } { { "lab1_system/synthesis/lab1_system.vhd" "irq_mapper_001" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system.vhd" 1015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_rst_controller lab1_system:u0\|lab1_system_rst_controller:rst_controller " "Elaborating entity \"lab1_system_rst_controller\" for hierarchy \"lab1_system:u0\|lab1_system_rst_controller:rst_controller\"" {  } { { "lab1_system/synthesis/lab1_system.vhd" "rst_controller" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system.vhd" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586638 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req lab1_system_rst_controller.vhd(55) " "VHDL Signal Declaration warning at lab1_system_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab1_system/synthesis/lab1_system_rst_controller.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728482586638 "|lab1|lab1_system:u0|lab1_system_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab1_system:u0\|lab1_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab1_system:u0\|lab1_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "lab1_system/synthesis/lab1_system_rst_controller.vhd" "rst_controller" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab1_system:u0\|lab1_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab1_system:u0\|lab1_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab1_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab1_system:u0\|lab1_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab1_system:u0\|lab1_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab1_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_system_rst_controller_001 lab1_system:u0\|lab1_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"lab1_system_rst_controller_001\" for hierarchy \"lab1_system:u0\|lab1_system_rst_controller_001:rst_controller_001\"" {  } { { "lab1_system/synthesis/lab1_system.vhd" "rst_controller_001" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system.vhd" 1087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586648 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req lab1_system_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at lab1_system_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab1_system/synthesis/lab1_system_rst_controller_001.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728482586649 "|lab1|lab1_system:u0|lab1_system_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab1_system:u0\|lab1_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab1_system:u0\|lab1_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "lab1_system/synthesis/lab1_system_rst_controller_001.vhd" "rst_controller_001" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482586651 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1728482587970 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.10.09.16:03:09 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2024.10.09.16:03:09 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482589427 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482590244 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482590290 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482590853 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482590955 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482591058 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482591173 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482591184 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482591184 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1728482591851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482592060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482592060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482592137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482592137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482592138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482592138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482592206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482592206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482592287 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482592287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482592287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728482592356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482592356 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lab1_system:u0\|lab1_system_System_PLL:system_pll\|lab1_system_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"lab1_system:u0\|lab1_system_System_PLL:system_pll\|lab1_system_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "/tools/intel/FPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "lab1_system/synthesis/submodules/lab1_system_System_PLL_sys_pll.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_System_PLL_sys_pll.v" 88 0 0 } } { "lab1_system/synthesis/submodules/lab1_system_System_PLL.v" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/submodules/lab1_system_System_PLL.v" 25 0 0 } } { "lab1_system/synthesis/lab1_system.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1_system/synthesis/lab1_system.vhd" 849 0 0 } } { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 91 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482593502 "|lab1|lab1_system:u0|lab1_system_System_PLL:system_pll|lab1_system_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1728482593502 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1728482593502 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "36 " "36 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1728482595138 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1728482595207 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1728482595207 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "lab1.vhd" "" { Text "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/lab1.vhd" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1728482595827 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1728482595827 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482595949 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "424 " "424 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728482596602 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "lab1_system_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"lab1_system_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482596738 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482597211 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/output_files/lab1.map.smsg " "Generated suppressed messages file /home/andreu.roca.montserrat/Documents/LAB_HDD/lab2/lab1/output_files/lab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482597621 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "22 0 1 0 0 " "Adding 22 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728482762461 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728482762461 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST lab1_system:u0\|lab1_system_System_PLL:system_pll\|lab1_system_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance lab1_system:u0\|lab1_system_System_PLL:system_pll\|lab1_system_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1728482762551 ""}  } { { "altera_pll.v" "" { Text "/tools/intel/FPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1728482762551 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2604 " "Implemented 2604 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728482762684 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728482762684 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "49 " "Implemented 49 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1728482762684 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1835 " "Implemented 1835 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728482762684 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1728482762684 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1728482762684 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1728482762684 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728482762684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 90 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "768 " "Peak virtual memory: 768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728482762712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  9 16:06:02 2024 " "Processing ended: Wed Oct  9 16:06:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728482762712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:05 " "Elapsed time: 00:03:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728482762712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:18 " "Total CPU time (on all processors): 00:03:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728482762712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728482762712 ""}
