
.\Output\A303_GJXF.elf:     file format elf32-littlearm


Disassembly of section .isr_vector:

08000000 <g_pfnVectors>:
 8000000:	60080000 	andvs	r0, r8, r0
 8000004:	0800a161 	stmdaeq	r0, {r0, r5, r6, r8, sp, pc}
 8000008:	08009e91 	stmdaeq	r0, {r0, r4, r7, r9, sl, fp, ip, pc}
 800000c:	08009e9d 	stmdaeq	r0, {r0, r2, r3, r4, r7, r9, sl, fp, ip, pc}
 8000010:	08009ea5 	stmdaeq	r0, {r0, r2, r5, r7, r9, sl, fp, ip, pc}
 8000014:	08009ead 	stmdaeq	r0, {r0, r2, r3, r5, r7, r9, sl, fp, ip, pc}
 8000018:	08009eb5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, sl, fp, ip, pc}
	...
 800002c:	08009ebd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, pc}
 8000030:	08009ec9 	stmdaeq	r0, {r0, r3, r6, r7, r9, sl, fp, ip, pc}
 8000034:	00000000 	andeq	r0, r0, r0
 8000038:	08009ed5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r9, sl, fp, ip, pc}
 800003c:	08009ee1 	stmdaeq	r0, {r0, r5, r6, r7, r9, sl, fp, ip, pc}
 8000040:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000044:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000048:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 800004c:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000050:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000054:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000058:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 800005c:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000060:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000064:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000068:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 800006c:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000070:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000074:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000078:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 800007c:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000080:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000084:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000088:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 800008c:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000090:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000094:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000098:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 800009c:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000a0:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000a4:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000a8:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000ac:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000b0:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000b4:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000b8:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000bc:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000c0:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000c4:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000c8:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000cc:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000d0:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000d4:	08009d89 	stmdaeq	r0, {r0, r3, r7, r8, sl, fp, ip, pc}
 80000d8:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000dc:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000e0:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000e4:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000e8:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000ec:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000f0:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000f4:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000f8:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 80000fc:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000100:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000104:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000108:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 800010c:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000110:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000114:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000118:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 800011c:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000120:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000124:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 8000128:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
 800012c:	0800a1ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, sp, pc}
	...
 80001e0:	f1e0f85f 			; <UNDEFINED> instruction: 0xf1e0f85f

Disassembly of section .text:

080001e4 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
 80001e4:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
 80001e8:	f3ef 8409 	mrs	r4, PSP
 80001ec:	4620      	mov	r0, r4
 80001ee:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
 80001f0:	4623      	mov	r3, r4
}
 80001f2:	4618      	mov	r0, r3

080001f4 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
 80001f4:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
 80001f6:	f383 8809 	msr	PSP, r3
 80001fa:	4770      	bx	lr

080001fc <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
 80001fc:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
 8000200:	f3ef 8408 	mrs	r4, MSP
 8000204:	4620      	mov	r0, r4
 8000206:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
 8000208:	4623      	mov	r3, r4
}
 800020a:	4618      	mov	r0, r3

0800020c <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
 800020c:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
 800020e:	f383 8808 	msr	MSP, r3
 8000212:	4770      	bx	lr

08000214 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
 8000214:	b490      	push	{r4, r7}
 8000216:	b082      	sub	sp, #8
 8000218:	af00      	add	r7, sp, #0
  uint32_t result=0;
 800021a:	f04f 0300 	mov.w	r3, #0
 800021e:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 8000220:	f3ef 8412 	mrs	r4, BASEPRI_MAX
 8000224:	607c      	str	r4, [r7, #4]
  return(result);
 8000226:	687b      	ldr	r3, [r7, #4]
}
 8000228:	4618      	mov	r0, r3
 800022a:	f107 0708 	add.w	r7, r7, #8
 800022e:	46bd      	mov	sp, r7
 8000230:	bc90      	pop	{r4, r7}
 8000232:	4770      	bx	lr

08000234 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
 8000234:	b480      	push	{r7}
 8000236:	b083      	sub	sp, #12
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	f383 8811 	msr	BASEPRI, r3
}
 8000242:	f107 070c 	add.w	r7, r7, #12
 8000246:	46bd      	mov	sp, r7
 8000248:	bc80      	pop	{r7}
 800024a:	4770      	bx	lr

0800024c <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
 800024c:	b490      	push	{r4, r7}
 800024e:	b082      	sub	sp, #8
 8000250:	af00      	add	r7, sp, #0
  uint32_t result=0;
 8000252:	f04f 0300 	mov.w	r3, #0
 8000256:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8000258:	f3ef 8410 	mrs	r4, PRIMASK
 800025c:	607c      	str	r4, [r7, #4]
  return(result);
 800025e:	687b      	ldr	r3, [r7, #4]
}
 8000260:	4618      	mov	r0, r3
 8000262:	f107 0708 	add.w	r7, r7, #8
 8000266:	46bd      	mov	sp, r7
 8000268:	bc90      	pop	{r4, r7}
 800026a:	4770      	bx	lr

0800026c <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
 800026c:	b480      	push	{r7}
 800026e:	b083      	sub	sp, #12
 8000270:	af00      	add	r7, sp, #0
 8000272:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	f383 8810 	msr	PRIMASK, r3
}
 800027a:	f107 070c 	add.w	r7, r7, #12
 800027e:	46bd      	mov	sp, r7
 8000280:	bc80      	pop	{r7}
 8000282:	4770      	bx	lr

08000284 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
 8000284:	b490      	push	{r4, r7}
 8000286:	b082      	sub	sp, #8
 8000288:	af00      	add	r7, sp, #0
  uint32_t result=0;
 800028a:	f04f 0300 	mov.w	r3, #0
 800028e:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 8000290:	f3ef 8413 	mrs	r4, FAULTMASK
 8000294:	607c      	str	r4, [r7, #4]
  return(result);
 8000296:	687b      	ldr	r3, [r7, #4]
}
 8000298:	4618      	mov	r0, r3
 800029a:	f107 0708 	add.w	r7, r7, #8
 800029e:	46bd      	mov	sp, r7
 80002a0:	bc90      	pop	{r4, r7}
 80002a2:	4770      	bx	lr

080002a4 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
 80002a4:	b480      	push	{r7}
 80002a6:	b083      	sub	sp, #12
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	f383 8813 	msr	FAULTMASK, r3
}
 80002b2:	f107 070c 	add.w	r7, r7, #12
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bc80      	pop	{r7}
 80002ba:	4770      	bx	lr

080002bc <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
 80002bc:	b490      	push	{r4, r7}
 80002be:	b082      	sub	sp, #8
 80002c0:	af00      	add	r7, sp, #0
  uint32_t result=0;
 80002c2:	f04f 0300 	mov.w	r3, #0
 80002c6:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80002c8:	f3ef 8414 	mrs	r4, CONTROL
 80002cc:	607c      	str	r4, [r7, #4]
  return(result);
 80002ce:	687b      	ldr	r3, [r7, #4]
}
 80002d0:	4618      	mov	r0, r3
 80002d2:	f107 0708 	add.w	r7, r7, #8
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bc90      	pop	{r4, r7}
 80002da:	4770      	bx	lr

080002dc <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
 80002dc:	b480      	push	{r7}
 80002de:	b083      	sub	sp, #12
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	f383 8814 	msr	CONTROL, r3
}
 80002ea:	f107 070c 	add.w	r7, r7, #12
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bc80      	pop	{r7}
 80002f2:	4770      	bx	lr

080002f4 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
 80002f4:	b490      	push	{r4, r7}
 80002f6:	b084      	sub	sp, #16
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
 80002fc:	f04f 0300 	mov.w	r3, #0
 8000300:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	ba1c      	rev	r4, r3
 8000306:	60fc      	str	r4, [r7, #12]
  return(result);
 8000308:	68fb      	ldr	r3, [r7, #12]
}
 800030a:	4618      	mov	r0, r3
 800030c:	f107 0710 	add.w	r7, r7, #16
 8000310:	46bd      	mov	sp, r7
 8000312:	bc90      	pop	{r4, r7}
 8000314:	4770      	bx	lr
 8000316:	bf00      	nop

08000318 <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
 8000318:	b490      	push	{r4, r7}
 800031a:	b084      	sub	sp, #16
 800031c:	af00      	add	r7, sp, #0
 800031e:	4603      	mov	r3, r0
 8000320:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
 8000322:	f04f 0300 	mov.w	r3, #0
 8000326:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 8000328:	88fb      	ldrh	r3, [r7, #6]
 800032a:	ba5c      	rev16	r4, r3
 800032c:	60fc      	str	r4, [r7, #12]
  return(result);
 800032e:	68fb      	ldr	r3, [r7, #12]
}
 8000330:	4618      	mov	r0, r3
 8000332:	f107 0710 	add.w	r7, r7, #16
 8000336:	46bd      	mov	sp, r7
 8000338:	bc90      	pop	{r4, r7}
 800033a:	4770      	bx	lr

0800033c <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
 800033c:	b490      	push	{r4, r7}
 800033e:	b084      	sub	sp, #16
 8000340:	af00      	add	r7, sp, #0
 8000342:	4603      	mov	r3, r0
 8000344:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
 8000346:	f04f 0300 	mov.w	r3, #0
 800034a:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 800034c:	88fb      	ldrh	r3, [r7, #6]
 800034e:	badc      	revsh	r4, r3
 8000350:	60fc      	str	r4, [r7, #12]
  return(result);
 8000352:	68fb      	ldr	r3, [r7, #12]
}
 8000354:	4618      	mov	r0, r3
 8000356:	f107 0710 	add.w	r7, r7, #16
 800035a:	46bd      	mov	sp, r7
 800035c:	bc90      	pop	{r4, r7}
 800035e:	4770      	bx	lr

08000360 <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
 8000360:	b490      	push	{r4, r7}
 8000362:	b084      	sub	sp, #16
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
 8000368:	f04f 0300 	mov.w	r3, #0
 800036c:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	fa93 f4a3 	rbit	r4, r3
 8000374:	60fc      	str	r4, [r7, #12]
   return(result);
 8000376:	68fb      	ldr	r3, [r7, #12]
}
 8000378:	4618      	mov	r0, r3
 800037a:	f107 0710 	add.w	r7, r7, #16
 800037e:	46bd      	mov	sp, r7
 8000380:	bc90      	pop	{r4, r7}
 8000382:	4770      	bx	lr

08000384 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
 8000384:	b490      	push	{r4, r7}
 8000386:	b084      	sub	sp, #16
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
 800038c:	f04f 0300 	mov.w	r3, #0
 8000390:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	e8d3 4f4f 	ldrexb	r4, [r3]
 8000398:	73fc      	strb	r4, [r7, #15]
   return(result);
 800039a:	7bfb      	ldrb	r3, [r7, #15]
}
 800039c:	4618      	mov	r0, r3
 800039e:	f107 0710 	add.w	r7, r7, #16
 80003a2:	46bd      	mov	sp, r7
 80003a4:	bc90      	pop	{r4, r7}
 80003a6:	4770      	bx	lr

080003a8 <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
 80003a8:	b490      	push	{r4, r7}
 80003aa:	b084      	sub	sp, #16
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
 80003b0:	f04f 0300 	mov.w	r3, #0
 80003b4:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	e8d3 4f5f 	ldrexh	r4, [r3]
 80003bc:	81fc      	strh	r4, [r7, #14]
   return(result);
 80003be:	89fb      	ldrh	r3, [r7, #14]
}
 80003c0:	4618      	mov	r0, r3
 80003c2:	f107 0710 	add.w	r7, r7, #16
 80003c6:	46bd      	mov	sp, r7
 80003c8:	bc90      	pop	{r4, r7}
 80003ca:	4770      	bx	lr

080003cc <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
 80003cc:	b490      	push	{r4, r7}
 80003ce:	b084      	sub	sp, #16
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
 80003d4:	f04f 0300 	mov.w	r3, #0
 80003d8:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	e853 4f00 	ldrex	r4, [r3]
 80003e0:	60fc      	str	r4, [r7, #12]
   return(result);
 80003e2:	68fb      	ldr	r3, [r7, #12]
}
 80003e4:	4618      	mov	r0, r3
 80003e6:	f107 0710 	add.w	r7, r7, #16
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bc90      	pop	{r4, r7}
 80003ee:	4770      	bx	lr

080003f0 <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
 80003f0:	b490      	push	{r4, r7}
 80003f2:	b084      	sub	sp, #16
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	4603      	mov	r3, r0
 80003f8:	6039      	str	r1, [r7, #0]
 80003fa:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
 80003fc:	f04f 0300 	mov.w	r3, #0
 8000400:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 8000402:	683b      	ldr	r3, [r7, #0]
 8000404:	79fa      	ldrb	r2, [r7, #7]
 8000406:	e8c3 2f44 	strexb	r4, r2, [r3]
 800040a:	60fc      	str	r4, [r7, #12]
   return(result);
 800040c:	68fb      	ldr	r3, [r7, #12]
}
 800040e:	4618      	mov	r0, r3
 8000410:	f107 0710 	add.w	r7, r7, #16
 8000414:	46bd      	mov	sp, r7
 8000416:	bc90      	pop	{r4, r7}
 8000418:	4770      	bx	lr
 800041a:	bf00      	nop

0800041c <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
 800041c:	b490      	push	{r4, r7}
 800041e:	b084      	sub	sp, #16
 8000420:	af00      	add	r7, sp, #0
 8000422:	4603      	mov	r3, r0
 8000424:	6039      	str	r1, [r7, #0]
 8000426:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
 8000428:	f04f 0300 	mov.w	r3, #0
 800042c:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 800042e:	683b      	ldr	r3, [r7, #0]
 8000430:	88fa      	ldrh	r2, [r7, #6]
 8000432:	e8c3 2f54 	strexh	r4, r2, [r3]
 8000436:	60fc      	str	r4, [r7, #12]
   return(result);
 8000438:	68fb      	ldr	r3, [r7, #12]
}
 800043a:	4618      	mov	r0, r3
 800043c:	f107 0710 	add.w	r7, r7, #16
 8000440:	46bd      	mov	sp, r7
 8000442:	bc90      	pop	{r4, r7}
 8000444:	4770      	bx	lr
 8000446:	bf00      	nop

08000448 <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
 8000448:	b490      	push	{r4, r7}
 800044a:	b084      	sub	sp, #16
 800044c:	af00      	add	r7, sp, #0
 800044e:	6078      	str	r0, [r7, #4]
 8000450:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
 8000452:	f04f 0300 	mov.w	r3, #0
 8000456:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 8000458:	683b      	ldr	r3, [r7, #0]
 800045a:	687a      	ldr	r2, [r7, #4]
 800045c:	e843 2400 	strex	r4, r2, [r3]
 8000460:	60fc      	str	r4, [r7, #12]
   return(result);
 8000462:	68fb      	ldr	r3, [r7, #12]
}
 8000464:	4618      	mov	r0, r3
 8000466:	f107 0710 	add.w	r7, r7, #16
 800046a:	46bd      	mov	sp, r7
 800046c:	bc90      	pop	{r4, r7}
 800046e:	4770      	bx	lr

08000470 <LED_Init>:
////////////////////////////////////////////////////////////////////////////////// 	   

//初始化PB5和PE5为输出口.并使能这两个口的时钟		    
//LED IO初始化
void LED_Init(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b082      	sub	sp, #8
 8000474:	af00      	add	r7, sp, #0
 
 GPIO_InitTypeDef  GPIO_InitStructure;
 	
 RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB|RCC_APB2Periph_GPIOE, ENABLE);	 //使能PB,PE端口时钟
 8000476:	f04f 0048 	mov.w	r0, #72	; 0x48
 800047a:	f04f 0101 	mov.w	r1, #1
 800047e:	f005 fd5f 	bl	8005f40 <RCC_APB2PeriphClockCmd>
	
 GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;				 //LED0-->PB.5 端口配置
 8000482:	f04f 0320 	mov.w	r3, #32
 8000486:	80bb      	strh	r3, [r7, #4]
 GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP; 		 //推挽输出
 8000488:	f04f 0310 	mov.w	r3, #16
 800048c:	71fb      	strb	r3, [r7, #7]
 GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;		 //IO口速度为50MHz
 800048e:	f04f 0303 	mov.w	r3, #3
 8000492:	71bb      	strb	r3, [r7, #6]
 GPIO_Init(GPIOB, &GPIO_InitStructure);					 //根据设定参数初始化GPIOB.5
 8000494:	f107 0304 	add.w	r3, r7, #4
 8000498:	480d      	ldr	r0, [pc, #52]	; (80004d0 <LED_Init+0x60>)
 800049a:	4619      	mov	r1, r3
 800049c:	f004 f96a 	bl	8004774 <GPIO_Init>
 GPIO_SetBits(GPIOB,GPIO_Pin_5);						 //PB.5 输出高
 80004a0:	480b      	ldr	r0, [pc, #44]	; (80004d0 <LED_Init+0x60>)
 80004a2:	f04f 0120 	mov.w	r1, #32
 80004a6:	f004 faab 	bl	8004a00 <GPIO_SetBits>

 GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;	    		 //LED1-->PE.5 端口配置, 推挽输出
 80004aa:	f04f 0320 	mov.w	r3, #32
 80004ae:	80bb      	strh	r3, [r7, #4]
 GPIO_Init(GPIOE, &GPIO_InitStructure);	  				 //推挽输出 ，IO口速度为50MHz
 80004b0:	f107 0304 	add.w	r3, r7, #4
 80004b4:	4807      	ldr	r0, [pc, #28]	; (80004d4 <LED_Init+0x64>)
 80004b6:	4619      	mov	r1, r3
 80004b8:	f004 f95c 	bl	8004774 <GPIO_Init>
 GPIO_SetBits(GPIOE,GPIO_Pin_5); 						 //PE.5 输出高 
 80004bc:	4805      	ldr	r0, [pc, #20]	; (80004d4 <LED_Init+0x64>)
 80004be:	f04f 0120 	mov.w	r1, #32
 80004c2:	f004 fa9d 	bl	8004a00 <GPIO_SetBits>
}
 80004c6:	f107 0708 	add.w	r7, r7, #8
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	40010c00 	andmi	r0, r1, r0, lsl #24
 80004d4:	40011800 	andmi	r1, r1, r0, lsl #16

080004d8 <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for pre-emption priority
  *                                0 bits for subpriority
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80004d8:	b480      	push	{r7}
 80004da:	b083      	sub	sp, #12
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80004e0:	4a05      	ldr	r2, [pc, #20]	; (80004f8 <NVIC_PriorityGroupConfig+0x20>)
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80004e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004ec:	60d3      	str	r3, [r2, #12]
}
 80004ee:	f107 070c 	add.w	r7, r7, #12
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bc80      	pop	{r7}
 80004f6:	4770      	bx	lr
 80004f8:	e000ed00 	and	lr, r0, r0, lsl #26

080004fc <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80004fc:	b480      	push	{r7}
 80004fe:	b087      	sub	sp, #28
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
  uint32_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000504:	f04f 0300 	mov.w	r3, #0
 8000508:	617b      	str	r3, [r7, #20]
 800050a:	f04f 0300 	mov.w	r3, #0
 800050e:	613b      	str	r3, [r7, #16]
 8000510:	f04f 030f 	mov.w	r3, #15
 8000514:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	78db      	ldrb	r3, [r3, #3]
 800051a:	2b00      	cmp	r3, #0
 800051c:	d03d      	beq.n	800059a <NVIC_Init+0x9e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800051e:	4b2a      	ldr	r3, [pc, #168]	; (80005c8 <NVIC_Init+0xcc>)
 8000520:	68db      	ldr	r3, [r3, #12]
 8000522:	ea6f 0303 	mvn.w	r3, r3
 8000526:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800052a:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800052e:	617b      	str	r3, [r7, #20]
    tmppre = (0x4 - tmppriority);
 8000530:	697b      	ldr	r3, [r7, #20]
 8000532:	f1c3 0304 	rsb	r3, r3, #4
 8000536:	613b      	str	r3, [r7, #16]
    tmpsub = tmpsub >> tmppriority;
 8000538:	697b      	ldr	r3, [r7, #20]
 800053a:	68fa      	ldr	r2, [r7, #12]
 800053c:	fa22 f303 	lsr.w	r3, r2, r3
 8000540:	60fb      	str	r3, [r7, #12]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	785b      	ldrb	r3, [r3, #1]
 8000546:	461a      	mov	r2, r3
 8000548:	693b      	ldr	r3, [r7, #16]
 800054a:	fa02 f303 	lsl.w	r3, r2, r3
 800054e:	617b      	str	r3, [r7, #20]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	789b      	ldrb	r3, [r3, #2]
 8000554:	461a      	mov	r2, r3
 8000556:	68fb      	ldr	r3, [r7, #12]
 8000558:	4013      	ands	r3, r2
 800055a:	697a      	ldr	r2, [r7, #20]
 800055c:	4313      	orrs	r3, r2
 800055e:	617b      	str	r3, [r7, #20]
    tmppriority = tmppriority << 0x04;
 8000560:	697b      	ldr	r3, [r7, #20]
 8000562:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000566:	617b      	str	r3, [r7, #20]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000568:	4918      	ldr	r1, [pc, #96]	; (80005cc <NVIC_Init+0xd0>)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	781b      	ldrb	r3, [r3, #0]
 800056e:	697a      	ldr	r2, [r7, #20]
 8000570:	b2d2      	uxtb	r2, r2
 8000572:	18cb      	adds	r3, r1, r3
 8000574:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000578:	4b14      	ldr	r3, [pc, #80]	; (80005cc <NVIC_Init+0xd0>)
 800057a:	687a      	ldr	r2, [r7, #4]
 800057c:	7812      	ldrb	r2, [r2, #0]
 800057e:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8000582:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000584:	6879      	ldr	r1, [r7, #4]
 8000586:	7809      	ldrb	r1, [r1, #0]
 8000588:	f001 011f 	and.w	r1, r1, #31
 800058c:	f04f 0001 	mov.w	r0, #1
 8000590:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000594:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8000598:	e011      	b.n	80005be <NVIC_Init+0xc2>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800059a:	4b0c      	ldr	r3, [pc, #48]	; (80005cc <NVIC_Init+0xd0>)
 800059c:	687a      	ldr	r2, [r7, #4]
 800059e:	7812      	ldrb	r2, [r2, #0]
 80005a0:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80005a4:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80005a6:	6879      	ldr	r1, [r7, #4]
 80005a8:	7809      	ldrb	r1, [r1, #0]
 80005aa:	f001 011f 	and.w	r1, r1, #31
 80005ae:	f04f 0001 	mov.w	r0, #1
 80005b2:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80005b6:	f102 0220 	add.w	r2, r2, #32
 80005ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80005be:	f107 071c 	add.w	r7, r7, #28
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bc80      	pop	{r7}
 80005c6:	4770      	bx	lr
 80005c8:	e000ed00 	and	lr, r0, r0, lsl #26
 80005cc:	e000e100 	and	lr, r0, r0, lsl #2

080005d0 <NVIC_SetVectorTable>:
  * @param  Offset: Vector Table base offset field. This value must be a multiple 
  *         of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 80005da:	4a07      	ldr	r2, [pc, #28]	; (80005f8 <NVIC_SetVectorTable+0x28>)
 80005dc:	683b      	ldr	r3, [r7, #0]
 80005de:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 80005e2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80005e6:	6879      	ldr	r1, [r7, #4]
 80005e8:	430b      	orrs	r3, r1
 80005ea:	6093      	str	r3, [r2, #8]
}
 80005ec:	f107 070c 	add.w	r7, r7, #12
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bc80      	pop	{r7}
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	e000ed00 	and	lr, r0, r0, lsl #26

080005fc <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	4602      	mov	r2, r0
 8000604:	460b      	mov	r3, r1
 8000606:	71fa      	strb	r2, [r7, #7]
 8000608:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 800060a:	79bb      	ldrb	r3, [r7, #6]
 800060c:	2b00      	cmp	r3, #0
 800060e:	d006      	beq.n	800061e <NVIC_SystemLPConfig+0x22>
  {
    SCB->SCR |= LowPowerMode;
 8000610:	4b09      	ldr	r3, [pc, #36]	; (8000638 <NVIC_SystemLPConfig+0x3c>)
 8000612:	4a09      	ldr	r2, [pc, #36]	; (8000638 <NVIC_SystemLPConfig+0x3c>)
 8000614:	6911      	ldr	r1, [r2, #16]
 8000616:	79fa      	ldrb	r2, [r7, #7]
 8000618:	430a      	orrs	r2, r1
 800061a:	611a      	str	r2, [r3, #16]
 800061c:	e007      	b.n	800062e <NVIC_SystemLPConfig+0x32>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 800061e:	4b06      	ldr	r3, [pc, #24]	; (8000638 <NVIC_SystemLPConfig+0x3c>)
 8000620:	4a05      	ldr	r2, [pc, #20]	; (8000638 <NVIC_SystemLPConfig+0x3c>)
 8000622:	6911      	ldr	r1, [r2, #16]
 8000624:	79fa      	ldrb	r2, [r7, #7]
 8000626:	ea6f 0202 	mvn.w	r2, r2
 800062a:	400a      	ands	r2, r1
 800062c:	611a      	str	r2, [r3, #16]
  }
}
 800062e:	f107 070c 	add.w	r7, r7, #12
 8000632:	46bd      	mov	sp, r7
 8000634:	bc80      	pop	{r7}
 8000636:	4770      	bx	lr
 8000638:	e000ed00 	and	lr, r0, r0, lsl #26

0800063c <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	2b04      	cmp	r3, #4
 8000648:	d106      	bne.n	8000658 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 800064a:	4b09      	ldr	r3, [pc, #36]	; (8000670 <SysTick_CLKSourceConfig+0x34>)
 800064c:	4a08      	ldr	r2, [pc, #32]	; (8000670 <SysTick_CLKSourceConfig+0x34>)
 800064e:	6812      	ldr	r2, [r2, #0]
 8000650:	f042 0204 	orr.w	r2, r2, #4
 8000654:	601a      	str	r2, [r3, #0]
 8000656:	e005      	b.n	8000664 <SysTick_CLKSourceConfig+0x28>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8000658:	4b05      	ldr	r3, [pc, #20]	; (8000670 <SysTick_CLKSourceConfig+0x34>)
 800065a:	4a05      	ldr	r2, [pc, #20]	; (8000670 <SysTick_CLKSourceConfig+0x34>)
 800065c:	6812      	ldr	r2, [r2, #0]
 800065e:	f022 0204 	bic.w	r2, r2, #4
 8000662:	601a      	str	r2, [r3, #0]
  }
}
 8000664:	f107 070c 	add.w	r7, r7, #12
 8000668:	46bd      	mov	sp, r7
 800066a:	bc80      	pop	{r7}
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	e000e010 	and	lr, r0, r0, lsl r0

08000674 <ADC_DeInit>:
  * @brief  Deinitializes the ADCx peripheral registers to their default reset values.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  if (ADCx == ADC1)
 800067c:	687a      	ldr	r2, [r7, #4]
 800067e:	4b1a      	ldr	r3, [pc, #104]	; (80006e8 <ADC_DeInit+0x74>)
 8000680:	429a      	cmp	r2, r3
 8000682:	d10c      	bne.n	800069e <ADC_DeInit+0x2a>
  {
    /* Enable ADC1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 8000684:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000688:	f04f 0101 	mov.w	r1, #1
 800068c:	f005 fc98 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
    /* Release ADC1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 8000690:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000694:	f04f 0100 	mov.w	r1, #0
 8000698:	f005 fc92 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
 800069c:	e020      	b.n	80006e0 <ADC_DeInit+0x6c>
  }
  else if (ADCx == ADC2)
 800069e:	687a      	ldr	r2, [r7, #4]
 80006a0:	4b12      	ldr	r3, [pc, #72]	; (80006ec <ADC_DeInit+0x78>)
 80006a2:	429a      	cmp	r2, r3
 80006a4:	d10c      	bne.n	80006c0 <ADC_DeInit+0x4c>
  {
    /* Enable ADC2 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 80006a6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80006aa:	f04f 0101 	mov.w	r1, #1
 80006ae:	f005 fc87 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
    /* Release ADC2 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 80006b2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80006b6:	f04f 0100 	mov.w	r1, #0
 80006ba:	f005 fc81 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
 80006be:	e00f      	b.n	80006e0 <ADC_DeInit+0x6c>
  }
  else
  {
    if (ADCx == ADC3)
 80006c0:	687a      	ldr	r2, [r7, #4]
 80006c2:	4b0b      	ldr	r3, [pc, #44]	; (80006f0 <ADC_DeInit+0x7c>)
 80006c4:	429a      	cmp	r2, r3
 80006c6:	d10b      	bne.n	80006e0 <ADC_DeInit+0x6c>
    {
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 80006c8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80006cc:	f04f 0101 	mov.w	r1, #1
 80006d0:	f005 fc76 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 80006d4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80006d8:	f04f 0100 	mov.w	r1, #0
 80006dc:	f005 fc70 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
    }
  }
}
 80006e0:	f107 0708 	add.w	r7, r7, #8
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	40012400 	andmi	r2, r1, r0, lsl #8
 80006ec:	40012800 	andmi	r2, r1, r0, lsl #16
 80006f0:	40013c00 	andmi	r3, r1, r0, lsl #24

080006f4 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b085      	sub	sp, #20
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
 80006fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80006fe:	f04f 0300 	mov.w	r3, #0
 8000702:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000704:	f04f 0300 	mov.w	r3, #0
 8000708:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	685b      	ldr	r3, [r3, #4]
 800070e:	60fb      	str	r3, [r7, #12]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8000716:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800071a:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_Mode | ((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8));
 800071c:	683b      	ldr	r3, [r7, #0]
 800071e:	681a      	ldr	r2, [r3, #0]
 8000720:	683b      	ldr	r3, [r7, #0]
 8000722:	791b      	ldrb	r3, [r3, #4]
 8000724:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8000728:	4313      	orrs	r3, r2
 800072a:	68fa      	ldr	r2, [r7, #12]
 800072c:	4313      	orrs	r3, r2
 800072e:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	68fa      	ldr	r2, [r7, #12]
 8000734:	605a      	str	r2, [r3, #4]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	689b      	ldr	r3, [r3, #8]
 800073a:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 800073c:	68fa      	ldr	r2, [r7, #12]
 800073e:	4b18      	ldr	r3, [pc, #96]	; (80007a0 <ADC_Init+0xac>)
 8000740:	4013      	ands	r3, r2
 8000742:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8000744:	683b      	ldr	r3, [r7, #0]
 8000746:	68da      	ldr	r2, [r3, #12]
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	689b      	ldr	r3, [r3, #8]
 800074c:	431a      	orrs	r2, r3
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 800074e:	683b      	ldr	r3, [r7, #0]
 8000750:	795b      	ldrb	r3, [r3, #5]
 8000752:	ea4f 0343 	mov.w	r3, r3, lsl #1
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8000756:	4313      	orrs	r3, r2
 8000758:	68fa      	ldr	r2, [r7, #12]
 800075a:	4313      	orrs	r3, r2
 800075c:	60fb      	str	r3, [r7, #12]
            ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	68fa      	ldr	r2, [r7, #12]
 8000762:	609a      	str	r2, [r3, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000768:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000770:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (uint8_t) (ADC_InitStruct->ADC_NbrOfChannel - (uint8_t)1);
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	7c1b      	ldrb	r3, [r3, #16]
 8000776:	f103 33ff 	add.w	r3, r3, #4294967295
 800077a:	b2da      	uxtb	r2, r3
 800077c:	7afb      	ldrb	r3, [r7, #11]
 800077e:	4313      	orrs	r3, r2
 8000780:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= (uint32_t)tmpreg2 << 20;
 8000782:	7afb      	ldrb	r3, [r7, #11]
 8000784:	ea4f 5303 	mov.w	r3, r3, lsl #20
 8000788:	68fa      	ldr	r2, [r7, #12]
 800078a:	4313      	orrs	r3, r2
 800078c:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	68fa      	ldr	r2, [r7, #12]
 8000792:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000794:	f107 0714 	add.w	r7, r7, #20
 8000798:	46bd      	mov	sp, r7
 800079a:	bc80      	pop	{r7}
 800079c:	4770      	bx	lr
 800079e:	bf00      	nop
 80007a0:	fff1f7fd 			; <UNDEFINED> instruction: 0xfff1f7fd

080007a4 <ADC_StructInit>:
  * @brief  Fills each ADC_InitStruct member with its default value.
  * @param  ADC_InitStruct : pointer to an ADC_InitTypeDef structure which will be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b083      	sub	sp, #12
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	f04f 0200 	mov.w	r2, #0
 80007b2:	601a      	str	r2, [r3, #0]
  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	f04f 0200 	mov.w	r2, #0
 80007ba:	711a      	strb	r2, [r3, #4]
  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	f04f 0200 	mov.w	r2, #0
 80007c2:	715a      	strb	r2, [r3, #5]
  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	f04f 0200 	mov.w	r2, #0
 80007ca:	609a      	str	r2, [r3, #8]
  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	f04f 0200 	mov.w	r2, #0
 80007d2:	60da      	str	r2, [r3, #12]
  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	f04f 0201 	mov.w	r2, #1
 80007da:	741a      	strb	r2, [r3, #16]
}
 80007dc:	f107 070c 	add.w	r7, r7, #12
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bc80      	pop	{r7}
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop

080007e8 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b083      	sub	sp, #12
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
 80007f0:	460b      	mov	r3, r1
 80007f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007f4:	78fb      	ldrb	r3, [r7, #3]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d006      	beq.n	8000808 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	689b      	ldr	r3, [r3, #8]
 80007fe:	f043 0201 	orr.w	r2, r3, #1
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	e005      	b.n	8000814 <ADC_Cmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	689b      	ldr	r3, [r3, #8]
 800080c:	f023 0201 	bic.w	r2, r3, #1
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	609a      	str	r2, [r3, #8]
  }
}
 8000814:	f107 070c 	add.w	r7, r7, #12
 8000818:	46bd      	mov	sp, r7
 800081a:	bc80      	pop	{r7}
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop

08000820 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000820:	b480      	push	{r7}
 8000822:	b083      	sub	sp, #12
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
 8000828:	460b      	mov	r3, r1
 800082a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800082c:	78fb      	ldrb	r3, [r7, #3]
 800082e:	2b00      	cmp	r3, #0
 8000830:	d006      	beq.n	8000840 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	689b      	ldr	r3, [r3, #8]
 8000836:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	609a      	str	r2, [r3, #8]
 800083e:	e005      	b.n	800084c <ADC_DMACmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	689b      	ldr	r3, [r3, #8]
 8000844:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	609a      	str	r2, [r3, #8]
  }
}
 800084c:	f107 070c 	add.w	r7, r7, #12
 8000850:	46bd      	mov	sp, r7
 8000852:	bc80      	pop	{r7}
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop

08000858 <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)
{
 8000858:	b480      	push	{r7}
 800085a:	b085      	sub	sp, #20
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
 8000860:	4613      	mov	r3, r2
 8000862:	460a      	mov	r2, r1
 8000864:	807a      	strh	r2, [r7, #2]
 8000866:	707b      	strb	r3, [r7, #1]
  uint8_t itmask = 0;
 8000868:	f04f 0300 	mov.w	r3, #0
 800086c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 800086e:	887b      	ldrh	r3, [r7, #2]
 8000870:	73fb      	strb	r3, [r7, #15]
  if (NewState != DISABLE)
 8000872:	787b      	ldrb	r3, [r7, #1]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d006      	beq.n	8000886 <ADC_ITConfig+0x2e>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	685a      	ldr	r2, [r3, #4]
 800087c:	7bfb      	ldrb	r3, [r7, #15]
 800087e:	431a      	orrs	r2, r3
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	605a      	str	r2, [r3, #4]
 8000884:	e007      	b.n	8000896 <ADC_ITConfig+0x3e>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	685a      	ldr	r2, [r3, #4]
 800088a:	7bfb      	ldrb	r3, [r7, #15]
 800088c:	ea6f 0303 	mvn.w	r3, r3
 8000890:	401a      	ands	r2, r3
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	605a      	str	r2, [r3, #4]
  }
}
 8000896:	f107 0714 	add.w	r7, r7, #20
 800089a:	46bd      	mov	sp, r7
 800089c:	bc80      	pop	{r7}
 800089e:	4770      	bx	lr

080008a0 <ADC_ResetCalibration>:
  * @brief  Resets the selected ADC calibration registers.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_ResetCalibration(ADC_TypeDef* ADCx)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b083      	sub	sp, #12
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Resets the selected ADC calibration registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	689b      	ldr	r3, [r3, #8]
 80008ac:	f043 0208 	orr.w	r2, r3, #8
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	609a      	str	r2, [r3, #8]
}
 80008b4:	f107 070c 	add.w	r7, r7, #12
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bc80      	pop	{r7}
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop

080008c0 <ADC_GetResetCalibrationStatus>:
  * @brief  Gets the selected ADC reset calibration registers status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC reset calibration registers (SET or RESET).
  */
FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b085      	sub	sp, #20
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80008c8:	f04f 0300 	mov.w	r3, #0
 80008cc:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (uint32_t)RESET)
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	689b      	ldr	r3, [r3, #8]
 80008d2:	f003 0308 	and.w	r3, r3, #8
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d003      	beq.n	80008e2 <ADC_GetResetCalibrationStatus+0x22>
  {
    /* RSTCAL bit is set */
    bitstatus = SET;
 80008da:	f04f 0301 	mov.w	r3, #1
 80008de:	73fb      	strb	r3, [r7, #15]
 80008e0:	e002      	b.n	80008e8 <ADC_GetResetCalibrationStatus+0x28>
  }
  else
  {
    /* RSTCAL bit is reset */
    bitstatus = RESET;
 80008e2:	f04f 0300 	mov.w	r3, #0
 80008e6:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RSTCAL bit status */
  return  bitstatus;
 80008e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	f107 0714 	add.w	r7, r7, #20
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bc80      	pop	{r7}
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop

080008f8 <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	689b      	ldr	r3, [r3, #8]
 8000904:	f043 0204 	orr.w	r2, r3, #4
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	609a      	str	r2, [r3, #8]
}
 800090c:	f107 070c 	add.w	r7, r7, #12
 8000910:	46bd      	mov	sp, r7
 8000912:	bc80      	pop	{r7}
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop

08000918 <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
 8000918:	b480      	push	{r7}
 800091a:	b085      	sub	sp, #20
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000920:	f04f 0300 	mov.w	r3, #0
 8000924:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (uint32_t)RESET)
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	689b      	ldr	r3, [r3, #8]
 800092a:	f003 0304 	and.w	r3, r3, #4
 800092e:	2b00      	cmp	r3, #0
 8000930:	d003      	beq.n	800093a <ADC_GetCalibrationStatus+0x22>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
 8000932:	f04f 0301 	mov.w	r3, #1
 8000936:	73fb      	strb	r3, [r7, #15]
 8000938:	e002      	b.n	8000940 <ADC_GetCalibrationStatus+0x28>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
 800093a:	f04f 0300 	mov.w	r3, #0
 800093e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
 8000940:	7bfb      	ldrb	r3, [r7, #15]
}
 8000942:	4618      	mov	r0, r3
 8000944:	f107 0714 	add.w	r7, r7, #20
 8000948:	46bd      	mov	sp, r7
 800094a:	bc80      	pop	{r7}
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop

08000950 <ADC_SoftwareStartConvCmd>:
  * @param  NewState: new state of the selected ADC software start conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000950:	b480      	push	{r7}
 8000952:	b083      	sub	sp, #12
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
 8000958:	460b      	mov	r3, r1
 800095a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800095c:	78fb      	ldrb	r3, [r7, #3]
 800095e:	2b00      	cmp	r3, #0
 8000960:	d006      	beq.n	8000970 <ADC_SoftwareStartConvCmd+0x20>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	689b      	ldr	r3, [r3, #8]
 8000966:	f443 02a0 	orr.w	r2, r3, #5242880	; 0x500000
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	609a      	str	r2, [r3, #8]
 800096e:	e005      	b.n	800097c <ADC_SoftwareStartConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	689b      	ldr	r3, [r3, #8]
 8000974:	f423 02a0 	bic.w	r2, r3, #5242880	; 0x500000
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	609a      	str	r2, [r3, #8]
  }
}
 800097c:	f107 070c 	add.w	r7, r7, #12
 8000980:	46bd      	mov	sp, r7
 8000982:	bc80      	pop	{r7}
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <ADC_GetSoftwareStartConvStatus>:
  * @brief  Gets the selected ADC Software start conversion Status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC software start conversion (SET or RESET).
  */
FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx)
{
 8000988:	b480      	push	{r7}
 800098a:	b085      	sub	sp, #20
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000990:	f04f 0300 	mov.w	r3, #0
 8000994:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (uint32_t)RESET)
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	689b      	ldr	r3, [r3, #8]
 800099a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d003      	beq.n	80009aa <ADC_GetSoftwareStartConvStatus+0x22>
  {
    /* SWSTART bit is set */
    bitstatus = SET;
 80009a2:	f04f 0301 	mov.w	r3, #1
 80009a6:	73fb      	strb	r3, [r7, #15]
 80009a8:	e002      	b.n	80009b0 <ADC_GetSoftwareStartConvStatus+0x28>
  }
  else
  {
    /* SWSTART bit is reset */
    bitstatus = RESET;
 80009aa:	f04f 0300 	mov.w	r3, #0
 80009ae:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SWSTART bit status */
  return  bitstatus;
 80009b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	f107 0714 	add.w	r7, r7, #20
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bc80      	pop	{r7}
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop

080009c0 <ADC_DiscModeChannelCountConfig>:
  * @param  Number: specifies the discontinuous mode regular channel
  *         count value. This number must be between 1 and 8.
  * @retval None
  */
void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b085      	sub	sp, #20
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
 80009c8:	460b      	mov	r3, r1
 80009ca:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 80009cc:	f04f 0300 	mov.w	r3, #0
 80009d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 80009d2:	f04f 0300 	mov.w	r3, #0
 80009d6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	685b      	ldr	r3, [r3, #4]
 80009dc:	60fb      	str	r3, [r7, #12]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80009e4:	60fb      	str	r3, [r7, #12]
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
 80009e6:	78fb      	ldrb	r3, [r7, #3]
 80009e8:	f103 33ff 	add.w	r3, r3, #4294967295
 80009ec:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 13;
 80009ee:	68bb      	ldr	r3, [r7, #8]
 80009f0:	ea4f 3343 	mov.w	r3, r3, lsl #13
 80009f4:	68fa      	ldr	r2, [r7, #12]
 80009f6:	4313      	orrs	r3, r2
 80009f8:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	68fa      	ldr	r2, [r7, #12]
 80009fe:	605a      	str	r2, [r3, #4]
}
 8000a00:	f107 0714 	add.w	r7, r7, #20
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bc80      	pop	{r7}
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop

08000a0c <ADC_DiscModeCmd>:
  *         on regular group channel.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b083      	sub	sp, #12
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
 8000a14:	460b      	mov	r3, r1
 8000a16:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000a18:	78fb      	ldrb	r3, [r7, #3]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d006      	beq.n	8000a2c <ADC_DiscModeCmd+0x20>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	605a      	str	r2, [r3, #4]
 8000a2a:	e005      	b.n	8000a38 <ADC_DiscModeCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	605a      	str	r2, [r3, #4]
  }
}
 8000a38:	f107 070c 	add.w	r7, r7, #12
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bc80      	pop	{r7}
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop

08000a44 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b085      	sub	sp, #20
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
 8000a4c:	70f9      	strb	r1, [r7, #3]
 8000a4e:	70ba      	strb	r2, [r7, #2]
 8000a50:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000a52:	f04f 0300 	mov.w	r3, #0
 8000a56:	60fb      	str	r3, [r7, #12]
 8000a58:	f04f 0300 	mov.w	r3, #0
 8000a5c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000a5e:	78fb      	ldrb	r3, [r7, #3]
 8000a60:	2b09      	cmp	r3, #9
 8000a62:	d927      	bls.n	8000ab4 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	68db      	ldr	r3, [r3, #12]
 8000a68:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8000a6a:	78fa      	ldrb	r2, [r7, #3]
 8000a6c:	4613      	mov	r3, r2
 8000a6e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a72:	189b      	adds	r3, r3, r2
 8000a74:	f1a3 031e 	sub.w	r3, r3, #30
 8000a78:	f04f 0207 	mov.w	r2, #7
 8000a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a80:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000a82:	68bb      	ldr	r3, [r7, #8]
 8000a84:	ea6f 0303 	mvn.w	r3, r3
 8000a88:	68fa      	ldr	r2, [r7, #12]
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000a8e:	7879      	ldrb	r1, [r7, #1]
 8000a90:	78fa      	ldrb	r2, [r7, #3]
 8000a92:	4613      	mov	r3, r2
 8000a94:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a98:	189b      	adds	r3, r3, r2
 8000a9a:	f1a3 031e 	sub.w	r3, r3, #30
 8000a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000aa2:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8000aa4:	68fa      	ldr	r2, [r7, #12]
 8000aa6:	68bb      	ldr	r3, [r7, #8]
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	68fa      	ldr	r2, [r7, #12]
 8000ab0:	60da      	str	r2, [r3, #12]
 8000ab2:	e022      	b.n	8000afa <ADC_RegularChannelConfig+0xb6>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	691b      	ldr	r3, [r3, #16]
 8000ab8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8000aba:	78fa      	ldrb	r2, [r7, #3]
 8000abc:	4613      	mov	r3, r2
 8000abe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ac2:	189b      	adds	r3, r3, r2
 8000ac4:	f04f 0207 	mov.w	r2, #7
 8000ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8000acc:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000ace:	68bb      	ldr	r3, [r7, #8]
 8000ad0:	ea6f 0303 	mvn.w	r3, r3
 8000ad4:	68fa      	ldr	r2, [r7, #12]
 8000ad6:	4013      	ands	r3, r2
 8000ad8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000ada:	7879      	ldrb	r1, [r7, #1]
 8000adc:	78fa      	ldrb	r2, [r7, #3]
 8000ade:	4613      	mov	r3, r2
 8000ae0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ae4:	189b      	adds	r3, r3, r2
 8000ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8000aea:	60bb      	str	r3, [r7, #8]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8000aec:	68fa      	ldr	r2, [r7, #12]
 8000aee:	68bb      	ldr	r3, [r7, #8]
 8000af0:	4313      	orrs	r3, r2
 8000af2:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	68fa      	ldr	r2, [r7, #12]
 8000af8:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000afa:	78bb      	ldrb	r3, [r7, #2]
 8000afc:	2b06      	cmp	r3, #6
 8000afe:	d827      	bhi.n	8000b50 <ADC_RegularChannelConfig+0x10c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b04:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8000b06:	78bb      	ldrb	r3, [r7, #2]
 8000b08:	f103 32ff 	add.w	r2, r3, #4294967295
 8000b0c:	4613      	mov	r3, r2
 8000b0e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000b12:	189b      	adds	r3, r3, r2
 8000b14:	f04f 021f 	mov.w	r2, #31
 8000b18:	fa02 f303 	lsl.w	r3, r2, r3
 8000b1c:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000b1e:	68bb      	ldr	r3, [r7, #8]
 8000b20:	ea6f 0303 	mvn.w	r3, r3
 8000b24:	68fa      	ldr	r2, [r7, #12]
 8000b26:	4013      	ands	r3, r2
 8000b28:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000b2a:	78f9      	ldrb	r1, [r7, #3]
 8000b2c:	78bb      	ldrb	r3, [r7, #2]
 8000b2e:	f103 32ff 	add.w	r2, r3, #4294967295
 8000b32:	4613      	mov	r3, r2
 8000b34:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000b38:	189b      	adds	r3, r3, r2
 8000b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b3e:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000b40:	68fa      	ldr	r2, [r7, #12]
 8000b42:	68bb      	ldr	r3, [r7, #8]
 8000b44:	4313      	orrs	r3, r2
 8000b46:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	68fa      	ldr	r2, [r7, #12]
 8000b4c:	635a      	str	r2, [r3, #52]	; 0x34
 8000b4e:	e051      	b.n	8000bf4 <ADC_RegularChannelConfig+0x1b0>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000b50:	78bb      	ldrb	r3, [r7, #2]
 8000b52:	2b0c      	cmp	r3, #12
 8000b54:	d827      	bhi.n	8000ba6 <ADC_RegularChannelConfig+0x162>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b5a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8000b5c:	78ba      	ldrb	r2, [r7, #2]
 8000b5e:	4613      	mov	r3, r2
 8000b60:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000b64:	189b      	adds	r3, r3, r2
 8000b66:	f1a3 0323 	sub.w	r3, r3, #35	; 0x23
 8000b6a:	f04f 021f 	mov.w	r2, #31
 8000b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b72:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000b74:	68bb      	ldr	r3, [r7, #8]
 8000b76:	ea6f 0303 	mvn.w	r3, r3
 8000b7a:	68fa      	ldr	r2, [r7, #12]
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000b80:	78f9      	ldrb	r1, [r7, #3]
 8000b82:	78ba      	ldrb	r2, [r7, #2]
 8000b84:	4613      	mov	r3, r2
 8000b86:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000b8a:	189b      	adds	r3, r3, r2
 8000b8c:	f1a3 0323 	sub.w	r3, r3, #35	; 0x23
 8000b90:	fa01 f303 	lsl.w	r3, r1, r3
 8000b94:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000b96:	68fa      	ldr	r2, [r7, #12]
 8000b98:	68bb      	ldr	r3, [r7, #8]
 8000b9a:	4313      	orrs	r3, r2
 8000b9c:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	68fa      	ldr	r2, [r7, #12]
 8000ba2:	631a      	str	r2, [r3, #48]	; 0x30
 8000ba4:	e026      	b.n	8000bf4 <ADC_RegularChannelConfig+0x1b0>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000baa:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8000bac:	78ba      	ldrb	r2, [r7, #2]
 8000bae:	4613      	mov	r3, r2
 8000bb0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000bb4:	189b      	adds	r3, r3, r2
 8000bb6:	f1a3 0341 	sub.w	r3, r3, #65	; 0x41
 8000bba:	f04f 021f 	mov.w	r2, #31
 8000bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc2:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	ea6f 0303 	mvn.w	r3, r3
 8000bca:	68fa      	ldr	r2, [r7, #12]
 8000bcc:	4013      	ands	r3, r2
 8000bce:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000bd0:	78f9      	ldrb	r1, [r7, #3]
 8000bd2:	78ba      	ldrb	r2, [r7, #2]
 8000bd4:	4613      	mov	r3, r2
 8000bd6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000bda:	189b      	adds	r3, r3, r2
 8000bdc:	f1a3 0341 	sub.w	r3, r3, #65	; 0x41
 8000be0:	fa01 f303 	lsl.w	r3, r1, r3
 8000be4:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000be6:	68fa      	ldr	r2, [r7, #12]
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	4313      	orrs	r3, r2
 8000bec:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	68fa      	ldr	r2, [r7, #12]
 8000bf2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8000bf4:	f107 0714 	add.w	r7, r7, #20
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bc80      	pop	{r7}
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop

08000c00 <ADC_ExternalTrigConvCmd>:
  * @param  NewState: new state of the selected ADC external trigger start of conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ExternalTrigConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	460b      	mov	r3, r1
 8000c0a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000c0c:	78fb      	ldrb	r3, [r7, #3]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d006      	beq.n	8000c20 <ADC_ExternalTrigConvCmd+0x20>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	689b      	ldr	r3, [r3, #8]
 8000c16:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	609a      	str	r2, [r3, #8]
 8000c1e:	e005      	b.n	8000c2c <ADC_ExternalTrigConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	689b      	ldr	r3, [r3, #8]
 8000c24:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	609a      	str	r2, [r3, #8]
  }
}
 8000c2c:	f107 070c 	add.w	r7, r7, #12
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bc80      	pop	{r7}
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b083      	sub	sp, #12
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c44:	b29b      	uxth	r3, r3
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	f107 070c 	add.w	r7, r7, #12
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bc80      	pop	{r7}
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop

08000c54 <ADC_GetDualModeConversionValue>:
/**
  * @brief  Returns the last ADC1 and ADC2 conversion result data in dual mode.
  * @retval The Data conversion value.
  */
uint32_t ADC_GetDualModeConversionValue(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  /* Return the dual mode conversion value */
  return (*(__IO uint32_t *) DR_ADDRESS);
 8000c58:	4b02      	ldr	r3, [pc, #8]	; (8000c64 <ADC_GetDualModeConversionValue+0x10>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bc80      	pop	{r7}
 8000c62:	4770      	bx	lr
 8000c64:	4001244c 	andmi	r2, r1, ip, asr #8

08000c68 <ADC_AutoInjectedConvCmd>:
  * @param  NewState: new state of the selected ADC auto injected conversion
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
 8000c70:	460b      	mov	r3, r1
 8000c72:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000c74:	78fb      	ldrb	r3, [r7, #3]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d006      	beq.n	8000c88 <ADC_AutoInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	685b      	ldr	r3, [r3, #4]
 8000c7e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	605a      	str	r2, [r3, #4]
 8000c86:	e005      	b.n	8000c94 <ADC_AutoInjectedConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	605a      	str	r2, [r3, #4]
  }
}
 8000c94:	f107 070c 	add.w	r7, r7, #12
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bc80      	pop	{r7}
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop

08000ca0 <ADC_InjectedDiscModeCmd>:
  *         on injected group channel.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b083      	sub	sp, #12
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
 8000ca8:	460b      	mov	r3, r1
 8000caa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000cac:	78fb      	ldrb	r3, [r7, #3]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d006      	beq.n	8000cc0 <ADC_InjectedDiscModeCmd+0x20>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	605a      	str	r2, [r3, #4]
 8000cbe:	e005      	b.n	8000ccc <ADC_InjectedDiscModeCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	685b      	ldr	r3, [r3, #4]
 8000cc4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	605a      	str	r2, [r3, #4]
  }
}
 8000ccc:	f107 070c 	add.w	r7, r7, #12
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bc80      	pop	{r7}
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <ADC_ExternalTrigInjectedConvConfig>:
  *     @arg ADC_ExternalTrigInjecConv_None: Injected conversion started by software and not
  *                                          by external trigger (for ADC1, ADC2 and ADC3)
  * @retval None
  */
void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b085      	sub	sp, #20
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
 8000ce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000ce2:	f04f 0300 	mov.w	r3, #0
 8000ce6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	689b      	ldr	r3, [r3, #8]
 8000cec:	60fb      	str	r3, [r7, #12]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000cf4:	60fb      	str	r3, [r7, #12]
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8000cf6:	68fa      	ldr	r2, [r7, #12]
 8000cf8:	683b      	ldr	r3, [r7, #0]
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	68fa      	ldr	r2, [r7, #12]
 8000d02:	609a      	str	r2, [r3, #8]
}
 8000d04:	f107 0714 	add.w	r7, r7, #20
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bc80      	pop	{r7}
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop

08000d10 <ADC_ExternalTrigInjectedConvCmd>:
  *         injected conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ExternalTrigInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
 8000d18:	460b      	mov	r3, r1
 8000d1a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d1c:	78fb      	ldrb	r3, [r7, #3]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d006      	beq.n	8000d30 <ADC_ExternalTrigInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	689b      	ldr	r3, [r3, #8]
 8000d26:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	609a      	str	r2, [r3, #8]
 8000d2e:	e005      	b.n	8000d3c <ADC_ExternalTrigInjectedConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	689b      	ldr	r3, [r3, #8]
 8000d34:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	609a      	str	r2, [r3, #8]
  }
}
 8000d3c:	f107 070c 	add.w	r7, r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bc80      	pop	{r7}
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop

08000d48 <ADC_SoftwareStartInjectedConvCmd>:
  * @param  NewState: new state of the selected ADC software start injected conversion.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_SoftwareStartInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	460b      	mov	r3, r1
 8000d52:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d54:	78fb      	ldrb	r3, [r7, #3]
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d006      	beq.n	8000d68 <ADC_SoftwareStartInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	689b      	ldr	r3, [r3, #8]
 8000d5e:	f443 1202 	orr.w	r2, r3, #2129920	; 0x208000
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	609a      	str	r2, [r3, #8]
 8000d66:	e005      	b.n	8000d74 <ADC_SoftwareStartInjectedConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	689b      	ldr	r3, [r3, #8]
 8000d6c:	f423 1202 	bic.w	r2, r3, #2129920	; 0x208000
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	609a      	str	r2, [r3, #8]
  }
}
 8000d74:	f107 070c 	add.w	r7, r7, #12
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bc80      	pop	{r7}
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop

08000d80 <ADC_GetSoftwareStartInjectedConvCmdStatus>:
  * @brief  Gets the selected ADC Software start injected conversion Status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC software start injected conversion (SET or RESET).
  */
FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b085      	sub	sp, #20
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000d88:	f04f 0300 	mov.w	r3, #0
 8000d8c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (uint32_t)RESET)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	689b      	ldr	r3, [r3, #8]
 8000d92:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d003      	beq.n	8000da2 <ADC_GetSoftwareStartInjectedConvCmdStatus+0x22>
  {
    /* JSWSTART bit is set */
    bitstatus = SET;
 8000d9a:	f04f 0301 	mov.w	r3, #1
 8000d9e:	73fb      	strb	r3, [r7, #15]
 8000da0:	e002      	b.n	8000da8 <ADC_GetSoftwareStartInjectedConvCmdStatus+0x28>
  }
  else
  {
    /* JSWSTART bit is reset */
    bitstatus = RESET;
 8000da2:	f04f 0300 	mov.w	r3, #0
 8000da6:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the JSWSTART bit status */
  return  bitstatus;
 8000da8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	f107 0714 	add.w	r7, r7, #20
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bc80      	pop	{r7}
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop

08000db8 <ADC_InjectedChannelConfig>:
  *     @arg ADC_SampleTime_71Cycles5: Sample time equal to 71.5 cycles	
  *     @arg ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b087      	sub	sp, #28
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
 8000dc0:	70f9      	strb	r1, [r7, #3]
 8000dc2:	70ba      	strb	r2, [r7, #2]
 8000dc4:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
 8000dc6:	f04f 0300 	mov.w	r3, #0
 8000dca:	617b      	str	r3, [r7, #20]
 8000dcc:	f04f 0300 	mov.w	r3, #0
 8000dd0:	613b      	str	r3, [r7, #16]
 8000dd2:	f04f 0300 	mov.w	r3, #0
 8000dd6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000dd8:	78fb      	ldrb	r3, [r7, #3]
 8000dda:	2b09      	cmp	r3, #9
 8000ddc:	d927      	bls.n	8000e2e <ADC_InjectedChannelConfig+0x76>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	68db      	ldr	r3, [r3, #12]
 8000de2:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 8000de4:	78fa      	ldrb	r2, [r7, #3]
 8000de6:	4613      	mov	r3, r2
 8000de8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000dec:	189b      	adds	r3, r3, r2
 8000dee:	f1a3 031e 	sub.w	r3, r3, #30
 8000df2:	f04f 0207 	mov.w	r2, #7
 8000df6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfa:	613b      	str	r3, [r7, #16]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000dfc:	693b      	ldr	r3, [r7, #16]
 8000dfe:	ea6f 0303 	mvn.w	r3, r3
 8000e02:	697a      	ldr	r2, [r7, #20]
 8000e04:	4013      	ands	r3, r2
 8000e06:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 8000e08:	7879      	ldrb	r1, [r7, #1]
 8000e0a:	78fa      	ldrb	r2, [r7, #3]
 8000e0c:	4613      	mov	r3, r2
 8000e0e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000e12:	189b      	adds	r3, r3, r2
 8000e14:	f1a3 031e 	sub.w	r3, r3, #30
 8000e18:	fa01 f303 	lsl.w	r3, r1, r3
 8000e1c:	613b      	str	r3, [r7, #16]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8000e1e:	697a      	ldr	r2, [r7, #20]
 8000e20:	693b      	ldr	r3, [r7, #16]
 8000e22:	4313      	orrs	r3, r2
 8000e24:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	697a      	ldr	r2, [r7, #20]
 8000e2a:	60da      	str	r2, [r3, #12]
 8000e2c:	e022      	b.n	8000e74 <ADC_InjectedChannelConfig+0xbc>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	691b      	ldr	r3, [r3, #16]
 8000e32:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8000e34:	78fa      	ldrb	r2, [r7, #3]
 8000e36:	4613      	mov	r3, r2
 8000e38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000e3c:	189b      	adds	r3, r3, r2
 8000e3e:	f04f 0207 	mov.w	r2, #7
 8000e42:	fa02 f303 	lsl.w	r3, r2, r3
 8000e46:	613b      	str	r3, [r7, #16]
    /* Clear the old channel sample time */
    tmpreg1 &= ~tmpreg2;
 8000e48:	693b      	ldr	r3, [r7, #16]
 8000e4a:	ea6f 0303 	mvn.w	r3, r3
 8000e4e:	697a      	ldr	r2, [r7, #20]
 8000e50:	4013      	ands	r3, r2
 8000e52:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000e54:	7879      	ldrb	r1, [r7, #1]
 8000e56:	78fa      	ldrb	r2, [r7, #3]
 8000e58:	4613      	mov	r3, r2
 8000e5a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000e5e:	189b      	adds	r3, r3, r2
 8000e60:	fa01 f303 	lsl.w	r3, r1, r3
 8000e64:	613b      	str	r3, [r7, #16]
    /* Set the new channel sample time */
    tmpreg1 |= tmpreg2;
 8000e66:	697a      	ldr	r2, [r7, #20]
 8000e68:	693b      	ldr	r3, [r7, #16]
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	697a      	ldr	r2, [r7, #20]
 8000e72:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e78:	617b      	str	r3, [r7, #20]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000e80:	ea4f 5313 	mov.w	r3, r3, lsr #20
 8000e84:	60fb      	str	r3, [r7, #12]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	ea6f 0303 	mvn.w	r3, r3
 8000e8e:	b2da      	uxtb	r2, r3
 8000e90:	78bb      	ldrb	r3, [r7, #2]
 8000e92:	18d3      	adds	r3, r2, r3
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	f103 0303 	add.w	r3, r3, #3
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	4613      	mov	r3, r2
 8000ea0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000ea4:	189b      	adds	r3, r3, r2
 8000ea6:	f04f 021f 	mov.w	r2, #31
 8000eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8000eae:	613b      	str	r3, [r7, #16]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8000eb0:	693b      	ldr	r3, [r7, #16]
 8000eb2:	ea6f 0303 	mvn.w	r3, r3
 8000eb6:	697a      	ldr	r2, [r7, #20]
 8000eb8:	4013      	ands	r3, r2
 8000eba:	617b      	str	r3, [r7, #20]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8000ebc:	78f9      	ldrb	r1, [r7, #3]
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	ea6f 0303 	mvn.w	r3, r3
 8000ec6:	b2da      	uxtb	r2, r3
 8000ec8:	78bb      	ldrb	r3, [r7, #2]
 8000eca:	18d3      	adds	r3, r2, r3
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	f103 0303 	add.w	r3, r3, #3
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	461a      	mov	r2, r3
 8000ed6:	4613      	mov	r3, r2
 8000ed8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000edc:	189b      	adds	r3, r3, r2
 8000ede:	fa01 f303 	lsl.w	r3, r1, r3
 8000ee2:	613b      	str	r3, [r7, #16]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8000ee4:	697a      	ldr	r2, [r7, #20]
 8000ee6:	693b      	ldr	r3, [r7, #16]
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	617b      	str	r3, [r7, #20]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	697a      	ldr	r2, [r7, #20]
 8000ef0:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000ef2:	f107 071c 	add.w	r7, r7, #28
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bc80      	pop	{r7}
 8000efa:	4770      	bx	lr

08000efc <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *   This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b085      	sub	sp, #20
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	460b      	mov	r3, r1
 8000f06:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 8000f08:	f04f 0300 	mov.w	r3, #0
 8000f0c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 8000f0e:	f04f 0300 	mov.w	r3, #0
 8000f12:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f18:	60fb      	str	r3, [r7, #12]
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8000f20:	60fb      	str	r3, [r7, #12]
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
 8000f22:	78fb      	ldrb	r3, [r7, #3]
 8000f24:	f103 33ff 	add.w	r3, r3, #4294967295
 8000f28:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 20;
 8000f2a:	68bb      	ldr	r3, [r7, #8]
 8000f2c:	ea4f 5303 	mov.w	r3, r3, lsl #20
 8000f30:	68fa      	ldr	r2, [r7, #12]
 8000f32:	4313      	orrs	r3, r2
 8000f34:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	68fa      	ldr	r2, [r7, #12]
 8000f3a:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000f3c:	f107 0714 	add.w	r7, r7, #20
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bc80      	pop	{r7}
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	4613      	mov	r3, r2
 8000f52:	460a      	mov	r2, r1
 8000f54:	70fa      	strb	r2, [r7, #3]
 8000f56:	803b      	strh	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8000f58:	f04f 0300 	mov.w	r3, #0
 8000f5c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  
  
  tmp = (uint32_t)ADCx;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel;
 8000f62:	78fa      	ldrb	r2, [r7, #3]
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	18d3      	adds	r3, r2, r3
 8000f68:	60fb      	str	r3, [r7, #12]
  
  /* Set the selected injected channel data offset */
  *(__IO uint32_t *) tmp = (uint32_t)Offset;
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	883a      	ldrh	r2, [r7, #0]
 8000f6e:	601a      	str	r2, [r3, #0]
}
 8000f70:	f107 0714 	add.w	r7, r7, #20
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc80      	pop	{r7}
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop

08000f7c <ADC_GetInjectedConversionValue>:
  *     @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *     @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	460b      	mov	r3, r1
 8000f86:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
 8000f88:	f04f 0300 	mov.w	r3, #0
 8000f8c:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel + JDR_Offset;
 8000f92:	78fa      	ldrb	r2, [r7, #3]
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	18d3      	adds	r3, r2, r3
 8000f98:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8000f9c:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp);   
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	b29b      	uxth	r3, r3
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f107 0714 	add.w	r7, r7, #20
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bc80      	pop	{r7}
 8000fae:	4770      	bx	lr

08000fb0 <ADC_AnalogWatchdogCmd>:
  *     @arg ADC_AnalogWatchdog_AllRegAllInjecEnable: Analog watchdog on all regular and injected channels
  *     @arg ADC_AnalogWatchdog_None: No channel guarded by the analog watchdog
  * @retval None	  
  */
void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b085      	sub	sp, #20
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000fba:	f04f 0300 	mov.w	r3, #0
 8000fbe:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	60fb      	str	r3, [r7, #12]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8000fcc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000fd0:	60fb      	str	r3, [r7, #12]
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8000fd2:	68fa      	ldr	r2, [r7, #12]
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	68fa      	ldr	r2, [r7, #12]
 8000fde:	605a      	str	r2, [r3, #4]
}
 8000fe0:	f107 0714 	add.w	r7, r7, #20
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bc80      	pop	{r7}
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <ADC_AnalogWatchdogThresholdsConfig>:
  *   This parameter must be a 12bit value.
  * @retval None
  */
void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,
                                        uint16_t LowThreshold)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	460a      	mov	r2, r1
 8000ff8:	807a      	strh	r2, [r7, #2]
 8000ffa:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));
  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8000ffc:	887a      	ldrh	r2, [r7, #2]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	625a      	str	r2, [r3, #36]	; 0x24
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8001002:	883a      	ldrh	r2, [r7, #0]
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001008:	f107 070c 	add.w	r7, r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	bc80      	pop	{r7}
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop

08001014 <ADC_AnalogWatchdogSingleChannelConfig>:
  *     @arg ADC_Channel_16: ADC Channel16 selected
  *     @arg ADC_Channel_17: ADC Channel17 selected
  * @retval None
  */
void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel)
{
 8001014:	b480      	push	{r7}
 8001016:	b085      	sub	sp, #20
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	460b      	mov	r3, r1
 800101e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0;
 8001020:	f04f 0300 	mov.w	r3, #0
 8001024:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	60fb      	str	r3, [r7, #12]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	f023 031f 	bic.w	r3, r3, #31
 8001032:	60fb      	str	r3, [r7, #12]
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8001034:	78fb      	ldrb	r3, [r7, #3]
 8001036:	68fa      	ldr	r2, [r7, #12]
 8001038:	4313      	orrs	r3, r2
 800103a:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	68fa      	ldr	r2, [r7, #12]
 8001040:	605a      	str	r2, [r3, #4]
}
 8001042:	f107 0714 	add.w	r7, r7, #20
 8001046:	46bd      	mov	sp, r7
 8001048:	bc80      	pop	{r7}
 800104a:	4770      	bx	lr

0800104c <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	4603      	mov	r3, r0
 8001054:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d006      	beq.n	800106a <ADC_TempSensorVrefintCmd+0x1e>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 800105c:	4b08      	ldr	r3, [pc, #32]	; (8001080 <ADC_TempSensorVrefintCmd+0x34>)
 800105e:	4a08      	ldr	r2, [pc, #32]	; (8001080 <ADC_TempSensorVrefintCmd+0x34>)
 8001060:	6892      	ldr	r2, [r2, #8]
 8001062:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001066:	609a      	str	r2, [r3, #8]
 8001068:	e005      	b.n	8001076 <ADC_TempSensorVrefintCmd+0x2a>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 800106a:	4b05      	ldr	r3, [pc, #20]	; (8001080 <ADC_TempSensorVrefintCmd+0x34>)
 800106c:	4a04      	ldr	r2, [pc, #16]	; (8001080 <ADC_TempSensorVrefintCmd+0x34>)
 800106e:	6892      	ldr	r2, [r2, #8]
 8001070:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8001074:	609a      	str	r2, [r3, #8]
  }
}
 8001076:	f107 070c 	add.w	r7, r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	bc80      	pop	{r7}
 800107e:	4770      	bx	lr
 8001080:	40012400 	andmi	r2, r1, r0, lsl #8

08001084 <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
  *     @arg ADC_FLAG_STRT: Start of regular group conversion flag
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8001084:	b480      	push	{r7}
 8001086:	b085      	sub	sp, #20
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	460b      	mov	r3, r1
 800108e:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 8001090:	f04f 0300 	mov.w	r3, #0
 8001094:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));
  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681a      	ldr	r2, [r3, #0]
 800109a:	78fb      	ldrb	r3, [r7, #3]
 800109c:	4013      	ands	r3, r2
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d003      	beq.n	80010aa <ADC_GetFlagStatus+0x26>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 80010a2:	f04f 0301 	mov.w	r3, #1
 80010a6:	73fb      	strb	r3, [r7, #15]
 80010a8:	e002      	b.n	80010b0 <ADC_GetFlagStatus+0x2c>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 80010aa:	f04f 0300 	mov.w	r3, #0
 80010ae:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80010b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	f107 0714 	add.w	r7, r7, #20
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bc80      	pop	{r7}
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop

080010c0 <ADC_ClearFlag>:
  *     @arg ADC_FLAG_JSTRT: Start of injected group conversion flag
  *     @arg ADC_FLAG_STRT: Start of regular group conversion flag
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	460b      	mov	r3, r1
 80010ca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));
  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 80010cc:	78fb      	ldrb	r3, [r7, #3]
 80010ce:	ea6f 0203 	mvn.w	r2, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	601a      	str	r2, [r3, #0]
}
 80010d6:	f107 070c 	add.w	r7, r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	bc80      	pop	{r7}
 80010de:	4770      	bx	lr

080010e0 <ADC_GetITStatus>:
  *     @arg ADC_IT_AWD: Analog watchdog interrupt mask
  *     @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  * @retval The new state of ADC_IT (SET or RESET).
  */
ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b087      	sub	sp, #28
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	460b      	mov	r3, r1
 80010ea:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;
 80010ec:	f04f 0300 	mov.w	r3, #0
 80010f0:	75fb      	strb	r3, [r7, #23]
  uint32_t itmask = 0, enablestatus = 0;
 80010f2:	f04f 0300 	mov.w	r3, #0
 80010f6:	613b      	str	r3, [r7, #16]
 80010f8:	f04f 0300 	mov.w	r3, #0
 80010fc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
 80010fe:	887b      	ldrh	r3, [r7, #2]
 8001100:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8001104:	b29b      	uxth	r3, r3
 8001106:	613b      	str	r3, [r7, #16]
  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (uint8_t)ADC_IT) ;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	685a      	ldr	r2, [r3, #4]
 800110c:	887b      	ldrh	r3, [r7, #2]
 800110e:	b2db      	uxtb	r3, r3
 8001110:	4013      	ands	r3, r2
 8001112:	60fb      	str	r3, [r7, #12]
  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	693b      	ldr	r3, [r7, #16]
 800111a:	4013      	ands	r3, r2
 800111c:	2b00      	cmp	r3, #0
 800111e:	d006      	beq.n	800112e <ADC_GetITStatus+0x4e>
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d003      	beq.n	800112e <ADC_GetITStatus+0x4e>
  {
    /* ADC_IT is set */
    bitstatus = SET;
 8001126:	f04f 0301 	mov.w	r3, #1
 800112a:	75fb      	strb	r3, [r7, #23]
 800112c:	e002      	b.n	8001134 <ADC_GetITStatus+0x54>
  }
  else
  {
    /* ADC_IT is reset */
    bitstatus = RESET;
 800112e:	f04f 0300 	mov.w	r3, #0
 8001132:	75fb      	strb	r3, [r7, #23]
  }
  /* Return the ADC_IT status */
  return  bitstatus;
 8001134:	7dfb      	ldrb	r3, [r7, #23]
}
 8001136:	4618      	mov	r0, r3
 8001138:	f107 071c 	add.w	r7, r7, #28
 800113c:	46bd      	mov	sp, r7
 800113e:	bc80      	pop	{r7}
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop

08001144 <ADC_ClearITPendingBit>:
  *     @arg ADC_IT_AWD: Analog watchdog interrupt mask
  *     @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  * @retval None
  */
void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
 8001144:	b480      	push	{r7}
 8001146:	b085      	sub	sp, #20
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	460b      	mov	r3, r1
 800114e:	807b      	strh	r3, [r7, #2]
  uint8_t itmask = 0;
 8001150:	f04f 0300 	mov.w	r3, #0
 8001154:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT));
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
 8001156:	887b      	ldrh	r3, [r7, #2]
 8001158:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800115c:	b29b      	uxth	r3, r3
 800115e:	73fb      	strb	r3, [r7, #15]
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	ea6f 0203 	mvn.w	r2, r3
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	601a      	str	r2, [r3, #0]
}
 800116a:	f107 0714 	add.w	r7, r7, #20
 800116e:	46bd      	mov	sp, r7
 8001170:	bc80      	pop	{r7}
 8001172:	4770      	bx	lr

08001174 <BKP_DeInit>:
  * @brief  Deinitializes the BKP peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void BKP_DeInit(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  RCC_BackupResetCmd(ENABLE);
 8001178:	f04f 0001 	mov.w	r0, #1
 800117c:	f004 ff60 	bl	8006040 <RCC_BackupResetCmd>
  RCC_BackupResetCmd(DISABLE);
 8001180:	f04f 0000 	mov.w	r0, #0
 8001184:	f004 ff5c 	bl	8006040 <RCC_BackupResetCmd>
}
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop

0800118c <BKP_TamperPinLevelConfig>:
  *     @arg BKP_TamperPinLevel_High: Tamper pin active on high level
  *     @arg BKP_TamperPinLevel_Low: Tamper pin active on low level
  * @retval None
  */
void BKP_TamperPinLevelConfig(uint16_t BKP_TamperPinLevel)
{
 800118c:	b480      	push	{r7}
 800118e:	b083      	sub	sp, #12
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_BKP_TAMPER_PIN_LEVEL(BKP_TamperPinLevel));
  *(__IO uint32_t *) CR_TPAL_BB = BKP_TamperPinLevel;
 8001196:	4b04      	ldr	r3, [pc, #16]	; (80011a8 <BKP_TamperPinLevelConfig+0x1c>)
 8001198:	88fa      	ldrh	r2, [r7, #6]
 800119a:	601a      	str	r2, [r3, #0]
}
 800119c:	f107 070c 	add.w	r7, r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bc80      	pop	{r7}
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	420d8604 	andmi	r8, sp, #4, 12	; 0x400000

080011ac <BKP_TamperPinCmd>:
  * @param  NewState: new state of the Tamper Pin activation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void BKP_TamperPinCmd(FunctionalState NewState)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	4603      	mov	r3, r0
 80011b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_TPE_BB = (uint32_t)NewState;
 80011b6:	4b04      	ldr	r3, [pc, #16]	; (80011c8 <BKP_TamperPinCmd+0x1c>)
 80011b8:	79fa      	ldrb	r2, [r7, #7]
 80011ba:	601a      	str	r2, [r3, #0]
}
 80011bc:	f107 070c 	add.w	r7, r7, #12
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bc80      	pop	{r7}
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	420d8600 	andmi	r8, sp, #0, 12

080011cc <BKP_ITConfig>:
  * @param  NewState: new state of the Tamper Pin Interrupt.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void BKP_ITConfig(FunctionalState NewState)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_TPIE_BB = (uint32_t)NewState;
 80011d6:	4b04      	ldr	r3, [pc, #16]	; (80011e8 <BKP_ITConfig+0x1c>)
 80011d8:	79fa      	ldrb	r2, [r7, #7]
 80011da:	601a      	str	r2, [r3, #0]
}
 80011dc:	f107 070c 	add.w	r7, r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bc80      	pop	{r7}
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	420d8688 	andmi	r8, sp, #136, 12	; 0x8800000

080011ec <BKP_RTCOutputConfig>:
  *     @arg BKP_RTCOutputSource_Second: output the RTC Second pulse signal on
  *                                      the Tamper pin.  
  * @retval None
  */
void BKP_RTCOutputConfig(uint16_t BKP_RTCOutputSource)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4603      	mov	r3, r0
 80011f4:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpreg = 0;
 80011f6:	f04f 0300 	mov.w	r3, #0
 80011fa:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_BKP_RTC_OUTPUT_SOURCE(BKP_RTCOutputSource));
  tmpreg = BKP->RTCCR;
 80011fc:	4b09      	ldr	r3, [pc, #36]	; (8001224 <BKP_RTCOutputConfig+0x38>)
 80011fe:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001200:	81fb      	strh	r3, [r7, #14]
  /* Clear CCO, ASOE and ASOS bits */
  tmpreg &= RTCCR_MASK;
 8001202:	89fb      	ldrh	r3, [r7, #14]
 8001204:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 8001208:	81fb      	strh	r3, [r7, #14]
  
  /* Set CCO, ASOE and ASOS bits according to BKP_RTCOutputSource value */
  tmpreg |= BKP_RTCOutputSource;
 800120a:	89fa      	ldrh	r2, [r7, #14]
 800120c:	88fb      	ldrh	r3, [r7, #6]
 800120e:	4313      	orrs	r3, r2
 8001210:	81fb      	strh	r3, [r7, #14]
  /* Store the new value */
  BKP->RTCCR = tmpreg;
 8001212:	4b04      	ldr	r3, [pc, #16]	; (8001224 <BKP_RTCOutputConfig+0x38>)
 8001214:	89fa      	ldrh	r2, [r7, #14]
 8001216:	859a      	strh	r2, [r3, #44]	; 0x2c
}
 8001218:	f107 0714 	add.w	r7, r7, #20
 800121c:	46bd      	mov	sp, r7
 800121e:	bc80      	pop	{r7}
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	40006c00 	andmi	r6, r0, r0, lsl #24

08001228 <BKP_SetRTCCalibrationValue>:
  * @param  CalibrationValue: specifies the RTC Clock Calibration value.
  *   This parameter must be a number between 0 and 0x7F.
  * @retval None
  */
void BKP_SetRTCCalibrationValue(uint8_t CalibrationValue)
{
 8001228:	b480      	push	{r7}
 800122a:	b085      	sub	sp, #20
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	71fb      	strb	r3, [r7, #7]
  uint16_t tmpreg = 0;
 8001232:	f04f 0300 	mov.w	r3, #0
 8001236:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_BKP_CALIBRATION_VALUE(CalibrationValue));
  tmpreg = BKP->RTCCR;
 8001238:	4b09      	ldr	r3, [pc, #36]	; (8001260 <BKP_SetRTCCalibrationValue+0x38>)
 800123a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800123c:	81fb      	strh	r3, [r7, #14]
  /* Clear CAL[6:0] bits */
  tmpreg &= RTCCR_CAL_MASK;
 800123e:	89fb      	ldrh	r3, [r7, #14]
 8001240:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001244:	81fb      	strh	r3, [r7, #14]
  /* Set CAL[6:0] bits according to CalibrationValue value */
  tmpreg |= CalibrationValue;
 8001246:	79fb      	ldrb	r3, [r7, #7]
 8001248:	b29a      	uxth	r2, r3
 800124a:	89fb      	ldrh	r3, [r7, #14]
 800124c:	4313      	orrs	r3, r2
 800124e:	81fb      	strh	r3, [r7, #14]
  /* Store the new value */
  BKP->RTCCR = tmpreg;
 8001250:	4b03      	ldr	r3, [pc, #12]	; (8001260 <BKP_SetRTCCalibrationValue+0x38>)
 8001252:	89fa      	ldrh	r2, [r7, #14]
 8001254:	859a      	strh	r2, [r3, #44]	; 0x2c
}
 8001256:	f107 0714 	add.w	r7, r7, #20
 800125a:	46bd      	mov	sp, r7
 800125c:	bc80      	pop	{r7}
 800125e:	4770      	bx	lr
 8001260:	40006c00 	andmi	r6, r0, r0, lsl #24

08001264 <BKP_WriteBackupRegister>:
  *   This parameter can be BKP_DRx where x:[1, 42]
  * @param  Data: data to write
  * @retval None
  */
void BKP_WriteBackupRegister(uint16_t BKP_DR, uint16_t Data)
{
 8001264:	b480      	push	{r7}
 8001266:	b085      	sub	sp, #20
 8001268:	af00      	add	r7, sp, #0
 800126a:	4602      	mov	r2, r0
 800126c:	460b      	mov	r3, r1
 800126e:	80fa      	strh	r2, [r7, #6]
 8001270:	80bb      	strh	r3, [r7, #4]
  __IO uint32_t tmp = 0;
 8001272:	f04f 0300 	mov.w	r3, #0
 8001276:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  tmp = (uint32_t)BKP_BASE; 
 8001278:	4b06      	ldr	r3, [pc, #24]	; (8001294 <BKP_WriteBackupRegister+0x30>)
 800127a:	60fb      	str	r3, [r7, #12]
  tmp += BKP_DR;
 800127c:	88fa      	ldrh	r2, [r7, #6]
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	18d3      	adds	r3, r2, r3
 8001282:	60fb      	str	r3, [r7, #12]

  *(__IO uint32_t *) tmp = Data;
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	88ba      	ldrh	r2, [r7, #4]
 8001288:	601a      	str	r2, [r3, #0]
}
 800128a:	f107 0714 	add.w	r7, r7, #20
 800128e:	46bd      	mov	sp, r7
 8001290:	bc80      	pop	{r7}
 8001292:	4770      	bx	lr
 8001294:	40006c00 	andmi	r6, r0, r0, lsl #24

08001298 <BKP_ReadBackupRegister>:
  * @param  BKP_DR: specifies the Data Backup Register.
  *   This parameter can be BKP_DRx where x:[1, 42]
  * @retval The content of the specified Data Backup Register
  */
uint16_t BKP_ReadBackupRegister(uint16_t BKP_DR)
{
 8001298:	b480      	push	{r7}
 800129a:	b085      	sub	sp, #20
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmp = 0;
 80012a2:	f04f 0300 	mov.w	r3, #0
 80012a6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  tmp = (uint32_t)BKP_BASE; 
 80012a8:	4b07      	ldr	r3, [pc, #28]	; (80012c8 <BKP_ReadBackupRegister+0x30>)
 80012aa:	60fb      	str	r3, [r7, #12]
  tmp += BKP_DR;
 80012ac:	88fa      	ldrh	r2, [r7, #6]
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	18d3      	adds	r3, r2, r3
 80012b2:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint16_t *) tmp);
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	881b      	ldrh	r3, [r3, #0]
 80012b8:	b29b      	uxth	r3, r3
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	f107 0714 	add.w	r7, r7, #20
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bc80      	pop	{r7}
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	40006c00 	andmi	r6, r0, r0, lsl #24

080012cc <BKP_GetFlagStatus>:
  * @brief  Checks whether the Tamper Pin Event flag is set or not.
  * @param  None
  * @retval The new state of the Tamper Pin Event flag (SET or RESET).
  */
FlagStatus BKP_GetFlagStatus(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  return (FlagStatus)(*(__IO uint32_t *) CSR_TEF_BB);
 80012d0:	4b03      	ldr	r3, [pc, #12]	; (80012e0 <BKP_GetFlagStatus+0x14>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	b2db      	uxtb	r3, r3
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	46bd      	mov	sp, r7
 80012da:	bc80      	pop	{r7}
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	420d86a0 	andmi	r8, sp, #160, 12	; 0xa000000

080012e4 <BKP_ClearFlag>:
  * @brief  Clears Tamper Pin Event pending flag.
  * @param  None
  * @retval None
  */
void BKP_ClearFlag(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  /* Set CTE bit to clear Tamper Pin Event flag */
  BKP->CSR |= BKP_CSR_CTE;
 80012e8:	4b05      	ldr	r3, [pc, #20]	; (8001300 <BKP_ClearFlag+0x1c>)
 80012ea:	4a05      	ldr	r2, [pc, #20]	; (8001300 <BKP_ClearFlag+0x1c>)
 80012ec:	8e92      	ldrh	r2, [r2, #52]	; 0x34
 80012ee:	b292      	uxth	r2, r2
 80012f0:	f042 0201 	orr.w	r2, r2, #1
 80012f4:	b292      	uxth	r2, r2
 80012f6:	869a      	strh	r2, [r3, #52]	; 0x34
}
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bc80      	pop	{r7}
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	40006c00 	andmi	r6, r0, r0, lsl #24

08001304 <BKP_GetITStatus>:
  * @brief  Checks whether the Tamper Pin Interrupt has occurred or not.
  * @param  None
  * @retval The new state of the Tamper Pin Interrupt (SET or RESET).
  */
ITStatus BKP_GetITStatus(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  return (ITStatus)(*(__IO uint32_t *) CSR_TIF_BB);
 8001308:	4b03      	ldr	r3, [pc, #12]	; (8001318 <BKP_GetITStatus+0x14>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	b2db      	uxtb	r3, r3
}
 800130e:	4618      	mov	r0, r3
 8001310:	46bd      	mov	sp, r7
 8001312:	bc80      	pop	{r7}
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	420d86a4 	andmi	r8, sp, #164, 12	; 0xa400000

0800131c <BKP_ClearITPendingBit>:
  * @brief  Clears Tamper Pin Interrupt pending bit.
  * @param  None
  * @retval None
  */
void BKP_ClearITPendingBit(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  /* Set CTI bit to clear Tamper Pin Interrupt pending bit */
  BKP->CSR |= BKP_CSR_CTI;
 8001320:	4b05      	ldr	r3, [pc, #20]	; (8001338 <BKP_ClearITPendingBit+0x1c>)
 8001322:	4a05      	ldr	r2, [pc, #20]	; (8001338 <BKP_ClearITPendingBit+0x1c>)
 8001324:	8e92      	ldrh	r2, [r2, #52]	; 0x34
 8001326:	b292      	uxth	r2, r2
 8001328:	f042 0202 	orr.w	r2, r2, #2
 800132c:	b292      	uxth	r2, r2
 800132e:	869a      	strh	r2, [r3, #52]	; 0x34
}
 8001330:	46bd      	mov	sp, r7
 8001332:	bc80      	pop	{r7}
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	40006c00 	andmi	r6, r0, r0, lsl #24

0800133c <CAN_DeInit>:
  * @brief  Deinitializes the CAN peripheral registers to their default reset values.
  * @param  CANx: where x can be 1 or 2 to select the CAN peripheral.
  * @retval None.
  */
void CAN_DeInit(CAN_TypeDef* CANx)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
 
  if (CANx == CAN1)
 8001344:	687a      	ldr	r2, [r7, #4]
 8001346:	4b10      	ldr	r3, [pc, #64]	; (8001388 <CAN_DeInit+0x4c>)
 8001348:	429a      	cmp	r2, r3
 800134a:	d10c      	bne.n	8001366 <CAN_DeInit+0x2a>
  {
    /* Enable CAN1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
 800134c:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8001350:	f04f 0101 	mov.w	r1, #1
 8001354:	f004 fe54 	bl	8006000 <RCC_APB1PeriphResetCmd>
    /* Release CAN1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE);
 8001358:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 800135c:	f04f 0100 	mov.w	r1, #0
 8001360:	f004 fe4e 	bl	8006000 <RCC_APB1PeriphResetCmd>
 8001364:	e00b      	b.n	800137e <CAN_DeInit+0x42>
  }
  else
  {  
    /* Enable CAN2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE);
 8001366:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800136a:	f04f 0101 	mov.w	r1, #1
 800136e:	f004 fe47 	bl	8006000 <RCC_APB1PeriphResetCmd>
    /* Release CAN2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE);
 8001372:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8001376:	f04f 0100 	mov.w	r1, #0
 800137a:	f004 fe41 	bl	8006000 <RCC_APB1PeriphResetCmd>
  }
}
 800137e:	f107 0708 	add.w	r7, r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40006400 	andmi	r6, r0, r0, lsl #8

0800138c <CAN_Init>:
  *                         CAN peripheral.
  * @retval Constant indicates initialization succeed which will be 
  *         CAN_InitStatus_Failed or CAN_InitStatus_Success.
  */
uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct)
{
 800138c:	b480      	push	{r7}
 800138e:	b085      	sub	sp, #20
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	6039      	str	r1, [r7, #0]
  uint8_t InitStatus = CAN_InitStatus_Failed;
 8001396:	f04f 0300 	mov.w	r3, #0
 800139a:	73fb      	strb	r3, [r7, #15]
  uint32_t wait_ack = 0x00000000;
 800139c:	f04f 0300 	mov.w	r3, #0
 80013a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));

  /* Exit from sleep mode */
  CANx->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f023 0202 	bic.w	r2, r3, #2
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	601a      	str	r2, [r3, #0]

  /* Request initialisation */
  CANx->MCR |= CAN_MCR_INRQ ;
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f043 0201 	orr.w	r2, r3, #1
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	601a      	str	r2, [r3, #0]

  /* Wait the acknowledge */
  while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 80013ba:	e003      	b.n	80013c4 <CAN_Init+0x38>
  {
    wait_ack++;
 80013bc:	68bb      	ldr	r3, [r7, #8]
 80013be:	f103 0301 	add.w	r3, r3, #1
 80013c2:	60bb      	str	r3, [r7, #8]

  /* Request initialisation */
  CANx->MCR |= CAN_MCR_INRQ ;

  /* Wait the acknowledge */
  while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f003 0301 	and.w	r3, r3, #1
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d104      	bne.n	80013da <CAN_Init+0x4e>
 80013d0:	68ba      	ldr	r2, [r7, #8]
 80013d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013d6:	429a      	cmp	r2, r3
 80013d8:	d1f0      	bne.n	80013bc <CAN_Init+0x30>
  {
    wait_ack++;
  }

  /* Check acknowledge */
  if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	f003 0301 	and.w	r3, r3, #1
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d103      	bne.n	80013ee <CAN_Init+0x62>
  {
    InitStatus = CAN_InitStatus_Failed;
 80013e6:	f04f 0300 	mov.w	r3, #0
 80013ea:	73fb      	strb	r3, [r7, #15]
 80013ec:	e0a5      	b.n	800153a <CAN_Init+0x1ae>
  }
  else 
  {
    /* Set the time triggered communication mode */
    if (CAN_InitStruct->CAN_TTCM == ENABLE)
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	799b      	ldrb	r3, [r3, #6]
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d106      	bne.n	8001404 <CAN_Init+0x78>
    {
      CANx->MCR |= CAN_MCR_TTCM;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	e005      	b.n	8001410 <CAN_Init+0x84>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TTCM;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	601a      	str	r2, [r3, #0]
    }

    /* Set the automatic bus-off management */
    if (CAN_InitStruct->CAN_ABOM == ENABLE)
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	79db      	ldrb	r3, [r3, #7]
 8001414:	2b01      	cmp	r3, #1
 8001416:	d106      	bne.n	8001426 <CAN_Init+0x9a>
    {
      CANx->MCR |= CAN_MCR_ABOM;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	e005      	b.n	8001432 <CAN_Init+0xa6>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_ABOM;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	601a      	str	r2, [r3, #0]
    }

    /* Set the automatic wake-up mode */
    if (CAN_InitStruct->CAN_AWUM == ENABLE)
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	7a1b      	ldrb	r3, [r3, #8]
 8001436:	2b01      	cmp	r3, #1
 8001438:	d106      	bne.n	8001448 <CAN_Init+0xbc>
    {
      CANx->MCR |= CAN_MCR_AWUM;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f043 0220 	orr.w	r2, r3, #32
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	e005      	b.n	8001454 <CAN_Init+0xc8>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_AWUM;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f023 0220 	bic.w	r2, r3, #32
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	601a      	str	r2, [r3, #0]
    }

    /* Set the no automatic retransmission */
    if (CAN_InitStruct->CAN_NART == ENABLE)
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	7a5b      	ldrb	r3, [r3, #9]
 8001458:	2b01      	cmp	r3, #1
 800145a:	d106      	bne.n	800146a <CAN_Init+0xde>
    {
      CANx->MCR |= CAN_MCR_NART;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f043 0210 	orr.w	r2, r3, #16
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	e005      	b.n	8001476 <CAN_Init+0xea>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_NART;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f023 0210 	bic.w	r2, r3, #16
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	601a      	str	r2, [r3, #0]
    }

    /* Set the receive FIFO locked mode */
    if (CAN_InitStruct->CAN_RFLM == ENABLE)
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	7a9b      	ldrb	r3, [r3, #10]
 800147a:	2b01      	cmp	r3, #1
 800147c:	d106      	bne.n	800148c <CAN_Init+0x100>
    {
      CANx->MCR |= CAN_MCR_RFLM;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f043 0208 	orr.w	r2, r3, #8
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	601a      	str	r2, [r3, #0]
 800148a:	e005      	b.n	8001498 <CAN_Init+0x10c>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_RFLM;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f023 0208 	bic.w	r2, r3, #8
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	601a      	str	r2, [r3, #0]
    }

    /* Set the transmit FIFO priority */
    if (CAN_InitStruct->CAN_TXFP == ENABLE)
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	7adb      	ldrb	r3, [r3, #11]
 800149c:	2b01      	cmp	r3, #1
 800149e:	d106      	bne.n	80014ae <CAN_Init+0x122>
    {
      CANx->MCR |= CAN_MCR_TXFP;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f043 0204 	orr.w	r2, r3, #4
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	e005      	b.n	80014ba <CAN_Init+0x12e>
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f023 0204 	bic.w	r2, r3, #4
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	601a      	str	r2, [r3, #0]
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	789b      	ldrb	r3, [r3, #2]
 80014be:	ea4f 7283 	mov.w	r2, r3, lsl #30
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	78db      	ldrb	r3, [r3, #3]
 80014c6:	ea4f 6303 	mov.w	r3, r3, lsl #24
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 80014ca:	431a      	orrs	r2, r3
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	791b      	ldrb	r3, [r3, #4]
 80014d0:	ea4f 4303 	mov.w	r3, r3, lsl #16
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 80014d4:	431a      	orrs	r2, r3
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	795b      	ldrb	r3, [r3, #5]
 80014da:	ea4f 5303 	mov.w	r3, r3, lsl #20
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 80014de:	431a      	orrs	r2, r3
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	881b      	ldrh	r3, [r3, #0]
 80014e4:	f103 33ff 	add.w	r3, r3, #4294967295

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 80014e8:	431a      	orrs	r2, r3
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	61da      	str	r2, [r3, #28]
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);

    /* Request leave initialisation */
    CANx->MCR &= ~(uint32_t)CAN_MCR_INRQ;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f023 0201 	bic.w	r2, r3, #1
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	601a      	str	r2, [r3, #0]

   /* Wait the acknowledge */
   wait_ack = 0;
 80014fa:	f04f 0300 	mov.w	r3, #0
 80014fe:	60bb      	str	r3, [r7, #8]

   while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 8001500:	e003      	b.n	800150a <CAN_Init+0x17e>
   {
     wait_ack++;
 8001502:	68bb      	ldr	r3, [r7, #8]
 8001504:	f103 0301 	add.w	r3, r3, #1
 8001508:	60bb      	str	r3, [r7, #8]
    CANx->MCR &= ~(uint32_t)CAN_MCR_INRQ;

   /* Wait the acknowledge */
   wait_ack = 0;

   while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	f003 0301 	and.w	r3, r3, #1
 8001512:	2b00      	cmp	r3, #0
 8001514:	d004      	beq.n	8001520 <CAN_Init+0x194>
 8001516:	68ba      	ldr	r2, [r7, #8]
 8001518:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800151c:	429a      	cmp	r2, r3
 800151e:	d1f0      	bne.n	8001502 <CAN_Init+0x176>
   {
     wait_ack++;
   }

    /* ...and check acknowledged */
    if ((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f003 0301 	and.w	r3, r3, #1
 8001528:	2b00      	cmp	r3, #0
 800152a:	d003      	beq.n	8001534 <CAN_Init+0x1a8>
    {
      InitStatus = CAN_InitStatus_Failed;
 800152c:	f04f 0300 	mov.w	r3, #0
 8001530:	73fb      	strb	r3, [r7, #15]
 8001532:	e002      	b.n	800153a <CAN_Init+0x1ae>
    }
    else
    {
      InitStatus = CAN_InitStatus_Success ;
 8001534:	f04f 0301 	mov.w	r3, #1
 8001538:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* At this step, return the status of initialization */
  return InitStatus;
 800153a:	7bfb      	ldrb	r3, [r7, #15]
}
 800153c:	4618      	mov	r0, r3
 800153e:	f107 0714 	add.w	r7, r7, #20
 8001542:	46bd      	mov	sp, r7
 8001544:	bc80      	pop	{r7}
 8001546:	4770      	bx	lr

08001548 <CAN_FilterInit>:
  *                               structure that contains the configuration 
  *                               information.
  * @retval None.
  */
void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct)
{
 8001548:	b480      	push	{r7}
 800154a:	b085      	sub	sp, #20
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  uint32_t filter_number_bit_pos = 0;
 8001550:	f04f 0300 	mov.w	r3, #0
 8001554:	60fb      	str	r3, [r7, #12]
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));

  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	7a9b      	ldrb	r3, [r3, #10]
 800155a:	f04f 0201 	mov.w	r2, #1
 800155e:	fa02 f303 	lsl.w	r3, r2, r3
 8001562:	60fb      	str	r3, [r7, #12]

  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8001564:	4b58      	ldr	r3, [pc, #352]	; (80016c8 <CAN_FilterInit+0x180>)
 8001566:	4a58      	ldr	r2, [pc, #352]	; (80016c8 <CAN_FilterInit+0x180>)
 8001568:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800156c:	f042 0201 	orr.w	r2, r2, #1
 8001570:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 8001574:	4b54      	ldr	r3, [pc, #336]	; (80016c8 <CAN_FilterInit+0x180>)
 8001576:	4a54      	ldr	r2, [pc, #336]	; (80016c8 <CAN_FilterInit+0x180>)
 8001578:	f8d2 121c 	ldr.w	r1, [r2, #540]	; 0x21c
 800157c:	68fa      	ldr	r2, [r7, #12]
 800157e:	ea6f 0202 	mvn.w	r2, r2
 8001582:	400a      	ands	r2, r1
 8001584:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	7b1b      	ldrb	r3, [r3, #12]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d127      	bne.n	80015e0 <CAN_FilterInit+0x98>
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 8001590:	4b4d      	ldr	r3, [pc, #308]	; (80016c8 <CAN_FilterInit+0x180>)
 8001592:	4a4d      	ldr	r2, [pc, #308]	; (80016c8 <CAN_FilterInit+0x180>)
 8001594:	f8d2 120c 	ldr.w	r1, [r2, #524]	; 0x20c
 8001598:	68fa      	ldr	r2, [r7, #12]
 800159a:	ea6f 0202 	mvn.w	r2, r2
 800159e:	400a      	ands	r2, r1
 80015a0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 80015a4:	4b48      	ldr	r3, [pc, #288]	; (80016c8 <CAN_FilterInit+0x180>)
 80015a6:	687a      	ldr	r2, [r7, #4]
 80015a8:	7a92      	ldrb	r2, [r2, #10]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 80015aa:	6879      	ldr	r1, [r7, #4]
 80015ac:	88c9      	ldrh	r1, [r1, #6]
 80015ae:	ea4f 4001 	mov.w	r0, r1, lsl #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 80015b2:	6879      	ldr	r1, [r7, #4]
 80015b4:	8849      	ldrh	r1, [r1, #2]
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 80015b6:	4301      	orrs	r1, r0
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 80015b8:	f102 0248 	add.w	r2, r2, #72	; 0x48
 80015bc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 80015c0:	4941      	ldr	r1, [pc, #260]	; (80016c8 <CAN_FilterInit+0x180>)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	7a9b      	ldrb	r3, [r3, #10]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	8892      	ldrh	r2, [r2, #4]
 80015ca:	ea4f 4002 	mov.w	r0, r2, lsl #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh);
 80015ce:	687a      	ldr	r2, [r7, #4]
 80015d0:	8812      	ldrh	r2, [r2, #0]
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 80015d2:	4302      	orrs	r2, r0
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 80015d4:	f103 0348 	add.w	r3, r3, #72	; 0x48
 80015d8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80015dc:	18cb      	adds	r3, r1, r3
 80015de:	605a      	str	r2, [r3, #4]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh);
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	7b1b      	ldrb	r3, [r3, #12]
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d125      	bne.n	8001634 <CAN_FilterInit+0xec>
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 80015e8:	4b37      	ldr	r3, [pc, #220]	; (80016c8 <CAN_FilterInit+0x180>)
 80015ea:	4a37      	ldr	r2, [pc, #220]	; (80016c8 <CAN_FilterInit+0x180>)
 80015ec:	f8d2 120c 	ldr.w	r1, [r2, #524]	; 0x20c
 80015f0:	68fa      	ldr	r2, [r7, #12]
 80015f2:	430a      	orrs	r2, r1
 80015f4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 80015f8:	4b33      	ldr	r3, [pc, #204]	; (80016c8 <CAN_FilterInit+0x180>)
 80015fa:	687a      	ldr	r2, [r7, #4]
 80015fc:	7a92      	ldrb	r2, [r2, #10]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 80015fe:	6879      	ldr	r1, [r7, #4]
 8001600:	8809      	ldrh	r1, [r1, #0]
 8001602:	ea4f 4001 	mov.w	r0, r1, lsl #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 8001606:	6879      	ldr	r1, [r7, #4]
 8001608:	8849      	ldrh	r1, [r1, #2]
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 800160a:	4301      	orrs	r1, r0
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 800160c:	f102 0248 	add.w	r2, r2, #72	; 0x48
 8001610:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8001614:	492c      	ldr	r1, [pc, #176]	; (80016c8 <CAN_FilterInit+0x180>)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	7a9b      	ldrb	r3, [r3, #10]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	8892      	ldrh	r2, [r2, #4]
 800161e:	ea4f 4002 	mov.w	r0, r2, lsl #16
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow);
 8001622:	687a      	ldr	r2, [r7, #4]
 8001624:	88d2      	ldrh	r2, [r2, #6]
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8001626:	4302      	orrs	r2, r0
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8001628:	f103 0348 	add.w	r3, r3, #72	; 0x48
 800162c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8001630:	18cb      	adds	r3, r1, r3
 8001632:	605a      	str	r2, [r3, #4]
    ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow);
  }

  /* Filter Mode */
  if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	7adb      	ldrb	r3, [r3, #11]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d10a      	bne.n	8001652 <CAN_FilterInit+0x10a>
  {
    /*Id/Mask mode for the filter*/
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
 800163c:	4b22      	ldr	r3, [pc, #136]	; (80016c8 <CAN_FilterInit+0x180>)
 800163e:	4a22      	ldr	r2, [pc, #136]	; (80016c8 <CAN_FilterInit+0x180>)
 8001640:	f8d2 1204 	ldr.w	r1, [r2, #516]	; 0x204
 8001644:	68fa      	ldr	r2, [r7, #12]
 8001646:	ea6f 0202 	mvn.w	r2, r2
 800164a:	400a      	ands	r2, r1
 800164c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001650:	e007      	b.n	8001662 <CAN_FilterInit+0x11a>
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 8001652:	4b1d      	ldr	r3, [pc, #116]	; (80016c8 <CAN_FilterInit+0x180>)
 8001654:	4a1c      	ldr	r2, [pc, #112]	; (80016c8 <CAN_FilterInit+0x180>)
 8001656:	f8d2 1204 	ldr.w	r1, [r2, #516]	; 0x204
 800165a:	68fa      	ldr	r2, [r7, #12]
 800165c:	430a      	orrs	r2, r1
 800165e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  }

  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO0)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	891b      	ldrh	r3, [r3, #8]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d109      	bne.n	800167e <CAN_FilterInit+0x136>
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
 800166a:	4b17      	ldr	r3, [pc, #92]	; (80016c8 <CAN_FilterInit+0x180>)
 800166c:	4a16      	ldr	r2, [pc, #88]	; (80016c8 <CAN_FilterInit+0x180>)
 800166e:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 8001672:	68fa      	ldr	r2, [r7, #12]
 8001674:	ea6f 0202 	mvn.w	r2, r2
 8001678:	400a      	ands	r2, r1
 800167a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  }

  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO1)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	891b      	ldrh	r3, [r3, #8]
 8001682:	2b01      	cmp	r3, #1
 8001684:	d107      	bne.n	8001696 <CAN_FilterInit+0x14e>
  {
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
 8001686:	4b10      	ldr	r3, [pc, #64]	; (80016c8 <CAN_FilterInit+0x180>)
 8001688:	4a0f      	ldr	r2, [pc, #60]	; (80016c8 <CAN_FilterInit+0x180>)
 800168a:	f8d2 1214 	ldr.w	r1, [r2, #532]	; 0x214
 800168e:	68fa      	ldr	r2, [r7, #12]
 8001690:	430a      	orrs	r2, r1
 8001692:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  }
  
  /* Filter activation */
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	7b5b      	ldrb	r3, [r3, #13]
 800169a:	2b01      	cmp	r3, #1
 800169c:	d107      	bne.n	80016ae <CAN_FilterInit+0x166>
  {
    CAN1->FA1R |= filter_number_bit_pos;
 800169e:	4b0a      	ldr	r3, [pc, #40]	; (80016c8 <CAN_FilterInit+0x180>)
 80016a0:	4a09      	ldr	r2, [pc, #36]	; (80016c8 <CAN_FilterInit+0x180>)
 80016a2:	f8d2 121c 	ldr.w	r1, [r2, #540]	; 0x21c
 80016a6:	68fa      	ldr	r2, [r7, #12]
 80016a8:	430a      	orrs	r2, r1
 80016aa:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 80016ae:	4b06      	ldr	r3, [pc, #24]	; (80016c8 <CAN_FilterInit+0x180>)
 80016b0:	4a05      	ldr	r2, [pc, #20]	; (80016c8 <CAN_FilterInit+0x180>)
 80016b2:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 80016b6:	f022 0201 	bic.w	r2, r2, #1
 80016ba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 80016be:	f107 0714 	add.w	r7, r7, #20
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bc80      	pop	{r7}
 80016c6:	4770      	bx	lr
 80016c8:	40006400 	andmi	r6, r0, r0, lsl #8

080016cc <CAN_StructInit>:
  * @param  CAN_InitStruct: pointer to a CAN_InitTypeDef structure which
  *                         will be initialized.
  * @retval None.
  */
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b083      	sub	sp, #12
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  /* Reset CAN init structure parameters values */
  
  /* Initialize the time triggered communication mode */
  CAN_InitStruct->CAN_TTCM = DISABLE;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	f04f 0200 	mov.w	r2, #0
 80016da:	719a      	strb	r2, [r3, #6]
  
  /* Initialize the automatic bus-off management */
  CAN_InitStruct->CAN_ABOM = DISABLE;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f04f 0200 	mov.w	r2, #0
 80016e2:	71da      	strb	r2, [r3, #7]
  
  /* Initialize the automatic wake-up mode */
  CAN_InitStruct->CAN_AWUM = DISABLE;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	f04f 0200 	mov.w	r2, #0
 80016ea:	721a      	strb	r2, [r3, #8]
  
  /* Initialize the no automatic retransmission */
  CAN_InitStruct->CAN_NART = DISABLE;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	f04f 0200 	mov.w	r2, #0
 80016f2:	725a      	strb	r2, [r3, #9]
  
  /* Initialize the receive FIFO locked mode */
  CAN_InitStruct->CAN_RFLM = DISABLE;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f04f 0200 	mov.w	r2, #0
 80016fa:	729a      	strb	r2, [r3, #10]
  
  /* Initialize the transmit FIFO priority */
  CAN_InitStruct->CAN_TXFP = DISABLE;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	f04f 0200 	mov.w	r2, #0
 8001702:	72da      	strb	r2, [r3, #11]
  
  /* Initialize the CAN_Mode member */
  CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f04f 0200 	mov.w	r2, #0
 800170a:	709a      	strb	r2, [r3, #2]
  
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	f04f 0200 	mov.w	r2, #0
 8001712:	70da      	strb	r2, [r3, #3]
  
  /* Initialize the CAN_BS1 member */
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f04f 0203 	mov.w	r2, #3
 800171a:	711a      	strb	r2, [r3, #4]
  
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f04f 0202 	mov.w	r2, #2
 8001722:	715a      	strb	r2, [r3, #5]
  
  /* Initialize the CAN_Prescaler member */
  CAN_InitStruct->CAN_Prescaler = 1;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	f04f 0201 	mov.w	r2, #1
 800172a:	801a      	strh	r2, [r3, #0]
}
 800172c:	f107 070c 	add.w	r7, r7, #12
 8001730:	46bd      	mov	sp, r7
 8001732:	bc80      	pop	{r7}
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop

08001738 <CAN_SlaveStartBank>:
  * @note   This function applies only to STM32 Connectivity line devices.
  * @param  CAN_BankNumber: Select the start slave bank filter from 1..27.
  * @retval None.
  */
void CAN_SlaveStartBank(uint8_t CAN_BankNumber) 
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_CAN_BANKNUMBER(CAN_BankNumber));
  
  /* Enter Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8001742:	4b14      	ldr	r3, [pc, #80]	; (8001794 <CAN_SlaveStartBank+0x5c>)
 8001744:	4a13      	ldr	r2, [pc, #76]	; (8001794 <CAN_SlaveStartBank+0x5c>)
 8001746:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800174a:	f042 0201 	orr.w	r2, r2, #1
 800174e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  
  /* Select the start slave bank */
  CAN1->FMR &= (uint32_t)0xFFFFC0F1 ;
 8001752:	4a10      	ldr	r2, [pc, #64]	; (8001794 <CAN_SlaveStartBank+0x5c>)
 8001754:	4b0f      	ldr	r3, [pc, #60]	; (8001794 <CAN_SlaveStartBank+0x5c>)
 8001756:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800175a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800175e:	f023 030e 	bic.w	r3, r3, #14
 8001762:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
  CAN1->FMR |= (uint32_t)(CAN_BankNumber)<<8;
 8001766:	4b0b      	ldr	r3, [pc, #44]	; (8001794 <CAN_SlaveStartBank+0x5c>)
 8001768:	4a0a      	ldr	r2, [pc, #40]	; (8001794 <CAN_SlaveStartBank+0x5c>)
 800176a:	f8d2 1200 	ldr.w	r1, [r2, #512]	; 0x200
 800176e:	79fa      	ldrb	r2, [r7, #7]
 8001770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8001774:	430a      	orrs	r2, r1
 8001776:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  
  /* Leave Initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 800177a:	4b06      	ldr	r3, [pc, #24]	; (8001794 <CAN_SlaveStartBank+0x5c>)
 800177c:	4a05      	ldr	r2, [pc, #20]	; (8001794 <CAN_SlaveStartBank+0x5c>)
 800177e:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8001782:	f022 0201 	bic.w	r2, r2, #1
 8001786:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 800178a:	f107 070c 	add.w	r7, r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	bc80      	pop	{r7}
 8001792:	4770      	bx	lr
 8001794:	40006400 	andmi	r6, r0, r0, lsl #8

08001798 <CAN_DBGFreeze>:
  * @param  NewState: new state of the CAN peripheral. This parameter can 
  *                   be: ENABLE or DISABLE.
  * @retval None.
  */
void CAN_DBGFreeze(CAN_TypeDef* CANx, FunctionalState NewState)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	460b      	mov	r3, r1
 80017a2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80017a4:	78fb      	ldrb	r3, [r7, #3]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d006      	beq.n	80017b8 <CAN_DBGFreeze+0x20>
  {
    /* Enable Debug Freeze  */
    CANx->MCR |= MCR_DBF;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	e005      	b.n	80017c4 <CAN_DBGFreeze+0x2c>
  }
  else
  {
    /* Disable Debug Freeze */
    CANx->MCR &= ~MCR_DBF;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	601a      	str	r2, [r3, #0]
  }
}
 80017c4:	f107 070c 	add.w	r7, r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bc80      	pop	{r7}
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop

080017d0 <CAN_TTComModeCmd>:
  * @note   DLC must be programmed as 8 in order Time Stamp (2 bytes) to be 
  *         sent over the CAN bus.  
  * @retval None
  */
void CAN_TTComModeCmd(CAN_TypeDef* CANx, FunctionalState NewState)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	460b      	mov	r3, r1
 80017da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80017dc:	78fb      	ldrb	r3, [r7, #3]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d01e      	beq.n	8001820 <CAN_TTComModeCmd+0x50>
  {
    /* Enable the TTCM mode */
    CANx->MCR |= CAN_MCR_TTCM;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	601a      	str	r2, [r3, #0]

    /* Set TGT bits */
    CANx->sTxMailBox[0].TDTR |= ((uint32_t)CAN_TDT0R_TGT);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 80017f4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    CANx->sTxMailBox[1].TDTR |= ((uint32_t)CAN_TDT1R_TGT);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8001804:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    CANx->sTxMailBox[2].TDTR |= ((uint32_t)CAN_TDT2R_TGT);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001814:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
 800181e:	e01d      	b.n	800185c <CAN_TTComModeCmd+0x8c>
  }
  else
  {
    /* Disable the TTCM mode */
    CANx->MCR &= (uint32_t)(~(uint32_t)CAN_MCR_TTCM);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	601a      	str	r2, [r3, #0]

    /* Reset TGT bits */
    CANx->sTxMailBox[0].TDTR &= ((uint32_t)~CAN_TDT0R_TGT);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 8001832:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    CANx->sTxMailBox[1].TDTR &= ((uint32_t)~CAN_TDT1R_TGT);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8001842:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    CANx->sTxMailBox[2].TDTR &= ((uint32_t)~CAN_TDT2R_TGT);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8001852:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
  }
}
 800185c:	f107 070c 	add.w	r7, r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	bc80      	pop	{r7}
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop

08001868 <CAN_Transmit>:
  *                    DLC and CAN data.
  * @retval The number of the mailbox that is used for transmission
  *                    or CAN_TxStatus_NoMailBox if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	6039      	str	r1, [r7, #0]
  uint8_t transmit_mailbox = 0;
 8001872:	f04f 0300 	mov.w	r3, #0
 8001876:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001880:	2b00      	cmp	r3, #0
 8001882:	d003      	beq.n	800188c <CAN_Transmit+0x24>
  {
    transmit_mailbox = 0;
 8001884:	f04f 0300 	mov.w	r3, #0
 8001888:	73fb      	strb	r3, [r7, #15]
 800188a:	e016      	b.n	80018ba <CAN_Transmit+0x52>
  }
  else if ((CANx->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d003      	beq.n	80018a0 <CAN_Transmit+0x38>
  {
    transmit_mailbox = 1;
 8001898:	f04f 0301 	mov.w	r3, #1
 800189c:	73fb      	strb	r3, [r7, #15]
 800189e:	e00c      	b.n	80018ba <CAN_Transmit+0x52>
  }
  else if ((CANx->TSR&CAN_TSR_TME2) == CAN_TSR_TME2)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d003      	beq.n	80018b4 <CAN_Transmit+0x4c>
  {
    transmit_mailbox = 2;
 80018ac:	f04f 0302 	mov.w	r3, #2
 80018b0:	73fb      	strb	r3, [r7, #15]
 80018b2:	e002      	b.n	80018ba <CAN_Transmit+0x52>
  }
  else
  {
    transmit_mailbox = CAN_TxStatus_NoMailBox;
 80018b4:	f04f 0304 	mov.w	r3, #4
 80018b8:	73fb      	strb	r3, [r7, #15]
  }

  if (transmit_mailbox != CAN_TxStatus_NoMailBox)
 80018ba:	7bfb      	ldrb	r3, [r7, #15]
 80018bc:	2b04      	cmp	r3, #4
 80018be:	f000 80ba 	beq.w	8001a36 <CAN_Transmit+0x1ce>
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
 80018c2:	7bfb      	ldrb	r3, [r7, #15]
 80018c4:	7bfa      	ldrb	r2, [r7, #15]
 80018c6:	6879      	ldr	r1, [r7, #4]
 80018c8:	f102 0218 	add.w	r2, r2, #24
 80018cc:	ea4f 1202 	mov.w	r2, r2, lsl #4
 80018d0:	188a      	adds	r2, r1, r2
 80018d2:	6812      	ldr	r2, [r2, #0]
 80018d4:	f002 0201 	and.w	r2, r2, #1
 80018d8:	6879      	ldr	r1, [r7, #4]
 80018da:	f103 0318 	add.w	r3, r3, #24
 80018de:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80018e2:	18cb      	adds	r3, r1, r3
 80018e4:	601a      	str	r2, [r3, #0]
    if (TxMessage->IDE == CAN_Id_Standard)
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	7a1b      	ldrb	r3, [r3, #8]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d118      	bne.n	8001920 <CAN_Transmit+0xb8>
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
 80018ee:	7bfb      	ldrb	r3, [r7, #15]
 80018f0:	7bfa      	ldrb	r2, [r7, #15]
 80018f2:	6879      	ldr	r1, [r7, #4]
 80018f4:	f102 0218 	add.w	r2, r2, #24
 80018f8:	ea4f 1202 	mov.w	r2, r2, lsl #4
 80018fc:	188a      	adds	r2, r1, r2
 80018fe:	6811      	ldr	r1, [r2, #0]
 8001900:	683a      	ldr	r2, [r7, #0]
 8001902:	6812      	ldr	r2, [r2, #0]
 8001904:	ea4f 5042 	mov.w	r0, r2, lsl #21
                                                  TxMessage->RTR);
 8001908:	683a      	ldr	r2, [r7, #0]
 800190a:	7a52      	ldrb	r2, [r2, #9]
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
    if (TxMessage->IDE == CAN_Id_Standard)
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
 800190c:	4302      	orrs	r2, r0
 800190e:	430a      	orrs	r2, r1
 8001910:	6879      	ldr	r1, [r7, #4]
 8001912:	f103 0318 	add.w	r3, r3, #24
 8001916:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800191a:	18cb      	adds	r3, r1, r3
 800191c:	601a      	str	r2, [r3, #0]
 800191e:	e01a      	b.n	8001956 <CAN_Transmit+0xee>
                                                  TxMessage->RTR);
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 8001920:	7bfb      	ldrb	r3, [r7, #15]
 8001922:	7bfa      	ldrb	r2, [r7, #15]
 8001924:	6879      	ldr	r1, [r7, #4]
 8001926:	f102 0218 	add.w	r2, r2, #24
 800192a:	ea4f 1202 	mov.w	r2, r2, lsl #4
 800192e:	188a      	adds	r2, r1, r2
 8001930:	6811      	ldr	r1, [r2, #0]
 8001932:	683a      	ldr	r2, [r7, #0]
 8001934:	6852      	ldr	r2, [r2, #4]
 8001936:	ea4f 00c2 	mov.w	r0, r2, lsl #3
                                                  TxMessage->IDE | \
 800193a:	683a      	ldr	r2, [r7, #0]
 800193c:	7a12      	ldrb	r2, [r2, #8]
                                                  TxMessage->RTR);
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 800193e:	4310      	orrs	r0, r2
                                                  TxMessage->IDE | \
                                                  TxMessage->RTR);
 8001940:	683a      	ldr	r2, [r7, #0]
 8001942:	7a52      	ldrb	r2, [r2, #9]
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
                                                  TxMessage->IDE | \
 8001944:	4302      	orrs	r2, r0
                                                  TxMessage->RTR);
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 8001946:	430a      	orrs	r2, r1
 8001948:	6879      	ldr	r1, [r7, #4]
 800194a:	f103 0318 	add.w	r3, r3, #24
 800194e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001952:	18cb      	adds	r3, r1, r3
 8001954:	601a      	str	r2, [r3, #0]
                                                  TxMessage->IDE | \
                                                  TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	7a9b      	ldrb	r3, [r3, #10]
 800195a:	f003 030f 	and.w	r3, r3, #15
 800195e:	b2da      	uxtb	r2, r3
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	729a      	strb	r2, [r3, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 8001964:	7bfb      	ldrb	r3, [r7, #15]
 8001966:	7bfa      	ldrb	r2, [r7, #15]
 8001968:	6879      	ldr	r1, [r7, #4]
 800196a:	f102 0218 	add.w	r2, r2, #24
 800196e:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8001972:	188a      	adds	r2, r1, r2
 8001974:	6852      	ldr	r2, [r2, #4]
 8001976:	f022 020f 	bic.w	r2, r2, #15
 800197a:	6879      	ldr	r1, [r7, #4]
 800197c:	f103 0318 	add.w	r3, r3, #24
 8001980:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001984:	18cb      	adds	r3, r1, r3
 8001986:	605a      	str	r2, [r3, #4]
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
 8001988:	7bfb      	ldrb	r3, [r7, #15]
 800198a:	7bfa      	ldrb	r2, [r7, #15]
 800198c:	6879      	ldr	r1, [r7, #4]
 800198e:	f102 0218 	add.w	r2, r2, #24
 8001992:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8001996:	188a      	adds	r2, r1, r2
 8001998:	6851      	ldr	r1, [r2, #4]
 800199a:	683a      	ldr	r2, [r7, #0]
 800199c:	7a92      	ldrb	r2, [r2, #10]
 800199e:	430a      	orrs	r2, r1
 80019a0:	6879      	ldr	r1, [r7, #4]
 80019a2:	f103 0318 	add.w	r3, r3, #24
 80019a6:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80019aa:	18cb      	adds	r3, r1, r3
 80019ac:	605a      	str	r2, [r3, #4]

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 80019ae:	7bfb      	ldrb	r3, [r7, #15]
 80019b0:	683a      	ldr	r2, [r7, #0]
 80019b2:	7b92      	ldrb	r2, [r2, #14]
 80019b4:	ea4f 6102 	mov.w	r1, r2, lsl #24
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 80019b8:	683a      	ldr	r2, [r7, #0]
 80019ba:	7b52      	ldrb	r2, [r2, #13]
 80019bc:	ea4f 4202 	mov.w	r2, r2, lsl #16
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 80019c0:	4311      	orrs	r1, r2
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 80019c2:	683a      	ldr	r2, [r7, #0]
 80019c4:	7b12      	ldrb	r2, [r2, #12]
 80019c6:	ea4f 2202 	mov.w	r2, r2, lsl #8
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 80019ca:	4311      	orrs	r1, r2
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
 80019cc:	683a      	ldr	r2, [r7, #0]
 80019ce:	7ad2      	ldrb	r2, [r2, #11]
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 80019d0:	430a      	orrs	r2, r1
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 80019d2:	6879      	ldr	r1, [r7, #4]
 80019d4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80019d8:	18cb      	adds	r3, r1, r3
 80019da:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80019de:	601a      	str	r2, [r3, #0]
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 80019e0:	7bfb      	ldrb	r3, [r7, #15]
 80019e2:	683a      	ldr	r2, [r7, #0]
 80019e4:	7c92      	ldrb	r2, [r2, #18]
 80019e6:	ea4f 6102 	mov.w	r1, r2, lsl #24
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 80019ea:	683a      	ldr	r2, [r7, #0]
 80019ec:	7c52      	ldrb	r2, [r2, #17]
 80019ee:	ea4f 4202 	mov.w	r2, r2, lsl #16
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 80019f2:	4311      	orrs	r1, r2
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 80019f4:	683a      	ldr	r2, [r7, #0]
 80019f6:	7c12      	ldrb	r2, [r2, #16]
 80019f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 80019fc:	4311      	orrs	r1, r2
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
 80019fe:	683a      	ldr	r2, [r7, #0]
 8001a00:	7bd2      	ldrb	r2, [r2, #15]
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8001a02:	430a      	orrs	r2, r1
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8001a04:	6879      	ldr	r1, [r7, #4]
 8001a06:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001a0a:	18cb      	adds	r3, r1, r3
 8001a0c:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001a10:	605a      	str	r2, [r3, #4]
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
 8001a12:	7bfb      	ldrb	r3, [r7, #15]
 8001a14:	7bfa      	ldrb	r2, [r7, #15]
 8001a16:	6879      	ldr	r1, [r7, #4]
 8001a18:	f102 0218 	add.w	r2, r2, #24
 8001a1c:	ea4f 1202 	mov.w	r2, r2, lsl #4
 8001a20:	188a      	adds	r2, r1, r2
 8001a22:	6812      	ldr	r2, [r2, #0]
 8001a24:	f042 0201 	orr.w	r2, r2, #1
 8001a28:	6879      	ldr	r1, [r7, #4]
 8001a2a:	f103 0318 	add.w	r3, r3, #24
 8001a2e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001a32:	18cb      	adds	r3, r1, r3
 8001a34:	601a      	str	r2, [r3, #0]
  }
  return transmit_mailbox;
 8001a36:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f107 0714 	add.w	r7, r7, #20
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bc80      	pop	{r7}
 8001a42:	4770      	bx	lr

08001a44 <CAN_TransmitStatus>:
  *                          transmission.
  * @retval CAN_TxStatus_Ok if the CAN driver transmits the message, CAN_TxStatus_Failed 
  *         in an other case.
  */
uint8_t CAN_TransmitStatus(CAN_TypeDef* CANx, uint8_t TransmitMailbox)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b085      	sub	sp, #20
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	460b      	mov	r3, r1
 8001a4e:	70fb      	strb	r3, [r7, #3]
  uint32_t state = 0;
 8001a50:	f04f 0300 	mov.w	r3, #0
 8001a54:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(TransmitMailbox));
 
  switch (TransmitMailbox)
 8001a56:	78fb      	ldrb	r3, [r7, #3]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	d009      	beq.n	8001a70 <CAN_TransmitStatus+0x2c>
 8001a5c:	2b02      	cmp	r3, #2
 8001a5e:	d00d      	beq.n	8001a7c <CAN_TransmitStatus+0x38>
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d111      	bne.n	8001a88 <CAN_TransmitStatus+0x44>
  {
    case (CAN_TXMAILBOX_0): 
      state =   CANx->TSR &  (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	689a      	ldr	r2, [r3, #8]
 8001a68:	4b2a      	ldr	r3, [pc, #168]	; (8001b14 <CAN_TransmitStatus+0xd0>)
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	60fb      	str	r3, [r7, #12]
      break;
 8001a6e:	e00f      	b.n	8001a90 <CAN_TransmitStatus+0x4c>
    case (CAN_TXMAILBOX_1): 
      state =   CANx->TSR &  (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	689a      	ldr	r2, [r3, #8]
 8001a74:	4b28      	ldr	r3, [pc, #160]	; (8001b18 <CAN_TransmitStatus+0xd4>)
 8001a76:	4013      	ands	r3, r2
 8001a78:	60fb      	str	r3, [r7, #12]
      break;
 8001a7a:	e009      	b.n	8001a90 <CAN_TransmitStatus+0x4c>
    case (CAN_TXMAILBOX_2): 
      state =   CANx->TSR &  (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	689a      	ldr	r2, [r3, #8]
 8001a80:	4b26      	ldr	r3, [pc, #152]	; (8001b1c <CAN_TransmitStatus+0xd8>)
 8001a82:	4013      	ands	r3, r2
 8001a84:	60fb      	str	r3, [r7, #12]
      break;
 8001a86:	e003      	b.n	8001a90 <CAN_TransmitStatus+0x4c>
    default:
      state = CAN_TxStatus_Failed;
 8001a88:	f04f 0300 	mov.w	r3, #0
 8001a8c:	60fb      	str	r3, [r7, #12]
      break;
 8001a8e:	bf00      	nop
  }
  switch (state)
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	4a23      	ldr	r2, [pc, #140]	; (8001b20 <CAN_TransmitStatus+0xdc>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d01d      	beq.n	8001ad4 <CAN_TransmitStatus+0x90>
 8001a98:	4a21      	ldr	r2, [pc, #132]	; (8001b20 <CAN_TransmitStatus+0xdc>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d808      	bhi.n	8001ab0 <CAN_TransmitStatus+0x6c>
 8001a9e:	4a21      	ldr	r2, [pc, #132]	; (8001b24 <CAN_TransmitStatus+0xe0>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d013      	beq.n	8001acc <CAN_TransmitStatus+0x88>
 8001aa4:	4a1b      	ldr	r2, [pc, #108]	; (8001b14 <CAN_TransmitStatus+0xd0>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d01c      	beq.n	8001ae4 <CAN_TransmitStatus+0xa0>
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d00a      	beq.n	8001ac4 <CAN_TransmitStatus+0x80>
 8001aae:	e025      	b.n	8001afc <CAN_TransmitStatus+0xb8>
 8001ab0:	4a1d      	ldr	r2, [pc, #116]	; (8001b28 <CAN_TransmitStatus+0xe4>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d012      	beq.n	8001adc <CAN_TransmitStatus+0x98>
 8001ab6:	4a19      	ldr	r2, [pc, #100]	; (8001b1c <CAN_TransmitStatus+0xd8>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d01b      	beq.n	8001af4 <CAN_TransmitStatus+0xb0>
 8001abc:	4a16      	ldr	r2, [pc, #88]	; (8001b18 <CAN_TransmitStatus+0xd4>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d014      	beq.n	8001aec <CAN_TransmitStatus+0xa8>
 8001ac2:	e01b      	b.n	8001afc <CAN_TransmitStatus+0xb8>
  {
      /* transmit pending  */
    case (0x0): state = CAN_TxStatus_Pending;
 8001ac4:	f04f 0302 	mov.w	r3, #2
 8001ac8:	60fb      	str	r3, [r7, #12]
      break;
 8001aca:	e01b      	b.n	8001b04 <CAN_TransmitStatus+0xc0>
      /* transmit failed  */
     case (CAN_TSR_RQCP0 | CAN_TSR_TME0): state = CAN_TxStatus_Failed;
 8001acc:	f04f 0300 	mov.w	r3, #0
 8001ad0:	60fb      	str	r3, [r7, #12]
      break;
 8001ad2:	e017      	b.n	8001b04 <CAN_TransmitStatus+0xc0>
     case (CAN_TSR_RQCP1 | CAN_TSR_TME1): state = CAN_TxStatus_Failed;
 8001ad4:	f04f 0300 	mov.w	r3, #0
 8001ad8:	60fb      	str	r3, [r7, #12]
      break;
 8001ada:	e013      	b.n	8001b04 <CAN_TransmitStatus+0xc0>
     case (CAN_TSR_RQCP2 | CAN_TSR_TME2): state = CAN_TxStatus_Failed;
 8001adc:	f04f 0300 	mov.w	r3, #0
 8001ae0:	60fb      	str	r3, [r7, #12]
      break;
 8001ae2:	e00f      	b.n	8001b04 <CAN_TransmitStatus+0xc0>
      /* transmit succeeded  */
    case (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0):state = CAN_TxStatus_Ok;
 8001ae4:	f04f 0301 	mov.w	r3, #1
 8001ae8:	60fb      	str	r3, [r7, #12]
      break;
 8001aea:	e00b      	b.n	8001b04 <CAN_TransmitStatus+0xc0>
    case (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1):state = CAN_TxStatus_Ok;
 8001aec:	f04f 0301 	mov.w	r3, #1
 8001af0:	60fb      	str	r3, [r7, #12]
      break;
 8001af2:	e007      	b.n	8001b04 <CAN_TransmitStatus+0xc0>
    case (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2):state = CAN_TxStatus_Ok;
 8001af4:	f04f 0301 	mov.w	r3, #1
 8001af8:	60fb      	str	r3, [r7, #12]
      break;
 8001afa:	e003      	b.n	8001b04 <CAN_TransmitStatus+0xc0>
    default: state = CAN_TxStatus_Failed;
 8001afc:	f04f 0300 	mov.w	r3, #0
 8001b00:	60fb      	str	r3, [r7, #12]
      break;
 8001b02:	bf00      	nop
  }
  return (uint8_t) state;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	b2db      	uxtb	r3, r3
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f107 0714 	add.w	r7, r7, #20
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bc80      	pop	{r7}
 8001b12:	4770      	bx	lr
 8001b14:	04000003 	streq	r0, [r0], #-3
 8001b18:	08000300 	stmdaeq	r0, {r8, r9}
 8001b1c:	10030000 	andne	r0, r3, r0
 8001b20:	08000100 	stmdaeq	r0, {r8}
 8001b24:	04000001 	streq	r0, [r0], #-1
 8001b28:	10010000 	andne	r0, r1, r0

08001b2c <CAN_CancelTransmit>:
  * @param  CANx:     where x can be 1 or 2 to to select the CAN peripheral. 
  * @param  Mailbox:  Mailbox number.
  * @retval None.
  */
void CAN_CancelTransmit(CAN_TypeDef* CANx, uint8_t Mailbox)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	460b      	mov	r3, r1
 8001b36:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(Mailbox));
  /* abort transmission */
  switch (Mailbox)
 8001b38:	78fb      	ldrb	r3, [r7, #3]
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d00a      	beq.n	8001b54 <CAN_CancelTransmit+0x28>
 8001b3e:	2b02      	cmp	r3, #2
 8001b40:	d00f      	beq.n	8001b62 <CAN_CancelTransmit+0x36>
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d114      	bne.n	8001b70 <CAN_CancelTransmit+0x44>
  {
    case (CAN_TXMAILBOX_0): CANx->TSR |= CAN_TSR_ABRQ0;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	609a      	str	r2, [r3, #8]
      break;
 8001b52:	e00e      	b.n	8001b72 <CAN_CancelTransmit+0x46>
    case (CAN_TXMAILBOX_1): CANx->TSR |= CAN_TSR_ABRQ1;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	609a      	str	r2, [r3, #8]
      break;
 8001b60:	e007      	b.n	8001b72 <CAN_CancelTransmit+0x46>
    case (CAN_TXMAILBOX_2): CANx->TSR |= CAN_TSR_ABRQ2;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	609a      	str	r2, [r3, #8]
      break;
 8001b6e:	e000      	b.n	8001b72 <CAN_CancelTransmit+0x46>
    default:
      break;
 8001b70:	bf00      	nop
  }
}
 8001b72:	f107 070c 	add.w	r7, r7, #12
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bc80      	pop	{r7}
 8001b7a:	4770      	bx	lr

08001b7c <CAN_Receive>:
  * @param  RxMessage:  pointer to a structure receive message which contains 
  *                     CAN Id, CAN DLC, CAN datas and FMI number.
  * @retval None.
  */
void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b085      	sub	sp, #20
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	460b      	mov	r3, r1
 8001b86:	607a      	str	r2, [r7, #4]
 8001b88:	72fb      	strb	r3, [r7, #11]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8001b8a:	7afb      	ldrb	r3, [r7, #11]
 8001b8c:	68fa      	ldr	r2, [r7, #12]
 8001b8e:	f103 031b 	add.w	r3, r3, #27
 8001b92:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001b96:	18d3      	adds	r3, r2, r3
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	f003 0304 	and.w	r3, r3, #4
 8001ba0:	b2da      	uxtb	r2, r3
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	721a      	strb	r2, [r3, #8]
  if (RxMessage->IDE == CAN_Id_Standard)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	7a1b      	ldrb	r3, [r3, #8]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d10c      	bne.n	8001bc8 <CAN_Receive+0x4c>
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 8001bae:	7afb      	ldrb	r3, [r7, #11]
 8001bb0:	68fa      	ldr	r2, [r7, #12]
 8001bb2:	f103 031b 	add.w	r3, r3, #27
 8001bb6:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001bba:	18d3      	adds	r3, r2, r3
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	ea4f 5253 	mov.w	r2, r3, lsr #21
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	e00b      	b.n	8001be0 <CAN_Receive+0x64>
  }
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
 8001bc8:	7afb      	ldrb	r3, [r7, #11]
 8001bca:	68fa      	ldr	r2, [r7, #12]
 8001bcc:	f103 031b 	add.w	r3, r3, #27
 8001bd0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001bd4:	18d3      	adds	r3, r2, r3
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	ea4f 02d3 	mov.w	r2, r3, lsr #3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	605a      	str	r2, [r3, #4]
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8001be0:	7afb      	ldrb	r3, [r7, #11]
 8001be2:	68fa      	ldr	r2, [r7, #12]
 8001be4:	f103 031b 	add.w	r3, r3, #27
 8001be8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001bec:	18d3      	adds	r3, r2, r3
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	f003 0302 	and.w	r3, r3, #2
 8001bf6:	b2da      	uxtb	r2, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	725a      	strb	r2, [r3, #9]
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
 8001bfc:	7afb      	ldrb	r3, [r7, #11]
 8001bfe:	68fa      	ldr	r2, [r7, #12]
 8001c00:	f103 031b 	add.w	r3, r3, #27
 8001c04:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001c08:	18d3      	adds	r3, r2, r3
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	b2db      	uxtb	r3, r3
 8001c0e:	f003 030f 	and.w	r3, r3, #15
 8001c12:	b2da      	uxtb	r2, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	729a      	strb	r2, [r3, #10]
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
 8001c18:	7afb      	ldrb	r3, [r7, #11]
 8001c1a:	68fa      	ldr	r2, [r7, #12]
 8001c1c:	f103 031b 	add.w	r3, r3, #27
 8001c20:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001c24:	18d3      	adds	r3, r2, r3
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8001c2c:	b2da      	uxtb	r2, r3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	74da      	strb	r2, [r3, #19]
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 8001c32:	7afb      	ldrb	r3, [r7, #11]
 8001c34:	68fa      	ldr	r2, [r7, #12]
 8001c36:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001c3a:	18d3      	adds	r3, r2, r3
 8001c3c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	b2da      	uxtb	r2, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	72da      	strb	r2, [r3, #11]
  RxMessage->Data[1] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 8);
 8001c48:	7afb      	ldrb	r3, [r7, #11]
 8001c4a:	68fa      	ldr	r2, [r7, #12]
 8001c4c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001c50:	18d3      	adds	r3, r2, r3
 8001c52:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8001c5c:	b2da      	uxtb	r2, r3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	731a      	strb	r2, [r3, #12]
  RxMessage->Data[2] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 16);
 8001c62:	7afb      	ldrb	r3, [r7, #11]
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001c6a:	18d3      	adds	r3, r2, r3
 8001c6c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8001c76:	b2da      	uxtb	r2, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	735a      	strb	r2, [r3, #13]
  RxMessage->Data[3] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 24);
 8001c7c:	7afb      	ldrb	r3, [r7, #11]
 8001c7e:	68fa      	ldr	r2, [r7, #12]
 8001c80:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001c84:	18d3      	adds	r3, r2, r3
 8001c86:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8001c90:	b2da      	uxtb	r2, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	739a      	strb	r2, [r3, #14]
  RxMessage->Data[4] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDHR;
 8001c96:	7afb      	ldrb	r3, [r7, #11]
 8001c98:	68fa      	ldr	r2, [r7, #12]
 8001c9a:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001c9e:	18d3      	adds	r3, r2, r3
 8001ca0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	b2da      	uxtb	r2, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	73da      	strb	r2, [r3, #15]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
 8001cac:	7afb      	ldrb	r3, [r7, #11]
 8001cae:	68fa      	ldr	r2, [r7, #12]
 8001cb0:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001cb4:	18d3      	adds	r3, r2, r3
 8001cb6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8001cc0:	b2da      	uxtb	r2, r3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	741a      	strb	r2, [r3, #16]
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
 8001cc6:	7afb      	ldrb	r3, [r7, #11]
 8001cc8:	68fa      	ldr	r2, [r7, #12]
 8001cca:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001cce:	18d3      	adds	r3, r2, r3
 8001cd0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8001cda:	b2da      	uxtb	r2, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	745a      	strb	r2, [r3, #17]
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
 8001ce0:	7afb      	ldrb	r3, [r7, #11]
 8001ce2:	68fa      	ldr	r2, [r7, #12]
 8001ce4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001ce8:	18d3      	adds	r3, r2, r3
 8001cea:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8001cf4:	b2da      	uxtb	r2, r3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	749a      	strb	r2, [r3, #18]
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8001cfa:	7afb      	ldrb	r3, [r7, #11]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d106      	bne.n	8001d0e <CAN_Receive+0x192>
  {
    CANx->RF0R |= CAN_RF0R_RFOM0;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	f043 0220 	orr.w	r2, r3, #32
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	60da      	str	r2, [r3, #12]
 8001d0c:	e005      	b.n	8001d1a <CAN_Receive+0x19e>
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R |= CAN_RF1R_RFOM1;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	691b      	ldr	r3, [r3, #16]
 8001d12:	f043 0220 	orr.w	r2, r3, #32
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	611a      	str	r2, [r3, #16]
  }
}
 8001d1a:	f107 0714 	add.w	r7, r7, #20
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bc80      	pop	{r7}
 8001d22:	4770      	bx	lr

08001d24 <CAN_FIFORelease>:
  * @param  CANx:       where x can be 1 or 2 to to select the CAN peripheral. 
  * @param  FIFONumber: FIFO to release, CAN_FIFO0 or CAN_FIFO1.
  * @retval None.
  */
void CAN_FIFORelease(CAN_TypeDef* CANx, uint8_t FIFONumber)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8001d30:	78fb      	ldrb	r3, [r7, #3]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d106      	bne.n	8001d44 <CAN_FIFORelease+0x20>
  {
    CANx->RF0R |= CAN_RF0R_RFOM0;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	f043 0220 	orr.w	r2, r3, #32
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	60da      	str	r2, [r3, #12]
 8001d42:	e005      	b.n	8001d50 <CAN_FIFORelease+0x2c>
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R |= CAN_RF1R_RFOM1;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	691b      	ldr	r3, [r3, #16]
 8001d48:	f043 0220 	orr.w	r2, r3, #32
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	611a      	str	r2, [r3, #16]
  }
}
 8001d50:	f107 070c 	add.w	r7, r7, #12
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bc80      	pop	{r7}
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop

08001d5c <CAN_MessagePending>:
  * @param  CANx:       where x can be 1 or 2 to to select the CAN peripheral.
  * @param  FIFONumber: Receive FIFO number, CAN_FIFO0 or CAN_FIFO1.
  * @retval NbMessage : which is the number of pending message.
  */
uint8_t CAN_MessagePending(CAN_TypeDef* CANx, uint8_t FIFONumber)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b085      	sub	sp, #20
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	460b      	mov	r3, r1
 8001d66:	70fb      	strb	r3, [r7, #3]
  uint8_t message_pending=0;
 8001d68:	f04f 0300 	mov.w	r3, #0
 8001d6c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  if (FIFONumber == CAN_FIFO0)
 8001d6e:	78fb      	ldrb	r3, [r7, #3]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d106      	bne.n	8001d82 <CAN_MessagePending+0x26>
  {
    message_pending = (uint8_t)(CANx->RF0R&(uint32_t)0x03);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	f003 0303 	and.w	r3, r3, #3
 8001d7e:	73fb      	strb	r3, [r7, #15]
 8001d80:	e00c      	b.n	8001d9c <CAN_MessagePending+0x40>
  }
  else if (FIFONumber == CAN_FIFO1)
 8001d82:	78fb      	ldrb	r3, [r7, #3]
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d106      	bne.n	8001d96 <CAN_MessagePending+0x3a>
  {
    message_pending = (uint8_t)(CANx->RF1R&(uint32_t)0x03);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	691b      	ldr	r3, [r3, #16]
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	f003 0303 	and.w	r3, r3, #3
 8001d92:	73fb      	strb	r3, [r7, #15]
 8001d94:	e002      	b.n	8001d9c <CAN_MessagePending+0x40>
  }
  else
  {
    message_pending = 0;
 8001d96:	f04f 0300 	mov.w	r3, #0
 8001d9a:	73fb      	strb	r3, [r7, #15]
  }
  return message_pending;
 8001d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f107 0714 	add.w	r7, r7, #20
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bc80      	pop	{r7}
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop

08001dac <CAN_OperatingModeRequest>:
  *         - CAN_ModeStatus_Failed    CAN failed entering the specific mode 
  *         - CAN_ModeStatus_Success   CAN Succeed entering the specific mode 

  */
uint8_t CAN_OperatingModeRequest(CAN_TypeDef* CANx, uint8_t CAN_OperatingMode)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b085      	sub	sp, #20
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	460b      	mov	r3, r1
 8001db6:	70fb      	strb	r3, [r7, #3]
  uint8_t status = CAN_ModeStatus_Failed;
 8001db8:	f04f 0300 	mov.w	r3, #0
 8001dbc:	73fb      	strb	r3, [r7, #15]
  
  /* Timeout for INAK or also for SLAK bits*/
  uint32_t timeout = INAK_TIMEOUT; 
 8001dbe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dc2:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_OPERATING_MODE(CAN_OperatingMode));

  if (CAN_OperatingMode == CAN_OperatingMode_Initialization)
 8001dc4:	78fb      	ldrb	r3, [r7, #3]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d123      	bne.n	8001e12 <CAN_OperatingModeRequest+0x66>
  {
    /* Request initialisation */
    CANx->MCR = (uint32_t)((CANx->MCR & (uint32_t)(~(uint32_t)CAN_MCR_SLEEP)) | CAN_MCR_INRQ);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f023 0303 	bic.w	r3, r3, #3
 8001dd2:	f043 0201 	orr.w	r2, r3, #1
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	601a      	str	r2, [r3, #0]

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_INAK) && (timeout != 0))
 8001dda:	e003      	b.n	8001de4 <CAN_OperatingModeRequest+0x38>
    {
      timeout--;
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	f103 33ff 	add.w	r3, r3, #4294967295
 8001de2:	60bb      	str	r3, [r7, #8]
  {
    /* Request initialisation */
    CANx->MCR = (uint32_t)((CANx->MCR & (uint32_t)(~(uint32_t)CAN_MCR_SLEEP)) | CAN_MCR_INRQ);

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_INAK) && (timeout != 0))
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f003 0303 	and.w	r3, r3, #3
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d002      	beq.n	8001df6 <CAN_OperatingModeRequest+0x4a>
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d1f2      	bne.n	8001ddc <CAN_OperatingModeRequest+0x30>
    {
      timeout--;
    }
    if ((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_INAK)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f003 0303 	and.w	r3, r3, #3
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d003      	beq.n	8001e0a <CAN_OperatingModeRequest+0x5e>
    {
      status = CAN_ModeStatus_Failed;
 8001e02:	f04f 0300 	mov.w	r3, #0
 8001e06:	73fb      	strb	r3, [r7, #15]
 8001e08:	e052      	b.n	8001eb0 <CAN_OperatingModeRequest+0x104>
    }
    else
    {
      status = CAN_ModeStatus_Success;
 8001e0a:	f04f 0301 	mov.w	r3, #1
 8001e0e:	73fb      	strb	r3, [r7, #15]
 8001e10:	e04e      	b.n	8001eb0 <CAN_OperatingModeRequest+0x104>
    }
  }
  else  if (CAN_OperatingMode == CAN_OperatingMode_Normal)
 8001e12:	78fb      	ldrb	r3, [r7, #3]
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d121      	bne.n	8001e5c <CAN_OperatingModeRequest+0xb0>
  {
    /* Request leave initialisation and sleep mode  and enter Normal mode */
    CANx->MCR &= (uint32_t)(~(CAN_MCR_SLEEP|CAN_MCR_INRQ));
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f023 0203 	bic.w	r2, r3, #3
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	601a      	str	r2, [r3, #0]

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != 0) && (timeout!=0))
 8001e24:	e003      	b.n	8001e2e <CAN_OperatingModeRequest+0x82>
    {
      timeout--;
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	f103 33ff 	add.w	r3, r3, #4294967295
 8001e2c:	60bb      	str	r3, [r7, #8]
  {
    /* Request leave initialisation and sleep mode  and enter Normal mode */
    CANx->MCR &= (uint32_t)(~(CAN_MCR_SLEEP|CAN_MCR_INRQ));

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != 0) && (timeout!=0))
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	f003 0303 	and.w	r3, r3, #3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d002      	beq.n	8001e40 <CAN_OperatingModeRequest+0x94>
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d1f2      	bne.n	8001e26 <CAN_OperatingModeRequest+0x7a>
    {
      timeout--;
    }
    if ((CANx->MSR & CAN_MODE_MASK) != 0)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f003 0303 	and.w	r3, r3, #3
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d003      	beq.n	8001e54 <CAN_OperatingModeRequest+0xa8>
    {
      status = CAN_ModeStatus_Failed;
 8001e4c:	f04f 0300 	mov.w	r3, #0
 8001e50:	73fb      	strb	r3, [r7, #15]
 8001e52:	e02d      	b.n	8001eb0 <CAN_OperatingModeRequest+0x104>
    }
    else
    {
      status = CAN_ModeStatus_Success;
 8001e54:	f04f 0301 	mov.w	r3, #1
 8001e58:	73fb      	strb	r3, [r7, #15]
 8001e5a:	e029      	b.n	8001eb0 <CAN_OperatingModeRequest+0x104>
    }
  }
  else  if (CAN_OperatingMode == CAN_OperatingMode_Sleep)
 8001e5c:	78fb      	ldrb	r3, [r7, #3]
 8001e5e:	2b02      	cmp	r3, #2
 8001e60:	d123      	bne.n	8001eaa <CAN_OperatingModeRequest+0xfe>
  {
    /* Request Sleep mode */
    CANx->MCR = (uint32_t)((CANx->MCR & (uint32_t)(~(uint32_t)CAN_MCR_INRQ)) | CAN_MCR_SLEEP);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f023 0303 	bic.w	r3, r3, #3
 8001e6a:	f043 0202 	orr.w	r2, r3, #2
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	601a      	str	r2, [r3, #0]

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_SLAK) && (timeout!=0))
 8001e72:	e003      	b.n	8001e7c <CAN_OperatingModeRequest+0xd0>
    {
      timeout--;
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	f103 33ff 	add.w	r3, r3, #4294967295
 8001e7a:	60bb      	str	r3, [r7, #8]
  {
    /* Request Sleep mode */
    CANx->MCR = (uint32_t)((CANx->MCR & (uint32_t)(~(uint32_t)CAN_MCR_INRQ)) | CAN_MCR_SLEEP);

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_SLAK) && (timeout!=0))
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f003 0303 	and.w	r3, r3, #3
 8001e84:	2b02      	cmp	r3, #2
 8001e86:	d002      	beq.n	8001e8e <CAN_OperatingModeRequest+0xe2>
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d1f2      	bne.n	8001e74 <CAN_OperatingModeRequest+0xc8>
    {
      timeout--;
    }
    if ((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_SLAK)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	f003 0303 	and.w	r3, r3, #3
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d003      	beq.n	8001ea2 <CAN_OperatingModeRequest+0xf6>
    {
      status = CAN_ModeStatus_Failed;
 8001e9a:	f04f 0300 	mov.w	r3, #0
 8001e9e:	73fb      	strb	r3, [r7, #15]
 8001ea0:	e006      	b.n	8001eb0 <CAN_OperatingModeRequest+0x104>
    }
    else
    {
      status = CAN_ModeStatus_Success;
 8001ea2:	f04f 0301 	mov.w	r3, #1
 8001ea6:	73fb      	strb	r3, [r7, #15]
 8001ea8:	e002      	b.n	8001eb0 <CAN_OperatingModeRequest+0x104>
    }
  }
  else
  {
    status = CAN_ModeStatus_Failed;
 8001eaa:	f04f 0300 	mov.w	r3, #0
 8001eae:	73fb      	strb	r3, [r7, #15]
  }

  return  (uint8_t) status;
 8001eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f107 0714 	add.w	r7, r7, #20
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bc80      	pop	{r7}
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop

08001ec0 <CAN_Sleep>:
  * @param  CANx:   where x can be 1 or 2 to to select the CAN peripheral.
  * @retval status: CAN_Sleep_Ok if sleep entered, CAN_Sleep_Failed in an 
  *                 other case.
  */
uint8_t CAN_Sleep(CAN_TypeDef* CANx)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b085      	sub	sp, #20
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  uint8_t sleepstatus = CAN_Sleep_Failed;
 8001ec8:	f04f 0300 	mov.w	r3, #0
 8001ecc:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
    
  /* Request Sleep mode */
   CANx->MCR = (((CANx->MCR) & (uint32_t)(~(uint32_t)CAN_MCR_INRQ)) | CAN_MCR_SLEEP);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f023 0303 	bic.w	r3, r3, #3
 8001ed6:	f043 0202 	orr.w	r2, r3, #2
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	601a      	str	r2, [r3, #0]
   
  /* Sleep mode status */
  if ((CANx->MSR & (CAN_MSR_SLAK|CAN_MSR_INAK)) == CAN_MSR_SLAK)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	f003 0303 	and.w	r3, r3, #3
 8001ee6:	2b02      	cmp	r3, #2
 8001ee8:	d102      	bne.n	8001ef0 <CAN_Sleep+0x30>
  {
    /* Sleep mode not entered */
    sleepstatus =  CAN_Sleep_Ok;
 8001eea:	f04f 0301 	mov.w	r3, #1
 8001eee:	73fb      	strb	r3, [r7, #15]
  }
  /* return sleep mode status */
   return (uint8_t)sleepstatus;
 8001ef0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f107 0714 	add.w	r7, r7, #20
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bc80      	pop	{r7}
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop

08001f00 <CAN_WakeUp>:
  * @param  CANx:    where x can be 1 or 2 to to select the CAN peripheral.
  * @retval status:  CAN_WakeUp_Ok if sleep mode left, CAN_WakeUp_Failed in an 
  *                  other case.
  */
uint8_t CAN_WakeUp(CAN_TypeDef* CANx)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t wait_slak = SLAK_TIMEOUT;
 8001f08:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f0c:	60fb      	str	r3, [r7, #12]
  uint8_t wakeupstatus = CAN_WakeUp_Failed;
 8001f0e:	f04f 0300 	mov.w	r3, #0
 8001f12:	72fb      	strb	r3, [r7, #11]
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
    
  /* Wake up request */
  CANx->MCR &= ~(uint32_t)CAN_MCR_SLEEP;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f023 0202 	bic.w	r2, r3, #2
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	601a      	str	r2, [r3, #0]
    
  /* Sleep mode status */
  while(((CANx->MSR & CAN_MSR_SLAK) == CAN_MSR_SLAK)&&(wait_slak!=0x00))
 8001f20:	e003      	b.n	8001f2a <CAN_WakeUp+0x2a>
  {
   wait_slak--;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	f103 33ff 	add.w	r3, r3, #4294967295
 8001f28:	60fb      	str	r3, [r7, #12]
    
  /* Wake up request */
  CANx->MCR &= ~(uint32_t)CAN_MCR_SLEEP;
    
  /* Sleep mode status */
  while(((CANx->MSR & CAN_MSR_SLAK) == CAN_MSR_SLAK)&&(wait_slak!=0x00))
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d002      	beq.n	8001f3c <CAN_WakeUp+0x3c>
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d1f2      	bne.n	8001f22 <CAN_WakeUp+0x22>
  {
   wait_slak--;
  }
  if((CANx->MSR & CAN_MSR_SLAK) != CAN_MSR_SLAK)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	f003 0302 	and.w	r3, r3, #2
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d102      	bne.n	8001f4e <CAN_WakeUp+0x4e>
  {
   /* wake up done : Sleep mode exited */
    wakeupstatus = CAN_WakeUp_Ok;
 8001f48:	f04f 0301 	mov.w	r3, #1
 8001f4c:	72fb      	strb	r3, [r7, #11]
  }
  /* return wakeup status */
  return (uint8_t)wakeupstatus;
 8001f4e:	7afb      	ldrb	r3, [r7, #11]
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	f107 0714 	add.w	r7, r7, #20
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bc80      	pop	{r7}
 8001f5a:	4770      	bx	lr

08001f5c <CAN_GetLastErrorCode>:
  *                        - CAN_ERRORCODE_CRCErr           CRC Error
  *                        - CAN_ERRORCODE_SoftwareSetErr   Software Set Error  
  */
 
uint8_t CAN_GetLastErrorCode(CAN_TypeDef* CANx)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b085      	sub	sp, #20
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
  uint8_t errorcode=0;
 8001f64:	f04f 0300 	mov.w	r3, #0
 8001f68:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  
  /* Get the error code*/
  errorcode = (((uint8_t)CANx->ESR) & (uint8_t)CAN_ESR_LEC);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	699b      	ldr	r3, [r3, #24]
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001f74:	73fb      	strb	r3, [r7, #15]
  
  /* Return the error code*/
  return errorcode;
 8001f76:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f107 0714 	add.w	r7, r7, #20
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bc80      	pop	{r7}
 8001f82:	4770      	bx	lr

08001f84 <CAN_GetReceiveErrorCounter>:
  *         error passive state.  
  * @param  CANx: where x can be 1 or 2 to to select the CAN peripheral.  
  * @retval CAN Receive Error Counter. 
  */
uint8_t CAN_GetReceiveErrorCounter(CAN_TypeDef* CANx)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b085      	sub	sp, #20
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  uint8_t counter=0;
 8001f8c:	f04f 0300 	mov.w	r3, #0
 8001f90:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  
  /* Get the Receive Error Counter*/
  counter = (uint8_t)((CANx->ESR & CAN_ESR_REC)>> 24);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	699b      	ldr	r3, [r3, #24]
 8001f96:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8001f9a:	73fb      	strb	r3, [r7, #15]
  
  /* Return the Receive Error Counter*/
  return counter;
 8001f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f107 0714 	add.w	r7, r7, #20
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bc80      	pop	{r7}
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop

08001fac <CAN_GetLSBTransmitErrorCounter>:
  * @brief  Returns the LSB of the 9-bit CANx Transmit Error Counter(TEC).
  * @param  CANx:   where x can be 1 or 2 to to select the CAN peripheral.  
  * @retval LSB of the 9-bit CAN Transmit Error Counter. 
  */
uint8_t CAN_GetLSBTransmitErrorCounter(CAN_TypeDef* CANx)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b085      	sub	sp, #20
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  uint8_t counter=0;
 8001fb4:	f04f 0300 	mov.w	r3, #0
 8001fb8:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  
  /* Get the LSB of the 9-bit CANx Transmit Error Counter(TEC) */
  counter = (uint8_t)((CANx->ESR & CAN_ESR_TEC)>> 16);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	699b      	ldr	r3, [r3, #24]
 8001fbe:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8001fc2:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8001fc6:	73fb      	strb	r3, [r7, #15]
  
  /* Return the LSB of the 9-bit CANx Transmit Error Counter(TEC) */
  return counter;
 8001fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f107 0714 	add.w	r7, r7, #20
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bc80      	pop	{r7}
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop

08001fd8 <CAN_ITConfig>:
  * @param  NewState: new state of the CAN interrupts.
  *                   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void CAN_ITConfig(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b085      	sub	sp, #20
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	4613      	mov	r3, r2
 8001fe4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IT(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001fe6:	79fb      	ldrb	r3, [r7, #7]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d006      	beq.n	8001ffa <CAN_ITConfig+0x22>
  {
    /* Enable the selected CANx interrupt */
    CANx->IER |= CAN_IT;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	695a      	ldr	r2, [r3, #20]
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	431a      	orrs	r2, r3
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	615a      	str	r2, [r3, #20]
 8001ff8:	e007      	b.n	800200a <CAN_ITConfig+0x32>
  }
  else
  {
    /* Disable the selected CANx interrupt */
    CANx->IER &= ~CAN_IT;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	695a      	ldr	r2, [r3, #20]
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	ea6f 0303 	mvn.w	r3, r3
 8002004:	401a      	ands	r2, r3
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	615a      	str	r2, [r3, #20]
  }
}
 800200a:	f107 0714 	add.w	r7, r7, #20
 800200e:	46bd      	mov	sp, r7
 8002010:	bc80      	pop	{r7}
 8002012:	4770      	bx	lr

08002014 <CAN_GetFlagStatus>:
  *                  - CAN_FLAG_SLAK  
  *                  - CAN_FLAG_LEC       
  * @retval The new state of CAN_FLAG (SET or RESET).
  */
FlagStatus CAN_GetFlagStatus(CAN_TypeDef* CANx, uint32_t CAN_FLAG)
{
 8002014:	b480      	push	{r7}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800201e:	f04f 0300 	mov.w	r3, #0
 8002022:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_GET_FLAG(CAN_FLAG));
  

  if((CAN_FLAG & CAN_FLAGS_ESR) != (uint32_t)RESET)
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d011      	beq.n	8002052 <CAN_GetFlagStatus+0x3e>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->ESR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	699a      	ldr	r2, [r3, #24]
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	4013      	ands	r3, r2
 8002036:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800203a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d003      	beq.n	800204a <CAN_GetFlagStatus+0x36>
    { 
      /* CAN_FLAG is set */
      bitstatus = SET;
 8002042:	f04f 0301 	mov.w	r3, #1
 8002046:	73fb      	strb	r3, [r7, #15]
 8002048:	e059      	b.n	80020fe <CAN_GetFlagStatus+0xea>
    }
    else
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
 800204a:	f04f 0300 	mov.w	r3, #0
 800204e:	73fb      	strb	r3, [r7, #15]
 8002050:	e055      	b.n	80020fe <CAN_GetFlagStatus+0xea>
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_MSR) != (uint32_t)RESET)
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d011      	beq.n	8002080 <CAN_GetFlagStatus+0x6c>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->MSR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	685a      	ldr	r2, [r3, #4]
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	4013      	ands	r3, r2
 8002064:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002068:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d003      	beq.n	8002078 <CAN_GetFlagStatus+0x64>
    { 
      /* CAN_FLAG is set */
      bitstatus = SET;
 8002070:	f04f 0301 	mov.w	r3, #1
 8002074:	73fb      	strb	r3, [r7, #15]
 8002076:	e042      	b.n	80020fe <CAN_GetFlagStatus+0xea>
    }
    else
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
 8002078:	f04f 0300 	mov.w	r3, #0
 800207c:	73fb      	strb	r3, [r7, #15]
 800207e:	e03e      	b.n	80020fe <CAN_GetFlagStatus+0xea>
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_TSR) != (uint32_t)RESET)
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d011      	beq.n	80020ae <CAN_GetFlagStatus+0x9a>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->TSR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	689a      	ldr	r2, [r3, #8]
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	4013      	ands	r3, r2
 8002092:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002096:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d003      	beq.n	80020a6 <CAN_GetFlagStatus+0x92>
    { 
      /* CAN_FLAG is set */
      bitstatus = SET;
 800209e:	f04f 0301 	mov.w	r3, #1
 80020a2:	73fb      	strb	r3, [r7, #15]
 80020a4:	e02b      	b.n	80020fe <CAN_GetFlagStatus+0xea>
    }
    else
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
 80020a6:	f04f 0300 	mov.w	r3, #0
 80020aa:	73fb      	strb	r3, [r7, #15]
 80020ac:	e027      	b.n	80020fe <CAN_GetFlagStatus+0xea>
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_RF0R) != (uint32_t)RESET)
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d011      	beq.n	80020dc <CAN_GetFlagStatus+0xc8>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->RF0R & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	68da      	ldr	r2, [r3, #12]
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	4013      	ands	r3, r2
 80020c0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80020c4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d003      	beq.n	80020d4 <CAN_GetFlagStatus+0xc0>
    { 
      /* CAN_FLAG is set */
      bitstatus = SET;
 80020cc:	f04f 0301 	mov.w	r3, #1
 80020d0:	73fb      	strb	r3, [r7, #15]
 80020d2:	e014      	b.n	80020fe <CAN_GetFlagStatus+0xea>
    }
    else
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
 80020d4:	f04f 0300 	mov.w	r3, #0
 80020d8:	73fb      	strb	r3, [r7, #15]
 80020da:	e010      	b.n	80020fe <CAN_GetFlagStatus+0xea>
    }
  }
  else /* If(CAN_FLAG & CAN_FLAGS_RF1R != (uint32_t)RESET) */
  { 
    /* Check the status of the specified CAN flag */
    if ((uint32_t)(CANx->RF1R & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	691a      	ldr	r2, [r3, #16]
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	4013      	ands	r3, r2
 80020e4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80020e8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d003      	beq.n	80020f8 <CAN_GetFlagStatus+0xe4>
    { 
      /* CAN_FLAG is set */
      bitstatus = SET;
 80020f0:	f04f 0301 	mov.w	r3, #1
 80020f4:	73fb      	strb	r3, [r7, #15]
 80020f6:	e002      	b.n	80020fe <CAN_GetFlagStatus+0xea>
    }
    else
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
 80020f8:	f04f 0300 	mov.w	r3, #0
 80020fc:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Return the CAN_FLAG status */
  return  bitstatus;
 80020fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002100:	4618      	mov	r0, r3
 8002102:	f107 0714 	add.w	r7, r7, #20
 8002106:	46bd      	mov	sp, r7
 8002108:	bc80      	pop	{r7}
 800210a:	4770      	bx	lr

0800210c <CAN_ClearFlag>:
  *                    - CAN_FLAG_SLAK    
  *                    - CAN_FLAG_LEC       
  * @retval None.
  */
void CAN_ClearFlag(CAN_TypeDef* CANx, uint32_t CAN_FLAG)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	6039      	str	r1, [r7, #0]
  uint32_t flagtmp=0;
 8002116:	f04f 0300 	mov.w	r3, #0
 800211a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_CLEAR_FLAG(CAN_FLAG));
  
  if (CAN_FLAG == CAN_FLAG_LEC) /* ESR register */
 800211c:	683a      	ldr	r2, [r7, #0]
 800211e:	4b18      	ldr	r3, [pc, #96]	; (8002180 <CAN_ClearFlag+0x74>)
 8002120:	429a      	cmp	r2, r3
 8002122:	d104      	bne.n	800212e <CAN_ClearFlag+0x22>
  {
    /* Clear the selected CAN flags */
    CANx->ESR = (uint32_t)RESET;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f04f 0200 	mov.w	r2, #0
 800212a:	619a      	str	r2, [r3, #24]
 800212c:	e023      	b.n	8002176 <CAN_ClearFlag+0x6a>
  }
  else /* MSR or TSR or RF0R or RF1R */
  {
    flagtmp = CAN_FLAG & 0x000FFFFF;
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002134:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002138:	60fb      	str	r3, [r7, #12]

    if ((CAN_FLAG & CAN_FLAGS_RF0R)!=(uint32_t)RESET)
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002140:	2b00      	cmp	r3, #0
 8002142:	d003      	beq.n	800214c <CAN_ClearFlag+0x40>
    {
      /* Receive Flags */
      CANx->RF0R = (uint32_t)(flagtmp);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	68fa      	ldr	r2, [r7, #12]
 8002148:	60da      	str	r2, [r3, #12]
 800214a:	e014      	b.n	8002176 <CAN_ClearFlag+0x6a>
    }
    else if ((CAN_FLAG & CAN_FLAGS_RF1R)!=(uint32_t)RESET)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d003      	beq.n	800215e <CAN_ClearFlag+0x52>
    {
      /* Receive Flags */
      CANx->RF1R = (uint32_t)(flagtmp);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	68fa      	ldr	r2, [r7, #12]
 800215a:	611a      	str	r2, [r3, #16]
 800215c:	e00b      	b.n	8002176 <CAN_ClearFlag+0x6a>
    }
    else if ((CAN_FLAG & CAN_FLAGS_TSR)!=(uint32_t)RESET)
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002164:	2b00      	cmp	r3, #0
 8002166:	d003      	beq.n	8002170 <CAN_ClearFlag+0x64>
    {
      /* Transmit Flags */
      CANx->TSR = (uint32_t)(flagtmp);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	68fa      	ldr	r2, [r7, #12]
 800216c:	609a      	str	r2, [r3, #8]
 800216e:	e002      	b.n	8002176 <CAN_ClearFlag+0x6a>
    }
    else /* If((CAN_FLAG & CAN_FLAGS_MSR)!=(uint32_t)RESET) */
    {
      /* Operating mode Flags */
      CANx->MSR = (uint32_t)(flagtmp);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	68fa      	ldr	r2, [r7, #12]
 8002174:	605a      	str	r2, [r3, #4]
    }
  }
}
 8002176:	f107 0714 	add.w	r7, r7, #20
 800217a:	46bd      	mov	sp, r7
 800217c:	bc80      	pop	{r7}
 800217e:	4770      	bx	lr
 8002180:	30f00070 	rscscc	r0, r0, r0, ror r0

08002184 <CAN_GetITStatus>:
  *                 -  CAN_IT_LEC    
  *                 -  CAN_IT_ERR 
  * @retval The current state of CAN_IT (SET or RESET).
  */
ITStatus CAN_GetITStatus(CAN_TypeDef* CANx, uint32_t CAN_IT)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	6039      	str	r1, [r7, #0]
  ITStatus itstatus = RESET;
 800218e:	f04f 0300 	mov.w	r3, #0
 8002192:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IT(CAN_IT));
  
  /* check the enable interrupt bit */
 if((CANx->IER & CAN_IT) != RESET)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	695a      	ldr	r2, [r3, #20]
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	4013      	ands	r3, r2
 800219c:	2b00      	cmp	r3, #0
 800219e:	f000 80c1 	beq.w	8002324 <CAN_GetITStatus+0x1a0>
 {
   /* in case the Interrupt is enabled, .... */
    switch (CAN_IT)
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	2b40      	cmp	r3, #64	; 0x40
 80021a6:	d068      	beq.n	800227a <CAN_GetITStatus+0xf6>
 80021a8:	2b40      	cmp	r3, #64	; 0x40
 80021aa:	d80f      	bhi.n	80021cc <CAN_GetITStatus+0x48>
 80021ac:	2b04      	cmp	r3, #4
 80021ae:	d03c      	beq.n	800222a <CAN_GetITStatus+0xa6>
 80021b0:	2b04      	cmp	r3, #4
 80021b2:	d804      	bhi.n	80021be <CAN_GetITStatus+0x3a>
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d025      	beq.n	8002204 <CAN_GetITStatus+0x80>
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d02c      	beq.n	8002216 <CAN_GetITStatus+0x92>
 80021bc:	e0ae      	b.n	800231c <CAN_GetITStatus+0x198>
 80021be:	2b10      	cmp	r3, #16
 80021c0:	d047      	beq.n	8002252 <CAN_GetITStatus+0xce>
 80021c2:	2b20      	cmp	r3, #32
 80021c4:	d04f      	beq.n	8002266 <CAN_GetITStatus+0xe2>
 80021c6:	2b08      	cmp	r3, #8
 80021c8:	d039      	beq.n	800223e <CAN_GetITStatus+0xba>
 80021ca:	e0a7      	b.n	800231c <CAN_GetITStatus+0x198>
 80021cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80021d0:	f000 808f 	beq.w	80022f2 <CAN_GetITStatus+0x16e>
 80021d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80021d8:	d809      	bhi.n	80021ee <CAN_GetITStatus+0x6a>
 80021da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021de:	d074      	beq.n	80022ca <CAN_GetITStatus+0x146>
 80021e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021e4:	d07b      	beq.n	80022de <CAN_GetITStatus+0x15a>
 80021e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021ea:	d064      	beq.n	80022b6 <CAN_GetITStatus+0x132>
 80021ec:	e096      	b.n	800231c <CAN_GetITStatus+0x198>
 80021ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021f2:	d04c      	beq.n	800228e <CAN_GetITStatus+0x10a>
 80021f4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80021f8:	d053      	beq.n	80022a2 <CAN_GetITStatus+0x11e>
 80021fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80021fe:	f000 8082 	beq.w	8002306 <CAN_GetITStatus+0x182>
 8002202:	e08b      	b.n	800231c <CAN_GetITStatus+0x198>
    {
      case CAN_IT_TME:
               /* Check CAN_TSR_RQCPx bits */
	             itstatus = CheckITStatus(CANx->TSR, CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2);  
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	4618      	mov	r0, r3
 800220a:	494b      	ldr	r1, [pc, #300]	; (8002338 <CAN_GetITStatus+0x1b4>)
 800220c:	f000 f912 	bl	8002434 <CheckITStatus>
 8002210:	4603      	mov	r3, r0
 8002212:	73fb      	strb	r3, [r7, #15]
	      break;
 8002214:	e089      	b.n	800232a <CAN_GetITStatus+0x1a6>
      case CAN_IT_FMP0:
               /* Check CAN_RF0R_FMP0 bit */
	             itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FMP0);  
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	68db      	ldr	r3, [r3, #12]
 800221a:	4618      	mov	r0, r3
 800221c:	f04f 0103 	mov.w	r1, #3
 8002220:	f000 f908 	bl	8002434 <CheckITStatus>
 8002224:	4603      	mov	r3, r0
 8002226:	73fb      	strb	r3, [r7, #15]
	      break;
 8002228:	e07f      	b.n	800232a <CAN_GetITStatus+0x1a6>
      case CAN_IT_FF0:
               /* Check CAN_RF0R_FULL0 bit */
               itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FULL0);  
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	68db      	ldr	r3, [r3, #12]
 800222e:	4618      	mov	r0, r3
 8002230:	f04f 0108 	mov.w	r1, #8
 8002234:	f000 f8fe 	bl	8002434 <CheckITStatus>
 8002238:	4603      	mov	r3, r0
 800223a:	73fb      	strb	r3, [r7, #15]
	      break;
 800223c:	e075      	b.n	800232a <CAN_GetITStatus+0x1a6>
      case CAN_IT_FOV0:
               /* Check CAN_RF0R_FOVR0 bit */
               itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FOVR0);  
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	4618      	mov	r0, r3
 8002244:	f04f 0110 	mov.w	r1, #16
 8002248:	f000 f8f4 	bl	8002434 <CheckITStatus>
 800224c:	4603      	mov	r3, r0
 800224e:	73fb      	strb	r3, [r7, #15]
	      break;
 8002250:	e06b      	b.n	800232a <CAN_GetITStatus+0x1a6>
      case CAN_IT_FMP1:
               /* Check CAN_RF1R_FMP1 bit */
               itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FMP1);  
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	691b      	ldr	r3, [r3, #16]
 8002256:	4618      	mov	r0, r3
 8002258:	f04f 0103 	mov.w	r1, #3
 800225c:	f000 f8ea 	bl	8002434 <CheckITStatus>
 8002260:	4603      	mov	r3, r0
 8002262:	73fb      	strb	r3, [r7, #15]
	      break;
 8002264:	e061      	b.n	800232a <CAN_GetITStatus+0x1a6>
      case CAN_IT_FF1:
               /* Check CAN_RF1R_FULL1 bit */
	             itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FULL1);  
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	691b      	ldr	r3, [r3, #16]
 800226a:	4618      	mov	r0, r3
 800226c:	f04f 0108 	mov.w	r1, #8
 8002270:	f000 f8e0 	bl	8002434 <CheckITStatus>
 8002274:	4603      	mov	r3, r0
 8002276:	73fb      	strb	r3, [r7, #15]
	      break;
 8002278:	e057      	b.n	800232a <CAN_GetITStatus+0x1a6>
      case CAN_IT_FOV1:
               /* Check CAN_RF1R_FOVR1 bit */
	             itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FOVR1);  
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	691b      	ldr	r3, [r3, #16]
 800227e:	4618      	mov	r0, r3
 8002280:	f04f 0110 	mov.w	r1, #16
 8002284:	f000 f8d6 	bl	8002434 <CheckITStatus>
 8002288:	4603      	mov	r3, r0
 800228a:	73fb      	strb	r3, [r7, #15]
	      break;
 800228c:	e04d      	b.n	800232a <CAN_GetITStatus+0x1a6>
      case CAN_IT_WKU:
               /* Check CAN_MSR_WKUI bit */
               itstatus = CheckITStatus(CANx->MSR, CAN_MSR_WKUI);  
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	4618      	mov	r0, r3
 8002294:	f04f 0108 	mov.w	r1, #8
 8002298:	f000 f8cc 	bl	8002434 <CheckITStatus>
 800229c:	4603      	mov	r3, r0
 800229e:	73fb      	strb	r3, [r7, #15]
	      break;
 80022a0:	e043      	b.n	800232a <CAN_GetITStatus+0x1a6>
      case CAN_IT_SLK:
               /* Check CAN_MSR_SLAKI bit */
	             itstatus = CheckITStatus(CANx->MSR, CAN_MSR_SLAKI);  
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f04f 0110 	mov.w	r1, #16
 80022ac:	f000 f8c2 	bl	8002434 <CheckITStatus>
 80022b0:	4603      	mov	r3, r0
 80022b2:	73fb      	strb	r3, [r7, #15]
	      break;
 80022b4:	e039      	b.n	800232a <CAN_GetITStatus+0x1a6>
      case CAN_IT_EWG:
               /* Check CAN_ESR_EWGF bit */
	             itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EWGF);  
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	699b      	ldr	r3, [r3, #24]
 80022ba:	4618      	mov	r0, r3
 80022bc:	f04f 0101 	mov.w	r1, #1
 80022c0:	f000 f8b8 	bl	8002434 <CheckITStatus>
 80022c4:	4603      	mov	r3, r0
 80022c6:	73fb      	strb	r3, [r7, #15]
	      break;
 80022c8:	e02f      	b.n	800232a <CAN_GetITStatus+0x1a6>
      case CAN_IT_EPV:
               /* Check CAN_ESR_EPVF bit */
	             itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EPVF);  
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	699b      	ldr	r3, [r3, #24]
 80022ce:	4618      	mov	r0, r3
 80022d0:	f04f 0102 	mov.w	r1, #2
 80022d4:	f000 f8ae 	bl	8002434 <CheckITStatus>
 80022d8:	4603      	mov	r3, r0
 80022da:	73fb      	strb	r3, [r7, #15]
	      break;
 80022dc:	e025      	b.n	800232a <CAN_GetITStatus+0x1a6>
      case CAN_IT_BOF:
               /* Check CAN_ESR_BOFF bit */
	             itstatus = CheckITStatus(CANx->ESR, CAN_ESR_BOFF);  
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	699b      	ldr	r3, [r3, #24]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f04f 0104 	mov.w	r1, #4
 80022e8:	f000 f8a4 	bl	8002434 <CheckITStatus>
 80022ec:	4603      	mov	r3, r0
 80022ee:	73fb      	strb	r3, [r7, #15]
	      break;
 80022f0:	e01b      	b.n	800232a <CAN_GetITStatus+0x1a6>
      case CAN_IT_LEC:
               /* Check CAN_ESR_LEC bit */
	             itstatus = CheckITStatus(CANx->ESR, CAN_ESR_LEC);  
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	699b      	ldr	r3, [r3, #24]
 80022f6:	4618      	mov	r0, r3
 80022f8:	f04f 0170 	mov.w	r1, #112	; 0x70
 80022fc:	f000 f89a 	bl	8002434 <CheckITStatus>
 8002300:	4603      	mov	r3, r0
 8002302:	73fb      	strb	r3, [r7, #15]
	      break;
 8002304:	e011      	b.n	800232a <CAN_GetITStatus+0x1a6>
      case CAN_IT_ERR:
               /* Check CAN_MSR_ERRI bit */ 
               itstatus = CheckITStatus(CANx->MSR, CAN_MSR_ERRI); 
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	4618      	mov	r0, r3
 800230c:	f04f 0104 	mov.w	r1, #4
 8002310:	f000 f890 	bl	8002434 <CheckITStatus>
 8002314:	4603      	mov	r3, r0
 8002316:	73fb      	strb	r3, [r7, #15]
	      break;
 8002318:	bf00      	nop
 800231a:	e006      	b.n	800232a <CAN_GetITStatus+0x1a6>
      default :
               /* in case of error, return RESET */
              itstatus = RESET;
 800231c:	f04f 0300 	mov.w	r3, #0
 8002320:	73fb      	strb	r3, [r7, #15]
              break;
 8002322:	e002      	b.n	800232a <CAN_GetITStatus+0x1a6>
    }
  }
  else
  {
   /* in case the Interrupt is not enabled, return RESET */
    itstatus  = RESET;
 8002324:	f04f 0300 	mov.w	r3, #0
 8002328:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return the CAN_IT status */
  return  itstatus;
 800232a:	7bfb      	ldrb	r3, [r7, #15]
}
 800232c:	4618      	mov	r0, r3
 800232e:	f107 0710 	add.w	r7, r7, #16
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	00010101 	andeq	r0, r1, r1, lsl #2

0800233c <CAN_ClearITPendingBit>:
  *                  -  CAN_IT_LEC    
  *                  -  CAN_IT_ERR 
  * @retval None.
  */
void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_CLEAR_IT(CAN_IT));

  switch (CAN_IT)
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800234c:	d049      	beq.n	80023e2 <CAN_ClearITPendingBit+0xa6>
 800234e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002352:	d80d      	bhi.n	8002370 <CAN_ClearITPendingBit+0x34>
 8002354:	2b08      	cmp	r3, #8
 8002356:	d02b      	beq.n	80023b0 <CAN_ClearITPendingBit+0x74>
 8002358:	2b08      	cmp	r3, #8
 800235a:	d804      	bhi.n	8002366 <CAN_ClearITPendingBit+0x2a>
 800235c:	2b01      	cmp	r3, #1
 800235e:	d01e      	beq.n	800239e <CAN_ClearITPendingBit+0x62>
 8002360:	2b04      	cmp	r3, #4
 8002362:	d020      	beq.n	80023a6 <CAN_ClearITPendingBit+0x6a>
 8002364:	e05e      	b.n	8002424 <CAN_ClearITPendingBit+0xe8>
 8002366:	2b20      	cmp	r3, #32
 8002368:	d027      	beq.n	80023ba <CAN_ClearITPendingBit+0x7e>
 800236a:	2b40      	cmp	r3, #64	; 0x40
 800236c:	d02a      	beq.n	80023c4 <CAN_ClearITPendingBit+0x88>
 800236e:	e059      	b.n	8002424 <CAN_ClearITPendingBit+0xe8>
 8002370:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002374:	d044      	beq.n	8002400 <CAN_ClearITPendingBit+0xc4>
 8002376:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800237a:	d806      	bhi.n	800238a <CAN_ClearITPendingBit+0x4e>
 800237c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002380:	d034      	beq.n	80023ec <CAN_ClearITPendingBit+0xb0>
 8002382:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002386:	d036      	beq.n	80023f6 <CAN_ClearITPendingBit+0xba>
 8002388:	e04c      	b.n	8002424 <CAN_ClearITPendingBit+0xe8>
 800238a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800238e:	d01e      	beq.n	80023ce <CAN_ClearITPendingBit+0x92>
 8002390:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002394:	d020      	beq.n	80023d8 <CAN_ClearITPendingBit+0x9c>
 8002396:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800239a:	d03a      	beq.n	8002412 <CAN_ClearITPendingBit+0xd6>
 800239c:	e042      	b.n	8002424 <CAN_ClearITPendingBit+0xe8>
  {
      case CAN_IT_TME:
              /* Clear CAN_TSR_RQCPx (rc_w1)*/
	      CANx->TSR = CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2;  
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a23      	ldr	r2, [pc, #140]	; (8002430 <CAN_ClearITPendingBit+0xf4>)
 80023a2:	609a      	str	r2, [r3, #8]
	      break;
 80023a4:	e03f      	b.n	8002426 <CAN_ClearITPendingBit+0xea>
      case CAN_IT_FF0:
              /* Clear CAN_RF0R_FULL0 (rc_w1)*/
	      CANx->RF0R = CAN_RF0R_FULL0; 
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f04f 0208 	mov.w	r2, #8
 80023ac:	60da      	str	r2, [r3, #12]
	      break;
 80023ae:	e03a      	b.n	8002426 <CAN_ClearITPendingBit+0xea>
      case CAN_IT_FOV0:
              /* Clear CAN_RF0R_FOVR0 (rc_w1)*/
	      CANx->RF0R = CAN_RF0R_FOVR0; 
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f04f 0210 	mov.w	r2, #16
 80023b6:	60da      	str	r2, [r3, #12]
	      break;
 80023b8:	e035      	b.n	8002426 <CAN_ClearITPendingBit+0xea>
      case CAN_IT_FF1:
              /* Clear CAN_RF1R_FULL1 (rc_w1)*/
	      CANx->RF1R = CAN_RF1R_FULL1;  
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	f04f 0208 	mov.w	r2, #8
 80023c0:	611a      	str	r2, [r3, #16]
	      break;
 80023c2:	e030      	b.n	8002426 <CAN_ClearITPendingBit+0xea>
      case CAN_IT_FOV1:
              /* Clear CAN_RF1R_FOVR1 (rc_w1)*/
	      CANx->RF1R = CAN_RF1R_FOVR1; 
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f04f 0210 	mov.w	r2, #16
 80023ca:	611a      	str	r2, [r3, #16]
	      break;
 80023cc:	e02b      	b.n	8002426 <CAN_ClearITPendingBit+0xea>
      case CAN_IT_WKU:
              /* Clear CAN_MSR_WKUI (rc_w1)*/
	      CANx->MSR = CAN_MSR_WKUI;  
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f04f 0208 	mov.w	r2, #8
 80023d4:	605a      	str	r2, [r3, #4]
	      break;
 80023d6:	e026      	b.n	8002426 <CAN_ClearITPendingBit+0xea>
      case CAN_IT_SLK:
              /* Clear CAN_MSR_SLAKI (rc_w1)*/ 
	      CANx->MSR = CAN_MSR_SLAKI;   
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f04f 0210 	mov.w	r2, #16
 80023de:	605a      	str	r2, [r3, #4]
	      break;
 80023e0:	e021      	b.n	8002426 <CAN_ClearITPendingBit+0xea>
      case CAN_IT_EWG:
              /* Clear CAN_MSR_ERRI (rc_w1) */
	      CANx->MSR = CAN_MSR_ERRI;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f04f 0204 	mov.w	r2, #4
 80023e8:	605a      	str	r2, [r3, #4]
              /* Note : the corresponding Flag is cleared by hardware depending 
                        of the CAN Bus status*/ 
	      break;
 80023ea:	e01c      	b.n	8002426 <CAN_ClearITPendingBit+0xea>
      case CAN_IT_EPV:
              /* Clear CAN_MSR_ERRI (rc_w1) */
	      CANx->MSR = CAN_MSR_ERRI; 
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f04f 0204 	mov.w	r2, #4
 80023f2:	605a      	str	r2, [r3, #4]
              /* Note : the corresponding Flag is cleared by hardware depending 
                        of the CAN Bus status*/
	      break;
 80023f4:	e017      	b.n	8002426 <CAN_ClearITPendingBit+0xea>
      case CAN_IT_BOF:
              /* Clear CAN_MSR_ERRI (rc_w1) */ 
	      CANx->MSR = CAN_MSR_ERRI; 
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f04f 0204 	mov.w	r2, #4
 80023fc:	605a      	str	r2, [r3, #4]
              /* Note : the corresponding Flag is cleared by hardware depending 
                        of the CAN Bus status*/
	      break;
 80023fe:	e012      	b.n	8002426 <CAN_ClearITPendingBit+0xea>
      case CAN_IT_LEC:
              /*  Clear LEC bits */
	      CANx->ESR = RESET; 
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f04f 0200 	mov.w	r2, #0
 8002406:	619a      	str	r2, [r3, #24]
              /* Clear CAN_MSR_ERRI (rc_w1) */
	      CANx->MSR = CAN_MSR_ERRI; 
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f04f 0204 	mov.w	r2, #4
 800240e:	605a      	str	r2, [r3, #4]
	      break;
 8002410:	e009      	b.n	8002426 <CAN_ClearITPendingBit+0xea>
      case CAN_IT_ERR:
              /*Clear LEC bits */
	      CANx->ESR = RESET; 
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	f04f 0200 	mov.w	r2, #0
 8002418:	619a      	str	r2, [r3, #24]
              /* Clear CAN_MSR_ERRI (rc_w1) */
	      CANx->MSR = CAN_MSR_ERRI; 
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	f04f 0204 	mov.w	r2, #4
 8002420:	605a      	str	r2, [r3, #4]
	      /* Note : BOFF, EPVF and EWGF Flags are cleared by hardware depending 
                  of the CAN Bus status*/
	      break;
 8002422:	e000      	b.n	8002426 <CAN_ClearITPendingBit+0xea>
      default :
	      break;
 8002424:	bf00      	nop
   }
}
 8002426:	f107 070c 	add.w	r7, r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	bc80      	pop	{r7}
 800242e:	4770      	bx	lr
 8002430:	00010101 	andeq	r0, r1, r1, lsl #2

08002434 <CheckITStatus>:
  * @param  CAN_Reg: specifies the CAN interrupt register to check.
  * @param  It_Bit:  specifies the interrupt source bit to check.
  * @retval The new state of the CAN Interrupt (SET or RESET).
  */
static ITStatus CheckITStatus(uint32_t CAN_Reg, uint32_t It_Bit)
{
 8002434:	b480      	push	{r7}
 8002436:	b085      	sub	sp, #20
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
  ITStatus pendingbitstatus = RESET;
 800243e:	f04f 0300 	mov.w	r3, #0
 8002442:	73fb      	strb	r3, [r7, #15]
  
  if ((CAN_Reg & It_Bit) != (uint32_t)RESET)
 8002444:	687a      	ldr	r2, [r7, #4]
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	4013      	ands	r3, r2
 800244a:	2b00      	cmp	r3, #0
 800244c:	d003      	beq.n	8002456 <CheckITStatus+0x22>
  {
    /* CAN_IT is set */
    pendingbitstatus = SET;
 800244e:	f04f 0301 	mov.w	r3, #1
 8002452:	73fb      	strb	r3, [r7, #15]
 8002454:	e002      	b.n	800245c <CheckITStatus+0x28>
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8002456:	f04f 0300 	mov.w	r3, #0
 800245a:	73fb      	strb	r3, [r7, #15]
  }
  return pendingbitstatus;
 800245c:	7bfb      	ldrb	r3, [r7, #15]
}
 800245e:	4618      	mov	r0, r3
 8002460:	f107 0714 	add.w	r7, r7, #20
 8002464:	46bd      	mov	sp, r7
 8002466:	bc80      	pop	{r7}
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop

0800246c <CEC_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void CEC_DeInit(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0
  /* Enable CEC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_CEC, ENABLE);  
 8002470:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002474:	f04f 0101 	mov.w	r1, #1
 8002478:	f003 fdc2 	bl	8006000 <RCC_APB1PeriphResetCmd>
  /* Release CEC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_CEC, DISABLE); 
 800247c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002480:	f04f 0100 	mov.w	r1, #0
 8002484:	f003 fdbc 	bl	8006000 <RCC_APB1PeriphResetCmd>
}
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop

0800248c <CEC_Init>:
  *         contains the configuration information for the specified
  *         CEC peripheral.
  * @retval None
  */
void CEC_Init(CEC_InitTypeDef* CEC_InitStruct)
{
 800248c:	b480      	push	{r7}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  uint16_t tmpreg = 0;
 8002494:	f04f 0300 	mov.w	r3, #0
 8002498:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_CEC_BIT_TIMING_ERROR_MODE(CEC_InitStruct->CEC_BitTimingMode)); 
  assert_param(IS_CEC_BIT_PERIOD_ERROR_MODE(CEC_InitStruct->CEC_BitPeriodMode));
     
  /*---------------------------- CEC CFGR Configuration -----------------*/
  /* Get the CEC CFGR value */
  tmpreg = CEC->CFGR;
 800249a:	4b0c      	ldr	r3, [pc, #48]	; (80024cc <CEC_Init+0x40>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	81fb      	strh	r3, [r7, #14]
  
  /* Clear BTEM and BPEM bits */
  tmpreg &= CFGR_CLEAR_Mask;
 80024a0:	89fb      	ldrh	r3, [r7, #14]
 80024a2:	f003 03f3 	and.w	r3, r3, #243	; 0xf3
 80024a6:	81fb      	strh	r3, [r7, #14]
  
  /* Configure CEC: Bit Timing Error and Bit Period Error */
  tmpreg |= (uint16_t)(CEC_InitStruct->CEC_BitTimingMode | CEC_InitStruct->CEC_BitPeriodMode);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	881a      	ldrh	r2, [r3, #0]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	885b      	ldrh	r3, [r3, #2]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	89fb      	ldrh	r3, [r7, #14]
 80024b6:	4313      	orrs	r3, r2
 80024b8:	81fb      	strh	r3, [r7, #14]

  /* Write to CEC CFGR  register*/
  CEC->CFGR = tmpreg;
 80024ba:	4b04      	ldr	r3, [pc, #16]	; (80024cc <CEC_Init+0x40>)
 80024bc:	89fa      	ldrh	r2, [r7, #14]
 80024be:	601a      	str	r2, [r3, #0]
  
}
 80024c0:	f107 0714 	add.w	r7, r7, #20
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bc80      	pop	{r7}
 80024c8:	4770      	bx	lr
 80024ca:	bf00      	nop
 80024cc:	40007800 	andmi	r7, r0, r0, lsl #16

080024d0 <CEC_Cmd>:
  * @param  NewState: new state of the CEC peripheral. 
  *     This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void CEC_Cmd(FunctionalState NewState)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	4603      	mov	r3, r0
 80024d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CFGR_PE_BB = (uint32_t)NewState;
 80024da:	4b09      	ldr	r3, [pc, #36]	; (8002500 <CEC_Cmd+0x30>)
 80024dc:	79fa      	ldrb	r2, [r7, #7]
 80024de:	601a      	str	r2, [r3, #0]

  if(NewState == DISABLE)
 80024e0:	79fb      	ldrb	r3, [r7, #7]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d106      	bne.n	80024f4 <CEC_Cmd+0x24>
  {
    /* Wait until the PE bit is cleared by hardware (Idle Line detected) */
    while((CEC->CFGR & CEC_CFGR_PE) != (uint32_t)RESET)
 80024e6:	bf00      	nop
 80024e8:	4b06      	ldr	r3, [pc, #24]	; (8002504 <CEC_Cmd+0x34>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0301 	and.w	r3, r3, #1
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d1f9      	bne.n	80024e8 <CEC_Cmd+0x18>
    {
    }  
  }  
}
 80024f4:	f107 070c 	add.w	r7, r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bc80      	pop	{r7}
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	420f0000 	andmi	r0, pc, #0
 8002504:	40007800 	andmi	r7, r0, r0, lsl #16

08002508 <CEC_ITConfig>:
  * @param  NewState: new state of the CEC interrupt.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void CEC_ITConfig(FunctionalState NewState)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	4603      	mov	r3, r0
 8002510:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CFGR_IE_BB = (uint32_t)NewState;
 8002512:	4b04      	ldr	r3, [pc, #16]	; (8002524 <CEC_ITConfig+0x1c>)
 8002514:	79fa      	ldrb	r2, [r7, #7]
 8002516:	601a      	str	r2, [r3, #0]
}
 8002518:	f107 070c 	add.w	r7, r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	bc80      	pop	{r7}
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	420f0004 	andmi	r0, pc, #4

08002528 <CEC_OwnAddressConfig>:
  * @brief  Defines the Own Address of the CEC device.
  * @param  CEC_OwnAddress: The CEC own address
  * @retval None
  */
void CEC_OwnAddressConfig(uint8_t CEC_OwnAddress)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	4603      	mov	r3, r0
 8002530:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_CEC_ADDRESS(CEC_OwnAddress));

  /* Set the CEC own address */
  CEC->OAR = CEC_OwnAddress;
 8002532:	4b04      	ldr	r3, [pc, #16]	; (8002544 <CEC_OwnAddressConfig+0x1c>)
 8002534:	79fa      	ldrb	r2, [r7, #7]
 8002536:	605a      	str	r2, [r3, #4]
}
 8002538:	f107 070c 	add.w	r7, r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	bc80      	pop	{r7}
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	40007800 	andmi	r7, r0, r0, lsl #16

08002548 <CEC_SetPrescaler>:
  * @brief  Sets the CEC prescaler value.
  * @param  CEC_Prescaler: CEC prescaler new value
  * @retval None
  */
void CEC_SetPrescaler(uint16_t CEC_Prescaler)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	4603      	mov	r3, r0
 8002550:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_CEC_PRESCALER(CEC_Prescaler));

  /* Set the  Prescaler value*/
  CEC->PRES = CEC_Prescaler;
 8002552:	4b04      	ldr	r3, [pc, #16]	; (8002564 <CEC_SetPrescaler+0x1c>)
 8002554:	88fa      	ldrh	r2, [r7, #6]
 8002556:	609a      	str	r2, [r3, #8]
}
 8002558:	f107 070c 	add.w	r7, r7, #12
 800255c:	46bd      	mov	sp, r7
 800255e:	bc80      	pop	{r7}
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	40007800 	andmi	r7, r0, r0, lsl #16

08002568 <CEC_SendDataByte>:
  * @brief  Transmits single data through the CEC peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void CEC_SendDataByte(uint8_t Data)
{  
 8002568:	b480      	push	{r7}
 800256a:	b083      	sub	sp, #12
 800256c:	af00      	add	r7, sp, #0
 800256e:	4603      	mov	r3, r0
 8002570:	71fb      	strb	r3, [r7, #7]
  /* Transmit Data */
  CEC->TXD = Data ;
 8002572:	4b04      	ldr	r3, [pc, #16]	; (8002584 <CEC_SendDataByte+0x1c>)
 8002574:	79fa      	ldrb	r2, [r7, #7]
 8002576:	615a      	str	r2, [r3, #20]
}
 8002578:	f107 070c 	add.w	r7, r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	bc80      	pop	{r7}
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	40007800 	andmi	r7, r0, r0, lsl #16

08002588 <CEC_ReceiveDataByte>:
  * @brief  Returns the most recent received data by the CEC peripheral.
  * @param  None
  * @retval The received data.
  */
uint8_t CEC_ReceiveDataByte(void)
{
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0
  /* Receive Data */
  return (uint8_t)(CEC->RXD);
 800258c:	4b03      	ldr	r3, [pc, #12]	; (800259c <CEC_ReceiveDataByte+0x14>)
 800258e:	699b      	ldr	r3, [r3, #24]
 8002590:	b2db      	uxtb	r3, r3
}
 8002592:	4618      	mov	r0, r3
 8002594:	46bd      	mov	sp, r7
 8002596:	bc80      	pop	{r7}
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	40007800 	andmi	r7, r0, r0, lsl #16

080025a0 <CEC_StartOfMessage>:
  * @brief  Starts a new message.
  * @param  None
  * @retval None
  */
void CEC_StartOfMessage(void)
{  
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  /* Starts of new message */
  *(__IO uint32_t *) CSR_TSOM_BB = (uint32_t)0x1;
 80025a4:	4b03      	ldr	r3, [pc, #12]	; (80025b4 <CEC_StartOfMessage+0x14>)
 80025a6:	f04f 0201 	mov.w	r2, #1
 80025aa:	601a      	str	r2, [r3, #0]
}
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bc80      	pop	{r7}
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	420f0200 	andmi	r0, pc, #0, 4

080025b8 <CEC_EndOfMessageCmd>:
  * @param  NewState: new state of the CEC Tx End Of Message. 
  *     This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void CEC_EndOfMessageCmd(FunctionalState NewState)
{   
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	4603      	mov	r3, r0
 80025c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  /* The data byte will be transmitted with or without an EOM bit*/
  *(__IO uint32_t *) CSR_TEOM_BB = (uint32_t)NewState;
 80025c2:	4b04      	ldr	r3, [pc, #16]	; (80025d4 <CEC_EndOfMessageCmd+0x1c>)
 80025c4:	79fa      	ldrb	r2, [r7, #7]
 80025c6:	601a      	str	r2, [r3, #0]
}
 80025c8:	f107 070c 	add.w	r7, r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bc80      	pop	{r7}
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	420f0204 	andmi	r0, pc, #4, 4	; 0x40000000

080025d8 <CEC_GetFlagStatus>:
  *     @arg CEC_FLAG_RERR: Rx Error
  *     @arg CEC_FLAG_RBTF: Rx Byte/Block Transfer Finished
  * @retval The new state of CEC_FLAG (SET or RESET)
  */
FlagStatus CEC_GetFlagStatus(uint32_t CEC_FLAG) 
{
 80025d8:	b480      	push	{r7}
 80025da:	b087      	sub	sp, #28
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80025e0:	f04f 0300 	mov.w	r3, #0
 80025e4:	75fb      	strb	r3, [r7, #23]
  uint32_t cecreg = 0, cecbase = 0;
 80025e6:	f04f 0300 	mov.w	r3, #0
 80025ea:	60fb      	str	r3, [r7, #12]
 80025ec:	f04f 0300 	mov.w	r3, #0
 80025f0:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_CEC_GET_FLAG(CEC_FLAG));
 
  /* Get the CEC peripheral base address */
  cecbase = (uint32_t)(CEC_BASE);
 80025f2:	4b17      	ldr	r3, [pc, #92]	; (8002650 <CEC_GetFlagStatus+0x78>)
 80025f4:	613b      	str	r3, [r7, #16]
  
  /* Read flag register index */
  cecreg = CEC_FLAG >> 28;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80025fc:	60fb      	str	r3, [r7, #12]
  
  /* Get bit[23:0] of the flag */
  CEC_FLAG &= FLAG_Mask;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002604:	607b      	str	r3, [r7, #4]
  
  if(cecreg != 0)
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d008      	beq.n	800261e <CEC_GetFlagStatus+0x46>
  {
    /* Flag in CEC ESR Register */
    CEC_FLAG = (uint32_t)(CEC_FLAG >> 16);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8002612:	607b      	str	r3, [r7, #4]
    
    /* Get the CEC ESR register address */
    cecbase += 0xC;
 8002614:	693b      	ldr	r3, [r7, #16]
 8002616:	f103 030c 	add.w	r3, r3, #12
 800261a:	613b      	str	r3, [r7, #16]
 800261c:	e003      	b.n	8002626 <CEC_GetFlagStatus+0x4e>
  }
  else
  {
    /* Get the CEC CSR register address */
    cecbase += 0x10;
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	f103 0310 	add.w	r3, r3, #16
 8002624:	613b      	str	r3, [r7, #16]
  }
  
  if(((*(__IO uint32_t *)cecbase) & CEC_FLAG) != (uint32_t)RESET)
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4013      	ands	r3, r2
 800262e:	2b00      	cmp	r3, #0
 8002630:	d003      	beq.n	800263a <CEC_GetFlagStatus+0x62>
  {
    /* CEC_FLAG is set */
    bitstatus = SET;
 8002632:	f04f 0301 	mov.w	r3, #1
 8002636:	75fb      	strb	r3, [r7, #23]
 8002638:	e002      	b.n	8002640 <CEC_GetFlagStatus+0x68>
  }
  else
  {
    /* CEC_FLAG is reset */
    bitstatus = RESET;
 800263a:	f04f 0300 	mov.w	r3, #0
 800263e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return the CEC_FLAG status */
  return  bitstatus;
 8002640:	7dfb      	ldrb	r3, [r7, #23]
}
 8002642:	4618      	mov	r0, r3
 8002644:	f107 071c 	add.w	r7, r7, #28
 8002648:	46bd      	mov	sp, r7
 800264a:	bc80      	pop	{r7}
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	40007800 	andmi	r7, r0, r0, lsl #16

08002654 <CEC_ClearFlag>:
  *     @arg CEC_FLAG_RERR: Rx Error
  *     @arg CEC_FLAG_RBTF: Rx Byte/Block Transfer Finished
  * @retval None
  */
void CEC_ClearFlag(uint32_t CEC_FLAG)
{ 
 8002654:	b480      	push	{r7}
 8002656:	b085      	sub	sp, #20
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0x0;
 800265c:	f04f 0300 	mov.w	r3, #0
 8002660:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_CEC_CLEAR_FLAG(CEC_FLAG));

  tmp = CEC->CSR & 0x2;
 8002662:	4b0b      	ldr	r3, [pc, #44]	; (8002690 <CEC_ClearFlag+0x3c>)
 8002664:	691b      	ldr	r3, [r3, #16]
 8002666:	f003 0302 	and.w	r3, r3, #2
 800266a:	60fb      	str	r3, [r7, #12]
       
  /* Clear the selected CEC flags */
  CEC->CSR &= (uint32_t)(((~(uint32_t)CEC_FLAG) & 0xFFFFFFFC) | tmp);
 800266c:	4b08      	ldr	r3, [pc, #32]	; (8002690 <CEC_ClearFlag+0x3c>)
 800266e:	4a08      	ldr	r2, [pc, #32]	; (8002690 <CEC_ClearFlag+0x3c>)
 8002670:	6911      	ldr	r1, [r2, #16]
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	ea6f 0202 	mvn.w	r2, r2
 8002678:	f022 0003 	bic.w	r0, r2, #3
 800267c:	68fa      	ldr	r2, [r7, #12]
 800267e:	4302      	orrs	r2, r0
 8002680:	400a      	ands	r2, r1
 8002682:	611a      	str	r2, [r3, #16]
}
 8002684:	f107 0714 	add.w	r7, r7, #20
 8002688:	46bd      	mov	sp, r7
 800268a:	bc80      	pop	{r7}
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop
 8002690:	40007800 	andmi	r7, r0, r0, lsl #16

08002694 <CEC_GetITStatus>:
  *     @arg CEC_IT_RERR: Rx Error
  *     @arg CEC_IT_RBTF: Rx Block Transfer Finished
  * @retval The new state of CEC_IT (SET or RESET).
  */
ITStatus CEC_GetITStatus(uint8_t CEC_IT)
{
 8002694:	b480      	push	{r7}
 8002696:	b085      	sub	sp, #20
 8002698:	af00      	add	r7, sp, #0
 800269a:	4603      	mov	r3, r0
 800269c:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
 800269e:	f04f 0300 	mov.w	r3, #0
 80026a2:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 80026a4:	f04f 0300 	mov.w	r3, #0
 80026a8:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
   assert_param(IS_CEC_GET_IT(CEC_IT));
   
  /* Get the CEC IT enable bit status */
  enablestatus = (CEC->CFGR & (uint8_t)CEC_CFGR_IE) ;
 80026aa:	4b0e      	ldr	r3, [pc, #56]	; (80026e4 <CEC_GetITStatus+0x50>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 0302 	and.w	r3, r3, #2
 80026b2:	60bb      	str	r3, [r7, #8]
  
  /* Check the status of the specified CEC interrupt */
  if (((CEC->CSR & CEC_IT) != (uint32_t)RESET) && enablestatus)
 80026b4:	4b0b      	ldr	r3, [pc, #44]	; (80026e4 <CEC_GetITStatus+0x50>)
 80026b6:	691a      	ldr	r2, [r3, #16]
 80026b8:	79fb      	ldrb	r3, [r7, #7]
 80026ba:	4013      	ands	r3, r2
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d006      	beq.n	80026ce <CEC_GetITStatus+0x3a>
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d003      	beq.n	80026ce <CEC_GetITStatus+0x3a>
  {
    /* CEC_IT is set */
    bitstatus = SET;
 80026c6:	f04f 0301 	mov.w	r3, #1
 80026ca:	73fb      	strb	r3, [r7, #15]
 80026cc:	e002      	b.n	80026d4 <CEC_GetITStatus+0x40>
  }
  else
  {
    /* CEC_IT is reset */
    bitstatus = RESET;
 80026ce:	f04f 0300 	mov.w	r3, #0
 80026d2:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CEC_IT status */
  return  bitstatus;
 80026d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	f107 0714 	add.w	r7, r7, #20
 80026dc:	46bd      	mov	sp, r7
 80026de:	bc80      	pop	{r7}
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	40007800 	andmi	r7, r0, r0, lsl #16

080026e8 <CEC_ClearITPendingBit>:
  *     @arg CEC_IT_RERR: Rx Error
  *     @arg CEC_IT_RBTF: Rx Block Transfer Finished
  * @retval None
  */
void CEC_ClearITPendingBit(uint16_t CEC_IT)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b085      	sub	sp, #20
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	4603      	mov	r3, r0
 80026f0:	80fb      	strh	r3, [r7, #6]
  uint32_t tmp = 0x0;
 80026f2:	f04f 0300 	mov.w	r3, #0
 80026f6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_CEC_GET_IT(CEC_IT));
  
  tmp = CEC->CSR & 0x2;
 80026f8:	4b0a      	ldr	r3, [pc, #40]	; (8002724 <CEC_ClearITPendingBit+0x3c>)
 80026fa:	691b      	ldr	r3, [r3, #16]
 80026fc:	f003 0302 	and.w	r3, r3, #2
 8002700:	60fb      	str	r3, [r7, #12]
  
  /* Clear the selected CEC interrupt pending bits */
  CEC->CSR &= (uint32_t)(((~(uint32_t)CEC_IT) & 0xFFFFFFFC) | tmp);
 8002702:	4b08      	ldr	r3, [pc, #32]	; (8002724 <CEC_ClearITPendingBit+0x3c>)
 8002704:	4a07      	ldr	r2, [pc, #28]	; (8002724 <CEC_ClearITPendingBit+0x3c>)
 8002706:	6911      	ldr	r1, [r2, #16]
 8002708:	88fa      	ldrh	r2, [r7, #6]
 800270a:	ea6f 0202 	mvn.w	r2, r2
 800270e:	f022 0003 	bic.w	r0, r2, #3
 8002712:	68fa      	ldr	r2, [r7, #12]
 8002714:	4302      	orrs	r2, r0
 8002716:	400a      	ands	r2, r1
 8002718:	611a      	str	r2, [r3, #16]
}
 800271a:	f107 0714 	add.w	r7, r7, #20
 800271e:	46bd      	mov	sp, r7
 8002720:	bc80      	pop	{r7}
 8002722:	4770      	bx	lr
 8002724:	40007800 	andmi	r7, r0, r0, lsl #16

08002728 <CRC_ResetDR>:
  * @brief  Resets the CRC Data register (DR).
  * @param  None
  * @retval None
  */
void CRC_ResetDR(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0
  /* Reset CRC generator */
  CRC->CR = CRC_CR_RESET;
 800272c:	4b03      	ldr	r3, [pc, #12]	; (800273c <CRC_ResetDR+0x14>)
 800272e:	f04f 0201 	mov.w	r2, #1
 8002732:	609a      	str	r2, [r3, #8]
}
 8002734:	46bd      	mov	sp, r7
 8002736:	bc80      	pop	{r7}
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	40023000 	andmi	r3, r2, r0

08002740 <CRC_CalcCRC>:
  * @brief  Computes the 32-bit CRC of a given data word(32-bit).
  * @param  Data: data word(32-bit) to compute its CRC
  * @retval 32-bit CRC
  */
uint32_t CRC_CalcCRC(uint32_t Data)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  CRC->DR = Data;
 8002748:	4b05      	ldr	r3, [pc, #20]	; (8002760 <CRC_CalcCRC+0x20>)
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	601a      	str	r2, [r3, #0]
  
  return (CRC->DR);
 800274e:	4b04      	ldr	r3, [pc, #16]	; (8002760 <CRC_CalcCRC+0x20>)
 8002750:	681b      	ldr	r3, [r3, #0]
}
 8002752:	4618      	mov	r0, r3
 8002754:	f107 070c 	add.w	r7, r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	bc80      	pop	{r7}
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	40023000 	andmi	r3, r2, r0

08002764 <CRC_CalcBlockCRC>:
  * @param  pBuffer: pointer to the buffer containing the data to be computed
  * @param  BufferLength: length of the buffer to be computed					
  * @retval 32-bit CRC
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
 8002764:	b480      	push	{r7}
 8002766:	b085      	sub	sp, #20
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	6039      	str	r1, [r7, #0]
  uint32_t index = 0;
 800276e:	f04f 0300 	mov.w	r3, #0
 8002772:	60fb      	str	r3, [r7, #12]
  
  for(index = 0; index < BufferLength; index++)
 8002774:	f04f 0300 	mov.w	r3, #0
 8002778:	60fb      	str	r3, [r7, #12]
 800277a:	e00b      	b.n	8002794 <CRC_CalcBlockCRC+0x30>
  {
    CRC->DR = pBuffer[index];
 800277c:	4b0b      	ldr	r3, [pc, #44]	; (80027ac <CRC_CalcBlockCRC+0x48>)
 800277e:	68fa      	ldr	r2, [r7, #12]
 8002780:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8002784:	6879      	ldr	r1, [r7, #4]
 8002786:	188a      	adds	r2, r1, r2
 8002788:	6812      	ldr	r2, [r2, #0]
 800278a:	601a      	str	r2, [r3, #0]
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	f103 0301 	add.w	r3, r3, #1
 8002792:	60fb      	str	r3, [r7, #12]
 8002794:	68fa      	ldr	r2, [r7, #12]
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	429a      	cmp	r2, r3
 800279a:	d3ef      	bcc.n	800277c <CRC_CalcBlockCRC+0x18>
  {
    CRC->DR = pBuffer[index];
  }
  return (CRC->DR);
 800279c:	4b03      	ldr	r3, [pc, #12]	; (80027ac <CRC_CalcBlockCRC+0x48>)
 800279e:	681b      	ldr	r3, [r3, #0]
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	f107 0714 	add.w	r7, r7, #20
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bc80      	pop	{r7}
 80027aa:	4770      	bx	lr
 80027ac:	40023000 	andmi	r3, r2, r0

080027b0 <CRC_GetCRC>:
  * @brief  Returns the current CRC value.
  * @param  None
  * @retval 32-bit CRC
  */
uint32_t CRC_GetCRC(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  return (CRC->DR);
 80027b4:	4b02      	ldr	r3, [pc, #8]	; (80027c0 <CRC_GetCRC+0x10>)
 80027b6:	681b      	ldr	r3, [r3, #0]
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bc80      	pop	{r7}
 80027be:	4770      	bx	lr
 80027c0:	40023000 	andmi	r3, r2, r0

080027c4 <CRC_SetIDRegister>:
  * @brief  Stores a 8-bit data in the Independent Data(ID) register.
  * @param  IDValue: 8-bit value to be stored in the ID register 					
  * @retval None
  */
void CRC_SetIDRegister(uint8_t IDValue)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	4603      	mov	r3, r0
 80027cc:	71fb      	strb	r3, [r7, #7]
  CRC->IDR = IDValue;
 80027ce:	4b04      	ldr	r3, [pc, #16]	; (80027e0 <CRC_SetIDRegister+0x1c>)
 80027d0:	79fa      	ldrb	r2, [r7, #7]
 80027d2:	711a      	strb	r2, [r3, #4]
}
 80027d4:	f107 070c 	add.w	r7, r7, #12
 80027d8:	46bd      	mov	sp, r7
 80027da:	bc80      	pop	{r7}
 80027dc:	4770      	bx	lr
 80027de:	bf00      	nop
 80027e0:	40023000 	andmi	r3, r2, r0

080027e4 <CRC_GetIDRegister>:
  * @brief  Returns the 8-bit data stored in the Independent Data(ID) register
  * @param  None
  * @retval 8-bit value of the ID register 
  */
uint8_t CRC_GetIDRegister(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
  return (CRC->IDR);
 80027e8:	4b03      	ldr	r3, [pc, #12]	; (80027f8 <CRC_GetIDRegister+0x14>)
 80027ea:	791b      	ldrb	r3, [r3, #4]
 80027ec:	b2db      	uxtb	r3, r3
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bc80      	pop	{r7}
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	40023000 	andmi	r3, r2, r0

080027fc <DAC_DeInit>:
  * @brief  Deinitializes the DAC peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void DAC_DeInit(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
 8002800:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8002804:	f04f 0101 	mov.w	r1, #1
 8002808:	f003 fbfa 	bl	8006000 <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
 800280c:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8002810:	f04f 0100 	mov.w	r1, #0
 8002814:	f003 fbf4 	bl	8006000 <RCC_APB1PeriphResetCmd>
}
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop

0800281c <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that
  *        contains the configuration information for the specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 800281c:	b480      	push	{r7}
 800281e:	b085      	sub	sp, #20
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8002826:	f04f 0300 	mov.w	r3, #0
 800282a:	60fb      	str	r3, [r7, #12]
 800282c:	f04f 0300 	mov.w	r3, #0
 8002830:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DAC_GENERATE_WAVE(DAC_InitStruct->DAC_WaveGeneration));
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));
/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 8002832:	4b14      	ldr	r3, [pc, #80]	; (8002884 <DAC_Init+0x68>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	60fb      	str	r3, [r7, #12]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800283e:	fa02 f303 	lsl.w	r3, r2, r3
 8002842:	ea6f 0303 	mvn.w	r3, r3
 8002846:	68fa      	ldr	r2, [r7, #12]
 8002848:	4013      	ands	r3, r2
 800284a:	60fb      	str	r3, [r7, #12]
     mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	689b      	ldr	r3, [r3, #8]
     mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 800285a:	431a      	orrs	r2, r3
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	68db      	ldr	r3, [r3, #12]
     mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8002860:	4313      	orrs	r3, r2
 8002862:	60bb      	str	r3, [r7, #8]
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	68ba      	ldr	r2, [r7, #8]
 8002868:	fa02 f303 	lsl.w	r3, r2, r3
 800286c:	68fa      	ldr	r2, [r7, #12]
 800286e:	4313      	orrs	r3, r2
 8002870:	60fb      	str	r3, [r7, #12]
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 8002872:	4b04      	ldr	r3, [pc, #16]	; (8002884 <DAC_Init+0x68>)
 8002874:	68fa      	ldr	r2, [r7, #12]
 8002876:	601a      	str	r2, [r3, #0]
}
 8002878:	f107 0714 	add.w	r7, r7, #20
 800287c:	46bd      	mov	sp, r7
 800287e:	bc80      	pop	{r7}
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	40007400 	andmi	r7, r0, r0, lsl #8

08002888 <DAC_StructInit>:
  * @param  DAC_InitStruct : pointer to a DAC_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
/*--------------- Reset DAC init structure parameters values -----------------*/
  /* Initialize the DAC_Trigger member */
  DAC_InitStruct->DAC_Trigger = DAC_Trigger_None;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f04f 0200 	mov.w	r2, #0
 8002896:	601a      	str	r2, [r3, #0]
  /* Initialize the DAC_WaveGeneration member */
  DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	f04f 0200 	mov.w	r2, #0
 800289e:	605a      	str	r2, [r3, #4]
  /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */
  DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f04f 0200 	mov.w	r2, #0
 80028a6:	609a      	str	r2, [r3, #8]
  /* Initialize the DAC_OutputBuffer member */
  DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	f04f 0200 	mov.w	r2, #0
 80028ae:	60da      	str	r2, [r3, #12]
}
 80028b0:	f107 070c 	add.w	r7, r7, #12
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bc80      	pop	{r7}
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop

080028bc <DAC_Cmd>:
  * @param  NewState: new state of the DAC channel. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	460b      	mov	r3, r1
 80028c6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80028c8:	78fb      	ldrb	r3, [r7, #3]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d00a      	beq.n	80028e4 <DAC_Cmd+0x28>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 80028ce:	4b0e      	ldr	r3, [pc, #56]	; (8002908 <DAC_Cmd+0x4c>)
 80028d0:	4a0d      	ldr	r2, [pc, #52]	; (8002908 <DAC_Cmd+0x4c>)
 80028d2:	6811      	ldr	r1, [r2, #0]
 80028d4:	687a      	ldr	r2, [r7, #4]
 80028d6:	f04f 0001 	mov.w	r0, #1
 80028da:	fa00 f202 	lsl.w	r2, r0, r2
 80028de:	430a      	orrs	r2, r1
 80028e0:	601a      	str	r2, [r3, #0]
 80028e2:	e00b      	b.n	80028fc <DAC_Cmd+0x40>
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= ~(DAC_CR_EN1 << DAC_Channel);
 80028e4:	4b08      	ldr	r3, [pc, #32]	; (8002908 <DAC_Cmd+0x4c>)
 80028e6:	4a08      	ldr	r2, [pc, #32]	; (8002908 <DAC_Cmd+0x4c>)
 80028e8:	6811      	ldr	r1, [r2, #0]
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	f04f 0001 	mov.w	r0, #1
 80028f0:	fa00 f202 	lsl.w	r2, r0, r2
 80028f4:	ea6f 0202 	mvn.w	r2, r2
 80028f8:	400a      	ands	r2, r1
 80028fa:	601a      	str	r2, [r3, #0]
  }
}
 80028fc:	f107 070c 	add.w	r7, r7, #12
 8002900:	46bd      	mov	sp, r7
 8002902:	bc80      	pop	{r7}
 8002904:	4770      	bx	lr
 8002906:	bf00      	nop
 8002908:	40007400 	andmi	r7, r0, r0, lsl #8

0800290c <DAC_DMACmd>:
  * @param  NewState: new state of the selected DAC channel DMA request.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	460b      	mov	r3, r1
 8002916:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002918:	78fb      	ldrb	r3, [r7, #3]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d00a      	beq.n	8002934 <DAC_DMACmd+0x28>
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
 800291e:	4b0e      	ldr	r3, [pc, #56]	; (8002958 <DAC_DMACmd+0x4c>)
 8002920:	4a0d      	ldr	r2, [pc, #52]	; (8002958 <DAC_DMACmd+0x4c>)
 8002922:	6811      	ldr	r1, [r2, #0]
 8002924:	687a      	ldr	r2, [r7, #4]
 8002926:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800292a:	fa00 f202 	lsl.w	r2, r0, r2
 800292e:	430a      	orrs	r2, r1
 8002930:	601a      	str	r2, [r3, #0]
 8002932:	e00b      	b.n	800294c <DAC_DMACmd+0x40>
  }
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= ~(DAC_CR_DMAEN1 << DAC_Channel);
 8002934:	4b08      	ldr	r3, [pc, #32]	; (8002958 <DAC_DMACmd+0x4c>)
 8002936:	4a08      	ldr	r2, [pc, #32]	; (8002958 <DAC_DMACmd+0x4c>)
 8002938:	6811      	ldr	r1, [r2, #0]
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002940:	fa00 f202 	lsl.w	r2, r0, r2
 8002944:	ea6f 0202 	mvn.w	r2, r2
 8002948:	400a      	ands	r2, r1
 800294a:	601a      	str	r2, [r3, #0]
  }
}
 800294c:	f107 070c 	add.w	r7, r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	bc80      	pop	{r7}
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	40007400 	andmi	r7, r0, r0, lsl #8

0800295c <DAC_SoftwareTriggerCmd>:
  * @param  NewState: new state of the selected DAC channel software trigger.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
 8002964:	460b      	mov	r3, r1
 8002966:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002968:	78fb      	ldrb	r3, [r7, #3]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d00c      	beq.n	8002988 <DAC_SoftwareTriggerCmd+0x2c>
  {
    /* Enable software trigger for the selected DAC channel */
    DAC->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4);
 800296e:	4b10      	ldr	r3, [pc, #64]	; (80029b0 <DAC_SoftwareTriggerCmd+0x54>)
 8002970:	4a0f      	ldr	r2, [pc, #60]	; (80029b0 <DAC_SoftwareTriggerCmd+0x54>)
 8002972:	6851      	ldr	r1, [r2, #4]
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	ea4f 1212 	mov.w	r2, r2, lsr #4
 800297a:	f04f 0001 	mov.w	r0, #1
 800297e:	fa00 f202 	lsl.w	r2, r0, r2
 8002982:	430a      	orrs	r2, r1
 8002984:	605a      	str	r2, [r3, #4]
 8002986:	e00d      	b.n	80029a4 <DAC_SoftwareTriggerCmd+0x48>
  }
  else
  {
    /* Disable software trigger for the selected DAC channel */
    DAC->SWTRIGR &= ~((uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4));
 8002988:	4b09      	ldr	r3, [pc, #36]	; (80029b0 <DAC_SoftwareTriggerCmd+0x54>)
 800298a:	4a09      	ldr	r2, [pc, #36]	; (80029b0 <DAC_SoftwareTriggerCmd+0x54>)
 800298c:	6851      	ldr	r1, [r2, #4]
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	ea4f 1212 	mov.w	r2, r2, lsr #4
 8002994:	f04f 0001 	mov.w	r0, #1
 8002998:	fa00 f202 	lsl.w	r2, r0, r2
 800299c:	ea6f 0202 	mvn.w	r2, r2
 80029a0:	400a      	ands	r2, r1
 80029a2:	605a      	str	r2, [r3, #4]
  }
}
 80029a4:	f107 070c 	add.w	r7, r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bc80      	pop	{r7}
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop
 80029b0:	40007400 	andmi	r7, r0, r0, lsl #8

080029b4 <DAC_DualSoftwareTriggerCmd>:
  * @param  NewState: new state of the DAC channels software triggers.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	4603      	mov	r3, r0
 80029bc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80029be:	79fb      	ldrb	r3, [r7, #7]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d006      	beq.n	80029d2 <DAC_DualSoftwareTriggerCmd+0x1e>
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_SET ;
 80029c4:	4b08      	ldr	r3, [pc, #32]	; (80029e8 <DAC_DualSoftwareTriggerCmd+0x34>)
 80029c6:	4a08      	ldr	r2, [pc, #32]	; (80029e8 <DAC_DualSoftwareTriggerCmd+0x34>)
 80029c8:	6852      	ldr	r2, [r2, #4]
 80029ca:	f042 0203 	orr.w	r2, r2, #3
 80029ce:	605a      	str	r2, [r3, #4]
 80029d0:	e005      	b.n	80029de <DAC_DualSoftwareTriggerCmd+0x2a>
  }
  else
  {
    /* Disable software trigger for both DAC channels */
    DAC->SWTRIGR &= DUAL_SWTRIG_RESET;
 80029d2:	4b05      	ldr	r3, [pc, #20]	; (80029e8 <DAC_DualSoftwareTriggerCmd+0x34>)
 80029d4:	4a04      	ldr	r2, [pc, #16]	; (80029e8 <DAC_DualSoftwareTriggerCmd+0x34>)
 80029d6:	6852      	ldr	r2, [r2, #4]
 80029d8:	f022 0203 	bic.w	r2, r2, #3
 80029dc:	605a      	str	r2, [r3, #4]
  }
}
 80029de:	f107 070c 	add.w	r7, r7, #12
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bc80      	pop	{r7}
 80029e6:	4770      	bx	lr
 80029e8:	40007400 	andmi	r7, r0, r0, lsl #8

080029ec <DAC_WaveGenerationCmd>:
  * @param  NewState: new state of the selected DAC channel wave generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b085      	sub	sp, #20
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	60f8      	str	r0, [r7, #12]
 80029f4:	60b9      	str	r1, [r7, #8]
 80029f6:	4613      	mov	r3, r2
 80029f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80029fa:	79fb      	ldrb	r3, [r7, #7]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d009      	beq.n	8002a14 <DAC_WaveGenerationCmd+0x28>
  {
    /* Enable the selected wave generation for the selected DAC channel */
    DAC->CR |= DAC_Wave << DAC_Channel;
 8002a00:	4b0c      	ldr	r3, [pc, #48]	; (8002a34 <DAC_WaveGenerationCmd+0x48>)
 8002a02:	4a0c      	ldr	r2, [pc, #48]	; (8002a34 <DAC_WaveGenerationCmd+0x48>)
 8002a04:	6811      	ldr	r1, [r2, #0]
 8002a06:	68fa      	ldr	r2, [r7, #12]
 8002a08:	68b8      	ldr	r0, [r7, #8]
 8002a0a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a0e:	430a      	orrs	r2, r1
 8002a10:	601a      	str	r2, [r3, #0]
 8002a12:	e00a      	b.n	8002a2a <DAC_WaveGenerationCmd+0x3e>
  }
  else
  {
    /* Disable the selected wave generation for the selected DAC channel */
    DAC->CR &= ~(DAC_Wave << DAC_Channel);
 8002a14:	4b07      	ldr	r3, [pc, #28]	; (8002a34 <DAC_WaveGenerationCmd+0x48>)
 8002a16:	4a07      	ldr	r2, [pc, #28]	; (8002a34 <DAC_WaveGenerationCmd+0x48>)
 8002a18:	6811      	ldr	r1, [r2, #0]
 8002a1a:	68fa      	ldr	r2, [r7, #12]
 8002a1c:	68b8      	ldr	r0, [r7, #8]
 8002a1e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a22:	ea6f 0202 	mvn.w	r2, r2
 8002a26:	400a      	ands	r2, r1
 8002a28:	601a      	str	r2, [r3, #0]
  }
}
 8002a2a:	f107 0714 	add.w	r7, r7, #20
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bc80      	pop	{r7}
 8002a32:	4770      	bx	lr
 8002a34:	40007400 	andmi	r7, r0, r0, lsl #8

08002a38 <DAC_SetChannel1Data>:
  *     @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data : Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8002a38:	b480      	push	{r7}
 8002a3a:	b085      	sub	sp, #20
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	460b      	mov	r3, r1
 8002a42:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8002a44:	f04f 0300 	mov.w	r3, #0
 8002a48:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8002a4a:	4b08      	ldr	r3, [pc, #32]	; (8002a6c <DAC_SetChannel1Data+0x34>)
 8002a4c:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8002a4e:	68fa      	ldr	r2, [r7, #12]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	18d3      	adds	r3, r2, r3
 8002a54:	f103 0308 	add.w	r3, r3, #8
 8002a58:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	887a      	ldrh	r2, [r7, #2]
 8002a5e:	601a      	str	r2, [r3, #0]
}
 8002a60:	f107 0714 	add.w	r7, r7, #20
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bc80      	pop	{r7}
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	40007400 	andmi	r7, r0, r0, lsl #8

08002a70 <DAC_SetChannel2Data>:
  *     @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data : Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b085      	sub	sp, #20
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	460b      	mov	r3, r1
 8002a7a:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8002a7c:	f04f 0300 	mov.w	r3, #0
 8002a80:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE;
 8002a82:	4b08      	ldr	r3, [pc, #32]	; (8002aa4 <DAC_SetChannel2Data+0x34>)
 8002a84:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R2_OFFSET + DAC_Align;
 8002a86:	68fa      	ldr	r2, [r7, #12]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	18d3      	adds	r3, r2, r3
 8002a8c:	f103 0314 	add.w	r3, r3, #20
 8002a90:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel2 selected data holding register */
  *(__IO uint32_t *)tmp = Data;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	887a      	ldrh	r2, [r7, #2]
 8002a96:	601a      	str	r2, [r3, #0]
}
 8002a98:	f107 0714 	add.w	r7, r7, #20
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bc80      	pop	{r7}
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	40007400 	andmi	r7, r0, r0, lsl #8

08002aa8 <DAC_SetDualChannelData>:
  * @param  Data1: Data for DAC Channel1 to be loaded in the selected data 
  *   holding register.
  * @retval None
  */
void DAC_SetDualChannelData(uint32_t DAC_Align, uint16_t Data2, uint16_t Data1)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b085      	sub	sp, #20
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	4613      	mov	r3, r2
 8002ab2:	460a      	mov	r2, r1
 8002ab4:	807a      	strh	r2, [r7, #2]
 8002ab6:	803b      	strh	r3, [r7, #0]
  uint32_t data = 0, tmp = 0;
 8002ab8:	f04f 0300 	mov.w	r3, #0
 8002abc:	60fb      	str	r3, [r7, #12]
 8002abe:	f04f 0300 	mov.w	r3, #0
 8002ac2:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data1));
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2b08      	cmp	r3, #8
 8002ac8:	d106      	bne.n	8002ad8 <DAC_SetDualChannelData+0x30>
  {
    data = ((uint32_t)Data2 << 8) | Data1; 
 8002aca:	887b      	ldrh	r3, [r7, #2]
 8002acc:	ea4f 2203 	mov.w	r2, r3, lsl #8
 8002ad0:	883b      	ldrh	r3, [r7, #0]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	60fb      	str	r3, [r7, #12]
 8002ad6:	e005      	b.n	8002ae4 <DAC_SetDualChannelData+0x3c>
  }
  else
  {
    data = ((uint32_t)Data2 << 16) | Data1;
 8002ad8:	887b      	ldrh	r3, [r7, #2]
 8002ada:	ea4f 4203 	mov.w	r2, r3, lsl #16
 8002ade:	883b      	ldrh	r3, [r7, #0]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	60fb      	str	r3, [r7, #12]
  }
  
  tmp = (uint32_t)DAC_BASE;
 8002ae4:	4b07      	ldr	r3, [pc, #28]	; (8002b04 <DAC_SetDualChannelData+0x5c>)
 8002ae6:	60bb      	str	r3, [r7, #8]
  tmp += DHR12RD_OFFSET + DAC_Align;
 8002ae8:	687a      	ldr	r2, [r7, #4]
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	18d3      	adds	r3, r2, r3
 8002aee:	f103 0320 	add.w	r3, r3, #32
 8002af2:	60bb      	str	r3, [r7, #8]

  /* Set the dual DAC selected data holding register */
  *(__IO uint32_t *)tmp = data;
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	68fa      	ldr	r2, [r7, #12]
 8002af8:	601a      	str	r2, [r3, #0]
}
 8002afa:	f107 0714 	add.w	r7, r7, #20
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bc80      	pop	{r7}
 8002b02:	4770      	bx	lr
 8002b04:	40007400 	andmi	r7, r0, r0, lsl #8

08002b08 <DAC_GetDataOutputValue>:
  *     @arg DAC_Channel_1: DAC Channel1 selected
  *     @arg DAC_Channel_2: DAC Channel2 selected
  * @retval The selected DAC channel data output value.
  */
uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b085      	sub	sp, #20
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmp = 0;
 8002b10:	f04f 0300 	mov.w	r3, #0
 8002b14:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  
  tmp = (uint32_t) DAC_BASE ;
 8002b16:	4b09      	ldr	r3, [pc, #36]	; (8002b3c <DAC_GetDataOutputValue+0x34>)
 8002b18:	60fb      	str	r3, [r7, #12]
  tmp += DOR_OFFSET + ((uint32_t)DAC_Channel >> 2);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	ea4f 0293 	mov.w	r2, r3, lsr #2
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	18d3      	adds	r3, r2, r3
 8002b24:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8002b28:	60fb      	str	r3, [r7, #12]
  
  /* Returns the DAC channel data output register value */
  return (uint16_t) (*(__IO uint32_t*) tmp);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	b29b      	uxth	r3, r3
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	f107 0714 	add.w	r7, r7, #20
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bc80      	pop	{r7}
 8002b3a:	4770      	bx	lr
 8002b3c:	40007400 	andmi	r7, r0, r0, lsl #8

08002b40 <DBGMCU_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @param  None
  * @retval Device revision identifier
  */
uint32_t DBGMCU_GetREVID(void)
{
 8002b40:	b480      	push	{r7}
 8002b42:	af00      	add	r7, sp, #0
   return(DBGMCU->IDCODE >> 16);
 8002b44:	4b03      	ldr	r3, [pc, #12]	; (8002b54 <DBGMCU_GetREVID+0x14>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	ea4f 4313 	mov.w	r3, r3, lsr #16
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bc80      	pop	{r7}
 8002b52:	4770      	bx	lr
 8002b54:	e0042000 	and	r2, r4, r0

08002b58 <DBGMCU_GetDEVID>:
  * @brief  Returns the device identifier.
  * @param  None
  * @retval Device identifier
  */
uint32_t DBGMCU_GetDEVID(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
   return(DBGMCU->IDCODE & IDCODE_DEVID_MASK);
 8002b5c:	4b04      	ldr	r3, [pc, #16]	; (8002b70 <DBGMCU_GetDEVID+0x18>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	ea4f 5303 	mov.w	r3, r3, lsl #20
 8002b64:	ea4f 5313 	mov.w	r3, r3, lsr #20
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bc80      	pop	{r7}
 8002b6e:	4770      	bx	lr
 8002b70:	e0042000 	and	r2, r4, r0

08002b74 <DBGMCU_Config>:
  * @param  NewState: new state of the specified peripheral in Debug mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	460b      	mov	r3, r1
 8002b7e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002b80:	78fb      	ldrb	r3, [r7, #3]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d006      	beq.n	8002b94 <DBGMCU_Config+0x20>
  {
    DBGMCU->CR |= DBGMCU_Periph;
 8002b86:	4b0a      	ldr	r3, [pc, #40]	; (8002bb0 <DBGMCU_Config+0x3c>)
 8002b88:	4a09      	ldr	r2, [pc, #36]	; (8002bb0 <DBGMCU_Config+0x3c>)
 8002b8a:	6851      	ldr	r1, [r2, #4]
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	430a      	orrs	r2, r1
 8002b90:	605a      	str	r2, [r3, #4]
 8002b92:	e007      	b.n	8002ba4 <DBGMCU_Config+0x30>
  }
  else
  {
    DBGMCU->CR &= ~DBGMCU_Periph;
 8002b94:	4b06      	ldr	r3, [pc, #24]	; (8002bb0 <DBGMCU_Config+0x3c>)
 8002b96:	4a06      	ldr	r2, [pc, #24]	; (8002bb0 <DBGMCU_Config+0x3c>)
 8002b98:	6851      	ldr	r1, [r2, #4]
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	ea6f 0202 	mvn.w	r2, r2
 8002ba0:	400a      	ands	r2, r1
 8002ba2:	605a      	str	r2, [r3, #4]
  }
}
 8002ba4:	f107 070c 	add.w	r7, r7, #12
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bc80      	pop	{r7}
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	e0042000 	and	r2, r4, r0

08002bb4 <DMA_DeInit>:
  * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and
  *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
  * @retval None
  */
void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
  /* Disable the selected DMAy Channelx */
  DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	687a      	ldr	r2, [r7, #4]
 8002bc8:	6013      	str	r3, [r2, #0]
  
  /* Reset DMAy Channelx control register */
  DMAy_Channelx->CCR  = 0;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f04f 0200 	mov.w	r2, #0
 8002bd0:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Channelx remaining bytes register */
  DMAy_Channelx->CNDTR = 0;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f04f 0200 	mov.w	r2, #0
 8002bd8:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Channelx peripheral address register */
  DMAy_Channelx->CPAR  = 0;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	f04f 0200 	mov.w	r2, #0
 8002be0:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Channelx memory address register */
  DMAy_Channelx->CMAR = 0;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	f04f 0200 	mov.w	r2, #0
 8002be8:	60da      	str	r2, [r3, #12]
  
  if (DMAy_Channelx == DMA1_Channel1)
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	4b43      	ldr	r3, [pc, #268]	; (8002cfc <DMA_DeInit+0x148>)
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d106      	bne.n	8002c00 <DMA_DeInit+0x4c>
  {
    /* Reset interrupt pending bits for DMA1 Channel1 */
    DMA1->IFCR |= DMA1_Channel1_IT_Mask;
 8002bf2:	4b43      	ldr	r3, [pc, #268]	; (8002d00 <DMA_DeInit+0x14c>)
 8002bf4:	4a42      	ldr	r2, [pc, #264]	; (8002d00 <DMA_DeInit+0x14c>)
 8002bf6:	6852      	ldr	r2, [r2, #4]
 8002bf8:	f042 020f 	orr.w	r2, r2, #15
 8002bfc:	605a      	str	r2, [r3, #4]
 8002bfe:	e077      	b.n	8002cf0 <DMA_DeInit+0x13c>
  }
  else if (DMAy_Channelx == DMA1_Channel2)
 8002c00:	687a      	ldr	r2, [r7, #4]
 8002c02:	4b40      	ldr	r3, [pc, #256]	; (8002d04 <DMA_DeInit+0x150>)
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d106      	bne.n	8002c16 <DMA_DeInit+0x62>
  {
    /* Reset interrupt pending bits for DMA1 Channel2 */
    DMA1->IFCR |= DMA1_Channel2_IT_Mask;
 8002c08:	4b3d      	ldr	r3, [pc, #244]	; (8002d00 <DMA_DeInit+0x14c>)
 8002c0a:	4a3d      	ldr	r2, [pc, #244]	; (8002d00 <DMA_DeInit+0x14c>)
 8002c0c:	6852      	ldr	r2, [r2, #4]
 8002c0e:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8002c12:	605a      	str	r2, [r3, #4]
 8002c14:	e06c      	b.n	8002cf0 <DMA_DeInit+0x13c>
  }
  else if (DMAy_Channelx == DMA1_Channel3)
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	4b3b      	ldr	r3, [pc, #236]	; (8002d08 <DMA_DeInit+0x154>)
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d106      	bne.n	8002c2c <DMA_DeInit+0x78>
  {
    /* Reset interrupt pending bits for DMA1 Channel3 */
    DMA1->IFCR |= DMA1_Channel3_IT_Mask;
 8002c1e:	4b38      	ldr	r3, [pc, #224]	; (8002d00 <DMA_DeInit+0x14c>)
 8002c20:	4a37      	ldr	r2, [pc, #220]	; (8002d00 <DMA_DeInit+0x14c>)
 8002c22:	6852      	ldr	r2, [r2, #4]
 8002c24:	f442 6270 	orr.w	r2, r2, #3840	; 0xf00
 8002c28:	605a      	str	r2, [r3, #4]
 8002c2a:	e061      	b.n	8002cf0 <DMA_DeInit+0x13c>
  }
  else if (DMAy_Channelx == DMA1_Channel4)
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	4b37      	ldr	r3, [pc, #220]	; (8002d0c <DMA_DeInit+0x158>)
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d106      	bne.n	8002c42 <DMA_DeInit+0x8e>
  {
    /* Reset interrupt pending bits for DMA1 Channel4 */
    DMA1->IFCR |= DMA1_Channel4_IT_Mask;
 8002c34:	4b32      	ldr	r3, [pc, #200]	; (8002d00 <DMA_DeInit+0x14c>)
 8002c36:	4a32      	ldr	r2, [pc, #200]	; (8002d00 <DMA_DeInit+0x14c>)
 8002c38:	6852      	ldr	r2, [r2, #4]
 8002c3a:	f442 4270 	orr.w	r2, r2, #61440	; 0xf000
 8002c3e:	605a      	str	r2, [r3, #4]
 8002c40:	e056      	b.n	8002cf0 <DMA_DeInit+0x13c>
  }
  else if (DMAy_Channelx == DMA1_Channel5)
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	4b32      	ldr	r3, [pc, #200]	; (8002d10 <DMA_DeInit+0x15c>)
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d106      	bne.n	8002c58 <DMA_DeInit+0xa4>
  {
    /* Reset interrupt pending bits for DMA1 Channel5 */
    DMA1->IFCR |= DMA1_Channel5_IT_Mask;
 8002c4a:	4b2d      	ldr	r3, [pc, #180]	; (8002d00 <DMA_DeInit+0x14c>)
 8002c4c:	4a2c      	ldr	r2, [pc, #176]	; (8002d00 <DMA_DeInit+0x14c>)
 8002c4e:	6852      	ldr	r2, [r2, #4]
 8002c50:	f442 2270 	orr.w	r2, r2, #983040	; 0xf0000
 8002c54:	605a      	str	r2, [r3, #4]
 8002c56:	e04b      	b.n	8002cf0 <DMA_DeInit+0x13c>
  }
  else if (DMAy_Channelx == DMA1_Channel6)
 8002c58:	687a      	ldr	r2, [r7, #4]
 8002c5a:	4b2e      	ldr	r3, [pc, #184]	; (8002d14 <DMA_DeInit+0x160>)
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d106      	bne.n	8002c6e <DMA_DeInit+0xba>
  {
    /* Reset interrupt pending bits for DMA1 Channel6 */
    DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 8002c60:	4b27      	ldr	r3, [pc, #156]	; (8002d00 <DMA_DeInit+0x14c>)
 8002c62:	4a27      	ldr	r2, [pc, #156]	; (8002d00 <DMA_DeInit+0x14c>)
 8002c64:	6852      	ldr	r2, [r2, #4]
 8002c66:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8002c6a:	605a      	str	r2, [r3, #4]
 8002c6c:	e040      	b.n	8002cf0 <DMA_DeInit+0x13c>
  }
  else if (DMAy_Channelx == DMA1_Channel7)
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	4b29      	ldr	r3, [pc, #164]	; (8002d18 <DMA_DeInit+0x164>)
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d106      	bne.n	8002c84 <DMA_DeInit+0xd0>
  {
    /* Reset interrupt pending bits for DMA1 Channel7 */
    DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 8002c76:	4b22      	ldr	r3, [pc, #136]	; (8002d00 <DMA_DeInit+0x14c>)
 8002c78:	4a21      	ldr	r2, [pc, #132]	; (8002d00 <DMA_DeInit+0x14c>)
 8002c7a:	6852      	ldr	r2, [r2, #4]
 8002c7c:	f042 6270 	orr.w	r2, r2, #251658240	; 0xf000000
 8002c80:	605a      	str	r2, [r3, #4]
 8002c82:	e035      	b.n	8002cf0 <DMA_DeInit+0x13c>
  }
  else if (DMAy_Channelx == DMA2_Channel1)
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	4b25      	ldr	r3, [pc, #148]	; (8002d1c <DMA_DeInit+0x168>)
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d106      	bne.n	8002c9a <DMA_DeInit+0xe6>
  {
    /* Reset interrupt pending bits for DMA2 Channel1 */
    DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 8002c8c:	4b24      	ldr	r3, [pc, #144]	; (8002d20 <DMA_DeInit+0x16c>)
 8002c8e:	4a24      	ldr	r2, [pc, #144]	; (8002d20 <DMA_DeInit+0x16c>)
 8002c90:	6852      	ldr	r2, [r2, #4]
 8002c92:	f042 020f 	orr.w	r2, r2, #15
 8002c96:	605a      	str	r2, [r3, #4]
 8002c98:	e02a      	b.n	8002cf0 <DMA_DeInit+0x13c>
  }
  else if (DMAy_Channelx == DMA2_Channel2)
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	4b21      	ldr	r3, [pc, #132]	; (8002d24 <DMA_DeInit+0x170>)
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d106      	bne.n	8002cb0 <DMA_DeInit+0xfc>
  {
    /* Reset interrupt pending bits for DMA2 Channel2 */
    DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 8002ca2:	4b1f      	ldr	r3, [pc, #124]	; (8002d20 <DMA_DeInit+0x16c>)
 8002ca4:	4a1e      	ldr	r2, [pc, #120]	; (8002d20 <DMA_DeInit+0x16c>)
 8002ca6:	6852      	ldr	r2, [r2, #4]
 8002ca8:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8002cac:	605a      	str	r2, [r3, #4]
 8002cae:	e01f      	b.n	8002cf0 <DMA_DeInit+0x13c>
  }
  else if (DMAy_Channelx == DMA2_Channel3)
 8002cb0:	687a      	ldr	r2, [r7, #4]
 8002cb2:	4b1d      	ldr	r3, [pc, #116]	; (8002d28 <DMA_DeInit+0x174>)
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d106      	bne.n	8002cc6 <DMA_DeInit+0x112>
  {
    /* Reset interrupt pending bits for DMA2 Channel3 */
    DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 8002cb8:	4b19      	ldr	r3, [pc, #100]	; (8002d20 <DMA_DeInit+0x16c>)
 8002cba:	4a19      	ldr	r2, [pc, #100]	; (8002d20 <DMA_DeInit+0x16c>)
 8002cbc:	6852      	ldr	r2, [r2, #4]
 8002cbe:	f442 6270 	orr.w	r2, r2, #3840	; 0xf00
 8002cc2:	605a      	str	r2, [r3, #4]
 8002cc4:	e014      	b.n	8002cf0 <DMA_DeInit+0x13c>
  }
  else if (DMAy_Channelx == DMA2_Channel4)
 8002cc6:	687a      	ldr	r2, [r7, #4]
 8002cc8:	4b18      	ldr	r3, [pc, #96]	; (8002d2c <DMA_DeInit+0x178>)
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d106      	bne.n	8002cdc <DMA_DeInit+0x128>
  {
    /* Reset interrupt pending bits for DMA2 Channel4 */
    DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 8002cce:	4b14      	ldr	r3, [pc, #80]	; (8002d20 <DMA_DeInit+0x16c>)
 8002cd0:	4a13      	ldr	r2, [pc, #76]	; (8002d20 <DMA_DeInit+0x16c>)
 8002cd2:	6852      	ldr	r2, [r2, #4]
 8002cd4:	f442 4270 	orr.w	r2, r2, #61440	; 0xf000
 8002cd8:	605a      	str	r2, [r3, #4]
 8002cda:	e009      	b.n	8002cf0 <DMA_DeInit+0x13c>
  }
  else
  { 
    if (DMAy_Channelx == DMA2_Channel5)
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	4b14      	ldr	r3, [pc, #80]	; (8002d30 <DMA_DeInit+0x17c>)
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d105      	bne.n	8002cf0 <DMA_DeInit+0x13c>
    {
      /* Reset interrupt pending bits for DMA2 Channel5 */
      DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 8002ce4:	4b0e      	ldr	r3, [pc, #56]	; (8002d20 <DMA_DeInit+0x16c>)
 8002ce6:	4a0e      	ldr	r2, [pc, #56]	; (8002d20 <DMA_DeInit+0x16c>)
 8002ce8:	6852      	ldr	r2, [r2, #4]
 8002cea:	f442 2270 	orr.w	r2, r2, #983040	; 0xf0000
 8002cee:	605a      	str	r2, [r3, #4]
    }
  }
}
 8002cf0:	f107 070c 	add.w	r7, r7, #12
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bc80      	pop	{r7}
 8002cf8:	4770      	bx	lr
 8002cfa:	bf00      	nop
 8002cfc:	40020008 	andmi	r0, r2, r8
 8002d00:	40020000 	andmi	r0, r2, r0
 8002d04:	4002001c 	andmi	r0, r2, ip, lsl r0
 8002d08:	40020030 	andmi	r0, r2, r0, lsr r0
 8002d0c:	40020044 	andmi	r0, r2, r4, asr #32
 8002d10:	40020058 	andmi	r0, r2, r8, asr r0
 8002d14:	4002006c 	andmi	r0, r2, ip, rrx
 8002d18:	40020080 	andmi	r0, r2, r0, lsl #1
 8002d1c:	40020408 	andmi	r0, r2, r8, lsl #8
 8002d20:	40020400 	andmi	r0, r2, r0, lsl #8
 8002d24:	4002041c 	andmi	r0, r2, ip, lsl r4
 8002d28:	40020430 	andmi	r0, r2, r0, lsr r4
 8002d2c:	40020444 	andmi	r0, r2, r4, asr #8
 8002d30:	40020458 	andmi	r0, r2, r8, asr r4

08002d34 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
  *         contains the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b085      	sub	sp, #20
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8002d3e:	f04f 0300 	mov.w	r3, #0
 8002d42:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	60fb      	str	r3, [r7, #12]
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002d50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d54:	60fb      	str	r3, [r7, #12]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	689a      	ldr	r2, [r3, #8]
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	6a1b      	ldr	r3, [r3, #32]
 8002d5e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	691b      	ldr	r3, [r3, #16]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8002d64:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	695b      	ldr	r3, [r3, #20]
 8002d6a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	699b      	ldr	r3, [r3, #24]
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8002d70:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	69db      	ldr	r3, [r3, #28]
 8002d76:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8002d7c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d82:	4313      	orrs	r3, r2
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8002d84:	68fa      	ldr	r2, [r7, #12]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	60fb      	str	r3, [r7, #12]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	68fa      	ldr	r2, [r7, #12]
 8002d8e:	601a      	str	r2, [r3, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	68da      	ldr	r2, [r3, #12]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	605a      	str	r2, [r3, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	681a      	ldr	r2, [r3, #0]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	609a      	str	r2, [r3, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	60da      	str	r2, [r3, #12]
}
 8002da8:	f107 0714 	add.w	r7, r7, #20
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bc80      	pop	{r7}
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop

08002db4 <DMA_StructInit>:
  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
/*-------------- Reset DMA init structure parameters values ------------------*/
  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f04f 0200 	mov.w	r2, #0
 8002dc2:	601a      	str	r2, [r3, #0]
  /* Initialize the DMA_MemoryBaseAddr member */
  DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	f04f 0200 	mov.w	r2, #0
 8002dca:	605a      	str	r2, [r3, #4]
  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	f04f 0200 	mov.w	r2, #0
 8002dd2:	609a      	str	r2, [r3, #8]
  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	f04f 0200 	mov.w	r2, #0
 8002dda:	60da      	str	r2, [r3, #12]
  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f04f 0200 	mov.w	r2, #0
 8002de2:	611a      	str	r2, [r3, #16]
  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f04f 0200 	mov.w	r2, #0
 8002dea:	615a      	str	r2, [r3, #20]
  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	f04f 0200 	mov.w	r2, #0
 8002df2:	619a      	str	r2, [r3, #24]
  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f04f 0200 	mov.w	r2, #0
 8002dfa:	61da      	str	r2, [r3, #28]
  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f04f 0200 	mov.w	r2, #0
 8002e02:	621a      	str	r2, [r3, #32]
  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f04f 0200 	mov.w	r2, #0
 8002e0a:	625a      	str	r2, [r3, #36]	; 0x24
  /* Initialize the DMA_M2M member */
  DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f04f 0200 	mov.w	r2, #0
 8002e12:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002e14:	f107 070c 	add.w	r7, r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bc80      	pop	{r7}
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop

08002e20 <DMA_Cmd>:
  * @param  NewState: new state of the DMAy Channelx. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
 8002e28:	460b      	mov	r3, r1
 8002e2a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002e2c:	78fb      	ldrb	r3, [r7, #3]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d006      	beq.n	8002e40 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f043 0201 	orr.w	r2, r3, #1
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	601a      	str	r2, [r3, #0]
 8002e3e:	e006      	b.n	8002e4e <DMA_Cmd+0x2e>
  }
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8002e48:	4013      	ands	r3, r2
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	6013      	str	r3, [r2, #0]
  }
}
 8002e4e:	f107 070c 	add.w	r7, r7, #12
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bc80      	pop	{r7}
 8002e56:	4770      	bx	lr

08002e58 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b085      	sub	sp, #20
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	60f8      	str	r0, [r7, #12]
 8002e60:	60b9      	str	r1, [r7, #8]
 8002e62:	4613      	mov	r3, r2
 8002e64:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8002e66:	79fb      	ldrb	r3, [r7, #7]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d006      	beq.n	8002e7a <DMA_ITConfig+0x22>
  {
    /* Enable the selected DMA interrupts */
    DMAy_Channelx->CCR |= DMA_IT;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	431a      	orrs	r2, r3
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	601a      	str	r2, [r3, #0]
 8002e78:	e007      	b.n	8002e8a <DMA_ITConfig+0x32>
  }
  else
  {
    /* Disable the selected DMA interrupts */
    DMAy_Channelx->CCR &= ~DMA_IT;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	ea6f 0303 	mvn.w	r3, r3
 8002e84:	401a      	ands	r2, r3
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	601a      	str	r2, [r3, #0]
  }
}
 8002e8a:	f107 0714 	add.w	r7, r7, #20
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bc80      	pop	{r7}
 8002e92:	4770      	bx	lr

08002e94 <DMA_SetCurrDataCounter>:
  *         transfer.   
  * @note   This function can only be used when the DMAy_Channelx is disabled.                 
  * @retval None.
  */
void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b083      	sub	sp, #12
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DataNumber;  
 8002ea0:	887a      	ldrh	r2, [r7, #2]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	605a      	str	r2, [r3, #4]
}
 8002ea6:	f107 070c 	add.w	r7, r7, #12
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bc80      	pop	{r7}
 8002eae:	4770      	bx	lr

08002eb0 <DMA_GetCurrDataCounter>:
  *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
  * @retval The number of remaining data units in the current DMAy Channelx
  *         transfer.
  */
uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Return the number of remaining data units for DMAy Channelx */
  return ((uint16_t)(DMAy_Channelx->CNDTR));
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	b29b      	uxth	r3, r3
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f107 070c 	add.w	r7, r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bc80      	pop	{r7}
 8002ec8:	4770      	bx	lr
 8002eca:	bf00      	nop

08002ecc <DMA_GetFlagStatus>:
  *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
  *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
  * @retval The new state of DMAy_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b085      	sub	sp, #20
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8002ed4:	f04f 0300 	mov.w	r3, #0
 8002ed8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpreg = 0;
 8002eda:	f04f 0300 	mov.w	r3, #0
 8002ede:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DMA_GET_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d003      	beq.n	8002ef2 <DMA_GetFlagStatus+0x26>
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR ;
 8002eea:	4b0d      	ldr	r3, [pc, #52]	; (8002f20 <DMA_GetFlagStatus+0x54>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	60bb      	str	r3, [r7, #8]
 8002ef0:	e002      	b.n	8002ef8 <DMA_GetFlagStatus+0x2c>
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR ;
 8002ef2:	4b0c      	ldr	r3, [pc, #48]	; (8002f24 <DMA_GetFlagStatus+0x58>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	60bb      	str	r3, [r7, #8]
  }

  /* Check the status of the specified DMAy flag */
  if ((tmpreg & DMAy_FLAG) != (uint32_t)RESET)
 8002ef8:	68ba      	ldr	r2, [r7, #8]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4013      	ands	r3, r2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d003      	beq.n	8002f0a <DMA_GetFlagStatus+0x3e>
  {
    /* DMAy_FLAG is set */
    bitstatus = SET;
 8002f02:	f04f 0301 	mov.w	r3, #1
 8002f06:	73fb      	strb	r3, [r7, #15]
 8002f08:	e002      	b.n	8002f10 <DMA_GetFlagStatus+0x44>
  }
  else
  {
    /* DMAy_FLAG is reset */
    bitstatus = RESET;
 8002f0a:	f04f 0300 	mov.w	r3, #0
 8002f0e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return the DMAy_FLAG status */
  return  bitstatus;
 8002f10:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	f107 0714 	add.w	r7, r7, #20
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bc80      	pop	{r7}
 8002f1c:	4770      	bx	lr
 8002f1e:	bf00      	nop
 8002f20:	40020400 	andmi	r0, r2, r0, lsl #8
 8002f24:	40020000 	andmi	r0, r2, r0

08002f28 <DMA_ClearFlag>:
  *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
  *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
  * @retval None
  */
void DMA_ClearFlag(uint32_t DMAy_FLAG)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	b083      	sub	sp, #12
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG));

  /* Calculate the used DMAy */
  if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d003      	beq.n	8002f42 <DMA_ClearFlag+0x1a>
  {
    /* Clear the selected DMAy flags */
    DMA2->IFCR = DMAy_FLAG;
 8002f3a:	4b06      	ldr	r3, [pc, #24]	; (8002f54 <DMA_ClearFlag+0x2c>)
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	605a      	str	r2, [r3, #4]
 8002f40:	e002      	b.n	8002f48 <DMA_ClearFlag+0x20>
  }
  else
  {
    /* Clear the selected DMAy flags */
    DMA1->IFCR = DMAy_FLAG;
 8002f42:	4b05      	ldr	r3, [pc, #20]	; (8002f58 <DMA_ClearFlag+0x30>)
 8002f44:	687a      	ldr	r2, [r7, #4]
 8002f46:	605a      	str	r2, [r3, #4]
  }
}
 8002f48:	f107 070c 	add.w	r7, r7, #12
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bc80      	pop	{r7}
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	40020400 	andmi	r0, r2, r0, lsl #8
 8002f58:	40020000 	andmi	r0, r2, r0

08002f5c <DMA_GetITStatus>:
  *     @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt.
  *     @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt.
  * @retval The new state of DMAy_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(uint32_t DMAy_IT)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b085      	sub	sp, #20
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8002f64:	f04f 0300 	mov.w	r3, #0
 8002f68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpreg = 0;
 8002f6a:	f04f 0300 	mov.w	r3, #0
 8002f6e:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_DMA_GET_IT(DMAy_IT));

  /* Calculate the used DMA */
  if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d003      	beq.n	8002f82 <DMA_GetITStatus+0x26>
  {
    /* Get DMA2 ISR register value */
    tmpreg = DMA2->ISR;
 8002f7a:	4b0d      	ldr	r3, [pc, #52]	; (8002fb0 <DMA_GetITStatus+0x54>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	60bb      	str	r3, [r7, #8]
 8002f80:	e002      	b.n	8002f88 <DMA_GetITStatus+0x2c>
  }
  else
  {
    /* Get DMA1 ISR register value */
    tmpreg = DMA1->ISR;
 8002f82:	4b0c      	ldr	r3, [pc, #48]	; (8002fb4 <DMA_GetITStatus+0x58>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	60bb      	str	r3, [r7, #8]
  }

  /* Check the status of the specified DMAy interrupt */
  if ((tmpreg & DMAy_IT) != (uint32_t)RESET)
 8002f88:	68ba      	ldr	r2, [r7, #8]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d003      	beq.n	8002f9a <DMA_GetITStatus+0x3e>
  {
    /* DMAy_IT is set */
    bitstatus = SET;
 8002f92:	f04f 0301 	mov.w	r3, #1
 8002f96:	73fb      	strb	r3, [r7, #15]
 8002f98:	e002      	b.n	8002fa0 <DMA_GetITStatus+0x44>
  }
  else
  {
    /* DMAy_IT is reset */
    bitstatus = RESET;
 8002f9a:	f04f 0300 	mov.w	r3, #0
 8002f9e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the DMA_IT status */
  return  bitstatus;
 8002fa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f107 0714 	add.w	r7, r7, #20
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bc80      	pop	{r7}
 8002fac:	4770      	bx	lr
 8002fae:	bf00      	nop
 8002fb0:	40020400 	andmi	r0, r2, r0, lsl #8
 8002fb4:	40020000 	andmi	r0, r2, r0

08002fb8 <DMA_ClearITPendingBit>:
  *     @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt.
  *     @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt.
  * @retval None
  */
void DMA_ClearITPendingBit(uint32_t DMAy_IT)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_CLEAR_IT(DMAy_IT));

  /* Calculate the used DMAy */
  if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d003      	beq.n	8002fd2 <DMA_ClearITPendingBit+0x1a>
  {
    /* Clear the selected DMAy interrupt pending bits */
    DMA2->IFCR = DMAy_IT;
 8002fca:	4b06      	ldr	r3, [pc, #24]	; (8002fe4 <DMA_ClearITPendingBit+0x2c>)
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	605a      	str	r2, [r3, #4]
 8002fd0:	e002      	b.n	8002fd8 <DMA_ClearITPendingBit+0x20>
  }
  else
  {
    /* Clear the selected DMAy interrupt pending bits */
    DMA1->IFCR = DMAy_IT;
 8002fd2:	4b05      	ldr	r3, [pc, #20]	; (8002fe8 <DMA_ClearITPendingBit+0x30>)
 8002fd4:	687a      	ldr	r2, [r7, #4]
 8002fd6:	605a      	str	r2, [r3, #4]
  }
}
 8002fd8:	f107 070c 	add.w	r7, r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bc80      	pop	{r7}
 8002fe0:	4770      	bx	lr
 8002fe2:	bf00      	nop
 8002fe4:	40020400 	andmi	r0, r2, r0, lsl #8
 8002fe8:	40020000 	andmi	r0, r2, r0

08002fec <EXTI_DeInit>:
  * @brief  Deinitializes the EXTI peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
 8002fec:	b480      	push	{r7}
 8002fee:	af00      	add	r7, sp, #0
  EXTI->IMR = 0x00000000;
 8002ff0:	4b0a      	ldr	r3, [pc, #40]	; (800301c <EXTI_DeInit+0x30>)
 8002ff2:	f04f 0200 	mov.w	r2, #0
 8002ff6:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 8002ff8:	4b08      	ldr	r3, [pc, #32]	; (800301c <EXTI_DeInit+0x30>)
 8002ffa:	f04f 0200 	mov.w	r2, #0
 8002ffe:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000; 
 8003000:	4b06      	ldr	r3, [pc, #24]	; (800301c <EXTI_DeInit+0x30>)
 8003002:	f04f 0200 	mov.w	r2, #0
 8003006:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000; 
 8003008:	4b04      	ldr	r3, [pc, #16]	; (800301c <EXTI_DeInit+0x30>)
 800300a:	f04f 0200 	mov.w	r2, #0
 800300e:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x000FFFFF;
 8003010:	4b02      	ldr	r3, [pc, #8]	; (800301c <EXTI_DeInit+0x30>)
 8003012:	4a03      	ldr	r2, [pc, #12]	; (8003020 <EXTI_DeInit+0x34>)
 8003014:	615a      	str	r2, [r3, #20]
}
 8003016:	46bd      	mov	sp, r7
 8003018:	bc80      	pop	{r7}
 800301a:	4770      	bx	lr
 800301c:	40010400 	andmi	r0, r1, r0, lsl #8
 8003020:	000fffff 	strdeq	pc, [pc], -pc	; <UNPREDICTABLE>

08003024 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8003024:	b480      	push	{r7}
 8003026:	b085      	sub	sp, #20
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 800302c:	f04f 0300 	mov.w	r3, #0
 8003030:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8003032:	4b35      	ldr	r3, [pc, #212]	; (8003108 <EXTI_Init+0xe4>)
 8003034:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	799b      	ldrb	r3, [r3, #6]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d051      	beq.n	80030e2 <EXTI_Init+0xbe>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 800303e:	4b32      	ldr	r3, [pc, #200]	; (8003108 <EXTI_Init+0xe4>)
 8003040:	4a31      	ldr	r2, [pc, #196]	; (8003108 <EXTI_Init+0xe4>)
 8003042:	6811      	ldr	r1, [r2, #0]
 8003044:	687a      	ldr	r2, [r7, #4]
 8003046:	6812      	ldr	r2, [r2, #0]
 8003048:	ea6f 0202 	mvn.w	r2, r2
 800304c:	400a      	ands	r2, r1
 800304e:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8003050:	4b2d      	ldr	r3, [pc, #180]	; (8003108 <EXTI_Init+0xe4>)
 8003052:	4a2d      	ldr	r2, [pc, #180]	; (8003108 <EXTI_Init+0xe4>)
 8003054:	6851      	ldr	r1, [r2, #4]
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	6812      	ldr	r2, [r2, #0]
 800305a:	ea6f 0202 	mvn.w	r2, r2
 800305e:	400a      	ands	r2, r1
 8003060:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	791b      	ldrb	r3, [r3, #4]
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	18d3      	adds	r3, r2, r3
 800306a:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	68fa      	ldr	r2, [r7, #12]
 8003070:	6811      	ldr	r1, [r2, #0]
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	6812      	ldr	r2, [r2, #0]
 8003076:	430a      	orrs	r2, r1
 8003078:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 800307a:	4b23      	ldr	r3, [pc, #140]	; (8003108 <EXTI_Init+0xe4>)
 800307c:	4a22      	ldr	r2, [pc, #136]	; (8003108 <EXTI_Init+0xe4>)
 800307e:	6891      	ldr	r1, [r2, #8]
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	6812      	ldr	r2, [r2, #0]
 8003084:	ea6f 0202 	mvn.w	r2, r2
 8003088:	400a      	ands	r2, r1
 800308a:	609a      	str	r2, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800308c:	4b1e      	ldr	r3, [pc, #120]	; (8003108 <EXTI_Init+0xe4>)
 800308e:	4a1e      	ldr	r2, [pc, #120]	; (8003108 <EXTI_Init+0xe4>)
 8003090:	68d1      	ldr	r1, [r2, #12]
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	6812      	ldr	r2, [r2, #0]
 8003096:	ea6f 0202 	mvn.w	r2, r2
 800309a:	400a      	ands	r2, r1
 800309c:	60da      	str	r2, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	795b      	ldrb	r3, [r3, #5]
 80030a2:	2b10      	cmp	r3, #16
 80030a4:	d10e      	bne.n	80030c4 <EXTI_Init+0xa0>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 80030a6:	4b18      	ldr	r3, [pc, #96]	; (8003108 <EXTI_Init+0xe4>)
 80030a8:	4a17      	ldr	r2, [pc, #92]	; (8003108 <EXTI_Init+0xe4>)
 80030aa:	6891      	ldr	r1, [r2, #8]
 80030ac:	687a      	ldr	r2, [r7, #4]
 80030ae:	6812      	ldr	r2, [r2, #0]
 80030b0:	430a      	orrs	r2, r1
 80030b2:	609a      	str	r2, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 80030b4:	4b14      	ldr	r3, [pc, #80]	; (8003108 <EXTI_Init+0xe4>)
 80030b6:	4a14      	ldr	r2, [pc, #80]	; (8003108 <EXTI_Init+0xe4>)
 80030b8:	68d1      	ldr	r1, [r2, #12]
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	6812      	ldr	r2, [r2, #0]
 80030be:	430a      	orrs	r2, r1
 80030c0:	60da      	str	r2, [r3, #12]
 80030c2:	e01c      	b.n	80030fe <EXTI_Init+0xda>
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 80030c4:	4b10      	ldr	r3, [pc, #64]	; (8003108 <EXTI_Init+0xe4>)
 80030c6:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	795b      	ldrb	r3, [r3, #5]
 80030cc:	68fa      	ldr	r2, [r7, #12]
 80030ce:	18d3      	adds	r3, r2, r3
 80030d0:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	68fa      	ldr	r2, [r7, #12]
 80030d6:	6811      	ldr	r1, [r2, #0]
 80030d8:	687a      	ldr	r2, [r7, #4]
 80030da:	6812      	ldr	r2, [r2, #0]
 80030dc:	430a      	orrs	r2, r1
 80030de:	601a      	str	r2, [r3, #0]
 80030e0:	e00d      	b.n	80030fe <EXTI_Init+0xda>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	791b      	ldrb	r3, [r3, #4]
 80030e6:	68fa      	ldr	r2, [r7, #12]
 80030e8:	18d3      	adds	r3, r2, r3
 80030ea:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	68fa      	ldr	r2, [r7, #12]
 80030f0:	6811      	ldr	r1, [r2, #0]
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	6812      	ldr	r2, [r2, #0]
 80030f6:	ea6f 0202 	mvn.w	r2, r2
 80030fa:	400a      	ands	r2, r1
 80030fc:	601a      	str	r2, [r3, #0]
  }
}
 80030fe:	f107 0714 	add.w	r7, r7, #20
 8003102:	46bd      	mov	sp, r7
 8003104:	bc80      	pop	{r7}
 8003106:	4770      	bx	lr
 8003108:	40010400 	andmi	r0, r1, r0, lsl #8

0800310c <EXTI_StructInit>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f04f 0200 	mov.w	r2, #0
 800311a:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f04f 0200 	mov.w	r2, #0
 8003122:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	f04f 020c 	mov.w	r2, #12
 800312a:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	f04f 0200 	mov.w	r2, #0
 8003132:	719a      	strb	r2, [r3, #6]
}
 8003134:	f107 070c 	add.w	r7, r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	bc80      	pop	{r7}
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop

08003140 <EXTI_GenerateSWInterrupt>:
  * @param  EXTI_Line: specifies the EXTI lines to be enabled or disabled.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
 8003148:	4b05      	ldr	r3, [pc, #20]	; (8003160 <EXTI_GenerateSWInterrupt+0x20>)
 800314a:	4a05      	ldr	r2, [pc, #20]	; (8003160 <EXTI_GenerateSWInterrupt+0x20>)
 800314c:	6911      	ldr	r1, [r2, #16]
 800314e:	687a      	ldr	r2, [r7, #4]
 8003150:	430a      	orrs	r2, r1
 8003152:	611a      	str	r2, [r3, #16]
}
 8003154:	f107 070c 	add.w	r7, r7, #12
 8003158:	46bd      	mov	sp, r7
 800315a:	bc80      	pop	{r7}
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	40010400 	andmi	r0, r1, r0, lsl #8

08003164 <EXTI_GetFlagStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
{
 8003164:	b480      	push	{r7}
 8003166:	b085      	sub	sp, #20
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 800316c:	f04f 0300 	mov.w	r3, #0
 8003170:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8003172:	4b0a      	ldr	r3, [pc, #40]	; (800319c <EXTI_GetFlagStatus+0x38>)
 8003174:	695a      	ldr	r2, [r3, #20]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4013      	ands	r3, r2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d003      	beq.n	8003186 <EXTI_GetFlagStatus+0x22>
  {
    bitstatus = SET;
 800317e:	f04f 0301 	mov.w	r3, #1
 8003182:	73fb      	strb	r3, [r7, #15]
 8003184:	e002      	b.n	800318c <EXTI_GetFlagStatus+0x28>
  }
  else
  {
    bitstatus = RESET;
 8003186:	f04f 0300 	mov.w	r3, #0
 800318a:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800318c:	7bfb      	ldrb	r3, [r7, #15]
}
 800318e:	4618      	mov	r0, r3
 8003190:	f107 0714 	add.w	r7, r7, #20
 8003194:	46bd      	mov	sp, r7
 8003196:	bc80      	pop	{r7}
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	40010400 	andmi	r0, r1, r0, lsl #8

080031a0 <EXTI_ClearFlag>:
  * @param  EXTI_Line: specifies the EXTI lines flags to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80031a8:	4b03      	ldr	r3, [pc, #12]	; (80031b8 <EXTI_ClearFlag+0x18>)
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	615a      	str	r2, [r3, #20]
}
 80031ae:	f107 070c 	add.w	r7, r7, #12
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bc80      	pop	{r7}
 80031b6:	4770      	bx	lr
 80031b8:	40010400 	andmi	r0, r1, r0, lsl #8

080031bc <EXTI_GetITStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 80031bc:	b480      	push	{r7}
 80031be:	b085      	sub	sp, #20
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 80031c4:	f04f 0300 	mov.w	r3, #0
 80031c8:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 80031ca:	f04f 0300 	mov.w	r3, #0
 80031ce:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 80031d0:	4b0d      	ldr	r3, [pc, #52]	; (8003208 <EXTI_GetITStatus+0x4c>)
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	4013      	ands	r3, r2
 80031d8:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 80031da:	4b0b      	ldr	r3, [pc, #44]	; (8003208 <EXTI_GetITStatus+0x4c>)
 80031dc:	695a      	ldr	r2, [r3, #20]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	4013      	ands	r3, r2
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d006      	beq.n	80031f4 <EXTI_GetITStatus+0x38>
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d003      	beq.n	80031f4 <EXTI_GetITStatus+0x38>
  {
    bitstatus = SET;
 80031ec:	f04f 0301 	mov.w	r3, #1
 80031f0:	73fb      	strb	r3, [r7, #15]
 80031f2:	e002      	b.n	80031fa <EXTI_GetITStatus+0x3e>
  }
  else
  {
    bitstatus = RESET;
 80031f4:	f04f 0300 	mov.w	r3, #0
 80031f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80031fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	f107 0714 	add.w	r7, r7, #20
 8003202:	46bd      	mov	sp, r7
 8003204:	bc80      	pop	{r7}
 8003206:	4770      	bx	lr
 8003208:	40010400 	andmi	r0, r1, r0, lsl #8

0800320c <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..19).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8003214:	4b03      	ldr	r3, [pc, #12]	; (8003224 <EXTI_ClearITPendingBit+0x18>)
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	615a      	str	r2, [r3, #20]
}
 800321a:	f107 070c 	add.w	r7, r7, #12
 800321e:	46bd      	mov	sp, r7
 8003220:	bc80      	pop	{r7}
 8003222:	4770      	bx	lr
 8003224:	40010400 	andmi	r0, r1, r0, lsl #8

08003228 <FLASH_SetLatency>:
  *     @arg FLASH_Latency_1: FLASH One Latency cycle
  *     @arg FLASH_Latency_2: FLASH Two Latency cycles
  * @retval None
  */
void FLASH_SetLatency(uint32_t FLASH_Latency)
{
 8003228:	b480      	push	{r7}
 800322a:	b085      	sub	sp, #20
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8003230:	f04f 0300 	mov.w	r3, #0
 8003234:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
 8003236:	4b09      	ldr	r3, [pc, #36]	; (800325c <FLASH_SetLatency+0x34>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	60fb      	str	r3, [r7, #12]
  
  /* Sets the Latency value */
  tmpreg &= ACR_LATENCY_Mask;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003242:	60fb      	str	r3, [r7, #12]
  tmpreg |= FLASH_Latency;
 8003244:	68fa      	ldr	r2, [r7, #12]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4313      	orrs	r3, r2
 800324a:	60fb      	str	r3, [r7, #12]
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
 800324c:	4b03      	ldr	r3, [pc, #12]	; (800325c <FLASH_SetLatency+0x34>)
 800324e:	68fa      	ldr	r2, [r7, #12]
 8003250:	601a      	str	r2, [r3, #0]
}
 8003252:	f107 0714 	add.w	r7, r7, #20
 8003256:	46bd      	mov	sp, r7
 8003258:	bc80      	pop	{r7}
 800325a:	4770      	bx	lr
 800325c:	40022000 	andmi	r2, r2, r0

08003260 <FLASH_HalfCycleAccessCmd>:
  *     @arg FLASH_HalfCycleAccess_Enable: FLASH Half Cycle Enable
  *     @arg FLASH_HalfCycleAccess_Disable: FLASH Half Cycle Disable
  * @retval None
  */
void FLASH_HalfCycleAccessCmd(uint32_t FLASH_HalfCycleAccess)
{
 8003260:	b480      	push	{r7}
 8003262:	b083      	sub	sp, #12
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 8003268:	4b08      	ldr	r3, [pc, #32]	; (800328c <FLASH_HalfCycleAccessCmd+0x2c>)
 800326a:	4a08      	ldr	r2, [pc, #32]	; (800328c <FLASH_HalfCycleAccessCmd+0x2c>)
 800326c:	6812      	ldr	r2, [r2, #0]
 800326e:	f022 0208 	bic.w	r2, r2, #8
 8003272:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 8003274:	4b05      	ldr	r3, [pc, #20]	; (800328c <FLASH_HalfCycleAccessCmd+0x2c>)
 8003276:	4a05      	ldr	r2, [pc, #20]	; (800328c <FLASH_HalfCycleAccessCmd+0x2c>)
 8003278:	6811      	ldr	r1, [r2, #0]
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	430a      	orrs	r2, r1
 800327e:	601a      	str	r2, [r3, #0]
}
 8003280:	f107 070c 	add.w	r7, r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	bc80      	pop	{r7}
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	40022000 	andmi	r2, r2, r0

08003290 <FLASH_PrefetchBufferCmd>:
  *     @arg FLASH_PrefetchBuffer_Enable: FLASH Prefetch Buffer Enable
  *     @arg FLASH_PrefetchBuffer_Disable: FLASH Prefetch Buffer Disable
  * @retval None
  */
void FLASH_PrefetchBufferCmd(uint32_t FLASH_PrefetchBuffer)
{
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8003298:	4b08      	ldr	r3, [pc, #32]	; (80032bc <FLASH_PrefetchBufferCmd+0x2c>)
 800329a:	4a08      	ldr	r2, [pc, #32]	; (80032bc <FLASH_PrefetchBufferCmd+0x2c>)
 800329c:	6812      	ldr	r2, [r2, #0]
 800329e:	f022 0210 	bic.w	r2, r2, #16
 80032a2:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 80032a4:	4b05      	ldr	r3, [pc, #20]	; (80032bc <FLASH_PrefetchBufferCmd+0x2c>)
 80032a6:	4a05      	ldr	r2, [pc, #20]	; (80032bc <FLASH_PrefetchBufferCmd+0x2c>)
 80032a8:	6811      	ldr	r1, [r2, #0]
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	430a      	orrs	r2, r1
 80032ae:	601a      	str	r2, [r3, #0]
}
 80032b0:	f107 070c 	add.w	r7, r7, #12
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bc80      	pop	{r7}
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	40022000 	andmi	r2, r2, r0

080032c0 <FLASH_Unlock>:
  *           to FLASH_UnlockBank1 function.. 
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
 80032c0:	b480      	push	{r7}
 80032c2:	af00      	add	r7, sp, #0
  /* Authorize the FPEC of Bank1 Access */
  FLASH->KEYR = FLASH_KEY1;
 80032c4:	4b04      	ldr	r3, [pc, #16]	; (80032d8 <FLASH_Unlock+0x18>)
 80032c6:	4a05      	ldr	r2, [pc, #20]	; (80032dc <FLASH_Unlock+0x1c>)
 80032c8:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 80032ca:	4b03      	ldr	r3, [pc, #12]	; (80032d8 <FLASH_Unlock+0x18>)
 80032cc:	4a04      	ldr	r2, [pc, #16]	; (80032e0 <FLASH_Unlock+0x20>)
 80032ce:	605a      	str	r2, [r3, #4]
#ifdef STM32F10X_XL
  /* Authorize the FPEC of Bank2 Access */
  FLASH->KEYR2 = FLASH_KEY1;
  FLASH->KEYR2 = FLASH_KEY2;
#endif /* STM32F10X_XL */
}
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bc80      	pop	{r7}
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	40022000 	andmi	r2, r2, r0
 80032dc:	45670123 	strbmi	r0, [r7, #-291]!	; 0xfffffedd
 80032e0:	cdef89ab 	stclgt	9, cr8, [pc, #684]!	; 8003594 <FLASH_ProgramWord+0x50>

080032e4 <FLASH_UnlockBank1>:
  *           equivalent to FLASH_Unlock function.
  * @param  None
  * @retval None
  */
void FLASH_UnlockBank1(void)
{
 80032e4:	b480      	push	{r7}
 80032e6:	af00      	add	r7, sp, #0
  /* Authorize the FPEC of Bank1 Access */
  FLASH->KEYR = FLASH_KEY1;
 80032e8:	4b04      	ldr	r3, [pc, #16]	; (80032fc <FLASH_UnlockBank1+0x18>)
 80032ea:	4a05      	ldr	r2, [pc, #20]	; (8003300 <FLASH_UnlockBank1+0x1c>)
 80032ec:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 80032ee:	4b03      	ldr	r3, [pc, #12]	; (80032fc <FLASH_UnlockBank1+0x18>)
 80032f0:	4a04      	ldr	r2, [pc, #16]	; (8003304 <FLASH_UnlockBank1+0x20>)
 80032f2:	605a      	str	r2, [r3, #4]
}
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bc80      	pop	{r7}
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	40022000 	andmi	r2, r2, r0
 8003300:	45670123 	strbmi	r0, [r7, #-291]!	; 0xfffffedd
 8003304:	cdef89ab 	stclgt	9, cr8, [pc, #684]!	; 80035b8 <FLASH_ProgramWord+0x74>

08003308 <FLASH_Lock>:
  *           to FLASH_LockBank1 function.
  * @param  None
  * @retval None
  */
void FLASH_Lock(void)
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank1 */
  FLASH->CR |= CR_LOCK_Set;
 800330c:	4b04      	ldr	r3, [pc, #16]	; (8003320 <FLASH_Lock+0x18>)
 800330e:	4a04      	ldr	r2, [pc, #16]	; (8003320 <FLASH_Lock+0x18>)
 8003310:	6912      	ldr	r2, [r2, #16]
 8003312:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003316:	611a      	str	r2, [r3, #16]

#ifdef STM32F10X_XL
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank2 */
  FLASH->CR2 |= CR_LOCK_Set;
#endif /* STM32F10X_XL */
}
 8003318:	46bd      	mov	sp, r7
 800331a:	bc80      	pop	{r7}
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	40022000 	andmi	r2, r2, r0

08003324 <FLASH_LockBank1>:
  *           to FLASH_Lock function.
  * @param  None
  * @retval None
  */
void FLASH_LockBank1(void)
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0
  /* Set the Lock Bit to lock the FPEC and the CR of  Bank1 */
  FLASH->CR |= CR_LOCK_Set;
 8003328:	4b04      	ldr	r3, [pc, #16]	; (800333c <FLASH_LockBank1+0x18>)
 800332a:	4a04      	ldr	r2, [pc, #16]	; (800333c <FLASH_LockBank1+0x18>)
 800332c:	6912      	ldr	r2, [r2, #16]
 800332e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003332:	611a      	str	r2, [r3, #16]
}
 8003334:	46bd      	mov	sp, r7
 8003336:	bc80      	pop	{r7}
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	40022000 	andmi	r2, r2, r0

08003340 <FLASH_ErasePage>:
  * @param  Page_Address: The page address to be erased.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ErasePage(uint32_t Page_Address)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
 8003348:	f04f 0304 	mov.w	r3, #4
 800334c:	73fb      	strb	r3, [r7, #15]
      FLASH->CR2 &= CR_PER_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800334e:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8003352:	f000 fc09 	bl	8003b68 <FLASH_WaitForLastOperation>
 8003356:	4603      	mov	r3, r0
 8003358:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 800335a:	7bfb      	ldrb	r3, [r7, #15]
 800335c:	2b04      	cmp	r3, #4
 800335e:	d11b      	bne.n	8003398 <FLASH_ErasePage+0x58>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8003360:	4b10      	ldr	r3, [pc, #64]	; (80033a4 <FLASH_ErasePage+0x64>)
 8003362:	4a10      	ldr	r2, [pc, #64]	; (80033a4 <FLASH_ErasePage+0x64>)
 8003364:	6912      	ldr	r2, [r2, #16]
 8003366:	f042 0202 	orr.w	r2, r2, #2
 800336a:	611a      	str	r2, [r3, #16]
    FLASH->AR = Page_Address; 
 800336c:	4b0d      	ldr	r3, [pc, #52]	; (80033a4 <FLASH_ErasePage+0x64>)
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	615a      	str	r2, [r3, #20]
    FLASH->CR|= CR_STRT_Set;
 8003372:	4b0c      	ldr	r3, [pc, #48]	; (80033a4 <FLASH_ErasePage+0x64>)
 8003374:	4a0b      	ldr	r2, [pc, #44]	; (80033a4 <FLASH_ErasePage+0x64>)
 8003376:	6912      	ldr	r2, [r2, #16]
 8003378:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800337c:	611a      	str	r2, [r3, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800337e:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8003382:	f000 fbf1 	bl	8003b68 <FLASH_WaitForLastOperation>
 8003386:	4603      	mov	r3, r0
 8003388:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the PER Bit */
    FLASH->CR &= CR_PER_Reset;
 800338a:	4a06      	ldr	r2, [pc, #24]	; (80033a4 <FLASH_ErasePage+0x64>)
 800338c:	4b05      	ldr	r3, [pc, #20]	; (80033a4 <FLASH_ErasePage+0x64>)
 800338e:	6919      	ldr	r1, [r3, #16]
 8003390:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 8003394:	400b      	ands	r3, r1
 8003396:	6113      	str	r3, [r2, #16]
  }
#endif /* STM32F10X_XL */

  /* Return the Erase Status */
  return status;
 8003398:	7bfb      	ldrb	r3, [r7, #15]
}
 800339a:	4618      	mov	r0, r3
 800339c:	f107 0710 	add.w	r7, r7, #16
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	40022000 	andmi	r2, r2, r0

080033a8 <FLASH_EraseAllPages>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseAllPages(void)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
  FLASH_Status status = FLASH_COMPLETE;
 80033ae:	f04f 0304 	mov.w	r3, #4
 80033b2:	71fb      	strb	r3, [r7, #7]
    /* Disable the MER Bit */
    FLASH->CR2 &= CR_MER_Reset;
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80033b4:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 80033b8:	f000 fbd6 	bl	8003b68 <FLASH_WaitForLastOperation>
 80033bc:	4603      	mov	r3, r0
 80033be:	71fb      	strb	r3, [r7, #7]
  if(status == FLASH_COMPLETE)
 80033c0:	79fb      	ldrb	r3, [r7, #7]
 80033c2:	2b04      	cmp	r3, #4
 80033c4:	d118      	bne.n	80033f8 <FLASH_EraseAllPages+0x50>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 80033c6:	4b0f      	ldr	r3, [pc, #60]	; (8003404 <FLASH_EraseAllPages+0x5c>)
 80033c8:	4a0e      	ldr	r2, [pc, #56]	; (8003404 <FLASH_EraseAllPages+0x5c>)
 80033ca:	6912      	ldr	r2, [r2, #16]
 80033cc:	f042 0204 	orr.w	r2, r2, #4
 80033d0:	611a      	str	r2, [r3, #16]
     FLASH->CR |= CR_STRT_Set;
 80033d2:	4b0c      	ldr	r3, [pc, #48]	; (8003404 <FLASH_EraseAllPages+0x5c>)
 80033d4:	4a0b      	ldr	r2, [pc, #44]	; (8003404 <FLASH_EraseAllPages+0x5c>)
 80033d6:	6912      	ldr	r2, [r2, #16]
 80033d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033dc:	611a      	str	r2, [r3, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80033de:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 80033e2:	f000 fbc1 	bl	8003b68 <FLASH_WaitForLastOperation>
 80033e6:	4603      	mov	r3, r0
 80033e8:	71fb      	strb	r3, [r7, #7]

    /* Disable the MER Bit */
    FLASH->CR &= CR_MER_Reset;
 80033ea:	4a06      	ldr	r2, [pc, #24]	; (8003404 <FLASH_EraseAllPages+0x5c>)
 80033ec:	4b05      	ldr	r3, [pc, #20]	; (8003404 <FLASH_EraseAllPages+0x5c>)
 80033ee:	6919      	ldr	r1, [r3, #16]
 80033f0:	f641 73fb 	movw	r3, #8187	; 0x1ffb
 80033f4:	400b      	ands	r3, r1
 80033f6:	6113      	str	r3, [r2, #16]
  }
#endif /* STM32F10X_XL */

  /* Return the Erase Status */
  return status;
 80033f8:	79fb      	ldrb	r3, [r7, #7]
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	f107 0708 	add.w	r7, r7, #8
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}
 8003404:	40022000 	andmi	r2, r2, r0

08003408 <FLASH_EraseAllBank1Pages>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseAllBank1Pages(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b082      	sub	sp, #8
 800340c:	af00      	add	r7, sp, #0
  FLASH_Status status = FLASH_COMPLETE;
 800340e:	f04f 0304 	mov.w	r3, #4
 8003412:	71fb      	strb	r3, [r7, #7]
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastBank1Operation(EraseTimeout);
 8003414:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8003418:	f000 fbcc 	bl	8003bb4 <FLASH_WaitForLastBank1Operation>
 800341c:	4603      	mov	r3, r0
 800341e:	71fb      	strb	r3, [r7, #7]
  
  if(status == FLASH_COMPLETE)
 8003420:	79fb      	ldrb	r3, [r7, #7]
 8003422:	2b04      	cmp	r3, #4
 8003424:	d118      	bne.n	8003458 <FLASH_EraseAllBank1Pages+0x50>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 8003426:	4b0f      	ldr	r3, [pc, #60]	; (8003464 <FLASH_EraseAllBank1Pages+0x5c>)
 8003428:	4a0e      	ldr	r2, [pc, #56]	; (8003464 <FLASH_EraseAllBank1Pages+0x5c>)
 800342a:	6912      	ldr	r2, [r2, #16]
 800342c:	f042 0204 	orr.w	r2, r2, #4
 8003430:	611a      	str	r2, [r3, #16]
     FLASH->CR |= CR_STRT_Set;
 8003432:	4b0c      	ldr	r3, [pc, #48]	; (8003464 <FLASH_EraseAllBank1Pages+0x5c>)
 8003434:	4a0b      	ldr	r2, [pc, #44]	; (8003464 <FLASH_EraseAllBank1Pages+0x5c>)
 8003436:	6912      	ldr	r2, [r2, #16]
 8003438:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800343c:	611a      	str	r2, [r3, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastBank1Operation(EraseTimeout);
 800343e:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 8003442:	f000 fbb7 	bl	8003bb4 <FLASH_WaitForLastBank1Operation>
 8003446:	4603      	mov	r3, r0
 8003448:	71fb      	strb	r3, [r7, #7]
    
    /* Disable the MER Bit */
    FLASH->CR &= CR_MER_Reset;
 800344a:	4a06      	ldr	r2, [pc, #24]	; (8003464 <FLASH_EraseAllBank1Pages+0x5c>)
 800344c:	4b05      	ldr	r3, [pc, #20]	; (8003464 <FLASH_EraseAllBank1Pages+0x5c>)
 800344e:	6919      	ldr	r1, [r3, #16]
 8003450:	f641 73fb 	movw	r3, #8187	; 0x1ffb
 8003454:	400b      	ands	r3, r1
 8003456:	6113      	str	r3, [r2, #16]
  }    
  /* Return the Erase Status */
  return status;
 8003458:	79fb      	ldrb	r3, [r7, #7]
}
 800345a:	4618      	mov	r0, r3
 800345c:	f107 0708 	add.w	r7, r7, #8
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}
 8003464:	40022000 	andmi	r2, r2, r0

08003468 <FLASH_EraseOptionBytes>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EraseOptionBytes(void)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0
  uint16_t rdptmp = RDP_Key;
 800346e:	f04f 03a5 	mov.w	r3, #165	; 0xa5
 8003472:	80fb      	strh	r3, [r7, #6]

  FLASH_Status status = FLASH_COMPLETE;
 8003474:	f04f 0304 	mov.w	r3, #4
 8003478:	717b      	strb	r3, [r7, #5]

  /* Get the actual read protection Option Byte value */ 
  if(FLASH_GetReadOutProtectionStatus() != RESET)
 800347a:	f000 fa81 	bl	8003980 <FLASH_GetReadOutProtectionStatus>
 800347e:	4603      	mov	r3, r0
 8003480:	2b00      	cmp	r3, #0
 8003482:	d002      	beq.n	800348a <FLASH_EraseOptionBytes+0x22>
  {
    rdptmp = 0x00;  
 8003484:	f04f 0300 	mov.w	r3, #0
 8003488:	80fb      	strh	r3, [r7, #6]
  }

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800348a:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 800348e:	f000 fb6b 	bl	8003b68 <FLASH_WaitForLastOperation>
 8003492:	4603      	mov	r3, r0
 8003494:	717b      	strb	r3, [r7, #5]
  if(status == FLASH_COMPLETE)
 8003496:	797b      	ldrb	r3, [r7, #5]
 8003498:	2b04      	cmp	r3, #4
 800349a:	d145      	bne.n	8003528 <FLASH_EraseOptionBytes+0xc0>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800349c:	4b25      	ldr	r3, [pc, #148]	; (8003534 <FLASH_EraseOptionBytes+0xcc>)
 800349e:	4a26      	ldr	r2, [pc, #152]	; (8003538 <FLASH_EraseOptionBytes+0xd0>)
 80034a0:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80034a2:	4b24      	ldr	r3, [pc, #144]	; (8003534 <FLASH_EraseOptionBytes+0xcc>)
 80034a4:	4a25      	ldr	r2, [pc, #148]	; (800353c <FLASH_EraseOptionBytes+0xd4>)
 80034a6:	609a      	str	r2, [r3, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 80034a8:	4b22      	ldr	r3, [pc, #136]	; (8003534 <FLASH_EraseOptionBytes+0xcc>)
 80034aa:	4a22      	ldr	r2, [pc, #136]	; (8003534 <FLASH_EraseOptionBytes+0xcc>)
 80034ac:	6912      	ldr	r2, [r2, #16]
 80034ae:	f042 0220 	orr.w	r2, r2, #32
 80034b2:	611a      	str	r2, [r3, #16]
    FLASH->CR |= CR_STRT_Set;
 80034b4:	4b1f      	ldr	r3, [pc, #124]	; (8003534 <FLASH_EraseOptionBytes+0xcc>)
 80034b6:	4a1f      	ldr	r2, [pc, #124]	; (8003534 <FLASH_EraseOptionBytes+0xcc>)
 80034b8:	6912      	ldr	r2, [r2, #16]
 80034ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034be:	611a      	str	r2, [r3, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80034c0:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 80034c4:	f000 fb50 	bl	8003b68 <FLASH_WaitForLastOperation>
 80034c8:	4603      	mov	r3, r0
 80034ca:	717b      	strb	r3, [r7, #5]
    
    if(status == FLASH_COMPLETE)
 80034cc:	797b      	ldrb	r3, [r7, #5]
 80034ce:	2b04      	cmp	r3, #4
 80034d0:	d120      	bne.n	8003514 <FLASH_EraseOptionBytes+0xac>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 80034d2:	4a18      	ldr	r2, [pc, #96]	; (8003534 <FLASH_EraseOptionBytes+0xcc>)
 80034d4:	4b17      	ldr	r3, [pc, #92]	; (8003534 <FLASH_EraseOptionBytes+0xcc>)
 80034d6:	6919      	ldr	r1, [r3, #16]
 80034d8:	f641 73df 	movw	r3, #8159	; 0x1fdf
 80034dc:	400b      	ands	r3, r1
 80034de:	6113      	str	r3, [r2, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80034e0:	4b14      	ldr	r3, [pc, #80]	; (8003534 <FLASH_EraseOptionBytes+0xcc>)
 80034e2:	4a14      	ldr	r2, [pc, #80]	; (8003534 <FLASH_EraseOptionBytes+0xcc>)
 80034e4:	6912      	ldr	r2, [r2, #16]
 80034e6:	f042 0210 	orr.w	r2, r2, #16
 80034ea:	611a      	str	r2, [r3, #16]
      /* Restore the last read protection Option Byte value */
      OB->RDP = (uint16_t)rdptmp; 
 80034ec:	4b14      	ldr	r3, [pc, #80]	; (8003540 <FLASH_EraseOptionBytes+0xd8>)
 80034ee:	88fa      	ldrh	r2, [r7, #6]
 80034f0:	801a      	strh	r2, [r3, #0]
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80034f2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80034f6:	f000 fb37 	bl	8003b68 <FLASH_WaitForLastOperation>
 80034fa:	4603      	mov	r3, r0
 80034fc:	717b      	strb	r3, [r7, #5]
 
      if(status != FLASH_TIMEOUT)
 80034fe:	797b      	ldrb	r3, [r7, #5]
 8003500:	2b05      	cmp	r3, #5
 8003502:	d011      	beq.n	8003528 <FLASH_EraseOptionBytes+0xc0>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8003504:	4a0b      	ldr	r2, [pc, #44]	; (8003534 <FLASH_EraseOptionBytes+0xcc>)
 8003506:	4b0b      	ldr	r3, [pc, #44]	; (8003534 <FLASH_EraseOptionBytes+0xcc>)
 8003508:	6919      	ldr	r1, [r3, #16]
 800350a:	f641 73ef 	movw	r3, #8175	; 0x1fef
 800350e:	400b      	ands	r3, r1
 8003510:	6113      	str	r3, [r2, #16]
 8003512:	e009      	b.n	8003528 <FLASH_EraseOptionBytes+0xc0>
      }
    }
    else
    {
      if (status != FLASH_TIMEOUT)
 8003514:	797b      	ldrb	r3, [r7, #5]
 8003516:	2b05      	cmp	r3, #5
 8003518:	d006      	beq.n	8003528 <FLASH_EraseOptionBytes+0xc0>
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 800351a:	4a06      	ldr	r2, [pc, #24]	; (8003534 <FLASH_EraseOptionBytes+0xcc>)
 800351c:	4b05      	ldr	r3, [pc, #20]	; (8003534 <FLASH_EraseOptionBytes+0xcc>)
 800351e:	6919      	ldr	r1, [r3, #16]
 8003520:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8003524:	400b      	ands	r3, r1
 8003526:	6113      	str	r3, [r2, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
 8003528:	797b      	ldrb	r3, [r7, #5]
}
 800352a:	4618      	mov	r0, r3
 800352c:	f107 0708 	add.w	r7, r7, #8
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}
 8003534:	40022000 	andmi	r2, r2, r0
 8003538:	45670123 	strbmi	r0, [r7, #-291]!	; 0xfffffedd
 800353c:	cdef89ab 	stclgt	9, cr8, [pc, #684]!	; 80037f0 <FLASH_ReadOutProtection+0x10>
 8003540:	1ffff800 	svcne	0x00fff800

08003544 <FLASH_ProgramWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	6039      	str	r1, [r7, #0]
  FLASH_Status status = FLASH_COMPLETE;
 800354e:	f04f 0304 	mov.w	r3, #4
 8003552:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t tmp = 0;
 8003554:	f04f 0300 	mov.w	r3, #0
 8003558:	60bb      	str	r3, [r7, #8]
      }
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800355a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800355e:	f000 fb03 	bl	8003b68 <FLASH_WaitForLastOperation>
 8003562:	4603      	mov	r3, r0
 8003564:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 8003566:	7bfb      	ldrb	r3, [r7, #15]
 8003568:	2b04      	cmp	r3, #4
 800356a:	d131      	bne.n	80035d0 <FLASH_ProgramWord+0x8c>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 800356c:	4b1b      	ldr	r3, [pc, #108]	; (80035dc <FLASH_ProgramWord+0x98>)
 800356e:	4a1b      	ldr	r2, [pc, #108]	; (80035dc <FLASH_ProgramWord+0x98>)
 8003570:	6912      	ldr	r2, [r2, #16]
 8003572:	f042 0201 	orr.w	r2, r2, #1
 8003576:	611a      	str	r2, [r3, #16]
  
    *(__IO uint16_t*)Address = (uint16_t)Data;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	683a      	ldr	r2, [r7, #0]
 800357c:	b292      	uxth	r2, r2
 800357e:	801a      	strh	r2, [r3, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003580:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003584:	f000 faf0 	bl	8003b68 <FLASH_WaitForLastOperation>
 8003588:	4603      	mov	r3, r0
 800358a:	73fb      	strb	r3, [r7, #15]
 
    if(status == FLASH_COMPLETE)
 800358c:	7bfb      	ldrb	r3, [r7, #15]
 800358e:	2b04      	cmp	r3, #4
 8003590:	d117      	bne.n	80035c2 <FLASH_ProgramWord+0x7e>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      tmp = Address + 2;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f103 0302 	add.w	r3, r3, #2
 8003598:	60bb      	str	r3, [r7, #8]

      *(__IO uint16_t*) tmp = Data >> 16;
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	683a      	ldr	r2, [r7, #0]
 800359e:	ea4f 4212 	mov.w	r2, r2, lsr #16
 80035a2:	b292      	uxth	r2, r2
 80035a4:	801a      	strh	r2, [r3, #0]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80035a6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80035aa:	f000 fadd 	bl	8003b68 <FLASH_WaitForLastOperation>
 80035ae:	4603      	mov	r3, r0
 80035b0:	73fb      	strb	r3, [r7, #15]
        
      /* Disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 80035b2:	4a0a      	ldr	r2, [pc, #40]	; (80035dc <FLASH_ProgramWord+0x98>)
 80035b4:	4b09      	ldr	r3, [pc, #36]	; (80035dc <FLASH_ProgramWord+0x98>)
 80035b6:	6919      	ldr	r1, [r3, #16]
 80035b8:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 80035bc:	400b      	ands	r3, r1
 80035be:	6113      	str	r3, [r2, #16]
 80035c0:	e006      	b.n	80035d0 <FLASH_ProgramWord+0x8c>
    }
    else
    {
      /* Disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 80035c2:	4a06      	ldr	r2, [pc, #24]	; (80035dc <FLASH_ProgramWord+0x98>)
 80035c4:	4b05      	ldr	r3, [pc, #20]	; (80035dc <FLASH_ProgramWord+0x98>)
 80035c6:	6919      	ldr	r1, [r3, #16]
 80035c8:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 80035cc:	400b      	ands	r3, r1
 80035ce:	6113      	str	r3, [r2, #16]
    }
  }         
#endif /* STM32F10X_XL */
   
  /* Return the Program Status */
  return status;
 80035d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	f107 0710 	add.w	r7, r7, #16
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	40022000 	andmi	r2, r2, r0

080035e0 <FLASH_ProgramHalfWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b084      	sub	sp, #16
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
 80035e8:	460b      	mov	r3, r1
 80035ea:	807b      	strh	r3, [r7, #2]
  FLASH_Status status = FLASH_COMPLETE;
 80035ec:	f04f 0304 	mov.w	r3, #4
 80035f0:	73fb      	strb	r3, [r7, #15]
      FLASH->CR2 &= CR_PG_Reset;
    }
  }
#else
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80035f2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80035f6:	f000 fab7 	bl	8003b68 <FLASH_WaitForLastOperation>
 80035fa:	4603      	mov	r3, r0
 80035fc:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 80035fe:	7bfb      	ldrb	r3, [r7, #15]
 8003600:	2b04      	cmp	r3, #4
 8003602:	d115      	bne.n	8003630 <FLASH_ProgramHalfWord+0x50>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8003604:	4b0d      	ldr	r3, [pc, #52]	; (800363c <FLASH_ProgramHalfWord+0x5c>)
 8003606:	4a0d      	ldr	r2, [pc, #52]	; (800363c <FLASH_ProgramHalfWord+0x5c>)
 8003608:	6912      	ldr	r2, [r2, #16]
 800360a:	f042 0201 	orr.w	r2, r2, #1
 800360e:	611a      	str	r2, [r3, #16]
  
    *(__IO uint16_t*)Address = Data;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	887a      	ldrh	r2, [r7, #2]
 8003614:	801a      	strh	r2, [r3, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003616:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800361a:	f000 faa5 	bl	8003b68 <FLASH_WaitForLastOperation>
 800361e:	4603      	mov	r3, r0
 8003620:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the PG Bit */
    FLASH->CR &= CR_PG_Reset;
 8003622:	4a06      	ldr	r2, [pc, #24]	; (800363c <FLASH_ProgramHalfWord+0x5c>)
 8003624:	4b05      	ldr	r3, [pc, #20]	; (800363c <FLASH_ProgramHalfWord+0x5c>)
 8003626:	6919      	ldr	r1, [r3, #16]
 8003628:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 800362c:	400b      	ands	r3, r1
 800362e:	6113      	str	r3, [r2, #16]
  } 
#endif  /* STM32F10X_XL */
  
  /* Return the Program Status */
  return status;
 8003630:	7bfb      	ldrb	r3, [r7, #15]
}
 8003632:	4618      	mov	r0, r3
 8003634:	f107 0710 	add.w	r7, r7, #16
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}
 800363c:	40022000 	andmi	r2, r2, r0

08003640 <FLASH_ProgramOptionByteData>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT. 
  */
FLASH_Status FLASH_ProgramOptionByteData(uint32_t Address, uint8_t Data)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	460b      	mov	r3, r1
 800364a:	70fb      	strb	r3, [r7, #3]
  FLASH_Status status = FLASH_COMPLETE;
 800364c:	f04f 0304 	mov.w	r3, #4
 8003650:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003652:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003656:	f000 fa87 	bl	8003b68 <FLASH_WaitForLastOperation>
 800365a:	4603      	mov	r3, r0
 800365c:	73fb      	strb	r3, [r7, #15]

  if(status == FLASH_COMPLETE)
 800365e:	7bfb      	ldrb	r3, [r7, #15]
 8003660:	2b04      	cmp	r3, #4
 8003662:	d11f      	bne.n	80036a4 <FLASH_ProgramOptionByteData+0x64>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003664:	4b12      	ldr	r3, [pc, #72]	; (80036b0 <FLASH_ProgramOptionByteData+0x70>)
 8003666:	4a13      	ldr	r2, [pc, #76]	; (80036b4 <FLASH_ProgramOptionByteData+0x74>)
 8003668:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 800366a:	4b11      	ldr	r3, [pc, #68]	; (80036b0 <FLASH_ProgramOptionByteData+0x70>)
 800366c:	4a12      	ldr	r2, [pc, #72]	; (80036b8 <FLASH_ProgramOptionByteData+0x78>)
 800366e:	609a      	str	r2, [r3, #8]
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8003670:	4b0f      	ldr	r3, [pc, #60]	; (80036b0 <FLASH_ProgramOptionByteData+0x70>)
 8003672:	4a0f      	ldr	r2, [pc, #60]	; (80036b0 <FLASH_ProgramOptionByteData+0x70>)
 8003674:	6912      	ldr	r2, [r2, #16]
 8003676:	f042 0210 	orr.w	r2, r2, #16
 800367a:	611a      	str	r2, [r3, #16]
    *(__IO uint16_t*)Address = Data;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	78fa      	ldrb	r2, [r7, #3]
 8003680:	b292      	uxth	r2, r2
 8003682:	801a      	strh	r2, [r3, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003684:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003688:	f000 fa6e 	bl	8003b68 <FLASH_WaitForLastOperation>
 800368c:	4603      	mov	r3, r0
 800368e:	73fb      	strb	r3, [r7, #15]
    if(status != FLASH_TIMEOUT)
 8003690:	7bfb      	ldrb	r3, [r7, #15]
 8003692:	2b05      	cmp	r3, #5
 8003694:	d006      	beq.n	80036a4 <FLASH_ProgramOptionByteData+0x64>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8003696:	4a06      	ldr	r2, [pc, #24]	; (80036b0 <FLASH_ProgramOptionByteData+0x70>)
 8003698:	4b05      	ldr	r3, [pc, #20]	; (80036b0 <FLASH_ProgramOptionByteData+0x70>)
 800369a:	6919      	ldr	r1, [r3, #16]
 800369c:	f641 73ef 	movw	r3, #8175	; 0x1fef
 80036a0:	400b      	ands	r3, r1
 80036a2:	6113      	str	r3, [r2, #16]
    }
  }
  /* Return the Option Byte Data Program Status */
  return status;
 80036a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80036a6:	4618      	mov	r0, r3
 80036a8:	f107 0710 	add.w	r7, r7, #16
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	40022000 	andmi	r2, r2, r0
 80036b4:	45670123 	strbmi	r0, [r7, #-291]!	; 0xfffffedd
 80036b8:	cdef89ab 	stclgt	9, cr8, [pc, #684]!	; 800396c <FLASH_GetWriteProtectionOptionByte>

080036bc <FLASH_EnableWriteProtection>:
  *     @arg FLASH_WRProt_AllPages
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_EnableWriteProtection(uint32_t FLASH_Pages)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b086      	sub	sp, #24
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  uint16_t WRP0_Data = 0xFFFF, WRP1_Data = 0xFFFF, WRP2_Data = 0xFFFF, WRP3_Data = 0xFFFF;
 80036c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036c8:	82bb      	strh	r3, [r7, #20]
 80036ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036ce:	827b      	strh	r3, [r7, #18]
 80036d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036d4:	823b      	strh	r3, [r7, #16]
 80036d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036da:	81fb      	strh	r3, [r7, #14]
  
  FLASH_Status status = FLASH_COMPLETE;
 80036dc:	f04f 0304 	mov.w	r3, #4
 80036e0:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (uint32_t)(~FLASH_Pages);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	ea6f 0303 	mvn.w	r3, r3
 80036e8:	607b      	str	r3, [r7, #4]
  WRP0_Data = (uint16_t)(FLASH_Pages & WRP0_Mask);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	82bb      	strh	r3, [r7, #20]
  WRP1_Data = (uint16_t)((FLASH_Pages & WRP1_Mask) >> 8);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80036f8:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80036fc:	827b      	strh	r3, [r7, #18]
  WRP2_Data = (uint16_t)((FLASH_Pages & WRP2_Mask) >> 16);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003704:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8003708:	823b      	strh	r3, [r7, #16]
  WRP3_Data = (uint16_t)((FLASH_Pages & WRP3_Mask) >> 24);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8003710:	81fb      	strh	r3, [r7, #14]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003712:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003716:	f000 fa27 	bl	8003b68 <FLASH_WaitForLastOperation>
 800371a:	4603      	mov	r3, r0
 800371c:	75fb      	strb	r3, [r7, #23]
  
  if(status == FLASH_COMPLETE)
 800371e:	7dfb      	ldrb	r3, [r7, #23]
 8003720:	2b04      	cmp	r3, #4
 8003722:	d14e      	bne.n	80037c2 <FLASH_EnableWriteProtection+0x106>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003724:	4b2a      	ldr	r3, [pc, #168]	; (80037d0 <FLASH_EnableWriteProtection+0x114>)
 8003726:	4a2b      	ldr	r2, [pc, #172]	; (80037d4 <FLASH_EnableWriteProtection+0x118>)
 8003728:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 800372a:	4b29      	ldr	r3, [pc, #164]	; (80037d0 <FLASH_EnableWriteProtection+0x114>)
 800372c:	4a2a      	ldr	r2, [pc, #168]	; (80037d8 <FLASH_EnableWriteProtection+0x11c>)
 800372e:	609a      	str	r2, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8003730:	4b27      	ldr	r3, [pc, #156]	; (80037d0 <FLASH_EnableWriteProtection+0x114>)
 8003732:	4a27      	ldr	r2, [pc, #156]	; (80037d0 <FLASH_EnableWriteProtection+0x114>)
 8003734:	6912      	ldr	r2, [r2, #16]
 8003736:	f042 0210 	orr.w	r2, r2, #16
 800373a:	611a      	str	r2, [r3, #16]
    if(WRP0_Data != 0xFF)
 800373c:	8abb      	ldrh	r3, [r7, #20]
 800373e:	2bff      	cmp	r3, #255	; 0xff
 8003740:	d008      	beq.n	8003754 <FLASH_EnableWriteProtection+0x98>
    {
      OB->WRP0 = WRP0_Data;
 8003742:	4b26      	ldr	r3, [pc, #152]	; (80037dc <FLASH_EnableWriteProtection+0x120>)
 8003744:	8aba      	ldrh	r2, [r7, #20]
 8003746:	811a      	strh	r2, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003748:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800374c:	f000 fa0c 	bl	8003b68 <FLASH_WaitForLastOperation>
 8003750:	4603      	mov	r3, r0
 8003752:	75fb      	strb	r3, [r7, #23]
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8003754:	7dfb      	ldrb	r3, [r7, #23]
 8003756:	2b04      	cmp	r3, #4
 8003758:	d10b      	bne.n	8003772 <FLASH_EnableWriteProtection+0xb6>
 800375a:	8a7b      	ldrh	r3, [r7, #18]
 800375c:	2bff      	cmp	r3, #255	; 0xff
 800375e:	d008      	beq.n	8003772 <FLASH_EnableWriteProtection+0xb6>
    {
      OB->WRP1 = WRP1_Data;
 8003760:	4b1e      	ldr	r3, [pc, #120]	; (80037dc <FLASH_EnableWriteProtection+0x120>)
 8003762:	8a7a      	ldrh	r2, [r7, #18]
 8003764:	815a      	strh	r2, [r3, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003766:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800376a:	f000 f9fd 	bl	8003b68 <FLASH_WaitForLastOperation>
 800376e:	4603      	mov	r3, r0
 8003770:	75fb      	strb	r3, [r7, #23]
    }
    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8003772:	7dfb      	ldrb	r3, [r7, #23]
 8003774:	2b04      	cmp	r3, #4
 8003776:	d10b      	bne.n	8003790 <FLASH_EnableWriteProtection+0xd4>
 8003778:	8a3b      	ldrh	r3, [r7, #16]
 800377a:	2bff      	cmp	r3, #255	; 0xff
 800377c:	d008      	beq.n	8003790 <FLASH_EnableWriteProtection+0xd4>
    {
      OB->WRP2 = WRP2_Data;
 800377e:	4b17      	ldr	r3, [pc, #92]	; (80037dc <FLASH_EnableWriteProtection+0x120>)
 8003780:	8a3a      	ldrh	r2, [r7, #16]
 8003782:	819a      	strh	r2, [r3, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003784:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003788:	f000 f9ee 	bl	8003b68 <FLASH_WaitForLastOperation>
 800378c:	4603      	mov	r3, r0
 800378e:	75fb      	strb	r3, [r7, #23]
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8003790:	7dfb      	ldrb	r3, [r7, #23]
 8003792:	2b04      	cmp	r3, #4
 8003794:	d10b      	bne.n	80037ae <FLASH_EnableWriteProtection+0xf2>
 8003796:	89fb      	ldrh	r3, [r7, #14]
 8003798:	2bff      	cmp	r3, #255	; 0xff
 800379a:	d008      	beq.n	80037ae <FLASH_EnableWriteProtection+0xf2>
    {
      OB->WRP3 = WRP3_Data;
 800379c:	4b0f      	ldr	r3, [pc, #60]	; (80037dc <FLASH_EnableWriteProtection+0x120>)
 800379e:	89fa      	ldrh	r2, [r7, #14]
 80037a0:	81da      	strh	r2, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80037a2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80037a6:	f000 f9df 	bl	8003b68 <FLASH_WaitForLastOperation>
 80037aa:	4603      	mov	r3, r0
 80037ac:	75fb      	strb	r3, [r7, #23]
    }
          
    if(status != FLASH_TIMEOUT)
 80037ae:	7dfb      	ldrb	r3, [r7, #23]
 80037b0:	2b05      	cmp	r3, #5
 80037b2:	d006      	beq.n	80037c2 <FLASH_EnableWriteProtection+0x106>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 80037b4:	4a06      	ldr	r2, [pc, #24]	; (80037d0 <FLASH_EnableWriteProtection+0x114>)
 80037b6:	4b06      	ldr	r3, [pc, #24]	; (80037d0 <FLASH_EnableWriteProtection+0x114>)
 80037b8:	6919      	ldr	r1, [r3, #16]
 80037ba:	f641 73ef 	movw	r3, #8175	; 0x1fef
 80037be:	400b      	ands	r3, r1
 80037c0:	6113      	str	r3, [r2, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
 80037c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	f107 0718 	add.w	r7, r7, #24
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	40022000 	andmi	r2, r2, r0
 80037d4:	45670123 	strbmi	r0, [r7, #-291]!	; 0xfffffedd
 80037d8:	cdef89ab 	stclgt	9, cr8, [pc, #684]!	; 8003a8c <FLASH_ClearFlag>
 80037dc:	1ffff800 	svcne	0x00fff800

080037e0 <FLASH_ReadOutProtection>:
  *   This parameter can be: ENABLE or DISABLE.
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b084      	sub	sp, #16
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	4603      	mov	r3, r0
 80037e8:	71fb      	strb	r3, [r7, #7]
  FLASH_Status status = FLASH_COMPLETE;
 80037ea:	f04f 0304 	mov.w	r3, #4
 80037ee:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80037f0:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 80037f4:	f000 f9b8 	bl	8003b68 <FLASH_WaitForLastOperation>
 80037f8:	4603      	mov	r3, r0
 80037fa:	73fb      	strb	r3, [r7, #15]
  if(status == FLASH_COMPLETE)
 80037fc:	7bfb      	ldrb	r3, [r7, #15]
 80037fe:	2b04      	cmp	r3, #4
 8003800:	d14e      	bne.n	80038a0 <FLASH_ReadOutProtection+0xc0>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003802:	4b2a      	ldr	r3, [pc, #168]	; (80038ac <FLASH_ReadOutProtection+0xcc>)
 8003804:	4a2a      	ldr	r2, [pc, #168]	; (80038b0 <FLASH_ReadOutProtection+0xd0>)
 8003806:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8003808:	4b28      	ldr	r3, [pc, #160]	; (80038ac <FLASH_ReadOutProtection+0xcc>)
 800380a:	4a2a      	ldr	r2, [pc, #168]	; (80038b4 <FLASH_ReadOutProtection+0xd4>)
 800380c:	609a      	str	r2, [r3, #8]
    FLASH->CR |= CR_OPTER_Set;
 800380e:	4b27      	ldr	r3, [pc, #156]	; (80038ac <FLASH_ReadOutProtection+0xcc>)
 8003810:	4a26      	ldr	r2, [pc, #152]	; (80038ac <FLASH_ReadOutProtection+0xcc>)
 8003812:	6912      	ldr	r2, [r2, #16]
 8003814:	f042 0220 	orr.w	r2, r2, #32
 8003818:	611a      	str	r2, [r3, #16]
    FLASH->CR |= CR_STRT_Set;
 800381a:	4b24      	ldr	r3, [pc, #144]	; (80038ac <FLASH_ReadOutProtection+0xcc>)
 800381c:	4a23      	ldr	r2, [pc, #140]	; (80038ac <FLASH_ReadOutProtection+0xcc>)
 800381e:	6912      	ldr	r2, [r2, #16]
 8003820:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003824:	611a      	str	r2, [r3, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003826:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 800382a:	f000 f99d 	bl	8003b68 <FLASH_WaitForLastOperation>
 800382e:	4603      	mov	r3, r0
 8003830:	73fb      	strb	r3, [r7, #15]
    if(status == FLASH_COMPLETE)
 8003832:	7bfb      	ldrb	r3, [r7, #15]
 8003834:	2b04      	cmp	r3, #4
 8003836:	d129      	bne.n	800388c <FLASH_ReadOutProtection+0xac>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8003838:	4a1c      	ldr	r2, [pc, #112]	; (80038ac <FLASH_ReadOutProtection+0xcc>)
 800383a:	4b1c      	ldr	r3, [pc, #112]	; (80038ac <FLASH_ReadOutProtection+0xcc>)
 800383c:	6919      	ldr	r1, [r3, #16]
 800383e:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8003842:	400b      	ands	r3, r1
 8003844:	6113      	str	r3, [r2, #16]
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8003846:	4b19      	ldr	r3, [pc, #100]	; (80038ac <FLASH_ReadOutProtection+0xcc>)
 8003848:	4a18      	ldr	r2, [pc, #96]	; (80038ac <FLASH_ReadOutProtection+0xcc>)
 800384a:	6912      	ldr	r2, [r2, #16]
 800384c:	f042 0210 	orr.w	r2, r2, #16
 8003850:	611a      	str	r2, [r3, #16]
      if(NewState != DISABLE)
 8003852:	79fb      	ldrb	r3, [r7, #7]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d004      	beq.n	8003862 <FLASH_ReadOutProtection+0x82>
      {
        OB->RDP = 0x00;
 8003858:	4b17      	ldr	r3, [pc, #92]	; (80038b8 <FLASH_ReadOutProtection+0xd8>)
 800385a:	f04f 0200 	mov.w	r2, #0
 800385e:	801a      	strh	r2, [r3, #0]
 8003860:	e003      	b.n	800386a <FLASH_ReadOutProtection+0x8a>
      }
      else
      {
        OB->RDP = RDP_Key;  
 8003862:	4b15      	ldr	r3, [pc, #84]	; (80038b8 <FLASH_ReadOutProtection+0xd8>)
 8003864:	f04f 02a5 	mov.w	r2, #165	; 0xa5
 8003868:	801a      	strh	r2, [r3, #0]
      }
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 800386a:	f44f 2030 	mov.w	r0, #720896	; 0xb0000
 800386e:	f000 f97b 	bl	8003b68 <FLASH_WaitForLastOperation>
 8003872:	4603      	mov	r3, r0
 8003874:	73fb      	strb	r3, [r7, #15]
    
      if(status != FLASH_TIMEOUT)
 8003876:	7bfb      	ldrb	r3, [r7, #15]
 8003878:	2b05      	cmp	r3, #5
 800387a:	d011      	beq.n	80038a0 <FLASH_ReadOutProtection+0xc0>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 800387c:	4a0b      	ldr	r2, [pc, #44]	; (80038ac <FLASH_ReadOutProtection+0xcc>)
 800387e:	4b0b      	ldr	r3, [pc, #44]	; (80038ac <FLASH_ReadOutProtection+0xcc>)
 8003880:	6919      	ldr	r1, [r3, #16]
 8003882:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8003886:	400b      	ands	r3, r1
 8003888:	6113      	str	r3, [r2, #16]
 800388a:	e009      	b.n	80038a0 <FLASH_ReadOutProtection+0xc0>
      }
    }
    else 
    {
      if(status != FLASH_TIMEOUT)
 800388c:	7bfb      	ldrb	r3, [r7, #15]
 800388e:	2b05      	cmp	r3, #5
 8003890:	d006      	beq.n	80038a0 <FLASH_ReadOutProtection+0xc0>
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 8003892:	4a06      	ldr	r2, [pc, #24]	; (80038ac <FLASH_ReadOutProtection+0xcc>)
 8003894:	4b05      	ldr	r3, [pc, #20]	; (80038ac <FLASH_ReadOutProtection+0xcc>)
 8003896:	6919      	ldr	r1, [r3, #16]
 8003898:	f641 73df 	movw	r3, #8159	; 0x1fdf
 800389c:	400b      	ands	r3, r1
 800389e:	6113      	str	r3, [r2, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;       
 80038a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	f107 0710 	add.w	r7, r7, #16
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}
 80038ac:	40022000 	andmi	r2, r2, r0
 80038b0:	45670123 	strbmi	r0, [r7, #-291]!	; 0xfffffedd
 80038b4:	cdef89ab 	stclgt	9, cr8, [pc, #684]!	; 8003b68 <FLASH_WaitForLastOperation>
 80038b8:	1ffff800 	svcne	0x00fff800

080038bc <FLASH_UserOptionByteConfig>:
  *     @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG, 
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_UserOptionByteConfig(uint16_t OB_IWDG, uint16_t OB_STOP, uint16_t OB_STDBY)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	4613      	mov	r3, r2
 80038c4:	4602      	mov	r2, r0
 80038c6:	80fa      	strh	r2, [r7, #6]
 80038c8:	460a      	mov	r2, r1
 80038ca:	80ba      	strh	r2, [r7, #4]
 80038cc:	807b      	strh	r3, [r7, #2]
  FLASH_Status status = FLASH_COMPLETE; 
 80038ce:	f04f 0304 	mov.w	r3, #4
 80038d2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 80038d4:	4b1b      	ldr	r3, [pc, #108]	; (8003944 <FLASH_UserOptionByteConfig+0x88>)
 80038d6:	4a1c      	ldr	r2, [pc, #112]	; (8003948 <FLASH_UserOptionByteConfig+0x8c>)
 80038d8:	609a      	str	r2, [r3, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 80038da:	4b1a      	ldr	r3, [pc, #104]	; (8003944 <FLASH_UserOptionByteConfig+0x88>)
 80038dc:	4a1b      	ldr	r2, [pc, #108]	; (800394c <FLASH_UserOptionByteConfig+0x90>)
 80038de:	609a      	str	r2, [r3, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80038e0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80038e4:	f000 f940 	bl	8003b68 <FLASH_WaitForLastOperation>
 80038e8:	4603      	mov	r3, r0
 80038ea:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE)
 80038ec:	7bfb      	ldrb	r3, [r7, #15]
 80038ee:	2b04      	cmp	r3, #4
 80038f0:	d121      	bne.n	8003936 <FLASH_UserOptionByteConfig+0x7a>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 80038f2:	4b14      	ldr	r3, [pc, #80]	; (8003944 <FLASH_UserOptionByteConfig+0x88>)
 80038f4:	4a13      	ldr	r2, [pc, #76]	; (8003944 <FLASH_UserOptionByteConfig+0x88>)
 80038f6:	6912      	ldr	r2, [r2, #16]
 80038f8:	f042 0210 	orr.w	r2, r2, #16
 80038fc:	611a      	str	r2, [r3, #16]
           
    OB->USER = OB_IWDG | (uint16_t)(OB_STOP | (uint16_t)(OB_STDBY | ((uint16_t)0xF8))); 
 80038fe:	4b14      	ldr	r3, [pc, #80]	; (8003950 <FLASH_UserOptionByteConfig+0x94>)
 8003900:	8879      	ldrh	r1, [r7, #2]
 8003902:	88ba      	ldrh	r2, [r7, #4]
 8003904:	430a      	orrs	r2, r1
 8003906:	b291      	uxth	r1, r2
 8003908:	88fa      	ldrh	r2, [r7, #6]
 800390a:	430a      	orrs	r2, r1
 800390c:	b292      	uxth	r2, r2
 800390e:	f042 02f8 	orr.w	r2, r2, #248	; 0xf8
 8003912:	b292      	uxth	r2, r2
 8003914:	805a      	strh	r2, [r3, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003916:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800391a:	f000 f925 	bl	8003b68 <FLASH_WaitForLastOperation>
 800391e:	4603      	mov	r3, r0
 8003920:	73fb      	strb	r3, [r7, #15]
    if(status != FLASH_TIMEOUT)
 8003922:	7bfb      	ldrb	r3, [r7, #15]
 8003924:	2b05      	cmp	r3, #5
 8003926:	d006      	beq.n	8003936 <FLASH_UserOptionByteConfig+0x7a>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8003928:	4a06      	ldr	r2, [pc, #24]	; (8003944 <FLASH_UserOptionByteConfig+0x88>)
 800392a:	4b06      	ldr	r3, [pc, #24]	; (8003944 <FLASH_UserOptionByteConfig+0x88>)
 800392c:	6919      	ldr	r1, [r3, #16]
 800392e:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8003932:	400b      	ands	r3, r1
 8003934:	6113      	str	r3, [r2, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
 8003936:	7bfb      	ldrb	r3, [r7, #15]
}
 8003938:	4618      	mov	r0, r3
 800393a:	f107 0710 	add.w	r7, r7, #16
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop
 8003944:	40022000 	andmi	r2, r2, r0
 8003948:	45670123 	strbmi	r0, [r7, #-291]!	; 0xfffffedd
 800394c:	cdef89ab 	stclgt	9, cr8, [pc, #684]!	; 8003c00 <FSMC_NORSRAMDeInit>
 8003950:	1ffff800 	svcne	0x00fff800

08003954 <FLASH_GetUserOptionByte>:
  * @param  None
  * @retval The FLASH User Option Bytes values:IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
uint32_t FLASH_GetUserOptionByte(void)
{
 8003954:	b480      	push	{r7}
 8003956:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return (uint32_t)(FLASH->OBR >> 2);
 8003958:	4b03      	ldr	r3, [pc, #12]	; (8003968 <FLASH_GetUserOptionByte+0x14>)
 800395a:	69db      	ldr	r3, [r3, #28]
 800395c:	ea4f 0393 	mov.w	r3, r3, lsr #2
}
 8003960:	4618      	mov	r0, r3
 8003962:	46bd      	mov	sp, r7
 8003964:	bc80      	pop	{r7}
 8003966:	4770      	bx	lr
 8003968:	40022000 	andmi	r2, r2, r0

0800396c <FLASH_GetWriteProtectionOptionByte>:
  * @note   This function can be used for all STM32F10x devices.
  * @param  None
  * @retval The FLASH Write Protection  Option Bytes Register value
  */
uint32_t FLASH_GetWriteProtectionOptionByte(void)
{
 800396c:	b480      	push	{r7}
 800396e:	af00      	add	r7, sp, #0
  /* Return the Flash write protection Register value */
  return (uint32_t)(FLASH->WRPR);
 8003970:	4b02      	ldr	r3, [pc, #8]	; (800397c <FLASH_GetWriteProtectionOptionByte+0x10>)
 8003972:	6a1b      	ldr	r3, [r3, #32]
}
 8003974:	4618      	mov	r0, r3
 8003976:	46bd      	mov	sp, r7
 8003978:	bc80      	pop	{r7}
 800397a:	4770      	bx	lr
 800397c:	40022000 	andmi	r2, r2, r0

08003980 <FLASH_GetReadOutProtectionStatus>:
  * @note   This function can be used for all STM32F10x devices.
  * @param  None
  * @retval FLASH ReadOut Protection Status(SET or RESET)
  */
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
  FlagStatus readoutstatus = RESET;
 8003986:	f04f 0300 	mov.w	r3, #0
 800398a:	71fb      	strb	r3, [r7, #7]
  if ((FLASH->OBR & RDPRT_Mask) != (uint32_t)RESET)
 800398c:	4b09      	ldr	r3, [pc, #36]	; (80039b4 <FLASH_GetReadOutProtectionStatus+0x34>)
 800398e:	69db      	ldr	r3, [r3, #28]
 8003990:	f003 0302 	and.w	r3, r3, #2
 8003994:	2b00      	cmp	r3, #0
 8003996:	d003      	beq.n	80039a0 <FLASH_GetReadOutProtectionStatus+0x20>
  {
    readoutstatus = SET;
 8003998:	f04f 0301 	mov.w	r3, #1
 800399c:	71fb      	strb	r3, [r7, #7]
 800399e:	e002      	b.n	80039a6 <FLASH_GetReadOutProtectionStatus+0x26>
  }
  else
  {
    readoutstatus = RESET;
 80039a0:	f04f 0300 	mov.w	r3, #0
 80039a4:	71fb      	strb	r3, [r7, #7]
  }
  return readoutstatus;
 80039a6:	79fb      	ldrb	r3, [r7, #7]
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	f107 070c 	add.w	r7, r7, #12
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bc80      	pop	{r7}
 80039b2:	4770      	bx	lr
 80039b4:	40022000 	andmi	r2, r2, r0

080039b8 <FLASH_GetPrefetchBufferStatus>:
  * @note   This function can be used for all STM32F10x devices.
  * @param  None
  * @retval FLASH Prefetch Buffer Status (SET or RESET).
  */
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
  FlagStatus bitstatus = RESET;
 80039be:	f04f 0300 	mov.w	r3, #0
 80039c2:	71fb      	strb	r3, [r7, #7]
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (uint32_t)RESET)
 80039c4:	4b09      	ldr	r3, [pc, #36]	; (80039ec <FLASH_GetPrefetchBufferStatus+0x34>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0320 	and.w	r3, r3, #32
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d003      	beq.n	80039d8 <FLASH_GetPrefetchBufferStatus+0x20>
  {
    bitstatus = SET;
 80039d0:	f04f 0301 	mov.w	r3, #1
 80039d4:	71fb      	strb	r3, [r7, #7]
 80039d6:	e002      	b.n	80039de <FLASH_GetPrefetchBufferStatus+0x26>
  }
  else
  {
    bitstatus = RESET;
 80039d8:	f04f 0300 	mov.w	r3, #0
 80039dc:	71fb      	strb	r3, [r7, #7]
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
 80039de:	79fb      	ldrb	r3, [r7, #7]
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	f107 070c 	add.w	r7, r7, #12
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bc80      	pop	{r7}
 80039ea:	4770      	bx	lr
 80039ec:	40022000 	andmi	r2, r2, r0

080039f0 <FLASH_ITConfig>:
  * @param  NewState: new state of the specified Flash interrupts.
  *   This parameter can be: ENABLE or DISABLE.      
  * @retval None 
  */
void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState)
{
 80039f0:	b480      	push	{r7}
 80039f2:	b083      	sub	sp, #12
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	460b      	mov	r3, r1
 80039fa:	70fb      	strb	r3, [r7, #3]
#else
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 80039fc:	78fb      	ldrb	r3, [r7, #3]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d006      	beq.n	8003a10 <FLASH_ITConfig+0x20>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8003a02:	4b0a      	ldr	r3, [pc, #40]	; (8003a2c <FLASH_ITConfig+0x3c>)
 8003a04:	4a09      	ldr	r2, [pc, #36]	; (8003a2c <FLASH_ITConfig+0x3c>)
 8003a06:	6911      	ldr	r1, [r2, #16]
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	430a      	orrs	r2, r1
 8003a0c:	611a      	str	r2, [r3, #16]
 8003a0e:	e007      	b.n	8003a20 <FLASH_ITConfig+0x30>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(uint32_t)FLASH_IT;
 8003a10:	4b06      	ldr	r3, [pc, #24]	; (8003a2c <FLASH_ITConfig+0x3c>)
 8003a12:	4a06      	ldr	r2, [pc, #24]	; (8003a2c <FLASH_ITConfig+0x3c>)
 8003a14:	6911      	ldr	r1, [r2, #16]
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	ea6f 0202 	mvn.w	r2, r2
 8003a1c:	400a      	ands	r2, r1
 8003a1e:	611a      	str	r2, [r3, #16]
  }
#endif /* STM32F10X_XL */
}
 8003a20:	f107 070c 	add.w	r7, r7, #12
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bc80      	pop	{r7}
 8003a28:	4770      	bx	lr
 8003a2a:	bf00      	nop
 8003a2c:	40022000 	andmi	r2, r2, r0

08003a30 <FLASH_GetFlagStatus>:
  *     @arg FLASH_FLAG_EOP: FLASH End of Operation flag           
  *     @arg FLASH_FLAG_OPTERR:  FLASH Option Byte error flag     
  * @retval The new state of FLASH_FLAG (SET or RESET).
  */
FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b085      	sub	sp, #20
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8003a38:	f04f 0300 	mov.w	r3, #0
 8003a3c:	73fb      	strb	r3, [r7, #15]
    }
  }
#else
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;
  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d10d      	bne.n	8003a60 <FLASH_GetFlagStatus+0x30>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (uint32_t)RESET)
 8003a44:	4b10      	ldr	r3, [pc, #64]	; (8003a88 <FLASH_GetFlagStatus+0x58>)
 8003a46:	69db      	ldr	r3, [r3, #28]
 8003a48:	f003 0301 	and.w	r3, r3, #1
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d003      	beq.n	8003a58 <FLASH_GetFlagStatus+0x28>
    {
      bitstatus = SET;
 8003a50:	f04f 0301 	mov.w	r3, #1
 8003a54:	73fb      	strb	r3, [r7, #15]
 8003a56:	e010      	b.n	8003a7a <FLASH_GetFlagStatus+0x4a>
    }
    else
    {
      bitstatus = RESET;
 8003a58:	f04f 0300 	mov.w	r3, #0
 8003a5c:	73fb      	strb	r3, [r7, #15]
 8003a5e:	e00c      	b.n	8003a7a <FLASH_GetFlagStatus+0x4a>
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (uint32_t)RESET)
 8003a60:	4b09      	ldr	r3, [pc, #36]	; (8003a88 <FLASH_GetFlagStatus+0x58>)
 8003a62:	68da      	ldr	r2, [r3, #12]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	4013      	ands	r3, r2
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d003      	beq.n	8003a74 <FLASH_GetFlagStatus+0x44>
    {
      bitstatus = SET;
 8003a6c:	f04f 0301 	mov.w	r3, #1
 8003a70:	73fb      	strb	r3, [r7, #15]
 8003a72:	e002      	b.n	8003a7a <FLASH_GetFlagStatus+0x4a>
    }
    else
    {
      bitstatus = RESET;
 8003a74:	f04f 0300 	mov.w	r3, #0
 8003a78:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* STM32F10X_XL */

  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
 8003a7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f107 0714 	add.w	r7, r7, #20
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bc80      	pop	{r7}
 8003a86:	4770      	bx	lr
 8003a88:	40022000 	andmi	r2, r2, r0

08003a8c <FLASH_ClearFlag>:
  *     @arg FLASH_FLAG_WRPRTERR: FLASH Write protected error flag      
  *     @arg FLASH_FLAG_EOP: FLASH End of Operation flag           
  * @retval None
  */
void FLASH_ClearFlag(uint32_t FLASH_FLAG)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
#else
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8003a94:	4b03      	ldr	r3, [pc, #12]	; (8003aa4 <FLASH_ClearFlag+0x18>)
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	60da      	str	r2, [r3, #12]
#endif /* STM32F10X_XL */
}
 8003a9a:	f107 070c 	add.w	r7, r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bc80      	pop	{r7}
 8003aa2:	4770      	bx	lr
 8003aa4:	40022000 	andmi	r2, r2, r0

08003aa8 <FLASH_GetStatus>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP or FLASH_COMPLETE
  */
FLASH_Status FLASH_GetStatus(void)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
  FLASH_Status flashstatus = FLASH_COMPLETE;
 8003aae:	f04f 0304 	mov.w	r3, #4
 8003ab2:	71fb      	strb	r3, [r7, #7]
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8003ab4:	4b13      	ldr	r3, [pc, #76]	; (8003b04 <FLASH_GetStatus+0x5c>)
 8003ab6:	68db      	ldr	r3, [r3, #12]
 8003ab8:	f003 0301 	and.w	r3, r3, #1
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d003      	beq.n	8003ac8 <FLASH_GetStatus+0x20>
  {
    flashstatus = FLASH_BUSY;
 8003ac0:	f04f 0301 	mov.w	r3, #1
 8003ac4:	71fb      	strb	r3, [r7, #7]
 8003ac6:	e016      	b.n	8003af6 <FLASH_GetStatus+0x4e>
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_PGERR) != 0)
 8003ac8:	4b0e      	ldr	r3, [pc, #56]	; (8003b04 <FLASH_GetStatus+0x5c>)
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	f003 0304 	and.w	r3, r3, #4
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d003      	beq.n	8003adc <FLASH_GetStatus+0x34>
    { 
      flashstatus = FLASH_ERROR_PG;
 8003ad4:	f04f 0302 	mov.w	r3, #2
 8003ad8:	71fb      	strb	r3, [r7, #7]
 8003ada:	e00c      	b.n	8003af6 <FLASH_GetStatus+0x4e>
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_WRPRTERR) != 0 )
 8003adc:	4b09      	ldr	r3, [pc, #36]	; (8003b04 <FLASH_GetStatus+0x5c>)
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	f003 0310 	and.w	r3, r3, #16
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d003      	beq.n	8003af0 <FLASH_GetStatus+0x48>
      {
        flashstatus = FLASH_ERROR_WRP;
 8003ae8:	f04f 0303 	mov.w	r3, #3
 8003aec:	71fb      	strb	r3, [r7, #7]
 8003aee:	e002      	b.n	8003af6 <FLASH_GetStatus+0x4e>
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 8003af0:	f04f 0304 	mov.w	r3, #4
 8003af4:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
 8003af6:	79fb      	ldrb	r3, [r7, #7]
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	f107 070c 	add.w	r7, r7, #12
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bc80      	pop	{r7}
 8003b02:	4770      	bx	lr
 8003b04:	40022000 	andmi	r2, r2, r0

08003b08 <FLASH_GetBank1Status>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP or FLASH_COMPLETE
  */
FLASH_Status FLASH_GetBank1Status(void)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
  FLASH_Status flashstatus = FLASH_COMPLETE;
 8003b0e:	f04f 0304 	mov.w	r3, #4
 8003b12:	71fb      	strb	r3, [r7, #7]
  
  if((FLASH->SR & FLASH_FLAG_BANK1_BSY) == FLASH_FLAG_BSY) 
 8003b14:	4b13      	ldr	r3, [pc, #76]	; (8003b64 <FLASH_GetBank1Status+0x5c>)
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	f003 0301 	and.w	r3, r3, #1
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d003      	beq.n	8003b28 <FLASH_GetBank1Status+0x20>
  {
    flashstatus = FLASH_BUSY;
 8003b20:	f04f 0301 	mov.w	r3, #1
 8003b24:	71fb      	strb	r3, [r7, #7]
 8003b26:	e016      	b.n	8003b56 <FLASH_GetBank1Status+0x4e>
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_BANK1_PGERR) != 0)
 8003b28:	4b0e      	ldr	r3, [pc, #56]	; (8003b64 <FLASH_GetBank1Status+0x5c>)
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	f003 0304 	and.w	r3, r3, #4
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d003      	beq.n	8003b3c <FLASH_GetBank1Status+0x34>
    { 
      flashstatus = FLASH_ERROR_PG;
 8003b34:	f04f 0302 	mov.w	r3, #2
 8003b38:	71fb      	strb	r3, [r7, #7]
 8003b3a:	e00c      	b.n	8003b56 <FLASH_GetBank1Status+0x4e>
    }
    else 
    {
      if((FLASH->SR & FLASH_FLAG_BANK1_WRPRTERR) != 0 )
 8003b3c:	4b09      	ldr	r3, [pc, #36]	; (8003b64 <FLASH_GetBank1Status+0x5c>)
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	f003 0310 	and.w	r3, r3, #16
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d003      	beq.n	8003b50 <FLASH_GetBank1Status+0x48>
      {
        flashstatus = FLASH_ERROR_WRP;
 8003b48:	f04f 0303 	mov.w	r3, #3
 8003b4c:	71fb      	strb	r3, [r7, #7]
 8003b4e:	e002      	b.n	8003b56 <FLASH_GetBank1Status+0x4e>
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 8003b50:	f04f 0304 	mov.w	r3, #4
 8003b54:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
 8003b56:	79fb      	ldrb	r3, [r7, #7]
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f107 070c 	add.w	r7, r7, #12
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bc80      	pop	{r7}
 8003b62:	4770      	bx	lr
 8003b64:	40022000 	andmi	r2, r2, r0

08003b68 <FLASH_WaitForLastOperation>:
  * @param  Timeout: FLASH programming Timeout
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
 8003b70:	f04f 0304 	mov.w	r3, #4
 8003b74:	73fb      	strb	r3, [r7, #15]
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
 8003b76:	f7ff ffc7 	bl	8003b08 <FLASH_GetBank1Status>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	73fb      	strb	r3, [r7, #15]
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8003b7e:	e007      	b.n	8003b90 <FLASH_WaitForLastOperation+0x28>
  {
    status = FLASH_GetBank1Status();
 8003b80:	f7ff ffc2 	bl	8003b08 <FLASH_GetBank1Status>
 8003b84:	4603      	mov	r3, r0
 8003b86:	73fb      	strb	r3, [r7, #15]
    Timeout--;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f103 33ff 	add.w	r3, r3, #4294967295
 8003b8e:	607b      	str	r3, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8003b90:	7bfb      	ldrb	r3, [r7, #15]
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d102      	bne.n	8003b9c <FLASH_WaitForLastOperation+0x34>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d1f1      	bne.n	8003b80 <FLASH_WaitForLastOperation+0x18>
  {
    status = FLASH_GetBank1Status();
    Timeout--;
  }
  if(Timeout == 0x00 )
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d102      	bne.n	8003ba8 <FLASH_WaitForLastOperation+0x40>
  {
    status = FLASH_TIMEOUT;
 8003ba2:	f04f 0305 	mov.w	r3, #5
 8003ba6:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the operation status */
  return status;
 8003ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	f107 0710 	add.w	r7, r7, #16
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <FLASH_WaitForLastBank1Operation>:
  * @param  Timeout: FLASH programming Timeout
  * @retval FLASH Status: The returned value can be: FLASH_ERROR_PG,
  *         FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastBank1Operation(uint32_t Timeout)
{ 
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
 8003bbc:	f04f 0304 	mov.w	r3, #4
 8003bc0:	73fb      	strb	r3, [r7, #15]
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
 8003bc2:	f7ff ffa1 	bl	8003b08 <FLASH_GetBank1Status>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	73fb      	strb	r3, [r7, #15]
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_FLAG_BANK1_BSY) && (Timeout != 0x00))
 8003bca:	e007      	b.n	8003bdc <FLASH_WaitForLastBank1Operation+0x28>
  {
    status = FLASH_GetBank1Status();
 8003bcc:	f7ff ff9c 	bl	8003b08 <FLASH_GetBank1Status>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	73fb      	strb	r3, [r7, #15]
    Timeout--;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	f103 33ff 	add.w	r3, r3, #4294967295
 8003bda:	607b      	str	r3, [r7, #4]
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetBank1Status();
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_FLAG_BANK1_BSY) && (Timeout != 0x00))
 8003bdc:	7bfb      	ldrb	r3, [r7, #15]
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d102      	bne.n	8003be8 <FLASH_WaitForLastBank1Operation+0x34>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d1f1      	bne.n	8003bcc <FLASH_WaitForLastBank1Operation+0x18>
  {
    status = FLASH_GetBank1Status();
    Timeout--;
  }
  if(Timeout == 0x00 )
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d102      	bne.n	8003bf4 <FLASH_WaitForLastBank1Operation+0x40>
  {
    status = FLASH_TIMEOUT;
 8003bee:	f04f 0305 	mov.w	r3, #5
 8003bf2:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the operation status */
  return status;
 8003bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f107 0710 	add.w	r7, r7, #16
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}

08003c00 <FSMC_NORSRAMDeInit>:
  *     @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
  *     @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @retval None
  */
void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b083      	sub	sp, #12
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  
  /* FSMC_Bank1_NORSRAM1 */
  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d107      	bne.n	8003c1e <FSMC_NORSRAMDeInit+0x1e>
  {
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
 8003c0e:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	f243 01db 	movw	r1, #12507	; 0x30db
 8003c18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003c1c:	e006      	b.n	8003c2c <FSMC_NORSRAMDeInit+0x2c>
  }
  /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
  else
  {   
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
 8003c1e:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	f243 01d2 	movw	r1, #12498	; 0x30d2
 8003c28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
 8003c2c:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	f102 0201 	add.w	r2, r2, #1
 8003c36:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8003c3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
 8003c3e:	4b05      	ldr	r3, [pc, #20]	; (8003c54 <FSMC_NORSRAMDeInit+0x54>)
 8003c40:	687a      	ldr	r2, [r7, #4]
 8003c42:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8003c46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8003c4a:	f107 070c 	add.w	r7, r7, #12
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bc80      	pop	{r7}
 8003c52:	4770      	bx	lr
 8003c54:	a0000104 	andge	r0, r0, r4, lsl #2

08003c58 <FSMC_NANDDeInit>:
  *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
  *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND 
  * @retval None
  */
void FSMC_NANDDeInit(uint32_t FSMC_Bank)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2b10      	cmp	r3, #16
 8003c64:	d110      	bne.n	8003c88 <FSMC_NANDDeInit+0x30>
  {
    /* Set the FSMC_Bank2 registers to their reset values */
    FSMC_Bank2->PCR2 = 0x00000018;
 8003c66:	4b13      	ldr	r3, [pc, #76]	; (8003cb4 <FSMC_NANDDeInit+0x5c>)
 8003c68:	f04f 0218 	mov.w	r2, #24
 8003c6c:	601a      	str	r2, [r3, #0]
    FSMC_Bank2->SR2 = 0x00000040;
 8003c6e:	4b11      	ldr	r3, [pc, #68]	; (8003cb4 <FSMC_NANDDeInit+0x5c>)
 8003c70:	f04f 0240 	mov.w	r2, #64	; 0x40
 8003c74:	605a      	str	r2, [r3, #4]
    FSMC_Bank2->PMEM2 = 0xFCFCFCFC;
 8003c76:	4b0f      	ldr	r3, [pc, #60]	; (8003cb4 <FSMC_NANDDeInit+0x5c>)
 8003c78:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8003c7c:	609a      	str	r2, [r3, #8]
    FSMC_Bank2->PATT2 = 0xFCFCFCFC;  
 8003c7e:	4b0d      	ldr	r3, [pc, #52]	; (8003cb4 <FSMC_NANDDeInit+0x5c>)
 8003c80:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8003c84:	60da      	str	r2, [r3, #12]
 8003c86:	e00f      	b.n	8003ca8 <FSMC_NANDDeInit+0x50>
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
 8003c88:	4b0b      	ldr	r3, [pc, #44]	; (8003cb8 <FSMC_NANDDeInit+0x60>)
 8003c8a:	f04f 0218 	mov.w	r2, #24
 8003c8e:	601a      	str	r2, [r3, #0]
    FSMC_Bank3->SR3 = 0x00000040;
 8003c90:	4b09      	ldr	r3, [pc, #36]	; (8003cb8 <FSMC_NANDDeInit+0x60>)
 8003c92:	f04f 0240 	mov.w	r2, #64	; 0x40
 8003c96:	605a      	str	r2, [r3, #4]
    FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 8003c98:	4b07      	ldr	r3, [pc, #28]	; (8003cb8 <FSMC_NANDDeInit+0x60>)
 8003c9a:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8003c9e:	609a      	str	r2, [r3, #8]
    FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
 8003ca0:	4b05      	ldr	r3, [pc, #20]	; (8003cb8 <FSMC_NANDDeInit+0x60>)
 8003ca2:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8003ca6:	60da      	str	r2, [r3, #12]
  }  
}
 8003ca8:	f107 070c 	add.w	r7, r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bc80      	pop	{r7}
 8003cb0:	4770      	bx	lr
 8003cb2:	bf00      	nop
 8003cb4:	a0000060 	andge	r0, r0, r0, rrx
 8003cb8:	a0000080 	andge	r0, r0, r0, lsl #1

08003cbc <FSMC_PCCARDDeInit>:
  * @brief  Deinitializes the FSMC PCCARD Bank registers to their default reset values.
  * @param  None                       
  * @retval None
  */
void FSMC_PCCARDDeInit(void)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	af00      	add	r7, sp, #0
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
 8003cc0:	4b0b      	ldr	r3, [pc, #44]	; (8003cf0 <FSMC_PCCARDDeInit+0x34>)
 8003cc2:	f04f 0218 	mov.w	r2, #24
 8003cc6:	601a      	str	r2, [r3, #0]
  FSMC_Bank4->SR4 = 0x00000000;	
 8003cc8:	4b09      	ldr	r3, [pc, #36]	; (8003cf0 <FSMC_PCCARDDeInit+0x34>)
 8003cca:	f04f 0200 	mov.w	r2, #0
 8003cce:	605a      	str	r2, [r3, #4]
  FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 8003cd0:	4b07      	ldr	r3, [pc, #28]	; (8003cf0 <FSMC_PCCARDDeInit+0x34>)
 8003cd2:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8003cd6:	609a      	str	r2, [r3, #8]
  FSMC_Bank4->PATT4 = 0xFCFCFCFC;
 8003cd8:	4b05      	ldr	r3, [pc, #20]	; (8003cf0 <FSMC_PCCARDDeInit+0x34>)
 8003cda:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8003cde:	60da      	str	r2, [r3, #12]
  FSMC_Bank4->PIO4 = 0xFCFCFCFC;
 8003ce0:	4b03      	ldr	r3, [pc, #12]	; (8003cf0 <FSMC_PCCARDDeInit+0x34>)
 8003ce2:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 8003ce6:	611a      	str	r2, [r3, #16]
}
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bc80      	pop	{r7}
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop
 8003cf0:	a00000a0 	andge	r0, r0, r0, lsr #1

08003cf4 <FSMC_NORSRAMInit>:
  *         structure that contains the configuration information for 
  *        the FSMC NOR/SRAM specified Banks.                       
  * @retval None
  */
void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{ 
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8003cfc:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	6812      	ldr	r2, [r2, #0]
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 8003d04:	6879      	ldr	r1, [r7, #4]
 8003d06:	6848      	ldr	r0, [r1, #4]
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8003d08:	6879      	ldr	r1, [r7, #4]
 8003d0a:	6889      	ldr	r1, [r1, #8]
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 8003d0c:	4308      	orrs	r0, r1
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 8003d0e:	6879      	ldr	r1, [r7, #4]
 8003d10:	68c9      	ldr	r1, [r1, #12]
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8003d12:	4308      	orrs	r0, r1
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 8003d14:	6879      	ldr	r1, [r7, #4]
 8003d16:	6909      	ldr	r1, [r1, #16]
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 8003d18:	4308      	orrs	r0, r1
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 8003d1a:	6879      	ldr	r1, [r7, #4]
 8003d1c:	6949      	ldr	r1, [r1, #20]
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 8003d1e:	4308      	orrs	r0, r1
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 8003d20:	6879      	ldr	r1, [r7, #4]
 8003d22:	6989      	ldr	r1, [r1, #24]
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 8003d24:	4308      	orrs	r0, r1
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 8003d26:	6879      	ldr	r1, [r7, #4]
 8003d28:	69c9      	ldr	r1, [r1, #28]
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 8003d2a:	4308      	orrs	r0, r1
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 8003d2c:	6879      	ldr	r1, [r7, #4]
 8003d2e:	6a09      	ldr	r1, [r1, #32]
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 8003d30:	4308      	orrs	r0, r1
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 8003d32:	6879      	ldr	r1, [r7, #4]
 8003d34:	6a49      	ldr	r1, [r1, #36]	; 0x24
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 8003d36:	4308      	orrs	r0, r1
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 8003d38:	6879      	ldr	r1, [r7, #4]
 8003d3a:	6a89      	ldr	r1, [r1, #40]	; 0x28
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 8003d3c:	4308      	orrs	r0, r1
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8003d3e:	6879      	ldr	r1, [r7, #4]
 8003d40:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 8003d42:	4308      	orrs	r0, r1
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
 8003d44:	6879      	ldr	r1, [r7, #4]
 8003d46:	6b09      	ldr	r1, [r1, #48]	; 0x30
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8003d48:	4301      	orrs	r1, r0
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8003d4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;

  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	2b08      	cmp	r3, #8
 8003d54:	d10d      	bne.n	8003d72 <FSMC_NORSRAMInit+0x7e>
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
 8003d56:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	6812      	ldr	r2, [r2, #0]
 8003d5e:	f04f 4120 	mov.w	r1, #2684354560	; 0xa0000000
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	6800      	ldr	r0, [r0, #0]
 8003d66:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8003d6a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8003d6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 8003d72:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	6812      	ldr	r2, [r2, #0]
 8003d7a:	f102 0201 	add.w	r2, r2, #1
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8003d7e:	6879      	ldr	r1, [r7, #4]
 8003d80:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003d82:	6808      	ldr	r0, [r1, #0]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 8003d84:	6879      	ldr	r1, [r7, #4]
 8003d86:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003d88:	6849      	ldr	r1, [r1, #4]
 8003d8a:	ea4f 1101 	mov.w	r1, r1, lsl #4
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 8003d8e:	4308      	orrs	r0, r1
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 8003d90:	6879      	ldr	r1, [r7, #4]
 8003d92:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003d94:	6889      	ldr	r1, [r1, #8]
 8003d96:	ea4f 2101 	mov.w	r1, r1, lsl #8
  }
  
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 8003d9a:	4308      	orrs	r0, r1
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 8003d9c:	6879      	ldr	r1, [r7, #4]
 8003d9e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003da0:	68c9      	ldr	r1, [r1, #12]
 8003da2:	ea4f 4101 	mov.w	r1, r1, lsl #16
  
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 8003da6:	4308      	orrs	r0, r1
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 8003da8:	6879      	ldr	r1, [r7, #4]
 8003daa:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003dac:	6909      	ldr	r1, [r1, #16]
 8003dae:	ea4f 5101 	mov.w	r1, r1, lsl #20
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 8003db2:	4308      	orrs	r0, r1
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8003db4:	6879      	ldr	r1, [r7, #4]
 8003db6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003db8:	6949      	ldr	r1, [r1, #20]
 8003dba:	ea4f 6101 	mov.w	r1, r1, lsl #24
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 8003dbe:	4308      	orrs	r0, r1
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
 8003dc0:	6879      	ldr	r1, [r7, #4]
 8003dc2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003dc4:	6989      	ldr	r1, [r1, #24]
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8003dc6:	4301      	orrs	r1, r0
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_Set;
  }
  
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 8003dc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dd0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003dd4:	d124      	bne.n	8003e20 <FSMC_NORSRAMInit+0x12c>
    assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime));
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8003dd6:	4b18      	ldr	r3, [pc, #96]	; (8003e38 <FSMC_NORSRAMInit+0x144>)
 8003dd8:	687a      	ldr	r2, [r7, #4]
 8003dda:	6812      	ldr	r2, [r2, #0]
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 8003ddc:	6879      	ldr	r1, [r7, #4]
 8003dde:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8003de0:	6808      	ldr	r0, [r1, #0]
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 8003de2:	6879      	ldr	r1, [r7, #4]
 8003de4:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8003de6:	6849      	ldr	r1, [r1, #4]
 8003de8:	ea4f 1101 	mov.w	r1, r1, lsl #4
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 8003dec:	4308      	orrs	r0, r1
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 8003dee:	6879      	ldr	r1, [r7, #4]
 8003df0:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8003df2:	6889      	ldr	r1, [r1, #8]
 8003df4:	ea4f 2101 	mov.w	r1, r1, lsl #8
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 8003df8:	4308      	orrs	r0, r1
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 8003dfa:	6879      	ldr	r1, [r7, #4]
 8003dfc:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8003dfe:	6909      	ldr	r1, [r1, #16]
 8003e00:	ea4f 5101 	mov.w	r1, r1, lsl #20
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 8003e04:	4308      	orrs	r0, r1
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 8003e06:	6879      	ldr	r1, [r7, #4]
 8003e08:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8003e0a:	6949      	ldr	r1, [r1, #20]
 8003e0c:	ea4f 6101 	mov.w	r1, r1, lsl #24
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 8003e10:	4308      	orrs	r0, r1
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
               FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
 8003e12:	6879      	ldr	r1, [r7, #4]
 8003e14:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8003e16:	6989      	ldr	r1, [r1, #24]
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 8003e18:	4301      	orrs	r1, r0
    assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime));
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8003e1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8003e1e:	e006      	b.n	8003e2e <FSMC_NORSRAMInit+0x13a>
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
               FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 8003e20:	4b05      	ldr	r3, [pc, #20]	; (8003e38 <FSMC_NORSRAMInit+0x144>)
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	6812      	ldr	r2, [r2, #0]
 8003e26:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8003e2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
}
 8003e2e:	f107 070c 	add.w	r7, r7, #12
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bc80      	pop	{r7}
 8003e36:	4770      	bx	lr
 8003e38:	a0000104 	andge	r0, r0, r4, lsl #2

08003e3c <FSMC_NANDInit>:
  *         structure that contains the configuration information for the FSMC 
  *         NAND specified Banks.                       
  * @retval None
  */
void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b087      	sub	sp, #28
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; 
 8003e44:	f04f 0300 	mov.w	r3, #0
 8003e48:	617b      	str	r3, [r7, #20]
 8003e4a:	f04f 0300 	mov.w	r3, #0
 8003e4e:	613b      	str	r3, [r7, #16]
 8003e50:	f04f 0300 	mov.w	r3, #0
 8003e54:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	685a      	ldr	r2, [r3, #4]
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	689b      	ldr	r3, [r3, #8]
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
 8003e5e:	431a      	orrs	r2, r3
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	68db      	ldr	r3, [r3, #12]
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 8003e64:	431a      	orrs	r2, r3
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	691b      	ldr	r3, [r3, #16]
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
 8003e6a:	431a      	orrs	r2, r3
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	695b      	ldr	r3, [r3, #20]
 8003e70:	ea4f 2343 	mov.w	r3, r3, lsl #9
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
 8003e74:	431a      	orrs	r2, r3
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	699b      	ldr	r3, [r3, #24]
 8003e7a:	ea4f 3343 	mov.w	r3, r3, lsl #13
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MemoryType_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 8003e7e:	4313      	orrs	r3, r2
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 8003e80:	f043 0308 	orr.w	r3, r3, #8
 8003e84:	617b      	str	r3, [r7, #20]
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	69db      	ldr	r3, [r3, #28]
 8003e8a:	681a      	ldr	r2, [r3, #0]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	69db      	ldr	r3, [r3, #28]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	ea4f 2303 	mov.w	r3, r3, lsl #8
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8003e96:	431a      	orrs	r2, r3
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	69db      	ldr	r3, [r3, #28]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	ea4f 4303 	mov.w	r3, r3, lsl #16
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8003ea2:	431a      	orrs	r2, r3
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	69db      	ldr	r3, [r3, #28]
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	ea4f 6303 	mov.w	r3, r3, lsl #24
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	613b      	str	r3, [r7, #16]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6a1b      	ldr	r3, [r3, #32]
 8003eb6:	681a      	ldr	r2, [r3, #0]
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6a1b      	ldr	r3, [r3, #32]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	ea4f 2303 	mov.w	r3, r3, lsl #8
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8003ec2:	431a      	orrs	r2, r3
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6a1b      	ldr	r3, [r3, #32]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	ea4f 4303 	mov.w	r3, r3, lsl #16
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8003ece:	431a      	orrs	r2, r3
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a1b      	ldr	r3, [r3, #32]
 8003ed4:	68db      	ldr	r3, [r3, #12]
 8003ed6:	ea4f 6303 	mov.w	r3, r3, lsl #24
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8003eda:	4313      	orrs	r3, r2
 8003edc:	60fb      	str	r3, [r7, #12]
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	2b10      	cmp	r3, #16
 8003ee4:	d109      	bne.n	8003efa <FSMC_NANDInit+0xbe>
  {
    /* FSMC_Bank2_NAND registers configuration */
    FSMC_Bank2->PCR2 = tmppcr;
 8003ee6:	4b0c      	ldr	r3, [pc, #48]	; (8003f18 <FSMC_NANDInit+0xdc>)
 8003ee8:	697a      	ldr	r2, [r7, #20]
 8003eea:	601a      	str	r2, [r3, #0]
    FSMC_Bank2->PMEM2 = tmppmem;
 8003eec:	4b0a      	ldr	r3, [pc, #40]	; (8003f18 <FSMC_NANDInit+0xdc>)
 8003eee:	693a      	ldr	r2, [r7, #16]
 8003ef0:	609a      	str	r2, [r3, #8]
    FSMC_Bank2->PATT2 = tmppatt;
 8003ef2:	4b09      	ldr	r3, [pc, #36]	; (8003f18 <FSMC_NANDInit+0xdc>)
 8003ef4:	68fa      	ldr	r2, [r7, #12]
 8003ef6:	60da      	str	r2, [r3, #12]
 8003ef8:	e008      	b.n	8003f0c <FSMC_NANDInit+0xd0>
  }
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
 8003efa:	4b08      	ldr	r3, [pc, #32]	; (8003f1c <FSMC_NANDInit+0xe0>)
 8003efc:	697a      	ldr	r2, [r7, #20]
 8003efe:	601a      	str	r2, [r3, #0]
    FSMC_Bank3->PMEM3 = tmppmem;
 8003f00:	4b06      	ldr	r3, [pc, #24]	; (8003f1c <FSMC_NANDInit+0xe0>)
 8003f02:	693a      	ldr	r2, [r7, #16]
 8003f04:	609a      	str	r2, [r3, #8]
    FSMC_Bank3->PATT3 = tmppatt;
 8003f06:	4b05      	ldr	r3, [pc, #20]	; (8003f1c <FSMC_NANDInit+0xe0>)
 8003f08:	68fa      	ldr	r2, [r7, #12]
 8003f0a:	60da      	str	r2, [r3, #12]
  }
}
 8003f0c:	f107 071c 	add.w	r7, r7, #28
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bc80      	pop	{r7}
 8003f14:	4770      	bx	lr
 8003f16:	bf00      	nop
 8003f18:	a0000060 	andge	r0, r0, r0, rrx
 8003f1c:	a0000080 	andge	r0, r0, r0, lsl #1

08003f20 <FSMC_PCCARDInit>:
  *         structure that contains the configuration information for the FSMC 
  *         PCCARD Bank.                       
  * @retval None
  */
void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b083      	sub	sp, #12
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 8003f28:	4b2c      	ldr	r3, [pc, #176]	; (8003fdc <FSMC_PCCARDInit+0xbc>)
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	6811      	ldr	r1, [r2, #0]
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	6852      	ldr	r2, [r2, #4]
 8003f32:	ea4f 2242 	mov.w	r2, r2, lsl #9
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
 8003f36:	4311      	orrs	r1, r2
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 8003f38:	687a      	ldr	r2, [r7, #4]
 8003f3a:	6892      	ldr	r2, [r2, #8]
 8003f3c:	ea4f 3242 	mov.w	r2, r2, lsl #13
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8003f40:	430a      	orrs	r2, r1
 8003f42:	f042 0210 	orr.w	r2, r2, #16
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 8003f46:	601a      	str	r2, [r3, #0]
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8003f48:	4b24      	ldr	r3, [pc, #144]	; (8003fdc <FSMC_PCCARDInit+0xbc>)
 8003f4a:	687a      	ldr	r2, [r7, #4]
 8003f4c:	68d2      	ldr	r2, [r2, #12]
 8003f4e:	6811      	ldr	r1, [r2, #0]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	68d2      	ldr	r2, [r2, #12]
 8003f54:	6852      	ldr	r2, [r2, #4]
 8003f56:	ea4f 2202 	mov.w	r2, r2, lsl #8
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8003f5a:	4311      	orrs	r1, r2
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8003f5c:	687a      	ldr	r2, [r7, #4]
 8003f5e:	68d2      	ldr	r2, [r2, #12]
 8003f60:	6892      	ldr	r2, [r2, #8]
 8003f62:	ea4f 4202 	mov.w	r2, r2, lsl #16
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8003f66:	4311      	orrs	r1, r2
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 8003f68:	687a      	ldr	r2, [r7, #4]
 8003f6a:	68d2      	ldr	r2, [r2, #12]
 8003f6c:	68d2      	ldr	r2, [r2, #12]
 8003f6e:	ea4f 6202 	mov.w	r2, r2, lsl #24
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8003f72:	430a      	orrs	r2, r1
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8003f74:	609a      	str	r2, [r3, #8]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8003f76:	4b19      	ldr	r3, [pc, #100]	; (8003fdc <FSMC_PCCARDInit+0xbc>)
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	6912      	ldr	r2, [r2, #16]
 8003f7c:	6811      	ldr	r1, [r2, #0]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	6912      	ldr	r2, [r2, #16]
 8003f82:	6852      	ldr	r2, [r2, #4]
 8003f84:	ea4f 2202 	mov.w	r2, r2, lsl #8
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8003f88:	4311      	orrs	r1, r2
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	6912      	ldr	r2, [r2, #16]
 8003f8e:	6892      	ldr	r2, [r2, #8]
 8003f90:	ea4f 4202 	mov.w	r2, r2, lsl #16
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8003f94:	4311      	orrs	r1, r2
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	6912      	ldr	r2, [r2, #16]
 8003f9a:	68d2      	ldr	r2, [r2, #12]
 8003f9c:	ea4f 6202 	mov.w	r2, r2, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8003fa0:	430a      	orrs	r2, r1
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8003fa2:	60da      	str	r2, [r3, #12]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 8003fa4:	4b0d      	ldr	r3, [pc, #52]	; (8003fdc <FSMC_PCCARDInit+0xbc>)
 8003fa6:	687a      	ldr	r2, [r7, #4]
 8003fa8:	6952      	ldr	r2, [r2, #20]
 8003faa:	6811      	ldr	r1, [r2, #0]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	6952      	ldr	r2, [r2, #20]
 8003fb0:	6852      	ldr	r2, [r2, #4]
 8003fb2:	ea4f 2202 	mov.w	r2, r2, lsl #8
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 8003fb6:	4311      	orrs	r1, r2
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8003fb8:	687a      	ldr	r2, [r7, #4]
 8003fba:	6952      	ldr	r2, [r2, #20]
 8003fbc:	6892      	ldr	r2, [r2, #8]
 8003fbe:	ea4f 4202 	mov.w	r2, r2, lsl #16
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8003fc2:	4311      	orrs	r1, r2
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
 8003fc4:	687a      	ldr	r2, [r7, #4]
 8003fc6:	6952      	ldr	r2, [r2, #20]
 8003fc8:	68d2      	ldr	r2, [r2, #12]
 8003fca:	ea4f 6202 	mov.w	r2, r2, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8003fce:	430a      	orrs	r2, r1
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 8003fd0:	611a      	str	r2, [r3, #16]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
}
 8003fd2:	f107 070c 	add.w	r7, r7, #12
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bc80      	pop	{r7}
 8003fda:	4770      	bx	lr
 8003fdc:	a00000a0 	andge	r0, r0, r0, lsr #1

08003fe0 <FSMC_NORSRAMStructInit>:
  * @param  FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef 
  *         structure which will be initialized.
  * @retval None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f04f 0200 	mov.w	r2, #0
 8003fee:	601a      	str	r2, [r3, #0]
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f04f 0202 	mov.w	r2, #2
 8003ff6:	605a      	str	r2, [r3, #4]
  FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f04f 0200 	mov.w	r2, #0
 8003ffe:	609a      	str	r2, [r3, #8]
  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f04f 0200 	mov.w	r2, #0
 8004006:	60da      	str	r2, [r3, #12]
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f04f 0200 	mov.w	r2, #0
 800400e:	611a      	str	r2, [r3, #16]
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	f04f 0200 	mov.w	r2, #0
 8004016:	615a      	str	r2, [r3, #20]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f04f 0200 	mov.w	r2, #0
 800401e:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f04f 0200 	mov.w	r2, #0
 8004026:	61da      	str	r2, [r3, #28]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f04f 0200 	mov.w	r2, #0
 800402e:	621a      	str	r2, [r3, #32]
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004036:	625a      	str	r2, [r3, #36]	; 0x24
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800403e:	629a      	str	r2, [r3, #40]	; 0x28
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f04f 0200 	mov.w	r2, #0
 8004046:	62da      	str	r2, [r3, #44]	; 0x2c
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f04f 0200 	mov.w	r2, #0
 800404e:	631a      	str	r2, [r3, #48]	; 0x30
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004054:	f04f 020f 	mov.w	r2, #15
 8004058:	601a      	str	r2, [r3, #0]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800405e:	f04f 020f 	mov.w	r2, #15
 8004062:	605a      	str	r2, [r3, #4]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004068:	f04f 02ff 	mov.w	r2, #255	; 0xff
 800406c:	609a      	str	r2, [r3, #8]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004072:	f04f 020f 	mov.w	r2, #15
 8004076:	60da      	str	r2, [r3, #12]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800407c:	f04f 020f 	mov.w	r2, #15
 8004080:	611a      	str	r2, [r3, #16]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004086:	f04f 020f 	mov.w	r2, #15
 800408a:	615a      	str	r2, [r3, #20]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004090:	f04f 0200 	mov.w	r2, #0
 8004094:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800409a:	f04f 020f 	mov.w	r2, #15
 800409e:	601a      	str	r2, [r3, #0]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040a4:	f04f 020f 	mov.w	r2, #15
 80040a8:	605a      	str	r2, [r3, #4]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ae:	f04f 02ff 	mov.w	r2, #255	; 0xff
 80040b2:	609a      	str	r2, [r3, #8]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b8:	f04f 020f 	mov.w	r2, #15
 80040bc:	60da      	str	r2, [r3, #12]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040c2:	f04f 020f 	mov.w	r2, #15
 80040c6:	611a      	str	r2, [r3, #16]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040cc:	f04f 020f 	mov.w	r2, #15
 80040d0:	615a      	str	r2, [r3, #20]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040d6:	f04f 0200 	mov.w	r2, #0
 80040da:	619a      	str	r2, [r3, #24]
}
 80040dc:	f107 070c 	add.w	r7, r7, #12
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bc80      	pop	{r7}
 80040e4:	4770      	bx	lr
 80040e6:	bf00      	nop

080040e8 <FSMC_NANDStructInit>:
  * @param  FSMC_NANDInitStruct: pointer to a FSMC_NANDInitTypeDef 
  *         structure which will be initialized.
  * @retval None
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f04f 0210 	mov.w	r2, #16
 80040f6:	601a      	str	r2, [r3, #0]
  FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f04f 0200 	mov.w	r2, #0
 80040fe:	605a      	str	r2, [r3, #4]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f04f 0200 	mov.w	r2, #0
 8004106:	609a      	str	r2, [r3, #8]
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	f04f 0200 	mov.w	r2, #0
 800410e:	60da      	str	r2, [r3, #12]
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	f04f 0200 	mov.w	r2, #0
 8004116:	611a      	str	r2, [r3, #16]
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	f04f 0200 	mov.w	r2, #0
 800411e:	615a      	str	r2, [r3, #20]
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	f04f 0200 	mov.w	r2, #0
 8004126:	619a      	str	r2, [r3, #24]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	69db      	ldr	r3, [r3, #28]
 800412c:	f04f 02fc 	mov.w	r2, #252	; 0xfc
 8004130:	601a      	str	r2, [r3, #0]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	69db      	ldr	r3, [r3, #28]
 8004136:	f04f 02fc 	mov.w	r2, #252	; 0xfc
 800413a:	605a      	str	r2, [r3, #4]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	69db      	ldr	r3, [r3, #28]
 8004140:	f04f 02fc 	mov.w	r2, #252	; 0xfc
 8004144:	609a      	str	r2, [r3, #8]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	69db      	ldr	r3, [r3, #28]
 800414a:	f04f 02fc 	mov.w	r2, #252	; 0xfc
 800414e:	60da      	str	r2, [r3, #12]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6a1b      	ldr	r3, [r3, #32]
 8004154:	f04f 02fc 	mov.w	r2, #252	; 0xfc
 8004158:	601a      	str	r2, [r3, #0]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6a1b      	ldr	r3, [r3, #32]
 800415e:	f04f 02fc 	mov.w	r2, #252	; 0xfc
 8004162:	605a      	str	r2, [r3, #4]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6a1b      	ldr	r3, [r3, #32]
 8004168:	f04f 02fc 	mov.w	r2, #252	; 0xfc
 800416c:	609a      	str	r2, [r3, #8]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6a1b      	ldr	r3, [r3, #32]
 8004172:	f04f 02fc 	mov.w	r2, #252	; 0xfc
 8004176:	60da      	str	r2, [r3, #12]
}
 8004178:	f107 070c 	add.w	r7, r7, #12
 800417c:	46bd      	mov	sp, r7
 800417e:	bc80      	pop	{r7}
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop

08004184 <FSMC_PCCARDStructInit>:
  * @param  FSMC_PCCARDInitStruct: pointer to a FSMC_PCCARDInitTypeDef 
  *         structure which will be initialized.
  * @retval None
  */
void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
 8004184:	b480      	push	{r7}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f04f 0200 	mov.w	r2, #0
 8004192:	601a      	str	r2, [r3, #0]
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	f04f 0200 	mov.w	r2, #0
 800419a:	605a      	str	r2, [r3, #4]
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f04f 0200 	mov.w	r2, #0
 80041a2:	609a      	str	r2, [r3, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	f04f 02fc 	mov.w	r2, #252	; 0xfc
 80041ac:	601a      	str	r2, [r3, #0]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	68db      	ldr	r3, [r3, #12]
 80041b2:	f04f 02fc 	mov.w	r2, #252	; 0xfc
 80041b6:	605a      	str	r2, [r3, #4]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	68db      	ldr	r3, [r3, #12]
 80041bc:	f04f 02fc 	mov.w	r2, #252	; 0xfc
 80041c0:	609a      	str	r2, [r3, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	68db      	ldr	r3, [r3, #12]
 80041c6:	f04f 02fc 	mov.w	r2, #252	; 0xfc
 80041ca:	60da      	str	r2, [r3, #12]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	691b      	ldr	r3, [r3, #16]
 80041d0:	f04f 02fc 	mov.w	r2, #252	; 0xfc
 80041d4:	601a      	str	r2, [r3, #0]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	691b      	ldr	r3, [r3, #16]
 80041da:	f04f 02fc 	mov.w	r2, #252	; 0xfc
 80041de:	605a      	str	r2, [r3, #4]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	691b      	ldr	r3, [r3, #16]
 80041e4:	f04f 02fc 	mov.w	r2, #252	; 0xfc
 80041e8:	609a      	str	r2, [r3, #8]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	f04f 02fc 	mov.w	r2, #252	; 0xfc
 80041f2:	60da      	str	r2, [r3, #12]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	695b      	ldr	r3, [r3, #20]
 80041f8:	f04f 02fc 	mov.w	r2, #252	; 0xfc
 80041fc:	601a      	str	r2, [r3, #0]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	f04f 02fc 	mov.w	r2, #252	; 0xfc
 8004206:	605a      	str	r2, [r3, #4]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	695b      	ldr	r3, [r3, #20]
 800420c:	f04f 02fc 	mov.w	r2, #252	; 0xfc
 8004210:	609a      	str	r2, [r3, #8]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	f04f 02fc 	mov.w	r2, #252	; 0xfc
 800421a:	60da      	str	r2, [r3, #12]
}
 800421c:	f107 070c 	add.w	r7, r7, #12
 8004220:	46bd      	mov	sp, r7
 8004222:	bc80      	pop	{r7}
 8004224:	4770      	bx	lr
 8004226:	bf00      	nop

08004228 <FSMC_NORSRAMCmd>:
  *     @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
 8004228:	b480      	push	{r7}
 800422a:	b083      	sub	sp, #12
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	460b      	mov	r3, r1
 8004232:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004234:	78fb      	ldrb	r3, [r7, #3]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d00c      	beq.n	8004254 <FSMC_NORSRAMCmd+0x2c>
  {
    /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_Set;
 800423a:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 800423e:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8004242:	6879      	ldr	r1, [r7, #4]
 8004244:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8004248:	f042 0101 	orr.w	r1, r2, #1
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004252:	e00b      	b.n	800426c <FSMC_NORSRAMCmd+0x44>
  }
  else
  {
    /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_Reset;
 8004254:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8004258:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 800425c:	6879      	ldr	r1, [r7, #4]
 800425e:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8004262:	4b05      	ldr	r3, [pc, #20]	; (8004278 <FSMC_NORSRAMCmd+0x50>)
 8004264:	400b      	ands	r3, r1
 8004266:	6879      	ldr	r1, [r7, #4]
 8004268:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  }
}
 800426c:	f107 070c 	add.w	r7, r7, #12
 8004270:	46bd      	mov	sp, r7
 8004272:	bc80      	pop	{r7}
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop
 8004278:	000ffffe 	strdeq	pc, [pc], -lr

0800427c <FSMC_NANDCmd>:
  *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
  * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
 8004284:	460b      	mov	r3, r1
 8004286:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004288:	78fb      	ldrb	r3, [r7, #3]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d010      	beq.n	80042b0 <FSMC_NANDCmd+0x34>
  {
    /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2b10      	cmp	r3, #16
 8004292:	d106      	bne.n	80042a2 <FSMC_NANDCmd+0x26>
    {
      FSMC_Bank2->PCR2 |= PCR_PBKEN_Set;
 8004294:	4b11      	ldr	r3, [pc, #68]	; (80042dc <FSMC_NANDCmd+0x60>)
 8004296:	4a11      	ldr	r2, [pc, #68]	; (80042dc <FSMC_NANDCmd+0x60>)
 8004298:	6812      	ldr	r2, [r2, #0]
 800429a:	f042 0204 	orr.w	r2, r2, #4
 800429e:	601a      	str	r2, [r3, #0]
 80042a0:	e016      	b.n	80042d0 <FSMC_NANDCmd+0x54>
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_PBKEN_Set;
 80042a2:	4b0f      	ldr	r3, [pc, #60]	; (80042e0 <FSMC_NANDCmd+0x64>)
 80042a4:	4a0e      	ldr	r2, [pc, #56]	; (80042e0 <FSMC_NANDCmd+0x64>)
 80042a6:	6812      	ldr	r2, [r2, #0]
 80042a8:	f042 0204 	orr.w	r2, r2, #4
 80042ac:	601a      	str	r2, [r3, #0]
 80042ae:	e00f      	b.n	80042d0 <FSMC_NANDCmd+0x54>
    }
  }
  else
  {
    /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2b10      	cmp	r3, #16
 80042b4:	d106      	bne.n	80042c4 <FSMC_NANDCmd+0x48>
    {
      FSMC_Bank2->PCR2 &= PCR_PBKEN_Reset;
 80042b6:	4a09      	ldr	r2, [pc, #36]	; (80042dc <FSMC_NANDCmd+0x60>)
 80042b8:	4b08      	ldr	r3, [pc, #32]	; (80042dc <FSMC_NANDCmd+0x60>)
 80042ba:	6819      	ldr	r1, [r3, #0]
 80042bc:	4b09      	ldr	r3, [pc, #36]	; (80042e4 <FSMC_NANDCmd+0x68>)
 80042be:	400b      	ands	r3, r1
 80042c0:	6013      	str	r3, [r2, #0]
 80042c2:	e005      	b.n	80042d0 <FSMC_NANDCmd+0x54>
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_PBKEN_Reset;
 80042c4:	4a06      	ldr	r2, [pc, #24]	; (80042e0 <FSMC_NANDCmd+0x64>)
 80042c6:	4b06      	ldr	r3, [pc, #24]	; (80042e0 <FSMC_NANDCmd+0x64>)
 80042c8:	6819      	ldr	r1, [r3, #0]
 80042ca:	4b06      	ldr	r3, [pc, #24]	; (80042e4 <FSMC_NANDCmd+0x68>)
 80042cc:	400b      	ands	r3, r1
 80042ce:	6013      	str	r3, [r2, #0]
    }
  }
}
 80042d0:	f107 070c 	add.w	r7, r7, #12
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bc80      	pop	{r7}
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	a0000060 	andge	r0, r0, r0, rrx
 80042e0:	a0000080 	andge	r0, r0, r0, lsl #1
 80042e4:	000ffffb 	strdeq	pc, [pc], -fp

080042e8 <FSMC_PCCARDCmd>:
  * @param  NewState: new state of the PCCARD Memory Bank.  
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_PCCARDCmd(FunctionalState NewState)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	4603      	mov	r3, r0
 80042f0:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80042f2:	79fb      	ldrb	r3, [r7, #7]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d006      	beq.n	8004306 <FSMC_PCCARDCmd+0x1e>
  {
    /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 |= PCR_PBKEN_Set;
 80042f8:	4b08      	ldr	r3, [pc, #32]	; (800431c <FSMC_PCCARDCmd+0x34>)
 80042fa:	4a08      	ldr	r2, [pc, #32]	; (800431c <FSMC_PCCARDCmd+0x34>)
 80042fc:	6812      	ldr	r2, [r2, #0]
 80042fe:	f042 0204 	orr.w	r2, r2, #4
 8004302:	601a      	str	r2, [r3, #0]
 8004304:	e005      	b.n	8004312 <FSMC_PCCARDCmd+0x2a>
  }
  else
  {
    /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 &= PCR_PBKEN_Reset;
 8004306:	4a05      	ldr	r2, [pc, #20]	; (800431c <FSMC_PCCARDCmd+0x34>)
 8004308:	4b04      	ldr	r3, [pc, #16]	; (800431c <FSMC_PCCARDCmd+0x34>)
 800430a:	6819      	ldr	r1, [r3, #0]
 800430c:	4b04      	ldr	r3, [pc, #16]	; (8004320 <FSMC_PCCARDCmd+0x38>)
 800430e:	400b      	ands	r3, r1
 8004310:	6013      	str	r3, [r2, #0]
  }
}
 8004312:	f107 070c 	add.w	r7, r7, #12
 8004316:	46bd      	mov	sp, r7
 8004318:	bc80      	pop	{r7}
 800431a:	4770      	bx	lr
 800431c:	a00000a0 	andge	r0, r0, r0, lsr #1
 8004320:	000ffffb 	strdeq	pc, [pc], -fp

08004324 <FSMC_NANDECCCmd>:
  * @param  NewState: new state of the FSMC NAND ECC feature.  
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
 800432c:	460b      	mov	r3, r1
 800432e:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004330:	78fb      	ldrb	r3, [r7, #3]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d010      	beq.n	8004358 <FSMC_NANDECCCmd+0x34>
  {
    /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2b10      	cmp	r3, #16
 800433a:	d106      	bne.n	800434a <FSMC_NANDECCCmd+0x26>
    {
      FSMC_Bank2->PCR2 |= PCR_ECCEN_Set;
 800433c:	4b11      	ldr	r3, [pc, #68]	; (8004384 <FSMC_NANDECCCmd+0x60>)
 800433e:	4a11      	ldr	r2, [pc, #68]	; (8004384 <FSMC_NANDECCCmd+0x60>)
 8004340:	6812      	ldr	r2, [r2, #0]
 8004342:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004346:	601a      	str	r2, [r3, #0]
 8004348:	e016      	b.n	8004378 <FSMC_NANDECCCmd+0x54>
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_ECCEN_Set;
 800434a:	4b0f      	ldr	r3, [pc, #60]	; (8004388 <FSMC_NANDECCCmd+0x64>)
 800434c:	4a0e      	ldr	r2, [pc, #56]	; (8004388 <FSMC_NANDECCCmd+0x64>)
 800434e:	6812      	ldr	r2, [r2, #0]
 8004350:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004354:	601a      	str	r2, [r3, #0]
 8004356:	e00f      	b.n	8004378 <FSMC_NANDECCCmd+0x54>
    }
  }
  else
  {
    /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2b10      	cmp	r3, #16
 800435c:	d106      	bne.n	800436c <FSMC_NANDECCCmd+0x48>
    {
      FSMC_Bank2->PCR2 &= PCR_ECCEN_Reset;
 800435e:	4a09      	ldr	r2, [pc, #36]	; (8004384 <FSMC_NANDECCCmd+0x60>)
 8004360:	4b08      	ldr	r3, [pc, #32]	; (8004384 <FSMC_NANDECCCmd+0x60>)
 8004362:	6819      	ldr	r1, [r3, #0]
 8004364:	4b09      	ldr	r3, [pc, #36]	; (800438c <FSMC_NANDECCCmd+0x68>)
 8004366:	400b      	ands	r3, r1
 8004368:	6013      	str	r3, [r2, #0]
 800436a:	e005      	b.n	8004378 <FSMC_NANDECCCmd+0x54>
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_ECCEN_Reset;
 800436c:	4a06      	ldr	r2, [pc, #24]	; (8004388 <FSMC_NANDECCCmd+0x64>)
 800436e:	4b06      	ldr	r3, [pc, #24]	; (8004388 <FSMC_NANDECCCmd+0x64>)
 8004370:	6819      	ldr	r1, [r3, #0]
 8004372:	4b06      	ldr	r3, [pc, #24]	; (800438c <FSMC_NANDECCCmd+0x68>)
 8004374:	400b      	ands	r3, r1
 8004376:	6013      	str	r3, [r2, #0]
    }
  }
}
 8004378:	f107 070c 	add.w	r7, r7, #12
 800437c:	46bd      	mov	sp, r7
 800437e:	bc80      	pop	{r7}
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	a0000060 	andge	r0, r0, r0, rrx
 8004388:	a0000080 	andge	r0, r0, r0, lsl #1
 800438c:	000fffbf 			; <UNDEFINED> instruction: 0x000fffbf

08004390 <FSMC_GetECC>:
  *     @arg FSMC_Bank2_NAND: FSMC Bank2 NAND 
  *     @arg FSMC_Bank3_NAND: FSMC Bank3 NAND
  * @retval The Error Correction Code (ECC) value.
  */
uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
{
 8004390:	b480      	push	{r7}
 8004392:	b085      	sub	sp, #20
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  uint32_t eccval = 0x00000000;
 8004398:	f04f 0300 	mov.w	r3, #0
 800439c:	60fb      	str	r3, [r7, #12]
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2b10      	cmp	r3, #16
 80043a2:	d103      	bne.n	80043ac <FSMC_GetECC+0x1c>
  {
    /* Get the ECCR2 register value */
    eccval = FSMC_Bank2->ECCR2;
 80043a4:	4b06      	ldr	r3, [pc, #24]	; (80043c0 <FSMC_GetECC+0x30>)
 80043a6:	695b      	ldr	r3, [r3, #20]
 80043a8:	60fb      	str	r3, [r7, #12]
 80043aa:	e002      	b.n	80043b2 <FSMC_GetECC+0x22>
  }
  else
  {
    /* Get the ECCR3 register value */
    eccval = FSMC_Bank3->ECCR3;
 80043ac:	4b05      	ldr	r3, [pc, #20]	; (80043c4 <FSMC_GetECC+0x34>)
 80043ae:	695b      	ldr	r3, [r3, #20]
 80043b0:	60fb      	str	r3, [r7, #12]
  }
  /* Return the error correction code value */
  return(eccval);
 80043b2:	68fb      	ldr	r3, [r7, #12]
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	f107 0714 	add.w	r7, r7, #20
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bc80      	pop	{r7}
 80043be:	4770      	bx	lr
 80043c0:	a0000060 	andge	r0, r0, r0, rrx
 80043c4:	a0000080 	andge	r0, r0, r0, lsl #1

080043c8 <FSMC_ITConfig>:
  * @param  NewState: new state of the specified FSMC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b085      	sub	sp, #20
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	4613      	mov	r3, r2
 80043d4:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));	
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80043d6:	79fb      	ldrb	r3, [r7, #7]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d01b      	beq.n	8004414 <FSMC_ITConfig+0x4c>
  {
    /* Enable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2b10      	cmp	r3, #16
 80043e0:	d106      	bne.n	80043f0 <FSMC_ITConfig+0x28>
    {
      FSMC_Bank2->SR2 |= FSMC_IT;
 80043e2:	4b1f      	ldr	r3, [pc, #124]	; (8004460 <FSMC_ITConfig+0x98>)
 80043e4:	4a1e      	ldr	r2, [pc, #120]	; (8004460 <FSMC_ITConfig+0x98>)
 80043e6:	6851      	ldr	r1, [r2, #4]
 80043e8:	68ba      	ldr	r2, [r7, #8]
 80043ea:	430a      	orrs	r2, r1
 80043ec:	605a      	str	r2, [r3, #4]
 80043ee:	e032      	b.n	8004456 <FSMC_ITConfig+0x8e>
    }
    /* Enable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043f6:	d106      	bne.n	8004406 <FSMC_ITConfig+0x3e>
    {
      FSMC_Bank3->SR3 |= FSMC_IT;
 80043f8:	4b1a      	ldr	r3, [pc, #104]	; (8004464 <FSMC_ITConfig+0x9c>)
 80043fa:	4a1a      	ldr	r2, [pc, #104]	; (8004464 <FSMC_ITConfig+0x9c>)
 80043fc:	6851      	ldr	r1, [r2, #4]
 80043fe:	68ba      	ldr	r2, [r7, #8]
 8004400:	430a      	orrs	r2, r1
 8004402:	605a      	str	r2, [r3, #4]
 8004404:	e027      	b.n	8004456 <FSMC_ITConfig+0x8e>
    }
    /* Enable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 |= FSMC_IT;    
 8004406:	4b18      	ldr	r3, [pc, #96]	; (8004468 <FSMC_ITConfig+0xa0>)
 8004408:	4a17      	ldr	r2, [pc, #92]	; (8004468 <FSMC_ITConfig+0xa0>)
 800440a:	6851      	ldr	r1, [r2, #4]
 800440c:	68ba      	ldr	r2, [r7, #8]
 800440e:	430a      	orrs	r2, r1
 8004410:	605a      	str	r2, [r3, #4]
 8004412:	e020      	b.n	8004456 <FSMC_ITConfig+0x8e>
    }
  }
  else
  {
    /* Disable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2b10      	cmp	r3, #16
 8004418:	d108      	bne.n	800442c <FSMC_ITConfig+0x64>
    {
      
      FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
 800441a:	4b11      	ldr	r3, [pc, #68]	; (8004460 <FSMC_ITConfig+0x98>)
 800441c:	4a10      	ldr	r2, [pc, #64]	; (8004460 <FSMC_ITConfig+0x98>)
 800441e:	6851      	ldr	r1, [r2, #4]
 8004420:	68ba      	ldr	r2, [r7, #8]
 8004422:	ea6f 0202 	mvn.w	r2, r2
 8004426:	400a      	ands	r2, r1
 8004428:	605a      	str	r2, [r3, #4]
 800442a:	e014      	b.n	8004456 <FSMC_ITConfig+0x8e>
    }
    /* Disable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004432:	d108      	bne.n	8004446 <FSMC_ITConfig+0x7e>
    {
      FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
 8004434:	4b0b      	ldr	r3, [pc, #44]	; (8004464 <FSMC_ITConfig+0x9c>)
 8004436:	4a0b      	ldr	r2, [pc, #44]	; (8004464 <FSMC_ITConfig+0x9c>)
 8004438:	6851      	ldr	r1, [r2, #4]
 800443a:	68ba      	ldr	r2, [r7, #8]
 800443c:	ea6f 0202 	mvn.w	r2, r2
 8004440:	400a      	ands	r2, r1
 8004442:	605a      	str	r2, [r3, #4]
 8004444:	e007      	b.n	8004456 <FSMC_ITConfig+0x8e>
    }
    /* Disable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
 8004446:	4b08      	ldr	r3, [pc, #32]	; (8004468 <FSMC_ITConfig+0xa0>)
 8004448:	4a07      	ldr	r2, [pc, #28]	; (8004468 <FSMC_ITConfig+0xa0>)
 800444a:	6851      	ldr	r1, [r2, #4]
 800444c:	68ba      	ldr	r2, [r7, #8]
 800444e:	ea6f 0202 	mvn.w	r2, r2
 8004452:	400a      	ands	r2, r1
 8004454:	605a      	str	r2, [r3, #4]
    }
  }
}
 8004456:	f107 0714 	add.w	r7, r7, #20
 800445a:	46bd      	mov	sp, r7
 800445c:	bc80      	pop	{r7}
 800445e:	4770      	bx	lr
 8004460:	a0000060 	andge	r0, r0, r0, rrx
 8004464:	a0000080 	andge	r0, r0, r0, lsl #1
 8004468:	a00000a0 	andge	r0, r0, r0, lsr #1

0800446c <FSMC_GetFlagStatus>:
  *     @arg FSMC_FLAG_FallingEdge: Falling egde detection Flag.
  *     @arg FSMC_FLAG_FEMPT: Fifo empty Flag. 
  * @retval The new state of FSMC_FLAG (SET or RESET).
  */
FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
{
 800446c:	b480      	push	{r7}
 800446e:	b085      	sub	sp, #20
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8004476:	f04f 0300 	mov.w	r3, #0
 800447a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsr = 0x00000000;
 800447c:	f04f 0300 	mov.w	r3, #0
 8004480:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2b10      	cmp	r3, #16
 8004486:	d103      	bne.n	8004490 <FSMC_GetFlagStatus+0x24>
  {
    tmpsr = FSMC_Bank2->SR2;
 8004488:	4b10      	ldr	r3, [pc, #64]	; (80044cc <FSMC_GetFlagStatus+0x60>)
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	60bb      	str	r3, [r7, #8]
 800448e:	e00a      	b.n	80044a6 <FSMC_GetFlagStatus+0x3a>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004496:	d103      	bne.n	80044a0 <FSMC_GetFlagStatus+0x34>
  {
    tmpsr = FSMC_Bank3->SR3;
 8004498:	4b0d      	ldr	r3, [pc, #52]	; (80044d0 <FSMC_GetFlagStatus+0x64>)
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	60bb      	str	r3, [r7, #8]
 800449e:	e002      	b.n	80044a6 <FSMC_GetFlagStatus+0x3a>
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 80044a0:	4b0c      	ldr	r3, [pc, #48]	; (80044d4 <FSMC_GetFlagStatus+0x68>)
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	60bb      	str	r3, [r7, #8]
  } 
  
  /* Get the flag status */
  if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
 80044a6:	68ba      	ldr	r2, [r7, #8]
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	4013      	ands	r3, r2
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d003      	beq.n	80044b8 <FSMC_GetFlagStatus+0x4c>
  {
    bitstatus = SET;
 80044b0:	f04f 0301 	mov.w	r3, #1
 80044b4:	73fb      	strb	r3, [r7, #15]
 80044b6:	e002      	b.n	80044be <FSMC_GetFlagStatus+0x52>
  }
  else
  {
    bitstatus = RESET;
 80044b8:	f04f 0300 	mov.w	r3, #0
 80044bc:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the flag status */
  return bitstatus;
 80044be:	7bfb      	ldrb	r3, [r7, #15]
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	f107 0714 	add.w	r7, r7, #20
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bc80      	pop	{r7}
 80044ca:	4770      	bx	lr
 80044cc:	a0000060 	andge	r0, r0, r0, rrx
 80044d0:	a0000080 	andge	r0, r0, r0, lsl #1
 80044d4:	a00000a0 	andge	r0, r0, r0, lsr #1

080044d8 <FSMC_ClearFlag>:
  *     @arg FSMC_FLAG_Level: Level detection Flag.
  *     @arg FSMC_FLAG_FallingEdge: Falling egde detection Flag.
  * @retval None
  */
void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)
{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
 80044e0:	6039      	str	r1, [r7, #0]
 /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2b10      	cmp	r3, #16
 80044e6:	d108      	bne.n	80044fa <FSMC_ClearFlag+0x22>
  {
    FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
 80044e8:	4b11      	ldr	r3, [pc, #68]	; (8004530 <FSMC_ClearFlag+0x58>)
 80044ea:	4a11      	ldr	r2, [pc, #68]	; (8004530 <FSMC_ClearFlag+0x58>)
 80044ec:	6851      	ldr	r1, [r2, #4]
 80044ee:	683a      	ldr	r2, [r7, #0]
 80044f0:	ea6f 0202 	mvn.w	r2, r2
 80044f4:	400a      	ands	r2, r1
 80044f6:	605a      	str	r2, [r3, #4]
 80044f8:	e014      	b.n	8004524 <FSMC_ClearFlag+0x4c>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004500:	d108      	bne.n	8004514 <FSMC_ClearFlag+0x3c>
  {
    FSMC_Bank3->SR3 &= ~FSMC_FLAG;
 8004502:	4b0c      	ldr	r3, [pc, #48]	; (8004534 <FSMC_ClearFlag+0x5c>)
 8004504:	4a0b      	ldr	r2, [pc, #44]	; (8004534 <FSMC_ClearFlag+0x5c>)
 8004506:	6851      	ldr	r1, [r2, #4]
 8004508:	683a      	ldr	r2, [r7, #0]
 800450a:	ea6f 0202 	mvn.w	r2, r2
 800450e:	400a      	ands	r2, r1
 8004510:	605a      	str	r2, [r3, #4]
 8004512:	e007      	b.n	8004524 <FSMC_ClearFlag+0x4c>
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~FSMC_FLAG;
 8004514:	4b08      	ldr	r3, [pc, #32]	; (8004538 <FSMC_ClearFlag+0x60>)
 8004516:	4a08      	ldr	r2, [pc, #32]	; (8004538 <FSMC_ClearFlag+0x60>)
 8004518:	6851      	ldr	r1, [r2, #4]
 800451a:	683a      	ldr	r2, [r7, #0]
 800451c:	ea6f 0202 	mvn.w	r2, r2
 8004520:	400a      	ands	r2, r1
 8004522:	605a      	str	r2, [r3, #4]
  }
}
 8004524:	f107 070c 	add.w	r7, r7, #12
 8004528:	46bd      	mov	sp, r7
 800452a:	bc80      	pop	{r7}
 800452c:	4770      	bx	lr
 800452e:	bf00      	nop
 8004530:	a0000060 	andge	r0, r0, r0, rrx
 8004534:	a0000080 	andge	r0, r0, r0, lsl #1
 8004538:	a00000a0 	andge	r0, r0, r0, lsr #1

0800453c <FSMC_GetITStatus>:
  *     @arg FSMC_IT_Level: Level edge detection interrupt.
  *     @arg FSMC_IT_FallingEdge: Falling edge detection interrupt. 
  * @retval The new state of FSMC_IT (SET or RESET).
  */
ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)
{
 800453c:	b480      	push	{r7}
 800453e:	b087      	sub	sp, #28
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 8004546:	f04f 0300 	mov.w	r3, #0
 800454a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; 
 800454c:	f04f 0300 	mov.w	r3, #0
 8004550:	613b      	str	r3, [r7, #16]
 8004552:	f04f 0300 	mov.w	r3, #0
 8004556:	60fb      	str	r3, [r7, #12]
 8004558:	f04f 0300 	mov.w	r3, #0
 800455c:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_IT(FSMC_IT));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2b10      	cmp	r3, #16
 8004562:	d103      	bne.n	800456c <FSMC_GetITStatus+0x30>
  {
    tmpsr = FSMC_Bank2->SR2;
 8004564:	4b16      	ldr	r3, [pc, #88]	; (80045c0 <FSMC_GetITStatus+0x84>)
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	613b      	str	r3, [r7, #16]
 800456a:	e00a      	b.n	8004582 <FSMC_GetITStatus+0x46>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004572:	d103      	bne.n	800457c <FSMC_GetITStatus+0x40>
  {
    tmpsr = FSMC_Bank3->SR3;
 8004574:	4b13      	ldr	r3, [pc, #76]	; (80045c4 <FSMC_GetITStatus+0x88>)
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	613b      	str	r3, [r7, #16]
 800457a:	e002      	b.n	8004582 <FSMC_GetITStatus+0x46>
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 800457c:	4b12      	ldr	r3, [pc, #72]	; (80045c8 <FSMC_GetITStatus+0x8c>)
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	613b      	str	r3, [r7, #16]
  } 
  
  itstatus = tmpsr & FSMC_IT;
 8004582:	693a      	ldr	r2, [r7, #16]
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	4013      	ands	r3, r2
 8004588:	60fb      	str	r3, [r7, #12]
  
  itenable = tmpsr & (FSMC_IT >> 3);
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	ea4f 02d3 	mov.w	r2, r3, lsr #3
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	4013      	ands	r3, r2
 8004594:	60bb      	str	r3, [r7, #8]
  if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d006      	beq.n	80045aa <FSMC_GetITStatus+0x6e>
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d003      	beq.n	80045aa <FSMC_GetITStatus+0x6e>
  {
    bitstatus = SET;
 80045a2:	f04f 0301 	mov.w	r3, #1
 80045a6:	75fb      	strb	r3, [r7, #23]
 80045a8:	e002      	b.n	80045b0 <FSMC_GetITStatus+0x74>
  }
  else
  {
    bitstatus = RESET;
 80045aa:	f04f 0300 	mov.w	r3, #0
 80045ae:	75fb      	strb	r3, [r7, #23]
  }
  return bitstatus; 
 80045b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	f107 071c 	add.w	r7, r7, #28
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bc80      	pop	{r7}
 80045bc:	4770      	bx	lr
 80045be:	bf00      	nop
 80045c0:	a0000060 	andge	r0, r0, r0, rrx
 80045c4:	a0000080 	andge	r0, r0, r0, lsl #1
 80045c8:	a00000a0 	andge	r0, r0, r0, lsr #1

080045cc <FSMC_ClearITPendingBit>:
  *     @arg FSMC_IT_Level: Level edge detection interrupt.
  *     @arg FSMC_IT_FallingEdge: Falling edge detection interrupt.
  * @retval None
  */
void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b083      	sub	sp, #12
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
 80045d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2b10      	cmp	r3, #16
 80045da:	d10a      	bne.n	80045f2 <FSMC_ClearITPendingBit+0x26>
  {
    FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
 80045dc:	4b14      	ldr	r3, [pc, #80]	; (8004630 <FSMC_ClearITPendingBit+0x64>)
 80045de:	4a14      	ldr	r2, [pc, #80]	; (8004630 <FSMC_ClearITPendingBit+0x64>)
 80045e0:	6851      	ldr	r1, [r2, #4]
 80045e2:	683a      	ldr	r2, [r7, #0]
 80045e4:	ea4f 02d2 	mov.w	r2, r2, lsr #3
 80045e8:	ea6f 0202 	mvn.w	r2, r2
 80045ec:	400a      	ands	r2, r1
 80045ee:	605a      	str	r2, [r3, #4]
 80045f0:	e018      	b.n	8004624 <FSMC_ClearITPendingBit+0x58>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045f8:	d10a      	bne.n	8004610 <FSMC_ClearITPendingBit+0x44>
  {
    FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
 80045fa:	4b0e      	ldr	r3, [pc, #56]	; (8004634 <FSMC_ClearITPendingBit+0x68>)
 80045fc:	4a0d      	ldr	r2, [pc, #52]	; (8004634 <FSMC_ClearITPendingBit+0x68>)
 80045fe:	6851      	ldr	r1, [r2, #4]
 8004600:	683a      	ldr	r2, [r7, #0]
 8004602:	ea4f 02d2 	mov.w	r2, r2, lsr #3
 8004606:	ea6f 0202 	mvn.w	r2, r2
 800460a:	400a      	ands	r2, r1
 800460c:	605a      	str	r2, [r3, #4]
 800460e:	e009      	b.n	8004624 <FSMC_ClearITPendingBit+0x58>
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
 8004610:	4b09      	ldr	r3, [pc, #36]	; (8004638 <FSMC_ClearITPendingBit+0x6c>)
 8004612:	4a09      	ldr	r2, [pc, #36]	; (8004638 <FSMC_ClearITPendingBit+0x6c>)
 8004614:	6851      	ldr	r1, [r2, #4]
 8004616:	683a      	ldr	r2, [r7, #0]
 8004618:	ea4f 02d2 	mov.w	r2, r2, lsr #3
 800461c:	ea6f 0202 	mvn.w	r2, r2
 8004620:	400a      	ands	r2, r1
 8004622:	605a      	str	r2, [r3, #4]
  }
}
 8004624:	f107 070c 	add.w	r7, r7, #12
 8004628:	46bd      	mov	sp, r7
 800462a:	bc80      	pop	{r7}
 800462c:	4770      	bx	lr
 800462e:	bf00      	nop
 8004630:	a0000060 	andge	r0, r0, r0, rrx
 8004634:	a0000080 	andge	r0, r0, r0, lsl #1
 8004638:	a00000a0 	andge	r0, r0, r0, lsr #1

0800463c <GPIO_DeInit>:
  * @brief  Deinitializes the GPIOx peripheral registers to their default reset values.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b082      	sub	sp, #8
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  if (GPIOx == GPIOA)
 8004644:	687a      	ldr	r2, [r7, #4]
 8004646:	4b3c      	ldr	r3, [pc, #240]	; (8004738 <GPIO_DeInit+0xfc>)
 8004648:	429a      	cmp	r2, r3
 800464a:	d10c      	bne.n	8004666 <GPIO_DeInit+0x2a>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 800464c:	f04f 0004 	mov.w	r0, #4
 8004650:	f04f 0101 	mov.w	r1, #1
 8004654:	f001 fcb4 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 8004658:	f04f 0004 	mov.w	r0, #4
 800465c:	f04f 0100 	mov.w	r1, #0
 8004660:	f001 fcae 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
 8004664:	e064      	b.n	8004730 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOB)
 8004666:	687a      	ldr	r2, [r7, #4]
 8004668:	4b34      	ldr	r3, [pc, #208]	; (800473c <GPIO_DeInit+0x100>)
 800466a:	429a      	cmp	r2, r3
 800466c:	d10c      	bne.n	8004688 <GPIO_DeInit+0x4c>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 800466e:	f04f 0008 	mov.w	r0, #8
 8004672:	f04f 0101 	mov.w	r1, #1
 8004676:	f001 fca3 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 800467a:	f04f 0008 	mov.w	r0, #8
 800467e:	f04f 0100 	mov.w	r1, #0
 8004682:	f001 fc9d 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
 8004686:	e053      	b.n	8004730 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOC)
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	4b2d      	ldr	r3, [pc, #180]	; (8004740 <GPIO_DeInit+0x104>)
 800468c:	429a      	cmp	r2, r3
 800468e:	d10c      	bne.n	80046aa <GPIO_DeInit+0x6e>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8004690:	f04f 0010 	mov.w	r0, #16
 8004694:	f04f 0101 	mov.w	r1, #1
 8004698:	f001 fc92 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 800469c:	f04f 0010 	mov.w	r0, #16
 80046a0:	f04f 0100 	mov.w	r1, #0
 80046a4:	f001 fc8c 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
 80046a8:	e042      	b.n	8004730 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOD)
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	4b25      	ldr	r3, [pc, #148]	; (8004744 <GPIO_DeInit+0x108>)
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d10c      	bne.n	80046cc <GPIO_DeInit+0x90>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 80046b2:	f04f 0020 	mov.w	r0, #32
 80046b6:	f04f 0101 	mov.w	r1, #1
 80046ba:	f001 fc81 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 80046be:	f04f 0020 	mov.w	r0, #32
 80046c2:	f04f 0100 	mov.w	r1, #0
 80046c6:	f001 fc7b 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
 80046ca:	e031      	b.n	8004730 <GPIO_DeInit+0xf4>
  }    
  else if (GPIOx == GPIOE)
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	4b1e      	ldr	r3, [pc, #120]	; (8004748 <GPIO_DeInit+0x10c>)
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d10c      	bne.n	80046ee <GPIO_DeInit+0xb2>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 80046d4:	f04f 0040 	mov.w	r0, #64	; 0x40
 80046d8:	f04f 0101 	mov.w	r1, #1
 80046dc:	f001 fc70 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 80046e0:	f04f 0040 	mov.w	r0, #64	; 0x40
 80046e4:	f04f 0100 	mov.w	r1, #0
 80046e8:	f001 fc6a 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
 80046ec:	e020      	b.n	8004730 <GPIO_DeInit+0xf4>
  } 
  else if (GPIOx == GPIOF)
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	4b16      	ldr	r3, [pc, #88]	; (800474c <GPIO_DeInit+0x110>)
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d10c      	bne.n	8004710 <GPIO_DeInit+0xd4>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 80046f6:	f04f 0080 	mov.w	r0, #128	; 0x80
 80046fa:	f04f 0101 	mov.w	r1, #1
 80046fe:	f001 fc5f 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 8004702:	f04f 0080 	mov.w	r0, #128	; 0x80
 8004706:	f04f 0100 	mov.w	r1, #0
 800470a:	f001 fc59 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
 800470e:	e00f      	b.n	8004730 <GPIO_DeInit+0xf4>
  }
  else
  {
    if (GPIOx == GPIOG)
 8004710:	687a      	ldr	r2, [r7, #4]
 8004712:	4b0f      	ldr	r3, [pc, #60]	; (8004750 <GPIO_DeInit+0x114>)
 8004714:	429a      	cmp	r2, r3
 8004716:	d10b      	bne.n	8004730 <GPIO_DeInit+0xf4>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 8004718:	f44f 7080 	mov.w	r0, #256	; 0x100
 800471c:	f04f 0101 	mov.w	r1, #1
 8004720:	f001 fc4e 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8004724:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004728:	f04f 0100 	mov.w	r1, #0
 800472c:	f001 fc48 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
    }
  }
}
 8004730:	f107 0708 	add.w	r7, r7, #8
 8004734:	46bd      	mov	sp, r7
 8004736:	bd80      	pop	{r7, pc}
 8004738:	40010800 	andmi	r0, r1, r0, lsl #16
 800473c:	40010c00 	andmi	r0, r1, r0, lsl #24
 8004740:	40011000 	andmi	r1, r1, r0
 8004744:	40011400 	andmi	r1, r1, r0, lsl #8
 8004748:	40011800 	andmi	r1, r1, r0, lsl #16
 800474c:	40011c00 	andmi	r1, r1, r0, lsl #24
 8004750:	40012000 	andmi	r2, r1, r0

08004754 <GPIO_AFIODeInit>:
  *   and EXTI configuration) registers to their default reset values.
  * @param  None
  * @retval None
  */
void GPIO_AFIODeInit(void)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	af00      	add	r7, sp, #0
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8004758:	f04f 0001 	mov.w	r0, #1
 800475c:	f04f 0101 	mov.w	r1, #1
 8004760:	f001 fc2e 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 8004764:	f04f 0001 	mov.w	r0, #1
 8004768:	f04f 0100 	mov.w	r1, #0
 800476c:	f001 fc28 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
}
 8004770:	bd80      	pop	{r7, pc}
 8004772:	bf00      	nop

08004774 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8004774:	b480      	push	{r7}
 8004776:	b089      	sub	sp, #36	; 0x24
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 800477e:	f04f 0300 	mov.w	r3, #0
 8004782:	61fb      	str	r3, [r7, #28]
 8004784:	f04f 0300 	mov.w	r3, #0
 8004788:	613b      	str	r3, [r7, #16]
 800478a:	f04f 0300 	mov.w	r3, #0
 800478e:	61bb      	str	r3, [r7, #24]
 8004790:	f04f 0300 	mov.w	r3, #0
 8004794:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8004796:	f04f 0300 	mov.w	r3, #0
 800479a:	617b      	str	r3, [r7, #20]
 800479c:	f04f 0300 	mov.w	r3, #0
 80047a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	78db      	ldrb	r3, [r3, #3]
 80047a6:	f003 030f 	and.w	r3, r3, #15
 80047aa:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	78db      	ldrb	r3, [r3, #3]
 80047b0:	f003 0310 	and.w	r3, r3, #16
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d004      	beq.n	80047c2 <GPIO_Init+0x4e>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	789b      	ldrb	r3, [r3, #2]
 80047bc:	69fa      	ldr	r2, [r7, #28]
 80047be:	4313      	orrs	r3, r2
 80047c0:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	881b      	ldrh	r3, [r3, #0]
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d04e      	beq.n	800486a <GPIO_Init+0xf6>
  {
    tmpreg = GPIOx->CRL;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80047d2:	f04f 0300 	mov.w	r3, #0
 80047d6:	61bb      	str	r3, [r7, #24]
 80047d8:	e041      	b.n	800485e <GPIO_Init+0xea>
    {
      pos = ((uint32_t)0x01) << pinpos;
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	f04f 0201 	mov.w	r2, #1
 80047e0:	fa02 f303 	lsl.w	r3, r2, r3
 80047e4:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	881b      	ldrh	r3, [r3, #0]
 80047ea:	461a      	mov	r2, r3
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	4013      	ands	r3, r2
 80047f0:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 80047f2:	693a      	ldr	r2, [r7, #16]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d12d      	bne.n	8004856 <GPIO_Init+0xe2>
      {
        pos = pinpos << 2;
 80047fa:	69bb      	ldr	r3, [r7, #24]
 80047fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004800:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f04f 020f 	mov.w	r2, #15
 8004808:	fa02 f303 	lsl.w	r3, r2, r3
 800480c:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	ea6f 0303 	mvn.w	r3, r3
 8004814:	697a      	ldr	r2, [r7, #20]
 8004816:	4013      	ands	r3, r2
 8004818:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	69fa      	ldr	r2, [r7, #28]
 800481e:	fa02 f303 	lsl.w	r3, r2, r3
 8004822:	697a      	ldr	r2, [r7, #20]
 8004824:	4313      	orrs	r3, r2
 8004826:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	78db      	ldrb	r3, [r3, #3]
 800482c:	2b28      	cmp	r3, #40	; 0x28
 800482e:	d107      	bne.n	8004840 <GPIO_Init+0xcc>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8004830:	69bb      	ldr	r3, [r7, #24]
 8004832:	f04f 0201 	mov.w	r2, #1
 8004836:	fa02 f203 	lsl.w	r2, r2, r3
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	615a      	str	r2, [r3, #20]
 800483e:	e00a      	b.n	8004856 <GPIO_Init+0xe2>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	78db      	ldrb	r3, [r3, #3]
 8004844:	2b48      	cmp	r3, #72	; 0x48
 8004846:	d106      	bne.n	8004856 <GPIO_Init+0xe2>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8004848:	69bb      	ldr	r3, [r7, #24]
 800484a:	f04f 0201 	mov.w	r2, #1
 800484e:	fa02 f203 	lsl.w	r2, r2, r3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004856:	69bb      	ldr	r3, [r7, #24]
 8004858:	f103 0301 	add.w	r3, r3, #1
 800485c:	61bb      	str	r3, [r7, #24]
 800485e:	69bb      	ldr	r3, [r7, #24]
 8004860:	2b07      	cmp	r3, #7
 8004862:	d9ba      	bls.n	80047da <GPIO_Init+0x66>
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	697a      	ldr	r2, [r7, #20]
 8004868:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	881b      	ldrh	r3, [r3, #0]
 800486e:	2bff      	cmp	r3, #255	; 0xff
 8004870:	d953      	bls.n	800491a <GPIO_Init+0x1a6>
  {
    tmpreg = GPIOx->CRH;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004878:	f04f 0300 	mov.w	r3, #0
 800487c:	61bb      	str	r3, [r7, #24]
 800487e:	e046      	b.n	800490e <GPIO_Init+0x19a>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8004880:	69bb      	ldr	r3, [r7, #24]
 8004882:	f103 0308 	add.w	r3, r3, #8
 8004886:	f04f 0201 	mov.w	r2, #1
 800488a:	fa02 f303 	lsl.w	r3, r2, r3
 800488e:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	881b      	ldrh	r3, [r3, #0]
 8004894:	461a      	mov	r2, r3
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	4013      	ands	r3, r2
 800489a:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 800489c:	693a      	ldr	r2, [r7, #16]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	429a      	cmp	r2, r3
 80048a2:	d130      	bne.n	8004906 <GPIO_Init+0x192>
      {
        pos = pinpos << 2;
 80048a4:	69bb      	ldr	r3, [r7, #24]
 80048a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80048aa:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f04f 020f 	mov.w	r2, #15
 80048b2:	fa02 f303 	lsl.w	r3, r2, r3
 80048b6:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	ea6f 0303 	mvn.w	r3, r3
 80048be:	697a      	ldr	r2, [r7, #20]
 80048c0:	4013      	ands	r3, r2
 80048c2:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	69fa      	ldr	r2, [r7, #28]
 80048c8:	fa02 f303 	lsl.w	r3, r2, r3
 80048cc:	697a      	ldr	r2, [r7, #20]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	78db      	ldrb	r3, [r3, #3]
 80048d6:	2b28      	cmp	r3, #40	; 0x28
 80048d8:	d108      	bne.n	80048ec <GPIO_Init+0x178>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80048da:	69bb      	ldr	r3, [r7, #24]
 80048dc:	f103 0308 	add.w	r3, r3, #8
 80048e0:	f04f 0201 	mov.w	r2, #1
 80048e4:	fa02 f203 	lsl.w	r2, r2, r3
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	78db      	ldrb	r3, [r3, #3]
 80048f0:	2b48      	cmp	r3, #72	; 0x48
 80048f2:	d108      	bne.n	8004906 <GPIO_Init+0x192>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	f103 0308 	add.w	r3, r3, #8
 80048fa:	f04f 0201 	mov.w	r2, #1
 80048fe:	fa02 f203 	lsl.w	r2, r2, r3
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	611a      	str	r2, [r3, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004906:	69bb      	ldr	r3, [r7, #24]
 8004908:	f103 0301 	add.w	r3, r3, #1
 800490c:	61bb      	str	r3, [r7, #24]
 800490e:	69bb      	ldr	r3, [r7, #24]
 8004910:	2b07      	cmp	r3, #7
 8004912:	d9b5      	bls.n	8004880 <GPIO_Init+0x10c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	697a      	ldr	r2, [r7, #20]
 8004918:	605a      	str	r2, [r3, #4]
  }
}
 800491a:	f107 0724 	add.w	r7, r7, #36	; 0x24
 800491e:	46bd      	mov	sp, r7
 8004920:	bc80      	pop	{r7}
 8004922:	4770      	bx	lr

08004924 <GPIO_StructInit>:
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8004924:	b480      	push	{r7}
 8004926:	b083      	sub	sp, #12
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004932:	801a      	strh	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f04f 0202 	mov.w	r2, #2
 800493a:	709a      	strb	r2, [r3, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f04f 0204 	mov.w	r2, #4
 8004942:	70da      	strb	r2, [r3, #3]
}
 8004944:	f107 070c 	add.w	r7, r7, #12
 8004948:	46bd      	mov	sp, r7
 800494a:	bc80      	pop	{r7}
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop

08004950 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004950:	b480      	push	{r7}
 8004952:	b085      	sub	sp, #20
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	460b      	mov	r3, r1
 800495a:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 800495c:	f04f 0300 	mov.w	r3, #0
 8004960:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	689a      	ldr	r2, [r3, #8]
 8004966:	887b      	ldrh	r3, [r7, #2]
 8004968:	4013      	ands	r3, r2
 800496a:	2b00      	cmp	r3, #0
 800496c:	d003      	beq.n	8004976 <GPIO_ReadInputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 800496e:	f04f 0301 	mov.w	r3, #1
 8004972:	73fb      	strb	r3, [r7, #15]
 8004974:	e002      	b.n	800497c <GPIO_ReadInputDataBit+0x2c>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8004976:	f04f 0300 	mov.w	r3, #0
 800497a:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800497c:	7bfb      	ldrb	r3, [r7, #15]
}
 800497e:	4618      	mov	r0, r3
 8004980:	f107 0714 	add.w	r7, r7, #20
 8004984:	46bd      	mov	sp, r7
 8004986:	bc80      	pop	{r7}
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop

0800498c <GPIO_ReadInputData>:
  * @brief  Reads the specified GPIO input data port.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
 800498c:	b480      	push	{r7}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((uint16_t)GPIOx->IDR);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	b29b      	uxth	r3, r3
}
 800499a:	4618      	mov	r0, r3
 800499c:	f107 070c 	add.w	r7, r7, #12
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bc80      	pop	{r7}
 80049a4:	4770      	bx	lr
 80049a6:	bf00      	nop

080049a8 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b085      	sub	sp, #20
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
 80049b0:	460b      	mov	r3, r1
 80049b2:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80049b4:	f04f 0300 	mov.w	r3, #0
 80049b8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	68da      	ldr	r2, [r3, #12]
 80049be:	887b      	ldrh	r3, [r7, #2]
 80049c0:	4013      	ands	r3, r2
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d003      	beq.n	80049ce <GPIO_ReadOutputDataBit+0x26>
  {
    bitstatus = (uint8_t)Bit_SET;
 80049c6:	f04f 0301 	mov.w	r3, #1
 80049ca:	73fb      	strb	r3, [r7, #15]
 80049cc:	e002      	b.n	80049d4 <GPIO_ReadOutputDataBit+0x2c>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 80049ce:	f04f 0300 	mov.w	r3, #0
 80049d2:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80049d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	f107 0714 	add.w	r7, r7, #20
 80049dc:	46bd      	mov	sp, r7
 80049de:	bc80      	pop	{r7}
 80049e0:	4770      	bx	lr
 80049e2:	bf00      	nop

080049e4 <GPIO_ReadOutputData>:
  * @brief  Reads the specified GPIO output data port.
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b083      	sub	sp, #12
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((uint16_t)GPIOx->ODR);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	b29b      	uxth	r3, r3
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	f107 070c 	add.w	r7, r7, #12
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bc80      	pop	{r7}
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop

08004a00 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
 8004a08:	460b      	mov	r3, r1
 8004a0a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8004a0c:	887a      	ldrh	r2, [r7, #2]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	611a      	str	r2, [r3, #16]
}
 8004a12:	f107 070c 	add.w	r7, r7, #12
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bc80      	pop	{r7}
 8004a1a:	4770      	bx	lr

08004a1c <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b083      	sub	sp, #12
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
 8004a24:	460b      	mov	r3, r1
 8004a26:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8004a28:	887a      	ldrh	r2, [r7, #2]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	615a      	str	r2, [r3, #20]
}
 8004a2e:	f107 070c 	add.w	r7, r7, #12
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bc80      	pop	{r7}
 8004a36:	4770      	bx	lr

08004a38 <GPIO_WriteBit>:
  *     @arg Bit_RESET: to clear the port pin
  *     @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b083      	sub	sp, #12
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	4613      	mov	r3, r2
 8004a42:	460a      	mov	r2, r1
 8004a44:	807a      	strh	r2, [r7, #2]
 8004a46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8004a48:	787b      	ldrb	r3, [r7, #1]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d003      	beq.n	8004a56 <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a4e:	887a      	ldrh	r2, [r7, #2]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	611a      	str	r2, [r3, #16]
 8004a54:	e002      	b.n	8004a5c <GPIO_WriteBit+0x24>
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8004a56:	887a      	ldrh	r2, [r7, #2]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	615a      	str	r2, [r3, #20]
  }
}
 8004a5c:	f107 070c 	add.w	r7, r7, #12
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bc80      	pop	{r7}
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop

08004a68 <GPIO_Write>:
  * @param  GPIOx: where x can be (A..G) to select the GPIO peripheral.
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	460b      	mov	r3, r1
 8004a72:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 8004a74:	887a      	ldrh	r2, [r7, #2]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	60da      	str	r2, [r3, #12]
}
 8004a7a:	f107 070c 	add.w	r7, r7, #12
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bc80      	pop	{r7}
 8004a82:	4770      	bx	lr

08004a84 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b085      	sub	sp, #20
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	460b      	mov	r3, r1
 8004a8e:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0x00010000;
 8004a90:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004a94:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8004a96:	887b      	ldrh	r3, [r7, #2]
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	68fa      	ldr	r2, [r7, #12]
 8004aa2:	619a      	str	r2, [r3, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8004aa4:	887a      	ldrh	r2, [r7, #2]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	619a      	str	r2, [r3, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	68fa      	ldr	r2, [r7, #12]
 8004aae:	619a      	str	r2, [r3, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	699b      	ldr	r3, [r3, #24]
 8004ab4:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	699b      	ldr	r3, [r3, #24]
 8004aba:	60fb      	str	r3, [r7, #12]
}
 8004abc:	f107 0714 	add.w	r7, r7, #20
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bc80      	pop	{r7}
 8004ac4:	4770      	bx	lr
 8004ac6:	bf00      	nop

08004ac8 <GPIO_EventOutputConfig>:
  * @param  GPIO_PinSource: specifies the pin for the Event output.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EventOutputConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b085      	sub	sp, #20
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	4602      	mov	r2, r0
 8004ad0:	460b      	mov	r3, r1
 8004ad2:	71fa      	strb	r2, [r7, #7]
 8004ad4:	71bb      	strb	r3, [r7, #6]
  uint32_t tmpreg = 0x00;
 8004ad6:	f04f 0300 	mov.w	r3, #0
 8004ada:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8004adc:	4b0c      	ldr	r3, [pc, #48]	; (8004b10 <GPIO_EventOutputConfig+0x48>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	60fb      	str	r3, [r7, #12]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8004ae2:	68fa      	ldr	r2, [r7, #12]
 8004ae4:	f64f 7380 	movw	r3, #65408	; 0xff80
 8004ae8:	4013      	ands	r3, r2
 8004aea:	60fb      	str	r3, [r7, #12]
  tmpreg |= (uint32_t)GPIO_PortSource << 0x04;
 8004aec:	79fb      	ldrb	r3, [r7, #7]
 8004aee:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8004af2:	68fa      	ldr	r2, [r7, #12]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	60fb      	str	r3, [r7, #12]
  tmpreg |= GPIO_PinSource;
 8004af8:	79bb      	ldrb	r3, [r7, #6]
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	60fb      	str	r3, [r7, #12]
  AFIO->EVCR = tmpreg;
 8004b00:	4b03      	ldr	r3, [pc, #12]	; (8004b10 <GPIO_EventOutputConfig+0x48>)
 8004b02:	68fa      	ldr	r2, [r7, #12]
 8004b04:	601a      	str	r2, [r3, #0]
}
 8004b06:	f107 0714 	add.w	r7, r7, #20
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bc80      	pop	{r7}
 8004b0e:	4770      	bx	lr
 8004b10:	40010000 	andmi	r0, r1, r0

08004b14 <GPIO_EventOutputCmd>:
  * @param  NewState: new state of the Event output.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_EventOutputCmd(FunctionalState NewState)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) EVCR_EVOE_BB = (uint32_t)NewState;
 8004b1e:	4b04      	ldr	r3, [pc, #16]	; (8004b30 <GPIO_EventOutputCmd+0x1c>)
 8004b20:	79fa      	ldrb	r2, [r7, #7]
 8004b22:	601a      	str	r2, [r3, #0]
}
 8004b24:	f107 070c 	add.w	r7, r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bc80      	pop	{r7}
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	4220001c 	eormi	r0, r0, #28

08004b34 <GPIO_PinRemapConfig>:
  * @param  NewState: new state of the port pin remapping.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void GPIO_PinRemapConfig(uint32_t GPIO_Remap, FunctionalState NewState)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b087      	sub	sp, #28
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	460b      	mov	r3, r1
 8004b3e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp = 0x00, tmp1 = 0x00, tmpreg = 0x00, tmpmask = 0x00;
 8004b40:	f04f 0300 	mov.w	r3, #0
 8004b44:	613b      	str	r3, [r7, #16]
 8004b46:	f04f 0300 	mov.w	r3, #0
 8004b4a:	60fb      	str	r3, [r7, #12]
 8004b4c:	f04f 0300 	mov.w	r3, #0
 8004b50:	617b      	str	r3, [r7, #20]
 8004b52:	f04f 0300 	mov.w	r3, #0
 8004b56:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if((GPIO_Remap & 0x80000000) == 0x80000000)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	da03      	bge.n	8004b66 <GPIO_PinRemapConfig+0x32>
  {
    tmpreg = AFIO->MAPR2;
 8004b5e:	4b34      	ldr	r3, [pc, #208]	; (8004c30 <GPIO_PinRemapConfig+0xfc>)
 8004b60:	69db      	ldr	r3, [r3, #28]
 8004b62:	617b      	str	r3, [r7, #20]
 8004b64:	e002      	b.n	8004b6c <GPIO_PinRemapConfig+0x38>
  }
  else
  {
    tmpreg = AFIO->MAPR;
 8004b66:	4b32      	ldr	r3, [pc, #200]	; (8004c30 <GPIO_PinRemapConfig+0xfc>)
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	617b      	str	r3, [r7, #20]
  }

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8004b72:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8004b76:	60bb      	str	r3, [r7, #8]
  tmp = GPIO_Remap & LSB_MASK;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8004b7e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8004b82:	613b      	str	r3, [r7, #16]

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004b8a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004b8e:	d10a      	bne.n	8004ba6 <GPIO_PinRemapConfig+0x72>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8004b96:	617b      	str	r3, [r7, #20]
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8004b98:	4b25      	ldr	r3, [pc, #148]	; (8004c30 <GPIO_PinRemapConfig+0xfc>)
 8004b9a:	4a25      	ldr	r2, [pc, #148]	; (8004c30 <GPIO_PinRemapConfig+0xfc>)
 8004b9c:	6852      	ldr	r2, [r2, #4]
 8004b9e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004ba2:	605a      	str	r2, [r3, #4]
 8004ba4:	e026      	b.n	8004bf4 <GPIO_PinRemapConfig+0xc0>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d010      	beq.n	8004bd2 <GPIO_PinRemapConfig+0x9e>
  {
    tmp1 = ((uint32_t)0x03) << tmpmask;
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	f04f 0203 	mov.w	r2, #3
 8004bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bba:	60fb      	str	r3, [r7, #12]
    tmpreg &= ~tmp1;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	ea6f 0303 	mvn.w	r3, r3
 8004bc2:	697a      	ldr	r2, [r7, #20]
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8004bce:	617b      	str	r3, [r7, #20]
 8004bd0:	e010      	b.n	8004bf4 <GPIO_PinRemapConfig+0xc0>
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8004bd8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8004bdc:	693a      	ldr	r2, [r7, #16]
 8004bde:	fa02 f303 	lsl.w	r3, r2, r3
 8004be2:	ea6f 0303 	mvn.w	r3, r3
 8004be6:	697a      	ldr	r2, [r7, #20]
 8004be8:	4013      	ands	r3, r2
 8004bea:	617b      	str	r3, [r7, #20]
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
 8004bf2:	617b      	str	r3, [r7, #20]
  }

  if (NewState != DISABLE)
 8004bf4:	78fb      	ldrb	r3, [r7, #3]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d00a      	beq.n	8004c10 <GPIO_PinRemapConfig+0xdc>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8004c00:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8004c04:	693a      	ldr	r2, [r7, #16]
 8004c06:	fa02 f303 	lsl.w	r3, r2, r3
 8004c0a:	697a      	ldr	r2, [r7, #20]
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	617b      	str	r3, [r7, #20]
  }

  if((GPIO_Remap & 0x80000000) == 0x80000000)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	da03      	bge.n	8004c1e <GPIO_PinRemapConfig+0xea>
  {
    AFIO->MAPR2 = tmpreg;
 8004c16:	4b06      	ldr	r3, [pc, #24]	; (8004c30 <GPIO_PinRemapConfig+0xfc>)
 8004c18:	697a      	ldr	r2, [r7, #20]
 8004c1a:	61da      	str	r2, [r3, #28]
 8004c1c:	e002      	b.n	8004c24 <GPIO_PinRemapConfig+0xf0>
  }
  else
  {
    AFIO->MAPR = tmpreg;
 8004c1e:	4b04      	ldr	r3, [pc, #16]	; (8004c30 <GPIO_PinRemapConfig+0xfc>)
 8004c20:	697a      	ldr	r2, [r7, #20]
 8004c22:	605a      	str	r2, [r3, #4]
  }  
}
 8004c24:	f107 071c 	add.w	r7, r7, #28
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bc80      	pop	{r7}
 8004c2c:	4770      	bx	lr
 8004c2e:	bf00      	nop
 8004c30:	40010000 	andmi	r0, r1, r0

08004c34 <GPIO_EXTILineConfig>:
  * @param  GPIO_PinSource: specifies the EXTI line to be configured.
  *   This parameter can be GPIO_PinSourcex where x can be (0..15).
  * @retval None
  */
void GPIO_EXTILineConfig(uint8_t GPIO_PortSource, uint8_t GPIO_PinSource)
{
 8004c34:	b490      	push	{r4, r7}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	460b      	mov	r3, r1
 8004c3e:	71fa      	strb	r2, [r7, #7]
 8004c40:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8004c42:	f04f 0300 	mov.w	r3, #0
 8004c46:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (GPIO_PinSource & (uint8_t)0x03));
 8004c48:	79bb      	ldrb	r3, [r7, #6]
 8004c4a:	f003 0303 	and.w	r3, r3, #3
 8004c4e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004c52:	f04f 020f 	mov.w	r2, #15
 8004c56:	fa02 f303 	lsl.w	r3, r2, r3
 8004c5a:	60fb      	str	r3, [r7, #12]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8004c5c:	4b1a      	ldr	r3, [pc, #104]	; (8004cc8 <GPIO_EXTILineConfig+0x94>)
 8004c5e:	79ba      	ldrb	r2, [r7, #6]
 8004c60:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8004c64:	b2d2      	uxtb	r2, r2
 8004c66:	4918      	ldr	r1, [pc, #96]	; (8004cc8 <GPIO_EXTILineConfig+0x94>)
 8004c68:	79b8      	ldrb	r0, [r7, #6]
 8004c6a:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8004c6e:	b2c0      	uxtb	r0, r0
 8004c70:	f100 0002 	add.w	r0, r0, #2
 8004c74:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8004c78:	68f9      	ldr	r1, [r7, #12]
 8004c7a:	ea6f 0101 	mvn.w	r1, r1
 8004c7e:	4001      	ands	r1, r0
 8004c80:	f102 0202 	add.w	r2, r2, #2
 8004c84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((uint32_t)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (uint8_t)0x03)));
 8004c88:	4b0f      	ldr	r3, [pc, #60]	; (8004cc8 <GPIO_EXTILineConfig+0x94>)
 8004c8a:	79ba      	ldrb	r2, [r7, #6]
 8004c8c:	ea4f 0292 	mov.w	r2, r2, lsr #2
 8004c90:	b2d2      	uxtb	r2, r2
 8004c92:	490d      	ldr	r1, [pc, #52]	; (8004cc8 <GPIO_EXTILineConfig+0x94>)
 8004c94:	79b8      	ldrb	r0, [r7, #6]
 8004c96:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8004c9a:	b2c0      	uxtb	r0, r0
 8004c9c:	f100 0002 	add.w	r0, r0, #2
 8004ca0:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8004ca4:	79fc      	ldrb	r4, [r7, #7]
 8004ca6:	79b9      	ldrb	r1, [r7, #6]
 8004ca8:	f001 0103 	and.w	r1, r1, #3
 8004cac:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8004cb0:	fa04 f101 	lsl.w	r1, r4, r1
 8004cb4:	4301      	orrs	r1, r0
 8004cb6:	f102 0202 	add.w	r2, r2, #2
 8004cba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8004cbe:	f107 0710 	add.w	r7, r7, #16
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bc90      	pop	{r4, r7}
 8004cc6:	4770      	bx	lr
 8004cc8:	40010000 	andmi	r0, r1, r0

08004ccc <GPIO_ETH_MediaInterfaceConfig>:
  *     @arg GPIO_ETH_MediaInterface_MII: MII mode
  *     @arg GPIO_ETH_MediaInterface_RMII: RMII mode    
  * @retval None
  */
void GPIO_ETH_MediaInterfaceConfig(uint32_t GPIO_ETH_MediaInterface) 
{ 
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
  assert_param(IS_GPIO_ETH_MEDIA_INTERFACE(GPIO_ETH_MediaInterface)); 

  /* Configure MII_RMII selection bit */ 
  *(__IO uint32_t *) MAPR_MII_RMII_SEL_BB = GPIO_ETH_MediaInterface; 
 8004cd4:	4b03      	ldr	r3, [pc, #12]	; (8004ce4 <GPIO_ETH_MediaInterfaceConfig+0x18>)
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	601a      	str	r2, [r3, #0]
}
 8004cda:	f107 070c 	add.w	r7, r7, #12
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bc80      	pop	{r7}
 8004ce2:	4770      	bx	lr
 8004ce4:	422000dc 	eormi	r0, r0, #220	; 0xdc

08004ce8 <I2C_DeInit>:
  * @brief  Deinitializes the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 8004cf0:	687a      	ldr	r2, [r7, #4]
 8004cf2:	4b10      	ldr	r3, [pc, #64]	; (8004d34 <I2C_DeInit+0x4c>)
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d10c      	bne.n	8004d12 <I2C_DeInit+0x2a>
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 8004cf8:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8004cfc:	f04f 0101 	mov.w	r1, #1
 8004d00:	f001 f97e 	bl	8006000 <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
 8004d04:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8004d08:	f04f 0100 	mov.w	r1, #0
 8004d0c:	f001 f978 	bl	8006000 <RCC_APB1PeriphResetCmd>
 8004d10:	e00b      	b.n	8004d2a <I2C_DeInit+0x42>
  }
  else
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 8004d12:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8004d16:	f04f 0101 	mov.w	r1, #1
 8004d1a:	f001 f971 	bl	8006000 <RCC_APB1PeriphResetCmd>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
 8004d1e:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8004d22:	f04f 0100 	mov.w	r1, #0
 8004d26:	f001 f96b 	bl	8006000 <RCC_APB1PeriphResetCmd>
  }
}
 8004d2a:	f107 0708 	add.w	r7, r7, #8
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	bd80      	pop	{r7, pc}
 8004d32:	bf00      	nop
 8004d34:	40005400 	andmi	r5, r0, r0, lsl #8

08004d38 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
  *   contains the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b08a      	sub	sp, #40	; 0x28
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, freqrange = 0;
 8004d42:	f04f 0300 	mov.w	r3, #0
 8004d46:	84fb      	strh	r3, [r7, #38]	; 0x26
 8004d48:	f04f 0300 	mov.w	r3, #0
 8004d4c:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t result = 0x04;
 8004d4e:	f04f 0304 	mov.w	r3, #4
 8004d52:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint32_t pclk1 = 8000000;
 8004d54:	4b5d      	ldr	r3, [pc, #372]	; (8004ecc <I2C_Init+0x194>)
 8004d56:	61fb      	str	r3, [r7, #28]
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	889b      	ldrh	r3, [r3, #4]
 8004d5c:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= CR2_FREQ_Reset;
 8004d5e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004d60:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004d64:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8004d66:	f107 0308 	add.w	r3, r7, #8
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f001 f80a 	bl	8005d84 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	61fb      	str	r3, [r7, #28]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8004d74:	69fa      	ldr	r2, [r7, #28]
 8004d76:	4b56      	ldr	r3, [pc, #344]	; (8004ed0 <I2C_Init+0x198>)
 8004d78:	fba3 1302 	umull	r1, r3, r3, r2
 8004d7c:	ea4f 4393 	mov.w	r3, r3, lsr #18
 8004d80:	847b      	strh	r3, [r7, #34]	; 0x22
  tmpreg |= freqrange;
 8004d82:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004d84:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004d86:	4313      	orrs	r3, r2
 8004d88:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004d8e:	809a      	strh	r2, [r3, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= CR1_PE_Reset;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	881b      	ldrh	r3, [r3, #0]
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	f023 0301 	bic.w	r3, r3, #1
 8004d9a:	b29a      	uxth	r2, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	801a      	strh	r2, [r3, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;
 8004da0:	f04f 0300 	mov.w	r3, #0
 8004da4:	84fb      	strh	r3, [r7, #38]	; 0x26

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	4b4a      	ldr	r3, [pc, #296]	; (8004ed4 <I2C_Init+0x19c>)
 8004dac:	429a      	cmp	r2, r3
 8004dae:	d818      	bhi.n	8004de2 <I2C_Init+0xaa>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004db8:	69fa      	ldr	r2, [r7, #28]
 8004dba:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dbe:	84bb      	strh	r3, [r7, #36]	; 0x24
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 8004dc0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004dc2:	2b03      	cmp	r3, #3
 8004dc4:	d802      	bhi.n	8004dcc <I2C_Init+0x94>
    {
      /* Set minimum allowed value */
      result = 0x04;  
 8004dc6:	f04f 0304 	mov.w	r3, #4
 8004dca:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 8004dcc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004dce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 8004dd4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004dd6:	f103 0301 	add.w	r3, r3, #1
 8004dda:	b29a      	uxth	r2, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	841a      	strh	r2, [r3, #32]
 8004de0:	e048      	b.n	8004e74 <I2C_Init+0x13c>
  }
  /* Configure speed in fast mode */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	88da      	ldrh	r2, [r3, #6]
 8004de6:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d10a      	bne.n	8004e04 <I2C_Init+0xcc>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	4613      	mov	r3, r2
 8004df4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004df8:	189b      	adds	r3, r3, r2
 8004dfa:	69fa      	ldr	r2, [r7, #28]
 8004dfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e00:	84bb      	strh	r3, [r7, #36]	; 0x24
 8004e02:	e010      	b.n	8004e26 <I2C_Init+0xee>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	4613      	mov	r3, r2
 8004e0a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004e0e:	189b      	adds	r3, r3, r2
 8004e10:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8004e14:	189b      	adds	r3, r3, r2
 8004e16:	69fa      	ldr	r2, [r7, #28]
 8004e18:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e1c:	84bb      	strh	r3, [r7, #36]	; 0x24
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 8004e1e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004e20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e24:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* Test if CCR value is under 0x1*/
    if ((result & CCR_CCR_Set) == 0)
 8004e26:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004e28:	ea4f 5303 	mov.w	r3, r3, lsl #20
 8004e2c:	ea4f 5313 	mov.w	r3, r3, lsr #20
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d103      	bne.n	8004e3c <I2C_Init+0x104>
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 8004e34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004e36:	f043 0301 	orr.w	r3, r3, #1
 8004e3a:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | CCR_FS_Set);
 8004e3c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004e3e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004e40:	4313      	orrs	r3, r2
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e4c:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8004e4e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004e50:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004e54:	fb02 f303 	mul.w	r3, r2, r3
 8004e58:	4a1f      	ldr	r2, [pc, #124]	; (8004ed8 <I2C_Init+0x1a0>)
 8004e5a:	fb82 1203 	smull	r1, r2, r2, r3
 8004e5e:	ea4f 12a2 	mov.w	r2, r2, asr #6
 8004e62:	ea4f 73e3 	mov.w	r3, r3, asr #31
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	b29b      	uxth	r3, r3
 8004e6a:	f103 0301 	add.w	r3, r3, #1
 8004e6e:	b29a      	uxth	r2, r3
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	841a      	strh	r2, [r3, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004e78:	839a      	strh	r2, [r3, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= CR1_PE_Set;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	881b      	ldrh	r3, [r3, #0]
 8004e7e:	b29b      	uxth	r3, r3
 8004e80:	f043 0301 	orr.w	r3, r3, #1
 8004e84:	b29a      	uxth	r2, r3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	881b      	ldrh	r3, [r3, #0]
 8004e8e:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_Mask;
 8004e90:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004e92:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 8004e96:	f023 0302 	bic.w	r3, r3, #2
 8004e9a:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	889a      	ldrh	r2, [r3, #4]
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	895b      	ldrh	r3, [r3, #10]
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	b29a      	uxth	r2, r3
 8004ea8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	84fb      	strh	r3, [r7, #38]	; 0x26
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004eb2:	801a      	strh	r2, [r3, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	899a      	ldrh	r2, [r3, #12]
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	891b      	ldrh	r3, [r3, #8]
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	b29a      	uxth	r2, r3
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	811a      	strh	r2, [r3, #8]
}
 8004ec4:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 8004ed0:	431bde83 	tstmi	fp, #2096	; 0x830
 8004ed4:	000186a0 	andeq	r8, r1, r0, lsr #13
 8004ed8:	10624dd3 	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>

08004edc <I2C_StructInit>:
  * @brief  Fills each I2C_InitStruct member with its default value.
  * @param  I2C_InitStruct: pointer to an I2C_InitTypeDef structure which will be initialized.
  * @retval None
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b083      	sub	sp, #12
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004eea:	601a      	str	r2, [r3, #0]
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	f04f 0200 	mov.w	r2, #0
 8004ef2:	809a      	strh	r2, [r3, #4]
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 8004efa:	80da      	strh	r2, [r3, #6]
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	f04f 0200 	mov.w	r2, #0
 8004f02:	811a      	strh	r2, [r3, #8]
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f04f 0200 	mov.w	r2, #0
 8004f0a:	815a      	strh	r2, [r3, #10]
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004f12:	819a      	strh	r2, [r3, #12]
}
 8004f14:	f107 070c 	add.w	r7, r7, #12
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bc80      	pop	{r7}
 8004f1c:	4770      	bx	lr
 8004f1e:	bf00      	nop

08004f20 <I2C_Cmd>:
  * @param  NewState: new state of the I2Cx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b083      	sub	sp, #12
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
 8004f28:	460b      	mov	r3, r1
 8004f2a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004f2c:	78fb      	ldrb	r3, [r7, #3]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d008      	beq.n	8004f44 <I2C_Cmd+0x24>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= CR1_PE_Set;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	881b      	ldrh	r3, [r3, #0]
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	f043 0301 	orr.w	r3, r3, #1
 8004f3c:	b29a      	uxth	r2, r3
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	801a      	strh	r2, [r3, #0]
 8004f42:	e007      	b.n	8004f54 <I2C_Cmd+0x34>
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= CR1_PE_Reset;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	881b      	ldrh	r3, [r3, #0]
 8004f48:	b29b      	uxth	r3, r3
 8004f4a:	f023 0301 	bic.w	r3, r3, #1
 8004f4e:	b29a      	uxth	r2, r3
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	801a      	strh	r2, [r3, #0]
  }
}
 8004f54:	f107 070c 	add.w	r7, r7, #12
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bc80      	pop	{r7}
 8004f5c:	4770      	bx	lr
 8004f5e:	bf00      	nop

08004f60 <I2C_DMACmd>:
  * @param  NewState: new state of the I2C DMA transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b083      	sub	sp, #12
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
 8004f68:	460b      	mov	r3, r1
 8004f6a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004f6c:	78fb      	ldrb	r3, [r7, #3]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d008      	beq.n	8004f84 <I2C_DMACmd+0x24>
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= CR2_DMAEN_Set;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	889b      	ldrh	r3, [r3, #4]
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004f7c:	b29a      	uxth	r2, r3
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	809a      	strh	r2, [r3, #4]
 8004f82:	e007      	b.n	8004f94 <I2C_DMACmd+0x34>
  }
  else
  {
    /* Disable the selected I2C DMA requests */
    I2Cx->CR2 &= CR2_DMAEN_Reset;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	889b      	ldrh	r3, [r3, #4]
 8004f88:	b29b      	uxth	r3, r3
 8004f8a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004f8e:	b29a      	uxth	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	809a      	strh	r2, [r3, #4]
  }
}
 8004f94:	f107 070c 	add.w	r7, r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bc80      	pop	{r7}
 8004f9c:	4770      	bx	lr
 8004f9e:	bf00      	nop

08004fa0 <I2C_DMALastTransferCmd>:
  * @param  NewState: new state of the I2C DMA last transfer.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b083      	sub	sp, #12
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	460b      	mov	r3, r1
 8004faa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004fac:	78fb      	ldrb	r3, [r7, #3]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d008      	beq.n	8004fc4 <I2C_DMALastTransferCmd+0x24>
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= CR2_LAST_Set;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	889b      	ldrh	r3, [r3, #4]
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004fbc:	b29a      	uxth	r2, r3
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	809a      	strh	r2, [r3, #4]
 8004fc2:	e007      	b.n	8004fd4 <I2C_DMALastTransferCmd+0x34>
  }
  else
  {
    /* Next DMA transfer is not the last transfer */
    I2Cx->CR2 &= CR2_LAST_Reset;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	889b      	ldrh	r3, [r3, #4]
 8004fc8:	b29b      	uxth	r3, r3
 8004fca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004fce:	b29a      	uxth	r2, r3
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	809a      	strh	r2, [r3, #4]
  }
}
 8004fd4:	f107 070c 	add.w	r7, r7, #12
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bc80      	pop	{r7}
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop

08004fe0 <I2C_GenerateSTART>:
  * @param  NewState: new state of the I2C START condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b083      	sub	sp, #12
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	460b      	mov	r3, r1
 8004fea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004fec:	78fb      	ldrb	r3, [r7, #3]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d008      	beq.n	8005004 <I2C_GenerateSTART+0x24>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= CR1_START_Set;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	881b      	ldrh	r3, [r3, #0]
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ffc:	b29a      	uxth	r2, r3
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	801a      	strh	r2, [r3, #0]
 8005002:	e007      	b.n	8005014 <I2C_GenerateSTART+0x34>
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= CR1_START_Reset;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	881b      	ldrh	r3, [r3, #0]
 8005008:	b29b      	uxth	r3, r3
 800500a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800500e:	b29a      	uxth	r2, r3
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	801a      	strh	r2, [r3, #0]
  }
}
 8005014:	f107 070c 	add.w	r7, r7, #12
 8005018:	46bd      	mov	sp, r7
 800501a:	bc80      	pop	{r7}
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop

08005020 <I2C_GenerateSTOP>:
  * @param  NewState: new state of the I2C STOP condition generation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	460b      	mov	r3, r1
 800502a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800502c:	78fb      	ldrb	r3, [r7, #3]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d008      	beq.n	8005044 <I2C_GenerateSTOP+0x24>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= CR1_STOP_Set;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	881b      	ldrh	r3, [r3, #0]
 8005036:	b29b      	uxth	r3, r3
 8005038:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800503c:	b29a      	uxth	r2, r3
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	801a      	strh	r2, [r3, #0]
 8005042:	e007      	b.n	8005054 <I2C_GenerateSTOP+0x34>
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= CR1_STOP_Reset;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	881b      	ldrh	r3, [r3, #0]
 8005048:	b29b      	uxth	r3, r3
 800504a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800504e:	b29a      	uxth	r2, r3
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	801a      	strh	r2, [r3, #0]
  }
}
 8005054:	f107 070c 	add.w	r7, r7, #12
 8005058:	46bd      	mov	sp, r7
 800505a:	bc80      	pop	{r7}
 800505c:	4770      	bx	lr
 800505e:	bf00      	nop

08005060 <I2C_AcknowledgeConfig>:
  * @param  NewState: new state of the I2C Acknowledgement.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8005060:	b480      	push	{r7}
 8005062:	b083      	sub	sp, #12
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
 8005068:	460b      	mov	r3, r1
 800506a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800506c:	78fb      	ldrb	r3, [r7, #3]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d008      	beq.n	8005084 <I2C_AcknowledgeConfig+0x24>
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= CR1_ACK_Set;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	881b      	ldrh	r3, [r3, #0]
 8005076:	b29b      	uxth	r3, r3
 8005078:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800507c:	b29a      	uxth	r2, r3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	801a      	strh	r2, [r3, #0]
 8005082:	e007      	b.n	8005094 <I2C_AcknowledgeConfig+0x34>
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= CR1_ACK_Reset;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	881b      	ldrh	r3, [r3, #0]
 8005088:	b29b      	uxth	r3, r3
 800508a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800508e:	b29a      	uxth	r2, r3
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	801a      	strh	r2, [r3, #0]
  }
}
 8005094:	f107 070c 	add.w	r7, r7, #12
 8005098:	46bd      	mov	sp, r7
 800509a:	bc80      	pop	{r7}
 800509c:	4770      	bx	lr
 800509e:	bf00      	nop

080050a0 <I2C_OwnAddress2Config>:
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @param  Address: specifies the 7bit I2C own address2.
  * @retval None.
  */
void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint8_t Address)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b085      	sub	sp, #20
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
 80050a8:	460b      	mov	r3, r1
 80050aa:	70fb      	strb	r3, [r7, #3]
  uint16_t tmpreg = 0;
 80050ac:	f04f 0300 	mov.w	r3, #0
 80050b0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	899b      	ldrh	r3, [r3, #12]
 80050b6:	81fb      	strh	r3, [r7, #14]

  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= OAR2_ADD2_Reset;
 80050b8:	89fb      	ldrh	r3, [r7, #14]
 80050ba:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 80050be:	81fb      	strh	r3, [r7, #14]

  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
 80050c0:	78fb      	ldrb	r3, [r7, #3]
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80050c8:	b29a      	uxth	r2, r3
 80050ca:	89fb      	ldrh	r3, [r7, #14]
 80050cc:	4313      	orrs	r3, r2
 80050ce:	b29b      	uxth	r3, r3
 80050d0:	81fb      	strh	r3, [r7, #14]

  /* Store the new register value */
  I2Cx->OAR2 = tmpreg;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	89fa      	ldrh	r2, [r7, #14]
 80050d6:	819a      	strh	r2, [r3, #12]
}
 80050d8:	f107 0714 	add.w	r7, r7, #20
 80050dc:	46bd      	mov	sp, r7
 80050de:	bc80      	pop	{r7}
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop

080050e4 <I2C_DualAddressCmd>:
  * @param  NewState: new state of the I2C dual addressing mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b083      	sub	sp, #12
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
 80050ec:	460b      	mov	r3, r1
 80050ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80050f0:	78fb      	ldrb	r3, [r7, #3]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d008      	beq.n	8005108 <I2C_DualAddressCmd+0x24>
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= OAR2_ENDUAL_Set;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	899b      	ldrh	r3, [r3, #12]
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	f043 0301 	orr.w	r3, r3, #1
 8005100:	b29a      	uxth	r2, r3
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	819a      	strh	r2, [r3, #12]
 8005106:	e007      	b.n	8005118 <I2C_DualAddressCmd+0x34>
  }
  else
  {
    /* Disable dual addressing mode */
    I2Cx->OAR2 &= OAR2_ENDUAL_Reset;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	899b      	ldrh	r3, [r3, #12]
 800510c:	b29b      	uxth	r3, r3
 800510e:	f023 0301 	bic.w	r3, r3, #1
 8005112:	b29a      	uxth	r2, r3
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	819a      	strh	r2, [r3, #12]
  }
}
 8005118:	f107 070c 	add.w	r7, r7, #12
 800511c:	46bd      	mov	sp, r7
 800511e:	bc80      	pop	{r7}
 8005120:	4770      	bx	lr
 8005122:	bf00      	nop

08005124 <I2C_GeneralCallCmd>:
  * @param  NewState: new state of the I2C General call.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8005124:	b480      	push	{r7}
 8005126:	b083      	sub	sp, #12
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
 800512c:	460b      	mov	r3, r1
 800512e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005130:	78fb      	ldrb	r3, [r7, #3]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d008      	beq.n	8005148 <I2C_GeneralCallCmd+0x24>
  {
    /* Enable generall call */
    I2Cx->CR1 |= CR1_ENGC_Set;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	881b      	ldrh	r3, [r3, #0]
 800513a:	b29b      	uxth	r3, r3
 800513c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005140:	b29a      	uxth	r2, r3
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	801a      	strh	r2, [r3, #0]
 8005146:	e007      	b.n	8005158 <I2C_GeneralCallCmd+0x34>
  }
  else
  {
    /* Disable generall call */
    I2Cx->CR1 &= CR1_ENGC_Reset;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	881b      	ldrh	r3, [r3, #0]
 800514c:	b29b      	uxth	r3, r3
 800514e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005152:	b29a      	uxth	r2, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	801a      	strh	r2, [r3, #0]
  }
}
 8005158:	f107 070c 	add.w	r7, r7, #12
 800515c:	46bd      	mov	sp, r7
 800515e:	bc80      	pop	{r7}
 8005160:	4770      	bx	lr
 8005162:	bf00      	nop

08005164 <I2C_ITConfig>:
  * @param  NewState: new state of the specified I2C interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState)
{
 8005164:	b480      	push	{r7}
 8005166:	b083      	sub	sp, #12
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	4613      	mov	r3, r2
 800516e:	460a      	mov	r2, r1
 8005170:	807a      	strh	r2, [r7, #2]
 8005172:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
 8005174:	787b      	ldrb	r3, [r7, #1]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d008      	beq.n	800518c <I2C_ITConfig+0x28>
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	889b      	ldrh	r3, [r3, #4]
 800517e:	b29a      	uxth	r2, r3
 8005180:	887b      	ldrh	r3, [r7, #2]
 8005182:	4313      	orrs	r3, r2
 8005184:	b29a      	uxth	r2, r3
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	809a      	strh	r2, [r3, #4]
 800518a:	e00a      	b.n	80051a2 <I2C_ITConfig+0x3e>
  }
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	889b      	ldrh	r3, [r3, #4]
 8005190:	b29a      	uxth	r2, r3
 8005192:	887b      	ldrh	r3, [r7, #2]
 8005194:	ea6f 0303 	mvn.w	r3, r3
 8005198:	b29b      	uxth	r3, r3
 800519a:	4013      	ands	r3, r2
 800519c:	b29a      	uxth	r2, r3
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	809a      	strh	r2, [r3, #4]
  }
}
 80051a2:	f107 070c 	add.w	r7, r7, #12
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bc80      	pop	{r7}
 80051aa:	4770      	bx	lr

080051ac <I2C_SendData>:
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @param  Data: Byte to be transmitted..
  * @retval None
  */
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
 80051b4:	460b      	mov	r3, r1
 80051b6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 80051b8:	78fb      	ldrb	r3, [r7, #3]
 80051ba:	b29a      	uxth	r2, r3
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	821a      	strh	r2, [r3, #16]
}
 80051c0:	f107 070c 	add.w	r7, r7, #12
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bc80      	pop	{r7}
 80051c8:	4770      	bx	lr
 80051ca:	bf00      	nop

080051cc <I2C_ReceiveData>:
  * @brief  Returns the most recent received data by the I2Cx peripheral.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval The value of the received data.
  */
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b083      	sub	sp, #12
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	8a1b      	ldrh	r3, [r3, #16]
 80051d8:	b29b      	uxth	r3, r3
 80051da:	b2db      	uxtb	r3, r3
}
 80051dc:	4618      	mov	r0, r3
 80051de:	f107 070c 	add.w	r7, r7, #12
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bc80      	pop	{r7}
 80051e6:	4770      	bx	lr

080051e8 <I2C_Send7bitAddress>:
  *     @arg I2C_Direction_Transmitter: Transmitter mode
  *     @arg I2C_Direction_Receiver: Receiver mode
  * @retval None.
  */
void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	4613      	mov	r3, r2
 80051f2:	460a      	mov	r2, r1
 80051f4:	70fa      	strb	r2, [r7, #3]
 80051f6:	70bb      	strb	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 80051f8:	78bb      	ldrb	r3, [r7, #2]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d004      	beq.n	8005208 <I2C_Send7bitAddress+0x20>
  {
    /* Set the address bit0 for read */
    Address |= OAR1_ADD0_Set;
 80051fe:	78fb      	ldrb	r3, [r7, #3]
 8005200:	f043 0301 	orr.w	r3, r3, #1
 8005204:	70fb      	strb	r3, [r7, #3]
 8005206:	e003      	b.n	8005210 <I2C_Send7bitAddress+0x28>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= OAR1_ADD0_Reset;
 8005208:	78fb      	ldrb	r3, [r7, #3]
 800520a:	f023 0301 	bic.w	r3, r3, #1
 800520e:	70fb      	strb	r3, [r7, #3]
  }
  /* Send the address */
  I2Cx->DR = Address;
 8005210:	78fb      	ldrb	r3, [r7, #3]
 8005212:	b29a      	uxth	r2, r3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	821a      	strh	r2, [r3, #16]
}
 8005218:	f107 070c 	add.w	r7, r7, #12
 800521c:	46bd      	mov	sp, r7
 800521e:	bc80      	pop	{r7}
 8005220:	4770      	bx	lr
 8005222:	bf00      	nop

08005224 <I2C_ReadRegister>:
  *     @arg I2C_Register_CCR:   CCR register.
  *     @arg I2C_Register_TRISE: TRISE register.
  * @retval The value of the read register.
  */
uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
{
 8005224:	b480      	push	{r7}
 8005226:	b085      	sub	sp, #20
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	460b      	mov	r3, r1
 800522e:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
 8005230:	f04f 0300 	mov.w	r3, #0
 8005234:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_REGISTER(I2C_Register));

  tmp = (uint32_t) I2Cx;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	60fb      	str	r3, [r7, #12]
  tmp += I2C_Register;
 800523a:	78fa      	ldrb	r2, [r7, #3]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	18d3      	adds	r3, r2, r3
 8005240:	60fb      	str	r3, [r7, #12]

  /* Return the selected register value */
  return (*(__IO uint16_t *) tmp);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	881b      	ldrh	r3, [r3, #0]
 8005246:	b29b      	uxth	r3, r3
}
 8005248:	4618      	mov	r0, r3
 800524a:	f107 0714 	add.w	r7, r7, #20
 800524e:	46bd      	mov	sp, r7
 8005250:	bc80      	pop	{r7}
 8005252:	4770      	bx	lr

08005254 <I2C_SoftwareResetCmd>:
  * @param  NewState: new state of the I2C software reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8005254:	b480      	push	{r7}
 8005256:	b083      	sub	sp, #12
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
 800525c:	460b      	mov	r3, r1
 800525e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005260:	78fb      	ldrb	r3, [r7, #3]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d00a      	beq.n	800527c <I2C_SoftwareResetCmd+0x28>
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= CR1_SWRST_Set;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	881b      	ldrh	r3, [r3, #0]
 800526a:	b29b      	uxth	r3, r3
 800526c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005270:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005274:	b29a      	uxth	r2, r3
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	801a      	strh	r2, [r3, #0]
 800527a:	e009      	b.n	8005290 <I2C_SoftwareResetCmd+0x3c>
  }
  else
  {
    /* Peripheral not under reset */
    I2Cx->CR1 &= CR1_SWRST_Reset;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	881b      	ldrh	r3, [r3, #0]
 8005280:	b29b      	uxth	r3, r3
 8005282:	ea4f 4343 	mov.w	r3, r3, lsl #17
 8005286:	ea4f 4353 	mov.w	r3, r3, lsr #17
 800528a:	b29a      	uxth	r2, r3
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	801a      	strh	r2, [r3, #0]
  }
}
 8005290:	f107 070c 	add.w	r7, r7, #12
 8005294:	46bd      	mov	sp, r7
 8005296:	bc80      	pop	{r7}
 8005298:	4770      	bx	lr
 800529a:	bf00      	nop

0800529c <I2C_NACKPositionConfig>:
  *          is intended to used in SMBUS mode. 
  *            
  * @retval None
  */
void I2C_NACKPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_NACKPosition)
{
 800529c:	b480      	push	{r7}
 800529e:	b083      	sub	sp, #12
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	460b      	mov	r3, r1
 80052a6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_NACK_POSITION(I2C_NACKPosition));
  
  /* Check the input parameter */
  if (I2C_NACKPosition == I2C_NACKPosition_Next)
 80052a8:	887b      	ldrh	r3, [r7, #2]
 80052aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052ae:	d108      	bne.n	80052c2 <I2C_NACKPositionConfig+0x26>
  {
    /* Next byte in shift register is the last received byte */
    I2Cx->CR1 |= I2C_NACKPosition_Next;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	881b      	ldrh	r3, [r3, #0]
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80052ba:	b29a      	uxth	r2, r3
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	801a      	strh	r2, [r3, #0]
 80052c0:	e007      	b.n	80052d2 <I2C_NACKPositionConfig+0x36>
  }
  else
  {
    /* Current byte in shift register is the last received byte */
    I2Cx->CR1 &= I2C_NACKPosition_Current;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	881b      	ldrh	r3, [r3, #0]
 80052c6:	b29b      	uxth	r3, r3
 80052c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80052cc:	b29a      	uxth	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	801a      	strh	r2, [r3, #0]
  }
}
 80052d2:	f107 070c 	add.w	r7, r7, #12
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bc80      	pop	{r7}
 80052da:	4770      	bx	lr

080052dc <I2C_SMBusAlertConfig>:
  *     @arg I2C_SMBusAlert_Low: SMBAlert pin driven low
  *     @arg I2C_SMBusAlert_High: SMBAlert pin driven high
  * @retval None
  */
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
 80052dc:	b480      	push	{r7}
 80052de:	b083      	sub	sp, #12
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	460b      	mov	r3, r1
 80052e6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 80052e8:	887b      	ldrh	r3, [r7, #2]
 80052ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052ee:	d108      	bne.n	8005302 <I2C_SMBusAlertConfig+0x26>
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	881b      	ldrh	r3, [r3, #0]
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80052fa:	b29a      	uxth	r2, r3
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	801a      	strh	r2, [r3, #0]
 8005300:	e007      	b.n	8005312 <I2C_SMBusAlertConfig+0x36>
  }
  else
  {
    /* Drive the SMBusAlert pin High  */
    I2Cx->CR1 &= I2C_SMBusAlert_High;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	881b      	ldrh	r3, [r3, #0]
 8005306:	b29b      	uxth	r3, r3
 8005308:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800530c:	b29a      	uxth	r2, r3
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	801a      	strh	r2, [r3, #0]
  }
}
 8005312:	f107 070c 	add.w	r7, r7, #12
 8005316:	46bd      	mov	sp, r7
 8005318:	bc80      	pop	{r7}
 800531a:	4770      	bx	lr

0800531c <I2C_TransmitPEC>:
  * @param  NewState: new state of the I2C PEC transmission.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
 8005324:	460b      	mov	r3, r1
 8005326:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005328:	78fb      	ldrb	r3, [r7, #3]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d008      	beq.n	8005340 <I2C_TransmitPEC+0x24>
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= CR1_PEC_Set;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	881b      	ldrh	r3, [r3, #0]
 8005332:	b29b      	uxth	r3, r3
 8005334:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005338:	b29a      	uxth	r2, r3
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	801a      	strh	r2, [r3, #0]
 800533e:	e007      	b.n	8005350 <I2C_TransmitPEC+0x34>
  }
  else
  {
    /* Disable the selected I2C PEC transmission */
    I2Cx->CR1 &= CR1_PEC_Reset;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	881b      	ldrh	r3, [r3, #0]
 8005344:	b29b      	uxth	r3, r3
 8005346:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800534a:	b29a      	uxth	r2, r3
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	801a      	strh	r2, [r3, #0]
  }
}
 8005350:	f107 070c 	add.w	r7, r7, #12
 8005354:	46bd      	mov	sp, r7
 8005356:	bc80      	pop	{r7}
 8005358:	4770      	bx	lr
 800535a:	bf00      	nop

0800535c <I2C_PECPositionConfig>:
  *          is intended to used in I2C mode.
  *               
  * @retval None
  */
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
 800535c:	b480      	push	{r7}
 800535e:	b083      	sub	sp, #12
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
 8005364:	460b      	mov	r3, r1
 8005366:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
 8005368:	887b      	ldrh	r3, [r7, #2]
 800536a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800536e:	d108      	bne.n	8005382 <I2C_PECPositionConfig+0x26>
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	881b      	ldrh	r3, [r3, #0]
 8005374:	b29b      	uxth	r3, r3
 8005376:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800537a:	b29a      	uxth	r2, r3
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	801a      	strh	r2, [r3, #0]
 8005380:	e007      	b.n	8005392 <I2C_PECPositionConfig+0x36>
  }
  else
  {
    /* Current byte in shift register is PEC */
    I2Cx->CR1 &= I2C_PECPosition_Current;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	881b      	ldrh	r3, [r3, #0]
 8005386:	b29b      	uxth	r3, r3
 8005388:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800538c:	b29a      	uxth	r2, r3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	801a      	strh	r2, [r3, #0]
  }
}
 8005392:	f107 070c 	add.w	r7, r7, #12
 8005396:	46bd      	mov	sp, r7
 8005398:	bc80      	pop	{r7}
 800539a:	4770      	bx	lr

0800539c <I2C_CalculatePEC>:
  * @param  NewState: new state of the I2Cx PEC value calculation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	460b      	mov	r3, r1
 80053a6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80053a8:	78fb      	ldrb	r3, [r7, #3]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d008      	beq.n	80053c0 <I2C_CalculatePEC+0x24>
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= CR1_ENPEC_Set;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	881b      	ldrh	r3, [r3, #0]
 80053b2:	b29b      	uxth	r3, r3
 80053b4:	f043 0320 	orr.w	r3, r3, #32
 80053b8:	b29a      	uxth	r2, r3
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	801a      	strh	r2, [r3, #0]
 80053be:	e007      	b.n	80053d0 <I2C_CalculatePEC+0x34>
  }
  else
  {
    /* Disable the selected I2C PEC calculation */
    I2Cx->CR1 &= CR1_ENPEC_Reset;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	881b      	ldrh	r3, [r3, #0]
 80053c4:	b29b      	uxth	r3, r3
 80053c6:	f023 0320 	bic.w	r3, r3, #32
 80053ca:	b29a      	uxth	r2, r3
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	801a      	strh	r2, [r3, #0]
  }
}
 80053d0:	f107 070c 	add.w	r7, r7, #12
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bc80      	pop	{r7}
 80053d8:	4770      	bx	lr
 80053da:	bf00      	nop

080053dc <I2C_GetPEC>:
  * @brief  Returns the PEC value for the specified I2C.
  * @param  I2Cx: where x can be 1 or 2 to select the I2C peripheral.
  * @retval The PEC value.
  */
uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)
{
 80053dc:	b480      	push	{r7}
 80053de:	b083      	sub	sp, #12
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the selected I2C PEC value */
  return ((I2Cx->SR2) >> 8);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	8b1b      	ldrh	r3, [r3, #24]
 80053e8:	b29b      	uxth	r3, r3
 80053ea:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80053ee:	b29b      	uxth	r3, r3
 80053f0:	b2db      	uxtb	r3, r3
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	f107 070c 	add.w	r7, r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bc80      	pop	{r7}
 80053fc:	4770      	bx	lr
 80053fe:	bf00      	nop

08005400 <I2C_ARPCmd>:
  * @param  NewState: new state of the I2Cx ARP. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	460b      	mov	r3, r1
 800540a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800540c:	78fb      	ldrb	r3, [r7, #3]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d008      	beq.n	8005424 <I2C_ARPCmd+0x24>
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= CR1_ENARP_Set;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	881b      	ldrh	r3, [r3, #0]
 8005416:	b29b      	uxth	r3, r3
 8005418:	f043 0310 	orr.w	r3, r3, #16
 800541c:	b29a      	uxth	r2, r3
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	801a      	strh	r2, [r3, #0]
 8005422:	e007      	b.n	8005434 <I2C_ARPCmd+0x34>
  }
  else
  {
    /* Disable the selected I2C ARP */
    I2Cx->CR1 &= CR1_ENARP_Reset;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	881b      	ldrh	r3, [r3, #0]
 8005428:	b29b      	uxth	r3, r3
 800542a:	f023 0310 	bic.w	r3, r3, #16
 800542e:	b29a      	uxth	r2, r3
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	801a      	strh	r2, [r3, #0]
  }
}
 8005434:	f107 070c 	add.w	r7, r7, #12
 8005438:	46bd      	mov	sp, r7
 800543a:	bc80      	pop	{r7}
 800543c:	4770      	bx	lr
 800543e:	bf00      	nop

08005440 <I2C_StretchClockCmd>:
  * @param  NewState: new state of the I2Cx Clock stretching.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	460b      	mov	r3, r1
 800544a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
 800544c:	78fb      	ldrb	r3, [r7, #3]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d108      	bne.n	8005464 <I2C_StretchClockCmd+0x24>
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= CR1_NOSTRETCH_Set;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	881b      	ldrh	r3, [r3, #0]
 8005456:	b29b      	uxth	r3, r3
 8005458:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800545c:	b29a      	uxth	r2, r3
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	801a      	strh	r2, [r3, #0]
 8005462:	e007      	b.n	8005474 <I2C_StretchClockCmd+0x34>
  }
  else
  {
    /* Disable the selected I2C Clock stretching */
    I2Cx->CR1 &= CR1_NOSTRETCH_Reset;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	881b      	ldrh	r3, [r3, #0]
 8005468:	b29b      	uxth	r3, r3
 800546a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800546e:	b29a      	uxth	r2, r3
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	801a      	strh	r2, [r3, #0]
  }
}
 8005474:	f107 070c 	add.w	r7, r7, #12
 8005478:	46bd      	mov	sp, r7
 800547a:	bc80      	pop	{r7}
 800547c:	4770      	bx	lr
 800547e:	bf00      	nop

08005480 <I2C_FastModeDutyCycleConfig>:
  *     @arg I2C_DutyCycle_2: I2C fast mode Tlow/Thigh = 2
  *     @arg I2C_DutyCycle_16_9: I2C fast mode Tlow/Thigh = 16/9
  * @retval None
  */
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
 8005480:	b480      	push	{r7}
 8005482:	b083      	sub	sp, #12
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
 8005488:	460b      	mov	r3, r1
 800548a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 800548c:	887b      	ldrh	r3, [r7, #2]
 800548e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005492:	d008      	beq.n	80054a6 <I2C_FastModeDutyCycleConfig+0x26>
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	8b9b      	ldrh	r3, [r3, #28]
 8005498:	b29b      	uxth	r3, r3
 800549a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800549e:	b29a      	uxth	r2, r3
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	839a      	strh	r2, [r3, #28]
 80054a4:	e007      	b.n	80054b6 <I2C_FastModeDutyCycleConfig+0x36>
  }
  else
  {
    /* I2C fast mode Tlow/Thigh=16/9 */
    I2Cx->CCR |= I2C_DutyCycle_16_9;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	8b9b      	ldrh	r3, [r3, #28]
 80054aa:	b29b      	uxth	r3, r3
 80054ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80054b0:	b29a      	uxth	r2, r3
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	839a      	strh	r2, [r3, #28]
  }
}
 80054b6:	f107 070c 	add.w	r7, r7, #12
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bc80      	pop	{r7}
 80054be:	4770      	bx	lr

080054c0 <I2C_CheckEvent>:
  * @retval An ErrorStatus enumeration value:
  * - SUCCESS: Last event is equal to the I2C_EVENT
  * - ERROR: Last event is different from the I2C_EVENT
  */
ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b087      	sub	sp, #28
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
 80054c8:	6039      	str	r1, [r7, #0]
  uint32_t lastevent = 0;
 80054ca:	f04f 0300 	mov.w	r3, #0
 80054ce:	613b      	str	r3, [r7, #16]
  uint32_t flag1 = 0, flag2 = 0;
 80054d0:	f04f 0300 	mov.w	r3, #0
 80054d4:	60fb      	str	r3, [r7, #12]
 80054d6:	f04f 0300 	mov.w	r3, #0
 80054da:	60bb      	str	r3, [r7, #8]
  ErrorStatus status = ERROR;
 80054dc:	f04f 0300 	mov.w	r3, #0
 80054e0:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	8a9b      	ldrh	r3, [r3, #20]
 80054e6:	b29b      	uxth	r3, r3
 80054e8:	60fb      	str	r3, [r7, #12]
  flag2 = I2Cx->SR2;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	8b1b      	ldrh	r3, [r3, #24]
 80054ee:	b29b      	uxth	r3, r3
 80054f0:	60bb      	str	r3, [r7, #8]
  flag2 = flag2 << 16;
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80054f8:	60bb      	str	r3, [r7, #8]

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
 80054fa:	68fa      	ldr	r2, [r7, #12]
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	4313      	orrs	r3, r2
 8005500:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005504:	613b      	str	r3, [r7, #16]

  /* Check whether the last event contains the I2C_EVENT */
  if ((lastevent & I2C_EVENT) == I2C_EVENT)
 8005506:	693a      	ldr	r2, [r7, #16]
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	401a      	ands	r2, r3
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	429a      	cmp	r2, r3
 8005510:	d103      	bne.n	800551a <I2C_CheckEvent+0x5a>
  {
    /* SUCCESS: last event is equal to I2C_EVENT */
    status = SUCCESS;
 8005512:	f04f 0301 	mov.w	r3, #1
 8005516:	75fb      	strb	r3, [r7, #23]
 8005518:	e002      	b.n	8005520 <I2C_CheckEvent+0x60>
  }
  else
  {
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
 800551a:	f04f 0300 	mov.w	r3, #0
 800551e:	75fb      	strb	r3, [r7, #23]
  }
  /* Return status */
  return status;
 8005520:	7dfb      	ldrb	r3, [r7, #23]
}
 8005522:	4618      	mov	r0, r3
 8005524:	f107 071c 	add.w	r7, r7, #28
 8005528:	46bd      	mov	sp, r7
 800552a:	bc80      	pop	{r7}
 800552c:	4770      	bx	lr
 800552e:	bf00      	nop

08005530 <I2C_GetLastEvent>:
  *    I2C_Events in stm32f10x_i2c.h file.
  *    
  * @retval The last event
  */
uint32_t I2C_GetLastEvent(I2C_TypeDef* I2Cx)
{
 8005530:	b480      	push	{r7}
 8005532:	b087      	sub	sp, #28
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  uint32_t lastevent = 0;
 8005538:	f04f 0300 	mov.w	r3, #0
 800553c:	617b      	str	r3, [r7, #20]
  uint32_t flag1 = 0, flag2 = 0;
 800553e:	f04f 0300 	mov.w	r3, #0
 8005542:	613b      	str	r3, [r7, #16]
 8005544:	f04f 0300 	mov.w	r3, #0
 8005548:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	8a9b      	ldrh	r3, [r3, #20]
 800554e:	b29b      	uxth	r3, r3
 8005550:	613b      	str	r3, [r7, #16]
  flag2 = I2Cx->SR2;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	8b1b      	ldrh	r3, [r3, #24]
 8005556:	b29b      	uxth	r3, r3
 8005558:	60fb      	str	r3, [r7, #12]
  flag2 = flag2 << 16;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8005560:	60fb      	str	r3, [r7, #12]

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_Mask;
 8005562:	693a      	ldr	r2, [r7, #16]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	4313      	orrs	r3, r2
 8005568:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800556c:	617b      	str	r3, [r7, #20]

  /* Return status */
  return lastevent;
 800556e:	697b      	ldr	r3, [r7, #20]
}
 8005570:	4618      	mov	r0, r3
 8005572:	f107 071c 	add.w	r7, r7, #28
 8005576:	46bd      	mov	sp, r7
 8005578:	bc80      	pop	{r7}
 800557a:	4770      	bx	lr

0800557c <I2C_GetFlagStatus>:
  *   Address matched flag (Slave mode)"ENDA"
  *     @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 800557c:	b480      	push	{r7}
 800557e:	b087      	sub	sp, #28
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8005586:	f04f 0300 	mov.w	r3, #0
 800558a:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 800558c:	f04f 0300 	mov.w	r3, #0
 8005590:	613b      	str	r3, [r7, #16]
 8005592:	f04f 0300 	mov.w	r3, #0
 8005596:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	60fb      	str	r3, [r7, #12]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	ea4f 7313 	mov.w	r3, r3, lsr #28
 80055a2:	613b      	str	r3, [r7, #16]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_Mask;
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80055aa:	603b      	str	r3, [r7, #0]
  
  if(i2creg != 0)
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d004      	beq.n	80055bc <I2C_GetFlagStatus+0x40>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	f103 0314 	add.w	r3, r3, #20
 80055b8:	60fb      	str	r3, [r7, #12]
 80055ba:	e007      	b.n	80055cc <I2C_GetFlagStatus+0x50>
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	ea4f 4313 	mov.w	r3, r3, lsr #16
 80055c2:	603b      	str	r3, [r7, #0]
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	f103 0318 	add.w	r3, r3, #24
 80055ca:	60fb      	str	r3, [r7, #12]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	4013      	ands	r3, r2
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d003      	beq.n	80055e0 <I2C_GetFlagStatus+0x64>
  {
    /* I2C_FLAG is set */
    bitstatus = SET;
 80055d8:	f04f 0301 	mov.w	r3, #1
 80055dc:	75fb      	strb	r3, [r7, #23]
 80055de:	e002      	b.n	80055e6 <I2C_GetFlagStatus+0x6a>
  }
  else
  {
    /* I2C_FLAG is reset */
    bitstatus = RESET;
 80055e0:	f04f 0300 	mov.w	r3, #0
 80055e4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
 80055e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	f107 071c 	add.w	r7, r7, #28
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bc80      	pop	{r7}
 80055f2:	4770      	bx	lr

080055f4 <I2C_ClearFlag>:
  *     register (I2C_GetFlagStatus()) followed by a write operation to I2C_DR
  *     register  (I2C_SendData()).
  * @retval None
  */
void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b085      	sub	sp, #20
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	6039      	str	r1, [r7, #0]
  uint32_t flagpos = 0;
 80055fe:	f04f 0300 	mov.w	r3, #0
 8005602:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
  /* Get the I2C flag position */
  flagpos = I2C_FLAG & FLAG_Mask;
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800560a:	60fb      	str	r3, [r7, #12]
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	b29b      	uxth	r3, r3
 8005610:	ea6f 0303 	mvn.w	r3, r3
 8005614:	b29a      	uxth	r2, r3
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	829a      	strh	r2, [r3, #20]
}
 800561a:	f107 0714 	add.w	r7, r7, #20
 800561e:	46bd      	mov	sp, r7
 8005620:	bc80      	pop	{r7}
 8005622:	4770      	bx	lr

08005624 <I2C_GetITStatus>:
  *                       Address matched flag (Slave mode)"ENDAD"
  *     @arg I2C_IT_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_IT (SET or RESET).
  */
ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
{
 8005624:	b480      	push	{r7}
 8005626:	b085      	sub	sp, #20
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
 800562c:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 800562e:	f04f 0300 	mov.w	r3, #0
 8005632:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8005634:	f04f 0300 	mov.w	r3, #0
 8005638:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_Mask) >> 16) & (I2Cx->CR2)) ;
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8005640:	ea4f 4213 	mov.w	r2, r3, lsr #16
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	889b      	ldrh	r3, [r3, #4]
 8005648:	b29b      	uxth	r3, r3
 800564a:	4013      	ands	r3, r2
 800564c:	60bb      	str	r3, [r7, #8]
  
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_Mask;
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005654:	603b      	str	r3, [r7, #0]

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	8a9b      	ldrh	r3, [r3, #20]
 800565a:	b29b      	uxth	r3, r3
 800565c:	461a      	mov	r2, r3
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	4013      	ands	r3, r2
 8005662:	2b00      	cmp	r3, #0
 8005664:	d006      	beq.n	8005674 <I2C_GetITStatus+0x50>
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d003      	beq.n	8005674 <I2C_GetITStatus+0x50>
  {
    /* I2C_IT is set */
    bitstatus = SET;
 800566c:	f04f 0301 	mov.w	r3, #1
 8005670:	73fb      	strb	r3, [r7, #15]
 8005672:	e002      	b.n	800567a <I2C_GetITStatus+0x56>
  }
  else
  {
    /* I2C_IT is reset */
    bitstatus = RESET;
 8005674:	f04f 0300 	mov.w	r3, #0
 8005678:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the I2C_IT status */
  return  bitstatus;
 800567a:	7bfb      	ldrb	r3, [r7, #15]
}
 800567c:	4618      	mov	r0, r3
 800567e:	f107 0714 	add.w	r7, r7, #20
 8005682:	46bd      	mov	sp, r7
 8005684:	bc80      	pop	{r7}
 8005686:	4770      	bx	lr

08005688 <I2C_ClearITPendingBit>:
  *     I2C_SR1 register (I2C_GetITStatus()) followed by a write operation to 
  *     I2C_DR register (I2C_SendData()).
  * @retval None
  */
void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
{
 8005688:	b480      	push	{r7}
 800568a:	b085      	sub	sp, #20
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	6039      	str	r1, [r7, #0]
  uint32_t flagpos = 0;
 8005692:	f04f 0300 	mov.w	r3, #0
 8005696:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_IT(I2C_IT));
  /* Get the I2C flag position */
  flagpos = I2C_IT & FLAG_Mask;
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800569e:	60fb      	str	r3, [r7, #12]
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	ea6f 0303 	mvn.w	r3, r3
 80056a8:	b29a      	uxth	r2, r3
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	829a      	strh	r2, [r3, #20]
}
 80056ae:	f107 0714 	add.w	r7, r7, #20
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bc80      	pop	{r7}
 80056b6:	4770      	bx	lr

080056b8 <IWDG_WriteAccessCmd>:
  *     @arg IWDG_WriteAccess_Enable: Enable write access to IWDG_PR and IWDG_RLR registers
  *     @arg IWDG_WriteAccess_Disable: Disable write access to IWDG_PR and IWDG_RLR registers
  * @retval None
  */
void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b083      	sub	sp, #12
 80056bc:	af00      	add	r7, sp, #0
 80056be:	4603      	mov	r3, r0
 80056c0:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));
  IWDG->KR = IWDG_WriteAccess;
 80056c2:	4b04      	ldr	r3, [pc, #16]	; (80056d4 <IWDG_WriteAccessCmd+0x1c>)
 80056c4:	88fa      	ldrh	r2, [r7, #6]
 80056c6:	601a      	str	r2, [r3, #0]
}
 80056c8:	f107 070c 	add.w	r7, r7, #12
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bc80      	pop	{r7}
 80056d0:	4770      	bx	lr
 80056d2:	bf00      	nop
 80056d4:	40003000 	andmi	r3, r0, r0

080056d8 <IWDG_SetPrescaler>:
  *     @arg IWDG_Prescaler_128: IWDG prescaler set to 128
  *     @arg IWDG_Prescaler_256: IWDG prescaler set to 256
  * @retval None
  */
void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)
{
 80056d8:	b480      	push	{r7}
 80056da:	b083      	sub	sp, #12
 80056dc:	af00      	add	r7, sp, #0
 80056de:	4603      	mov	r3, r0
 80056e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));
  IWDG->PR = IWDG_Prescaler;
 80056e2:	4b04      	ldr	r3, [pc, #16]	; (80056f4 <IWDG_SetPrescaler+0x1c>)
 80056e4:	79fa      	ldrb	r2, [r7, #7]
 80056e6:	605a      	str	r2, [r3, #4]
}
 80056e8:	f107 070c 	add.w	r7, r7, #12
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bc80      	pop	{r7}
 80056f0:	4770      	bx	lr
 80056f2:	bf00      	nop
 80056f4:	40003000 	andmi	r3, r0, r0

080056f8 <IWDG_SetReload>:
  * @param  Reload: specifies the IWDG Reload value.
  *   This parameter must be a number between 0 and 0x0FFF.
  * @retval None
  */
void IWDG_SetReload(uint16_t Reload)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b083      	sub	sp, #12
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	4603      	mov	r3, r0
 8005700:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));
  IWDG->RLR = Reload;
 8005702:	4b04      	ldr	r3, [pc, #16]	; (8005714 <IWDG_SetReload+0x1c>)
 8005704:	88fa      	ldrh	r2, [r7, #6]
 8005706:	609a      	str	r2, [r3, #8]
}
 8005708:	f107 070c 	add.w	r7, r7, #12
 800570c:	46bd      	mov	sp, r7
 800570e:	bc80      	pop	{r7}
 8005710:	4770      	bx	lr
 8005712:	bf00      	nop
 8005714:	40003000 	andmi	r3, r0, r0

08005718 <IWDG_ReloadCounter>:
  *   (write access to IWDG_PR and IWDG_RLR registers disabled).
  * @param  None
  * @retval None
  */
void IWDG_ReloadCounter(void)
{
 8005718:	b480      	push	{r7}
 800571a:	af00      	add	r7, sp, #0
  IWDG->KR = KR_KEY_Reload;
 800571c:	4b03      	ldr	r3, [pc, #12]	; (800572c <IWDG_ReloadCounter+0x14>)
 800571e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8005722:	601a      	str	r2, [r3, #0]
}
 8005724:	46bd      	mov	sp, r7
 8005726:	bc80      	pop	{r7}
 8005728:	4770      	bx	lr
 800572a:	bf00      	nop
 800572c:	40003000 	andmi	r3, r0, r0

08005730 <IWDG_Enable>:
  * @brief  Enables IWDG (write access to IWDG_PR and IWDG_RLR registers disabled).
  * @param  None
  * @retval None
  */
void IWDG_Enable(void)
{
 8005730:	b480      	push	{r7}
 8005732:	af00      	add	r7, sp, #0
  IWDG->KR = KR_KEY_Enable;
 8005734:	4b03      	ldr	r3, [pc, #12]	; (8005744 <IWDG_Enable+0x14>)
 8005736:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800573a:	601a      	str	r2, [r3, #0]
}
 800573c:	46bd      	mov	sp, r7
 800573e:	bc80      	pop	{r7}
 8005740:	4770      	bx	lr
 8005742:	bf00      	nop
 8005744:	40003000 	andmi	r3, r0, r0

08005748 <IWDG_GetFlagStatus>:
  *     @arg IWDG_FLAG_PVU: Prescaler Value Update on going
  *     @arg IWDG_FLAG_RVU: Reload Value Update on going
  * @retval The new state of IWDG_FLAG (SET or RESET).
  */
FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG)
{
 8005748:	b480      	push	{r7}
 800574a:	b085      	sub	sp, #20
 800574c:	af00      	add	r7, sp, #0
 800574e:	4603      	mov	r3, r0
 8005750:	80fb      	strh	r3, [r7, #6]
  FlagStatus bitstatus = RESET;
 8005752:	f04f 0300 	mov.w	r3, #0
 8005756:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_IWDG_FLAG(IWDG_FLAG));
  if ((IWDG->SR & IWDG_FLAG) != (uint32_t)RESET)
 8005758:	4b09      	ldr	r3, [pc, #36]	; (8005780 <IWDG_GetFlagStatus+0x38>)
 800575a:	68da      	ldr	r2, [r3, #12]
 800575c:	88fb      	ldrh	r3, [r7, #6]
 800575e:	4013      	ands	r3, r2
 8005760:	2b00      	cmp	r3, #0
 8005762:	d003      	beq.n	800576c <IWDG_GetFlagStatus+0x24>
  {
    bitstatus = SET;
 8005764:	f04f 0301 	mov.w	r3, #1
 8005768:	73fb      	strb	r3, [r7, #15]
 800576a:	e002      	b.n	8005772 <IWDG_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 800576c:	f04f 0300 	mov.w	r3, #0
 8005770:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the flag status */
  return bitstatus;
 8005772:	7bfb      	ldrb	r3, [r7, #15]
}
 8005774:	4618      	mov	r0, r3
 8005776:	f107 0714 	add.w	r7, r7, #20
 800577a:	46bd      	mov	sp, r7
 800577c:	bc80      	pop	{r7}
 800577e:	4770      	bx	lr
 8005780:	40003000 	andmi	r3, r0, r0

08005784 <__WFI>:

static __INLINE void __enable_fault_irq()         { __ASM volatile ("cpsie f"); }
static __INLINE void __disable_fault_irq()        { __ASM volatile ("cpsid f"); }

static __INLINE void __NOP()                      { __ASM volatile ("nop"); }
static __INLINE void __WFI()                      { __ASM volatile ("wfi"); }
 8005784:	b480      	push	{r7}
 8005786:	af00      	add	r7, sp, #0
 8005788:	bf30      	wfi
 800578a:	46bd      	mov	sp, r7
 800578c:	bc80      	pop	{r7}
 800578e:	4770      	bx	lr

08005790 <__WFE>:
static __INLINE void __WFE()                      { __ASM volatile ("wfe"); }
 8005790:	b480      	push	{r7}
 8005792:	af00      	add	r7, sp, #0
 8005794:	bf20      	wfe
 8005796:	46bd      	mov	sp, r7
 8005798:	bc80      	pop	{r7}
 800579a:	4770      	bx	lr

0800579c <PWR_DeInit>:
  * @brief  Deinitializes the PWR peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void PWR_DeInit(void)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	af00      	add	r7, sp, #0
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 80057a0:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80057a4:	f04f 0101 	mov.w	r1, #1
 80057a8:	f000 fc2a 	bl	8006000 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 80057ac:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80057b0:	f04f 0100 	mov.w	r1, #0
 80057b4:	f000 fc24 	bl	8006000 <RCC_APB1PeriphResetCmd>
}
 80057b8:	bd80      	pop	{r7, pc}
 80057ba:	bf00      	nop

080057bc <PWR_BackupAccessCmd>:
  * @param  NewState: new state of the access to the RTC and backup registers.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_BackupAccessCmd(FunctionalState NewState)
{
 80057bc:	b480      	push	{r7}
 80057be:	b083      	sub	sp, #12
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	4603      	mov	r3, r0
 80057c4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 80057c6:	4b04      	ldr	r3, [pc, #16]	; (80057d8 <PWR_BackupAccessCmd+0x1c>)
 80057c8:	79fa      	ldrb	r2, [r7, #7]
 80057ca:	601a      	str	r2, [r3, #0]
}
 80057cc:	f107 070c 	add.w	r7, r7, #12
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bc80      	pop	{r7}
 80057d4:	4770      	bx	lr
 80057d6:	bf00      	nop
 80057d8:	420e0020 	andmi	r0, lr, #32

080057dc <PWR_PVDCmd>:
  * @param  NewState: new state of the PVD.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_PVDCmd(FunctionalState NewState)
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	4603      	mov	r3, r0
 80057e4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
 80057e6:	4b04      	ldr	r3, [pc, #16]	; (80057f8 <PWR_PVDCmd+0x1c>)
 80057e8:	79fa      	ldrb	r2, [r7, #7]
 80057ea:	601a      	str	r2, [r3, #0]
}
 80057ec:	f107 070c 	add.w	r7, r7, #12
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bc80      	pop	{r7}
 80057f4:	4770      	bx	lr
 80057f6:	bf00      	nop
 80057f8:	420e0010 	andmi	r0, lr, #16

080057fc <PWR_PVDLevelConfig>:
  *     @arg PWR_PVDLevel_2V8: PVD detection level set to 2.8V
  *     @arg PWR_PVDLevel_2V9: PVD detection level set to 2.9V
  * @retval None
  */
void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b085      	sub	sp, #20
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8005804:	f04f 0300 	mov.w	r3, #0
 8005808:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
  tmpreg = PWR->CR;
 800580a:	4b09      	ldr	r3, [pc, #36]	; (8005830 <PWR_PVDLevelConfig+0x34>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	60fb      	str	r3, [r7, #12]
  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_MASK;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8005816:	60fb      	str	r3, [r7, #12]
  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8005818:	68fa      	ldr	r2, [r7, #12]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	4313      	orrs	r3, r2
 800581e:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  PWR->CR = tmpreg;
 8005820:	4b03      	ldr	r3, [pc, #12]	; (8005830 <PWR_PVDLevelConfig+0x34>)
 8005822:	68fa      	ldr	r2, [r7, #12]
 8005824:	601a      	str	r2, [r3, #0]
}
 8005826:	f107 0714 	add.w	r7, r7, #20
 800582a:	46bd      	mov	sp, r7
 800582c:	bc80      	pop	{r7}
 800582e:	4770      	bx	lr
 8005830:	40007000 	andmi	r7, r0, r0

08005834 <PWR_WakeUpPinCmd>:
  * @param  NewState: new state of the WakeUp Pin functionality.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
 8005834:	b480      	push	{r7}
 8005836:	b083      	sub	sp, #12
 8005838:	af00      	add	r7, sp, #0
 800583a:	4603      	mov	r3, r0
 800583c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 800583e:	4b04      	ldr	r3, [pc, #16]	; (8005850 <PWR_WakeUpPinCmd+0x1c>)
 8005840:	79fa      	ldrb	r2, [r7, #7]
 8005842:	601a      	str	r2, [r3, #0]
}
 8005844:	f107 070c 	add.w	r7, r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	bc80      	pop	{r7}
 800584c:	4770      	bx	lr
 800584e:	bf00      	nop
 8005850:	420e00a0 	andmi	r0, lr, #160	; 0xa0

08005854 <PWR_EnterSTOPMode>:
  *     @arg PWR_STOPEntry_WFI: enter STOP mode with WFI instruction
  *     @arg PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
  * @retval None
  */
void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
 800585c:	460b      	mov	r3, r1
 800585e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0;
 8005860:	f04f 0300 	mov.w	r3, #0
 8005864:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8005866:	4b13      	ldr	r3, [pc, #76]	; (80058b4 <PWR_EnterSTOPMode+0x60>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	60fb      	str	r3, [r7, #12]
  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_MASK;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f023 0303 	bic.w	r3, r3, #3
 8005872:	60fb      	str	r3, [r7, #12]
  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 8005874:	68fa      	ldr	r2, [r7, #12]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4313      	orrs	r3, r2
 800587a:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  PWR->CR = tmpreg;
 800587c:	4b0d      	ldr	r3, [pc, #52]	; (80058b4 <PWR_EnterSTOPMode+0x60>)
 800587e:	68fa      	ldr	r2, [r7, #12]
 8005880:	601a      	str	r2, [r3, #0]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP;
 8005882:	4b0d      	ldr	r3, [pc, #52]	; (80058b8 <PWR_EnterSTOPMode+0x64>)
 8005884:	4a0c      	ldr	r2, [pc, #48]	; (80058b8 <PWR_EnterSTOPMode+0x64>)
 8005886:	6912      	ldr	r2, [r2, #16]
 8005888:	f042 0204 	orr.w	r2, r2, #4
 800588c:	611a      	str	r2, [r3, #16]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 800588e:	78fb      	ldrb	r3, [r7, #3]
 8005890:	2b01      	cmp	r3, #1
 8005892:	d102      	bne.n	800589a <PWR_EnterSTOPMode+0x46>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8005894:	f7ff ff76 	bl	8005784 <__WFI>
 8005898:	e001      	b.n	800589e <PWR_EnterSTOPMode+0x4a>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 800589a:	f7ff ff79 	bl	8005790 <__WFE>
  }
  
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP);  
 800589e:	4b06      	ldr	r3, [pc, #24]	; (80058b8 <PWR_EnterSTOPMode+0x64>)
 80058a0:	4a05      	ldr	r2, [pc, #20]	; (80058b8 <PWR_EnterSTOPMode+0x64>)
 80058a2:	6912      	ldr	r2, [r2, #16]
 80058a4:	f022 0204 	bic.w	r2, r2, #4
 80058a8:	611a      	str	r2, [r3, #16]
}
 80058aa:	f107 0710 	add.w	r7, r7, #16
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bd80      	pop	{r7, pc}
 80058b2:	bf00      	nop
 80058b4:	40007000 	andmi	r7, r0, r0
 80058b8:	e000ed00 	and	lr, r0, r0, lsl #26

080058bc <PWR_EnterSTANDBYMode>:
  * @brief  Enters STANDBY mode.
  * @param  None
  * @retval None
  */
void PWR_EnterSTANDBYMode(void)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	af00      	add	r7, sp, #0
  /* Clear Wake-up flag */
  PWR->CR |= PWR_CR_CWUF;
 80058c0:	4b0a      	ldr	r3, [pc, #40]	; (80058ec <PWR_EnterSTANDBYMode+0x30>)
 80058c2:	4a0a      	ldr	r2, [pc, #40]	; (80058ec <PWR_EnterSTANDBYMode+0x30>)
 80058c4:	6812      	ldr	r2, [r2, #0]
 80058c6:	f042 0204 	orr.w	r2, r2, #4
 80058ca:	601a      	str	r2, [r3, #0]
  /* Select STANDBY mode */
  PWR->CR |= PWR_CR_PDDS;
 80058cc:	4b07      	ldr	r3, [pc, #28]	; (80058ec <PWR_EnterSTANDBYMode+0x30>)
 80058ce:	4a07      	ldr	r2, [pc, #28]	; (80058ec <PWR_EnterSTANDBYMode+0x30>)
 80058d0:	6812      	ldr	r2, [r2, #0]
 80058d2:	f042 0202 	orr.w	r2, r2, #2
 80058d6:	601a      	str	r2, [r3, #0]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP;
 80058d8:	4b05      	ldr	r3, [pc, #20]	; (80058f0 <PWR_EnterSTANDBYMode+0x34>)
 80058da:	4a05      	ldr	r2, [pc, #20]	; (80058f0 <PWR_EnterSTANDBYMode+0x34>)
 80058dc:	6912      	ldr	r2, [r2, #16]
 80058de:	f042 0204 	orr.w	r2, r2, #4
 80058e2:	611a      	str	r2, [r3, #16]
/* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM   )
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 80058e4:	f7ff ff4e 	bl	8005784 <__WFI>
}
 80058e8:	bd80      	pop	{r7, pc}
 80058ea:	bf00      	nop
 80058ec:	40007000 	andmi	r7, r0, r0
 80058f0:	e000ed00 	and	lr, r0, r0, lsl #26

080058f4 <PWR_GetFlagStatus>:
  *     @arg PWR_FLAG_SB: StandBy flag
  *     @arg PWR_FLAG_PVDO: PVD Output
  * @retval The new state of PWR_FLAG (SET or RESET).
  */
FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b085      	sub	sp, #20
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 80058fc:	f04f 0300 	mov.w	r3, #0
 8005900:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 8005902:	4b0a      	ldr	r3, [pc, #40]	; (800592c <PWR_GetFlagStatus+0x38>)
 8005904:	685a      	ldr	r2, [r3, #4]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	4013      	ands	r3, r2
 800590a:	2b00      	cmp	r3, #0
 800590c:	d003      	beq.n	8005916 <PWR_GetFlagStatus+0x22>
  {
    bitstatus = SET;
 800590e:	f04f 0301 	mov.w	r3, #1
 8005912:	73fb      	strb	r3, [r7, #15]
 8005914:	e002      	b.n	800591c <PWR_GetFlagStatus+0x28>
  }
  else
  {
    bitstatus = RESET;
 8005916:	f04f 0300 	mov.w	r3, #0
 800591a:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the flag status */
  return bitstatus;
 800591c:	7bfb      	ldrb	r3, [r7, #15]
}
 800591e:	4618      	mov	r0, r3
 8005920:	f107 0714 	add.w	r7, r7, #20
 8005924:	46bd      	mov	sp, r7
 8005926:	bc80      	pop	{r7}
 8005928:	4770      	bx	lr
 800592a:	bf00      	nop
 800592c:	40007000 	andmi	r7, r0, r0

08005930 <PWR_ClearFlag>:
  *     @arg PWR_FLAG_WU: Wake Up flag
  *     @arg PWR_FLAG_SB: StandBy flag
  * @retval None
  */
void PWR_ClearFlag(uint32_t PWR_FLAG)
{
 8005930:	b480      	push	{r7}
 8005932:	b083      	sub	sp, #12
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8005938:	4b06      	ldr	r3, [pc, #24]	; (8005954 <PWR_ClearFlag+0x24>)
 800593a:	4a06      	ldr	r2, [pc, #24]	; (8005954 <PWR_ClearFlag+0x24>)
 800593c:	6811      	ldr	r1, [r2, #0]
 800593e:	687a      	ldr	r2, [r7, #4]
 8005940:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8005944:	430a      	orrs	r2, r1
 8005946:	601a      	str	r2, [r3, #0]
}
 8005948:	f107 070c 	add.w	r7, r7, #12
 800594c:	46bd      	mov	sp, r7
 800594e:	bc80      	pop	{r7}
 8005950:	4770      	bx	lr
 8005952:	bf00      	nop
 8005954:	40007000 	andmi	r7, r0, r0

08005958 <RCC_DeInit>:
  * @brief  Resets the RCC clock configuration to the default reset state.
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8005958:	b480      	push	{r7}
 800595a:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800595c:	4b13      	ldr	r3, [pc, #76]	; (80059ac <RCC_DeInit+0x54>)
 800595e:	4a13      	ldr	r2, [pc, #76]	; (80059ac <RCC_DeInit+0x54>)
 8005960:	6812      	ldr	r2, [r2, #0]
 8005962:	f042 0201 	orr.w	r2, r2, #1
 8005966:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8005968:	4a10      	ldr	r2, [pc, #64]	; (80059ac <RCC_DeInit+0x54>)
 800596a:	4b10      	ldr	r3, [pc, #64]	; (80059ac <RCC_DeInit+0x54>)
 800596c:	6859      	ldr	r1, [r3, #4]
 800596e:	4b10      	ldr	r3, [pc, #64]	; (80059b0 <RCC_DeInit+0x58>)
 8005970:	400b      	ands	r3, r1
 8005972:	6053      	str	r3, [r2, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005974:	4a0d      	ldr	r2, [pc, #52]	; (80059ac <RCC_DeInit+0x54>)
 8005976:	4b0d      	ldr	r3, [pc, #52]	; (80059ac <RCC_DeInit+0x54>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800597e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005982:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005984:	4b09      	ldr	r3, [pc, #36]	; (80059ac <RCC_DeInit+0x54>)
 8005986:	4a09      	ldr	r2, [pc, #36]	; (80059ac <RCC_DeInit+0x54>)
 8005988:	6812      	ldr	r2, [r2, #0]
 800598a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800598e:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8005990:	4b06      	ldr	r3, [pc, #24]	; (80059ac <RCC_DeInit+0x54>)
 8005992:	4a06      	ldr	r2, [pc, #24]	; (80059ac <RCC_DeInit+0x54>)
 8005994:	6852      	ldr	r2, [r2, #4]
 8005996:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800599a:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 800599c:	4b03      	ldr	r3, [pc, #12]	; (80059ac <RCC_DeInit+0x54>)
 800599e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80059a2:	609a      	str	r2, [r3, #8]
#endif /* STM32F10X_CL */

}
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bc80      	pop	{r7}
 80059a8:	4770      	bx	lr
 80059aa:	bf00      	nop
 80059ac:	40021000 	andmi	r1, r2, r0
 80059b0:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000

080059b4 <RCC_HSEConfig>:
  *     @arg RCC_HSE_ON: HSE oscillator ON
  *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint32_t RCC_HSE)
{
 80059b4:	b480      	push	{r7}
 80059b6:	b083      	sub	sp, #12
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));
  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80059bc:	4b13      	ldr	r3, [pc, #76]	; (8005a0c <RCC_HSEConfig+0x58>)
 80059be:	4a13      	ldr	r2, [pc, #76]	; (8005a0c <RCC_HSEConfig+0x58>)
 80059c0:	6812      	ldr	r2, [r2, #0]
 80059c2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80059c6:	601a      	str	r2, [r3, #0]
  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 80059c8:	4b10      	ldr	r3, [pc, #64]	; (8005a0c <RCC_HSEConfig+0x58>)
 80059ca:	4a10      	ldr	r2, [pc, #64]	; (8005a0c <RCC_HSEConfig+0x58>)
 80059cc:	6812      	ldr	r2, [r2, #0]
 80059ce:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80059d2:	601a      	str	r2, [r3, #0]
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059da:	d003      	beq.n	80059e4 <RCC_HSEConfig+0x30>
 80059dc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80059e0:	d007      	beq.n	80059f2 <RCC_HSEConfig+0x3e>
 80059e2:	e00d      	b.n	8005a00 <RCC_HSEConfig+0x4c>
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 80059e4:	4b09      	ldr	r3, [pc, #36]	; (8005a0c <RCC_HSEConfig+0x58>)
 80059e6:	4a09      	ldr	r2, [pc, #36]	; (8005a0c <RCC_HSEConfig+0x58>)
 80059e8:	6812      	ldr	r2, [r2, #0]
 80059ea:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80059ee:	601a      	str	r2, [r3, #0]
      break;
 80059f0:	e007      	b.n	8005a02 <RCC_HSEConfig+0x4e>
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 80059f2:	4b06      	ldr	r3, [pc, #24]	; (8005a0c <RCC_HSEConfig+0x58>)
 80059f4:	4a05      	ldr	r2, [pc, #20]	; (8005a0c <RCC_HSEConfig+0x58>)
 80059f6:	6812      	ldr	r2, [r2, #0]
 80059f8:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 80059fc:	601a      	str	r2, [r3, #0]
      break;
 80059fe:	e000      	b.n	8005a02 <RCC_HSEConfig+0x4e>
      
    default:
      break;
 8005a00:	bf00      	nop
  }
}
 8005a02:	f107 070c 	add.w	r7, r7, #12
 8005a06:	46bd      	mov	sp, r7
 8005a08:	bc80      	pop	{r7}
 8005a0a:	4770      	bx	lr
 8005a0c:	40021000 	andmi	r1, r2, r0

08005a10 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumuration value:
  * - SUCCESS: HSE oscillator is stable and ready to use
  * - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b082      	sub	sp, #8
 8005a14:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0;
 8005a16:	f04f 0300 	mov.w	r3, #0
 8005a1a:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 8005a1c:	f04f 0300 	mov.w	r3, #0
 8005a20:	71fb      	strb	r3, [r7, #7]
  FlagStatus HSEStatus = RESET;
 8005a22:	f04f 0300 	mov.w	r3, #0
 8005a26:	71bb      	strb	r3, [r7, #6]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8005a28:	f04f 0031 	mov.w	r0, #49	; 0x31
 8005a2c:	f000 fb38 	bl	80060a0 <RCC_GetFlagStatus>
 8005a30:	4603      	mov	r3, r0
 8005a32:	71bb      	strb	r3, [r7, #6]
    StartUpCounter++;  
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	f103 0301 	add.w	r3, r3, #1
 8005a3a:	603b      	str	r3, [r7, #0]
  } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8005a42:	d002      	beq.n	8005a4a <RCC_WaitForHSEStartUp+0x3a>
 8005a44:	79bb      	ldrb	r3, [r7, #6]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d0ee      	beq.n	8005a28 <RCC_WaitForHSEStartUp+0x18>
  
  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8005a4a:	f04f 0031 	mov.w	r0, #49	; 0x31
 8005a4e:	f000 fb27 	bl	80060a0 <RCC_GetFlagStatus>
 8005a52:	4603      	mov	r3, r0
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d003      	beq.n	8005a60 <RCC_WaitForHSEStartUp+0x50>
  {
    status = SUCCESS;
 8005a58:	f04f 0301 	mov.w	r3, #1
 8005a5c:	71fb      	strb	r3, [r7, #7]
 8005a5e:	e002      	b.n	8005a66 <RCC_WaitForHSEStartUp+0x56>
  }
  else
  {
    status = ERROR;
 8005a60:	f04f 0300 	mov.w	r3, #0
 8005a64:	71fb      	strb	r3, [r7, #7]
  }  
  return (status);
 8005a66:	79fb      	ldrb	r3, [r7, #7]
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f107 0708 	add.w	r7, r7, #8
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}
 8005a72:	bf00      	nop

08005a74 <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *   This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b085      	sub	sp, #20
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	71fb      	strb	r3, [r7, #7]
  uint32_t tmpreg = 0;
 8005a7e:	f04f 0300 	mov.w	r3, #0
 8005a82:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
  tmpreg = RCC->CR;
 8005a84:	4b0a      	ldr	r3, [pc, #40]	; (8005ab0 <RCC_AdjustHSICalibrationValue+0x3c>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	60fb      	str	r3, [r7, #12]
  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8005a90:	60fb      	str	r3, [r7, #12]
  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8005a92:	79fb      	ldrb	r3, [r7, #7]
 8005a94:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005a98:	68fa      	ldr	r2, [r7, #12]
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CR = tmpreg;
 8005a9e:	4b04      	ldr	r3, [pc, #16]	; (8005ab0 <RCC_AdjustHSICalibrationValue+0x3c>)
 8005aa0:	68fa      	ldr	r2, [r7, #12]
 8005aa2:	601a      	str	r2, [r3, #0]
}
 8005aa4:	f107 0714 	add.w	r7, r7, #20
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bc80      	pop	{r7}
 8005aac:	4770      	bx	lr
 8005aae:	bf00      	nop
 8005ab0:	40021000 	andmi	r1, r2, r0

08005ab4 <RCC_HSICmd>:
  * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
  * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b083      	sub	sp, #12
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	4603      	mov	r3, r0
 8005abc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8005abe:	4b04      	ldr	r3, [pc, #16]	; (8005ad0 <RCC_HSICmd+0x1c>)
 8005ac0:	79fa      	ldrb	r2, [r7, #7]
 8005ac2:	601a      	str	r2, [r3, #0]
}
 8005ac4:	f107 070c 	add.w	r7, r7, #12
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bc80      	pop	{r7}
 8005acc:	4770      	bx	lr
 8005ace:	bf00      	nop
 8005ad0:	42420000 	submi	r0, r2, #0

08005ad4 <RCC_PLLConfig>:
  *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_5}
  *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b085      	sub	sp, #20
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
 8005adc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005ade:	f04f 0300 	mov.w	r3, #0
 8005ae2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8005ae4:	4b0a      	ldr	r3, [pc, #40]	; (8005b10 <RCC_PLLConfig+0x3c>)
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	60fb      	str	r3, [r7, #12]
  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8005af0:	60fb      	str	r3, [r7, #12]
  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8005af2:	687a      	ldr	r2, [r7, #4]
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	68fa      	ldr	r2, [r7, #12]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005afe:	4b04      	ldr	r3, [pc, #16]	; (8005b10 <RCC_PLLConfig+0x3c>)
 8005b00:	68fa      	ldr	r2, [r7, #12]
 8005b02:	605a      	str	r2, [r3, #4]
}
 8005b04:	f107 0714 	add.w	r7, r7, #20
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bc80      	pop	{r7}
 8005b0c:	4770      	bx	lr
 8005b0e:	bf00      	nop
 8005b10:	40021000 	andmi	r1, r2, r0

08005b14 <RCC_PLLCmd>:
  * @note   The PLL can not be disabled if it is used as system clock.
  * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8005b1e:	4b04      	ldr	r3, [pc, #16]	; (8005b30 <RCC_PLLCmd+0x1c>)
 8005b20:	79fa      	ldrb	r2, [r7, #7]
 8005b22:	601a      	str	r2, [r3, #0]
}
 8005b24:	f107 070c 	add.w	r7, r7, #12
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bc80      	pop	{r7}
 8005b2c:	4770      	bx	lr
 8005b2e:	bf00      	nop
 8005b30:	42420060 	submi	r0, r2, #96	; 0x60

08005b34 <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b085      	sub	sp, #20
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8005b3c:	f04f 0300 	mov.w	r3, #0
 8005b40:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  tmpreg = RCC->CFGR;
 8005b42:	4b09      	ldr	r3, [pc, #36]	; (8005b68 <RCC_SYSCLKConfig+0x34>)
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	60fb      	str	r3, [r7, #12]
  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f023 0303 	bic.w	r3, r3, #3
 8005b4e:	60fb      	str	r3, [r7, #12]
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	4313      	orrs	r3, r2
 8005b56:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005b58:	4b03      	ldr	r3, [pc, #12]	; (8005b68 <RCC_SYSCLKConfig+0x34>)
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	605a      	str	r2, [r3, #4]
}
 8005b5e:	f107 0714 	add.w	r7, r7, #20
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bc80      	pop	{r7}
 8005b66:	4770      	bx	lr
 8005b68:	40021000 	andmi	r1, r2, r0

08005b6c <RCC_GetSYSCLKSource>:
  *     - 0x00: HSI used as system clock
  *     - 0x04: HSE used as system clock
  *     - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 8005b70:	4b04      	ldr	r3, [pc, #16]	; (8005b84 <RCC_GetSYSCLKSource+0x18>)
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	f003 030c 	and.w	r3, r3, #12
 8005b7a:	b2db      	uxtb	r3, r3
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	bc80      	pop	{r7}
 8005b82:	4770      	bx	lr
 8005b84:	40021000 	andmi	r1, r2, r0

08005b88 <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b085      	sub	sp, #20
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8005b90:	f04f 0300 	mov.w	r3, #0
 8005b94:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 8005b96:	4b09      	ldr	r3, [pc, #36]	; (8005bbc <RCC_HCLKConfig+0x34>)
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ba2:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8005ba4:	68fa      	ldr	r2, [r7, #12]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005bac:	4b03      	ldr	r3, [pc, #12]	; (8005bbc <RCC_HCLKConfig+0x34>)
 8005bae:	68fa      	ldr	r2, [r7, #12]
 8005bb0:	605a      	str	r2, [r3, #4]
}
 8005bb2:	f107 0714 	add.w	r7, r7, #20
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bc80      	pop	{r7}
 8005bba:	4770      	bx	lr
 8005bbc:	40021000 	andmi	r1, r2, r0

08005bc0 <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b085      	sub	sp, #20
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8005bc8:	f04f 0300 	mov.w	r3, #0
 8005bcc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8005bce:	4b09      	ldr	r3, [pc, #36]	; (8005bf4 <RCC_PCLK1Config+0x34>)
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8005bda:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8005bdc:	68fa      	ldr	r2, [r7, #12]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	4313      	orrs	r3, r2
 8005be2:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005be4:	4b03      	ldr	r3, [pc, #12]	; (8005bf4 <RCC_PCLK1Config+0x34>)
 8005be6:	68fa      	ldr	r2, [r7, #12]
 8005be8:	605a      	str	r2, [r3, #4]
}
 8005bea:	f107 0714 	add.w	r7, r7, #20
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bc80      	pop	{r7}
 8005bf2:	4770      	bx	lr
 8005bf4:	40021000 	andmi	r1, r2, r0

08005bf8 <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b085      	sub	sp, #20
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8005c00:	f04f 0300 	mov.w	r3, #0
 8005c04:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8005c06:	4b0a      	ldr	r3, [pc, #40]	; (8005c30 <RCC_PCLK2Config+0x38>)
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8005c12:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8005c1a:	68fa      	ldr	r2, [r7, #12]
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005c20:	4b03      	ldr	r3, [pc, #12]	; (8005c30 <RCC_PCLK2Config+0x38>)
 8005c22:	68fa      	ldr	r2, [r7, #12]
 8005c24:	605a      	str	r2, [r3, #4]
}
 8005c26:	f107 0714 	add.w	r7, r7, #20
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	bc80      	pop	{r7}
 8005c2e:	4770      	bx	lr
 8005c30:	40021000 	andmi	r1, r2, r0

08005c34 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b083      	sub	sp, #12
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	71fa      	strb	r2, [r7, #7]
 8005c40:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005c42:	79bb      	ldrb	r3, [r7, #6]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d008      	beq.n	8005c5a <RCC_ITConfig+0x26>
  {
    /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8005c48:	4b0c      	ldr	r3, [pc, #48]	; (8005c7c <RCC_ITConfig+0x48>)
 8005c4a:	4a0c      	ldr	r2, [pc, #48]	; (8005c7c <RCC_ITConfig+0x48>)
 8005c4c:	7812      	ldrb	r2, [r2, #0]
 8005c4e:	b2d1      	uxtb	r1, r2
 8005c50:	79fa      	ldrb	r2, [r7, #7]
 8005c52:	430a      	orrs	r2, r1
 8005c54:	b2d2      	uxtb	r2, r2
 8005c56:	701a      	strb	r2, [r3, #0]
 8005c58:	e00a      	b.n	8005c70 <RCC_ITConfig+0x3c>
  }
  else
  {
    /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 8005c5a:	4b08      	ldr	r3, [pc, #32]	; (8005c7c <RCC_ITConfig+0x48>)
 8005c5c:	4a07      	ldr	r2, [pc, #28]	; (8005c7c <RCC_ITConfig+0x48>)
 8005c5e:	7812      	ldrb	r2, [r2, #0]
 8005c60:	b2d1      	uxtb	r1, r2
 8005c62:	79fa      	ldrb	r2, [r7, #7]
 8005c64:	ea6f 0202 	mvn.w	r2, r2
 8005c68:	b2d2      	uxtb	r2, r2
 8005c6a:	400a      	ands	r2, r1
 8005c6c:	b2d2      	uxtb	r2, r2
 8005c6e:	701a      	strb	r2, [r3, #0]
  }
}
 8005c70:	f107 070c 	add.w	r7, r7, #12
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bc80      	pop	{r7}
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	40021009 	andmi	r1, r2, r9

08005c80 <RCC_USBCLKConfig>:
  *                                     clock source
  *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
  * @retval None
  */
void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b083      	sub	sp, #12
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8005c88:	4b03      	ldr	r3, [pc, #12]	; (8005c98 <RCC_USBCLKConfig+0x18>)
 8005c8a:	687a      	ldr	r2, [r7, #4]
 8005c8c:	601a      	str	r2, [r3, #0]
}
 8005c8e:	f107 070c 	add.w	r7, r7, #12
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bc80      	pop	{r7}
 8005c96:	4770      	bx	lr
 8005c98:	424200d8 	submi	r0, r2, #216	; 0xd8

08005c9c <RCC_ADCCLKConfig>:
  *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
  *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b085      	sub	sp, #20
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8005ca4:	f04f 0300 	mov.w	r3, #0
 8005ca8:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
  tmpreg = RCC->CFGR;
 8005caa:	4b09      	ldr	r3, [pc, #36]	; (8005cd0 <RCC_ADCCLKConfig+0x34>)
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	60fb      	str	r3, [r7, #12]
  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8005cb6:	60fb      	str	r3, [r7, #12]
  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8005cb8:	68fa      	ldr	r2, [r7, #12]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8005cc0:	4b03      	ldr	r3, [pc, #12]	; (8005cd0 <RCC_ADCCLKConfig+0x34>)
 8005cc2:	68fa      	ldr	r2, [r7, #12]
 8005cc4:	605a      	str	r2, [r3, #4]
}
 8005cc6:	f107 0714 	add.w	r7, r7, #20
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	bc80      	pop	{r7}
 8005cce:	4770      	bx	lr
 8005cd0:	40021000 	andmi	r1, r2, r0

08005cd4 <RCC_LSEConfig>:
  *     @arg RCC_LSE_ON: LSE oscillator ON
  *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	4603      	mov	r3, r0
 8005cdc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8005cde:	4b0f      	ldr	r3, [pc, #60]	; (8005d1c <RCC_LSEConfig+0x48>)
 8005ce0:	f04f 0200 	mov.w	r2, #0
 8005ce4:	701a      	strb	r2, [r3, #0]
  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8005ce6:	4b0d      	ldr	r3, [pc, #52]	; (8005d1c <RCC_LSEConfig+0x48>)
 8005ce8:	f04f 0200 	mov.w	r2, #0
 8005cec:	701a      	strb	r2, [r3, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8005cee:	79fb      	ldrb	r3, [r7, #7]
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	d002      	beq.n	8005cfa <RCC_LSEConfig+0x26>
 8005cf4:	2b04      	cmp	r3, #4
 8005cf6:	d005      	beq.n	8005d04 <RCC_LSEConfig+0x30>
 8005cf8:	e009      	b.n	8005d0e <RCC_LSEConfig+0x3a>
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 8005cfa:	4b08      	ldr	r3, [pc, #32]	; (8005d1c <RCC_LSEConfig+0x48>)
 8005cfc:	f04f 0201 	mov.w	r2, #1
 8005d00:	701a      	strb	r2, [r3, #0]
      break;
 8005d02:	e005      	b.n	8005d10 <RCC_LSEConfig+0x3c>
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8005d04:	4b05      	ldr	r3, [pc, #20]	; (8005d1c <RCC_LSEConfig+0x48>)
 8005d06:	f04f 0205 	mov.w	r2, #5
 8005d0a:	701a      	strb	r2, [r3, #0]
      break;            
 8005d0c:	e000      	b.n	8005d10 <RCC_LSEConfig+0x3c>
      
    default:
      break;      
 8005d0e:	bf00      	nop
  }
}
 8005d10:	f107 070c 	add.w	r7, r7, #12
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bc80      	pop	{r7}
 8005d18:	4770      	bx	lr
 8005d1a:	bf00      	nop
 8005d1c:	40021020 	andmi	r1, r2, r0, lsr #32

08005d20 <RCC_LSICmd>:
  * @note   LSI can not be disabled if the IWDG is running.
  * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b083      	sub	sp, #12
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	4603      	mov	r3, r0
 8005d28:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8005d2a:	4b04      	ldr	r3, [pc, #16]	; (8005d3c <RCC_LSICmd+0x1c>)
 8005d2c:	79fa      	ldrb	r2, [r7, #7]
 8005d2e:	601a      	str	r2, [r3, #0]
}
 8005d30:	f107 070c 	add.w	r7, r7, #12
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bc80      	pop	{r7}
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	42420480 	submi	r0, r2, #128, 8	; 0x80000000

08005d40 <RCC_RTCCLKConfig>:
  *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
  *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8005d48:	4b05      	ldr	r3, [pc, #20]	; (8005d60 <RCC_RTCCLKConfig+0x20>)
 8005d4a:	4a05      	ldr	r2, [pc, #20]	; (8005d60 <RCC_RTCCLKConfig+0x20>)
 8005d4c:	6a11      	ldr	r1, [r2, #32]
 8005d4e:	687a      	ldr	r2, [r7, #4]
 8005d50:	430a      	orrs	r2, r1
 8005d52:	621a      	str	r2, [r3, #32]
}
 8005d54:	f107 070c 	add.w	r7, r7, #12
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bc80      	pop	{r7}
 8005d5c:	4770      	bx	lr
 8005d5e:	bf00      	nop
 8005d60:	40021000 	andmi	r1, r2, r0

08005d64 <RCC_RTCCLKCmd>:
  * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b083      	sub	sp, #12
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8005d6e:	4b04      	ldr	r3, [pc, #16]	; (8005d80 <RCC_RTCCLKCmd+0x1c>)
 8005d70:	79fa      	ldrb	r2, [r7, #7]
 8005d72:	601a      	str	r2, [r3, #0]
}
 8005d74:	f107 070c 	add.w	r7, r7, #12
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bc80      	pop	{r7}
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop
 8005d80:	4242043c 	submi	r0, r2, #60, 8	; 0x3c000000

08005d84 <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b087      	sub	sp, #28
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8005d8c:	f04f 0300 	mov.w	r3, #0
 8005d90:	617b      	str	r3, [r7, #20]
 8005d92:	f04f 0300 	mov.w	r3, #0
 8005d96:	613b      	str	r3, [r7, #16]
 8005d98:	f04f 0300 	mov.w	r3, #0
 8005d9c:	60fb      	str	r3, [r7, #12]
 8005d9e:	f04f 0300 	mov.w	r3, #0
 8005da2:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8005da4:	4b51      	ldr	r3, [pc, #324]	; (8005eec <RCC_GetClocksFreq+0x168>)
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	f003 030c 	and.w	r3, r3, #12
 8005dac:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	2b04      	cmp	r3, #4
 8005db2:	d007      	beq.n	8005dc4 <RCC_GetClocksFreq+0x40>
 8005db4:	2b08      	cmp	r3, #8
 8005db6:	d009      	beq.n	8005dcc <RCC_GetClocksFreq+0x48>
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d135      	bne.n	8005e28 <RCC_GetClocksFreq+0xa4>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	4a4c      	ldr	r2, [pc, #304]	; (8005ef0 <RCC_GetClocksFreq+0x16c>)
 8005dc0:	601a      	str	r2, [r3, #0]
      break;
 8005dc2:	e035      	b.n	8005e30 <RCC_GetClocksFreq+0xac>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a4a      	ldr	r2, [pc, #296]	; (8005ef0 <RCC_GetClocksFreq+0x16c>)
 8005dc8:	601a      	str	r2, [r3, #0]
      break;
 8005dca:	e031      	b.n	8005e30 <RCC_GetClocksFreq+0xac>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8005dcc:	4b47      	ldr	r3, [pc, #284]	; (8005eec <RCC_GetClocksFreq+0x168>)
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005dd4:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8005dd6:	4b45      	ldr	r3, [pc, #276]	; (8005eec <RCC_GetClocksFreq+0x168>)
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005dde:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	ea4f 4393 	mov.w	r3, r3, lsr #18
 8005de6:	f103 0302 	add.w	r3, r3, #2
 8005dea:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d106      	bne.n	8005e00 <RCC_GetClocksFreq+0x7c>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	4a3f      	ldr	r2, [pc, #252]	; (8005ef4 <RCC_GetClocksFreq+0x170>)
 8005df6:	fb02 f203 	mul.w	r2, r2, r3
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8005dfe:	e017      	b.n	8005e30 <RCC_GetClocksFreq+0xac>
       prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 #else
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8005e00:	4b3a      	ldr	r3, [pc, #232]	; (8005eec <RCC_GetClocksFreq+0x168>)
 8005e02:	685b      	ldr	r3, [r3, #4]
 8005e04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d006      	beq.n	8005e1a <RCC_GetClocksFreq+0x96>
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	4a39      	ldr	r2, [pc, #228]	; (8005ef4 <RCC_GetClocksFreq+0x170>)
 8005e10:	fb02 f203 	mul.w	r2, r2, r3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8005e18:	e00a      	b.n	8005e30 <RCC_GetClocksFreq+0xac>
        {/* HSE oscillator clock divided by 2 */
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	4a34      	ldr	r2, [pc, #208]	; (8005ef0 <RCC_GetClocksFreq+0x16c>)
 8005e1e:	fb02 f203 	mul.w	r2, r2, r3
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8005e26:	e003      	b.n	8005e30 <RCC_GetClocksFreq+0xac>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	4a31      	ldr	r2, [pc, #196]	; (8005ef0 <RCC_GetClocksFreq+0x16c>)
 8005e2c:	601a      	str	r2, [r3, #0]
      break;
 8005e2e:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8005e30:	4b2e      	ldr	r3, [pc, #184]	; (8005eec <RCC_GetClocksFreq+0x168>)
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e38:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8005e40:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8005e42:	4a2d      	ldr	r2, [pc, #180]	; (8005ef8 <RCC_GetClocksFreq+0x174>)
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	18d3      	adds	r3, r2, r3
 8005e48:	781b      	ldrb	r3, [r3, #0]
 8005e4a:	b2db      	uxtb	r3, r3
 8005e4c:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	fa22 f203 	lsr.w	r2, r2, r3
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8005e5c:	4b23      	ldr	r3, [pc, #140]	; (8005eec <RCC_GetClocksFreq+0x168>)
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005e64:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8005e6c:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8005e6e:	4a22      	ldr	r2, [pc, #136]	; (8005ef8 <RCC_GetClocksFreq+0x174>)
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	18d3      	adds	r3, r2, r3
 8005e74:	781b      	ldrb	r3, [r3, #0]
 8005e76:	b2db      	uxtb	r3, r3
 8005e78:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	685a      	ldr	r2, [r3, #4]
 8005e7e:	68bb      	ldr	r3, [r7, #8]
 8005e80:	fa22 f203 	lsr.w	r2, r2, r3
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8005e88:	4b18      	ldr	r3, [pc, #96]	; (8005eec <RCC_GetClocksFreq+0x168>)
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8005e90:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8005e98:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8005e9a:	4a17      	ldr	r2, [pc, #92]	; (8005ef8 <RCC_GetClocksFreq+0x174>)
 8005e9c:	697b      	ldr	r3, [r7, #20]
 8005e9e:	18d3      	adds	r3, r2, r3
 8005ea0:	781b      	ldrb	r3, [r3, #0]
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	685a      	ldr	r2, [r3, #4]
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	fa22 f203 	lsr.w	r2, r2, r3
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8005eb4:	4b0d      	ldr	r3, [pc, #52]	; (8005eec <RCC_GetClocksFreq+0x168>)
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005ebc:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	ea4f 3393 	mov.w	r3, r3, lsr #14
 8005ec4:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8005ec6:	4a0d      	ldr	r2, [pc, #52]	; (8005efc <RCC_GetClocksFreq+0x178>)
 8005ec8:	697b      	ldr	r3, [r7, #20]
 8005eca:	18d3      	adds	r3, r2, r3
 8005ecc:	781b      	ldrb	r3, [r3, #0]
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	68da      	ldr	r2, [r3, #12]
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	fbb2 f2f3 	udiv	r2, r2, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	611a      	str	r2, [r3, #16]
}
 8005ee0:	f107 071c 	add.w	r7, r7, #28
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bc80      	pop	{r7}
 8005ee8:	4770      	bx	lr
 8005eea:	bf00      	nop
 8005eec:	40021000 	andmi	r1, r2, r0
 8005ef0:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 8005ef4:	003d0900 	eorseq	r0, sp, r0, lsl #18
 8005ef8:	60000000 	andvs	r0, r0, r0
 8005efc:	60000010 	andvs	r0, r0, r0, lsl r0

08005f00 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b083      	sub	sp, #12
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	460b      	mov	r3, r1
 8005f0a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005f0c:	78fb      	ldrb	r3, [r7, #3]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d006      	beq.n	8005f20 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8005f12:	4b0a      	ldr	r3, [pc, #40]	; (8005f3c <RCC_AHBPeriphClockCmd+0x3c>)
 8005f14:	4a09      	ldr	r2, [pc, #36]	; (8005f3c <RCC_AHBPeriphClockCmd+0x3c>)
 8005f16:	6951      	ldr	r1, [r2, #20]
 8005f18:	687a      	ldr	r2, [r7, #4]
 8005f1a:	430a      	orrs	r2, r1
 8005f1c:	615a      	str	r2, [r3, #20]
 8005f1e:	e007      	b.n	8005f30 <RCC_AHBPeriphClockCmd+0x30>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8005f20:	4b06      	ldr	r3, [pc, #24]	; (8005f3c <RCC_AHBPeriphClockCmd+0x3c>)
 8005f22:	4a06      	ldr	r2, [pc, #24]	; (8005f3c <RCC_AHBPeriphClockCmd+0x3c>)
 8005f24:	6951      	ldr	r1, [r2, #20]
 8005f26:	687a      	ldr	r2, [r7, #4]
 8005f28:	ea6f 0202 	mvn.w	r2, r2
 8005f2c:	400a      	ands	r2, r1
 8005f2e:	615a      	str	r2, [r3, #20]
  }
}
 8005f30:	f107 070c 	add.w	r7, r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bc80      	pop	{r7}
 8005f38:	4770      	bx	lr
 8005f3a:	bf00      	nop
 8005f3c:	40021000 	andmi	r1, r2, r0

08005f40 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b083      	sub	sp, #12
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	460b      	mov	r3, r1
 8005f4a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005f4c:	78fb      	ldrb	r3, [r7, #3]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d006      	beq.n	8005f60 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8005f52:	4b0a      	ldr	r3, [pc, #40]	; (8005f7c <RCC_APB2PeriphClockCmd+0x3c>)
 8005f54:	4a09      	ldr	r2, [pc, #36]	; (8005f7c <RCC_APB2PeriphClockCmd+0x3c>)
 8005f56:	6991      	ldr	r1, [r2, #24]
 8005f58:	687a      	ldr	r2, [r7, #4]
 8005f5a:	430a      	orrs	r2, r1
 8005f5c:	619a      	str	r2, [r3, #24]
 8005f5e:	e007      	b.n	8005f70 <RCC_APB2PeriphClockCmd+0x30>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8005f60:	4b06      	ldr	r3, [pc, #24]	; (8005f7c <RCC_APB2PeriphClockCmd+0x3c>)
 8005f62:	4a06      	ldr	r2, [pc, #24]	; (8005f7c <RCC_APB2PeriphClockCmd+0x3c>)
 8005f64:	6991      	ldr	r1, [r2, #24]
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	ea6f 0202 	mvn.w	r2, r2
 8005f6c:	400a      	ands	r2, r1
 8005f6e:	619a      	str	r2, [r3, #24]
  }
}
 8005f70:	f107 070c 	add.w	r7, r7, #12
 8005f74:	46bd      	mov	sp, r7
 8005f76:	bc80      	pop	{r7}
 8005f78:	4770      	bx	lr
 8005f7a:	bf00      	nop
 8005f7c:	40021000 	andmi	r1, r2, r0

08005f80 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	460b      	mov	r3, r1
 8005f8a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005f8c:	78fb      	ldrb	r3, [r7, #3]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d006      	beq.n	8005fa0 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8005f92:	4b0a      	ldr	r3, [pc, #40]	; (8005fbc <RCC_APB1PeriphClockCmd+0x3c>)
 8005f94:	4a09      	ldr	r2, [pc, #36]	; (8005fbc <RCC_APB1PeriphClockCmd+0x3c>)
 8005f96:	69d1      	ldr	r1, [r2, #28]
 8005f98:	687a      	ldr	r2, [r7, #4]
 8005f9a:	430a      	orrs	r2, r1
 8005f9c:	61da      	str	r2, [r3, #28]
 8005f9e:	e007      	b.n	8005fb0 <RCC_APB1PeriphClockCmd+0x30>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8005fa0:	4b06      	ldr	r3, [pc, #24]	; (8005fbc <RCC_APB1PeriphClockCmd+0x3c>)
 8005fa2:	4a06      	ldr	r2, [pc, #24]	; (8005fbc <RCC_APB1PeriphClockCmd+0x3c>)
 8005fa4:	69d1      	ldr	r1, [r2, #28]
 8005fa6:	687a      	ldr	r2, [r7, #4]
 8005fa8:	ea6f 0202 	mvn.w	r2, r2
 8005fac:	400a      	ands	r2, r1
 8005fae:	61da      	str	r2, [r3, #28]
  }
}
 8005fb0:	f107 070c 	add.w	r7, r7, #12
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bc80      	pop	{r7}
 8005fb8:	4770      	bx	lr
 8005fba:	bf00      	nop
 8005fbc:	40021000 	andmi	r1, r2, r0

08005fc0 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b083      	sub	sp, #12
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
 8005fc8:	460b      	mov	r3, r1
 8005fca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005fcc:	78fb      	ldrb	r3, [r7, #3]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d006      	beq.n	8005fe0 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8005fd2:	4b0a      	ldr	r3, [pc, #40]	; (8005ffc <RCC_APB2PeriphResetCmd+0x3c>)
 8005fd4:	4a09      	ldr	r2, [pc, #36]	; (8005ffc <RCC_APB2PeriphResetCmd+0x3c>)
 8005fd6:	68d1      	ldr	r1, [r2, #12]
 8005fd8:	687a      	ldr	r2, [r7, #4]
 8005fda:	430a      	orrs	r2, r1
 8005fdc:	60da      	str	r2, [r3, #12]
 8005fde:	e007      	b.n	8005ff0 <RCC_APB2PeriphResetCmd+0x30>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8005fe0:	4b06      	ldr	r3, [pc, #24]	; (8005ffc <RCC_APB2PeriphResetCmd+0x3c>)
 8005fe2:	4a06      	ldr	r2, [pc, #24]	; (8005ffc <RCC_APB2PeriphResetCmd+0x3c>)
 8005fe4:	68d1      	ldr	r1, [r2, #12]
 8005fe6:	687a      	ldr	r2, [r7, #4]
 8005fe8:	ea6f 0202 	mvn.w	r2, r2
 8005fec:	400a      	ands	r2, r1
 8005fee:	60da      	str	r2, [r3, #12]
  }
}
 8005ff0:	f107 070c 	add.w	r7, r7, #12
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bc80      	pop	{r7}
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop
 8005ffc:	40021000 	andmi	r1, r2, r0

08006000 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8006000:	b480      	push	{r7}
 8006002:	b083      	sub	sp, #12
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	460b      	mov	r3, r1
 800600a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800600c:	78fb      	ldrb	r3, [r7, #3]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d006      	beq.n	8006020 <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8006012:	4b0a      	ldr	r3, [pc, #40]	; (800603c <RCC_APB1PeriphResetCmd+0x3c>)
 8006014:	4a09      	ldr	r2, [pc, #36]	; (800603c <RCC_APB1PeriphResetCmd+0x3c>)
 8006016:	6911      	ldr	r1, [r2, #16]
 8006018:	687a      	ldr	r2, [r7, #4]
 800601a:	430a      	orrs	r2, r1
 800601c:	611a      	str	r2, [r3, #16]
 800601e:	e007      	b.n	8006030 <RCC_APB1PeriphResetCmd+0x30>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8006020:	4b06      	ldr	r3, [pc, #24]	; (800603c <RCC_APB1PeriphResetCmd+0x3c>)
 8006022:	4a06      	ldr	r2, [pc, #24]	; (800603c <RCC_APB1PeriphResetCmd+0x3c>)
 8006024:	6911      	ldr	r1, [r2, #16]
 8006026:	687a      	ldr	r2, [r7, #4]
 8006028:	ea6f 0202 	mvn.w	r2, r2
 800602c:	400a      	ands	r2, r1
 800602e:	611a      	str	r2, [r3, #16]
  }
}
 8006030:	f107 070c 	add.w	r7, r7, #12
 8006034:	46bd      	mov	sp, r7
 8006036:	bc80      	pop	{r7}
 8006038:	4770      	bx	lr
 800603a:	bf00      	nop
 800603c:	40021000 	andmi	r1, r2, r0

08006040 <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
 8006040:	b480      	push	{r7}
 8006042:	b083      	sub	sp, #12
 8006044:	af00      	add	r7, sp, #0
 8006046:	4603      	mov	r3, r0
 8006048:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 800604a:	4b04      	ldr	r3, [pc, #16]	; (800605c <RCC_BackupResetCmd+0x1c>)
 800604c:	79fa      	ldrb	r2, [r7, #7]
 800604e:	601a      	str	r2, [r3, #0]
}
 8006050:	f107 070c 	add.w	r7, r7, #12
 8006054:	46bd      	mov	sp, r7
 8006056:	bc80      	pop	{r7}
 8006058:	4770      	bx	lr
 800605a:	bf00      	nop
 800605c:	42420440 	submi	r0, r2, #64, 8	; 0x40000000

08006060 <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System..
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
 8006060:	b480      	push	{r7}
 8006062:	b083      	sub	sp, #12
 8006064:	af00      	add	r7, sp, #0
 8006066:	4603      	mov	r3, r0
 8006068:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 800606a:	4b04      	ldr	r3, [pc, #16]	; (800607c <RCC_ClockSecuritySystemCmd+0x1c>)
 800606c:	79fa      	ldrb	r2, [r7, #7]
 800606e:	601a      	str	r2, [r3, #0]
}
 8006070:	f107 070c 	add.w	r7, r7, #12
 8006074:	46bd      	mov	sp, r7
 8006076:	bc80      	pop	{r7}
 8006078:	4770      	bx	lr
 800607a:	bf00      	nop
 800607c:	4242004c 	submi	r0, r2, #76	; 0x4c

08006080 <RCC_MCOConfig>:
  *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
  *   
  * @retval None
  */
void RCC_MCOConfig(uint8_t RCC_MCO)
{
 8006080:	b480      	push	{r7}
 8006082:	b083      	sub	sp, #12
 8006084:	af00      	add	r7, sp, #0
 8006086:	4603      	mov	r3, r0
 8006088:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO bits to select the MCO source */
  *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 800608a:	4b04      	ldr	r3, [pc, #16]	; (800609c <RCC_MCOConfig+0x1c>)
 800608c:	79fa      	ldrb	r2, [r7, #7]
 800608e:	701a      	strb	r2, [r3, #0]
}
 8006090:	f107 070c 	add.w	r7, r7, #12
 8006094:	46bd      	mov	sp, r7
 8006096:	bc80      	pop	{r7}
 8006098:	4770      	bx	lr
 800609a:	bf00      	nop
 800609c:	40021007 	andmi	r1, r2, r7

080060a0 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  *   
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b087      	sub	sp, #28
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	4603      	mov	r3, r0
 80060a8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 80060aa:	f04f 0300 	mov.w	r3, #0
 80060ae:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 80060b0:	f04f 0300 	mov.w	r3, #0
 80060b4:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 80060b6:	f04f 0300 	mov.w	r3, #0
 80060ba:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80060bc:	79fb      	ldrb	r3, [r7, #7]
 80060be:	ea4f 1353 	mov.w	r3, r3, lsr #5
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d103      	bne.n	80060d4 <RCC_GetFlagStatus+0x34>
  {
    statusreg = RCC->CR;
 80060cc:	4b13      	ldr	r3, [pc, #76]	; (800611c <RCC_GetFlagStatus+0x7c>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	617b      	str	r3, [r7, #20]
 80060d2:	e009      	b.n	80060e8 <RCC_GetFlagStatus+0x48>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2b02      	cmp	r3, #2
 80060d8:	d103      	bne.n	80060e2 <RCC_GetFlagStatus+0x42>
  {
    statusreg = RCC->BDCR;
 80060da:	4b10      	ldr	r3, [pc, #64]	; (800611c <RCC_GetFlagStatus+0x7c>)
 80060dc:	6a1b      	ldr	r3, [r3, #32]
 80060de:	617b      	str	r3, [r7, #20]
 80060e0:	e002      	b.n	80060e8 <RCC_GetFlagStatus+0x48>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80060e2:	4b0e      	ldr	r3, [pc, #56]	; (800611c <RCC_GetFlagStatus+0x7c>)
 80060e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e6:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;
 80060e8:	79fb      	ldrb	r3, [r7, #7]
 80060ea:	f003 031f 	and.w	r3, r3, #31
 80060ee:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	697a      	ldr	r2, [r7, #20]
 80060f4:	fa22 f303 	lsr.w	r3, r2, r3
 80060f8:	f003 0301 	and.w	r3, r3, #1
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d003      	beq.n	8006108 <RCC_GetFlagStatus+0x68>
  {
    bitstatus = SET;
 8006100:	f04f 0301 	mov.w	r3, #1
 8006104:	74fb      	strb	r3, [r7, #19]
 8006106:	e002      	b.n	800610e <RCC_GetFlagStatus+0x6e>
  }
  else
  {
    bitstatus = RESET;
 8006108:	f04f 0300 	mov.w	r3, #0
 800610c:	74fb      	strb	r3, [r7, #19]
  }

  /* Return the flag status */
  return bitstatus;
 800610e:	7cfb      	ldrb	r3, [r7, #19]
}
 8006110:	4618      	mov	r0, r3
 8006112:	f107 071c 	add.w	r7, r7, #28
 8006116:	46bd      	mov	sp, r7
 8006118:	bc80      	pop	{r7}
 800611a:	4770      	bx	lr
 800611c:	40021000 	andmi	r1, r2, r0

08006120 <RCC_ClearFlag>:
  *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
 8006120:	b480      	push	{r7}
 8006122:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8006124:	4b04      	ldr	r3, [pc, #16]	; (8006138 <RCC_ClearFlag+0x18>)
 8006126:	4a04      	ldr	r2, [pc, #16]	; (8006138 <RCC_ClearFlag+0x18>)
 8006128:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800612a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800612e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8006130:	46bd      	mov	sp, r7
 8006132:	bc80      	pop	{r7}
 8006134:	4770      	bx	lr
 8006136:	bf00      	nop
 8006138:	40021000 	andmi	r1, r2, r0

0800613c <RCC_GetITStatus>:
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  *   
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
 800613c:	b480      	push	{r7}
 800613e:	b085      	sub	sp, #20
 8006140:	af00      	add	r7, sp, #0
 8006142:	4603      	mov	r3, r0
 8006144:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
 8006146:	f04f 0300 	mov.w	r3, #0
 800614a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 800614c:	4b09      	ldr	r3, [pc, #36]	; (8006174 <RCC_GetITStatus+0x38>)
 800614e:	689a      	ldr	r2, [r3, #8]
 8006150:	79fb      	ldrb	r3, [r7, #7]
 8006152:	4013      	ands	r3, r2
 8006154:	2b00      	cmp	r3, #0
 8006156:	d003      	beq.n	8006160 <RCC_GetITStatus+0x24>
  {
    bitstatus = SET;
 8006158:	f04f 0301 	mov.w	r3, #1
 800615c:	73fb      	strb	r3, [r7, #15]
 800615e:	e002      	b.n	8006166 <RCC_GetITStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8006160:	f04f 0300 	mov.w	r3, #0
 8006164:	73fb      	strb	r3, [r7, #15]
  }

  /* Return the RCC_IT status */
  return  bitstatus;
 8006166:	7bfb      	ldrb	r3, [r7, #15]
}
 8006168:	4618      	mov	r0, r3
 800616a:	f107 0714 	add.w	r7, r7, #20
 800616e:	46bd      	mov	sp, r7
 8006170:	bc80      	pop	{r7}
 8006172:	4770      	bx	lr
 8006174:	40021000 	andmi	r1, r2, r0

08006178 <RCC_ClearITPendingBit>:
  *   
  *     @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
 8006178:	b480      	push	{r7}
 800617a:	b083      	sub	sp, #12
 800617c:	af00      	add	r7, sp, #0
 800617e:	4603      	mov	r3, r0
 8006180:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8006182:	4b04      	ldr	r3, [pc, #16]	; (8006194 <RCC_ClearITPendingBit+0x1c>)
 8006184:	79fa      	ldrb	r2, [r7, #7]
 8006186:	701a      	strb	r2, [r3, #0]
}
 8006188:	f107 070c 	add.w	r7, r7, #12
 800618c:	46bd      	mov	sp, r7
 800618e:	bc80      	pop	{r7}
 8006190:	4770      	bx	lr
 8006192:	bf00      	nop
 8006194:	4002100a 	andmi	r1, r2, sl

08006198 <RTC_ITConfig>:
  * @param  NewState: new state of the specified RTC interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_ITConfig(uint16_t RTC_IT, FunctionalState NewState)
{
 8006198:	b480      	push	{r7}
 800619a:	b083      	sub	sp, #12
 800619c:	af00      	add	r7, sp, #0
 800619e:	4602      	mov	r2, r0
 80061a0:	460b      	mov	r3, r1
 80061a2:	80fa      	strh	r2, [r7, #6]
 80061a4:	717b      	strb	r3, [r7, #5]
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80061a6:	797b      	ldrb	r3, [r7, #5]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d008      	beq.n	80061be <RTC_ITConfig+0x26>
  {
    RTC->CRH |= RTC_IT;
 80061ac:	4b0c      	ldr	r3, [pc, #48]	; (80061e0 <RTC_ITConfig+0x48>)
 80061ae:	4a0c      	ldr	r2, [pc, #48]	; (80061e0 <RTC_ITConfig+0x48>)
 80061b0:	8812      	ldrh	r2, [r2, #0]
 80061b2:	b291      	uxth	r1, r2
 80061b4:	88fa      	ldrh	r2, [r7, #6]
 80061b6:	430a      	orrs	r2, r1
 80061b8:	b292      	uxth	r2, r2
 80061ba:	801a      	strh	r2, [r3, #0]
 80061bc:	e00a      	b.n	80061d4 <RTC_ITConfig+0x3c>
  }
  else
  {
    RTC->CRH &= (uint16_t)~RTC_IT;
 80061be:	4b08      	ldr	r3, [pc, #32]	; (80061e0 <RTC_ITConfig+0x48>)
 80061c0:	4a07      	ldr	r2, [pc, #28]	; (80061e0 <RTC_ITConfig+0x48>)
 80061c2:	8812      	ldrh	r2, [r2, #0]
 80061c4:	b291      	uxth	r1, r2
 80061c6:	88fa      	ldrh	r2, [r7, #6]
 80061c8:	ea6f 0202 	mvn.w	r2, r2
 80061cc:	b292      	uxth	r2, r2
 80061ce:	400a      	ands	r2, r1
 80061d0:	b292      	uxth	r2, r2
 80061d2:	801a      	strh	r2, [r3, #0]
  }
}
 80061d4:	f107 070c 	add.w	r7, r7, #12
 80061d8:	46bd      	mov	sp, r7
 80061da:	bc80      	pop	{r7}
 80061dc:	4770      	bx	lr
 80061de:	bf00      	nop
 80061e0:	40002800 	andmi	r2, r0, r0, lsl #16

080061e4 <RTC_EnterConfigMode>:
  * @brief  Enters the RTC configuration mode.
  * @param  None
  * @retval None
  */
void RTC_EnterConfigMode(void)
{
 80061e4:	b480      	push	{r7}
 80061e6:	af00      	add	r7, sp, #0
  /* Set the CNF flag to enter in the Configuration Mode */
  RTC->CRL |= RTC_CRL_CNF;
 80061e8:	4b05      	ldr	r3, [pc, #20]	; (8006200 <RTC_EnterConfigMode+0x1c>)
 80061ea:	4a05      	ldr	r2, [pc, #20]	; (8006200 <RTC_EnterConfigMode+0x1c>)
 80061ec:	8892      	ldrh	r2, [r2, #4]
 80061ee:	b292      	uxth	r2, r2
 80061f0:	f042 0210 	orr.w	r2, r2, #16
 80061f4:	b292      	uxth	r2, r2
 80061f6:	809a      	strh	r2, [r3, #4]
}
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bc80      	pop	{r7}
 80061fc:	4770      	bx	lr
 80061fe:	bf00      	nop
 8006200:	40002800 	andmi	r2, r0, r0, lsl #16

08006204 <RTC_ExitConfigMode>:
  * @brief  Exits from the RTC configuration mode.
  * @param  None
  * @retval None
  */
void RTC_ExitConfigMode(void)
{
 8006204:	b480      	push	{r7}
 8006206:	af00      	add	r7, sp, #0
  /* Reset the CNF flag to exit from the Configuration Mode */
  RTC->CRL &= (uint16_t)~((uint16_t)RTC_CRL_CNF); 
 8006208:	4b05      	ldr	r3, [pc, #20]	; (8006220 <RTC_ExitConfigMode+0x1c>)
 800620a:	4a05      	ldr	r2, [pc, #20]	; (8006220 <RTC_ExitConfigMode+0x1c>)
 800620c:	8892      	ldrh	r2, [r2, #4]
 800620e:	b292      	uxth	r2, r2
 8006210:	f022 0210 	bic.w	r2, r2, #16
 8006214:	b292      	uxth	r2, r2
 8006216:	809a      	strh	r2, [r3, #4]
}
 8006218:	46bd      	mov	sp, r7
 800621a:	bc80      	pop	{r7}
 800621c:	4770      	bx	lr
 800621e:	bf00      	nop
 8006220:	40002800 	andmi	r2, r0, r0, lsl #16

08006224 <RTC_GetCounter>:
  * @brief  Gets the RTC counter value.
  * @param  None
  * @retval RTC counter value.
  */
uint32_t RTC_GetCounter(void)
{
 8006224:	b480      	push	{r7}
 8006226:	b083      	sub	sp, #12
 8006228:	af00      	add	r7, sp, #0
  uint16_t tmp = 0;
 800622a:	f04f 0300 	mov.w	r3, #0
 800622e:	80fb      	strh	r3, [r7, #6]
  tmp = RTC->CNTL;
 8006230:	4b07      	ldr	r3, [pc, #28]	; (8006250 <RTC_GetCounter+0x2c>)
 8006232:	8b9b      	ldrh	r3, [r3, #28]
 8006234:	80fb      	strh	r3, [r7, #6]
  return (((uint32_t)RTC->CNTH << 16 ) | tmp) ;
 8006236:	4b06      	ldr	r3, [pc, #24]	; (8006250 <RTC_GetCounter+0x2c>)
 8006238:	8b1b      	ldrh	r3, [r3, #24]
 800623a:	b29b      	uxth	r3, r3
 800623c:	ea4f 4203 	mov.w	r2, r3, lsl #16
 8006240:	88fb      	ldrh	r3, [r7, #6]
 8006242:	4313      	orrs	r3, r2
}
 8006244:	4618      	mov	r0, r3
 8006246:	f107 070c 	add.w	r7, r7, #12
 800624a:	46bd      	mov	sp, r7
 800624c:	bc80      	pop	{r7}
 800624e:	4770      	bx	lr
 8006250:	40002800 	andmi	r2, r0, r0, lsl #16

08006254 <RTC_SetCounter>:
  * @brief  Sets the RTC counter value.
  * @param  CounterValue: RTC counter new value.
  * @retval None
  */
void RTC_SetCounter(uint32_t CounterValue)
{ 
 8006254:	b580      	push	{r7, lr}
 8006256:	b082      	sub	sp, #8
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  RTC_EnterConfigMode();
 800625c:	f7ff ffc2 	bl	80061e4 <RTC_EnterConfigMode>
  /* Set RTC COUNTER MSB word */
  RTC->CNTH = CounterValue >> 16;
 8006260:	4b07      	ldr	r3, [pc, #28]	; (8006280 <RTC_SetCounter+0x2c>)
 8006262:	687a      	ldr	r2, [r7, #4]
 8006264:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8006268:	b292      	uxth	r2, r2
 800626a:	831a      	strh	r2, [r3, #24]
  /* Set RTC COUNTER LSB word */
  RTC->CNTL = (CounterValue & RTC_LSB_MASK);
 800626c:	4b04      	ldr	r3, [pc, #16]	; (8006280 <RTC_SetCounter+0x2c>)
 800626e:	687a      	ldr	r2, [r7, #4]
 8006270:	b292      	uxth	r2, r2
 8006272:	839a      	strh	r2, [r3, #28]
  RTC_ExitConfigMode();
 8006274:	f7ff ffc6 	bl	8006204 <RTC_ExitConfigMode>
}
 8006278:	f107 0708 	add.w	r7, r7, #8
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}
 8006280:	40002800 	andmi	r2, r0, r0, lsl #16

08006284 <RTC_SetPrescaler>:
  * @brief  Sets the RTC prescaler value.
  * @param  PrescalerValue: RTC prescaler new value.
  * @retval None
  */
void RTC_SetPrescaler(uint32_t PrescalerValue)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b082      	sub	sp, #8
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_PRESCALER(PrescalerValue));
  
  RTC_EnterConfigMode();
 800628c:	f7ff ffaa 	bl	80061e4 <RTC_EnterConfigMode>
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_MASK) >> 16;
 8006290:	4b08      	ldr	r3, [pc, #32]	; (80062b4 <RTC_SetPrescaler+0x30>)
 8006292:	687a      	ldr	r2, [r7, #4]
 8006294:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8006298:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800629c:	b292      	uxth	r2, r2
 800629e:	811a      	strh	r2, [r3, #8]
  /* Set RTC PRESCALER LSB word */
  RTC->PRLL = (PrescalerValue & RTC_LSB_MASK);
 80062a0:	4b04      	ldr	r3, [pc, #16]	; (80062b4 <RTC_SetPrescaler+0x30>)
 80062a2:	687a      	ldr	r2, [r7, #4]
 80062a4:	b292      	uxth	r2, r2
 80062a6:	819a      	strh	r2, [r3, #12]
  RTC_ExitConfigMode();
 80062a8:	f7ff ffac 	bl	8006204 <RTC_ExitConfigMode>
}
 80062ac:	f107 0708 	add.w	r7, r7, #8
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	40002800 	andmi	r2, r0, r0, lsl #16

080062b8 <RTC_SetAlarm>:
  * @brief  Sets the RTC alarm value.
  * @param  AlarmValue: RTC alarm new value.
  * @retval None
  */
void RTC_SetAlarm(uint32_t AlarmValue)
{  
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b082      	sub	sp, #8
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
  RTC_EnterConfigMode();
 80062c0:	f7ff ff90 	bl	80061e4 <RTC_EnterConfigMode>
  /* Set the ALARM MSB word */
  RTC->ALRH = AlarmValue >> 16;
 80062c4:	4b07      	ldr	r3, [pc, #28]	; (80062e4 <RTC_SetAlarm+0x2c>)
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	ea4f 4212 	mov.w	r2, r2, lsr #16
 80062cc:	b292      	uxth	r2, r2
 80062ce:	841a      	strh	r2, [r3, #32]
  /* Set the ALARM LSB word */
  RTC->ALRL = (AlarmValue & RTC_LSB_MASK);
 80062d0:	4b04      	ldr	r3, [pc, #16]	; (80062e4 <RTC_SetAlarm+0x2c>)
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	b292      	uxth	r2, r2
 80062d6:	849a      	strh	r2, [r3, #36]	; 0x24
  RTC_ExitConfigMode();
 80062d8:	f7ff ff94 	bl	8006204 <RTC_ExitConfigMode>
}
 80062dc:	f107 0708 	add.w	r7, r7, #8
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bd80      	pop	{r7, pc}
 80062e4:	40002800 	andmi	r2, r0, r0, lsl #16

080062e8 <RTC_GetDivider>:
  * @brief  Gets the RTC divider value.
  * @param  None
  * @retval RTC Divider value.
  */
uint32_t RTC_GetDivider(void)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b083      	sub	sp, #12
 80062ec:	af00      	add	r7, sp, #0
  uint32_t tmp = 0x00;
 80062ee:	f04f 0300 	mov.w	r3, #0
 80062f2:	607b      	str	r3, [r7, #4]
  tmp = ((uint32_t)RTC->DIVH & (uint32_t)0x000F) << 16;
 80062f4:	4b0a      	ldr	r3, [pc, #40]	; (8006320 <RTC_GetDivider+0x38>)
 80062f6:	8a1b      	ldrh	r3, [r3, #16]
 80062f8:	b29b      	uxth	r3, r3
 80062fa:	f003 030f 	and.w	r3, r3, #15
 80062fe:	ea4f 4303 	mov.w	r3, r3, lsl #16
 8006302:	607b      	str	r3, [r7, #4]
  tmp |= RTC->DIVL;
 8006304:	4b06      	ldr	r3, [pc, #24]	; (8006320 <RTC_GetDivider+0x38>)
 8006306:	8a9b      	ldrh	r3, [r3, #20]
 8006308:	b29b      	uxth	r3, r3
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	4313      	orrs	r3, r2
 800630e:	607b      	str	r3, [r7, #4]
  return tmp;
 8006310:	687b      	ldr	r3, [r7, #4]
}
 8006312:	4618      	mov	r0, r3
 8006314:	f107 070c 	add.w	r7, r7, #12
 8006318:	46bd      	mov	sp, r7
 800631a:	bc80      	pop	{r7}
 800631c:	4770      	bx	lr
 800631e:	bf00      	nop
 8006320:	40002800 	andmi	r2, r0, r0, lsl #16

08006324 <RTC_WaitForLastTask>:
  * @note   This function must be called before any write to RTC registers.
  * @param  None
  * @retval None
  */
void RTC_WaitForLastTask(void)
{
 8006324:	b480      	push	{r7}
 8006326:	af00      	add	r7, sp, #0
  /* Loop until RTOFF flag is set */
  while ((RTC->CRL & RTC_FLAG_RTOFF) == (uint16_t)RESET)
 8006328:	bf00      	nop
 800632a:	4b05      	ldr	r3, [pc, #20]	; (8006340 <RTC_WaitForLastTask+0x1c>)
 800632c:	889b      	ldrh	r3, [r3, #4]
 800632e:	b29b      	uxth	r3, r3
 8006330:	f003 0320 	and.w	r3, r3, #32
 8006334:	2b00      	cmp	r3, #0
 8006336:	d0f8      	beq.n	800632a <RTC_WaitForLastTask+0x6>
  {
  }
}
 8006338:	46bd      	mov	sp, r7
 800633a:	bc80      	pop	{r7}
 800633c:	4770      	bx	lr
 800633e:	bf00      	nop
 8006340:	40002800 	andmi	r2, r0, r0, lsl #16

08006344 <RTC_WaitForSynchro>:
  *   or an APB clock stop.
  * @param  None
  * @retval None
  */
void RTC_WaitForSynchro(void)
{
 8006344:	b480      	push	{r7}
 8006346:	af00      	add	r7, sp, #0
  /* Clear RSF flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG_RSF;
 8006348:	4b09      	ldr	r3, [pc, #36]	; (8006370 <RTC_WaitForSynchro+0x2c>)
 800634a:	4a09      	ldr	r2, [pc, #36]	; (8006370 <RTC_WaitForSynchro+0x2c>)
 800634c:	8892      	ldrh	r2, [r2, #4]
 800634e:	b292      	uxth	r2, r2
 8006350:	f022 0208 	bic.w	r2, r2, #8
 8006354:	b292      	uxth	r2, r2
 8006356:	809a      	strh	r2, [r3, #4]
  /* Loop until RSF flag is set */
  while ((RTC->CRL & RTC_FLAG_RSF) == (uint16_t)RESET)
 8006358:	bf00      	nop
 800635a:	4b05      	ldr	r3, [pc, #20]	; (8006370 <RTC_WaitForSynchro+0x2c>)
 800635c:	889b      	ldrh	r3, [r3, #4]
 800635e:	b29b      	uxth	r3, r3
 8006360:	f003 0308 	and.w	r3, r3, #8
 8006364:	2b00      	cmp	r3, #0
 8006366:	d0f8      	beq.n	800635a <RTC_WaitForSynchro+0x16>
  {
  }
}
 8006368:	46bd      	mov	sp, r7
 800636a:	bc80      	pop	{r7}
 800636c:	4770      	bx	lr
 800636e:	bf00      	nop
 8006370:	40002800 	andmi	r2, r0, r0, lsl #16

08006374 <RTC_GetFlagStatus>:
  *     @arg RTC_FLAG_ALR: Alarm flag
  *     @arg RTC_FLAG_SEC: Second flag
  * @retval The new state of RTC_FLAG (SET or RESET).
  */
FlagStatus RTC_GetFlagStatus(uint16_t RTC_FLAG)
{
 8006374:	b480      	push	{r7}
 8006376:	b085      	sub	sp, #20
 8006378:	af00      	add	r7, sp, #0
 800637a:	4603      	mov	r3, r0
 800637c:	80fb      	strh	r3, [r7, #6]
  FlagStatus bitstatus = RESET;
 800637e:	f04f 0300 	mov.w	r3, #0
 8006382:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_RTC_GET_FLAG(RTC_FLAG)); 
  
  if ((RTC->CRL & RTC_FLAG) != (uint16_t)RESET)
 8006384:	4b0a      	ldr	r3, [pc, #40]	; (80063b0 <RTC_GetFlagStatus+0x3c>)
 8006386:	889b      	ldrh	r3, [r3, #4]
 8006388:	b29a      	uxth	r2, r3
 800638a:	88fb      	ldrh	r3, [r7, #6]
 800638c:	4013      	ands	r3, r2
 800638e:	b29b      	uxth	r3, r3
 8006390:	2b00      	cmp	r3, #0
 8006392:	d003      	beq.n	800639c <RTC_GetFlagStatus+0x28>
  {
    bitstatus = SET;
 8006394:	f04f 0301 	mov.w	r3, #1
 8006398:	73fb      	strb	r3, [r7, #15]
 800639a:	e002      	b.n	80063a2 <RTC_GetFlagStatus+0x2e>
  }
  else
  {
    bitstatus = RESET;
 800639c:	f04f 0300 	mov.w	r3, #0
 80063a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80063a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	f107 0714 	add.w	r7, r7, #20
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bc80      	pop	{r7}
 80063ae:	4770      	bx	lr
 80063b0:	40002800 	andmi	r2, r0, r0, lsl #16

080063b4 <RTC_ClearFlag>:
  *     @arg RTC_FLAG_ALR: Alarm flag
  *     @arg RTC_FLAG_SEC: Second flag
  * @retval None
  */
void RTC_ClearFlag(uint16_t RTC_FLAG)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b083      	sub	sp, #12
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	4603      	mov	r3, r0
 80063bc:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_FLAG(RTC_FLAG)); 
    
  /* Clear the corresponding RTC flag */
  RTC->CRL &= (uint16_t)~RTC_FLAG;
 80063be:	4b08      	ldr	r3, [pc, #32]	; (80063e0 <RTC_ClearFlag+0x2c>)
 80063c0:	4a07      	ldr	r2, [pc, #28]	; (80063e0 <RTC_ClearFlag+0x2c>)
 80063c2:	8892      	ldrh	r2, [r2, #4]
 80063c4:	b291      	uxth	r1, r2
 80063c6:	88fa      	ldrh	r2, [r7, #6]
 80063c8:	ea6f 0202 	mvn.w	r2, r2
 80063cc:	b292      	uxth	r2, r2
 80063ce:	400a      	ands	r2, r1
 80063d0:	b292      	uxth	r2, r2
 80063d2:	809a      	strh	r2, [r3, #4]
}
 80063d4:	f107 070c 	add.w	r7, r7, #12
 80063d8:	46bd      	mov	sp, r7
 80063da:	bc80      	pop	{r7}
 80063dc:	4770      	bx	lr
 80063de:	bf00      	nop
 80063e0:	40002800 	andmi	r2, r0, r0, lsl #16

080063e4 <RTC_GetITStatus>:
  *     @arg RTC_IT_ALR: Alarm interrupt
  *     @arg RTC_IT_SEC: Second interrupt
  * @retval The new state of the RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint16_t RTC_IT)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b085      	sub	sp, #20
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	4603      	mov	r3, r0
 80063ec:	80fb      	strh	r3, [r7, #6]
  ITStatus bitstatus = RESET;
 80063ee:	f04f 0300 	mov.w	r3, #0
 80063f2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT)); 
  
  bitstatus = (ITStatus)(RTC->CRL & RTC_IT);
 80063f4:	4b10      	ldr	r3, [pc, #64]	; (8006438 <RTC_GetITStatus+0x54>)
 80063f6:	889b      	ldrh	r3, [r3, #4]
 80063f8:	b29b      	uxth	r3, r3
 80063fa:	b2da      	uxtb	r2, r3
 80063fc:	88fb      	ldrh	r3, [r7, #6]
 80063fe:	b2db      	uxtb	r3, r3
 8006400:	4013      	ands	r3, r2
 8006402:	73fb      	strb	r3, [r7, #15]
  if (((RTC->CRH & RTC_IT) != (uint16_t)RESET) && (bitstatus != (uint16_t)RESET))
 8006404:	4b0c      	ldr	r3, [pc, #48]	; (8006438 <RTC_GetITStatus+0x54>)
 8006406:	881b      	ldrh	r3, [r3, #0]
 8006408:	b29a      	uxth	r2, r3
 800640a:	88fb      	ldrh	r3, [r7, #6]
 800640c:	4013      	ands	r3, r2
 800640e:	b29b      	uxth	r3, r3
 8006410:	2b00      	cmp	r3, #0
 8006412:	d006      	beq.n	8006422 <RTC_GetITStatus+0x3e>
 8006414:	7bfb      	ldrb	r3, [r7, #15]
 8006416:	2b00      	cmp	r3, #0
 8006418:	d003      	beq.n	8006422 <RTC_GetITStatus+0x3e>
  {
    bitstatus = SET;
 800641a:	f04f 0301 	mov.w	r3, #1
 800641e:	73fb      	strb	r3, [r7, #15]
 8006420:	e002      	b.n	8006428 <RTC_GetITStatus+0x44>
  }
  else
  {
    bitstatus = RESET;
 8006422:	f04f 0300 	mov.w	r3, #0
 8006426:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006428:	7bfb      	ldrb	r3, [r7, #15]
}
 800642a:	4618      	mov	r0, r3
 800642c:	f107 0714 	add.w	r7, r7, #20
 8006430:	46bd      	mov	sp, r7
 8006432:	bc80      	pop	{r7}
 8006434:	4770      	bx	lr
 8006436:	bf00      	nop
 8006438:	40002800 	andmi	r2, r0, r0, lsl #16

0800643c <RTC_ClearITPendingBit>:
  *     @arg RTC_IT_ALR: Alarm interrupt
  *     @arg RTC_IT_SEC: Second interrupt
  * @retval None
  */
void RTC_ClearITPendingBit(uint16_t RTC_IT)
{
 800643c:	b480      	push	{r7}
 800643e:	b083      	sub	sp, #12
 8006440:	af00      	add	r7, sp, #0
 8006442:	4603      	mov	r3, r0
 8006444:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RTC_IT(RTC_IT));  
  
  /* Clear the corresponding RTC pending bit */
  RTC->CRL &= (uint16_t)~RTC_IT;
 8006446:	4b08      	ldr	r3, [pc, #32]	; (8006468 <RTC_ClearITPendingBit+0x2c>)
 8006448:	4a07      	ldr	r2, [pc, #28]	; (8006468 <RTC_ClearITPendingBit+0x2c>)
 800644a:	8892      	ldrh	r2, [r2, #4]
 800644c:	b291      	uxth	r1, r2
 800644e:	88fa      	ldrh	r2, [r7, #6]
 8006450:	ea6f 0202 	mvn.w	r2, r2
 8006454:	b292      	uxth	r2, r2
 8006456:	400a      	ands	r2, r1
 8006458:	b292      	uxth	r2, r2
 800645a:	809a      	strh	r2, [r3, #4]
}
 800645c:	f107 070c 	add.w	r7, r7, #12
 8006460:	46bd      	mov	sp, r7
 8006462:	bc80      	pop	{r7}
 8006464:	4770      	bx	lr
 8006466:	bf00      	nop
 8006468:	40002800 	andmi	r2, r0, r0, lsl #16

0800646c <SDIO_DeInit>:
  * @brief  Deinitializes the SDIO peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void SDIO_DeInit(void)
{
 800646c:	b480      	push	{r7}
 800646e:	af00      	add	r7, sp, #0
  SDIO->POWER = 0x00000000;
 8006470:	4b12      	ldr	r3, [pc, #72]	; (80064bc <SDIO_DeInit+0x50>)
 8006472:	f04f 0200 	mov.w	r2, #0
 8006476:	601a      	str	r2, [r3, #0]
  SDIO->CLKCR = 0x00000000;
 8006478:	4b10      	ldr	r3, [pc, #64]	; (80064bc <SDIO_DeInit+0x50>)
 800647a:	f04f 0200 	mov.w	r2, #0
 800647e:	605a      	str	r2, [r3, #4]
  SDIO->ARG = 0x00000000;
 8006480:	4b0e      	ldr	r3, [pc, #56]	; (80064bc <SDIO_DeInit+0x50>)
 8006482:	f04f 0200 	mov.w	r2, #0
 8006486:	609a      	str	r2, [r3, #8]
  SDIO->CMD = 0x00000000;
 8006488:	4b0c      	ldr	r3, [pc, #48]	; (80064bc <SDIO_DeInit+0x50>)
 800648a:	f04f 0200 	mov.w	r2, #0
 800648e:	60da      	str	r2, [r3, #12]
  SDIO->DTIMER = 0x00000000;
 8006490:	4b0a      	ldr	r3, [pc, #40]	; (80064bc <SDIO_DeInit+0x50>)
 8006492:	f04f 0200 	mov.w	r2, #0
 8006496:	625a      	str	r2, [r3, #36]	; 0x24
  SDIO->DLEN = 0x00000000;
 8006498:	4b08      	ldr	r3, [pc, #32]	; (80064bc <SDIO_DeInit+0x50>)
 800649a:	f04f 0200 	mov.w	r2, #0
 800649e:	629a      	str	r2, [r3, #40]	; 0x28
  SDIO->DCTRL = 0x00000000;
 80064a0:	4b06      	ldr	r3, [pc, #24]	; (80064bc <SDIO_DeInit+0x50>)
 80064a2:	f04f 0200 	mov.w	r2, #0
 80064a6:	62da      	str	r2, [r3, #44]	; 0x2c
  SDIO->ICR = 0x00C007FF;
 80064a8:	4b04      	ldr	r3, [pc, #16]	; (80064bc <SDIO_DeInit+0x50>)
 80064aa:	4a05      	ldr	r2, [pc, #20]	; (80064c0 <SDIO_DeInit+0x54>)
 80064ac:	639a      	str	r2, [r3, #56]	; 0x38
  SDIO->MASK = 0x00000000;
 80064ae:	4b03      	ldr	r3, [pc, #12]	; (80064bc <SDIO_DeInit+0x50>)
 80064b0:	f04f 0200 	mov.w	r2, #0
 80064b4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bc80      	pop	{r7}
 80064ba:	4770      	bx	lr
 80064bc:	40018000 	andmi	r8, r1, r0
 80064c0:	00c007ff 	strdeq	r0, [r0], #127	; 0x7f

080064c4 <SDIO_Init>:
  * @param  SDIO_InitStruct : pointer to a SDIO_InitTypeDef structure 
  *         that contains the configuration information for the SDIO peripheral.
  * @retval None
  */
void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct)
{
 80064c4:	b480      	push	{r7}
 80064c6:	b085      	sub	sp, #20
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80064cc:	f04f 0300 	mov.w	r3, #0
 80064d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 80064d2:	4b13      	ldr	r3, [pc, #76]	; (8006520 <SDIO_Init+0x5c>)
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80064de:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80064e2:	60fb      	str	r3, [r7, #12]
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	7d1b      	ldrb	r3, [r3, #20]
 80064e8:	461a      	mov	r2, r3
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	431a      	orrs	r2, r3
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	685b      	ldr	r3, [r3, #4]
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 80064f4:	431a      	orrs	r2, r3
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	68db      	ldr	r3, [r3, #12]
 80064fa:	431a      	orrs	r2, r3
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 8006500:	431a      	orrs	r2, r3
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	4313      	orrs	r3, r2
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8006508:	68fa      	ldr	r2, [r7, #12]
 800650a:	4313      	orrs	r3, r2
 800650c:	60fb      	str	r3, [r7, #12]
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
  
  /* Write to SDIO CLKCR */
  SDIO->CLKCR = tmpreg;
 800650e:	4b04      	ldr	r3, [pc, #16]	; (8006520 <SDIO_Init+0x5c>)
 8006510:	68fa      	ldr	r2, [r7, #12]
 8006512:	605a      	str	r2, [r3, #4]
}
 8006514:	f107 0714 	add.w	r7, r7, #20
 8006518:	46bd      	mov	sp, r7
 800651a:	bc80      	pop	{r7}
 800651c:	4770      	bx	lr
 800651e:	bf00      	nop
 8006520:	40018000 	andmi	r8, r1, r0

08006524 <SDIO_StructInit>:
  * @param  SDIO_InitStruct: pointer to an SDIO_InitTypeDef structure which 
  *   will be initialized.
  * @retval None
  */
void SDIO_StructInit(SDIO_InitTypeDef* SDIO_InitStruct)
{
 8006524:	b480      	push	{r7}
 8006526:	b083      	sub	sp, #12
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  /* SDIO_InitStruct members default value */
  SDIO_InitStruct->SDIO_ClockDiv = 0x00;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f04f 0200 	mov.w	r2, #0
 8006532:	751a      	strb	r2, [r3, #20]
  SDIO_InitStruct->SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	f04f 0200 	mov.w	r2, #0
 800653a:	601a      	str	r2, [r3, #0]
  SDIO_InitStruct->SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f04f 0200 	mov.w	r2, #0
 8006542:	605a      	str	r2, [r3, #4]
  SDIO_InitStruct->SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	f04f 0200 	mov.w	r2, #0
 800654a:	609a      	str	r2, [r3, #8]
  SDIO_InitStruct->SDIO_BusWide = SDIO_BusWide_1b;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f04f 0200 	mov.w	r2, #0
 8006552:	60da      	str	r2, [r3, #12]
  SDIO_InitStruct->SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	f04f 0200 	mov.w	r2, #0
 800655a:	611a      	str	r2, [r3, #16]
}
 800655c:	f107 070c 	add.w	r7, r7, #12
 8006560:	46bd      	mov	sp, r7
 8006562:	bc80      	pop	{r7}
 8006564:	4770      	bx	lr
 8006566:	bf00      	nop

08006568 <SDIO_ClockCmd>:
  * @brief  Enables or disables the SDIO Clock.
  * @param  NewState: new state of the SDIO Clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_ClockCmd(FunctionalState NewState)
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	4603      	mov	r3, r0
 8006570:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CLKCR_CLKEN_BB = (uint32_t)NewState;
 8006572:	4b04      	ldr	r3, [pc, #16]	; (8006584 <SDIO_ClockCmd+0x1c>)
 8006574:	79fa      	ldrb	r2, [r7, #7]
 8006576:	601a      	str	r2, [r3, #0]
}
 8006578:	f107 070c 	add.w	r7, r7, #12
 800657c:	46bd      	mov	sp, r7
 800657e:	bc80      	pop	{r7}
 8006580:	4770      	bx	lr
 8006582:	bf00      	nop
 8006584:	423000a0 	eorsmi	r0, r0, #160	; 0xa0

08006588 <SDIO_SetPowerState>:
  *     @arg SDIO_PowerState_OFF
  *     @arg SDIO_PowerState_ON
  * @retval None
  */
void SDIO_SetPowerState(uint32_t SDIO_PowerState)
{
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SDIO_POWER_STATE(SDIO_PowerState));
  
  SDIO->POWER &= PWR_PWRCTRL_MASK;
 8006590:	4b08      	ldr	r3, [pc, #32]	; (80065b4 <SDIO_SetPowerState+0x2c>)
 8006592:	4a08      	ldr	r2, [pc, #32]	; (80065b4 <SDIO_SetPowerState+0x2c>)
 8006594:	6812      	ldr	r2, [r2, #0]
 8006596:	f022 0203 	bic.w	r2, r2, #3
 800659a:	601a      	str	r2, [r3, #0]
  SDIO->POWER |= SDIO_PowerState;
 800659c:	4b05      	ldr	r3, [pc, #20]	; (80065b4 <SDIO_SetPowerState+0x2c>)
 800659e:	4a05      	ldr	r2, [pc, #20]	; (80065b4 <SDIO_SetPowerState+0x2c>)
 80065a0:	6811      	ldr	r1, [r2, #0]
 80065a2:	687a      	ldr	r2, [r7, #4]
 80065a4:	430a      	orrs	r2, r1
 80065a6:	601a      	str	r2, [r3, #0]
}
 80065a8:	f107 070c 	add.w	r7, r7, #12
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bc80      	pop	{r7}
 80065b0:	4770      	bx	lr
 80065b2:	bf00      	nop
 80065b4:	40018000 	andmi	r8, r1, r0

080065b8 <SDIO_GetPowerState>:
  * - 0x00: Power OFF
  * - 0x02: Power UP
  * - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(void)
{
 80065b8:	b480      	push	{r7}
 80065ba:	af00      	add	r7, sp, #0
  return (SDIO->POWER & (~PWR_PWRCTRL_MASK));
 80065bc:	4b03      	ldr	r3, [pc, #12]	; (80065cc <SDIO_GetPowerState+0x14>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f003 0303 	and.w	r3, r3, #3
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bc80      	pop	{r7}
 80065ca:	4770      	bx	lr
 80065cc:	40018000 	andmi	r8, r1, r0

080065d0 <SDIO_ITConfig>:
  * @param  NewState: new state of the specified SDIO interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None 
  */
void SDIO_ITConfig(uint32_t SDIO_IT, FunctionalState NewState)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b083      	sub	sp, #12
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
 80065d8:	460b      	mov	r3, r1
 80065da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SDIO_IT(SDIO_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80065dc:	78fb      	ldrb	r3, [r7, #3]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d006      	beq.n	80065f0 <SDIO_ITConfig+0x20>
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 80065e2:	4b0a      	ldr	r3, [pc, #40]	; (800660c <SDIO_ITConfig+0x3c>)
 80065e4:	4a09      	ldr	r2, [pc, #36]	; (800660c <SDIO_ITConfig+0x3c>)
 80065e6:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80065e8:	687a      	ldr	r2, [r7, #4]
 80065ea:	430a      	orrs	r2, r1
 80065ec:	63da      	str	r2, [r3, #60]	; 0x3c
 80065ee:	e007      	b.n	8006600 <SDIO_ITConfig+0x30>
  }
  else
  {
    /* Disable the SDIO interrupts */
    SDIO->MASK &= ~SDIO_IT;
 80065f0:	4b06      	ldr	r3, [pc, #24]	; (800660c <SDIO_ITConfig+0x3c>)
 80065f2:	4a06      	ldr	r2, [pc, #24]	; (800660c <SDIO_ITConfig+0x3c>)
 80065f4:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80065f6:	687a      	ldr	r2, [r7, #4]
 80065f8:	ea6f 0202 	mvn.w	r2, r2
 80065fc:	400a      	ands	r2, r1
 80065fe:	63da      	str	r2, [r3, #60]	; 0x3c
  } 
}
 8006600:	f107 070c 	add.w	r7, r7, #12
 8006604:	46bd      	mov	sp, r7
 8006606:	bc80      	pop	{r7}
 8006608:	4770      	bx	lr
 800660a:	bf00      	nop
 800660c:	40018000 	andmi	r8, r1, r0

08006610 <SDIO_DMACmd>:
  * @param  NewState: new state of the selected SDIO DMA request.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_DMACmd(FunctionalState NewState)
{
 8006610:	b480      	push	{r7}
 8006612:	b083      	sub	sp, #12
 8006614:	af00      	add	r7, sp, #0
 8006616:	4603      	mov	r3, r0
 8006618:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_DMAEN_BB = (uint32_t)NewState;
 800661a:	4b04      	ldr	r3, [pc, #16]	; (800662c <SDIO_DMACmd+0x1c>)
 800661c:	79fa      	ldrb	r2, [r7, #7]
 800661e:	601a      	str	r2, [r3, #0]
}
 8006620:	f107 070c 	add.w	r7, r7, #12
 8006624:	46bd      	mov	sp, r7
 8006626:	bc80      	pop	{r7}
 8006628:	4770      	bx	lr
 800662a:	bf00      	nop
 800662c:	4230058c 	eorsmi	r0, r0, #140, 10	; 0x23000000

08006630 <SDIO_SendCommand>:
  * @param  SDIO_CmdInitStruct : pointer to a SDIO_CmdInitTypeDef 
  *         structure that contains the configuration information for the SDIO command.
  * @retval None
  */
void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)
{
 8006630:	b480      	push	{r7}
 8006632:	b085      	sub	sp, #20
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8006638:	f04f 0300 	mov.w	r3, #0
 800663c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 800663e:	4b11      	ldr	r3, [pc, #68]	; (8006684 <SDIO_SendCommand+0x54>)
 8006640:	687a      	ldr	r2, [r7, #4]
 8006642:	6812      	ldr	r2, [r2, #0]
 8006644:	609a      	str	r2, [r3, #8]
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
 8006646:	4b0f      	ldr	r3, [pc, #60]	; (8006684 <SDIO_SendCommand+0x54>)
 8006648:	68db      	ldr	r3, [r3, #12]
 800664a:	60fb      	str	r3, [r7, #12]
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006652:	f023 0307 	bic.w	r3, r3, #7
 8006656:	60fb      	str	r3, [r7, #12]
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	685a      	ldr	r2, [r3, #4]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	431a      	orrs	r2, r3
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	68db      	ldr	r3, [r3, #12]
 8006666:	431a      	orrs	r2, r3
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	691b      	ldr	r3, [r3, #16]
 800666c:	4313      	orrs	r3, r2
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 800666e:	68fa      	ldr	r2, [r7, #12]
 8006670:	4313      	orrs	r3, r2
 8006672:	60fb      	str	r3, [r7, #12]
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
  
  /* Write to SDIO CMD */
  SDIO->CMD = tmpreg;
 8006674:	4b03      	ldr	r3, [pc, #12]	; (8006684 <SDIO_SendCommand+0x54>)
 8006676:	68fa      	ldr	r2, [r7, #12]
 8006678:	60da      	str	r2, [r3, #12]
}
 800667a:	f107 0714 	add.w	r7, r7, #20
 800667e:	46bd      	mov	sp, r7
 8006680:	bc80      	pop	{r7}
 8006682:	4770      	bx	lr
 8006684:	40018000 	andmi	r8, r1, r0

08006688 <SDIO_CmdStructInit>:
  * @param  SDIO_CmdInitStruct: pointer to an SDIO_CmdInitTypeDef 
  *         structure which will be initialized.
  * @retval None
  */
void SDIO_CmdStructInit(SDIO_CmdInitTypeDef* SDIO_CmdInitStruct)
{
 8006688:	b480      	push	{r7}
 800668a:	b083      	sub	sp, #12
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  /* SDIO_CmdInitStruct members default value */
  SDIO_CmdInitStruct->SDIO_Argument = 0x00;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f04f 0200 	mov.w	r2, #0
 8006696:	601a      	str	r2, [r3, #0]
  SDIO_CmdInitStruct->SDIO_CmdIndex = 0x00;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f04f 0200 	mov.w	r2, #0
 800669e:	605a      	str	r2, [r3, #4]
  SDIO_CmdInitStruct->SDIO_Response = SDIO_Response_No;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	f04f 0200 	mov.w	r2, #0
 80066a6:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStruct->SDIO_Wait = SDIO_Wait_No;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	f04f 0200 	mov.w	r2, #0
 80066ae:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStruct->SDIO_CPSM = SDIO_CPSM_Disable;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f04f 0200 	mov.w	r2, #0
 80066b6:	611a      	str	r2, [r3, #16]
}
 80066b8:	f107 070c 	add.w	r7, r7, #12
 80066bc:	46bd      	mov	sp, r7
 80066be:	bc80      	pop	{r7}
 80066c0:	4770      	bx	lr
 80066c2:	bf00      	nop

080066c4 <SDIO_GetCommandResponse>:
  * @brief  Returns command index of last command for which response received.
  * @param  None
  * @retval Returns the command index of the last command response received.
  */
uint8_t SDIO_GetCommandResponse(void)
{
 80066c4:	b480      	push	{r7}
 80066c6:	af00      	add	r7, sp, #0
  return (uint8_t)(SDIO->RESPCMD);
 80066c8:	4b03      	ldr	r3, [pc, #12]	; (80066d8 <SDIO_GetCommandResponse+0x14>)
 80066ca:	691b      	ldr	r3, [r3, #16]
 80066cc:	b2db      	uxtb	r3, r3
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bc80      	pop	{r7}
 80066d4:	4770      	bx	lr
 80066d6:	bf00      	nop
 80066d8:	40018000 	andmi	r8, r1, r0

080066dc <SDIO_GetResponse>:
  *     @arg SDIO_RESP3: Response Register 3
  *     @arg SDIO_RESP4: Response Register 4
  * @retval The Corresponding response register value.
  */
uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)
{
 80066dc:	b480      	push	{r7}
 80066de:	b085      	sub	sp, #20
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmp = 0;
 80066e4:	f04f 0300 	mov.w	r3, #0
 80066e8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(SDIO_RESP));

  tmp = SDIO_RESP_ADDR + SDIO_RESP;
 80066ea:	687a      	ldr	r2, [r7, #4]
 80066ec:	4b05      	ldr	r3, [pc, #20]	; (8006704 <SDIO_GetResponse+0x28>)
 80066ee:	18d3      	adds	r3, r2, r3
 80066f0:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp); 
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	f107 0714 	add.w	r7, r7, #20
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bc80      	pop	{r7}
 8006700:	4770      	bx	lr
 8006702:	bf00      	nop
 8006704:	40018014 	andmi	r8, r1, r4, lsl r0

08006708 <SDIO_DataConfig>:
  * @param  SDIO_DataInitStruct : pointer to a SDIO_DataInitTypeDef structure that
  *   contains the configuration information for the SDIO command.
  * @retval None
  */
void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
 8006708:	b480      	push	{r7}
 800670a:	b085      	sub	sp, #20
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8006710:	f04f 0300 	mov.w	r3, #0
 8006714:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 8006716:	4b12      	ldr	r3, [pc, #72]	; (8006760 <SDIO_DataConfig+0x58>)
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	6812      	ldr	r2, [r2, #0]
 800671c:	625a      	str	r2, [r3, #36]	; 0x24

/*---------------------------- SDIO DLEN Configuration -----------------------*/
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;
 800671e:	4b10      	ldr	r3, [pc, #64]	; (8006760 <SDIO_DataConfig+0x58>)
 8006720:	687a      	ldr	r2, [r7, #4]
 8006722:	6852      	ldr	r2, [r2, #4]
 8006724:	629a      	str	r2, [r3, #40]	; 0x28

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
 8006726:	4b0e      	ldr	r3, [pc, #56]	; (8006760 <SDIO_DataConfig+0x58>)
 8006728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800672a:	60fb      	str	r3, [r7, #12]
  /* Clear DEN, DTMODE, DTDIR and DBCKSIZE bits */
  tmpreg &= DCTRL_CLEAR_MASK;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	f023 03f7 	bic.w	r3, r3, #247	; 0xf7
 8006732:	60fb      	str	r3, [r7, #12]
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	689a      	ldr	r2, [r3, #8]
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	68db      	ldr	r3, [r3, #12]
 800673c:	431a      	orrs	r2, r3
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	691b      	ldr	r3, [r3, #16]
 8006742:	431a      	orrs	r2, r3
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	695b      	ldr	r3, [r3, #20]
 8006748:	4313      	orrs	r3, r2
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 800674a:	68fa      	ldr	r2, [r7, #12]
 800674c:	4313      	orrs	r3, r2
 800674e:	60fb      	str	r3, [r7, #12]
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;

  /* Write to SDIO DCTRL */
  SDIO->DCTRL = tmpreg;
 8006750:	4b03      	ldr	r3, [pc, #12]	; (8006760 <SDIO_DataConfig+0x58>)
 8006752:	68fa      	ldr	r2, [r7, #12]
 8006754:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006756:	f107 0714 	add.w	r7, r7, #20
 800675a:	46bd      	mov	sp, r7
 800675c:	bc80      	pop	{r7}
 800675e:	4770      	bx	lr
 8006760:	40018000 	andmi	r8, r1, r0

08006764 <SDIO_DataStructInit>:
  * @param  SDIO_DataInitStruct: pointer to an SDIO_DataInitTypeDef structure which
  *         will be initialized.
  * @retval None
  */
void SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
 8006764:	b480      	push	{r7}
 8006766:	b083      	sub	sp, #12
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  /* SDIO_DataInitStruct members default value */
  SDIO_DataInitStruct->SDIO_DataTimeOut = 0xFFFFFFFF;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	f04f 32ff 	mov.w	r2, #4294967295
 8006772:	601a      	str	r2, [r3, #0]
  SDIO_DataInitStruct->SDIO_DataLength = 0x00;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f04f 0200 	mov.w	r2, #0
 800677a:	605a      	str	r2, [r3, #4]
  SDIO_DataInitStruct->SDIO_DataBlockSize = SDIO_DataBlockSize_1b;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f04f 0200 	mov.w	r2, #0
 8006782:	609a      	str	r2, [r3, #8]
  SDIO_DataInitStruct->SDIO_TransferDir = SDIO_TransferDir_ToCard;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f04f 0200 	mov.w	r2, #0
 800678a:	60da      	str	r2, [r3, #12]
  SDIO_DataInitStruct->SDIO_TransferMode = SDIO_TransferMode_Block;  
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f04f 0200 	mov.w	r2, #0
 8006792:	611a      	str	r2, [r3, #16]
  SDIO_DataInitStruct->SDIO_DPSM = SDIO_DPSM_Disable;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f04f 0200 	mov.w	r2, #0
 800679a:	615a      	str	r2, [r3, #20]
}
 800679c:	f107 070c 	add.w	r7, r7, #12
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bc80      	pop	{r7}
 80067a4:	4770      	bx	lr
 80067a6:	bf00      	nop

080067a8 <SDIO_GetDataCounter>:
  * @brief  Returns number of remaining data bytes to be transferred.
  * @param  None
  * @retval Number of remaining data bytes to be transferred
  */
uint32_t SDIO_GetDataCounter(void)
{ 
 80067a8:	b480      	push	{r7}
 80067aa:	af00      	add	r7, sp, #0
  return SDIO->DCOUNT;
 80067ac:	4b02      	ldr	r3, [pc, #8]	; (80067b8 <SDIO_GetDataCounter+0x10>)
 80067ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bc80      	pop	{r7}
 80067b6:	4770      	bx	lr
 80067b8:	40018000 	andmi	r8, r1, r0

080067bc <SDIO_ReadData>:
  * @brief  Read one data word from Rx FIFO.
  * @param  None
  * @retval Data received
  */
uint32_t SDIO_ReadData(void)
{ 
 80067bc:	b480      	push	{r7}
 80067be:	af00      	add	r7, sp, #0
  return SDIO->FIFO;
 80067c0:	4b03      	ldr	r3, [pc, #12]	; (80067d0 <SDIO_ReadData+0x14>)
 80067c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80067c6:	4618      	mov	r0, r3
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bc80      	pop	{r7}
 80067cc:	4770      	bx	lr
 80067ce:	bf00      	nop
 80067d0:	40018000 	andmi	r8, r1, r0

080067d4 <SDIO_WriteData>:
  * @brief  Write one data word to Tx FIFO.
  * @param  Data: 32-bit data word to write.
  * @retval None
  */
void SDIO_WriteData(uint32_t Data)
{ 
 80067d4:	b480      	push	{r7}
 80067d6:	b083      	sub	sp, #12
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  SDIO->FIFO = Data;
 80067dc:	4b04      	ldr	r3, [pc, #16]	; (80067f0 <SDIO_WriteData+0x1c>)
 80067de:	687a      	ldr	r2, [r7, #4]
 80067e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 80067e4:	f107 070c 	add.w	r7, r7, #12
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bc80      	pop	{r7}
 80067ec:	4770      	bx	lr
 80067ee:	bf00      	nop
 80067f0:	40018000 	andmi	r8, r1, r0

080067f4 <SDIO_GetFIFOCount>:
  * @brief  Returns the number of words left to be written to or read from FIFO.	
  * @param  None
  * @retval Remaining number of words.
  */
uint32_t SDIO_GetFIFOCount(void)
{ 
 80067f4:	b480      	push	{r7}
 80067f6:	af00      	add	r7, sp, #0
  return SDIO->FIFOCNT;
 80067f8:	4b02      	ldr	r3, [pc, #8]	; (8006804 <SDIO_GetFIFOCount+0x10>)
 80067fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	46bd      	mov	sp, r7
 8006800:	bc80      	pop	{r7}
 8006802:	4770      	bx	lr
 8006804:	40018000 	andmi	r8, r1, r0

08006808 <SDIO_StartSDIOReadWait>:
  * @param  NewState: new state of the Start SDIO Read Wait operation. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_StartSDIOReadWait(FunctionalState NewState)
{ 
 8006808:	b480      	push	{r7}
 800680a:	b083      	sub	sp, #12
 800680c:	af00      	add	r7, sp, #0
 800680e:	4603      	mov	r3, r0
 8006810:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTART_BB = (uint32_t) NewState;
 8006812:	4b04      	ldr	r3, [pc, #16]	; (8006824 <SDIO_StartSDIOReadWait+0x1c>)
 8006814:	79fa      	ldrb	r2, [r7, #7]
 8006816:	601a      	str	r2, [r3, #0]
}
 8006818:	f107 070c 	add.w	r7, r7, #12
 800681c:	46bd      	mov	sp, r7
 800681e:	bc80      	pop	{r7}
 8006820:	4770      	bx	lr
 8006822:	bf00      	nop
 8006824:	423005a0 	eorsmi	r0, r0, #160, 10	; 0x28000000

08006828 <SDIO_StopSDIOReadWait>:
  * @param  NewState: new state of the Stop SDIO Read Wait operation. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_StopSDIOReadWait(FunctionalState NewState)
{ 
 8006828:	b480      	push	{r7}
 800682a:	b083      	sub	sp, #12
 800682c:	af00      	add	r7, sp, #0
 800682e:	4603      	mov	r3, r0
 8006830:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTOP_BB = (uint32_t) NewState;
 8006832:	4b04      	ldr	r3, [pc, #16]	; (8006844 <SDIO_StopSDIOReadWait+0x1c>)
 8006834:	79fa      	ldrb	r2, [r7, #7]
 8006836:	601a      	str	r2, [r3, #0]
}
 8006838:	f107 070c 	add.w	r7, r7, #12
 800683c:	46bd      	mov	sp, r7
 800683e:	bc80      	pop	{r7}
 8006840:	4770      	bx	lr
 8006842:	bf00      	nop
 8006844:	423005a4 	eorsmi	r0, r0, #164, 10	; 0x29000000

08006848 <SDIO_SetSDIOReadWaitMode>:
  *     @arg SDIO_ReadWaitMode_CLK: Read Wait control by stopping SDIOCLK
  *     @arg SDIO_ReadWaitMode_DATA2: Read Wait control using SDIO_DATA2
  * @retval None
  */
void SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode)
{
 8006848:	b480      	push	{r7}
 800684a:	b083      	sub	sp, #12
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SDIO_READWAIT_MODE(SDIO_ReadWaitMode));
  
  *(__IO uint32_t *) DCTRL_RWMOD_BB = SDIO_ReadWaitMode;
 8006850:	4b03      	ldr	r3, [pc, #12]	; (8006860 <SDIO_SetSDIOReadWaitMode+0x18>)
 8006852:	687a      	ldr	r2, [r7, #4]
 8006854:	601a      	str	r2, [r3, #0]
}
 8006856:	f107 070c 	add.w	r7, r7, #12
 800685a:	46bd      	mov	sp, r7
 800685c:	bc80      	pop	{r7}
 800685e:	4770      	bx	lr
 8006860:	423005a8 	eorsmi	r0, r0, #168, 10	; 0x2a000000

08006864 <SDIO_SetSDIOOperation>:
  * @param  NewState: new state of SDIO specific operation. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_SetSDIOOperation(FunctionalState NewState)
{ 
 8006864:	b480      	push	{r7}
 8006866:	b083      	sub	sp, #12
 8006868:	af00      	add	r7, sp, #0
 800686a:	4603      	mov	r3, r0
 800686c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_SDIOEN_BB = (uint32_t)NewState;
 800686e:	4b04      	ldr	r3, [pc, #16]	; (8006880 <SDIO_SetSDIOOperation+0x1c>)
 8006870:	79fa      	ldrb	r2, [r7, #7]
 8006872:	601a      	str	r2, [r3, #0]
}
 8006874:	f107 070c 	add.w	r7, r7, #12
 8006878:	46bd      	mov	sp, r7
 800687a:	bc80      	pop	{r7}
 800687c:	4770      	bx	lr
 800687e:	bf00      	nop
 8006880:	423005ac 	eorsmi	r0, r0, #172, 10	; 0x2b000000

08006884 <SDIO_SendSDIOSuspendCmd>:
  * @param  NewState: new state of the SD I/O Mode suspend command.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_SendSDIOSuspendCmd(FunctionalState NewState)
{ 
 8006884:	b480      	push	{r7}
 8006886:	b083      	sub	sp, #12
 8006888:	af00      	add	r7, sp, #0
 800688a:	4603      	mov	r3, r0
 800688c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_SDIOSUSPEND_BB = (uint32_t)NewState;
 800688e:	4b04      	ldr	r3, [pc, #16]	; (80068a0 <SDIO_SendSDIOSuspendCmd+0x1c>)
 8006890:	79fa      	ldrb	r2, [r7, #7]
 8006892:	601a      	str	r2, [r3, #0]
}
 8006894:	f107 070c 	add.w	r7, r7, #12
 8006898:	46bd      	mov	sp, r7
 800689a:	bc80      	pop	{r7}
 800689c:	4770      	bx	lr
 800689e:	bf00      	nop
 80068a0:	423001ac 	eorsmi	r0, r0, #172, 2	; 0x2b

080068a4 <SDIO_CommandCompletionCmd>:
  * @param  NewState: new state of command completion signal. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_CommandCompletionCmd(FunctionalState NewState)
{ 
 80068a4:	b480      	push	{r7}
 80068a6:	b083      	sub	sp, #12
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	4603      	mov	r3, r0
 80068ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ENCMDCOMPL_BB = (uint32_t)NewState;
 80068ae:	4b04      	ldr	r3, [pc, #16]	; (80068c0 <SDIO_CommandCompletionCmd+0x1c>)
 80068b0:	79fa      	ldrb	r2, [r7, #7]
 80068b2:	601a      	str	r2, [r3, #0]
}
 80068b4:	f107 070c 	add.w	r7, r7, #12
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bc80      	pop	{r7}
 80068bc:	4770      	bx	lr
 80068be:	bf00      	nop
 80068c0:	423001b0 	eorsmi	r0, r0, #176, 2	; 0x2c

080068c4 <SDIO_CEATAITCmd>:
  * @brief  Enables or disables the CE-ATA interrupt.
  * @param  NewState: new state of CE-ATA interrupt. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_CEATAITCmd(FunctionalState NewState)
{ 
 80068c4:	b480      	push	{r7}
 80068c6:	b083      	sub	sp, #12
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	4603      	mov	r3, r0
 80068cc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_NIEN_BB = (uint32_t)((~((uint32_t)NewState)) & ((uint32_t)0x1));
 80068ce:	4b07      	ldr	r3, [pc, #28]	; (80068ec <SDIO_CEATAITCmd+0x28>)
 80068d0:	79fa      	ldrb	r2, [r7, #7]
 80068d2:	f002 0201 	and.w	r2, r2, #1
 80068d6:	2a00      	cmp	r2, #0
 80068d8:	bf14      	ite	ne
 80068da:	2200      	movne	r2, #0
 80068dc:	2201      	moveq	r2, #1
 80068de:	b2d2      	uxtb	r2, r2
 80068e0:	601a      	str	r2, [r3, #0]
}
 80068e2:	f107 070c 	add.w	r7, r7, #12
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bc80      	pop	{r7}
 80068ea:	4770      	bx	lr
 80068ec:	423001b4 	eorsmi	r0, r0, #180, 2	; 0x2d

080068f0 <SDIO_SendCEATACmd>:
  * @brief  Sends CE-ATA command (CMD61).
  * @param  NewState: new state of CE-ATA command. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SDIO_SendCEATACmd(FunctionalState NewState)
{ 
 80068f0:	b480      	push	{r7}
 80068f2:	b083      	sub	sp, #12
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	4603      	mov	r3, r0
 80068f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ATACMD_BB = (uint32_t)NewState;
 80068fa:	4b04      	ldr	r3, [pc, #16]	; (800690c <SDIO_SendCEATACmd+0x1c>)
 80068fc:	79fa      	ldrb	r2, [r7, #7]
 80068fe:	601a      	str	r2, [r3, #0]
}
 8006900:	f107 070c 	add.w	r7, r7, #12
 8006904:	46bd      	mov	sp, r7
 8006906:	bc80      	pop	{r7}
 8006908:	4770      	bx	lr
 800690a:	bf00      	nop
 800690c:	423001b8 	eorsmi	r0, r0, #184, 2	; 0x2e

08006910 <SDIO_GetFlagStatus>:
  *     @arg SDIO_FLAG_SDIOIT:   SD I/O interrupt received
  *     @arg SDIO_FLAG_CEATAEND: CE-ATA command completion signal received for CMD61
  * @retval The new state of SDIO_FLAG (SET or RESET).
  */
FlagStatus SDIO_GetFlagStatus(uint32_t SDIO_FLAG)
{ 
 8006910:	b480      	push	{r7}
 8006912:	b085      	sub	sp, #20
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8006918:	f04f 0300 	mov.w	r3, #0
 800691c:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_SDIO_FLAG(SDIO_FLAG));
  
  if ((SDIO->STA & SDIO_FLAG) != (uint32_t)RESET)
 800691e:	4b0a      	ldr	r3, [pc, #40]	; (8006948 <SDIO_GetFlagStatus+0x38>)
 8006920:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	4013      	ands	r3, r2
 8006926:	2b00      	cmp	r3, #0
 8006928:	d003      	beq.n	8006932 <SDIO_GetFlagStatus+0x22>
  {
    bitstatus = SET;
 800692a:	f04f 0301 	mov.w	r3, #1
 800692e:	73fb      	strb	r3, [r7, #15]
 8006930:	e002      	b.n	8006938 <SDIO_GetFlagStatus+0x28>
  }
  else
  {
    bitstatus = RESET;
 8006932:	f04f 0300 	mov.w	r3, #0
 8006936:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006938:	7bfb      	ldrb	r3, [r7, #15]
}
 800693a:	4618      	mov	r0, r3
 800693c:	f107 0714 	add.w	r7, r7, #20
 8006940:	46bd      	mov	sp, r7
 8006942:	bc80      	pop	{r7}
 8006944:	4770      	bx	lr
 8006946:	bf00      	nop
 8006948:	40018000 	andmi	r8, r1, r0

0800694c <SDIO_ClearFlag>:
  *     @arg SDIO_FLAG_SDIOIT:   SD I/O interrupt received
  *     @arg SDIO_FLAG_CEATAEND: CE-ATA command completion signal received for CMD61
  * @retval None
  */
void SDIO_ClearFlag(uint32_t SDIO_FLAG)
{ 
 800694c:	b480      	push	{r7}
 800694e:	b083      	sub	sp, #12
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_FLAG(SDIO_FLAG));
   
  SDIO->ICR = SDIO_FLAG;
 8006954:	4b03      	ldr	r3, [pc, #12]	; (8006964 <SDIO_ClearFlag+0x18>)
 8006956:	687a      	ldr	r2, [r7, #4]
 8006958:	639a      	str	r2, [r3, #56]	; 0x38
}
 800695a:	f107 070c 	add.w	r7, r7, #12
 800695e:	46bd      	mov	sp, r7
 8006960:	bc80      	pop	{r7}
 8006962:	4770      	bx	lr
 8006964:	40018000 	andmi	r8, r1, r0

08006968 <SDIO_GetITStatus>:
  *     @arg SDIO_IT_SDIOIT:   SD I/O interrupt received interrupt
  *     @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61 interrupt
  * @retval The new state of SDIO_IT (SET or RESET).
  */
ITStatus SDIO_GetITStatus(uint32_t SDIO_IT)
{ 
 8006968:	b480      	push	{r7}
 800696a:	b085      	sub	sp, #20
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8006970:	f04f 0300 	mov.w	r3, #0
 8006974:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_SDIO_GET_IT(SDIO_IT));
  if ((SDIO->STA & SDIO_IT) != (uint32_t)RESET)  
 8006976:	4b0a      	ldr	r3, [pc, #40]	; (80069a0 <SDIO_GetITStatus+0x38>)
 8006978:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	4013      	ands	r3, r2
 800697e:	2b00      	cmp	r3, #0
 8006980:	d003      	beq.n	800698a <SDIO_GetITStatus+0x22>
  {
    bitstatus = SET;
 8006982:	f04f 0301 	mov.w	r3, #1
 8006986:	73fb      	strb	r3, [r7, #15]
 8006988:	e002      	b.n	8006990 <SDIO_GetITStatus+0x28>
  }
  else
  {
    bitstatus = RESET;
 800698a:	f04f 0300 	mov.w	r3, #0
 800698e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006990:	7bfb      	ldrb	r3, [r7, #15]
}
 8006992:	4618      	mov	r0, r3
 8006994:	f107 0714 	add.w	r7, r7, #20
 8006998:	46bd      	mov	sp, r7
 800699a:	bc80      	pop	{r7}
 800699c:	4770      	bx	lr
 800699e:	bf00      	nop
 80069a0:	40018000 	andmi	r8, r1, r0

080069a4 <SDIO_ClearITPendingBit>:
  *     @arg SDIO_IT_SDIOIT:   SD I/O interrupt received interrupt
  *     @arg SDIO_IT_CEATAEND: CE-ATA command completion signal received for CMD61
  * @retval None
  */
void SDIO_ClearITPendingBit(uint32_t SDIO_IT)
{ 
 80069a4:	b480      	push	{r7}
 80069a6:	b083      	sub	sp, #12
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_IT(SDIO_IT));
   
  SDIO->ICR = SDIO_IT;
 80069ac:	4b03      	ldr	r3, [pc, #12]	; (80069bc <SDIO_ClearITPendingBit+0x18>)
 80069ae:	687a      	ldr	r2, [r7, #4]
 80069b0:	639a      	str	r2, [r3, #56]	; 0x38
}
 80069b2:	f107 070c 	add.w	r7, r7, #12
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bc80      	pop	{r7}
 80069ba:	4770      	bx	lr
 80069bc:	40018000 	andmi	r8, r1, r0

080069c0 <SPI_I2S_DeInit>:
  *         reset values (Affects also the I2Ss).
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b082      	sub	sp, #8
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 80069c8:	687a      	ldr	r2, [r7, #4]
 80069ca:	4b1a      	ldr	r3, [pc, #104]	; (8006a34 <SPI_I2S_DeInit+0x74>)
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d10c      	bne.n	80069ea <SPI_I2S_DeInit+0x2a>
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 80069d0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80069d4:	f04f 0101 	mov.w	r1, #1
 80069d8:	f7ff faf2 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 80069dc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80069e0:	f04f 0100 	mov.w	r1, #0
 80069e4:	f7ff faec 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
 80069e8:	e020      	b.n	8006a2c <SPI_I2S_DeInit+0x6c>
  }
  else if (SPIx == SPI2)
 80069ea:	687a      	ldr	r2, [r7, #4]
 80069ec:	4b12      	ldr	r3, [pc, #72]	; (8006a38 <SPI_I2S_DeInit+0x78>)
 80069ee:	429a      	cmp	r2, r3
 80069f0:	d10c      	bne.n	8006a0c <SPI_I2S_DeInit+0x4c>
  {
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 80069f2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80069f6:	f04f 0101 	mov.w	r1, #1
 80069fa:	f7ff fb01 	bl	8006000 <RCC_APB1PeriphResetCmd>
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 80069fe:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006a02:	f04f 0100 	mov.w	r1, #0
 8006a06:	f7ff fafb 	bl	8006000 <RCC_APB1PeriphResetCmd>
 8006a0a:	e00f      	b.n	8006a2c <SPI_I2S_DeInit+0x6c>
  }
  else
  {
    if (SPIx == SPI3)
 8006a0c:	687a      	ldr	r2, [r7, #4]
 8006a0e:	4b0b      	ldr	r3, [pc, #44]	; (8006a3c <SPI_I2S_DeInit+0x7c>)
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d10b      	bne.n	8006a2c <SPI_I2S_DeInit+0x6c>
    {
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 8006a14:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006a18:	f04f 0101 	mov.w	r1, #1
 8006a1c:	f7ff faf0 	bl	8006000 <RCC_APB1PeriphResetCmd>
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8006a20:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006a24:	f04f 0100 	mov.w	r1, #0
 8006a28:	f7ff faea 	bl	8006000 <RCC_APB1PeriphResetCmd>
    }
  }
}
 8006a2c:	f107 0708 	add.w	r7, r7, #8
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bd80      	pop	{r7, pc}
 8006a34:	40013000 	andmi	r3, r1, r0
 8006a38:	40003800 	andmi	r3, r0, r0, lsl #16
 8006a3c:	40003c00 	andmi	r3, r0, r0, lsl #24

08006a40 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b085      	sub	sp, #20
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
 8006a48:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8006a4a:	f04f 0300 	mov.w	r3, #0
 8006a4e:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	881b      	ldrh	r3, [r3, #0]
 8006a54:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 8006a56:	89fb      	ldrh	r3, [r7, #14]
 8006a58:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 8006a5c:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	881a      	ldrh	r2, [r3, #0]
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	885b      	ldrh	r3, [r3, #2]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006a76:	4313      	orrs	r3, r2
 8006a78:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006a86:	4313      	orrs	r3, r2
 8006a88:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8006a96:	4313      	orrs	r3, r2
 8006a98:	b29a      	uxth	r2, r3
 8006a9a:	89fb      	ldrh	r3, [r7, #14]
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	89fa      	ldrh	r2, [r7, #14]
 8006aa4:	801a      	strh	r2, [r3, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	8b9b      	ldrh	r3, [r3, #28]
 8006aaa:	b29b      	uxth	r3, r3
 8006aac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ab0:	b29a      	uxth	r2, r3
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	839a      	strh	r2, [r3, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	8a1a      	ldrh	r2, [r3, #16]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	821a      	strh	r2, [r3, #16]
}
 8006abe:	f107 0714 	add.w	r7, r7, #20
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bc80      	pop	{r7}
 8006ac6:	4770      	bx	lr

08006ac8 <I2S_Init>:
  *  and the product configuration). But in case the prescaler value is greater 
  *  than 511, the default value (0x02) will be configured instead.  *   
  * @retval None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b08c      	sub	sp, #48	; 0x30
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
 8006ad0:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0, i2sdiv = 2, i2sodd = 0, packetlength = 1;
 8006ad2:	f04f 0300 	mov.w	r3, #0
 8006ad6:	847b      	strh	r3, [r7, #34]	; 0x22
 8006ad8:	f04f 0302 	mov.w	r3, #2
 8006adc:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8006ade:	f04f 0300 	mov.w	r3, #0
 8006ae2:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8006ae4:	f04f 0301 	mov.w	r3, #1
 8006ae8:	857b      	strh	r3, [r7, #42]	; 0x2a
  uint32_t tmp = 0;
 8006aea:	f04f 0300 	mov.w	r3, #0
 8006aee:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClocksTypeDef RCC_Clocks;
  uint32_t sourceclock = 0;
 8006af0:	f04f 0300 	mov.w	r3, #0
 8006af4:	61fb      	str	r3, [r7, #28]
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	8b9b      	ldrh	r3, [r3, #28]
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006b00:	f023 030f 	bic.w	r3, r3, #15
 8006b04:	b29a      	uxth	r2, r3
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	839a      	strh	r2, [r3, #28]
  SPIx->I2SPR = 0x0002;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f04f 0202 	mov.w	r2, #2
 8006b10:	841a      	strh	r2, [r3, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	8b9b      	ldrh	r3, [r3, #28]
 8006b16:	847b      	strh	r3, [r7, #34]	; 0x22
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	689b      	ldr	r3, [r3, #8]
 8006b1c:	2b02      	cmp	r3, #2
 8006b1e:	d106      	bne.n	8006b2e <I2S_Init+0x66>
  {
    i2sodd = (uint16_t)0;
 8006b20:	f04f 0300 	mov.w	r3, #0
 8006b24:	85bb      	strh	r3, [r7, #44]	; 0x2c
    i2sdiv = (uint16_t)2;   
 8006b26:	f04f 0302 	mov.w	r3, #2
 8006b2a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8006b2c:	e061      	b.n	8006bf2 <I2S_Init+0x12a>
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	889b      	ldrh	r3, [r3, #4]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d103      	bne.n	8006b3e <I2S_Init+0x76>
    {
      /* Packet length is 16 bits */
      packetlength = 1;
 8006b36:	f04f 0301 	mov.w	r3, #1
 8006b3a:	857b      	strh	r3, [r7, #42]	; 0x2a
 8006b3c:	e002      	b.n	8006b44 <I2S_Init+0x7c>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 2;
 8006b3e:	f04f 0302 	mov.w	r3, #2
 8006b42:	857b      	strh	r3, [r7, #42]	; 0x2a
    }

    /* Get the I2S clock source mask depending on the peripheral number */
    if(((uint32_t)SPIx) == SPI2_BASE)
 8006b44:	687a      	ldr	r2, [r7, #4]
 8006b46:	4b43      	ldr	r3, [pc, #268]	; (8006c54 <I2S_Init+0x18c>)
 8006b48:	429a      	cmp	r2, r3
 8006b4a:	d103      	bne.n	8006b54 <I2S_Init+0x8c>
    {
      /* The mask is relative to I2S2 */
      tmp = I2S2_CLOCK_SRC;
 8006b4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006b50:	627b      	str	r3, [r7, #36]	; 0x24
 8006b52:	e002      	b.n	8006b5a <I2S_Init+0x92>
    }
    else 
    {
      /* The mask is relative to I2S3 */      
      tmp = I2S3_CLOCK_SRC;
 8006b54:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006b58:	627b      	str	r3, [r7, #36]	; 0x24
      /* Get the source clock value: based on System Clock value */
      sourceclock = RCC_Clocks.SYSCLK_Frequency;
    }        
#else /* STM32F10X_HD */
    /* I2S Clock source is System clock: Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);      
 8006b5a:	f107 0308 	add.w	r3, r7, #8
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f7ff f910 	bl	8005d84 <RCC_GetClocksFreq>
      
    /* Get the source clock value: based on System Clock value */
    sourceclock = RCC_Clocks.SYSCLK_Frequency;    
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	61fb      	str	r3, [r7, #28]
#endif /* STM32F10X_CL */    

    /* Compute the Real divider depending on the MCLK output state with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	88db      	ldrh	r3, [r3, #6]
 8006b6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b70:	d113      	bne.n	8006b9a <I2S_Init+0xd2>
    {
      /* MCLK output is enabled */
      tmp = (uint16_t)(((((sourceclock / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8006b72:	69fb      	ldr	r3, [r7, #28]
 8006b74:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8006b78:	4613      	mov	r3, r2
 8006b7a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006b7e:	189b      	adds	r3, r3, r2
 8006b80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006b84:	461a      	mov	r2, r3
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	689b      	ldr	r3, [r3, #8]
 8006b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b8e:	b29b      	uxth	r3, r3
 8006b90:	f103 0305 	add.w	r3, r3, #5
 8006b94:	b29b      	uxth	r3, r3
 8006b96:	627b      	str	r3, [r7, #36]	; 0x24
 8006b98:	e015      	b.n	8006bc6 <I2S_Init+0xfe>
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((sourceclock / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8006b9a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006b9c:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8006ba0:	69fa      	ldr	r2, [r7, #28]
 8006ba2:	fbb2 f2f3 	udiv	r2, r2, r3
 8006ba6:	4613      	mov	r3, r2
 8006ba8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8006bac:	189b      	adds	r3, r3, r2
 8006bae:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006bb2:	461a      	mov	r2, r3
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	f103 0305 	add.w	r3, r3, #5
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	627b      	str	r3, [r7, #36]	; 0x24
    }
    
    /* Remove the floating point */
    tmp = tmp / 10;  
 8006bc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bc8:	4b23      	ldr	r3, [pc, #140]	; (8006c58 <I2S_Init+0x190>)
 8006bca:	fba3 1302 	umull	r1, r3, r3, r2
 8006bce:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8006bd2:	627b      	str	r3, [r7, #36]	; 0x24
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
 8006bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd6:	b29b      	uxth	r3, r3
 8006bd8:	f003 0301 	and.w	r3, r3, #1
 8006bdc:	85bb      	strh	r3, [r7, #44]	; 0x2c
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 8006bde:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006be0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006be2:	1ad3      	subs	r3, r2, r3
 8006be4:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8006be8:	85fb      	strh	r3, [r7, #46]	; 0x2e
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
 8006bea:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006bec:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8006bf0:	85bb      	strh	r3, [r7, #44]	; 0x2c
  }
  
  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 8006bf2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d902      	bls.n	8006bfe <I2S_Init+0x136>
 8006bf8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006bfa:	2bff      	cmp	r3, #255	; 0xff
 8006bfc:	d905      	bls.n	8006c0a <I2S_Init+0x142>
  {
    /* Set the default values */
    i2sdiv = 2;
 8006bfe:	f04f 0302 	mov.w	r3, #2
 8006c02:	85fb      	strh	r3, [r7, #46]	; 0x2e
    i2sodd = 0;
 8006c04:	f04f 0300 	mov.w	r3, #0
 8006c08:	85bb      	strh	r3, [r7, #44]	; 0x2c
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));  
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	88da      	ldrh	r2, [r3, #6]
 8006c0e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8006c10:	4313      	orrs	r3, r2
 8006c12:	b29a      	uxth	r2, r3
 8006c14:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8006c16:	4313      	orrs	r3, r2
 8006c18:	b29a      	uxth	r2, r3
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	841a      	strh	r2, [r3, #32]
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)(I2S_Mode_Select | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	881a      	ldrh	r2, [r3, #0]
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	8859      	ldrh	r1, [r3, #2]
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	8898      	ldrh	r0, [r3, #4]
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	899b      	ldrh	r3, [r3, #12]
  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));  
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)(I2S_Mode_Select | (uint16_t)(I2S_InitStruct->I2S_Mode | \
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 8006c2e:	4303      	orrs	r3, r0
 8006c30:	b29b      	uxth	r3, r3
 8006c32:	430b      	orrs	r3, r1
 8006c34:	b29b      	uxth	r3, r3

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)(i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));  
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)(I2S_Mode_Select | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 8006c36:	4313      	orrs	r3, r2
 8006c38:	b29a      	uxth	r2, r3
 8006c3a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006c44:	847b      	strh	r3, [r7, #34]	; 0x22
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));
 
  /* Write to SPIx I2SCFGR */  
  SPIx->I2SCFGR = tmpreg;   
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8006c4a:	839a      	strh	r2, [r3, #28]
}
 8006c4c:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}
 8006c54:	40003800 	andmi	r3, r0, r0, lsl #16
 8006c58:	cccccccd 	stclgt	12, cr12, [ip], {205}	; 0xcd

08006c5c <SPI_StructInit>:
  * @brief  Fills each SPI_InitStruct member with its default value.
  * @param  SPI_InitStruct : pointer to a SPI_InitTypeDef structure which will be initialized.
  * @retval None
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b083      	sub	sp, #12
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f04f 0200 	mov.w	r2, #0
 8006c6a:	801a      	strh	r2, [r3, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f04f 0200 	mov.w	r2, #0
 8006c72:	805a      	strh	r2, [r3, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	f04f 0200 	mov.w	r2, #0
 8006c7a:	809a      	strh	r2, [r3, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f04f 0200 	mov.w	r2, #0
 8006c82:	80da      	strh	r2, [r3, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f04f 0200 	mov.w	r2, #0
 8006c8a:	811a      	strh	r2, [r3, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f04f 0200 	mov.w	r2, #0
 8006c92:	815a      	strh	r2, [r3, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f04f 0200 	mov.w	r2, #0
 8006c9a:	819a      	strh	r2, [r3, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	f04f 0200 	mov.w	r2, #0
 8006ca2:	81da      	strh	r2, [r3, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f04f 0207 	mov.w	r2, #7
 8006caa:	821a      	strh	r2, [r3, #16]
}
 8006cac:	f107 070c 	add.w	r7, r7, #12
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bc80      	pop	{r7}
 8006cb4:	4770      	bx	lr
 8006cb6:	bf00      	nop

08006cb8 <I2S_StructInit>:
  * @brief  Fills each I2S_InitStruct member with its default value.
  * @param  I2S_InitStruct : pointer to a I2S_InitTypeDef structure which will be initialized.
  * @retval None
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b083      	sub	sp, #12
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f04f 0200 	mov.w	r2, #0
 8006cc6:	801a      	strh	r2, [r3, #0]
  
  /* Initialize the I2S_Standard member */
  I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f04f 0200 	mov.w	r2, #0
 8006cce:	805a      	strh	r2, [r3, #2]
  
  /* Initialize the I2S_DataFormat member */
  I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	f04f 0200 	mov.w	r2, #0
 8006cd6:	809a      	strh	r2, [r3, #4]
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f04f 0200 	mov.w	r2, #0
 8006cde:	80da      	strh	r2, [r3, #6]
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f04f 0202 	mov.w	r2, #2
 8006ce6:	609a      	str	r2, [r3, #8]
  
  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f04f 0200 	mov.w	r2, #0
 8006cee:	819a      	strh	r2, [r3, #12]
}
 8006cf0:	f107 070c 	add.w	r7, r7, #12
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bc80      	pop	{r7}
 8006cf8:	4770      	bx	lr
 8006cfa:	bf00      	nop

08006cfc <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b083      	sub	sp, #12
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	460b      	mov	r3, r1
 8006d06:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006d08:	78fb      	ldrb	r3, [r7, #3]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d008      	beq.n	8006d20 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	881b      	ldrh	r3, [r3, #0]
 8006d12:	b29b      	uxth	r3, r3
 8006d14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d18:	b29a      	uxth	r2, r3
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	801a      	strh	r2, [r3, #0]
 8006d1e:	e007      	b.n	8006d30 <SPI_Cmd+0x34>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	881b      	ldrh	r3, [r3, #0]
 8006d24:	b29b      	uxth	r3, r3
 8006d26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d2a:	b29a      	uxth	r2, r3
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	801a      	strh	r2, [r3, #0]
  }
}
 8006d30:	f107 070c 	add.w	r7, r7, #12
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bc80      	pop	{r7}
 8006d38:	4770      	bx	lr
 8006d3a:	bf00      	nop

08006d3c <I2S_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b083      	sub	sp, #12
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
 8006d44:	460b      	mov	r3, r1
 8006d46:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006d48:	78fb      	ldrb	r3, [r7, #3]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d008      	beq.n	8006d60 <I2S_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	8b9b      	ldrh	r3, [r3, #28]
 8006d52:	b29b      	uxth	r3, r3
 8006d54:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006d58:	b29a      	uxth	r2, r3
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	839a      	strh	r2, [r3, #28]
 8006d5e:	e007      	b.n	8006d70 <I2S_Cmd+0x34>
  }
  else
  {
    /* Disable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR &= I2SCFGR_I2SE_Reset;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	8b9b      	ldrh	r3, [r3, #28]
 8006d64:	b29b      	uxth	r3, r3
 8006d66:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d6a:	b29a      	uxth	r2, r3
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	839a      	strh	r2, [r3, #28]
  }
}
 8006d70:	f107 070c 	add.w	r7, r7, #12
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bc80      	pop	{r7}
 8006d78:	4770      	bx	lr
 8006d7a:	bf00      	nop

08006d7c <SPI_I2S_ITConfig>:
  * @param  NewState: new state of the specified SPI/I2S interrupt.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b085      	sub	sp, #20
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
 8006d84:	4613      	mov	r3, r2
 8006d86:	460a      	mov	r2, r1
 8006d88:	70fa      	strb	r2, [r7, #3]
 8006d8a:	70bb      	strb	r3, [r7, #2]
  uint16_t itpos = 0, itmask = 0 ;
 8006d8c:	f04f 0300 	mov.w	r3, #0
 8006d90:	81fb      	strh	r3, [r7, #14]
 8006d92:	f04f 0300 	mov.w	r3, #0
 8006d96:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));

  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
 8006d98:	78fb      	ldrb	r3, [r7, #3]
 8006d9a:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8006d9e:	b2db      	uxtb	r3, r3
 8006da0:	81fb      	strh	r3, [r7, #14]

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;
 8006da2:	89fb      	ldrh	r3, [r7, #14]
 8006da4:	f04f 0201 	mov.w	r2, #1
 8006da8:	fa02 f303 	lsl.w	r3, r2, r3
 8006dac:	81bb      	strh	r3, [r7, #12]

  if (NewState != DISABLE)
 8006dae:	78bb      	ldrb	r3, [r7, #2]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d008      	beq.n	8006dc6 <SPI_I2S_ITConfig+0x4a>
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	889b      	ldrh	r3, [r3, #4]
 8006db8:	b29a      	uxth	r2, r3
 8006dba:	89bb      	ldrh	r3, [r7, #12]
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	b29a      	uxth	r2, r3
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	809a      	strh	r2, [r3, #4]
 8006dc4:	e00a      	b.n	8006ddc <SPI_I2S_ITConfig+0x60>
  }
  else
  {
    /* Disable the selected SPI/I2S interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	889b      	ldrh	r3, [r3, #4]
 8006dca:	b29a      	uxth	r2, r3
 8006dcc:	89bb      	ldrh	r3, [r7, #12]
 8006dce:	ea6f 0303 	mvn.w	r3, r3
 8006dd2:	b29b      	uxth	r3, r3
 8006dd4:	4013      	ands	r3, r2
 8006dd6:	b29a      	uxth	r2, r3
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	809a      	strh	r2, [r3, #4]
  }
}
 8006ddc:	f107 0714 	add.w	r7, r7, #20
 8006de0:	46bd      	mov	sp, r7
 8006de2:	bc80      	pop	{r7}
 8006de4:	4770      	bx	lr
 8006de6:	bf00      	nop

08006de8 <SPI_I2S_DMACmd>:
  * @param  NewState: new state of the selected SPI/I2S DMA transfer request.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b083      	sub	sp, #12
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
 8006df0:	4613      	mov	r3, r2
 8006df2:	460a      	mov	r2, r1
 8006df4:	807a      	strh	r2, [r7, #2]
 8006df6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));
  if (NewState != DISABLE)
 8006df8:	787b      	ldrb	r3, [r7, #1]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d008      	beq.n	8006e10 <SPI_I2S_DMACmd+0x28>
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	889b      	ldrh	r3, [r3, #4]
 8006e02:	b29a      	uxth	r2, r3
 8006e04:	887b      	ldrh	r3, [r7, #2]
 8006e06:	4313      	orrs	r3, r2
 8006e08:	b29a      	uxth	r2, r3
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	809a      	strh	r2, [r3, #4]
 8006e0e:	e00a      	b.n	8006e26 <SPI_I2S_DMACmd+0x3e>
  }
  else
  {
    /* Disable the selected SPI/I2S DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	889b      	ldrh	r3, [r3, #4]
 8006e14:	b29a      	uxth	r2, r3
 8006e16:	887b      	ldrh	r3, [r7, #2]
 8006e18:	ea6f 0303 	mvn.w	r3, r3
 8006e1c:	b29b      	uxth	r3, r3
 8006e1e:	4013      	ands	r3, r2
 8006e20:	b29a      	uxth	r2, r3
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	809a      	strh	r2, [r3, #4]
  }
}
 8006e26:	f107 070c 	add.w	r7, r7, #12
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bc80      	pop	{r7}
 8006e2e:	4770      	bx	lr

08006e30 <SPI_I2S_SendData>:
  *   - 2 or 3 in I2S mode
  * @param  Data : Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b083      	sub	sp, #12
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
 8006e38:	460b      	mov	r3, r1
 8006e3a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	887a      	ldrh	r2, [r7, #2]
 8006e40:	819a      	strh	r2, [r3, #12]
}
 8006e42:	f107 070c 	add.w	r7, r7, #12
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bc80      	pop	{r7}
 8006e4a:	4770      	bx	lr

08006e4c <SPI_I2S_ReceiveData>:
  *   - 1, 2 or 3 in SPI mode 
  *   - 2 or 3 in I2S mode
  * @retval The value of the received data.
  */
uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8006e4c:	b480      	push	{r7}
 8006e4e:	b083      	sub	sp, #12
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	899b      	ldrh	r3, [r3, #12]
 8006e58:	b29b      	uxth	r3, r3
}
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f107 070c 	add.w	r7, r7, #12
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bc80      	pop	{r7}
 8006e64:	4770      	bx	lr
 8006e66:	bf00      	nop

08006e68 <SPI_NSSInternalSoftwareConfig>:
  *     @arg SPI_NSSInternalSoft_Set: Set NSS pin internally
  *     @arg SPI_NSSInternalSoft_Reset: Reset NSS pin internally
  * @retval None
  */
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
 8006e68:	b480      	push	{r7}
 8006e6a:	b083      	sub	sp, #12
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
 8006e70:	460b      	mov	r3, r1
 8006e72:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8006e74:	887a      	ldrh	r2, [r7, #2]
 8006e76:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8006e7a:	429a      	cmp	r2, r3
 8006e7c:	d008      	beq.n	8006e90 <SPI_NSSInternalSoftwareConfig+0x28>
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	881b      	ldrh	r3, [r3, #0]
 8006e82:	b29b      	uxth	r3, r3
 8006e84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e88:	b29a      	uxth	r2, r3
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	801a      	strh	r2, [r3, #0]
 8006e8e:	e007      	b.n	8006ea0 <SPI_NSSInternalSoftwareConfig+0x38>
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	881b      	ldrh	r3, [r3, #0]
 8006e94:	b29b      	uxth	r3, r3
 8006e96:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e9a:	b29a      	uxth	r2, r3
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	801a      	strh	r2, [r3, #0]
  }
}
 8006ea0:	f107 070c 	add.w	r7, r7, #12
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bc80      	pop	{r7}
 8006ea8:	4770      	bx	lr
 8006eaa:	bf00      	nop

08006eac <SPI_SSOutputCmd>:
  * @param  NewState: new state of the SPIx SS output. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8006eac:	b480      	push	{r7}
 8006eae:	b083      	sub	sp, #12
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
 8006eb4:	460b      	mov	r3, r1
 8006eb6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006eb8:	78fb      	ldrb	r3, [r7, #3]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d008      	beq.n	8006ed0 <SPI_SSOutputCmd+0x24>
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	889b      	ldrh	r3, [r3, #4]
 8006ec2:	b29b      	uxth	r3, r3
 8006ec4:	f043 0304 	orr.w	r3, r3, #4
 8006ec8:	b29a      	uxth	r2, r3
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	809a      	strh	r2, [r3, #4]
 8006ece:	e007      	b.n	8006ee0 <SPI_SSOutputCmd+0x34>
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= CR2_SSOE_Reset;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	889b      	ldrh	r3, [r3, #4]
 8006ed4:	b29b      	uxth	r3, r3
 8006ed6:	f023 0304 	bic.w	r3, r3, #4
 8006eda:	b29a      	uxth	r2, r3
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	809a      	strh	r2, [r3, #4]
  }
}
 8006ee0:	f107 070c 	add.w	r7, r7, #12
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bc80      	pop	{r7}
 8006ee8:	4770      	bx	lr
 8006eea:	bf00      	nop

08006eec <SPI_DataSizeConfig>:
  *     @arg SPI_DataSize_16b: Set data frame format to 16bit
  *     @arg SPI_DataSize_8b: Set data frame format to 8bit
  * @retval None
  */
void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize)
{
 8006eec:	b480      	push	{r7}
 8006eee:	b083      	sub	sp, #12
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
 8006ef4:	460b      	mov	r3, r1
 8006ef6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATASIZE(SPI_DataSize));
  /* Clear DFF bit */
  SPIx->CR1 &= (uint16_t)~SPI_DataSize_16b;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	881b      	ldrh	r3, [r3, #0]
 8006efc:	b29b      	uxth	r3, r3
 8006efe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f02:	b29a      	uxth	r2, r3
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	801a      	strh	r2, [r3, #0]
  /* Set new DFF bit value */
  SPIx->CR1 |= SPI_DataSize;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	881b      	ldrh	r3, [r3, #0]
 8006f0c:	b29a      	uxth	r2, r3
 8006f0e:	887b      	ldrh	r3, [r7, #2]
 8006f10:	4313      	orrs	r3, r2
 8006f12:	b29a      	uxth	r2, r3
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	801a      	strh	r2, [r3, #0]
}
 8006f18:	f107 070c 	add.w	r7, r7, #12
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bc80      	pop	{r7}
 8006f20:	4770      	bx	lr
 8006f22:	bf00      	nop

08006f24 <SPI_TransmitCRC>:
  * @brief  Transmit the SPIx CRC value.
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @retval None
  */
void SPI_TransmitCRC(SPI_TypeDef* SPIx)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b083      	sub	sp, #12
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= CR1_CRCNext_Set;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	881b      	ldrh	r3, [r3, #0]
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006f36:	b29a      	uxth	r2, r3
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	801a      	strh	r2, [r3, #0]
}
 8006f3c:	f107 070c 	add.w	r7, r7, #12
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bc80      	pop	{r7}
 8006f44:	4770      	bx	lr
 8006f46:	bf00      	nop

08006f48 <SPI_CalculateCRC>:
  * @param  NewState: new state of the SPIx CRC value calculation.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b083      	sub	sp, #12
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	460b      	mov	r3, r1
 8006f52:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8006f54:	78fb      	ldrb	r3, [r7, #3]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d008      	beq.n	8006f6c <SPI_CalculateCRC+0x24>
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	881b      	ldrh	r3, [r3, #0]
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006f64:	b29a      	uxth	r2, r3
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	801a      	strh	r2, [r3, #0]
 8006f6a:	e007      	b.n	8006f7c <SPI_CalculateCRC+0x34>
  }
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= CR1_CRCEN_Reset;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	881b      	ldrh	r3, [r3, #0]
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f76:	b29a      	uxth	r2, r3
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	801a      	strh	r2, [r3, #0]
  }
}
 8006f7c:	f107 070c 	add.w	r7, r7, #12
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bc80      	pop	{r7}
 8006f84:	4770      	bx	lr
 8006f86:	bf00      	nop

08006f88 <SPI_GetCRC>:
  *     @arg SPI_CRC_Tx: Selects Tx CRC register
  *     @arg SPI_CRC_Rx: Selects Rx CRC register
  * @retval The selected CRC register value..
  */
uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b085      	sub	sp, #20
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
 8006f90:	460b      	mov	r3, r1
 8006f92:	70fb      	strb	r3, [r7, #3]
  uint16_t crcreg = 0;
 8006f94:	f04f 0300 	mov.w	r3, #0
 8006f98:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));
  if (SPI_CRC != SPI_CRC_Rx)
 8006f9a:	78fb      	ldrb	r3, [r7, #3]
 8006f9c:	2b01      	cmp	r3, #1
 8006f9e:	d003      	beq.n	8006fa8 <SPI_GetCRC+0x20>
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	8b1b      	ldrh	r3, [r3, #24]
 8006fa4:	81fb      	strh	r3, [r7, #14]
 8006fa6:	e002      	b.n	8006fae <SPI_GetCRC+0x26>
  }
  else
  {
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	8a9b      	ldrh	r3, [r3, #20]
 8006fac:	81fb      	strh	r3, [r7, #14]
  }
  /* Return the selected CRC register */
  return crcreg;
 8006fae:	89fb      	ldrh	r3, [r7, #14]
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f107 0714 	add.w	r7, r7, #20
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bc80      	pop	{r7}
 8006fba:	4770      	bx	lr

08006fbc <SPI_GetCRCPolynomial>:
  * @brief  Returns the CRC Polynomial register value for the specified SPI.
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @retval The CRC Polynomial register value.
  */
uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b083      	sub	sp, #12
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	8a1b      	ldrh	r3, [r3, #16]
 8006fc8:	b29b      	uxth	r3, r3
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	f107 070c 	add.w	r7, r7, #12
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bc80      	pop	{r7}
 8006fd4:	4770      	bx	lr
 8006fd6:	bf00      	nop

08006fd8 <SPI_BiDirectionalLineConfig>:
  *     @arg SPI_Direction_Tx: Selects Tx transmission direction
  *     @arg SPI_Direction_Rx: Selects Rx receive direction
  * @retval None
  */
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b083      	sub	sp, #12
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	460b      	mov	r3, r1
 8006fe2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 8006fe4:	887b      	ldrh	r3, [r7, #2]
 8006fe6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006fea:	d108      	bne.n	8006ffe <SPI_BiDirectionalLineConfig+0x26>
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	881b      	ldrh	r3, [r3, #0]
 8006ff0:	b29b      	uxth	r3, r3
 8006ff2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006ff6:	b29a      	uxth	r2, r3
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	801a      	strh	r2, [r3, #0]
 8006ffc:	e007      	b.n	800700e <SPI_BiDirectionalLineConfig+0x36>
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	881b      	ldrh	r3, [r3, #0]
 8007002:	b29b      	uxth	r3, r3
 8007004:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007008:	b29a      	uxth	r2, r3
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	801a      	strh	r2, [r3, #0]
  }
}
 800700e:	f107 070c 	add.w	r7, r7, #12
 8007012:	46bd      	mov	sp, r7
 8007014:	bc80      	pop	{r7}
 8007016:	4770      	bx	lr

08007018 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8007018:	b480      	push	{r7}
 800701a:	b085      	sub	sp, #20
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	460b      	mov	r3, r1
 8007022:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8007024:	f04f 0300 	mov.w	r3, #0
 8007028:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	891b      	ldrh	r3, [r3, #8]
 800702e:	b29a      	uxth	r2, r3
 8007030:	887b      	ldrh	r3, [r7, #2]
 8007032:	4013      	ands	r3, r2
 8007034:	b29b      	uxth	r3, r3
 8007036:	2b00      	cmp	r3, #0
 8007038:	d003      	beq.n	8007042 <SPI_I2S_GetFlagStatus+0x2a>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800703a:	f04f 0301 	mov.w	r3, #1
 800703e:	73fb      	strb	r3, [r7, #15]
 8007040:	e002      	b.n	8007048 <SPI_I2S_GetFlagStatus+0x30>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8007042:	f04f 0300 	mov.w	r3, #0
 8007046:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8007048:	7bfb      	ldrb	r3, [r7, #15]
}
 800704a:	4618      	mov	r0, r3
 800704c:	f107 0714 	add.w	r7, r7, #20
 8007050:	46bd      	mov	sp, r7
 8007052:	bc80      	pop	{r7}
 8007054:	4770      	bx	lr
 8007056:	bf00      	nop

08007058 <SPI_I2S_ClearFlag>:
  *     operation to SPI_SR register (SPI_I2S_GetFlagStatus()) followed by a 
  *     write operation to SPI_CR1 register (SPI_Cmd() to enable the SPI).
  * @retval None
  */
void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8007058:	b480      	push	{r7}
 800705a:	b083      	sub	sp, #12
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
 8007060:	460b      	mov	r3, r1
 8007062:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
    
    /* Clear the selected SPI CRC Error (CRCERR) flag */
    SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 8007064:	887b      	ldrh	r3, [r7, #2]
 8007066:	ea6f 0303 	mvn.w	r3, r3
 800706a:	b29a      	uxth	r2, r3
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	811a      	strh	r2, [r3, #8]
}
 8007070:	f107 070c 	add.w	r7, r7, #12
 8007074:	46bd      	mov	sp, r7
 8007076:	bc80      	pop	{r7}
 8007078:	4770      	bx	lr
 800707a:	bf00      	nop

0800707c <SPI_I2S_GetITStatus>:
  *     @arg SPI_IT_CRCERR: CRC Error interrupt.
  *     @arg I2S_IT_UDR: Underrun Error interrupt.
  * @retval The new state of SPI_I2S_IT (SET or RESET).
  */
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
{
 800707c:	b480      	push	{r7}
 800707e:	b085      	sub	sp, #20
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
 8007084:	460b      	mov	r3, r1
 8007086:	70fb      	strb	r3, [r7, #3]
  ITStatus bitstatus = RESET;
 8007088:	f04f 0300 	mov.w	r3, #0
 800708c:	73fb      	strb	r3, [r7, #15]
  uint16_t itpos = 0, itmask = 0, enablestatus = 0;
 800708e:	f04f 0300 	mov.w	r3, #0
 8007092:	81bb      	strh	r3, [r7, #12]
 8007094:	f04f 0300 	mov.w	r3, #0
 8007098:	817b      	strh	r3, [r7, #10]
 800709a:	f04f 0300 	mov.w	r3, #0
 800709e:	813b      	strh	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI/I2S IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 80070a0:	78fb      	ldrb	r3, [r7, #3]
 80070a2:	f003 030f 	and.w	r3, r3, #15
 80070a6:	f04f 0201 	mov.w	r2, #1
 80070aa:	fa02 f303 	lsl.w	r3, r2, r3
 80070ae:	81bb      	strh	r3, [r7, #12]

  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
 80070b0:	78fb      	ldrb	r3, [r7, #3]
 80070b2:	ea4f 1313 	mov.w	r3, r3, lsr #4
 80070b6:	b2db      	uxtb	r3, r3
 80070b8:	817b      	strh	r3, [r7, #10]

  /* Set the IT mask */
  itmask = 0x01 << itmask;
 80070ba:	897b      	ldrh	r3, [r7, #10]
 80070bc:	f04f 0201 	mov.w	r2, #1
 80070c0:	fa02 f303 	lsl.w	r3, r2, r3
 80070c4:	817b      	strh	r3, [r7, #10]

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	889b      	ldrh	r3, [r3, #4]
 80070ca:	b29a      	uxth	r2, r3
 80070cc:	897b      	ldrh	r3, [r7, #10]
 80070ce:	4013      	ands	r3, r2
 80070d0:	813b      	strh	r3, [r7, #8]

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	891b      	ldrh	r3, [r3, #8]
 80070d6:	b29a      	uxth	r2, r3
 80070d8:	89bb      	ldrh	r3, [r7, #12]
 80070da:	4013      	ands	r3, r2
 80070dc:	b29b      	uxth	r3, r3
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d006      	beq.n	80070f0 <SPI_I2S_GetITStatus+0x74>
 80070e2:	893b      	ldrh	r3, [r7, #8]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d003      	beq.n	80070f0 <SPI_I2S_GetITStatus+0x74>
  {
    /* SPI_I2S_IT is set */
    bitstatus = SET;
 80070e8:	f04f 0301 	mov.w	r3, #1
 80070ec:	73fb      	strb	r3, [r7, #15]
 80070ee:	e002      	b.n	80070f6 <SPI_I2S_GetITStatus+0x7a>
  }
  else
  {
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
 80070f0:	f04f 0300 	mov.w	r3, #0
 80070f4:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
 80070f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80070f8:	4618      	mov	r0, r3
 80070fa:	f107 0714 	add.w	r7, r7, #20
 80070fe:	46bd      	mov	sp, r7
 8007100:	bc80      	pop	{r7}
 8007102:	4770      	bx	lr

08007104 <SPI_I2S_ClearITPendingBit>:
  *     followed by a write operation to SPI_CR1 register (SPI_Cmd() to enable 
  *     the SPI).
  * @retval None
  */
void SPI_I2S_ClearITPendingBit(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
{
 8007104:	b480      	push	{r7}
 8007106:	b085      	sub	sp, #20
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	460b      	mov	r3, r1
 800710e:	70fb      	strb	r3, [r7, #3]
  uint16_t itpos = 0;
 8007110:	f04f 0300 	mov.w	r3, #0
 8007114:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));

  /* Get the SPI IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 8007116:	78fb      	ldrb	r3, [r7, #3]
 8007118:	f003 030f 	and.w	r3, r3, #15
 800711c:	f04f 0201 	mov.w	r2, #1
 8007120:	fa02 f303 	lsl.w	r3, r2, r3
 8007124:	81fb      	strh	r3, [r7, #14]

  /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
  SPIx->SR = (uint16_t)~itpos;
 8007126:	89fb      	ldrh	r3, [r7, #14]
 8007128:	ea6f 0303 	mvn.w	r3, r3
 800712c:	b29a      	uxth	r2, r3
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	811a      	strh	r2, [r3, #8]
}
 8007132:	f107 0714 	add.w	r7, r7, #20
 8007136:	46bd      	mov	sp, r7
 8007138:	bc80      	pop	{r7}
 800713a:	4770      	bx	lr

0800713c <TIM_DeInit>:
  * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval None
  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b082      	sub	sp, #8
 8007140:	af00      	add	r7, sp, #0
 8007142:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8007144:	687a      	ldr	r2, [r7, #4]
 8007146:	4b91      	ldr	r3, [pc, #580]	; (800738c <TIM_DeInit+0x250>)
 8007148:	429a      	cmp	r2, r3
 800714a:	d10c      	bne.n	8007166 <TIM_DeInit+0x2a>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 800714c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007150:	f04f 0101 	mov.w	r1, #1
 8007154:	f7fe ff34 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8007158:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800715c:	f04f 0100 	mov.w	r1, #0
 8007160:	f7fe ff2e 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
 8007164:	e10e      	b.n	8007384 <TIM_DeInit+0x248>
  }     
  else if (TIMx == TIM2)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800716c:	d10c      	bne.n	8007188 <TIM_DeInit+0x4c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 800716e:	f04f 0001 	mov.w	r0, #1
 8007172:	f04f 0101 	mov.w	r1, #1
 8007176:	f7fe ff43 	bl	8006000 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 800717a:	f04f 0001 	mov.w	r0, #1
 800717e:	f04f 0100 	mov.w	r1, #0
 8007182:	f7fe ff3d 	bl	8006000 <RCC_APB1PeriphResetCmd>
 8007186:	e0fd      	b.n	8007384 <TIM_DeInit+0x248>
  }
  else if (TIMx == TIM3)
 8007188:	687a      	ldr	r2, [r7, #4]
 800718a:	4b81      	ldr	r3, [pc, #516]	; (8007390 <TIM_DeInit+0x254>)
 800718c:	429a      	cmp	r2, r3
 800718e:	d10c      	bne.n	80071aa <TIM_DeInit+0x6e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8007190:	f04f 0002 	mov.w	r0, #2
 8007194:	f04f 0101 	mov.w	r1, #1
 8007198:	f7fe ff32 	bl	8006000 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 800719c:	f04f 0002 	mov.w	r0, #2
 80071a0:	f04f 0100 	mov.w	r1, #0
 80071a4:	f7fe ff2c 	bl	8006000 <RCC_APB1PeriphResetCmd>
 80071a8:	e0ec      	b.n	8007384 <TIM_DeInit+0x248>
  }
  else if (TIMx == TIM4)
 80071aa:	687a      	ldr	r2, [r7, #4]
 80071ac:	4b79      	ldr	r3, [pc, #484]	; (8007394 <TIM_DeInit+0x258>)
 80071ae:	429a      	cmp	r2, r3
 80071b0:	d10c      	bne.n	80071cc <TIM_DeInit+0x90>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 80071b2:	f04f 0004 	mov.w	r0, #4
 80071b6:	f04f 0101 	mov.w	r1, #1
 80071ba:	f7fe ff21 	bl	8006000 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 80071be:	f04f 0004 	mov.w	r0, #4
 80071c2:	f04f 0100 	mov.w	r1, #0
 80071c6:	f7fe ff1b 	bl	8006000 <RCC_APB1PeriphResetCmd>
 80071ca:	e0db      	b.n	8007384 <TIM_DeInit+0x248>
  } 
  else if (TIMx == TIM5)
 80071cc:	687a      	ldr	r2, [r7, #4]
 80071ce:	4b72      	ldr	r3, [pc, #456]	; (8007398 <TIM_DeInit+0x25c>)
 80071d0:	429a      	cmp	r2, r3
 80071d2:	d10c      	bne.n	80071ee <TIM_DeInit+0xb2>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 80071d4:	f04f 0008 	mov.w	r0, #8
 80071d8:	f04f 0101 	mov.w	r1, #1
 80071dc:	f7fe ff10 	bl	8006000 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 80071e0:	f04f 0008 	mov.w	r0, #8
 80071e4:	f04f 0100 	mov.w	r1, #0
 80071e8:	f7fe ff0a 	bl	8006000 <RCC_APB1PeriphResetCmd>
 80071ec:	e0ca      	b.n	8007384 <TIM_DeInit+0x248>
  } 
  else if (TIMx == TIM6)
 80071ee:	687a      	ldr	r2, [r7, #4]
 80071f0:	4b6a      	ldr	r3, [pc, #424]	; (800739c <TIM_DeInit+0x260>)
 80071f2:	429a      	cmp	r2, r3
 80071f4:	d10c      	bne.n	8007210 <TIM_DeInit+0xd4>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 80071f6:	f04f 0010 	mov.w	r0, #16
 80071fa:	f04f 0101 	mov.w	r1, #1
 80071fe:	f7fe feff 	bl	8006000 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8007202:	f04f 0010 	mov.w	r0, #16
 8007206:	f04f 0100 	mov.w	r1, #0
 800720a:	f7fe fef9 	bl	8006000 <RCC_APB1PeriphResetCmd>
 800720e:	e0b9      	b.n	8007384 <TIM_DeInit+0x248>
  } 
  else if (TIMx == TIM7)
 8007210:	687a      	ldr	r2, [r7, #4]
 8007212:	4b63      	ldr	r3, [pc, #396]	; (80073a0 <TIM_DeInit+0x264>)
 8007214:	429a      	cmp	r2, r3
 8007216:	d10c      	bne.n	8007232 <TIM_DeInit+0xf6>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8007218:	f04f 0020 	mov.w	r0, #32
 800721c:	f04f 0101 	mov.w	r1, #1
 8007220:	f7fe feee 	bl	8006000 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8007224:	f04f 0020 	mov.w	r0, #32
 8007228:	f04f 0100 	mov.w	r1, #0
 800722c:	f7fe fee8 	bl	8006000 <RCC_APB1PeriphResetCmd>
 8007230:	e0a8      	b.n	8007384 <TIM_DeInit+0x248>
  } 
  else if (TIMx == TIM8)
 8007232:	687a      	ldr	r2, [r7, #4]
 8007234:	4b5b      	ldr	r3, [pc, #364]	; (80073a4 <TIM_DeInit+0x268>)
 8007236:	429a      	cmp	r2, r3
 8007238:	d10c      	bne.n	8007254 <TIM_DeInit+0x118>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 800723a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800723e:	f04f 0101 	mov.w	r1, #1
 8007242:	f7fe febd 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
 8007246:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800724a:	f04f 0100 	mov.w	r1, #0
 800724e:	f7fe feb7 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
 8007252:	e097      	b.n	8007384 <TIM_DeInit+0x248>
  }
  else if (TIMx == TIM9)
 8007254:	687a      	ldr	r2, [r7, #4]
 8007256:	4b54      	ldr	r3, [pc, #336]	; (80073a8 <TIM_DeInit+0x26c>)
 8007258:	429a      	cmp	r2, r3
 800725a:	d10c      	bne.n	8007276 <TIM_DeInit+0x13a>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 800725c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8007260:	f04f 0101 	mov.w	r1, #1
 8007264:	f7fe feac 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 8007268:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800726c:	f04f 0100 	mov.w	r1, #0
 8007270:	f7fe fea6 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
 8007274:	e086      	b.n	8007384 <TIM_DeInit+0x248>
   }  
  else if (TIMx == TIM10)
 8007276:	687a      	ldr	r2, [r7, #4]
 8007278:	4b4c      	ldr	r3, [pc, #304]	; (80073ac <TIM_DeInit+0x270>)
 800727a:	429a      	cmp	r2, r3
 800727c:	d10c      	bne.n	8007298 <TIM_DeInit+0x15c>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 800727e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8007282:	f04f 0101 	mov.w	r1, #1
 8007286:	f7fe fe9b 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 800728a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800728e:	f04f 0100 	mov.w	r1, #0
 8007292:	f7fe fe95 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
 8007296:	e075      	b.n	8007384 <TIM_DeInit+0x248>
  }  
  else if (TIMx == TIM11) 
 8007298:	687a      	ldr	r2, [r7, #4]
 800729a:	4b45      	ldr	r3, [pc, #276]	; (80073b0 <TIM_DeInit+0x274>)
 800729c:	429a      	cmp	r2, r3
 800729e:	d10c      	bne.n	80072ba <TIM_DeInit+0x17e>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 80072a0:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80072a4:	f04f 0101 	mov.w	r1, #1
 80072a8:	f7fe fe8a 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 80072ac:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80072b0:	f04f 0100 	mov.w	r1, #0
 80072b4:	f7fe fe84 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
 80072b8:	e064      	b.n	8007384 <TIM_DeInit+0x248>
  }  
  else if (TIMx == TIM12)
 80072ba:	687a      	ldr	r2, [r7, #4]
 80072bc:	4b3d      	ldr	r3, [pc, #244]	; (80073b4 <TIM_DeInit+0x278>)
 80072be:	429a      	cmp	r2, r3
 80072c0:	d10c      	bne.n	80072dc <TIM_DeInit+0x1a0>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 80072c2:	f04f 0040 	mov.w	r0, #64	; 0x40
 80072c6:	f04f 0101 	mov.w	r1, #1
 80072ca:	f7fe fe99 	bl	8006000 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 80072ce:	f04f 0040 	mov.w	r0, #64	; 0x40
 80072d2:	f04f 0100 	mov.w	r1, #0
 80072d6:	f7fe fe93 	bl	8006000 <RCC_APB1PeriphResetCmd>
 80072da:	e053      	b.n	8007384 <TIM_DeInit+0x248>
  }  
  else if (TIMx == TIM13) 
 80072dc:	687a      	ldr	r2, [r7, #4]
 80072de:	4b36      	ldr	r3, [pc, #216]	; (80073b8 <TIM_DeInit+0x27c>)
 80072e0:	429a      	cmp	r2, r3
 80072e2:	d10c      	bne.n	80072fe <TIM_DeInit+0x1c2>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 80072e4:	f04f 0080 	mov.w	r0, #128	; 0x80
 80072e8:	f04f 0101 	mov.w	r1, #1
 80072ec:	f7fe fe88 	bl	8006000 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 80072f0:	f04f 0080 	mov.w	r0, #128	; 0x80
 80072f4:	f04f 0100 	mov.w	r1, #0
 80072f8:	f7fe fe82 	bl	8006000 <RCC_APB1PeriphResetCmd>
 80072fc:	e042      	b.n	8007384 <TIM_DeInit+0x248>
  }
  else if (TIMx == TIM14) 
 80072fe:	687a      	ldr	r2, [r7, #4]
 8007300:	4b2e      	ldr	r3, [pc, #184]	; (80073bc <TIM_DeInit+0x280>)
 8007302:	429a      	cmp	r2, r3
 8007304:	d10c      	bne.n	8007320 <TIM_DeInit+0x1e4>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 8007306:	f44f 7080 	mov.w	r0, #256	; 0x100
 800730a:	f04f 0101 	mov.w	r1, #1
 800730e:	f7fe fe77 	bl	8006000 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
 8007312:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007316:	f04f 0100 	mov.w	r1, #0
 800731a:	f7fe fe71 	bl	8006000 <RCC_APB1PeriphResetCmd>
 800731e:	e031      	b.n	8007384 <TIM_DeInit+0x248>
  }        
  else if (TIMx == TIM15)
 8007320:	687a      	ldr	r2, [r7, #4]
 8007322:	4b27      	ldr	r3, [pc, #156]	; (80073c0 <TIM_DeInit+0x284>)
 8007324:	429a      	cmp	r2, r3
 8007326:	d10c      	bne.n	8007342 <TIM_DeInit+0x206>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
 8007328:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800732c:	f04f 0101 	mov.w	r1, #1
 8007330:	f7fe fe46 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
 8007334:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8007338:	f04f 0100 	mov.w	r1, #0
 800733c:	f7fe fe40 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
 8007340:	e020      	b.n	8007384 <TIM_DeInit+0x248>
  } 
  else if (TIMx == TIM16)
 8007342:	687a      	ldr	r2, [r7, #4]
 8007344:	4b1f      	ldr	r3, [pc, #124]	; (80073c4 <TIM_DeInit+0x288>)
 8007346:	429a      	cmp	r2, r3
 8007348:	d10c      	bne.n	8007364 <TIM_DeInit+0x228>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
 800734a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800734e:	f04f 0101 	mov.w	r1, #1
 8007352:	f7fe fe35 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
 8007356:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800735a:	f04f 0100 	mov.w	r1, #0
 800735e:	f7fe fe2f 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
 8007362:	e00f      	b.n	8007384 <TIM_DeInit+0x248>
  } 
  else
  {
    if (TIMx == TIM17)
 8007364:	687a      	ldr	r2, [r7, #4]
 8007366:	4b18      	ldr	r3, [pc, #96]	; (80073c8 <TIM_DeInit+0x28c>)
 8007368:	429a      	cmp	r2, r3
 800736a:	d10b      	bne.n	8007384 <TIM_DeInit+0x248>
    {
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
 800736c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8007370:	f04f 0101 	mov.w	r1, #1
 8007374:	f7fe fe24 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
 8007378:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800737c:	f04f 0100 	mov.w	r1, #0
 8007380:	f7fe fe1e 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
    }  
  }
}
 8007384:	f107 0708 	add.w	r7, r7, #8
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}
 800738c:	40012c00 	andmi	r2, r1, r0, lsl #24
 8007390:	40000400 	andmi	r0, r0, r0, lsl #8
 8007394:	40000800 	andmi	r0, r0, r0, lsl #16
 8007398:	40000c00 	andmi	r0, r0, r0, lsl #24
 800739c:	40001000 	andmi	r1, r0, r0
 80073a0:	40001400 	andmi	r1, r0, r0, lsl #8
 80073a4:	40013400 	andmi	r3, r1, r0, lsl #8
 80073a8:	40014c00 	andmi	r4, r1, r0, lsl #24
 80073ac:	40015000 	andmi	r5, r1, r0
 80073b0:	40015400 	andmi	r5, r1, r0, lsl #8
 80073b4:	40001800 	andmi	r1, r0, r0, lsl #16
 80073b8:	40001c00 	andmi	r1, r0, r0, lsl #24
 80073bc:	40002000 	andmi	r2, r0, r0
 80073c0:	40014000 	andmi	r4, r1, r0
 80073c4:	40014400 	andmi	r4, r1, r0, lsl #8
 80073c8:	40014800 	andmi	r4, r1, r0, lsl #16

080073cc <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for the 
  *         specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b085      	sub	sp, #20
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
 80073d4:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80073d6:	f04f 0300 	mov.w	r3, #0
 80073da:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	881b      	ldrh	r3, [r3, #0]
 80073e0:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 80073e2:	687a      	ldr	r2, [r7, #4]
 80073e4:	4b2e      	ldr	r3, [pc, #184]	; (80074a0 <TIM_TimeBaseInit+0xd4>)
 80073e6:	429a      	cmp	r2, r3
 80073e8:	d013      	beq.n	8007412 <TIM_TimeBaseInit+0x46>
 80073ea:	687a      	ldr	r2, [r7, #4]
 80073ec:	4b2d      	ldr	r3, [pc, #180]	; (80074a4 <TIM_TimeBaseInit+0xd8>)
 80073ee:	429a      	cmp	r2, r3
 80073f0:	d00f      	beq.n	8007412 <TIM_TimeBaseInit+0x46>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073f8:	d00b      	beq.n	8007412 <TIM_TimeBaseInit+0x46>
 80073fa:	687a      	ldr	r2, [r7, #4]
 80073fc:	4b2a      	ldr	r3, [pc, #168]	; (80074a8 <TIM_TimeBaseInit+0xdc>)
 80073fe:	429a      	cmp	r2, r3
 8007400:	d007      	beq.n	8007412 <TIM_TimeBaseInit+0x46>
 8007402:	687a      	ldr	r2, [r7, #4]
 8007404:	4b29      	ldr	r3, [pc, #164]	; (80074ac <TIM_TimeBaseInit+0xe0>)
 8007406:	429a      	cmp	r2, r3
 8007408:	d003      	beq.n	8007412 <TIM_TimeBaseInit+0x46>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 800740a:	687a      	ldr	r2, [r7, #4]
 800740c:	4b28      	ldr	r3, [pc, #160]	; (80074b0 <TIM_TimeBaseInit+0xe4>)
 800740e:	429a      	cmp	r2, r3
 8007410:	d108      	bne.n	8007424 <TIM_TimeBaseInit+0x58>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8007412:	89fb      	ldrh	r3, [r7, #14]
 8007414:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007418:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	885a      	ldrh	r2, [r3, #2]
 800741e:	89fb      	ldrh	r3, [r7, #14]
 8007420:	4313      	orrs	r3, r2
 8007422:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8007424:	687a      	ldr	r2, [r7, #4]
 8007426:	4b23      	ldr	r3, [pc, #140]	; (80074b4 <TIM_TimeBaseInit+0xe8>)
 8007428:	429a      	cmp	r2, r3
 800742a:	d00c      	beq.n	8007446 <TIM_TimeBaseInit+0x7a>
 800742c:	687a      	ldr	r2, [r7, #4]
 800742e:	4b22      	ldr	r3, [pc, #136]	; (80074b8 <TIM_TimeBaseInit+0xec>)
 8007430:	429a      	cmp	r2, r3
 8007432:	d008      	beq.n	8007446 <TIM_TimeBaseInit+0x7a>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8007434:	89fb      	ldrh	r3, [r7, #14]
 8007436:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800743a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800743c:	683b      	ldr	r3, [r7, #0]
 800743e:	88da      	ldrh	r2, [r3, #6]
 8007440:	89fb      	ldrh	r3, [r7, #14]
 8007442:	4313      	orrs	r3, r2
 8007444:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	89fa      	ldrh	r2, [r7, #14]
 800744a:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	889a      	ldrh	r2, [r3, #4]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	859a      	strh	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	881a      	ldrh	r2, [r3, #0]
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	4b10      	ldr	r3, [pc, #64]	; (80074a0 <TIM_TimeBaseInit+0xd4>)
 8007460:	429a      	cmp	r2, r3
 8007462:	d00f      	beq.n	8007484 <TIM_TimeBaseInit+0xb8>
 8007464:	687a      	ldr	r2, [r7, #4]
 8007466:	4b0f      	ldr	r3, [pc, #60]	; (80074a4 <TIM_TimeBaseInit+0xd8>)
 8007468:	429a      	cmp	r2, r3
 800746a:	d00b      	beq.n	8007484 <TIM_TimeBaseInit+0xb8>
 800746c:	687a      	ldr	r2, [r7, #4]
 800746e:	4b13      	ldr	r3, [pc, #76]	; (80074bc <TIM_TimeBaseInit+0xf0>)
 8007470:	429a      	cmp	r2, r3
 8007472:	d007      	beq.n	8007484 <TIM_TimeBaseInit+0xb8>
 8007474:	687a      	ldr	r2, [r7, #4]
 8007476:	4b12      	ldr	r3, [pc, #72]	; (80074c0 <TIM_TimeBaseInit+0xf4>)
 8007478:	429a      	cmp	r2, r3
 800747a:	d003      	beq.n	8007484 <TIM_TimeBaseInit+0xb8>
 800747c:	687a      	ldr	r2, [r7, #4]
 800747e:	4b11      	ldr	r3, [pc, #68]	; (80074c4 <TIM_TimeBaseInit+0xf8>)
 8007480:	429a      	cmp	r2, r3
 8007482:	d104      	bne.n	800748e <TIM_TimeBaseInit+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	7a1b      	ldrb	r3, [r3, #8]
 8007488:	461a      	mov	r2, r3
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler and the Repetition counter
     values immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	f04f 0201 	mov.w	r2, #1
 8007494:	829a      	strh	r2, [r3, #20]
}
 8007496:	f107 0714 	add.w	r7, r7, #20
 800749a:	46bd      	mov	sp, r7
 800749c:	bc80      	pop	{r7}
 800749e:	4770      	bx	lr
 80074a0:	40012c00 	andmi	r2, r1, r0, lsl #24
 80074a4:	40013400 	andmi	r3, r1, r0, lsl #8
 80074a8:	40000400 	andmi	r0, r0, r0, lsl #8
 80074ac:	40000800 	andmi	r0, r0, r0, lsl #16
 80074b0:	40000c00 	andmi	r0, r0, r0, lsl #24
 80074b4:	40001000 	andmi	r1, r0, r0
 80074b8:	40001400 	andmi	r1, r0, r0, lsl #8
 80074bc:	40014000 	andmi	r4, r1, r0
 80074c0:	40014400 	andmi	r4, r1, r0, lsl #8
 80074c4:	40014800 	andmi	r4, r1, r0, lsl #16

080074c8 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b085      	sub	sp, #20
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
 80074d0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80074d2:	f04f 0300 	mov.w	r3, #0
 80074d6:	817b      	strh	r3, [r7, #10]
 80074d8:	f04f 0300 	mov.w	r3, #0
 80074dc:	81fb      	strh	r3, [r7, #14]
 80074de:	f04f 0300 	mov.w	r3, #0
 80074e2:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	8c1b      	ldrh	r3, [r3, #32]
 80074e8:	b29b      	uxth	r3, r3
 80074ea:	f023 0301 	bic.w	r3, r3, #1
 80074ee:	b29a      	uxth	r2, r3
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	841a      	strh	r2, [r3, #32]
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	8c1b      	ldrh	r3, [r3, #32]
 80074f8:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	889b      	ldrh	r3, [r3, #4]
 80074fe:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	8b1b      	ldrh	r3, [r3, #24]
 8007504:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 8007506:	897b      	ldrh	r3, [r7, #10]
 8007508:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800750c:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 800750e:	897b      	ldrh	r3, [r7, #10]
 8007510:	f023 0303 	bic.w	r3, r3, #3
 8007514:	817b      	strh	r3, [r7, #10]

  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	881a      	ldrh	r2, [r3, #0]
 800751a:	897b      	ldrh	r3, [r7, #10]
 800751c:	4313      	orrs	r3, r2
 800751e:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8007520:	89fb      	ldrh	r3, [r7, #14]
 8007522:	f023 0302 	bic.w	r3, r3, #2
 8007526:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	891a      	ldrh	r2, [r3, #8]
 800752c:	89fb      	ldrh	r3, [r7, #14]
 800752e:	4313      	orrs	r3, r2
 8007530:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	885a      	ldrh	r2, [r3, #2]
 8007536:	89fb      	ldrh	r3, [r7, #14]
 8007538:	4313      	orrs	r3, r2
 800753a:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 800753c:	687a      	ldr	r2, [r7, #4]
 800753e:	4b24      	ldr	r3, [pc, #144]	; (80075d0 <TIM_OC1Init+0x108>)
 8007540:	429a      	cmp	r2, r3
 8007542:	d00f      	beq.n	8007564 <TIM_OC1Init+0x9c>
 8007544:	687a      	ldr	r2, [r7, #4]
 8007546:	4b23      	ldr	r3, [pc, #140]	; (80075d4 <TIM_OC1Init+0x10c>)
 8007548:	429a      	cmp	r2, r3
 800754a:	d00b      	beq.n	8007564 <TIM_OC1Init+0x9c>
 800754c:	687a      	ldr	r2, [r7, #4]
 800754e:	4b22      	ldr	r3, [pc, #136]	; (80075d8 <TIM_OC1Init+0x110>)
 8007550:	429a      	cmp	r2, r3
 8007552:	d007      	beq.n	8007564 <TIM_OC1Init+0x9c>
 8007554:	687a      	ldr	r2, [r7, #4]
 8007556:	4b21      	ldr	r3, [pc, #132]	; (80075dc <TIM_OC1Init+0x114>)
 8007558:	429a      	cmp	r2, r3
 800755a:	d003      	beq.n	8007564 <TIM_OC1Init+0x9c>
     (TIMx == TIM16)|| (TIMx == TIM17))
 800755c:	687a      	ldr	r2, [r7, #4]
 800755e:	4b20      	ldr	r3, [pc, #128]	; (80075e0 <TIM_OC1Init+0x118>)
 8007560:	429a      	cmp	r2, r3
 8007562:	d123      	bne.n	80075ac <TIM_OC1Init+0xe4>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 8007564:	89fb      	ldrh	r3, [r7, #14]
 8007566:	f023 0308 	bic.w	r3, r3, #8
 800756a:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	895a      	ldrh	r2, [r3, #10]
 8007570:	89fb      	ldrh	r3, [r7, #14]
 8007572:	4313      	orrs	r3, r2
 8007574:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 8007576:	89fb      	ldrh	r3, [r7, #14]
 8007578:	f023 0304 	bic.w	r3, r3, #4
 800757c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	889a      	ldrh	r2, [r3, #4]
 8007582:	89fb      	ldrh	r3, [r7, #14]
 8007584:	4313      	orrs	r3, r2
 8007586:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 8007588:	89bb      	ldrh	r3, [r7, #12]
 800758a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800758e:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 8007590:	89bb      	ldrh	r3, [r7, #12]
 8007592:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007596:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	899a      	ldrh	r2, [r3, #12]
 800759c:	89bb      	ldrh	r3, [r7, #12]
 800759e:	4313      	orrs	r3, r2
 80075a0:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	89da      	ldrh	r2, [r3, #14]
 80075a6:	89bb      	ldrh	r3, [r7, #12]
 80075a8:	4313      	orrs	r3, r2
 80075aa:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	89ba      	ldrh	r2, [r7, #12]
 80075b0:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	897a      	ldrh	r2, [r7, #10]
 80075b6:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	88da      	ldrh	r2, [r3, #6]
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	869a      	strh	r2, [r3, #52]	; 0x34
 
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	89fa      	ldrh	r2, [r7, #14]
 80075c4:	841a      	strh	r2, [r3, #32]
}
 80075c6:	f107 0714 	add.w	r7, r7, #20
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bc80      	pop	{r7}
 80075ce:	4770      	bx	lr
 80075d0:	40012c00 	andmi	r2, r1, r0, lsl #24
 80075d4:	40013400 	andmi	r3, r1, r0, lsl #8
 80075d8:	40014000 	andmi	r4, r1, r0
 80075dc:	40014400 	andmi	r4, r1, r0, lsl #8
 80075e0:	40014800 	andmi	r4, r1, r0, lsl #16

080075e4 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b085      	sub	sp, #20
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
 80075ec:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80075ee:	f04f 0300 	mov.w	r3, #0
 80075f2:	817b      	strh	r3, [r7, #10]
 80075f4:	f04f 0300 	mov.w	r3, #0
 80075f8:	81fb      	strh	r3, [r7, #14]
 80075fa:	f04f 0300 	mov.w	r3, #0
 80075fe:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
   /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	8c1b      	ldrh	r3, [r3, #32]
 8007604:	b29b      	uxth	r3, r3
 8007606:	f023 0310 	bic.w	r3, r3, #16
 800760a:	b29a      	uxth	r2, r3
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	8c1b      	ldrh	r3, [r3, #32]
 8007614:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	889b      	ldrh	r3, [r3, #4]
 800761a:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	8b1b      	ldrh	r3, [r3, #24]
 8007620:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 8007622:	897b      	ldrh	r3, [r7, #10]
 8007624:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007628:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 800762a:	897b      	ldrh	r3, [r7, #10]
 800762c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007630:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	881b      	ldrh	r3, [r3, #0]
 8007636:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800763a:	b29a      	uxth	r2, r3
 800763c:	897b      	ldrh	r3, [r7, #10]
 800763e:	4313      	orrs	r3, r2
 8007640:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 8007642:	89fb      	ldrh	r3, [r7, #14]
 8007644:	f023 0320 	bic.w	r3, r3, #32
 8007648:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	891b      	ldrh	r3, [r3, #8]
 800764e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8007652:	b29a      	uxth	r2, r3
 8007654:	89fb      	ldrh	r3, [r7, #14]
 8007656:	4313      	orrs	r3, r2
 8007658:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	885b      	ldrh	r3, [r3, #2]
 800765e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8007662:	b29a      	uxth	r2, r3
 8007664:	89fb      	ldrh	r3, [r7, #14]
 8007666:	4313      	orrs	r3, r2
 8007668:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800766a:	687a      	ldr	r2, [r7, #4]
 800766c:	4b24      	ldr	r3, [pc, #144]	; (8007700 <TIM_OC2Init+0x11c>)
 800766e:	429a      	cmp	r2, r3
 8007670:	d003      	beq.n	800767a <TIM_OC2Init+0x96>
 8007672:	687a      	ldr	r2, [r7, #4]
 8007674:	4b23      	ldr	r3, [pc, #140]	; (8007704 <TIM_OC2Init+0x120>)
 8007676:	429a      	cmp	r2, r3
 8007678:	d12f      	bne.n	80076da <TIM_OC2Init+0xf6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 800767a:	89fb      	ldrh	r3, [r7, #14]
 800767c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007680:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	895b      	ldrh	r3, [r3, #10]
 8007686:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800768a:	b29a      	uxth	r2, r3
 800768c:	89fb      	ldrh	r3, [r7, #14]
 800768e:	4313      	orrs	r3, r2
 8007690:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 8007692:	89fb      	ldrh	r3, [r7, #14]
 8007694:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007698:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	889b      	ldrh	r3, [r3, #4]
 800769e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80076a2:	b29a      	uxth	r2, r3
 80076a4:	89fb      	ldrh	r3, [r7, #14]
 80076a6:	4313      	orrs	r3, r2
 80076a8:	81fb      	strh	r3, [r7, #14]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
 80076aa:	89bb      	ldrh	r3, [r7, #12]
 80076ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80076b0:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 80076b2:	89bb      	ldrh	r3, [r7, #12]
 80076b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80076b8:	81bb      	strh	r3, [r7, #12]
    
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 80076ba:	683b      	ldr	r3, [r7, #0]
 80076bc:	899b      	ldrh	r3, [r3, #12]
 80076be:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80076c2:	b29a      	uxth	r2, r3
 80076c4:	89bb      	ldrh	r3, [r7, #12]
 80076c6:	4313      	orrs	r3, r2
 80076c8:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	89db      	ldrh	r3, [r3, #14]
 80076ce:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80076d2:	b29a      	uxth	r2, r3
 80076d4:	89bb      	ldrh	r3, [r7, #12]
 80076d6:	4313      	orrs	r3, r2
 80076d8:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	89ba      	ldrh	r2, [r7, #12]
 80076de:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	897a      	ldrh	r2, [r7, #10]
 80076e4:	831a      	strh	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	88da      	ldrh	r2, [r3, #6]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	871a      	strh	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	89fa      	ldrh	r2, [r7, #14]
 80076f2:	841a      	strh	r2, [r3, #32]
}
 80076f4:	f107 0714 	add.w	r7, r7, #20
 80076f8:	46bd      	mov	sp, r7
 80076fa:	bc80      	pop	{r7}
 80076fc:	4770      	bx	lr
 80076fe:	bf00      	nop
 8007700:	40012c00 	andmi	r2, r1, r0, lsl #24
 8007704:	40013400 	andmi	r3, r1, r0, lsl #8

08007708 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8007708:	b480      	push	{r7}
 800770a:	b085      	sub	sp, #20
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
 8007710:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8007712:	f04f 0300 	mov.w	r3, #0
 8007716:	817b      	strh	r3, [r7, #10]
 8007718:	f04f 0300 	mov.w	r3, #0
 800771c:	81fb      	strh	r3, [r7, #14]
 800771e:	f04f 0300 	mov.w	r3, #0
 8007722:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	8c1b      	ldrh	r3, [r3, #32]
 8007728:	b29b      	uxth	r3, r3
 800772a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800772e:	b29a      	uxth	r2, r3
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	8c1b      	ldrh	r3, [r3, #32]
 8007738:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	889b      	ldrh	r3, [r3, #4]
 800773e:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	8b9b      	ldrh	r3, [r3, #28]
 8007744:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 8007746:	897b      	ldrh	r3, [r7, #10]
 8007748:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800774c:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 800774e:	897b      	ldrh	r3, [r7, #10]
 8007750:	f023 0303 	bic.w	r3, r3, #3
 8007754:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	881a      	ldrh	r2, [r3, #0]
 800775a:	897b      	ldrh	r3, [r7, #10]
 800775c:	4313      	orrs	r3, r2
 800775e:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 8007760:	89fb      	ldrh	r3, [r7, #14]
 8007762:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007766:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	891b      	ldrh	r3, [r3, #8]
 800776c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8007770:	b29a      	uxth	r2, r3
 8007772:	89fb      	ldrh	r3, [r7, #14]
 8007774:	4313      	orrs	r3, r2
 8007776:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	885b      	ldrh	r3, [r3, #2]
 800777c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8007780:	b29a      	uxth	r2, r3
 8007782:	89fb      	ldrh	r3, [r7, #14]
 8007784:	4313      	orrs	r3, r2
 8007786:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8007788:	687a      	ldr	r2, [r7, #4]
 800778a:	4b24      	ldr	r3, [pc, #144]	; (800781c <TIM_OC3Init+0x114>)
 800778c:	429a      	cmp	r2, r3
 800778e:	d003      	beq.n	8007798 <TIM_OC3Init+0x90>
 8007790:	687a      	ldr	r2, [r7, #4]
 8007792:	4b23      	ldr	r3, [pc, #140]	; (8007820 <TIM_OC3Init+0x118>)
 8007794:	429a      	cmp	r2, r3
 8007796:	d12f      	bne.n	80077f8 <TIM_OC3Init+0xf0>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 8007798:	89fb      	ldrh	r3, [r7, #14]
 800779a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800779e:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	895b      	ldrh	r3, [r3, #10]
 80077a4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80077a8:	b29a      	uxth	r2, r3
 80077aa:	89fb      	ldrh	r3, [r7, #14]
 80077ac:	4313      	orrs	r3, r2
 80077ae:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 80077b0:	89fb      	ldrh	r3, [r7, #14]
 80077b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80077b6:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	889b      	ldrh	r3, [r3, #4]
 80077bc:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80077c0:	b29a      	uxth	r2, r3
 80077c2:	89fb      	ldrh	r3, [r7, #14]
 80077c4:	4313      	orrs	r3, r2
 80077c6:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
 80077c8:	89bb      	ldrh	r3, [r7, #12]
 80077ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80077ce:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 80077d0:	89bb      	ldrh	r3, [r7, #12]
 80077d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80077d6:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	899b      	ldrh	r3, [r3, #12]
 80077dc:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80077e0:	b29a      	uxth	r2, r3
 80077e2:	89bb      	ldrh	r3, [r7, #12]
 80077e4:	4313      	orrs	r3, r2
 80077e6:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	89db      	ldrh	r3, [r3, #14]
 80077ec:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80077f0:	b29a      	uxth	r2, r3
 80077f2:	89bb      	ldrh	r3, [r7, #12]
 80077f4:	4313      	orrs	r3, r2
 80077f6:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	89ba      	ldrh	r2, [r7, #12]
 80077fc:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	897a      	ldrh	r2, [r7, #10]
 8007802:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	88da      	ldrh	r2, [r3, #6]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	879a      	strh	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	89fa      	ldrh	r2, [r7, #14]
 8007810:	841a      	strh	r2, [r3, #32]
}
 8007812:	f107 0714 	add.w	r7, r7, #20
 8007816:	46bd      	mov	sp, r7
 8007818:	bc80      	pop	{r7}
 800781a:	4770      	bx	lr
 800781c:	40012c00 	andmi	r2, r1, r0, lsl #24
 8007820:	40013400 	andmi	r3, r1, r0, lsl #8

08007824 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8007824:	b480      	push	{r7}
 8007826:	b085      	sub	sp, #20
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
 800782c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800782e:	f04f 0300 	mov.w	r3, #0
 8007832:	81bb      	strh	r3, [r7, #12]
 8007834:	f04f 0300 	mov.w	r3, #0
 8007838:	817b      	strh	r3, [r7, #10]
 800783a:	f04f 0300 	mov.w	r3, #0
 800783e:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	8c1b      	ldrh	r3, [r3, #32]
 8007844:	b29b      	uxth	r3, r3
 8007846:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800784a:	b29a      	uxth	r2, r3
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	8c1b      	ldrh	r3, [r3, #32]
 8007854:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	889b      	ldrh	r3, [r3, #4]
 800785a:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	8b9b      	ldrh	r3, [r3, #28]
 8007860:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 8007862:	89bb      	ldrh	r3, [r7, #12]
 8007864:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007868:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 800786a:	89bb      	ldrh	r3, [r7, #12]
 800786c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007870:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	881b      	ldrh	r3, [r3, #0]
 8007876:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800787a:	b29a      	uxth	r2, r3
 800787c:	89bb      	ldrh	r3, [r7, #12]
 800787e:	4313      	orrs	r3, r2
 8007880:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 8007882:	897b      	ldrh	r3, [r7, #10]
 8007884:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007888:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	891b      	ldrh	r3, [r3, #8]
 800788e:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8007892:	b29a      	uxth	r2, r3
 8007894:	897b      	ldrh	r3, [r7, #10]
 8007896:	4313      	orrs	r3, r2
 8007898:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	885b      	ldrh	r3, [r3, #2]
 800789e:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80078a2:	b29a      	uxth	r2, r3
 80078a4:	897b      	ldrh	r3, [r7, #10]
 80078a6:	4313      	orrs	r3, r2
 80078a8:	817b      	strh	r3, [r7, #10]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80078aa:	687a      	ldr	r2, [r7, #4]
 80078ac:	4b12      	ldr	r3, [pc, #72]	; (80078f8 <TIM_OC4Init+0xd4>)
 80078ae:	429a      	cmp	r2, r3
 80078b0:	d003      	beq.n	80078ba <TIM_OC4Init+0x96>
 80078b2:	687a      	ldr	r2, [r7, #4]
 80078b4:	4b11      	ldr	r3, [pc, #68]	; (80078fc <TIM_OC4Init+0xd8>)
 80078b6:	429a      	cmp	r2, r3
 80078b8:	d10b      	bne.n	80078d2 <TIM_OC4Init+0xae>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
 80078ba:	89fb      	ldrh	r3, [r7, #14]
 80078bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80078c0:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	899b      	ldrh	r3, [r3, #12]
 80078c6:	ea4f 1383 	mov.w	r3, r3, lsl #6
 80078ca:	b29a      	uxth	r2, r3
 80078cc:	89fb      	ldrh	r3, [r7, #14]
 80078ce:	4313      	orrs	r3, r2
 80078d0:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	89fa      	ldrh	r2, [r7, #14]
 80078d6:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	89ba      	ldrh	r2, [r7, #12]
 80078dc:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	88da      	ldrh	r2, [r3, #6]
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	897a      	ldrh	r2, [r7, #10]
 80078ec:	841a      	strh	r2, [r3, #32]
}
 80078ee:	f107 0714 	add.w	r7, r7, #20
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bc80      	pop	{r7}
 80078f6:	4770      	bx	lr
 80078f8:	40012c00 	andmi	r2, r1, r0, lsl #24
 80078fc:	40013400 	andmi	r3, r1, r0, lsl #8

08007900 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b082      	sub	sp, #8
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
 8007908:	6039      	str	r1, [r7, #0]
  }
  else
  {
    assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	881b      	ldrh	r3, [r3, #0]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d10f      	bne.n	8007932 <TIM_ICInit+0x32>
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 8007916:	683b      	ldr	r3, [r7, #0]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8007918:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 800791a:	683b      	ldr	r3, [r7, #0]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    assert_param(IS_TIM_LIST8_PERIPH(TIMx));
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800791c:	891b      	ldrh	r3, [r3, #8]
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f001 f9d4 	bl	8008ccc <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	88db      	ldrh	r3, [r3, #6]
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	4619      	mov	r1, r3
 800792c:	f001 f876 	bl	8008a1c <TIM_SetIC1Prescaler>
 8007930:	e036      	b.n	80079a0 <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8007932:	683b      	ldr	r3, [r7, #0]
 8007934:	881b      	ldrh	r3, [r3, #0]
 8007936:	2b04      	cmp	r3, #4
 8007938:	d10f      	bne.n	800795a <TIM_ICInit+0x5a>
  {
    assert_param(IS_TIM_LIST6_PERIPH(TIMx));
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 800793e:	683b      	ldr	r3, [r7, #0]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    assert_param(IS_TIM_LIST6_PERIPH(TIMx));
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8007940:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 8007942:	683b      	ldr	r3, [r7, #0]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    assert_param(IS_TIM_LIST6_PERIPH(TIMx));
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8007944:	891b      	ldrh	r3, [r3, #8]
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f001 fa2e 	bl	8008da8 <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	88db      	ldrh	r3, [r3, #6]
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	4619      	mov	r1, r3
 8007954:	f001 f87e 	bl	8008a54 <TIM_SetIC2Prescaler>
 8007958:	e022      	b.n	80079a0 <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	881b      	ldrh	r3, [r3, #0]
 800795e:	2b08      	cmp	r3, #8
 8007960:	d10f      	bne.n	8007982 <TIM_ICInit+0x82>
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 8007966:	683b      	ldr	r3, [r7, #0]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8007968:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 800796a:	683b      	ldr	r3, [r7, #0]
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI3 Configuration */
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 800796c:	891b      	ldrh	r3, [r3, #8]
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f001 fa96 	bl	8008ea0 <TI3_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	88db      	ldrh	r3, [r3, #6]
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	4619      	mov	r1, r3
 800797c:	f001 f888 	bl	8008a90 <TIM_SetIC3Prescaler>
 8007980:	e00e      	b.n	80079a0 <TIM_ICInit+0xa0>
  }
  else
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	8859      	ldrh	r1, [r3, #2]
               TIM_ICInitStruct->TIM_ICSelection,
 8007986:	683b      	ldr	r3, [r7, #0]
  }
  else
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8007988:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
 800798a:	683b      	ldr	r3, [r7, #0]
  }
  else
  {
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    /* TI4 Configuration */
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800798c:	891b      	ldrh	r3, [r3, #8]
 800798e:	6878      	ldr	r0, [r7, #4]
 8007990:	f001 fafa 	bl	8008f88 <TI4_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	88db      	ldrh	r3, [r3, #6]
 8007998:	6878      	ldr	r0, [r7, #4]
 800799a:	4619      	mov	r1, r3
 800799c:	f001 f894 	bl	8008ac8 <TIM_SetIC4Prescaler>
  }
}
 80079a0:	f107 0708 	add.w	r7, r7, #8
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bd80      	pop	{r7, pc}

080079a8 <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b084      	sub	sp, #16
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	6039      	str	r1, [r7, #0]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 80079b2:	f04f 0300 	mov.w	r3, #0
 80079b6:	81fb      	strh	r3, [r7, #14]
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 80079b8:	f04f 0301 	mov.w	r3, #1
 80079bc:	81bb      	strh	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	885b      	ldrh	r3, [r3, #2]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d103      	bne.n	80079ce <TIM_PWMIConfig+0x26>
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 80079c6:	f04f 0302 	mov.w	r3, #2
 80079ca:	81fb      	strh	r3, [r7, #14]
 80079cc:	e002      	b.n	80079d4 <TIM_PWMIConfig+0x2c>
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 80079ce:	f04f 0300 	mov.w	r3, #0
 80079d2:	81fb      	strh	r3, [r7, #14]
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	889b      	ldrh	r3, [r3, #4]
 80079d8:	2b01      	cmp	r3, #1
 80079da:	d103      	bne.n	80079e4 <TIM_PWMIConfig+0x3c>
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 80079dc:	f04f 0302 	mov.w	r3, #2
 80079e0:	81bb      	strh	r3, [r7, #12]
 80079e2:	e002      	b.n	80079ea <TIM_PWMIConfig+0x42>
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 80079e4:	f04f 0301 	mov.w	r3, #1
 80079e8:	81bb      	strh	r3, [r7, #12]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	881b      	ldrh	r3, [r3, #0]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d11c      	bne.n	8007a2c <TIM_PWMIConfig+0x84>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	8859      	ldrh	r1, [r3, #2]
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICFilter);
 80079fa:	683b      	ldr	r3, [r7, #0]
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80079fc:	891b      	ldrh	r3, [r3, #8]
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f001 f964 	bl	8008ccc <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	88db      	ldrh	r3, [r3, #6]
 8007a08:	6878      	ldr	r0, [r7, #4]
 8007a0a:	4619      	mov	r1, r3
 8007a0c:	f001 f806 	bl	8008a1c <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	891b      	ldrh	r3, [r3, #8]
 8007a14:	89f9      	ldrh	r1, [r7, #14]
 8007a16:	89ba      	ldrh	r2, [r7, #12]
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f001 f9c5 	bl	8008da8 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	88db      	ldrh	r3, [r3, #6]
 8007a22:	6878      	ldr	r0, [r7, #4]
 8007a24:	4619      	mov	r1, r3
 8007a26:	f001 f815 	bl	8008a54 <TIM_SetIC2Prescaler>
 8007a2a:	e01b      	b.n	8007a64 <TIM_PWMIConfig+0xbc>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	8859      	ldrh	r1, [r3, #2]
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	889a      	ldrh	r2, [r3, #4]
               TIM_ICInitStruct->TIM_ICFilter);
 8007a34:	683b      	ldr	r3, [r7, #0]
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8007a36:	891b      	ldrh	r3, [r3, #8]
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f001 f9b5 	bl	8008da8 <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	88db      	ldrh	r3, [r3, #6]
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	4619      	mov	r1, r3
 8007a46:	f001 f805 	bl	8008a54 <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	891b      	ldrh	r3, [r3, #8]
 8007a4e:	89f9      	ldrh	r1, [r7, #14]
 8007a50:	89ba      	ldrh	r2, [r7, #12]
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f001 f93a 	bl	8008ccc <TI1_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	88db      	ldrh	r3, [r3, #6]
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	4619      	mov	r1, r3
 8007a60:	f000 ffdc 	bl	8008a1c <TIM_SetIC1Prescaler>
  }
}
 8007a64:	f107 0710 	add.w	r7, r7, #16
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd80      	pop	{r7, pc}

08007a6c <TIM_BDTRConfig>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
 8007a74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	881a      	ldrh	r2, [r3, #0]
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	885b      	ldrh	r3, [r3, #2]
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	889b      	ldrh	r3, [r3, #4]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8007a86:	4313      	orrs	r3, r2
 8007a88:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	88db      	ldrh	r3, [r3, #6]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8007a8e:	4313      	orrs	r3, r2
 8007a90:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	891b      	ldrh	r3, [r3, #8]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8007a96:	4313      	orrs	r3, r2
 8007a98:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	895b      	ldrh	r3, [r3, #10]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	899b      	ldrh	r3, [r3, #12]
  assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	b29a      	uxth	r2, r3
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 8007ab0:	f107 070c 	add.w	r7, r7, #12
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bc80      	pop	{r7}
 8007ab8:	4770      	bx	lr
 8007aba:	bf00      	nop

08007abc <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b083      	sub	sp, #12
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007aca:	809a      	strh	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f04f 0200 	mov.w	r2, #0
 8007ad2:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f04f 0200 	mov.w	r2, #0
 8007ada:	80da      	strh	r2, [r3, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	f04f 0200 	mov.w	r2, #0
 8007ae2:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	f04f 0200 	mov.w	r2, #0
 8007aea:	721a      	strb	r2, [r3, #8]
}
 8007aec:	f107 070c 	add.w	r7, r7, #12
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bc80      	pop	{r7}
 8007af4:	4770      	bx	lr
 8007af6:	bf00      	nop

08007af8 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b083      	sub	sp, #12
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f04f 0200 	mov.w	r2, #0
 8007b06:	801a      	strh	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f04f 0200 	mov.w	r2, #0
 8007b0e:	805a      	strh	r2, [r3, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f04f 0200 	mov.w	r2, #0
 8007b16:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f04f 0200 	mov.w	r2, #0
 8007b1e:	80da      	strh	r2, [r3, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f04f 0200 	mov.w	r2, #0
 8007b26:	811a      	strh	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	f04f 0200 	mov.w	r2, #0
 8007b2e:	815a      	strh	r2, [r3, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f04f 0200 	mov.w	r2, #0
 8007b36:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f04f 0200 	mov.w	r2, #0
 8007b3e:	81da      	strh	r2, [r3, #14]
}
 8007b40:	f107 070c 	add.w	r7, r7, #12
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bc80      	pop	{r7}
 8007b48:	4770      	bx	lr
 8007b4a:	bf00      	nop

08007b4c <TIM_ICStructInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b083      	sub	sp, #12
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	f04f 0200 	mov.w	r2, #0
 8007b5a:	801a      	strh	r2, [r3, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f04f 0200 	mov.w	r2, #0
 8007b62:	805a      	strh	r2, [r3, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f04f 0201 	mov.w	r2, #1
 8007b6a:	809a      	strh	r2, [r3, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	f04f 0200 	mov.w	r2, #0
 8007b72:	80da      	strh	r2, [r3, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f04f 0200 	mov.w	r2, #0
 8007b7a:	811a      	strh	r2, [r3, #8]
}
 8007b7c:	f107 070c 	add.w	r7, r7, #12
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bc80      	pop	{r7}
 8007b84:	4770      	bx	lr
 8007b86:	bf00      	nop

08007b88 <TIM_BDTRStructInit>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
  *         will be initialized.
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b083      	sub	sp, #12
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	f04f 0200 	mov.w	r2, #0
 8007b96:	801a      	strh	r2, [r3, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	f04f 0200 	mov.w	r2, #0
 8007b9e:	805a      	strh	r2, [r3, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f04f 0200 	mov.w	r2, #0
 8007ba6:	809a      	strh	r2, [r3, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f04f 0200 	mov.w	r2, #0
 8007bae:	80da      	strh	r2, [r3, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	f04f 0200 	mov.w	r2, #0
 8007bb6:	811a      	strh	r2, [r3, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	f04f 0200 	mov.w	r2, #0
 8007bbe:	815a      	strh	r2, [r3, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f04f 0200 	mov.w	r2, #0
 8007bc6:	819a      	strh	r2, [r3, #12]
}
 8007bc8:	f107 070c 	add.w	r7, r7, #12
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bc80      	pop	{r7}
 8007bd0:	4770      	bx	lr
 8007bd2:	bf00      	nop

08007bd4 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b083      	sub	sp, #12
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
 8007bdc:	460b      	mov	r3, r1
 8007bde:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8007be0:	78fb      	ldrb	r3, [r7, #3]
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d008      	beq.n	8007bf8 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	881b      	ldrh	r3, [r3, #0]
 8007bea:	b29b      	uxth	r3, r3
 8007bec:	f043 0301 	orr.w	r3, r3, #1
 8007bf0:	b29a      	uxth	r2, r3
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	801a      	strh	r2, [r3, #0]
 8007bf6:	e007      	b.n	8007c08 <TIM_Cmd+0x34>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	881b      	ldrh	r3, [r3, #0]
 8007bfc:	b29b      	uxth	r3, r3
 8007bfe:	f023 0301 	bic.w	r3, r3, #1
 8007c02:	b29a      	uxth	r2, r3
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	801a      	strh	r2, [r3, #0]
  }
}
 8007c08:	f107 070c 	add.w	r7, r7, #12
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bc80      	pop	{r7}
 8007c10:	4770      	bx	lr
 8007c12:	bf00      	nop

08007c14 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8007c14:	b480      	push	{r7}
 8007c16:	b083      	sub	sp, #12
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
 8007c1c:	460b      	mov	r3, r1
 8007c1e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8007c20:	78fb      	ldrb	r3, [r7, #3]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d00c      	beq.n	8007c40 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007c2c:	b29b      	uxth	r3, r3
 8007c2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c36:	b29a      	uxth	r2, r3
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 8007c3e:	e00b      	b.n	8007c58 <TIM_CtrlPWMOutputs+0x44>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007c46:	b29b      	uxth	r3, r3
 8007c48:	ea4f 4343 	mov.w	r3, r3, lsl #17
 8007c4c:	ea4f 4353 	mov.w	r3, r3, lsr #17
 8007c50:	b29a      	uxth	r2, r3
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }  
}
 8007c58:	f107 070c 	add.w	r7, r7, #12
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bc80      	pop	{r7}
 8007c60:	4770      	bx	lr
 8007c62:	bf00      	nop

08007c64 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8007c64:	b480      	push	{r7}
 8007c66:	b083      	sub	sp, #12
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
 8007c6c:	4613      	mov	r3, r2
 8007c6e:	460a      	mov	r2, r1
 8007c70:	807a      	strh	r2, [r7, #2]
 8007c72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8007c74:	787b      	ldrb	r3, [r7, #1]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d008      	beq.n	8007c8c <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	899b      	ldrh	r3, [r3, #12]
 8007c7e:	b29a      	uxth	r2, r3
 8007c80:	887b      	ldrh	r3, [r7, #2]
 8007c82:	4313      	orrs	r3, r2
 8007c84:	b29a      	uxth	r2, r3
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	819a      	strh	r2, [r3, #12]
 8007c8a:	e00a      	b.n	8007ca2 <TIM_ITConfig+0x3e>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	899b      	ldrh	r3, [r3, #12]
 8007c90:	b29a      	uxth	r2, r3
 8007c92:	887b      	ldrh	r3, [r7, #2]
 8007c94:	ea6f 0303 	mvn.w	r3, r3
 8007c98:	b29b      	uxth	r3, r3
 8007c9a:	4013      	ands	r3, r2
 8007c9c:	b29a      	uxth	r2, r3
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	819a      	strh	r2, [r3, #12]
  }
}
 8007ca2:	f107 070c 	add.w	r7, r7, #12
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bc80      	pop	{r7}
 8007caa:	4770      	bx	lr

08007cac <TIM_GenerateEvent>:
  *   - TIM6 and TIM7 can only generate an update event. 
  *   - TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.      
  * @retval None
  */
void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
{ 
 8007cac:	b480      	push	{r7}
 8007cae:	b083      	sub	sp, #12
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
 8007cb4:	460b      	mov	r3, r1
 8007cb6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	887a      	ldrh	r2, [r7, #2]
 8007cbc:	829a      	strh	r2, [r3, #20]
}
 8007cbe:	f107 070c 	add.w	r7, r7, #12
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bc80      	pop	{r7}
 8007cc6:	4770      	bx	lr

08007cc8 <TIM_DMAConfig>:
  *   This parameter can be one value between:
  *   TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
  * @retval None
  */
void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b083      	sub	sp, #12
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
 8007cd0:	4613      	mov	r3, r2
 8007cd2:	460a      	mov	r2, r1
 8007cd4:	807a      	strh	r2, [r7, #2]
 8007cd6:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8007cd8:	887a      	ldrh	r2, [r7, #2]
 8007cda:	883b      	ldrh	r3, [r7, #0]
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	b29a      	uxth	r2, r3
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
}
 8007ce6:	f107 070c 	add.w	r7, r7, #12
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bc80      	pop	{r7}
 8007cee:	4770      	bx	lr

08007cf0 <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 8007cf0:	b480      	push	{r7}
 8007cf2:	b083      	sub	sp, #12
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	4613      	mov	r3, r2
 8007cfa:	460a      	mov	r2, r1
 8007cfc:	807a      	strh	r2, [r7, #2]
 8007cfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST9_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8007d00:	787b      	ldrb	r3, [r7, #1]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d008      	beq.n	8007d18 <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	899b      	ldrh	r3, [r3, #12]
 8007d0a:	b29a      	uxth	r2, r3
 8007d0c:	887b      	ldrh	r3, [r7, #2]
 8007d0e:	4313      	orrs	r3, r2
 8007d10:	b29a      	uxth	r2, r3
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	819a      	strh	r2, [r3, #12]
 8007d16:	e00a      	b.n	8007d2e <TIM_DMACmd+0x3e>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	899b      	ldrh	r3, [r3, #12]
 8007d1c:	b29a      	uxth	r2, r3
 8007d1e:	887b      	ldrh	r3, [r7, #2]
 8007d20:	ea6f 0303 	mvn.w	r3, r3
 8007d24:	b29b      	uxth	r3, r3
 8007d26:	4013      	ands	r3, r2
 8007d28:	b29a      	uxth	r2, r3
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	819a      	strh	r2, [r3, #12]
  }
}
 8007d2e:	f107 070c 	add.w	r7, r7, #12
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bc80      	pop	{r7}
 8007d36:	4770      	bx	lr

08007d38 <TIM_InternalClockConfig>:
  * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15
  *         to select the TIM peripheral.
  * @retval None
  */
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b083      	sub	sp, #12
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	891b      	ldrh	r3, [r3, #8]
 8007d44:	b29b      	uxth	r3, r3
 8007d46:	f023 0307 	bic.w	r3, r3, #7
 8007d4a:	b29a      	uxth	r2, r3
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	811a      	strh	r2, [r3, #8]
}
 8007d50:	f107 070c 	add.w	r7, r7, #12
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bc80      	pop	{r7}
 8007d58:	4770      	bx	lr
 8007d5a:	bf00      	nop

08007d5c <TIM_ITRxExternalClockConfig>:
  * @param  TIM_TS_ITR2: Internal Trigger 2
  * @param  TIM_TS_ITR3: Internal Trigger 3
  * @retval None
  */
void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b082      	sub	sp, #8
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
 8007d64:	460b      	mov	r3, r1
 8007d66:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 8007d68:	887b      	ldrh	r3, [r7, #2]
 8007d6a:	6878      	ldr	r0, [r7, #4]
 8007d6c:	4619      	mov	r1, r3
 8007d6e:	f000 f8d3 	bl	8007f18 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	891b      	ldrh	r3, [r3, #8]
 8007d76:	b29b      	uxth	r3, r3
 8007d78:	f043 0307 	orr.w	r3, r3, #7
 8007d7c:	b29a      	uxth	r2, r3
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	811a      	strh	r2, [r3, #8]
}
 8007d82:	f107 0708 	add.w	r7, r7, #8
 8007d86:	46bd      	mov	sp, r7
 8007d88:	bd80      	pop	{r7, pc}
 8007d8a:	bf00      	nop

08007d8c <TIM_TIxExternalClockConfig>:
  *   This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b084      	sub	sp, #16
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	60f8      	str	r0, [r7, #12]
 8007d94:	8179      	strh	r1, [r7, #10]
 8007d96:	813a      	strh	r2, [r7, #8]
 8007d98:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));
  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8007d9a:	897b      	ldrh	r3, [r7, #10]
 8007d9c:	2b60      	cmp	r3, #96	; 0x60
 8007d9e:	d108      	bne.n	8007db2 <TIM_TIxExternalClockConfig+0x26>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8007da0:	893a      	ldrh	r2, [r7, #8]
 8007da2:	88fb      	ldrh	r3, [r7, #6]
 8007da4:	68f8      	ldr	r0, [r7, #12]
 8007da6:	4611      	mov	r1, r2
 8007da8:	f04f 0201 	mov.w	r2, #1
 8007dac:	f000 fffc 	bl	8008da8 <TI2_Config>
 8007db0:	e007      	b.n	8007dc2 <TIM_TIxExternalClockConfig+0x36>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8007db2:	893a      	ldrh	r2, [r7, #8]
 8007db4:	88fb      	ldrh	r3, [r7, #6]
 8007db6:	68f8      	ldr	r0, [r7, #12]
 8007db8:	4611      	mov	r1, r2
 8007dba:	f04f 0201 	mov.w	r2, #1
 8007dbe:	f000 ff85 	bl	8008ccc <TI1_Config>
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 8007dc2:	897b      	ldrh	r3, [r7, #10]
 8007dc4:	68f8      	ldr	r0, [r7, #12]
 8007dc6:	4619      	mov	r1, r3
 8007dc8:	f000 f8a6 	bl	8007f18 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	891b      	ldrh	r3, [r3, #8]
 8007dd0:	b29b      	uxth	r3, r3
 8007dd2:	f043 0307 	orr.w	r3, r3, #7
 8007dd6:	b29a      	uxth	r2, r3
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	811a      	strh	r2, [r3, #8]
}
 8007ddc:	f107 0710 	add.w	r7, r7, #16
 8007de0:	46bd      	mov	sp, r7
 8007de2:	bd80      	pop	{r7, pc}

08007de4 <TIM_ETRClockMode1Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                             uint16_t ExtTRGFilter)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b086      	sub	sp, #24
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	60f8      	str	r0, [r7, #12]
 8007dec:	8179      	strh	r1, [r7, #10]
 8007dee:	813a      	strh	r2, [r7, #8]
 8007df0:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8007df2:	f04f 0300 	mov.w	r3, #0
 8007df6:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8007df8:	8979      	ldrh	r1, [r7, #10]
 8007dfa:	893a      	ldrh	r2, [r7, #8]
 8007dfc:	88fb      	ldrh	r3, [r7, #6]
 8007dfe:	68f8      	ldr	r0, [r7, #12]
 8007e00:	f000 f834 	bl	8007e6c <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	891b      	ldrh	r3, [r3, #8]
 8007e08:	82fb      	strh	r3, [r7, #22]
  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 8007e0a:	8afb      	ldrh	r3, [r7, #22]
 8007e0c:	f023 0307 	bic.w	r3, r3, #7
 8007e10:	82fb      	strh	r3, [r7, #22]
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 8007e12:	8afb      	ldrh	r3, [r7, #22]
 8007e14:	f043 0307 	orr.w	r3, r3, #7
 8007e18:	82fb      	strh	r3, [r7, #22]
  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 8007e1a:	8afb      	ldrh	r3, [r7, #22]
 8007e1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e20:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_TS_ETRF;
 8007e22:	8afb      	ldrh	r3, [r7, #22]
 8007e24:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8007e28:	82fb      	strh	r3, [r7, #22]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	8afa      	ldrh	r2, [r7, #22]
 8007e2e:	811a      	strh	r2, [r3, #8]
}
 8007e30:	f107 0718 	add.w	r7, r7, #24
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd80      	pop	{r7, pc}

08007e38 <TIM_ETRClockMode2Config>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b084      	sub	sp, #16
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	60f8      	str	r0, [r7, #12]
 8007e40:	8179      	strh	r1, [r7, #10]
 8007e42:	813a      	strh	r2, [r7, #8]
 8007e44:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8007e46:	8979      	ldrh	r1, [r7, #10]
 8007e48:	893a      	ldrh	r2, [r7, #8]
 8007e4a:	88fb      	ldrh	r3, [r7, #6]
 8007e4c:	68f8      	ldr	r0, [r7, #12]
 8007e4e:	f000 f80d 	bl	8007e6c <TIM_ETRConfig>
  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	891b      	ldrh	r3, [r3, #8]
 8007e56:	b29b      	uxth	r3, r3
 8007e58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007e5c:	b29a      	uxth	r2, r3
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	811a      	strh	r2, [r3, #8]
}
 8007e62:	f107 0710 	add.w	r7, r7, #16
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bd80      	pop	{r7, pc}
 8007e6a:	bf00      	nop

08007e6c <TIM_ETRConfig>:
  *   This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
                   uint16_t ExtTRGFilter)
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b087      	sub	sp, #28
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	60f8      	str	r0, [r7, #12]
 8007e74:	8179      	strh	r1, [r7, #10]
 8007e76:	813a      	strh	r2, [r7, #8]
 8007e78:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8007e7a:	f04f 0300 	mov.w	r3, #0
 8007e7e:	82fb      	strh	r3, [r7, #22]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  tmpsmcr = TIMx->SMCR;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	891b      	ldrh	r3, [r3, #8]
 8007e84:	82fb      	strh	r3, [r7, #22]
  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 8007e86:	8afb      	ldrh	r3, [r7, #22]
 8007e88:	b2db      	uxtb	r3, r3
 8007e8a:	82fb      	strh	r3, [r7, #22]
  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 8007e8c:	88fb      	ldrh	r3, [r7, #6]
 8007e8e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8007e92:	b29a      	uxth	r2, r3
 8007e94:	893b      	ldrh	r3, [r7, #8]
 8007e96:	4313      	orrs	r3, r2
 8007e98:	b29a      	uxth	r2, r3
 8007e9a:	897b      	ldrh	r3, [r7, #10]
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	b29a      	uxth	r2, r3
 8007ea0:	8afb      	ldrh	r3, [r7, #22]
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	82fb      	strh	r3, [r7, #22]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	8afa      	ldrh	r2, [r7, #22]
 8007eaa:	811a      	strh	r2, [r3, #8]
}
 8007eac:	f107 071c 	add.w	r7, r7, #28
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bc80      	pop	{r7}
 8007eb4:	4770      	bx	lr
 8007eb6:	bf00      	nop

08007eb8 <TIM_PrescalerConfig>:
  *     @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
  *     @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
  * @retval None
  */
void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
{
 8007eb8:	b480      	push	{r7}
 8007eba:	b083      	sub	sp, #12
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
 8007ec0:	4613      	mov	r3, r2
 8007ec2:	460a      	mov	r2, r1
 8007ec4:	807a      	strh	r2, [r7, #2]
 8007ec6:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	887a      	ldrh	r2, [r7, #2]
 8007ecc:	851a      	strh	r2, [r3, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	883a      	ldrh	r2, [r7, #0]
 8007ed2:	829a      	strh	r2, [r3, #20]
}
 8007ed4:	f107 070c 	add.w	r7, r7, #12
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	bc80      	pop	{r7}
 8007edc:	4770      	bx	lr
 8007ede:	bf00      	nop

08007ee0 <TIM_CounterModeConfig>:
  *     @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
  *     @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
  * @retval None
  */
void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
{
 8007ee0:	b480      	push	{r7}
 8007ee2:	b085      	sub	sp, #20
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
 8007ee8:	460b      	mov	r3, r1
 8007eea:	807b      	strh	r3, [r7, #2]
  uint16_t tmpcr1 = 0;
 8007eec:	f04f 0300 	mov.w	r3, #0
 8007ef0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
  tmpcr1 = TIMx->CR1;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	881b      	ldrh	r3, [r3, #0]
 8007ef6:	81fb      	strh	r3, [r7, #14]
  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8007ef8:	89fb      	ldrh	r3, [r7, #14]
 8007efa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007efe:	81fb      	strh	r3, [r7, #14]
  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8007f00:	89fa      	ldrh	r2, [r7, #14]
 8007f02:	887b      	ldrh	r3, [r7, #2]
 8007f04:	4313      	orrs	r3, r2
 8007f06:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	89fa      	ldrh	r2, [r7, #14]
 8007f0c:	801a      	strh	r2, [r3, #0]
}
 8007f0e:	f107 0714 	add.w	r7, r7, #20
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bc80      	pop	{r7}
 8007f16:	4770      	bx	lr

08007f18 <TIM_SelectInputTrigger>:
  *     @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *     @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b085      	sub	sp, #20
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
 8007f20:	460b      	mov	r3, r1
 8007f22:	807b      	strh	r3, [r7, #2]
  uint16_t tmpsmcr = 0;
 8007f24:	f04f 0300 	mov.w	r3, #0
 8007f28:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	891b      	ldrh	r3, [r3, #8]
 8007f2e:	81fb      	strh	r3, [r7, #14]
  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 8007f30:	89fb      	ldrh	r3, [r7, #14]
 8007f32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f36:	81fb      	strh	r3, [r7, #14]
  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8007f38:	89fa      	ldrh	r2, [r7, #14]
 8007f3a:	887b      	ldrh	r3, [r7, #2]
 8007f3c:	4313      	orrs	r3, r2
 8007f3e:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	89fa      	ldrh	r2, [r7, #14]
 8007f44:	811a      	strh	r2, [r3, #8]
}
 8007f46:	f107 0714 	add.w	r7, r7, #20
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	bc80      	pop	{r7}
 8007f4e:	4770      	bx	lr

08007f50 <TIM_EncoderInterfaceConfig>:
  *     @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8007f50:	b480      	push	{r7}
 8007f52:	b087      	sub	sp, #28
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	60f8      	str	r0, [r7, #12]
 8007f58:	8179      	strh	r1, [r7, #10]
 8007f5a:	813a      	strh	r2, [r7, #8]
 8007f5c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8007f5e:	f04f 0300 	mov.w	r3, #0
 8007f62:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
 8007f64:	f04f 0300 	mov.w	r3, #0
 8007f68:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
 8007f6a:	f04f 0300 	mov.w	r3, #0
 8007f6e:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	891b      	ldrh	r3, [r3, #8]
 8007f74:	82fb      	strh	r3, [r7, #22]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	8b1b      	ldrh	r3, [r3, #24]
 8007f7a:	82bb      	strh	r3, [r7, #20]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	8c1b      	ldrh	r3, [r3, #32]
 8007f80:	827b      	strh	r3, [r7, #18]
  
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 8007f82:	8afb      	ldrh	r3, [r7, #22]
 8007f84:	f023 0307 	bic.w	r3, r3, #7
 8007f88:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
 8007f8a:	8afa      	ldrh	r2, [r7, #22]
 8007f8c:	897b      	ldrh	r3, [r7, #10]
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	82fb      	strh	r3, [r7, #22]
  
  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S)));
 8007f92:	8abb      	ldrh	r3, [r7, #20]
 8007f94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f98:	f023 0303 	bic.w	r3, r3, #3
 8007f9c:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 8007f9e:	8abb      	ldrh	r3, [r7, #20]
 8007fa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007fa4:	f043 0301 	orr.w	r3, r3, #1
 8007fa8:	82bb      	strh	r3, [r7, #20]
  
  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC2P)));
 8007faa:	8a7b      	ldrh	r3, [r7, #18]
 8007fac:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007fb0:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8007fb2:	88fb      	ldrh	r3, [r7, #6]
 8007fb4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8007fb8:	b29a      	uxth	r2, r3
 8007fba:	893b      	ldrh	r3, [r7, #8]
 8007fbc:	4313      	orrs	r3, r2
 8007fbe:	b29a      	uxth	r2, r3
 8007fc0:	8a7b      	ldrh	r3, [r7, #18]
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	827b      	strh	r3, [r7, #18]
  
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	8afa      	ldrh	r2, [r7, #22]
 8007fca:	811a      	strh	r2, [r3, #8]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	8aba      	ldrh	r2, [r7, #20]
 8007fd0:	831a      	strh	r2, [r3, #24]
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	8a7a      	ldrh	r2, [r7, #18]
 8007fd6:	841a      	strh	r2, [r3, #32]
}
 8007fd8:	f107 071c 	add.w	r7, r7, #28
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bc80      	pop	{r7}
 8007fe0:	4770      	bx	lr
 8007fe2:	bf00      	nop

08007fe4 <TIM_ForcedOC1Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC1REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
  * @retval None
  */
void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b085      	sub	sp, #20
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	6078      	str	r0, [r7, #4]
 8007fec:	460b      	mov	r3, r1
 8007fee:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8007ff0:	f04f 0300 	mov.w	r3, #0
 8007ff4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	8b1b      	ldrh	r3, [r3, #24]
 8007ffa:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1M);
 8007ffc:	89fb      	ldrh	r3, [r7, #14]
 8007ffe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008002:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8008004:	89fa      	ldrh	r2, [r7, #14]
 8008006:	887b      	ldrh	r3, [r7, #2]
 8008008:	4313      	orrs	r3, r2
 800800a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	89fa      	ldrh	r2, [r7, #14]
 8008010:	831a      	strh	r2, [r3, #24]
}
 8008012:	f107 0714 	add.w	r7, r7, #20
 8008016:	46bd      	mov	sp, r7
 8008018:	bc80      	pop	{r7}
 800801a:	4770      	bx	lr

0800801c <TIM_ForcedOC2Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC2REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
  * @retval None
  */
void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 800801c:	b480      	push	{r7}
 800801e:	b085      	sub	sp, #20
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
 8008024:	460b      	mov	r3, r1
 8008026:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8008028:	f04f 0300 	mov.w	r3, #0
 800802c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	8b1b      	ldrh	r3, [r3, #24]
 8008032:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2M);
 8008034:	89fb      	ldrh	r3, [r7, #14]
 8008036:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800803a:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 800803c:	887b      	ldrh	r3, [r7, #2]
 800803e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008042:	b29a      	uxth	r2, r3
 8008044:	89fb      	ldrh	r3, [r7, #14]
 8008046:	4313      	orrs	r3, r2
 8008048:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	89fa      	ldrh	r2, [r7, #14]
 800804e:	831a      	strh	r2, [r3, #24]
}
 8008050:	f107 0714 	add.w	r7, r7, #20
 8008054:	46bd      	mov	sp, r7
 8008056:	bc80      	pop	{r7}
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop

0800805c <TIM_ForcedOC3Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC3REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
  * @retval None
  */
void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 800805c:	b480      	push	{r7}
 800805e:	b085      	sub	sp, #20
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
 8008064:	460b      	mov	r3, r1
 8008066:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8008068:	f04f 0300 	mov.w	r3, #0
 800806c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	8b9b      	ldrh	r3, [r3, #28]
 8008072:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3M);
 8008074:	89fb      	ldrh	r3, [r7, #14]
 8008076:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800807a:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 800807c:	89fa      	ldrh	r2, [r7, #14]
 800807e:	887b      	ldrh	r3, [r7, #2]
 8008080:	4313      	orrs	r3, r2
 8008082:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	89fa      	ldrh	r2, [r7, #14]
 8008088:	839a      	strh	r2, [r3, #28]
}
 800808a:	f107 0714 	add.w	r7, r7, #20
 800808e:	46bd      	mov	sp, r7
 8008090:	bc80      	pop	{r7}
 8008092:	4770      	bx	lr

08008094 <TIM_ForcedOC4Config>:
  *     @arg TIM_ForcedAction_Active: Force active level on OC4REF
  *     @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
  * @retval None
  */
void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8008094:	b480      	push	{r7}
 8008096:	b085      	sub	sp, #20
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
 800809c:	460b      	mov	r3, r1
 800809e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80080a0:	f04f 0300 	mov.w	r3, #0
 80080a4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	8b9b      	ldrh	r3, [r3, #28]
 80080aa:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4M);
 80080ac:	89fb      	ldrh	r3, [r7, #14]
 80080ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80080b2:	81fb      	strh	r3, [r7, #14]
  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 80080b4:	887b      	ldrh	r3, [r7, #2]
 80080b6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80080ba:	b29a      	uxth	r2, r3
 80080bc:	89fb      	ldrh	r3, [r7, #14]
 80080be:	4313      	orrs	r3, r2
 80080c0:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	89fa      	ldrh	r2, [r7, #14]
 80080c6:	839a      	strh	r2, [r3, #28]
}
 80080c8:	f107 0714 	add.w	r7, r7, #20
 80080cc:	46bd      	mov	sp, r7
 80080ce:	bc80      	pop	{r7}
 80080d0:	4770      	bx	lr
 80080d2:	bf00      	nop

080080d4 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80080d4:	b480      	push	{r7}
 80080d6:	b083      	sub	sp, #12
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
 80080dc:	460b      	mov	r3, r1
 80080de:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80080e0:	78fb      	ldrb	r3, [r7, #3]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d008      	beq.n	80080f8 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	881b      	ldrh	r3, [r3, #0]
 80080ea:	b29b      	uxth	r3, r3
 80080ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080f0:	b29a      	uxth	r2, r3
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	801a      	strh	r2, [r3, #0]
 80080f6:	e007      	b.n	8008108 <TIM_ARRPreloadConfig+0x34>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	881b      	ldrh	r3, [r3, #0]
 80080fc:	b29b      	uxth	r3, r3
 80080fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008102:	b29a      	uxth	r2, r3
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	801a      	strh	r2, [r3, #0]
  }
}
 8008108:	f107 070c 	add.w	r7, r7, #12
 800810c:	46bd      	mov	sp, r7
 800810e:	bc80      	pop	{r7}
 8008110:	4770      	bx	lr
 8008112:	bf00      	nop

08008114 <TIM_SelectCOM>:
  * @param  NewState: new state of the Commutation event.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8008114:	b480      	push	{r7}
 8008116:	b083      	sub	sp, #12
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	460b      	mov	r3, r1
 800811e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8008120:	78fb      	ldrb	r3, [r7, #3]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d008      	beq.n	8008138 <TIM_SelectCOM+0x24>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	889b      	ldrh	r3, [r3, #4]
 800812a:	b29b      	uxth	r3, r3
 800812c:	f043 0304 	orr.w	r3, r3, #4
 8008130:	b29a      	uxth	r2, r3
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	809a      	strh	r2, [r3, #4]
 8008136:	e007      	b.n	8008148 <TIM_SelectCOM+0x34>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	889b      	ldrh	r3, [r3, #4]
 800813c:	b29b      	uxth	r3, r3
 800813e:	f023 0304 	bic.w	r3, r3, #4
 8008142:	b29a      	uxth	r2, r3
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	809a      	strh	r2, [r3, #4]
  }
}
 8008148:	f107 070c 	add.w	r7, r7, #12
 800814c:	46bd      	mov	sp, r7
 800814e:	bc80      	pop	{r7}
 8008150:	4770      	bx	lr
 8008152:	bf00      	nop

08008154 <TIM_SelectCCDMA>:
  * @param  NewState: new state of the Capture Compare DMA source
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8008154:	b480      	push	{r7}
 8008156:	b083      	sub	sp, #12
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
 800815c:	460b      	mov	r3, r1
 800815e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8008160:	78fb      	ldrb	r3, [r7, #3]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d008      	beq.n	8008178 <TIM_SelectCCDMA+0x24>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	889b      	ldrh	r3, [r3, #4]
 800816a:	b29b      	uxth	r3, r3
 800816c:	f043 0308 	orr.w	r3, r3, #8
 8008170:	b29a      	uxth	r2, r3
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	809a      	strh	r2, [r3, #4]
 8008176:	e007      	b.n	8008188 <TIM_SelectCCDMA+0x34>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	889b      	ldrh	r3, [r3, #4]
 800817c:	b29b      	uxth	r3, r3
 800817e:	f023 0308 	bic.w	r3, r3, #8
 8008182:	b29a      	uxth	r2, r3
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	809a      	strh	r2, [r3, #4]
  }
}
 8008188:	f107 070c 	add.w	r7, r7, #12
 800818c:	46bd      	mov	sp, r7
 800818e:	bc80      	pop	{r7}
 8008190:	4770      	bx	lr
 8008192:	bf00      	nop

08008194 <TIM_CCPreloadControl>:
  * @param  NewState: new state of the Capture Compare Preload Control bit
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
 8008194:	b480      	push	{r7}
 8008196:	b083      	sub	sp, #12
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
 800819c:	460b      	mov	r3, r1
 800819e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80081a0:	78fb      	ldrb	r3, [r7, #3]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d008      	beq.n	80081b8 <TIM_CCPreloadControl+0x24>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	889b      	ldrh	r3, [r3, #4]
 80081aa:	b29b      	uxth	r3, r3
 80081ac:	f043 0301 	orr.w	r3, r3, #1
 80081b0:	b29a      	uxth	r2, r3
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	809a      	strh	r2, [r3, #4]
 80081b6:	e007      	b.n	80081c8 <TIM_CCPreloadControl+0x34>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	889b      	ldrh	r3, [r3, #4]
 80081bc:	b29b      	uxth	r3, r3
 80081be:	f023 0301 	bic.w	r3, r3, #1
 80081c2:	b29a      	uxth	r2, r3
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	809a      	strh	r2, [r3, #4]
  }
}
 80081c8:	f107 070c 	add.w	r7, r7, #12
 80081cc:	46bd      	mov	sp, r7
 80081ce:	bc80      	pop	{r7}
 80081d0:	4770      	bx	lr
 80081d2:	bf00      	nop

080081d4 <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 80081d4:	b480      	push	{r7}
 80081d6:	b085      	sub	sp, #20
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
 80081dc:	460b      	mov	r3, r1
 80081de:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80081e0:	f04f 0300 	mov.w	r3, #0
 80081e4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	8b1b      	ldrh	r3, [r3, #24]
 80081ea:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 80081ec:	89fb      	ldrh	r3, [r7, #14]
 80081ee:	f023 0308 	bic.w	r3, r3, #8
 80081f2:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 80081f4:	89fa      	ldrh	r2, [r7, #14]
 80081f6:	887b      	ldrh	r3, [r7, #2]
 80081f8:	4313      	orrs	r3, r2
 80081fa:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	89fa      	ldrh	r2, [r7, #14]
 8008200:	831a      	strh	r2, [r3, #24]
}
 8008202:	f107 0714 	add.w	r7, r7, #20
 8008206:	46bd      	mov	sp, r7
 8008208:	bc80      	pop	{r7}
 800820a:	4770      	bx	lr

0800820c <TIM_OC2PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800820c:	b480      	push	{r7}
 800820e:	b085      	sub	sp, #20
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
 8008214:	460b      	mov	r3, r1
 8008216:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8008218:	f04f 0300 	mov.w	r3, #0
 800821c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr1 = TIMx->CCMR1;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	8b1b      	ldrh	r3, [r3, #24]
 8008222:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 8008224:	89fb      	ldrh	r3, [r7, #14]
 8008226:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800822a:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 800822c:	887b      	ldrh	r3, [r7, #2]
 800822e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008232:	b29a      	uxth	r2, r3
 8008234:	89fb      	ldrh	r3, [r7, #14]
 8008236:	4313      	orrs	r3, r2
 8008238:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	89fa      	ldrh	r2, [r7, #14]
 800823e:	831a      	strh	r2, [r3, #24]
}
 8008240:	f107 0714 	add.w	r7, r7, #20
 8008244:	46bd      	mov	sp, r7
 8008246:	bc80      	pop	{r7}
 8008248:	4770      	bx	lr
 800824a:	bf00      	nop

0800824c <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800824c:	b480      	push	{r7}
 800824e:	b085      	sub	sp, #20
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
 8008254:	460b      	mov	r3, r1
 8008256:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8008258:	f04f 0300 	mov.w	r3, #0
 800825c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	8b9b      	ldrh	r3, [r3, #28]
 8008262:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 8008264:	89fb      	ldrh	r3, [r7, #14]
 8008266:	f023 0308 	bic.w	r3, r3, #8
 800826a:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 800826c:	89fa      	ldrh	r2, [r7, #14]
 800826e:	887b      	ldrh	r3, [r7, #2]
 8008270:	4313      	orrs	r3, r2
 8008272:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	89fa      	ldrh	r2, [r7, #14]
 8008278:	839a      	strh	r2, [r3, #28]
}
 800827a:	f107 0714 	add.w	r7, r7, #20
 800827e:	46bd      	mov	sp, r7
 8008280:	bc80      	pop	{r7}
 8008282:	4770      	bx	lr

08008284 <TIM_OC4PreloadConfig>:
  *     @arg TIM_OCPreload_Enable
  *     @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8008284:	b480      	push	{r7}
 8008286:	b085      	sub	sp, #20
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
 800828c:	460b      	mov	r3, r1
 800828e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8008290:	f04f 0300 	mov.w	r3, #0
 8008294:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  tmpccmr2 = TIMx->CCMR2;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	8b9b      	ldrh	r3, [r3, #28]
 800829a:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 800829c:	89fb      	ldrh	r3, [r7, #14]
 800829e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80082a2:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 80082a4:	887b      	ldrh	r3, [r7, #2]
 80082a6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80082aa:	b29a      	uxth	r2, r3
 80082ac:	89fb      	ldrh	r3, [r7, #14]
 80082ae:	4313      	orrs	r3, r2
 80082b0:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	89fa      	ldrh	r2, [r7, #14]
 80082b6:	839a      	strh	r2, [r3, #28]
}
 80082b8:	f107 0714 	add.w	r7, r7, #20
 80082bc:	46bd      	mov	sp, r7
 80082be:	bc80      	pop	{r7}
 80082c0:	4770      	bx	lr
 80082c2:	bf00      	nop

080082c4 <TIM_OC1FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b085      	sub	sp, #20
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
 80082cc:	460b      	mov	r3, r1
 80082ce:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80082d0:	f04f 0300 	mov.w	r3, #0
 80082d4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	8b1b      	ldrh	r3, [r3, #24]
 80082da:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1FE);
 80082dc:	89fb      	ldrh	r3, [r7, #14]
 80082de:	f023 0304 	bic.w	r3, r3, #4
 80082e2:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 80082e4:	89fa      	ldrh	r2, [r7, #14]
 80082e6:	887b      	ldrh	r3, [r7, #2]
 80082e8:	4313      	orrs	r3, r2
 80082ea:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	89fa      	ldrh	r2, [r7, #14]
 80082f0:	831a      	strh	r2, [r3, #24]
}
 80082f2:	f107 0714 	add.w	r7, r7, #20
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bc80      	pop	{r7}
 80082fa:	4770      	bx	lr

080082fc <TIM_OC2FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 80082fc:	b480      	push	{r7}
 80082fe:	b085      	sub	sp, #20
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
 8008304:	460b      	mov	r3, r1
 8008306:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8008308:	f04f 0300 	mov.w	r3, #0
 800830c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	8b1b      	ldrh	r3, [r3, #24]
 8008312:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2FE);
 8008314:	89fb      	ldrh	r3, [r7, #14]
 8008316:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800831a:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 800831c:	887b      	ldrh	r3, [r7, #2]
 800831e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008322:	b29a      	uxth	r2, r3
 8008324:	89fb      	ldrh	r3, [r7, #14]
 8008326:	4313      	orrs	r3, r2
 8008328:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	89fa      	ldrh	r2, [r7, #14]
 800832e:	831a      	strh	r2, [r3, #24]
}
 8008330:	f107 0714 	add.w	r7, r7, #20
 8008334:	46bd      	mov	sp, r7
 8008336:	bc80      	pop	{r7}
 8008338:	4770      	bx	lr
 800833a:	bf00      	nop

0800833c <TIM_OC3FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 800833c:	b480      	push	{r7}
 800833e:	b085      	sub	sp, #20
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	460b      	mov	r3, r1
 8008346:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8008348:	f04f 0300 	mov.w	r3, #0
 800834c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	8b9b      	ldrh	r3, [r3, #28]
 8008352:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3FE);
 8008354:	89fb      	ldrh	r3, [r7, #14]
 8008356:	f023 0304 	bic.w	r3, r3, #4
 800835a:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 800835c:	89fa      	ldrh	r2, [r7, #14]
 800835e:	887b      	ldrh	r3, [r7, #2]
 8008360:	4313      	orrs	r3, r2
 8008362:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	89fa      	ldrh	r2, [r7, #14]
 8008368:	839a      	strh	r2, [r3, #28]
}
 800836a:	f107 0714 	add.w	r7, r7, #20
 800836e:	46bd      	mov	sp, r7
 8008370:	bc80      	pop	{r7}
 8008372:	4770      	bx	lr

08008374 <TIM_OC4FastConfig>:
  *     @arg TIM_OCFast_Enable: TIM output compare fast enable
  *     @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8008374:	b480      	push	{r7}
 8008376:	b085      	sub	sp, #20
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
 800837c:	460b      	mov	r3, r1
 800837e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8008380:	f04f 0300 	mov.w	r3, #0
 8008384:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	8b9b      	ldrh	r3, [r3, #28]
 800838a:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4FE);
 800838c:	89fb      	ldrh	r3, [r7, #14]
 800838e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008392:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 8008394:	887b      	ldrh	r3, [r7, #2]
 8008396:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800839a:	b29a      	uxth	r2, r3
 800839c:	89fb      	ldrh	r3, [r7, #14]
 800839e:	4313      	orrs	r3, r2
 80083a0:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	89fa      	ldrh	r2, [r7, #14]
 80083a6:	839a      	strh	r2, [r3, #28]
}
 80083a8:	f107 0714 	add.w	r7, r7, #20
 80083ac:	46bd      	mov	sp, r7
 80083ae:	bc80      	pop	{r7}
 80083b0:	4770      	bx	lr
 80083b2:	bf00      	nop

080083b4 <TIM_ClearOC1Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b085      	sub	sp, #20
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
 80083bc:	460b      	mov	r3, r1
 80083be:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80083c0:	f04f 0300 	mov.w	r3, #0
 80083c4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	8b1b      	ldrh	r3, [r3, #24]
 80083ca:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1CE);
 80083cc:	89fb      	ldrh	r3, [r7, #14]
 80083ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80083d2:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 80083d4:	89fa      	ldrh	r2, [r7, #14]
 80083d6:	887b      	ldrh	r3, [r7, #2]
 80083d8:	4313      	orrs	r3, r2
 80083da:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	89fa      	ldrh	r2, [r7, #14]
 80083e0:	831a      	strh	r2, [r3, #24]
}
 80083e2:	f107 0714 	add.w	r7, r7, #20
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bc80      	pop	{r7}
 80083ea:	4770      	bx	lr

080083ec <TIM_ClearOC2Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b085      	sub	sp, #20
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
 80083f4:	460b      	mov	r3, r1
 80083f6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80083f8:	f04f 0300 	mov.w	r3, #0
 80083fc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr1 = TIMx->CCMR1;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	8b1b      	ldrh	r3, [r3, #24]
 8008402:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2CE);
 8008404:	89fb      	ldrh	r3, [r7, #14]
 8008406:	ea4f 4343 	mov.w	r3, r3, lsl #17
 800840a:	ea4f 4353 	mov.w	r3, r3, lsr #17
 800840e:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 8008410:	887b      	ldrh	r3, [r7, #2]
 8008412:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008416:	b29a      	uxth	r2, r3
 8008418:	89fb      	ldrh	r3, [r7, #14]
 800841a:	4313      	orrs	r3, r2
 800841c:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	89fa      	ldrh	r2, [r7, #14]
 8008422:	831a      	strh	r2, [r3, #24]
}
 8008424:	f107 0714 	add.w	r7, r7, #20
 8008428:	46bd      	mov	sp, r7
 800842a:	bc80      	pop	{r7}
 800842c:	4770      	bx	lr
 800842e:	bf00      	nop

08008430 <TIM_ClearOC3Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8008430:	b480      	push	{r7}
 8008432:	b085      	sub	sp, #20
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
 8008438:	460b      	mov	r3, r1
 800843a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 800843c:	f04f 0300 	mov.w	r3, #0
 8008440:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	8b9b      	ldrh	r3, [r3, #28]
 8008446:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3CE);
 8008448:	89fb      	ldrh	r3, [r7, #14]
 800844a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800844e:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8008450:	89fa      	ldrh	r2, [r7, #14]
 8008452:	887b      	ldrh	r3, [r7, #2]
 8008454:	4313      	orrs	r3, r2
 8008456:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	89fa      	ldrh	r2, [r7, #14]
 800845c:	839a      	strh	r2, [r3, #28]
}
 800845e:	f107 0714 	add.w	r7, r7, #20
 8008462:	46bd      	mov	sp, r7
 8008464:	bc80      	pop	{r7}
 8008466:	4770      	bx	lr

08008468 <TIM_ClearOC4Ref>:
  *     @arg TIM_OCClear_Enable: TIM Output clear enable
  *     @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8008468:	b480      	push	{r7}
 800846a:	b085      	sub	sp, #20
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
 8008470:	460b      	mov	r3, r1
 8008472:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8008474:	f04f 0300 	mov.w	r3, #0
 8008478:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
  tmpccmr2 = TIMx->CCMR2;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	8b9b      	ldrh	r3, [r3, #28]
 800847e:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4CE);
 8008480:	89fb      	ldrh	r3, [r7, #14]
 8008482:	ea4f 4343 	mov.w	r3, r3, lsl #17
 8008486:	ea4f 4353 	mov.w	r3, r3, lsr #17
 800848a:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 800848c:	887b      	ldrh	r3, [r7, #2]
 800848e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008492:	b29a      	uxth	r2, r3
 8008494:	89fb      	ldrh	r3, [r7, #14]
 8008496:	4313      	orrs	r3, r2
 8008498:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	89fa      	ldrh	r2, [r7, #14]
 800849e:	839a      	strh	r2, [r3, #28]
}
 80084a0:	f107 0714 	add.w	r7, r7, #20
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bc80      	pop	{r7}
 80084a8:	4770      	bx	lr
 80084aa:	bf00      	nop

080084ac <TIM_OC1PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 80084ac:	b480      	push	{r7}
 80084ae:	b085      	sub	sp, #20
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
 80084b4:	460b      	mov	r3, r1
 80084b6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 80084b8:	f04f 0300 	mov.w	r3, #0
 80084bc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	8c1b      	ldrh	r3, [r3, #32]
 80084c2:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1P);
 80084c4:	89fb      	ldrh	r3, [r7, #14]
 80084c6:	f023 0302 	bic.w	r3, r3, #2
 80084ca:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCPolarity;
 80084cc:	89fa      	ldrh	r2, [r7, #14]
 80084ce:	887b      	ldrh	r3, [r7, #2]
 80084d0:	4313      	orrs	r3, r2
 80084d2:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	89fa      	ldrh	r2, [r7, #14]
 80084d8:	841a      	strh	r2, [r3, #32]
}
 80084da:	f107 0714 	add.w	r7, r7, #20
 80084de:	46bd      	mov	sp, r7
 80084e0:	bc80      	pop	{r7}
 80084e2:	4770      	bx	lr

080084e4 <TIM_OC1NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 80084e4:	b480      	push	{r7}
 80084e6:	b085      	sub	sp, #20
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
 80084ec:	460b      	mov	r3, r1
 80084ee:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 80084f0:	f04f 0300 	mov.w	r3, #0
 80084f4:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	8c1b      	ldrh	r3, [r3, #32]
 80084fa:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1NP);
 80084fc:	89fb      	ldrh	r3, [r7, #14]
 80084fe:	f023 0308 	bic.w	r3, r3, #8
 8008502:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCNPolarity;
 8008504:	89fa      	ldrh	r2, [r7, #14]
 8008506:	887b      	ldrh	r3, [r7, #2]
 8008508:	4313      	orrs	r3, r2
 800850a:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	89fa      	ldrh	r2, [r7, #14]
 8008510:	841a      	strh	r2, [r3, #32]
}
 8008512:	f107 0714 	add.w	r7, r7, #20
 8008516:	46bd      	mov	sp, r7
 8008518:	bc80      	pop	{r7}
 800851a:	4770      	bx	lr

0800851c <TIM_OC2PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 800851c:	b480      	push	{r7}
 800851e:	b085      	sub	sp, #20
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
 8008524:	460b      	mov	r3, r1
 8008526:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8008528:	f04f 0300 	mov.w	r3, #0
 800852c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	8c1b      	ldrh	r3, [r3, #32]
 8008532:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2P);
 8008534:	89fb      	ldrh	r3, [r7, #14]
 8008536:	f023 0320 	bic.w	r3, r3, #32
 800853a:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 800853c:	887b      	ldrh	r3, [r7, #2]
 800853e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8008542:	b29a      	uxth	r2, r3
 8008544:	89fb      	ldrh	r3, [r7, #14]
 8008546:	4313      	orrs	r3, r2
 8008548:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	89fa      	ldrh	r2, [r7, #14]
 800854e:	841a      	strh	r2, [r3, #32]
}
 8008550:	f107 0714 	add.w	r7, r7, #20
 8008554:	46bd      	mov	sp, r7
 8008556:	bc80      	pop	{r7}
 8008558:	4770      	bx	lr
 800855a:	bf00      	nop

0800855c <TIM_OC2NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 800855c:	b480      	push	{r7}
 800855e:	b085      	sub	sp, #20
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
 8008564:	460b      	mov	r3, r1
 8008566:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8008568:	f04f 0300 	mov.w	r3, #0
 800856c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	8c1b      	ldrh	r3, [r3, #32]
 8008572:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2NP);
 8008574:	89fb      	ldrh	r3, [r7, #14]
 8008576:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800857a:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 800857c:	887b      	ldrh	r3, [r7, #2]
 800857e:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8008582:	b29a      	uxth	r2, r3
 8008584:	89fb      	ldrh	r3, [r7, #14]
 8008586:	4313      	orrs	r3, r2
 8008588:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	89fa      	ldrh	r2, [r7, #14]
 800858e:	841a      	strh	r2, [r3, #32]
}
 8008590:	f107 0714 	add.w	r7, r7, #20
 8008594:	46bd      	mov	sp, r7
 8008596:	bc80      	pop	{r7}
 8008598:	4770      	bx	lr
 800859a:	bf00      	nop

0800859c <TIM_OC3PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 800859c:	b480      	push	{r7}
 800859e:	b085      	sub	sp, #20
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
 80085a4:	460b      	mov	r3, r1
 80085a6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 80085a8:	f04f 0300 	mov.w	r3, #0
 80085ac:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	8c1b      	ldrh	r3, [r3, #32]
 80085b2:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3P);
 80085b4:	89fb      	ldrh	r3, [r7, #14]
 80085b6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80085ba:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 80085bc:	887b      	ldrh	r3, [r7, #2]
 80085be:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80085c2:	b29a      	uxth	r2, r3
 80085c4:	89fb      	ldrh	r3, [r7, #14]
 80085c6:	4313      	orrs	r3, r2
 80085c8:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	89fa      	ldrh	r2, [r7, #14]
 80085ce:	841a      	strh	r2, [r3, #32]
}
 80085d0:	f107 0714 	add.w	r7, r7, #20
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bc80      	pop	{r7}
 80085d8:	4770      	bx	lr
 80085da:	bf00      	nop

080085dc <TIM_OC3NPolarityConfig>:
  *     @arg TIM_OCNPolarity_High: Output Compare active high
  *     @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 80085dc:	b480      	push	{r7}
 80085de:	b085      	sub	sp, #20
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
 80085e4:	460b      	mov	r3, r1
 80085e6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 80085e8:	f04f 0300 	mov.w	r3, #0
 80085ec:	81fb      	strh	r3, [r7, #14]
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	8c1b      	ldrh	r3, [r3, #32]
 80085f2:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3NP);
 80085f4:	89fb      	ldrh	r3, [r7, #14]
 80085f6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80085fa:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 80085fc:	887b      	ldrh	r3, [r7, #2]
 80085fe:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008602:	b29a      	uxth	r2, r3
 8008604:	89fb      	ldrh	r3, [r7, #14]
 8008606:	4313      	orrs	r3, r2
 8008608:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	89fa      	ldrh	r2, [r7, #14]
 800860e:	841a      	strh	r2, [r3, #32]
}
 8008610:	f107 0714 	add.w	r7, r7, #20
 8008614:	46bd      	mov	sp, r7
 8008616:	bc80      	pop	{r7}
 8008618:	4770      	bx	lr
 800861a:	bf00      	nop

0800861c <TIM_OC4PolarityConfig>:
  *     @arg TIM_OCPolarity_High: Output Compare active high
  *     @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 800861c:	b480      	push	{r7}
 800861e:	b085      	sub	sp, #20
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
 8008624:	460b      	mov	r3, r1
 8008626:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8008628:	f04f 0300 	mov.w	r3, #0
 800862c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
  tmpccer = TIMx->CCER;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	8c1b      	ldrh	r3, [r3, #32]
 8008632:	81fb      	strh	r3, [r7, #14]
  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC4P);
 8008634:	89fb      	ldrh	r3, [r7, #14]
 8008636:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800863a:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 800863c:	887b      	ldrh	r3, [r7, #2]
 800863e:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008642:	b29a      	uxth	r2, r3
 8008644:	89fb      	ldrh	r3, [r7, #14]
 8008646:	4313      	orrs	r3, r2
 8008648:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	89fa      	ldrh	r2, [r7, #14]
 800864e:	841a      	strh	r2, [r3, #32]
}
 8008650:	f107 0714 	add.w	r7, r7, #20
 8008654:	46bd      	mov	sp, r7
 8008656:	bc80      	pop	{r7}
 8008658:	4770      	bx	lr
 800865a:	bf00      	nop

0800865c <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 800865c:	b480      	push	{r7}
 800865e:	b085      	sub	sp, #20
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
 8008664:	4613      	mov	r3, r2
 8008666:	460a      	mov	r2, r1
 8008668:	807a      	strh	r2, [r7, #2]
 800866a:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 800866c:	f04f 0300 	mov.w	r3, #0
 8008670:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_Set << TIM_Channel;
 8008672:	887b      	ldrh	r3, [r7, #2]
 8008674:	f04f 0201 	mov.w	r2, #1
 8008678:	fa02 f303 	lsl.w	r3, r2, r3
 800867c:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	8c1b      	ldrh	r3, [r3, #32]
 8008682:	b29a      	uxth	r2, r3
 8008684:	89fb      	ldrh	r3, [r7, #14]
 8008686:	ea6f 0303 	mvn.w	r3, r3
 800868a:	b29b      	uxth	r3, r3
 800868c:	4013      	ands	r3, r2
 800868e:	b29a      	uxth	r2, r3
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	8c1b      	ldrh	r3, [r3, #32]
 8008698:	b29a      	uxth	r2, r3
 800869a:	8839      	ldrh	r1, [r7, #0]
 800869c:	887b      	ldrh	r3, [r7, #2]
 800869e:	fa01 f303 	lsl.w	r3, r1, r3
 80086a2:	b29b      	uxth	r3, r3
 80086a4:	4313      	orrs	r3, r2
 80086a6:	b29a      	uxth	r2, r3
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	841a      	strh	r2, [r3, #32]
}
 80086ac:	f107 0714 	add.w	r7, r7, #20
 80086b0:	46bd      	mov	sp, r7
 80086b2:	bc80      	pop	{r7}
 80086b4:	4770      	bx	lr
 80086b6:	bf00      	nop

080086b8 <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
 80086b8:	b480      	push	{r7}
 80086ba:	b085      	sub	sp, #20
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
 80086c0:	4613      	mov	r3, r2
 80086c2:	460a      	mov	r2, r1
 80086c4:	807a      	strh	r2, [r7, #2]
 80086c6:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 80086c8:	f04f 0300 	mov.w	r3, #0
 80086cc:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_Set << TIM_Channel;
 80086ce:	887b      	ldrh	r3, [r7, #2]
 80086d0:	f04f 0204 	mov.w	r2, #4
 80086d4:	fa02 f303 	lsl.w	r3, r2, r3
 80086d8:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	8c1b      	ldrh	r3, [r3, #32]
 80086de:	b29a      	uxth	r2, r3
 80086e0:	89fb      	ldrh	r3, [r7, #14]
 80086e2:	ea6f 0303 	mvn.w	r3, r3
 80086e6:	b29b      	uxth	r3, r3
 80086e8:	4013      	ands	r3, r2
 80086ea:	b29a      	uxth	r2, r3
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	8c1b      	ldrh	r3, [r3, #32]
 80086f4:	b29a      	uxth	r2, r3
 80086f6:	8839      	ldrh	r1, [r7, #0]
 80086f8:	887b      	ldrh	r3, [r7, #2]
 80086fa:	fa01 f303 	lsl.w	r3, r1, r3
 80086fe:	b29b      	uxth	r3, r3
 8008700:	4313      	orrs	r3, r2
 8008702:	b29a      	uxth	r2, r3
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	841a      	strh	r2, [r3, #32]
}
 8008708:	f107 0714 	add.w	r7, r7, #20
 800870c:	46bd      	mov	sp, r7
 800870e:	bc80      	pop	{r7}
 8008710:	4770      	bx	lr
 8008712:	bf00      	nop

08008714 <TIM_SelectOCxM>:
  *     @arg TIM_ForcedAction_Active
  *     @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 8008714:	b480      	push	{r7}
 8008716:	b085      	sub	sp, #20
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
 800871c:	4613      	mov	r3, r2
 800871e:	460a      	mov	r2, r1
 8008720:	807a      	strh	r2, [r7, #2]
 8008722:	803b      	strh	r3, [r7, #0]
  uint32_t tmp = 0;
 8008724:	f04f 0300 	mov.w	r3, #0
 8008728:	60fb      	str	r3, [r7, #12]
  uint16_t tmp1 = 0;
 800872a:	f04f 0300 	mov.w	r3, #0
 800872e:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	60fb      	str	r3, [r7, #12]
  tmp += CCMR_Offset;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f103 0318 	add.w	r3, r3, #24
 800873a:	60fb      	str	r3, [r7, #12]

  tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;
 800873c:	887b      	ldrh	r3, [r7, #2]
 800873e:	f04f 0201 	mov.w	r2, #1
 8008742:	fa02 f303 	lsl.w	r3, r2, r3
 8008746:	817b      	strh	r3, [r7, #10]

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	8c1b      	ldrh	r3, [r3, #32]
 800874c:	b29a      	uxth	r2, r3
 800874e:	897b      	ldrh	r3, [r7, #10]
 8008750:	ea6f 0303 	mvn.w	r3, r3
 8008754:	b29b      	uxth	r3, r3
 8008756:	4013      	ands	r3, r2
 8008758:	b29a      	uxth	r2, r3
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	841a      	strh	r2, [r3, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 800875e:	887b      	ldrh	r3, [r7, #2]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d002      	beq.n	800876a <TIM_SelectOCxM+0x56>
 8008764:	887b      	ldrh	r3, [r7, #2]
 8008766:	2b08      	cmp	r3, #8
 8008768:	d113      	bne.n	8008792 <TIM_SelectOCxM+0x7e>
  {
    tmp += (TIM_Channel>>1);
 800876a:	887b      	ldrh	r3, [r7, #2]
 800876c:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8008770:	b29b      	uxth	r3, r3
 8008772:	68fa      	ldr	r2, [r7, #12]
 8008774:	18d3      	adds	r3, r2, r3
 8008776:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC1M);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	68fa      	ldr	r2, [r7, #12]
 800877c:	6812      	ldr	r2, [r2, #0]
 800877e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008782:	601a      	str	r2, [r3, #0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	68fa      	ldr	r2, [r7, #12]
 8008788:	6811      	ldr	r1, [r2, #0]
 800878a:	883a      	ldrh	r2, [r7, #0]
 800878c:	430a      	orrs	r2, r1
 800878e:	601a      	str	r2, [r3, #0]
 8008790:	e018      	b.n	80087c4 <TIM_SelectOCxM+0xb0>
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 8008792:	887b      	ldrh	r3, [r7, #2]
 8008794:	f1a3 0304 	sub.w	r3, r3, #4
 8008798:	b29b      	uxth	r3, r3
 800879a:	ea4f 0353 	mov.w	r3, r3, lsr #1
 800879e:	b29b      	uxth	r3, r3
 80087a0:	68fa      	ldr	r2, [r7, #12]
 80087a2:	18d3      	adds	r3, r2, r3
 80087a4:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	68fa      	ldr	r2, [r7, #12]
 80087aa:	6812      	ldr	r2, [r2, #0]
 80087ac:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80087b0:	601a      	str	r2, [r3, #0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	68fa      	ldr	r2, [r7, #12]
 80087b6:	6811      	ldr	r1, [r2, #0]
 80087b8:	883a      	ldrh	r2, [r7, #0]
 80087ba:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80087be:	b292      	uxth	r2, r2
 80087c0:	430a      	orrs	r2, r1
 80087c2:	601a      	str	r2, [r3, #0]
  }
}
 80087c4:	f107 0714 	add.w	r7, r7, #20
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bc80      	pop	{r7}
 80087cc:	4770      	bx	lr
 80087ce:	bf00      	nop

080087d0 <TIM_UpdateDisableConfig>:
  * @param  NewState: new state of the TIMx UDIS bit
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80087d0:	b480      	push	{r7}
 80087d2:	b083      	sub	sp, #12
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
 80087d8:	460b      	mov	r3, r1
 80087da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80087dc:	78fb      	ldrb	r3, [r7, #3]
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d008      	beq.n	80087f4 <TIM_UpdateDisableConfig+0x24>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	881b      	ldrh	r3, [r3, #0]
 80087e6:	b29b      	uxth	r3, r3
 80087e8:	f043 0302 	orr.w	r3, r3, #2
 80087ec:	b29a      	uxth	r2, r3
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	801a      	strh	r2, [r3, #0]
 80087f2:	e007      	b.n	8008804 <TIM_UpdateDisableConfig+0x34>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	881b      	ldrh	r3, [r3, #0]
 80087f8:	b29b      	uxth	r3, r3
 80087fa:	f023 0302 	bic.w	r3, r3, #2
 80087fe:	b29a      	uxth	r2, r3
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	801a      	strh	r2, [r3, #0]
  }
}
 8008804:	f107 070c 	add.w	r7, r7, #12
 8008808:	46bd      	mov	sp, r7
 800880a:	bc80      	pop	{r7}
 800880c:	4770      	bx	lr
 800880e:	bf00      	nop

08008810 <TIM_UpdateRequestConfig>:
                                       through the slave mode controller.
  *     @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
  * @retval None
  */
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
 8008810:	b480      	push	{r7}
 8008812:	b083      	sub	sp, #12
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
 8008818:	460b      	mov	r3, r1
 800881a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 800881c:	887b      	ldrh	r3, [r7, #2]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d008      	beq.n	8008834 <TIM_UpdateRequestConfig+0x24>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	881b      	ldrh	r3, [r3, #0]
 8008826:	b29b      	uxth	r3, r3
 8008828:	f043 0304 	orr.w	r3, r3, #4
 800882c:	b29a      	uxth	r2, r3
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	801a      	strh	r2, [r3, #0]
 8008832:	e007      	b.n	8008844 <TIM_UpdateRequestConfig+0x34>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	881b      	ldrh	r3, [r3, #0]
 8008838:	b29b      	uxth	r3, r3
 800883a:	f023 0304 	bic.w	r3, r3, #4
 800883e:	b29a      	uxth	r2, r3
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	801a      	strh	r2, [r3, #0]
  }
}
 8008844:	f107 070c 	add.w	r7, r7, #12
 8008848:	46bd      	mov	sp, r7
 800884a:	bc80      	pop	{r7}
 800884c:	4770      	bx	lr
 800884e:	bf00      	nop

08008850 <TIM_SelectHallSensor>:
  * @param  NewState: new state of the TIMx Hall sensor interface.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8008850:	b480      	push	{r7}
 8008852:	b083      	sub	sp, #12
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
 8008858:	460b      	mov	r3, r1
 800885a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800885c:	78fb      	ldrb	r3, [r7, #3]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d008      	beq.n	8008874 <TIM_SelectHallSensor+0x24>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	889b      	ldrh	r3, [r3, #4]
 8008866:	b29b      	uxth	r3, r3
 8008868:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800886c:	b29a      	uxth	r2, r3
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	809a      	strh	r2, [r3, #4]
 8008872:	e007      	b.n	8008884 <TIM_SelectHallSensor+0x34>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	889b      	ldrh	r3, [r3, #4]
 8008878:	b29b      	uxth	r3, r3
 800887a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800887e:	b29a      	uxth	r2, r3
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	809a      	strh	r2, [r3, #4]
  }
}
 8008884:	f107 070c 	add.w	r7, r7, #12
 8008888:	46bd      	mov	sp, r7
 800888a:	bc80      	pop	{r7}
 800888c:	4770      	bx	lr
 800888e:	bf00      	nop

08008890 <TIM_SelectOnePulseMode>:
  *     @arg TIM_OPMode_Single
  *     @arg TIM_OPMode_Repetitive
  * @retval None
  */
void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
{
 8008890:	b480      	push	{r7}
 8008892:	b083      	sub	sp, #12
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
 8008898:	460b      	mov	r3, r1
 800889a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_OPM);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	881b      	ldrh	r3, [r3, #0]
 80088a0:	b29b      	uxth	r3, r3
 80088a2:	f023 0308 	bic.w	r3, r3, #8
 80088a6:	b29a      	uxth	r2, r3
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	801a      	strh	r2, [r3, #0]
  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	881b      	ldrh	r3, [r3, #0]
 80088b0:	b29a      	uxth	r2, r3
 80088b2:	887b      	ldrh	r3, [r7, #2]
 80088b4:	4313      	orrs	r3, r2
 80088b6:	b29a      	uxth	r2, r3
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	801a      	strh	r2, [r3, #0]
}
 80088bc:	f107 070c 	add.w	r7, r7, #12
 80088c0:	46bd      	mov	sp, r7
 80088c2:	bc80      	pop	{r7}
 80088c4:	4770      	bx	lr
 80088c6:	bf00      	nop

080088c8 <TIM_SelectOutputTrigger>:
  *     @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO).
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 80088c8:	b480      	push	{r7}
 80088ca:	b083      	sub	sp, #12
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
 80088d0:	460b      	mov	r3, r1
 80088d2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST7_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	889b      	ldrh	r3, [r3, #4]
 80088d8:	b29b      	uxth	r3, r3
 80088da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088de:	b29a      	uxth	r2, r3
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	889b      	ldrh	r3, [r3, #4]
 80088e8:	b29a      	uxth	r2, r3
 80088ea:	887b      	ldrh	r3, [r7, #2]
 80088ec:	4313      	orrs	r3, r2
 80088ee:	b29a      	uxth	r2, r3
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	809a      	strh	r2, [r3, #4]
}
 80088f4:	f107 070c 	add.w	r7, r7, #12
 80088f8:	46bd      	mov	sp, r7
 80088fa:	bc80      	pop	{r7}
 80088fc:	4770      	bx	lr
 80088fe:	bf00      	nop

08008900 <TIM_SelectSlaveMode>:
  *     @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI.
  *     @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter.
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
{
 8008900:	b480      	push	{r7}
 8008902:	b083      	sub	sp, #12
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
 8008908:	460b      	mov	r3, r1
 800890a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
 /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	891b      	ldrh	r3, [r3, #8]
 8008910:	b29b      	uxth	r3, r3
 8008912:	f023 0307 	bic.w	r3, r3, #7
 8008916:	b29a      	uxth	r2, r3
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	811a      	strh	r2, [r3, #8]
  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	891b      	ldrh	r3, [r3, #8]
 8008920:	b29a      	uxth	r2, r3
 8008922:	887b      	ldrh	r3, [r7, #2]
 8008924:	4313      	orrs	r3, r2
 8008926:	b29a      	uxth	r2, r3
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	811a      	strh	r2, [r3, #8]
}
 800892c:	f107 070c 	add.w	r7, r7, #12
 8008930:	46bd      	mov	sp, r7
 8008932:	bc80      	pop	{r7}
 8008934:	4770      	bx	lr
 8008936:	bf00      	nop

08008938 <TIM_SelectMasterSlaveMode>:
  *                                      and its slaves (through TRGO).
  *     @arg TIM_MasterSlaveMode_Disable: No action
  * @retval None
  */
void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
{
 8008938:	b480      	push	{r7}
 800893a:	b083      	sub	sp, #12
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
 8008940:	460b      	mov	r3, r1
 8008942:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	891b      	ldrh	r3, [r3, #8]
 8008948:	b29b      	uxth	r3, r3
 800894a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800894e:	b29a      	uxth	r2, r3
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	811a      	strh	r2, [r3, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	891b      	ldrh	r3, [r3, #8]
 8008958:	b29a      	uxth	r2, r3
 800895a:	887b      	ldrh	r3, [r7, #2]
 800895c:	4313      	orrs	r3, r2
 800895e:	b29a      	uxth	r2, r3
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	811a      	strh	r2, [r3, #8]
}
 8008964:	f107 070c 	add.w	r7, r7, #12
 8008968:	46bd      	mov	sp, r7
 800896a:	bc80      	pop	{r7}
 800896c:	4770      	bx	lr
 800896e:	bf00      	nop

08008970 <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
{
 8008970:	b480      	push	{r7}
 8008972:	b083      	sub	sp, #12
 8008974:	af00      	add	r7, sp, #0
 8008976:	6078      	str	r0, [r7, #4]
 8008978:	460b      	mov	r3, r1
 800897a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	887a      	ldrh	r2, [r7, #2]
 8008980:	849a      	strh	r2, [r3, #36]	; 0x24
}
 8008982:	f107 070c 	add.w	r7, r7, #12
 8008986:	46bd      	mov	sp, r7
 8008988:	bc80      	pop	{r7}
 800898a:	4770      	bx	lr

0800898c <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
{
 800898c:	b480      	push	{r7}
 800898e:	b083      	sub	sp, #12
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
 8008994:	460b      	mov	r3, r1
 8008996:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	887a      	ldrh	r2, [r7, #2]
 800899c:	859a      	strh	r2, [r3, #44]	; 0x2c
}
 800899e:	f107 070c 	add.w	r7, r7, #12
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bc80      	pop	{r7}
 80089a6:	4770      	bx	lr

080089a8 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b083      	sub	sp, #12
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
 80089b0:	460b      	mov	r3, r1
 80089b2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	887a      	ldrh	r2, [r7, #2]
 80089b8:	869a      	strh	r2, [r3, #52]	; 0x34
}
 80089ba:	f107 070c 	add.w	r7, r7, #12
 80089be:	46bd      	mov	sp, r7
 80089c0:	bc80      	pop	{r7}
 80089c2:	4770      	bx	lr

080089c4 <TIM_SetCompare2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
{
 80089c4:	b480      	push	{r7}
 80089c6:	b083      	sub	sp, #12
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
 80089cc:	460b      	mov	r3, r1
 80089ce:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	887a      	ldrh	r2, [r7, #2]
 80089d4:	871a      	strh	r2, [r3, #56]	; 0x38
}
 80089d6:	f107 070c 	add.w	r7, r7, #12
 80089da:	46bd      	mov	sp, r7
 80089dc:	bc80      	pop	{r7}
 80089de:	4770      	bx	lr

080089e0 <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
{
 80089e0:	b480      	push	{r7}
 80089e2:	b083      	sub	sp, #12
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
 80089e8:	460b      	mov	r3, r1
 80089ea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	887a      	ldrh	r2, [r7, #2]
 80089f0:	879a      	strh	r2, [r3, #60]	; 0x3c
}
 80089f2:	f107 070c 	add.w	r7, r7, #12
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bc80      	pop	{r7}
 80089fa:	4770      	bx	lr

080089fc <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
{
 80089fc:	b480      	push	{r7}
 80089fe:	b083      	sub	sp, #12
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	460b      	mov	r3, r1
 8008a06:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	887a      	ldrh	r2, [r7, #2]
 8008a0c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
}
 8008a10:	f107 070c 	add.w	r7, r7, #12
 8008a14:	46bd      	mov	sp, r7
 8008a16:	bc80      	pop	{r7}
 8008a18:	4770      	bx	lr
 8008a1a:	bf00      	nop

08008a1c <TIM_SetIC1Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	b083      	sub	sp, #12
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
 8008a24:	460b      	mov	r3, r1
 8008a26:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	8b1b      	ldrh	r3, [r3, #24]
 8008a2c:	b29b      	uxth	r3, r3
 8008a2e:	f023 030c 	bic.w	r3, r3, #12
 8008a32:	b29a      	uxth	r2, r3
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	831a      	strh	r2, [r3, #24]
  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	8b1b      	ldrh	r3, [r3, #24]
 8008a3c:	b29a      	uxth	r2, r3
 8008a3e:	887b      	ldrh	r3, [r7, #2]
 8008a40:	4313      	orrs	r3, r2
 8008a42:	b29a      	uxth	r2, r3
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	831a      	strh	r2, [r3, #24]
}
 8008a48:	f107 070c 	add.w	r7, r7, #12
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bc80      	pop	{r7}
 8008a50:	4770      	bx	lr
 8008a52:	bf00      	nop

08008a54 <TIM_SetIC2Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8008a54:	b480      	push	{r7}
 8008a56:	b083      	sub	sp, #12
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
 8008a5c:	460b      	mov	r3, r1
 8008a5e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	8b1b      	ldrh	r3, [r3, #24]
 8008a64:	b29b      	uxth	r3, r3
 8008a66:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008a6a:	b29a      	uxth	r2, r3
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	831a      	strh	r2, [r3, #24]
  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	8b1b      	ldrh	r3, [r3, #24]
 8008a74:	b29a      	uxth	r2, r3
 8008a76:	887b      	ldrh	r3, [r7, #2]
 8008a78:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008a7c:	b29b      	uxth	r3, r3
 8008a7e:	4313      	orrs	r3, r2
 8008a80:	b29a      	uxth	r2, r3
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	831a      	strh	r2, [r3, #24]
}
 8008a86:	f107 070c 	add.w	r7, r7, #12
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bc80      	pop	{r7}
 8008a8e:	4770      	bx	lr

08008a90 <TIM_SetIC3Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8008a90:	b480      	push	{r7}
 8008a92:	b083      	sub	sp, #12
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
 8008a98:	460b      	mov	r3, r1
 8008a9a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	8b9b      	ldrh	r3, [r3, #28]
 8008aa0:	b29b      	uxth	r3, r3
 8008aa2:	f023 030c 	bic.w	r3, r3, #12
 8008aa6:	b29a      	uxth	r2, r3
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	839a      	strh	r2, [r3, #28]
  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	8b9b      	ldrh	r3, [r3, #28]
 8008ab0:	b29a      	uxth	r2, r3
 8008ab2:	887b      	ldrh	r3, [r7, #2]
 8008ab4:	4313      	orrs	r3, r2
 8008ab6:	b29a      	uxth	r2, r3
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	839a      	strh	r2, [r3, #28]
}
 8008abc:	f107 070c 	add.w	r7, r7, #12
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bc80      	pop	{r7}
 8008ac4:	4770      	bx	lr
 8008ac6:	bf00      	nop

08008ac8 <TIM_SetIC4Prescaler>:
  *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 8008ac8:	b480      	push	{r7}
 8008aca:	b083      	sub	sp, #12
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
 8008ad0:	460b      	mov	r3, r1
 8008ad2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	8b9b      	ldrh	r3, [r3, #28]
 8008ad8:	b29b      	uxth	r3, r3
 8008ada:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008ade:	b29a      	uxth	r2, r3
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	839a      	strh	r2, [r3, #28]
  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	8b9b      	ldrh	r3, [r3, #28]
 8008ae8:	b29a      	uxth	r2, r3
 8008aea:	887b      	ldrh	r3, [r7, #2]
 8008aec:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008af0:	b29b      	uxth	r3, r3
 8008af2:	4313      	orrs	r3, r2
 8008af4:	b29a      	uxth	r2, r3
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	839a      	strh	r2, [r3, #28]
}
 8008afa:	f107 070c 	add.w	r7, r7, #12
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bc80      	pop	{r7}
 8008b02:	4770      	bx	lr

08008b04 <TIM_SetClockDivision>:
  *     @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
  *     @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
  * @retval None
  */
void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
{
 8008b04:	b480      	push	{r7}
 8008b06:	b083      	sub	sp, #12
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
 8008b0c:	460b      	mov	r3, r1
 8008b0e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));
  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_CKD);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	881b      	ldrh	r3, [r3, #0]
 8008b14:	b29b      	uxth	r3, r3
 8008b16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b1a:	b29a      	uxth	r2, r3
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	801a      	strh	r2, [r3, #0]
  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	881b      	ldrh	r3, [r3, #0]
 8008b24:	b29a      	uxth	r2, r3
 8008b26:	887b      	ldrh	r3, [r7, #2]
 8008b28:	4313      	orrs	r3, r2
 8008b2a:	b29a      	uxth	r2, r3
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	801a      	strh	r2, [r3, #0]
}
 8008b30:	f107 070c 	add.w	r7, r7, #12
 8008b34:	46bd      	mov	sp, r7
 8008b36:	bc80      	pop	{r7}
 8008b38:	4770      	bx	lr
 8008b3a:	bf00      	nop

08008b3c <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
 8008b3c:	b480      	push	{r7}
 8008b3e:	b083      	sub	sp, #12
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST8_PERIPH(TIMx));
  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8008b48:	b29b      	uxth	r3, r3
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f107 070c 	add.w	r7, r7, #12
 8008b50:	46bd      	mov	sp, r7
 8008b52:	bc80      	pop	{r7}
 8008b54:	4770      	bx	lr
 8008b56:	bf00      	nop

08008b58 <TIM_GetCapture2>:
  * @brief  Gets the TIMx Input Capture 2 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b083      	sub	sp, #12
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8008b64:	b29b      	uxth	r3, r3
}
 8008b66:	4618      	mov	r0, r3
 8008b68:	f107 070c 	add.w	r7, r7, #12
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bc80      	pop	{r7}
 8008b70:	4770      	bx	lr
 8008b72:	bf00      	nop

08008b74 <TIM_GetCapture3>:
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b083      	sub	sp, #12
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8008b80:	b29b      	uxth	r3, r3
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	f107 070c 	add.w	r7, r7, #12
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bc80      	pop	{r7}
 8008b8c:	4770      	bx	lr
 8008b8e:	bf00      	nop

08008b90 <TIM_GetCapture4>:
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b083      	sub	sp, #12
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8008b9e:	b29b      	uxth	r3, r3
}
 8008ba0:	4618      	mov	r0, r3
 8008ba2:	f107 070c 	add.w	r7, r7, #12
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bc80      	pop	{r7}
 8008baa:	4770      	bx	lr

08008bac <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval Counter Register value.
  */
uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
 8008bac:	b480      	push	{r7}
 8008bae:	b083      	sub	sp, #12
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Counter Register value */
  return TIMx->CNT;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008bb8:	b29b      	uxth	r3, r3
}
 8008bba:	4618      	mov	r0, r3
 8008bbc:	f107 070c 	add.w	r7, r7, #12
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	bc80      	pop	{r7}
 8008bc4:	4770      	bx	lr
 8008bc6:	bf00      	nop

08008bc8 <TIM_GetPrescaler>:
  * @brief  Gets the TIMx Prescaler value.
  * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
  * @retval Prescaler Register value.
  */
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
 8008bc8:	b480      	push	{r7}
 8008bca:	b083      	sub	sp, #12
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008bd4:	b29b      	uxth	r3, r3
}
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	f107 070c 	add.w	r7, r7, #12
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bc80      	pop	{r7}
 8008be0:	4770      	bx	lr
 8008be2:	bf00      	nop

08008be4 <TIM_GetFlagStatus>:
  *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
 8008be4:	b480      	push	{r7}
 8008be6:	b085      	sub	sp, #20
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
 8008bec:	460b      	mov	r3, r1
 8008bee:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8008bf0:	f04f 0300 	mov.w	r3, #0
 8008bf4:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	8a1b      	ldrh	r3, [r3, #16]
 8008bfa:	b29a      	uxth	r2, r3
 8008bfc:	887b      	ldrh	r3, [r7, #2]
 8008bfe:	4013      	ands	r3, r2
 8008c00:	b29b      	uxth	r3, r3
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d003      	beq.n	8008c0e <TIM_GetFlagStatus+0x2a>
  {
    bitstatus = SET;
 8008c06:	f04f 0301 	mov.w	r3, #1
 8008c0a:	73fb      	strb	r3, [r7, #15]
 8008c0c:	e002      	b.n	8008c14 <TIM_GetFlagStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
 8008c0e:	f04f 0300 	mov.w	r3, #0
 8008c12:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008c14:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c16:	4618      	mov	r0, r3
 8008c18:	f107 0714 	add.w	r7, r7, #20
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	bc80      	pop	{r7}
 8008c20:	4770      	bx	lr
 8008c22:	bf00      	nop

08008c24 <TIM_ClearFlag>:
  *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.   
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
 8008c24:	b480      	push	{r7}
 8008c26:	b083      	sub	sp, #12
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
 8008c2c:	460b      	mov	r3, r1
 8008c2e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 8008c30:	887b      	ldrh	r3, [r7, #2]
 8008c32:	ea6f 0303 	mvn.w	r3, r3
 8008c36:	b29a      	uxth	r2, r3
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	821a      	strh	r2, [r3, #16]
}
 8008c3c:	f107 070c 	add.w	r7, r7, #12
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bc80      	pop	{r7}
 8008c44:	4770      	bx	lr
 8008c46:	bf00      	nop

08008c48 <TIM_GetITStatus>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b085      	sub	sp, #20
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
 8008c50:	460b      	mov	r3, r1
 8008c52:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8008c54:	f04f 0300 	mov.w	r3, #0
 8008c58:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8008c5a:	f04f 0300 	mov.w	r3, #0
 8008c5e:	81bb      	strh	r3, [r7, #12]
 8008c60:	f04f 0300 	mov.w	r3, #0
 8008c64:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	8a1b      	ldrh	r3, [r3, #16]
 8008c6a:	b29a      	uxth	r2, r3
 8008c6c:	887b      	ldrh	r3, [r7, #2]
 8008c6e:	4013      	ands	r3, r2
 8008c70:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	899b      	ldrh	r3, [r3, #12]
 8008c76:	b29a      	uxth	r2, r3
 8008c78:	887b      	ldrh	r3, [r7, #2]
 8008c7a:	4013      	ands	r3, r2
 8008c7c:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8008c7e:	89bb      	ldrh	r3, [r7, #12]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d006      	beq.n	8008c92 <TIM_GetITStatus+0x4a>
 8008c84:	897b      	ldrh	r3, [r7, #10]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d003      	beq.n	8008c92 <TIM_GetITStatus+0x4a>
  {
    bitstatus = SET;
 8008c8a:	f04f 0301 	mov.w	r3, #1
 8008c8e:	73fb      	strb	r3, [r7, #15]
 8008c90:	e002      	b.n	8008c98 <TIM_GetITStatus+0x50>
  }
  else
  {
    bitstatus = RESET;
 8008c92:	f04f 0300 	mov.w	r3, #0
 8008c96:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	f107 0714 	add.w	r7, r7, #20
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bc80      	pop	{r7}
 8008ca4:	4770      	bx	lr
 8008ca6:	bf00      	nop

08008ca8 <TIM_ClearITPendingBit>:
  *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
  *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b083      	sub	sp, #12
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
 8008cb0:	460b      	mov	r3, r1
 8008cb2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8008cb4:	887b      	ldrh	r3, [r7, #2]
 8008cb6:	ea6f 0303 	mvn.w	r3, r3
 8008cba:	b29a      	uxth	r2, r3
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	821a      	strh	r2, [r3, #16]
}
 8008cc0:	f107 070c 	add.w	r7, r7, #12
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	bc80      	pop	{r7}
 8008cc8:	4770      	bx	lr
 8008cca:	bf00      	nop

08008ccc <TI1_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b087      	sub	sp, #28
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	60f8      	str	r0, [r7, #12]
 8008cd4:	8179      	strh	r1, [r7, #10]
 8008cd6:	813a      	strh	r2, [r7, #8]
 8008cd8:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 8008cda:	f04f 0300 	mov.w	r3, #0
 8008cde:	82bb      	strh	r3, [r7, #20]
 8008ce0:	f04f 0300 	mov.w	r3, #0
 8008ce4:	82fb      	strh	r3, [r7, #22]
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	8c1b      	ldrh	r3, [r3, #32]
 8008cea:	b29b      	uxth	r3, r3
 8008cec:	f023 0301 	bic.w	r3, r3, #1
 8008cf0:	b29a      	uxth	r2, r3
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	8b1b      	ldrh	r3, [r3, #24]
 8008cfa:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	8c1b      	ldrh	r3, [r3, #32]
 8008d00:	82fb      	strh	r3, [r7, #22]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC1F)));
 8008d02:	8abb      	ldrh	r3, [r7, #20]
 8008d04:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8008d08:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8008d0a:	88fb      	ldrh	r3, [r7, #6]
 8008d0c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8008d10:	b29a      	uxth	r2, r3
 8008d12:	893b      	ldrh	r3, [r7, #8]
 8008d14:	4313      	orrs	r3, r2
 8008d16:	b29a      	uxth	r2, r3
 8008d18:	8abb      	ldrh	r3, [r7, #20]
 8008d1a:	4313      	orrs	r3, r2
 8008d1c:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8008d1e:	68fa      	ldr	r2, [r7, #12]
 8008d20:	4b1c      	ldr	r3, [pc, #112]	; (8008d94 <TI1_Config+0xc8>)
 8008d22:	429a      	cmp	r2, r3
 8008d24:	d013      	beq.n	8008d4e <TI1_Config+0x82>
 8008d26:	68fa      	ldr	r2, [r7, #12]
 8008d28:	4b1b      	ldr	r3, [pc, #108]	; (8008d98 <TI1_Config+0xcc>)
 8008d2a:	429a      	cmp	r2, r3
 8008d2c:	d00f      	beq.n	8008d4e <TI1_Config+0x82>
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d34:	d00b      	beq.n	8008d4e <TI1_Config+0x82>
 8008d36:	68fa      	ldr	r2, [r7, #12]
 8008d38:	4b18      	ldr	r3, [pc, #96]	; (8008d9c <TI1_Config+0xd0>)
 8008d3a:	429a      	cmp	r2, r3
 8008d3c:	d007      	beq.n	8008d4e <TI1_Config+0x82>
 8008d3e:	68fa      	ldr	r2, [r7, #12]
 8008d40:	4b17      	ldr	r3, [pc, #92]	; (8008da0 <TI1_Config+0xd4>)
 8008d42:	429a      	cmp	r2, r3
 8008d44:	d003      	beq.n	8008d4e <TI1_Config+0x82>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8008d46:	68fa      	ldr	r2, [r7, #12]
 8008d48:	4b16      	ldr	r3, [pc, #88]	; (8008da4 <TI1_Config+0xd8>)
 8008d4a:	429a      	cmp	r2, r3
 8008d4c:	d10b      	bne.n	8008d66 <TI1_Config+0x9a>
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
 8008d4e:	8afb      	ldrh	r3, [r7, #22]
 8008d50:	f023 0302 	bic.w	r3, r3, #2
 8008d54:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8008d56:	897a      	ldrh	r2, [r7, #10]
 8008d58:	8afb      	ldrh	r3, [r7, #22]
 8008d5a:	4313      	orrs	r3, r2
 8008d5c:	b29b      	uxth	r3, r3
 8008d5e:	f043 0301 	orr.w	r3, r3, #1
 8008d62:	82fb      	strh	r3, [r7, #22]
 8008d64:	e00a      	b.n	8008d7c <TI1_Config+0xb0>
  }
  else
  {
    /* Select the Polarity and set the CC1E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008d66:	8afb      	ldrh	r3, [r7, #22]
 8008d68:	f023 030a 	bic.w	r3, r3, #10
 8008d6c:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8008d6e:	897a      	ldrh	r2, [r7, #10]
 8008d70:	8afb      	ldrh	r3, [r7, #22]
 8008d72:	4313      	orrs	r3, r2
 8008d74:	b29b      	uxth	r3, r3
 8008d76:	f043 0301 	orr.w	r3, r3, #1
 8008d7a:	82fb      	strh	r3, [r7, #22]
  }

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	8aba      	ldrh	r2, [r7, #20]
 8008d80:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	8afa      	ldrh	r2, [r7, #22]
 8008d86:	841a      	strh	r2, [r3, #32]
}
 8008d88:	f107 071c 	add.w	r7, r7, #28
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	bc80      	pop	{r7}
 8008d90:	4770      	bx	lr
 8008d92:	bf00      	nop
 8008d94:	40012c00 	andmi	r2, r1, r0, lsl #24
 8008d98:	40013400 	andmi	r3, r1, r0, lsl #8
 8008d9c:	40000400 	andmi	r0, r0, r0, lsl #8
 8008da0:	40000800 	andmi	r0, r0, r0, lsl #16
 8008da4:	40000c00 	andmi	r0, r0, r0, lsl #24

08008da8 <TI2_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8008da8:	b480      	push	{r7}
 8008daa:	b087      	sub	sp, #28
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	60f8      	str	r0, [r7, #12]
 8008db0:	8179      	strh	r1, [r7, #10]
 8008db2:	813a      	strh	r2, [r7, #8]
 8008db4:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 8008db6:	f04f 0300 	mov.w	r3, #0
 8008dba:	82bb      	strh	r3, [r7, #20]
 8008dbc:	f04f 0300 	mov.w	r3, #0
 8008dc0:	82fb      	strh	r3, [r7, #22]
 8008dc2:	f04f 0300 	mov.w	r3, #0
 8008dc6:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	8c1b      	ldrh	r3, [r3, #32]
 8008dcc:	b29b      	uxth	r3, r3
 8008dce:	f023 0310 	bic.w	r3, r3, #16
 8008dd2:	b29a      	uxth	r2, r3
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	8b1b      	ldrh	r3, [r3, #24]
 8008ddc:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	8c1b      	ldrh	r3, [r3, #32]
 8008de2:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 8008de4:	897b      	ldrh	r3, [r7, #10]
 8008de6:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8008dea:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1_IC2F)));
 8008dec:	8abb      	ldrh	r3, [r7, #20]
 8008dee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008df2:	ea4f 5303 	mov.w	r3, r3, lsl #20
 8008df6:	ea4f 5313 	mov.w	r3, r3, lsr #20
 8008dfa:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8008dfc:	88fb      	ldrh	r3, [r7, #6]
 8008dfe:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008e02:	b29a      	uxth	r2, r3
 8008e04:	8abb      	ldrh	r3, [r7, #20]
 8008e06:	4313      	orrs	r3, r2
 8008e08:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8008e0a:	893b      	ldrh	r3, [r7, #8]
 8008e0c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008e10:	b29a      	uxth	r2, r3
 8008e12:	8abb      	ldrh	r3, [r7, #20]
 8008e14:	4313      	orrs	r3, r2
 8008e16:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8008e18:	68fa      	ldr	r2, [r7, #12]
 8008e1a:	4b1c      	ldr	r3, [pc, #112]	; (8008e8c <TI2_Config+0xe4>)
 8008e1c:	429a      	cmp	r2, r3
 8008e1e:	d013      	beq.n	8008e48 <TI2_Config+0xa0>
 8008e20:	68fa      	ldr	r2, [r7, #12]
 8008e22:	4b1b      	ldr	r3, [pc, #108]	; (8008e90 <TI2_Config+0xe8>)
 8008e24:	429a      	cmp	r2, r3
 8008e26:	d00f      	beq.n	8008e48 <TI2_Config+0xa0>
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e2e:	d00b      	beq.n	8008e48 <TI2_Config+0xa0>
 8008e30:	68fa      	ldr	r2, [r7, #12]
 8008e32:	4b18      	ldr	r3, [pc, #96]	; (8008e94 <TI2_Config+0xec>)
 8008e34:	429a      	cmp	r2, r3
 8008e36:	d007      	beq.n	8008e48 <TI2_Config+0xa0>
 8008e38:	68fa      	ldr	r2, [r7, #12]
 8008e3a:	4b17      	ldr	r3, [pc, #92]	; (8008e98 <TI2_Config+0xf0>)
 8008e3c:	429a      	cmp	r2, r3
 8008e3e:	d003      	beq.n	8008e48 <TI2_Config+0xa0>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8008e40:	68fa      	ldr	r2, [r7, #12]
 8008e42:	4b16      	ldr	r3, [pc, #88]	; (8008e9c <TI2_Config+0xf4>)
 8008e44:	429a      	cmp	r2, r3
 8008e46:	d10b      	bne.n	8008e60 <TI2_Config+0xb8>
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
 8008e48:	8afb      	ldrh	r3, [r7, #22]
 8008e4a:	f023 0320 	bic.w	r3, r3, #32
 8008e4e:	82fb      	strh	r3, [r7, #22]
    tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8008e50:	8a7a      	ldrh	r2, [r7, #18]
 8008e52:	8afb      	ldrh	r3, [r7, #22]
 8008e54:	4313      	orrs	r3, r2
 8008e56:	b29b      	uxth	r3, r3
 8008e58:	f043 0310 	orr.w	r3, r3, #16
 8008e5c:	82fb      	strh	r3, [r7, #22]
 8008e5e:	e00a      	b.n	8008e76 <TI2_Config+0xce>
  }
  else
  {
    /* Select the Polarity and set the CC2E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008e60:	8afb      	ldrh	r3, [r7, #22]
 8008e62:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008e66:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 8008e68:	897a      	ldrh	r2, [r7, #10]
 8008e6a:	8afb      	ldrh	r3, [r7, #22]
 8008e6c:	4313      	orrs	r3, r2
 8008e6e:	b29b      	uxth	r3, r3
 8008e70:	f043 0310 	orr.w	r3, r3, #16
 8008e74:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	8aba      	ldrh	r2, [r7, #20]
 8008e7a:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	8afa      	ldrh	r2, [r7, #22]
 8008e80:	841a      	strh	r2, [r3, #32]
}
 8008e82:	f107 071c 	add.w	r7, r7, #28
 8008e86:	46bd      	mov	sp, r7
 8008e88:	bc80      	pop	{r7}
 8008e8a:	4770      	bx	lr
 8008e8c:	40012c00 	andmi	r2, r1, r0, lsl #24
 8008e90:	40013400 	andmi	r3, r1, r0, lsl #8
 8008e94:	40000400 	andmi	r0, r0, r0, lsl #8
 8008e98:	40000800 	andmi	r0, r0, r0, lsl #16
 8008e9c:	40000c00 	andmi	r0, r0, r0, lsl #24

08008ea0 <TI3_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8008ea0:	b480      	push	{r7}
 8008ea2:	b087      	sub	sp, #28
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	60f8      	str	r0, [r7, #12]
 8008ea8:	8179      	strh	r1, [r7, #10]
 8008eaa:	813a      	strh	r2, [r7, #8]
 8008eac:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8008eae:	f04f 0300 	mov.w	r3, #0
 8008eb2:	82bb      	strh	r3, [r7, #20]
 8008eb4:	f04f 0300 	mov.w	r3, #0
 8008eb8:	82fb      	strh	r3, [r7, #22]
 8008eba:	f04f 0300 	mov.w	r3, #0
 8008ebe:	827b      	strh	r3, [r7, #18]
  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	8c1b      	ldrh	r3, [r3, #32]
 8008ec4:	b29b      	uxth	r3, r3
 8008ec6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008eca:	b29a      	uxth	r2, r3
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	8b9b      	ldrh	r3, [r3, #28]
 8008ed4:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	8c1b      	ldrh	r3, [r3, #32]
 8008eda:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 8008edc:	897b      	ldrh	r3, [r7, #10]
 8008ede:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008ee2:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC3F)));
 8008ee4:	8abb      	ldrh	r3, [r7, #20]
 8008ee6:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8008eea:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8008eec:	88fb      	ldrh	r3, [r7, #6]
 8008eee:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8008ef2:	b29a      	uxth	r2, r3
 8008ef4:	893b      	ldrh	r3, [r7, #8]
 8008ef6:	4313      	orrs	r3, r2
 8008ef8:	b29a      	uxth	r2, r3
 8008efa:	8abb      	ldrh	r3, [r7, #20]
 8008efc:	4313      	orrs	r3, r2
 8008efe:	82bb      	strh	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8008f00:	68fa      	ldr	r2, [r7, #12]
 8008f02:	4b1c      	ldr	r3, [pc, #112]	; (8008f74 <TI3_Config+0xd4>)
 8008f04:	429a      	cmp	r2, r3
 8008f06:	d013      	beq.n	8008f30 <TI3_Config+0x90>
 8008f08:	68fa      	ldr	r2, [r7, #12]
 8008f0a:	4b1b      	ldr	r3, [pc, #108]	; (8008f78 <TI3_Config+0xd8>)
 8008f0c:	429a      	cmp	r2, r3
 8008f0e:	d00f      	beq.n	8008f30 <TI3_Config+0x90>
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f16:	d00b      	beq.n	8008f30 <TI3_Config+0x90>
 8008f18:	68fa      	ldr	r2, [r7, #12]
 8008f1a:	4b18      	ldr	r3, [pc, #96]	; (8008f7c <TI3_Config+0xdc>)
 8008f1c:	429a      	cmp	r2, r3
 8008f1e:	d007      	beq.n	8008f30 <TI3_Config+0x90>
 8008f20:	68fa      	ldr	r2, [r7, #12]
 8008f22:	4b17      	ldr	r3, [pc, #92]	; (8008f80 <TI3_Config+0xe0>)
 8008f24:	429a      	cmp	r2, r3
 8008f26:	d003      	beq.n	8008f30 <TI3_Config+0x90>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8008f28:	68fa      	ldr	r2, [r7, #12]
 8008f2a:	4b16      	ldr	r3, [pc, #88]	; (8008f84 <TI3_Config+0xe4>)
 8008f2c:	429a      	cmp	r2, r3
 8008f2e:	d10b      	bne.n	8008f48 <TI3_Config+0xa8>
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
 8008f30:	8afb      	ldrh	r3, [r7, #22]
 8008f32:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008f36:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 8008f38:	8a7a      	ldrh	r2, [r7, #18]
 8008f3a:	8afb      	ldrh	r3, [r7, #22]
 8008f3c:	4313      	orrs	r3, r2
 8008f3e:	b29b      	uxth	r3, r3
 8008f40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008f44:	82fb      	strh	r3, [r7, #22]
 8008f46:	e00a      	b.n	8008f5e <TI3_Config+0xbe>
  }
  else
  {
    /* Select the Polarity and set the CC3E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008f48:	8afb      	ldrh	r3, [r7, #22]
 8008f4a:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008f4e:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
 8008f50:	897a      	ldrh	r2, [r7, #10]
 8008f52:	8afb      	ldrh	r3, [r7, #22]
 8008f54:	4313      	orrs	r3, r2
 8008f56:	b29b      	uxth	r3, r3
 8008f58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008f5c:	82fb      	strh	r3, [r7, #22]
  }
  
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	8aba      	ldrh	r2, [r7, #20]
 8008f62:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	8afa      	ldrh	r2, [r7, #22]
 8008f68:	841a      	strh	r2, [r3, #32]
}
 8008f6a:	f107 071c 	add.w	r7, r7, #28
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bc80      	pop	{r7}
 8008f72:	4770      	bx	lr
 8008f74:	40012c00 	andmi	r2, r1, r0, lsl #24
 8008f78:	40013400 	andmi	r3, r1, r0, lsl #8
 8008f7c:	40000400 	andmi	r0, r0, r0, lsl #8
 8008f80:	40000800 	andmi	r0, r0, r0, lsl #16
 8008f84:	40000c00 	andmi	r0, r0, r0, lsl #24

08008f88 <TI4_Config>:
  *   This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8008f88:	b480      	push	{r7}
 8008f8a:	b087      	sub	sp, #28
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	60f8      	str	r0, [r7, #12]
 8008f90:	8179      	strh	r1, [r7, #10]
 8008f92:	813a      	strh	r2, [r7, #8]
 8008f94:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8008f96:	f04f 0300 	mov.w	r3, #0
 8008f9a:	82bb      	strh	r3, [r7, #20]
 8008f9c:	f04f 0300 	mov.w	r3, #0
 8008fa0:	82fb      	strh	r3, [r7, #22]
 8008fa2:	f04f 0300 	mov.w	r3, #0
 8008fa6:	827b      	strh	r3, [r7, #18]

   /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	8c1b      	ldrh	r3, [r3, #32]
 8008fac:	b29b      	uxth	r3, r3
 8008fae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008fb2:	b29a      	uxth	r2, r3
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	8b9b      	ldrh	r3, [r3, #28]
 8008fbc:	82bb      	strh	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	8c1b      	ldrh	r3, [r3, #32]
 8008fc2:	82fb      	strh	r3, [r7, #22]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 8008fc4:	897b      	ldrh	r3, [r7, #10]
 8008fc6:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008fca:	827b      	strh	r3, [r7, #18]
  /* Select the Input and set the filter */
  tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_IC4F)));
 8008fcc:	8abb      	ldrh	r3, [r7, #20]
 8008fce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008fd2:	ea4f 5303 	mov.w	r3, r3, lsl #20
 8008fd6:	ea4f 5313 	mov.w	r3, r3, lsr #20
 8008fda:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8008fdc:	893b      	ldrh	r3, [r7, #8]
 8008fde:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8008fe2:	b29a      	uxth	r2, r3
 8008fe4:	8abb      	ldrh	r3, [r7, #20]
 8008fe6:	4313      	orrs	r3, r2
 8008fe8:	82bb      	strh	r3, [r7, #20]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8008fea:	88fb      	ldrh	r3, [r7, #6]
 8008fec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008ff0:	b29a      	uxth	r2, r3
 8008ff2:	8abb      	ldrh	r3, [r7, #20]
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	82bb      	strh	r3, [r7, #20]
  
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 8008ff8:	68fa      	ldr	r2, [r7, #12]
 8008ffa:	4b1e      	ldr	r3, [pc, #120]	; (8009074 <TI4_Config+0xec>)
 8008ffc:	429a      	cmp	r2, r3
 8008ffe:	d013      	beq.n	8009028 <TI4_Config+0xa0>
 8009000:	68fa      	ldr	r2, [r7, #12]
 8009002:	4b1d      	ldr	r3, [pc, #116]	; (8009078 <TI4_Config+0xf0>)
 8009004:	429a      	cmp	r2, r3
 8009006:	d00f      	beq.n	8009028 <TI4_Config+0xa0>
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800900e:	d00b      	beq.n	8009028 <TI4_Config+0xa0>
 8009010:	68fa      	ldr	r2, [r7, #12]
 8009012:	4b1a      	ldr	r3, [pc, #104]	; (800907c <TI4_Config+0xf4>)
 8009014:	429a      	cmp	r2, r3
 8009016:	d007      	beq.n	8009028 <TI4_Config+0xa0>
 8009018:	68fa      	ldr	r2, [r7, #12]
 800901a:	4b19      	ldr	r3, [pc, #100]	; (8009080 <TI4_Config+0xf8>)
 800901c:	429a      	cmp	r2, r3
 800901e:	d003      	beq.n	8009028 <TI4_Config+0xa0>
     (TIMx == TIM4) ||(TIMx == TIM5))
 8009020:	68fa      	ldr	r2, [r7, #12]
 8009022:	4b18      	ldr	r3, [pc, #96]	; (8009084 <TI4_Config+0xfc>)
 8009024:	429a      	cmp	r2, r3
 8009026:	d10b      	bne.n	8009040 <TI4_Config+0xb8>
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
 8009028:	8afb      	ldrh	r3, [r7, #22]
 800902a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800902e:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8009030:	8a7a      	ldrh	r2, [r7, #18]
 8009032:	8afb      	ldrh	r3, [r7, #22]
 8009034:	4313      	orrs	r3, r2
 8009036:	b29b      	uxth	r3, r3
 8009038:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800903c:	82fb      	strh	r3, [r7, #22]
 800903e:	e00e      	b.n	800905e <TI4_Config+0xd6>
  }
  else
  {
    /* Select the Polarity and set the CC4E Bit */
    tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 8009040:	8afb      	ldrh	r3, [r7, #22]
 8009042:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009046:	ea4f 4343 	mov.w	r3, r3, lsl #17
 800904a:	ea4f 4353 	mov.w	r3, r3, lsr #17
 800904e:	82fb      	strh	r3, [r7, #22]
    tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 8009050:	897a      	ldrh	r2, [r7, #10]
 8009052:	8afb      	ldrh	r3, [r7, #22]
 8009054:	4313      	orrs	r3, r2
 8009056:	b29b      	uxth	r3, r3
 8009058:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800905c:	82fb      	strh	r3, [r7, #22]
  }
  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	8aba      	ldrh	r2, [r7, #20]
 8009062:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	8afa      	ldrh	r2, [r7, #22]
 8009068:	841a      	strh	r2, [r3, #32]
}
 800906a:	f107 071c 	add.w	r7, r7, #28
 800906e:	46bd      	mov	sp, r7
 8009070:	bc80      	pop	{r7}
 8009072:	4770      	bx	lr
 8009074:	40012c00 	andmi	r2, r1, r0, lsl #24
 8009078:	40013400 	andmi	r3, r1, r0, lsl #8
 800907c:	40000400 	andmi	r0, r0, r0, lsl #8
 8009080:	40000800 	andmi	r0, r0, r0, lsl #16
 8009084:	40000c00 	andmi	r0, r0, r0, lsl #24

08009088 <USART_DeInit>:
  *   This parameter can be one of the following values: 
  *      USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b082      	sub	sp, #8
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8009090:	687a      	ldr	r2, [r7, #4]
 8009092:	4b2b      	ldr	r3, [pc, #172]	; (8009140 <USART_DeInit+0xb8>)
 8009094:	429a      	cmp	r2, r3
 8009096:	d10c      	bne.n	80090b2 <USART_DeInit+0x2a>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8009098:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800909c:	f04f 0101 	mov.w	r1, #1
 80090a0:	f7fc ff8e 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 80090a4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80090a8:	f04f 0100 	mov.w	r1, #0
 80090ac:	f7fc ff88 	bl	8005fc0 <RCC_APB2PeriphResetCmd>
 80090b0:	e042      	b.n	8009138 <USART_DeInit+0xb0>
  }
  else if (USARTx == USART2)
 80090b2:	687a      	ldr	r2, [r7, #4]
 80090b4:	4b23      	ldr	r3, [pc, #140]	; (8009144 <USART_DeInit+0xbc>)
 80090b6:	429a      	cmp	r2, r3
 80090b8:	d10c      	bne.n	80090d4 <USART_DeInit+0x4c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 80090ba:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80090be:	f04f 0101 	mov.w	r1, #1
 80090c2:	f7fc ff9d 	bl	8006000 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 80090c6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80090ca:	f04f 0100 	mov.w	r1, #0
 80090ce:	f7fc ff97 	bl	8006000 <RCC_APB1PeriphResetCmd>
 80090d2:	e031      	b.n	8009138 <USART_DeInit+0xb0>
  }
  else if (USARTx == USART3)
 80090d4:	687a      	ldr	r2, [r7, #4]
 80090d6:	4b1c      	ldr	r3, [pc, #112]	; (8009148 <USART_DeInit+0xc0>)
 80090d8:	429a      	cmp	r2, r3
 80090da:	d10c      	bne.n	80090f6 <USART_DeInit+0x6e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 80090dc:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80090e0:	f04f 0101 	mov.w	r1, #1
 80090e4:	f7fc ff8c 	bl	8006000 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80090e8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80090ec:	f04f 0100 	mov.w	r1, #0
 80090f0:	f7fc ff86 	bl	8006000 <RCC_APB1PeriphResetCmd>
 80090f4:	e020      	b.n	8009138 <USART_DeInit+0xb0>
  }    
  else if (USARTx == UART4)
 80090f6:	687a      	ldr	r2, [r7, #4]
 80090f8:	4b14      	ldr	r3, [pc, #80]	; (800914c <USART_DeInit+0xc4>)
 80090fa:	429a      	cmp	r2, r3
 80090fc:	d10c      	bne.n	8009118 <USART_DeInit+0x90>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80090fe:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8009102:	f04f 0101 	mov.w	r1, #1
 8009106:	f7fc ff7b 	bl	8006000 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 800910a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800910e:	f04f 0100 	mov.w	r1, #0
 8009112:	f7fc ff75 	bl	8006000 <RCC_APB1PeriphResetCmd>
 8009116:	e00f      	b.n	8009138 <USART_DeInit+0xb0>
  }    
  else
  {
    if (USARTx == UART5)
 8009118:	687a      	ldr	r2, [r7, #4]
 800911a:	4b0d      	ldr	r3, [pc, #52]	; (8009150 <USART_DeInit+0xc8>)
 800911c:	429a      	cmp	r2, r3
 800911e:	d10b      	bne.n	8009138 <USART_DeInit+0xb0>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8009120:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8009124:	f04f 0101 	mov.w	r1, #1
 8009128:	f7fc ff6a 	bl	8006000 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 800912c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8009130:	f04f 0100 	mov.w	r1, #0
 8009134:	f7fc ff64 	bl	8006000 <RCC_APB1PeriphResetCmd>
    }
  }
}
 8009138:	f107 0708 	add.w	r7, r7, #8
 800913c:	46bd      	mov	sp, r7
 800913e:	bd80      	pop	{r7, pc}
 8009140:	40013800 	andmi	r3, r1, r0, lsl #16
 8009144:	40004400 	andmi	r4, r0, r0, lsl #8
 8009148:	40004800 	andmi	r4, r0, r0, lsl #16
 800914c:	40004c00 	andmi	r4, r0, r0, lsl #24
 8009150:	40005000 	andmi	r5, r0, r0

08009154 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b08c      	sub	sp, #48	; 0x30
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
 800915c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800915e:	f04f 0300 	mov.w	r3, #0
 8009162:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009164:	f04f 0300 	mov.w	r3, #0
 8009168:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 800916a:	f04f 0300 	mov.w	r3, #0
 800916e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 8009170:	f04f 0300 	mov.w	r3, #0
 8009174:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 8009176:	f04f 0300 	mov.w	r3, #0
 800917a:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	8a1b      	ldrh	r3, [r3, #16]
 8009184:	b29b      	uxth	r3, r3
 8009186:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8009188:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800918a:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 800918e:	4013      	ands	r3, r2
 8009190:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	88db      	ldrh	r3, [r3, #6]
 8009196:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009198:	4313      	orrs	r3, r2
 800919a:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800919c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800919e:	b29a      	uxth	r2, r3
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	899b      	ldrh	r3, [r3, #12]
 80091a8:	b29b      	uxth	r3, r3
 80091aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80091ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80091ae:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 80091b2:	4013      	ands	r3, r2
 80091b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80091b6:	683b      	ldr	r3, [r7, #0]
 80091b8:	889a      	ldrh	r2, [r3, #4]
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	891b      	ldrh	r3, [r3, #8]
 80091be:	4313      	orrs	r3, r2
 80091c0:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	895b      	ldrh	r3, [r3, #10]
  tmpreg &= CR1_CLEAR_Mask;
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80091c6:	4313      	orrs	r3, r2
 80091c8:	b29b      	uxth	r3, r3
 80091ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80091cc:	4313      	orrs	r3, r2
 80091ce:	62fb      	str	r3, [r7, #44]	; 0x2c
            USART_InitStruct->USART_Mode;
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80091d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091d2:	b29a      	uxth	r2, r3
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	8a9b      	ldrh	r3, [r3, #20]
 80091dc:	b29b      	uxth	r3, r3
 80091de:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80091e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80091e2:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 80091e6:	4013      	ands	r3, r2
 80091e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	899b      	ldrh	r3, [r3, #12]
 80091ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80091f0:	4313      	orrs	r3, r2
 80091f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80091f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091f6:	b29a      	uxth	r2, r3
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80091fc:	f107 0308 	add.w	r3, r7, #8
 8009200:	4618      	mov	r0, r3
 8009202:	f7fc fdbf 	bl	8005d84 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8009206:	69fa      	ldr	r2, [r7, #28]
 8009208:	4b37      	ldr	r3, [pc, #220]	; (80092e8 <USART_Init+0x194>)
 800920a:	429a      	cmp	r2, r3
 800920c:	d102      	bne.n	8009214 <USART_Init+0xc0>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800920e:	697b      	ldr	r3, [r7, #20]
 8009210:	62bb      	str	r3, [r7, #40]	; 0x28
 8009212:	e001      	b.n	8009218 <USART_Init+0xc4>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8009214:	693b      	ldr	r3, [r7, #16]
 8009216:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	899b      	ldrh	r3, [r3, #12]
 800921c:	b29b      	uxth	r3, r3
 800921e:	b29b      	uxth	r3, r3
 8009220:	b21b      	sxth	r3, r3
 8009222:	2b00      	cmp	r3, #0
 8009224:	da0f      	bge.n	8009246 <USART_Init+0xf2>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8009226:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009228:	4613      	mov	r3, r2
 800922a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800922e:	189b      	adds	r3, r3, r2
 8009230:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8009234:	189a      	adds	r2, r3, r2
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800923e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009242:	627b      	str	r3, [r7, #36]	; 0x24
 8009244:	e00e      	b.n	8009264 <USART_Init+0x110>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8009246:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009248:	4613      	mov	r3, r2
 800924a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800924e:	189b      	adds	r3, r3, r2
 8009250:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8009254:	189a      	adds	r2, r3, r2
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800925e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009262:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 8009264:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009266:	4b21      	ldr	r3, [pc, #132]	; (80092ec <USART_Init+0x198>)
 8009268:	fba3 1302 	umull	r1, r3, r3, r2
 800926c:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8009270:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8009274:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8009276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009278:	ea4f 1313 	mov.w	r3, r3, lsr #4
 800927c:	f04f 0264 	mov.w	r2, #100	; 0x64
 8009280:	fb02 f303 	mul.w	r3, r2, r3
 8009284:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009286:	1ad3      	subs	r3, r2, r3
 8009288:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	899b      	ldrh	r3, [r3, #12]
 800928e:	b29b      	uxth	r3, r3
 8009290:	b29b      	uxth	r3, r3
 8009292:	b21b      	sxth	r3, r3
 8009294:	2b00      	cmp	r3, #0
 8009296:	da0f      	bge.n	80092b8 <USART_Init+0x164>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8009298:	6a3b      	ldr	r3, [r7, #32]
 800929a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800929e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80092a2:	4b12      	ldr	r3, [pc, #72]	; (80092ec <USART_Init+0x198>)
 80092a4:	fba3 1302 	umull	r1, r3, r3, r2
 80092a8:	ea4f 1353 	mov.w	r3, r3, lsr #5
 80092ac:	f003 0307 	and.w	r3, r3, #7
 80092b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80092b2:	4313      	orrs	r3, r2
 80092b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80092b6:	e00e      	b.n	80092d6 <USART_Init+0x182>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80092b8:	6a3b      	ldr	r3, [r7, #32]
 80092ba:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80092be:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80092c2:	4b0a      	ldr	r3, [pc, #40]	; (80092ec <USART_Init+0x198>)
 80092c4:	fba3 1302 	umull	r1, r3, r3, r2
 80092c8:	ea4f 1353 	mov.w	r3, r3, lsr #5
 80092cc:	f003 030f 	and.w	r3, r3, #15
 80092d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80092d2:	4313      	orrs	r3, r2
 80092d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 80092d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092d8:	b29a      	uxth	r2, r3
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	811a      	strh	r2, [r3, #8]
}
 80092de:	f107 0730 	add.w	r7, r7, #48	; 0x30
 80092e2:	46bd      	mov	sp, r7
 80092e4:	bd80      	pop	{r7, pc}
 80092e6:	bf00      	nop
 80092e8:	40013800 	andmi	r3, r1, r0, lsl #16
 80092ec:	51eb851f 	mvnpl	r8, pc, lsl r5

080092f0 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 80092f0:	b480      	push	{r7}
 80092f2:	b083      	sub	sp, #12
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80092fe:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	f04f 0200 	mov.w	r2, #0
 8009306:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	f04f 0200 	mov.w	r2, #0
 800930e:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	f04f 0200 	mov.w	r2, #0
 8009316:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	f04f 020c 	mov.w	r2, #12
 800931e:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	f04f 0200 	mov.w	r2, #0
 8009326:	819a      	strh	r2, [r3, #12]
}
 8009328:	f107 070c 	add.w	r7, r7, #12
 800932c:	46bd      	mov	sp, r7
 800932e:	bc80      	pop	{r7}
 8009330:	4770      	bx	lr
 8009332:	bf00      	nop

08009334 <USART_ClockInit>:
  *         USART peripheral.  
  * @note The Smart Card and Synchronous modes are not available for UART4 and UART5.
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8009334:	b480      	push	{r7}
 8009336:	b085      	sub	sp, #20
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
 800933c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
 800933e:	f04f 0300 	mov.w	r3, #0
 8009342:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	8a1b      	ldrh	r3, [r3, #16]
 8009348:	b29b      	uxth	r3, r3
 800934a:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 800934c:	68fa      	ldr	r2, [r7, #12]
 800934e:	f24f 03ff 	movw	r3, #61695	; 0xf0ff
 8009352:	4013      	ands	r3, r2
 8009354:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	881a      	ldrh	r2, [r3, #0]
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 800935e:	4313      	orrs	r3, r2
 8009360:	b29a      	uxth	r2, r3
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	889b      	ldrh	r3, [r3, #4]
 8009366:	4313      	orrs	r3, r2
 8009368:	b29a      	uxth	r2, r3
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	88db      	ldrh	r3, [r3, #6]
 800936e:	4313      	orrs	r3, r2
 8009370:	b29b      	uxth	r3, r3
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8009372:	68fa      	ldr	r2, [r7, #12]
 8009374:	4313      	orrs	r3, r2
 8009376:	60fb      	str	r3, [r7, #12]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	b29a      	uxth	r2, r3
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	821a      	strh	r2, [r3, #16]
}
 8009380:	f107 0714 	add.w	r7, r7, #20
 8009384:	46bd      	mov	sp, r7
 8009386:	bc80      	pop	{r7}
 8009388:	4770      	bx	lr
 800938a:	bf00      	nop

0800938c <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 800938c:	b480      	push	{r7}
 800938e:	b083      	sub	sp, #12
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	f04f 0200 	mov.w	r2, #0
 800939a:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f04f 0200 	mov.w	r2, #0
 80093a2:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	f04f 0200 	mov.w	r2, #0
 80093aa:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	f04f 0200 	mov.w	r2, #0
 80093b2:	80da      	strh	r2, [r3, #6]
}
 80093b4:	f107 070c 	add.w	r7, r7, #12
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bc80      	pop	{r7}
 80093bc:	4770      	bx	lr
 80093be:	bf00      	nop

080093c0 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80093c0:	b480      	push	{r7}
 80093c2:	b083      	sub	sp, #12
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
 80093c8:	460b      	mov	r3, r1
 80093ca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80093cc:	78fb      	ldrb	r3, [r7, #3]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d008      	beq.n	80093e4 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	899b      	ldrh	r3, [r3, #12]
 80093d6:	b29b      	uxth	r3, r3
 80093d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80093dc:	b29a      	uxth	r2, r3
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	819a      	strh	r2, [r3, #12]
 80093e2:	e007      	b.n	80093f4 <USART_Cmd+0x34>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	899b      	ldrh	r3, [r3, #12]
 80093e8:	b29b      	uxth	r3, r3
 80093ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80093ee:	b29a      	uxth	r2, r3
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	819a      	strh	r2, [r3, #12]
  }
}
 80093f4:	f107 070c 	add.w	r7, r7, #12
 80093f8:	46bd      	mov	sp, r7
 80093fa:	bc80      	pop	{r7}
 80093fc:	4770      	bx	lr
 80093fe:	bf00      	nop

08009400 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8009400:	b480      	push	{r7}
 8009402:	b087      	sub	sp, #28
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
 8009408:	4613      	mov	r3, r2
 800940a:	460a      	mov	r2, r1
 800940c:	807a      	strh	r2, [r7, #2]
 800940e:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8009410:	f04f 0300 	mov.w	r3, #0
 8009414:	613b      	str	r3, [r7, #16]
 8009416:	f04f 0300 	mov.w	r3, #0
 800941a:	60fb      	str	r3, [r7, #12]
 800941c:	f04f 0300 	mov.w	r3, #0
 8009420:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8009422:	f04f 0300 	mov.w	r3, #0
 8009426:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  usartxbase = (uint32_t)USARTx;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800942c:	887b      	ldrh	r3, [r7, #2]
 800942e:	b2db      	uxtb	r3, r3
 8009430:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8009434:	b2db      	uxtb	r3, r3
 8009436:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;
 8009438:	887b      	ldrh	r3, [r7, #2]
 800943a:	f003 031f 	and.w	r3, r3, #31
 800943e:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	f04f 0201 	mov.w	r2, #1
 8009446:	fa02 f303 	lsl.w	r3, r2, r3
 800944a:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800944c:	693b      	ldr	r3, [r7, #16]
 800944e:	2b01      	cmp	r3, #1
 8009450:	d104      	bne.n	800945c <USART_ITConfig+0x5c>
  {
    usartxbase += 0x0C;
 8009452:	697b      	ldr	r3, [r7, #20]
 8009454:	f103 030c 	add.w	r3, r3, #12
 8009458:	617b      	str	r3, [r7, #20]
 800945a:	e00b      	b.n	8009474 <USART_ITConfig+0x74>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800945c:	693b      	ldr	r3, [r7, #16]
 800945e:	2b02      	cmp	r3, #2
 8009460:	d104      	bne.n	800946c <USART_ITConfig+0x6c>
  {
    usartxbase += 0x10;
 8009462:	697b      	ldr	r3, [r7, #20]
 8009464:	f103 0310 	add.w	r3, r3, #16
 8009468:	617b      	str	r3, [r7, #20]
 800946a:	e003      	b.n	8009474 <USART_ITConfig+0x74>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 800946c:	697b      	ldr	r3, [r7, #20]
 800946e:	f103 0314 	add.w	r3, r3, #20
 8009472:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8009474:	787b      	ldrb	r3, [r7, #1]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d006      	beq.n	8009488 <USART_ITConfig+0x88>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800947a:	697b      	ldr	r3, [r7, #20]
 800947c:	697a      	ldr	r2, [r7, #20]
 800947e:	6811      	ldr	r1, [r2, #0]
 8009480:	68ba      	ldr	r2, [r7, #8]
 8009482:	430a      	orrs	r2, r1
 8009484:	601a      	str	r2, [r3, #0]
 8009486:	e007      	b.n	8009498 <USART_ITConfig+0x98>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8009488:	697b      	ldr	r3, [r7, #20]
 800948a:	697a      	ldr	r2, [r7, #20]
 800948c:	6811      	ldr	r1, [r2, #0]
 800948e:	68ba      	ldr	r2, [r7, #8]
 8009490:	ea6f 0202 	mvn.w	r2, r2
 8009494:	400a      	ands	r2, r1
 8009496:	601a      	str	r2, [r3, #0]
  }
}
 8009498:	f107 071c 	add.w	r7, r7, #28
 800949c:	46bd      	mov	sp, r7
 800949e:	bc80      	pop	{r7}
 80094a0:	4770      	bx	lr
 80094a2:	bf00      	nop

080094a4 <USART_DMACmd>:
  * @note The DMA mode is not available for UART5 except in the STM32
  *       High density value line devices(STM32F10X_HD_VL).  
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 80094a4:	b480      	push	{r7}
 80094a6:	b083      	sub	sp, #12
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
 80094ac:	4613      	mov	r3, r2
 80094ae:	460a      	mov	r2, r1
 80094b0:	807a      	strh	r2, [r7, #2]
 80094b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
 80094b4:	787b      	ldrb	r3, [r7, #1]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d008      	beq.n	80094cc <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	8a9b      	ldrh	r3, [r3, #20]
 80094be:	b29a      	uxth	r2, r3
 80094c0:	887b      	ldrh	r3, [r7, #2]
 80094c2:	4313      	orrs	r3, r2
 80094c4:	b29a      	uxth	r2, r3
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	829a      	strh	r2, [r3, #20]
 80094ca:	e00a      	b.n	80094e2 <USART_DMACmd+0x3e>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	8a9b      	ldrh	r3, [r3, #20]
 80094d0:	b29a      	uxth	r2, r3
 80094d2:	887b      	ldrh	r3, [r7, #2]
 80094d4:	ea6f 0303 	mvn.w	r3, r3
 80094d8:	b29b      	uxth	r3, r3
 80094da:	4013      	ands	r3, r2
 80094dc:	b29a      	uxth	r2, r3
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	829a      	strh	r2, [r3, #20]
  }
}
 80094e2:	f107 070c 	add.w	r7, r7, #12
 80094e6:	46bd      	mov	sp, r7
 80094e8:	bc80      	pop	{r7}
 80094ea:	4770      	bx	lr

080094ec <USART_SetAddress>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  USART_Address: Indicates the address of the USART node.
  * @retval None
  */
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)
{
 80094ec:	b480      	push	{r7}
 80094ee:	b083      	sub	sp, #12
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
 80094f4:	460b      	mov	r3, r1
 80094f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	8a1b      	ldrh	r3, [r3, #16]
 80094fc:	b29b      	uxth	r3, r3
 80094fe:	f023 030f 	bic.w	r3, r3, #15
 8009502:	b29a      	uxth	r2, r3
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	821a      	strh	r2, [r3, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	8a1b      	ldrh	r3, [r3, #16]
 800950c:	b29a      	uxth	r2, r3
 800950e:	78fb      	ldrb	r3, [r7, #3]
 8009510:	b29b      	uxth	r3, r3
 8009512:	4313      	orrs	r3, r2
 8009514:	b29a      	uxth	r2, r3
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	821a      	strh	r2, [r3, #16]
}
 800951a:	f107 070c 	add.w	r7, r7, #12
 800951e:	46bd      	mov	sp, r7
 8009520:	bc80      	pop	{r7}
 8009522:	4770      	bx	lr

08009524 <USART_WakeUpConfig>:
  *     @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection
  *     @arg USART_WakeUp_AddressMark: WakeUp by an address mark
  * @retval None
  */
void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)
{
 8009524:	b480      	push	{r7}
 8009526:	b083      	sub	sp, #12
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]
 800952c:	460b      	mov	r3, r1
 800952e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	899b      	ldrh	r3, [r3, #12]
 8009534:	b29b      	uxth	r3, r3
 8009536:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800953a:	b29a      	uxth	r2, r3
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	819a      	strh	r2, [r3, #12]
  USARTx->CR1 |= USART_WakeUp;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	899b      	ldrh	r3, [r3, #12]
 8009544:	b29a      	uxth	r2, r3
 8009546:	887b      	ldrh	r3, [r7, #2]
 8009548:	4313      	orrs	r3, r2
 800954a:	b29a      	uxth	r2, r3
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	819a      	strh	r2, [r3, #12]
}
 8009550:	f107 070c 	add.w	r7, r7, #12
 8009554:	46bd      	mov	sp, r7
 8009556:	bc80      	pop	{r7}
 8009558:	4770      	bx	lr
 800955a:	bf00      	nop

0800955c <USART_ReceiverWakeUpCmd>:
  * @param  NewState: new state of the USART mute mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800955c:	b480      	push	{r7}
 800955e:	b083      	sub	sp, #12
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
 8009564:	460b      	mov	r3, r1
 8009566:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8009568:	78fb      	ldrb	r3, [r7, #3]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d008      	beq.n	8009580 <USART_ReceiverWakeUpCmd+0x24>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	899b      	ldrh	r3, [r3, #12]
 8009572:	b29b      	uxth	r3, r3
 8009574:	f043 0302 	orr.w	r3, r3, #2
 8009578:	b29a      	uxth	r2, r3
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	819a      	strh	r2, [r3, #12]
 800957e:	e007      	b.n	8009590 <USART_ReceiverWakeUpCmd+0x34>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	899b      	ldrh	r3, [r3, #12]
 8009584:	b29b      	uxth	r3, r3
 8009586:	f023 0302 	bic.w	r3, r3, #2
 800958a:	b29a      	uxth	r2, r3
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	819a      	strh	r2, [r3, #12]
  }
}
 8009590:	f107 070c 	add.w	r7, r7, #12
 8009594:	46bd      	mov	sp, r7
 8009596:	bc80      	pop	{r7}
 8009598:	4770      	bx	lr
 800959a:	bf00      	nop

0800959c <USART_LINBreakDetectLengthConfig>:
  *     @arg USART_LINBreakDetectLength_10b: 10-bit break detection
  *     @arg USART_LINBreakDetectLength_11b: 11-bit break detection
  * @retval None
  */
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength)
{
 800959c:	b480      	push	{r7}
 800959e:	b083      	sub	sp, #12
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
 80095a4:	460b      	mov	r3, r1
 80095a6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	8a1b      	ldrh	r3, [r3, #16]
 80095ac:	b29b      	uxth	r3, r3
 80095ae:	f023 0320 	bic.w	r3, r3, #32
 80095b2:	b29a      	uxth	r2, r3
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	821a      	strh	r2, [r3, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	8a1b      	ldrh	r3, [r3, #16]
 80095bc:	b29a      	uxth	r2, r3
 80095be:	887b      	ldrh	r3, [r7, #2]
 80095c0:	4313      	orrs	r3, r2
 80095c2:	b29a      	uxth	r2, r3
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	821a      	strh	r2, [r3, #16]
}
 80095c8:	f107 070c 	add.w	r7, r7, #12
 80095cc:	46bd      	mov	sp, r7
 80095ce:	bc80      	pop	{r7}
 80095d0:	4770      	bx	lr
 80095d2:	bf00      	nop

080095d4 <USART_LINCmd>:
  * @param  NewState: new state of the USART LIN mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80095d4:	b480      	push	{r7}
 80095d6:	b083      	sub	sp, #12
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
 80095dc:	460b      	mov	r3, r1
 80095de:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80095e0:	78fb      	ldrb	r3, [r7, #3]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d008      	beq.n	80095f8 <USART_LINCmd+0x24>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	8a1b      	ldrh	r3, [r3, #16]
 80095ea:	b29b      	uxth	r3, r3
 80095ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80095f0:	b29a      	uxth	r2, r3
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	821a      	strh	r2, [r3, #16]
 80095f6:	e007      	b.n	8009608 <USART_LINCmd+0x34>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	8a1b      	ldrh	r3, [r3, #16]
 80095fc:	b29b      	uxth	r3, r3
 80095fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009602:	b29a      	uxth	r2, r3
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	821a      	strh	r2, [r3, #16]
  }
}
 8009608:	f107 070c 	add.w	r7, r7, #12
 800960c:	46bd      	mov	sp, r7
 800960e:	bc80      	pop	{r7}
 8009610:	4770      	bx	lr
 8009612:	bf00      	nop

08009614 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8009614:	b480      	push	{r7}
 8009616:	b083      	sub	sp, #12
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
 800961c:	460b      	mov	r3, r1
 800961e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8009620:	887b      	ldrh	r3, [r7, #2]
 8009622:	ea4f 53c3 	mov.w	r3, r3, lsl #23
 8009626:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 800962a:	b29a      	uxth	r2, r3
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	809a      	strh	r2, [r3, #4]
}
 8009630:	f107 070c 	add.w	r7, r7, #12
 8009634:	46bd      	mov	sp, r7
 8009636:	bc80      	pop	{r7}
 8009638:	4770      	bx	lr
 800963a:	bf00      	nop

0800963c <USART_ReceiveData>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 800963c:	b480      	push	{r7}
 800963e:	b083      	sub	sp, #12
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	889b      	ldrh	r3, [r3, #4]
 8009648:	b29b      	uxth	r3, r3
 800964a:	ea4f 53c3 	mov.w	r3, r3, lsl #23
 800964e:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 8009652:	b29b      	uxth	r3, r3
}
 8009654:	4618      	mov	r0, r3
 8009656:	f107 070c 	add.w	r7, r7, #12
 800965a:	46bd      	mov	sp, r7
 800965c:	bc80      	pop	{r7}
 800965e:	4770      	bx	lr

08009660 <USART_SendBreak>:
  *   This parameter can be one of the following values:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @retval None
  */
void USART_SendBreak(USART_TypeDef* USARTx)
{
 8009660:	b480      	push	{r7}
 8009662:	b083      	sub	sp, #12
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	899b      	ldrh	r3, [r3, #12]
 800966c:	b29b      	uxth	r3, r3
 800966e:	f043 0301 	orr.w	r3, r3, #1
 8009672:	b29a      	uxth	r2, r3
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	819a      	strh	r2, [r3, #12]
}
 8009678:	f107 070c 	add.w	r7, r7, #12
 800967c:	46bd      	mov	sp, r7
 800967e:	bc80      	pop	{r7}
 8009680:	4770      	bx	lr
 8009682:	bf00      	nop

08009684 <USART_SetGuardTime>:
  * @param  USART_GuardTime: specifies the guard time.
  * @note The guard time bits are not available for UART4 and UART5.   
  * @retval None
  */
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
{    
 8009684:	b480      	push	{r7}
 8009686:	b083      	sub	sp, #12
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
 800968c:	460b      	mov	r3, r1
 800968e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	8b1b      	ldrh	r3, [r3, #24]
 8009694:	b29b      	uxth	r3, r3
 8009696:	b2db      	uxtb	r3, r3
 8009698:	b29a      	uxth	r2, r3
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	831a      	strh	r2, [r3, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	8b1b      	ldrh	r3, [r3, #24]
 80096a2:	b29a      	uxth	r2, r3
 80096a4:	78fb      	ldrb	r3, [r7, #3]
 80096a6:	b29b      	uxth	r3, r3
 80096a8:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80096ac:	b29b      	uxth	r3, r3
 80096ae:	4313      	orrs	r3, r2
 80096b0:	b29a      	uxth	r2, r3
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	831a      	strh	r2, [r3, #24]
}
 80096b6:	f107 070c 	add.w	r7, r7, #12
 80096ba:	46bd      	mov	sp, r7
 80096bc:	bc80      	pop	{r7}
 80096be:	4770      	bx	lr

080096c0 <USART_SetPrescaler>:
  * @param  USART_Prescaler: specifies the prescaler clock.  
  * @note   The function is used for IrDA mode with UART4 and UART5.
  * @retval None
  */
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
{ 
 80096c0:	b480      	push	{r7}
 80096c2:	b083      	sub	sp, #12
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
 80096c8:	460b      	mov	r3, r1
 80096ca:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	8b1b      	ldrh	r3, [r3, #24]
 80096d0:	b29b      	uxth	r3, r3
 80096d2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80096d6:	b29a      	uxth	r2, r3
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	831a      	strh	r2, [r3, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	8b1b      	ldrh	r3, [r3, #24]
 80096e0:	b29a      	uxth	r2, r3
 80096e2:	78fb      	ldrb	r3, [r7, #3]
 80096e4:	b29b      	uxth	r3, r3
 80096e6:	4313      	orrs	r3, r2
 80096e8:	b29a      	uxth	r2, r3
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	831a      	strh	r2, [r3, #24]
}
 80096ee:	f107 070c 	add.w	r7, r7, #12
 80096f2:	46bd      	mov	sp, r7
 80096f4:	bc80      	pop	{r7}
 80096f6:	4770      	bx	lr

080096f8 <USART_SmartCardCmd>:
  *   This parameter can be: ENABLE or DISABLE.     
  * @note The Smart Card mode is not available for UART4 and UART5. 
  * @retval None
  */
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80096f8:	b480      	push	{r7}
 80096fa:	b083      	sub	sp, #12
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
 8009700:	460b      	mov	r3, r1
 8009702:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8009704:	78fb      	ldrb	r3, [r7, #3]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d008      	beq.n	800971c <USART_SmartCardCmd+0x24>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	8a9b      	ldrh	r3, [r3, #20]
 800970e:	b29b      	uxth	r3, r3
 8009710:	f043 0320 	orr.w	r3, r3, #32
 8009714:	b29a      	uxth	r2, r3
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	829a      	strh	r2, [r3, #20]
 800971a:	e007      	b.n	800972c <USART_SmartCardCmd+0x34>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	8a9b      	ldrh	r3, [r3, #20]
 8009720:	b29b      	uxth	r3, r3
 8009722:	f023 0320 	bic.w	r3, r3, #32
 8009726:	b29a      	uxth	r2, r3
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	829a      	strh	r2, [r3, #20]
  }
}
 800972c:	f107 070c 	add.w	r7, r7, #12
 8009730:	46bd      	mov	sp, r7
 8009732:	bc80      	pop	{r7}
 8009734:	4770      	bx	lr
 8009736:	bf00      	nop

08009738 <USART_SmartCardNACKCmd>:
  *   This parameter can be: ENABLE or DISABLE.  
  * @note The Smart Card mode is not available for UART4 and UART5.
  * @retval None
  */
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8009738:	b480      	push	{r7}
 800973a:	b083      	sub	sp, #12
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	460b      	mov	r3, r1
 8009742:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8009744:	78fb      	ldrb	r3, [r7, #3]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d008      	beq.n	800975c <USART_SmartCardNACKCmd+0x24>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	8a9b      	ldrh	r3, [r3, #20]
 800974e:	b29b      	uxth	r3, r3
 8009750:	f043 0310 	orr.w	r3, r3, #16
 8009754:	b29a      	uxth	r2, r3
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	829a      	strh	r2, [r3, #20]
 800975a:	e007      	b.n	800976c <USART_SmartCardNACKCmd+0x34>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	8a9b      	ldrh	r3, [r3, #20]
 8009760:	b29b      	uxth	r3, r3
 8009762:	f023 0310 	bic.w	r3, r3, #16
 8009766:	b29a      	uxth	r2, r3
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	829a      	strh	r2, [r3, #20]
  }
}
 800976c:	f107 070c 	add.w	r7, r7, #12
 8009770:	46bd      	mov	sp, r7
 8009772:	bc80      	pop	{r7}
 8009774:	4770      	bx	lr
 8009776:	bf00      	nop

08009778 <USART_HalfDuplexCmd>:
  * @param  NewState: new state of the USART Communication.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8009778:	b480      	push	{r7}
 800977a:	b083      	sub	sp, #12
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
 8009780:	460b      	mov	r3, r1
 8009782:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8009784:	78fb      	ldrb	r3, [r7, #3]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d008      	beq.n	800979c <USART_HalfDuplexCmd+0x24>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	8a9b      	ldrh	r3, [r3, #20]
 800978e:	b29b      	uxth	r3, r3
 8009790:	f043 0308 	orr.w	r3, r3, #8
 8009794:	b29a      	uxth	r2, r3
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	829a      	strh	r2, [r3, #20]
 800979a:	e007      	b.n	80097ac <USART_HalfDuplexCmd+0x34>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	8a9b      	ldrh	r3, [r3, #20]
 80097a0:	b29b      	uxth	r3, r3
 80097a2:	f023 0308 	bic.w	r3, r3, #8
 80097a6:	b29a      	uxth	r2, r3
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	829a      	strh	r2, [r3, #20]
  }
}
 80097ac:	f107 070c 	add.w	r7, r7, #12
 80097b0:	46bd      	mov	sp, r7
 80097b2:	bc80      	pop	{r7}
 80097b4:	4770      	bx	lr
 80097b6:	bf00      	nop

080097b8 <USART_OverSampling8Cmd>:
  *     This function has to be called before calling USART_Init()
  *     function in order to have correct baudrate Divider value.   
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80097b8:	b480      	push	{r7}
 80097ba:	b083      	sub	sp, #12
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
 80097c0:	460b      	mov	r3, r1
 80097c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80097c4:	78fb      	ldrb	r3, [r7, #3]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d00a      	beq.n	80097e0 <USART_OverSampling8Cmd+0x28>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= CR1_OVER8_Set;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	899b      	ldrh	r3, [r3, #12]
 80097ce:	b29b      	uxth	r3, r3
 80097d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80097d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80097d8:	b29a      	uxth	r2, r3
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	819a      	strh	r2, [r3, #12]
 80097de:	e009      	b.n	80097f4 <USART_OverSampling8Cmd+0x3c>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= CR1_OVER8_Reset;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	899b      	ldrh	r3, [r3, #12]
 80097e4:	b29b      	uxth	r3, r3
 80097e6:	ea4f 4343 	mov.w	r3, r3, lsl #17
 80097ea:	ea4f 4353 	mov.w	r3, r3, lsr #17
 80097ee:	b29a      	uxth	r2, r3
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	819a      	strh	r2, [r3, #12]
  }
}
 80097f4:	f107 070c 	add.w	r7, r7, #12
 80097f8:	46bd      	mov	sp, r7
 80097fa:	bc80      	pop	{r7}
 80097fc:	4770      	bx	lr
 80097fe:	bf00      	nop

08009800 <USART_OneBitMethodCmd>:
  * @param  NewState: new state of the USART one bit sampling method.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8009800:	b480      	push	{r7}
 8009802:	b083      	sub	sp, #12
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
 8009808:	460b      	mov	r3, r1
 800980a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800980c:	78fb      	ldrb	r3, [r7, #3]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d008      	beq.n	8009824 <USART_OneBitMethodCmd+0x24>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= CR3_ONEBITE_Set;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	8a9b      	ldrh	r3, [r3, #20]
 8009816:	b29b      	uxth	r3, r3
 8009818:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800981c:	b29a      	uxth	r2, r3
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	829a      	strh	r2, [r3, #20]
 8009822:	e007      	b.n	8009834 <USART_OneBitMethodCmd+0x34>
  }
  else
  {
    /* Disable tthe one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= CR3_ONEBITE_Reset;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	8a9b      	ldrh	r3, [r3, #20]
 8009828:	b29b      	uxth	r3, r3
 800982a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800982e:	b29a      	uxth	r2, r3
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	829a      	strh	r2, [r3, #20]
  }
}
 8009834:	f107 070c 	add.w	r7, r7, #12
 8009838:	46bd      	mov	sp, r7
 800983a:	bc80      	pop	{r7}
 800983c:	4770      	bx	lr
 800983e:	bf00      	nop

08009840 <USART_IrDAConfig>:
  *     @arg USART_IrDAMode_LowPower
  *     @arg USART_IrDAMode_Normal
  * @retval None
  */
void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)
{
 8009840:	b480      	push	{r7}
 8009842:	b083      	sub	sp, #12
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
 8009848:	460b      	mov	r3, r1
 800984a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	8a9b      	ldrh	r3, [r3, #20]
 8009850:	b29b      	uxth	r3, r3
 8009852:	f023 0304 	bic.w	r3, r3, #4
 8009856:	b29a      	uxth	r2, r3
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	829a      	strh	r2, [r3, #20]
  USARTx->CR3 |= USART_IrDAMode;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	8a9b      	ldrh	r3, [r3, #20]
 8009860:	b29a      	uxth	r2, r3
 8009862:	887b      	ldrh	r3, [r7, #2]
 8009864:	4313      	orrs	r3, r2
 8009866:	b29a      	uxth	r2, r3
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	829a      	strh	r2, [r3, #20]
}
 800986c:	f107 070c 	add.w	r7, r7, #12
 8009870:	46bd      	mov	sp, r7
 8009872:	bc80      	pop	{r7}
 8009874:	4770      	bx	lr
 8009876:	bf00      	nop

08009878 <USART_IrDACmd>:
  * @param  NewState: new state of the IrDA mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8009878:	b480      	push	{r7}
 800987a:	b083      	sub	sp, #12
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
 8009880:	460b      	mov	r3, r1
 8009882:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8009884:	78fb      	ldrb	r3, [r7, #3]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d008      	beq.n	800989c <USART_IrDACmd+0x24>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	8a9b      	ldrh	r3, [r3, #20]
 800988e:	b29b      	uxth	r3, r3
 8009890:	f043 0302 	orr.w	r3, r3, #2
 8009894:	b29a      	uxth	r2, r3
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	829a      	strh	r2, [r3, #20]
 800989a:	e007      	b.n	80098ac <USART_IrDACmd+0x34>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	8a9b      	ldrh	r3, [r3, #20]
 80098a0:	b29b      	uxth	r3, r3
 80098a2:	f023 0302 	bic.w	r3, r3, #2
 80098a6:	b29a      	uxth	r2, r3
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	829a      	strh	r2, [r3, #20]
  }
}
 80098ac:	f107 070c 	add.w	r7, r7, #12
 80098b0:	46bd      	mov	sp, r7
 80098b2:	bc80      	pop	{r7}
 80098b4:	4770      	bx	lr
 80098b6:	bf00      	nop

080098b8 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag
  *     @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80098b8:	b480      	push	{r7}
 80098ba:	b085      	sub	sp, #20
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
 80098c0:	460b      	mov	r3, r1
 80098c2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80098c4:	f04f 0300 	mov.w	r3, #0
 80098c8:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }  
  
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	881b      	ldrh	r3, [r3, #0]
 80098ce:	b29a      	uxth	r2, r3
 80098d0:	887b      	ldrh	r3, [r7, #2]
 80098d2:	4013      	ands	r3, r2
 80098d4:	b29b      	uxth	r3, r3
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d003      	beq.n	80098e2 <USART_GetFlagStatus+0x2a>
  {
    bitstatus = SET;
 80098da:	f04f 0301 	mov.w	r3, #1
 80098de:	73fb      	strb	r3, [r7, #15]
 80098e0:	e002      	b.n	80098e8 <USART_GetFlagStatus+0x30>
  }
  else
  {
    bitstatus = RESET;
 80098e2:	f04f 0300 	mov.w	r3, #0
 80098e6:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80098e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	f107 0714 	add.w	r7, r7, #20
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bc80      	pop	{r7}
 80098f4:	4770      	bx	lr
 80098f6:	bf00      	nop

080098f8 <USART_ClearFlag>:
  *   - TXE flag is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 80098f8:	b480      	push	{r7}
 80098fa:	b083      	sub	sp, #12
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
 8009900:	460b      	mov	r3, r1
 8009902:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
   
  USARTx->SR = (uint16_t)~USART_FLAG;
 8009904:	887b      	ldrh	r3, [r7, #2]
 8009906:	ea6f 0303 	mvn.w	r3, r3
 800990a:	b29a      	uxth	r2, r3
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	801a      	strh	r2, [r3, #0]
}
 8009910:	f107 070c 	add.w	r7, r7, #12
 8009914:	46bd      	mov	sp, r7
 8009916:	bc80      	pop	{r7}
 8009918:	4770      	bx	lr
 800991a:	bf00      	nop

0800991c <USART_GetITStatus>:
  *     @arg USART_IT_FE:   Framing Error interrupt
  *     @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 800991c:	b480      	push	{r7}
 800991e:	b087      	sub	sp, #28
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
 8009924:	460b      	mov	r3, r1
 8009926:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8009928:	f04f 0300 	mov.w	r3, #0
 800992c:	60fb      	str	r3, [r7, #12]
 800992e:	f04f 0300 	mov.w	r3, #0
 8009932:	617b      	str	r3, [r7, #20]
 8009934:	f04f 0300 	mov.w	r3, #0
 8009938:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 800993a:	f04f 0300 	mov.w	r3, #0
 800993e:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8009940:	887b      	ldrh	r3, [r7, #2]
 8009942:	b2db      	uxtb	r3, r3
 8009944:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8009948:	b2db      	uxtb	r3, r3
 800994a:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;
 800994c:	887b      	ldrh	r3, [r7, #2]
 800994e:	f003 031f 	and.w	r3, r3, #31
 8009952:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8009954:	697b      	ldr	r3, [r7, #20]
 8009956:	f04f 0201 	mov.w	r2, #1
 800995a:	fa02 f303 	lsl.w	r3, r2, r3
 800995e:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	2b01      	cmp	r3, #1
 8009964:	d106      	bne.n	8009974 <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR1;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	899b      	ldrh	r3, [r3, #12]
 800996a:	b29b      	uxth	r3, r3
 800996c:	697a      	ldr	r2, [r7, #20]
 800996e:	4013      	ands	r3, r2
 8009970:	617b      	str	r3, [r7, #20]
 8009972:	e00f      	b.n	8009994 <USART_GetITStatus+0x78>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8009974:	68bb      	ldr	r3, [r7, #8]
 8009976:	2b02      	cmp	r3, #2
 8009978:	d106      	bne.n	8009988 <USART_GetITStatus+0x6c>
  {
    itmask &= USARTx->CR2;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	8a1b      	ldrh	r3, [r3, #16]
 800997e:	b29b      	uxth	r3, r3
 8009980:	697a      	ldr	r2, [r7, #20]
 8009982:	4013      	ands	r3, r2
 8009984:	617b      	str	r3, [r7, #20]
 8009986:	e005      	b.n	8009994 <USART_GetITStatus+0x78>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	8a9b      	ldrh	r3, [r3, #20]
 800998c:	b29b      	uxth	r3, r3
 800998e:	697a      	ldr	r2, [r7, #20]
 8009990:	4013      	ands	r3, r2
 8009992:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8009994:	887b      	ldrh	r3, [r7, #2]
 8009996:	ea4f 2313 	mov.w	r3, r3, lsr #8
 800999a:	b29b      	uxth	r3, r3
 800999c:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	f04f 0201 	mov.w	r2, #1
 80099a4:	fa02 f303 	lsl.w	r3, r2, r3
 80099a8:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	881b      	ldrh	r3, [r3, #0]
 80099ae:	b29b      	uxth	r3, r3
 80099b0:	68fa      	ldr	r2, [r7, #12]
 80099b2:	4013      	ands	r3, r2
 80099b4:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80099b6:	697b      	ldr	r3, [r7, #20]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d006      	beq.n	80099ca <USART_GetITStatus+0xae>
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d003      	beq.n	80099ca <USART_GetITStatus+0xae>
  {
    bitstatus = SET;
 80099c2:	f04f 0301 	mov.w	r3, #1
 80099c6:	74fb      	strb	r3, [r7, #19]
 80099c8:	e002      	b.n	80099d0 <USART_GetITStatus+0xb4>
  }
  else
  {
    bitstatus = RESET;
 80099ca:	f04f 0300 	mov.w	r3, #0
 80099ce:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 80099d0:	7cfb      	ldrb	r3, [r7, #19]
}
 80099d2:	4618      	mov	r0, r3
 80099d4:	f107 071c 	add.w	r7, r7, #28
 80099d8:	46bd      	mov	sp, r7
 80099da:	bc80      	pop	{r7}
 80099dc:	4770      	bx	lr
 80099de:	bf00      	nop

080099e0 <USART_ClearITPendingBit>:
  *   - TXE pending bit is cleared only by a write to the USART_DR register 
  *     (USART_SendData()).
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80099e0:	b480      	push	{r7}
 80099e2:	b085      	sub	sp, #20
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
 80099e8:	460b      	mov	r3, r1
 80099ea:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 80099ec:	f04f 0300 	mov.w	r3, #0
 80099f0:	81fb      	strh	r3, [r7, #14]
 80099f2:	f04f 0300 	mov.w	r3, #0
 80099f6:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }   
  
  bitpos = USART_IT >> 0x08;
 80099f8:	887b      	ldrh	r3, [r7, #2]
 80099fa:	ea4f 2313 	mov.w	r3, r3, lsr #8
 80099fe:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8009a00:	89fb      	ldrh	r3, [r7, #14]
 8009a02:	f04f 0201 	mov.w	r2, #1
 8009a06:	fa02 f303 	lsl.w	r3, r2, r3
 8009a0a:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8009a0c:	89bb      	ldrh	r3, [r7, #12]
 8009a0e:	ea6f 0303 	mvn.w	r3, r3
 8009a12:	b29a      	uxth	r2, r3
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	801a      	strh	r2, [r3, #0]
}
 8009a18:	f107 0714 	add.w	r7, r7, #20
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	bc80      	pop	{r7}
 8009a20:	4770      	bx	lr
 8009a22:	bf00      	nop

08009a24 <WWDG_DeInit>:
  * @brief  Deinitializes the WWDG peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void WWDG_DeInit(void)
{
 8009a24:	b580      	push	{r7, lr}
 8009a26:	af00      	add	r7, sp, #0
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
 8009a28:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009a2c:	f04f 0101 	mov.w	r1, #1
 8009a30:	f7fc fae6 	bl	8006000 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
 8009a34:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009a38:	f04f 0100 	mov.w	r1, #0
 8009a3c:	f7fc fae0 	bl	8006000 <RCC_APB1PeriphResetCmd>
}
 8009a40:	bd80      	pop	{r7, pc}
 8009a42:	bf00      	nop

08009a44 <WWDG_SetPrescaler>:
  *     @arg WWDG_Prescaler_4: WWDG counter clock = (PCLK1/4096)/4
  *     @arg WWDG_Prescaler_8: WWDG counter clock = (PCLK1/4096)/8
  * @retval None
  */
void WWDG_SetPrescaler(uint32_t WWDG_Prescaler)
{
 8009a44:	b480      	push	{r7}
 8009a46:	b085      	sub	sp, #20
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8009a4c:	f04f 0300 	mov.w	r3, #0
 8009a50:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_WWDG_PRESCALER(WWDG_Prescaler));
  /* Clear WDGTB[1:0] bits */
  tmpreg = WWDG->CFR & CFR_WDGTB_Mask;
 8009a52:	4b08      	ldr	r3, [pc, #32]	; (8009a74 <WWDG_SetPrescaler+0x30>)
 8009a54:	685b      	ldr	r3, [r3, #4]
 8009a56:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
 8009a5a:	60fb      	str	r3, [r7, #12]
  /* Set WDGTB[1:0] bits according to WWDG_Prescaler value */
  tmpreg |= WWDG_Prescaler;
 8009a5c:	68fa      	ldr	r2, [r7, #12]
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	4313      	orrs	r3, r2
 8009a62:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  WWDG->CFR = tmpreg;
 8009a64:	4b03      	ldr	r3, [pc, #12]	; (8009a74 <WWDG_SetPrescaler+0x30>)
 8009a66:	68fa      	ldr	r2, [r7, #12]
 8009a68:	605a      	str	r2, [r3, #4]
}
 8009a6a:	f107 0714 	add.w	r7, r7, #20
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bc80      	pop	{r7}
 8009a72:	4770      	bx	lr
 8009a74:	40002c00 	andmi	r2, r0, r0, lsl #24

08009a78 <WWDG_SetWindowValue>:
  * @param  WindowValue: specifies the window value to be compared to the downcounter.
  *   This parameter value must be lower than 0x80.
  * @retval None
  */
void WWDG_SetWindowValue(uint8_t WindowValue)
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b085      	sub	sp, #20
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	4603      	mov	r3, r0
 8009a80:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t tmpreg = 0;
 8009a82:	f04f 0300 	mov.w	r3, #0
 8009a86:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */

  tmpreg = WWDG->CFR & CFR_W_Mask;
 8009a88:	4b09      	ldr	r3, [pc, #36]	; (8009ab0 <WWDG_SetWindowValue+0x38>)
 8009a8a:	685b      	ldr	r3, [r3, #4]
 8009a8c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009a90:	60fb      	str	r3, [r7, #12]

  /* Set W[6:0] bits according to WindowValue value */
  tmpreg |= WindowValue & (uint32_t) BIT_Mask;
 8009a92:	79fb      	ldrb	r3, [r7, #7]
 8009a94:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	4313      	orrs	r3, r2
 8009a9c:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  WWDG->CFR = tmpreg;
 8009a9e:	4b04      	ldr	r3, [pc, #16]	; (8009ab0 <WWDG_SetWindowValue+0x38>)
 8009aa0:	68fa      	ldr	r2, [r7, #12]
 8009aa2:	605a      	str	r2, [r3, #4]
}
 8009aa4:	f107 0714 	add.w	r7, r7, #20
 8009aa8:	46bd      	mov	sp, r7
 8009aaa:	bc80      	pop	{r7}
 8009aac:	4770      	bx	lr
 8009aae:	bf00      	nop
 8009ab0:	40002c00 	andmi	r2, r0, r0, lsl #24

08009ab4 <WWDG_EnableIT>:
  * @brief  Enables the WWDG Early Wakeup interrupt(EWI).
  * @param  None
  * @retval None
  */
void WWDG_EnableIT(void)
{
 8009ab4:	b480      	push	{r7}
 8009ab6:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) CFR_EWI_BB = (uint32_t)ENABLE;
 8009ab8:	4b03      	ldr	r3, [pc, #12]	; (8009ac8 <WWDG_EnableIT+0x14>)
 8009aba:	f04f 0201 	mov.w	r2, #1
 8009abe:	601a      	str	r2, [r3, #0]
}
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	bc80      	pop	{r7}
 8009ac4:	4770      	bx	lr
 8009ac6:	bf00      	nop
 8009ac8:	420580a4 	andmi	r8, r5, #164	; 0xa4

08009acc <WWDG_SetCounter>:
  * @param  Counter: specifies the watchdog counter value.
  *   This parameter must be a number between 0x40 and 0x7F.
  * @retval None
  */
void WWDG_SetCounter(uint8_t Counter)
{
 8009acc:	b480      	push	{r7}
 8009ace:	b083      	sub	sp, #12
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	4603      	mov	r3, r0
 8009ad4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  /* Write to T[6:0] bits to configure the counter value, no need to do
     a read-modify-write; writing a 0 to WDGA bit does nothing */
  WWDG->CR = Counter & BIT_Mask;
 8009ad6:	4b05      	ldr	r3, [pc, #20]	; (8009aec <WWDG_SetCounter+0x20>)
 8009ad8:	79fa      	ldrb	r2, [r7, #7]
 8009ada:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8009ade:	601a      	str	r2, [r3, #0]
}
 8009ae0:	f107 070c 	add.w	r7, r7, #12
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	bc80      	pop	{r7}
 8009ae8:	4770      	bx	lr
 8009aea:	bf00      	nop
 8009aec:	40002c00 	andmi	r2, r0, r0, lsl #24

08009af0 <WWDG_Enable>:
  * @param  Counter: specifies the watchdog counter value.
  *   This parameter must be a number between 0x40 and 0x7F.
  * @retval None
  */
void WWDG_Enable(uint8_t Counter)
{
 8009af0:	b480      	push	{r7}
 8009af2:	b083      	sub	sp, #12
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	4603      	mov	r3, r0
 8009af8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  WWDG->CR = CR_WDGA_Set | Counter;
 8009afa:	4b05      	ldr	r3, [pc, #20]	; (8009b10 <WWDG_Enable+0x20>)
 8009afc:	79fa      	ldrb	r2, [r7, #7]
 8009afe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8009b02:	b2d2      	uxtb	r2, r2
 8009b04:	601a      	str	r2, [r3, #0]
}
 8009b06:	f107 070c 	add.w	r7, r7, #12
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	bc80      	pop	{r7}
 8009b0e:	4770      	bx	lr
 8009b10:	40002c00 	andmi	r2, r0, r0, lsl #24

08009b14 <WWDG_GetFlagStatus>:
  * @brief  Checks whether the Early Wakeup interrupt flag is set or not.
  * @param  None
  * @retval The new state of the Early Wakeup interrupt flag (SET or RESET)
  */
FlagStatus WWDG_GetFlagStatus(void)
{
 8009b14:	b480      	push	{r7}
 8009b16:	af00      	add	r7, sp, #0
  return (FlagStatus)(WWDG->SR);
 8009b18:	4b03      	ldr	r3, [pc, #12]	; (8009b28 <WWDG_GetFlagStatus+0x14>)
 8009b1a:	689b      	ldr	r3, [r3, #8]
 8009b1c:	b2db      	uxtb	r3, r3
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bc80      	pop	{r7}
 8009b24:	4770      	bx	lr
 8009b26:	bf00      	nop
 8009b28:	40002c00 	andmi	r2, r0, r0, lsl #24

08009b2c <WWDG_ClearFlag>:
  * @brief  Clears Early Wakeup interrupt flag.
  * @param  None
  * @retval None
  */
void WWDG_ClearFlag(void)
{
 8009b2c:	b480      	push	{r7}
 8009b2e:	af00      	add	r7, sp, #0
  WWDG->SR = (uint32_t)RESET;
 8009b30:	4b03      	ldr	r3, [pc, #12]	; (8009b40 <WWDG_ClearFlag+0x14>)
 8009b32:	f04f 0200 	mov.w	r2, #0
 8009b36:	609a      	str	r2, [r3, #8]
}
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	bc80      	pop	{r7}
 8009b3c:	4770      	bx	lr
 8009b3e:	bf00      	nop
 8009b40:	40002c00 	andmi	r2, r0, r0, lsl #24

08009b44 <delay_init>:
//初始化延迟函数
//当使用ucos的时候,此函数会初始化ucos的时钟节拍
//SYSTICK的时钟固定为HCLK时钟的1/8
//SYSCLK:系统时钟
void delay_init()	 
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	af00      	add	r7, sp, #0

#ifdef OS_CRITICAL_METHOD 	//如果OS_CRITICAL_METHOD定义了,说明使用ucosII了.
	u32 reload;
#endif
	SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK_Div8);	//选择外部时钟  HCLK/8
 8009b48:	f06f 0004 	mvn.w	r0, #4
 8009b4c:	f7f6 fd76 	bl	800063c <SysTick_CLKSourceConfig>
	fac_us=SystemCoreClock/8000000;	//为系统时钟的1/8  
 8009b50:	4b0c      	ldr	r3, [pc, #48]	; (8009b84 <delay_init+0x40>)
 8009b52:	681a      	ldr	r2, [r3, #0]
 8009b54:	4b0c      	ldr	r3, [pc, #48]	; (8009b88 <delay_init+0x44>)
 8009b56:	fba3 1302 	umull	r1, r3, r3, r2
 8009b5a:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8009b5e:	b2da      	uxtb	r2, r3
 8009b60:	4b0a      	ldr	r3, [pc, #40]	; (8009b8c <delay_init+0x48>)
 8009b62:	701a      	strb	r2, [r3, #0]
	fac_ms=1000/OS_TICKS_PER_SEC;//代表ucos可以延时的最少单位	   
	SysTick->CTRL|=SysTick_CTRL_TICKINT_Msk;   	//开启SYSTICK中断
	SysTick->LOAD=reload; 	//每1/OS_TICKS_PER_SEC秒中断一次	
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk;   	//开启SYSTICK    
#else
	fac_ms=(u16)fac_us*1000;//非ucos下,代表每个ms需要的systick时钟数   
 8009b64:	4b09      	ldr	r3, [pc, #36]	; (8009b8c <delay_init+0x48>)
 8009b66:	781b      	ldrb	r3, [r3, #0]
 8009b68:	461a      	mov	r2, r3
 8009b6a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8009b6e:	1ad2      	subs	r2, r2, r3
 8009b70:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8009b74:	18d3      	adds	r3, r2, r3
 8009b76:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8009b7a:	b29a      	uxth	r2, r3
 8009b7c:	4b04      	ldr	r3, [pc, #16]	; (8009b90 <delay_init+0x4c>)
 8009b7e:	801a      	strh	r2, [r3, #0]
#endif
}								    
 8009b80:	bd80      	pop	{r7, pc}
 8009b82:	bf00      	nop
 8009b84:	60000014 	andvs	r0, r0, r4, lsl r0
 8009b88:	431bde83 	tstmi	fp, #2096	; 0x830
 8009b8c:	60000028 	andvs	r0, r0, r8, lsr #32
 8009b90:	6000002a 	andvs	r0, r0, sl, lsr #32

08009b94 <delay_us>:
}
#else//不用ucos时
//延时nus
//nus为要延时的us数.		    								   
void delay_us(u32 nus)
{		
 8009b94:	b480      	push	{r7}
 8009b96:	b085      	sub	sp, #20
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
	u32 temp;	    	 
	SysTick->LOAD=nus*fac_us; //时间加载	  		 
 8009b9c:	4b16      	ldr	r3, [pc, #88]	; (8009bf8 <delay_us+0x64>)
 8009b9e:	4a17      	ldr	r2, [pc, #92]	; (8009bfc <delay_us+0x68>)
 8009ba0:	7812      	ldrb	r2, [r2, #0]
 8009ba2:	6879      	ldr	r1, [r7, #4]
 8009ba4:	fb01 f202 	mul.w	r2, r1, r2
 8009ba8:	605a      	str	r2, [r3, #4]
	SysTick->VAL=0x00;        //清空计数器
 8009baa:	4b13      	ldr	r3, [pc, #76]	; (8009bf8 <delay_us+0x64>)
 8009bac:	f04f 0200 	mov.w	r2, #0
 8009bb0:	609a      	str	r2, [r3, #8]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk ;          //开始倒数	 
 8009bb2:	4b11      	ldr	r3, [pc, #68]	; (8009bf8 <delay_us+0x64>)
 8009bb4:	4a10      	ldr	r2, [pc, #64]	; (8009bf8 <delay_us+0x64>)
 8009bb6:	6812      	ldr	r2, [r2, #0]
 8009bb8:	f042 0201 	orr.w	r2, r2, #1
 8009bbc:	601a      	str	r2, [r3, #0]
	do
	{
		temp=SysTick->CTRL;
 8009bbe:	4b0e      	ldr	r3, [pc, #56]	; (8009bf8 <delay_us+0x64>)
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	60fb      	str	r3, [r7, #12]
	}
	while(temp&0x01&&!(temp&(1<<16)));//等待时间到达   
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	f003 0301 	and.w	r3, r3, #1
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d004      	beq.n	8009bd8 <delay_us+0x44>
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d0f2      	beq.n	8009bbe <delay_us+0x2a>
	SysTick->CTRL&=~SysTick_CTRL_ENABLE_Msk;       //关闭计数器
 8009bd8:	4b07      	ldr	r3, [pc, #28]	; (8009bf8 <delay_us+0x64>)
 8009bda:	4a07      	ldr	r2, [pc, #28]	; (8009bf8 <delay_us+0x64>)
 8009bdc:	6812      	ldr	r2, [r2, #0]
 8009bde:	f022 0201 	bic.w	r2, r2, #1
 8009be2:	601a      	str	r2, [r3, #0]
	SysTick->VAL =0X00;       //清空计数器	 
 8009be4:	4b04      	ldr	r3, [pc, #16]	; (8009bf8 <delay_us+0x64>)
 8009be6:	f04f 0200 	mov.w	r2, #0
 8009bea:	609a      	str	r2, [r3, #8]
}
 8009bec:	f107 0714 	add.w	r7, r7, #20
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	bc80      	pop	{r7}
 8009bf4:	4770      	bx	lr
 8009bf6:	bf00      	nop
 8009bf8:	e000e010 	and	lr, r0, r0, lsl r0
 8009bfc:	60000028 	andvs	r0, r0, r8, lsr #32

08009c00 <delay_ms>:
//SysTick->LOAD为24位寄存器,所以,最大延时为:
//nms<=0xffffff*8*1000/SYSCLK
//SYSCLK单位为Hz,nms单位为ms
//对72M条件下,nms<=1864 
void delay_ms(u16 nms)
{	 		  	  
 8009c00:	b480      	push	{r7}
 8009c02:	b085      	sub	sp, #20
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	4603      	mov	r3, r0
 8009c08:	80fb      	strh	r3, [r7, #6]
	u32 temp;		   
	SysTick->LOAD=(u32)nms*fac_ms;//时间加载(SysTick->LOAD为24bit)
 8009c0a:	4b16      	ldr	r3, [pc, #88]	; (8009c64 <delay_ms+0x64>)
 8009c0c:	88fa      	ldrh	r2, [r7, #6]
 8009c0e:	4916      	ldr	r1, [pc, #88]	; (8009c68 <delay_ms+0x68>)
 8009c10:	8809      	ldrh	r1, [r1, #0]
 8009c12:	fb01 f202 	mul.w	r2, r1, r2
 8009c16:	605a      	str	r2, [r3, #4]
	SysTick->VAL =0x00;           //清空计数器
 8009c18:	4b12      	ldr	r3, [pc, #72]	; (8009c64 <delay_ms+0x64>)
 8009c1a:	f04f 0200 	mov.w	r2, #0
 8009c1e:	609a      	str	r2, [r3, #8]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk ;          //开始倒数  
 8009c20:	4b10      	ldr	r3, [pc, #64]	; (8009c64 <delay_ms+0x64>)
 8009c22:	4a10      	ldr	r2, [pc, #64]	; (8009c64 <delay_ms+0x64>)
 8009c24:	6812      	ldr	r2, [r2, #0]
 8009c26:	f042 0201 	orr.w	r2, r2, #1
 8009c2a:	601a      	str	r2, [r3, #0]
	do
	{
		temp=SysTick->CTRL;
 8009c2c:	4b0d      	ldr	r3, [pc, #52]	; (8009c64 <delay_ms+0x64>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	60fb      	str	r3, [r7, #12]
	}
	while(temp&0x01&&!(temp&(1<<16)));//等待时间到达   
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	f003 0301 	and.w	r3, r3, #1
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d004      	beq.n	8009c46 <delay_ms+0x46>
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d0f2      	beq.n	8009c2c <delay_ms+0x2c>
	SysTick->CTRL&=~SysTick_CTRL_ENABLE_Msk;       //关闭计数器
 8009c46:	4b07      	ldr	r3, [pc, #28]	; (8009c64 <delay_ms+0x64>)
 8009c48:	4a06      	ldr	r2, [pc, #24]	; (8009c64 <delay_ms+0x64>)
 8009c4a:	6812      	ldr	r2, [r2, #0]
 8009c4c:	f022 0201 	bic.w	r2, r2, #1
 8009c50:	601a      	str	r2, [r3, #0]
	SysTick->VAL =0X00;       //清空计数器	  	    
 8009c52:	4b04      	ldr	r3, [pc, #16]	; (8009c64 <delay_ms+0x64>)
 8009c54:	f04f 0200 	mov.w	r2, #0
 8009c58:	609a      	str	r2, [r3, #8]
} 
 8009c5a:	f107 0714 	add.w	r7, r7, #20
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bc80      	pop	{r7}
 8009c62:	4770      	bx	lr
 8009c64:	e000e010 	and	lr, r0, r0, lsl r0
 8009c68:	6000002a 	andvs	r0, r0, sl, lsr #32

08009c6c <NVIC_Configuration>:
//版权所有，盗版必究。
//Copyright(C) 正点原子 2009-2019
//All rights reserved
//********************************************************************************  
void NVIC_Configuration(void)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	af00      	add	r7, sp, #0

    NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);	//设置NVIC中断分组2:2位抢占优先级，2位响应优先级
 8009c70:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8009c74:	f7f6 fc30 	bl	80004d8 <NVIC_PriorityGroupConfig>

}
 8009c78:	bd80      	pop	{r7, pc}
 8009c7a:	bf00      	nop

08009c7c <_sys_exit>:
}; 

FILE __stdout;       
//定义_sys_exit()以避免使用半主机模式    
_sys_exit(int x) 
{ 
 8009c7c:	b480      	push	{r7}
 8009c7e:	b083      	sub	sp, #12
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
	x = x; 
} 
 8009c84:	4618      	mov	r0, r3
 8009c86:	f107 070c 	add.w	r7, r7, #12
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	bc80      	pop	{r7}
 8009c8e:	4770      	bx	lr

08009c90 <fputc>:
//重定义fputc函数 
int fputc(int ch, FILE *f)
{      
 8009c90:	b480      	push	{r7}
 8009c92:	b083      	sub	sp, #12
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
 8009c98:	6039      	str	r1, [r7, #0]
	while((USART1->SR&0X40)==0);//循环发送,直到发送完毕   
 8009c9a:	bf00      	nop
 8009c9c:	4b08      	ldr	r3, [pc, #32]	; (8009cc0 <fputc+0x30>)
 8009c9e:	881b      	ldrh	r3, [r3, #0]
 8009ca0:	b29b      	uxth	r3, r3
 8009ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d0f8      	beq.n	8009c9c <fputc+0xc>
    USART1->DR = (u8) ch;      
 8009caa:	4b05      	ldr	r3, [pc, #20]	; (8009cc0 <fputc+0x30>)
 8009cac:	687a      	ldr	r2, [r7, #4]
 8009cae:	b2d2      	uxtb	r2, r2
 8009cb0:	809a      	strh	r2, [r3, #4]
	return ch;
 8009cb2:	687b      	ldr	r3, [r7, #4]
}
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	f107 070c 	add.w	r7, r7, #12
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bc80      	pop	{r7}
 8009cbe:	4770      	bx	lr
 8009cc0:	40013800 	andmi	r3, r1, r0, lsl #16

08009cc4 <uart_init>:
//bit15，	接收完成标志
//bit14，	接收到0x0d
//bit13~0，	接收到的有效字节数目
u16 USART_RX_STA=0;       //接收状态标记	  
  
void uart_init(u32 bound){
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b088      	sub	sp, #32
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
    //GPIO端口设置
    GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	 
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1|RCC_APB2Periph_GPIOA, ENABLE);	//使能USART1，GPIOA时钟
 8009ccc:	f244 0004 	movw	r0, #16388	; 0x4004
 8009cd0:	f04f 0101 	mov.w	r1, #1
 8009cd4:	f7fc f934 	bl	8005f40 <RCC_APB2PeriphClockCmd>
     //USART1_TX   PA.9
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9; //PA.9
 8009cd8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009cdc:	83bb      	strh	r3, [r7, #28]
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8009cde:	f04f 0303 	mov.w	r3, #3
 8009ce2:	77bb      	strb	r3, [r7, #30]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;	//复用推挽输出
 8009ce4:	f04f 0318 	mov.w	r3, #24
 8009ce8:	77fb      	strb	r3, [r7, #31]
    GPIO_Init(GPIOA, &GPIO_InitStructure);
 8009cea:	f107 031c 	add.w	r3, r7, #28
 8009cee:	4824      	ldr	r0, [pc, #144]	; (8009d80 <uart_init+0xbc>)
 8009cf0:	4619      	mov	r1, r3
 8009cf2:	f7fa fd3f 	bl	8004774 <GPIO_Init>
   
    //USART1_RX	  PA.10
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8009cf6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009cfa:	83bb      	strh	r3, [r7, #28]
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;//浮空输入
 8009cfc:	f04f 0304 	mov.w	r3, #4
 8009d00:	77fb      	strb	r3, [r7, #31]
    GPIO_Init(GPIOA, &GPIO_InitStructure);  
 8009d02:	f107 031c 	add.w	r3, r7, #28
 8009d06:	481e      	ldr	r0, [pc, #120]	; (8009d80 <uart_init+0xbc>)
 8009d08:	4619      	mov	r1, r3
 8009d0a:	f7fa fd33 	bl	8004774 <GPIO_Init>

   //Usart1 NVIC 配置

    NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
 8009d0e:	f04f 0325 	mov.w	r3, #37	; 0x25
 8009d12:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=3 ;//抢占优先级3
 8009d14:	f04f 0303 	mov.w	r3, #3
 8009d18:	727b      	strb	r3, [r7, #9]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;		//子优先级3
 8009d1a:	f04f 0303 	mov.w	r3, #3
 8009d1e:	72bb      	strb	r3, [r7, #10]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			//IRQ通道使能
 8009d20:	f04f 0301 	mov.w	r3, #1
 8009d24:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);	//根据指定的参数初始化VIC寄存器
 8009d26:	f107 0308 	add.w	r3, r7, #8
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	f7f6 fbe6 	bl	80004fc <NVIC_Init>
  
   //USART 初始化设置

	USART_InitStructure.USART_BaudRate = bound;//一般设置为9600;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	60fb      	str	r3, [r7, #12]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;//字长为8位数据格式
 8009d34:	f04f 0300 	mov.w	r3, #0
 8009d38:	823b      	strh	r3, [r7, #16]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;//一个停止位
 8009d3a:	f04f 0300 	mov.w	r3, #0
 8009d3e:	827b      	strh	r3, [r7, #18]
	USART_InitStructure.USART_Parity = USART_Parity_No;//无奇偶校验位
 8009d40:	f04f 0300 	mov.w	r3, #0
 8009d44:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;//无硬件数据流控制
 8009d46:	f04f 0300 	mov.w	r3, #0
 8009d4a:	833b      	strh	r3, [r7, #24]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;	//收发模式
 8009d4c:	f04f 030c 	mov.w	r3, #12
 8009d50:	82fb      	strh	r3, [r7, #22]

    USART_Init(USART1, &USART_InitStructure); //初始化串口
 8009d52:	f107 030c 	add.w	r3, r7, #12
 8009d56:	480b      	ldr	r0, [pc, #44]	; (8009d84 <uart_init+0xc0>)
 8009d58:	4619      	mov	r1, r3
 8009d5a:	f7ff f9fb 	bl	8009154 <USART_Init>
    USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);//开启中断
 8009d5e:	4809      	ldr	r0, [pc, #36]	; (8009d84 <uart_init+0xc0>)
 8009d60:	f240 5125 	movw	r1, #1317	; 0x525
 8009d64:	f04f 0201 	mov.w	r2, #1
 8009d68:	f7ff fb4a 	bl	8009400 <USART_ITConfig>
    USART_Cmd(USART1, ENABLE);                    //使能串口 
 8009d6c:	4805      	ldr	r0, [pc, #20]	; (8009d84 <uart_init+0xc0>)
 8009d6e:	f04f 0101 	mov.w	r1, #1
 8009d72:	f7ff fb25 	bl	80093c0 <USART_Cmd>

}
 8009d76:	f107 0720 	add.w	r7, r7, #32
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	bd80      	pop	{r7, pc}
 8009d7e:	bf00      	nop
 8009d80:	40010800 	andmi	r0, r1, r0, lsl #16
 8009d84:	40013800 	andmi	r3, r1, r0, lsl #16

08009d88 <USART1_IRQHandler>:

void USART1_IRQHandler(void)                	//串口1中断服务程序
	{
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	b082      	sub	sp, #8
 8009d8c:	af00      	add	r7, sp, #0
	u8 Res;
#ifdef OS_TICKS_PER_SEC	 	//如果时钟节拍数定义了,说明要使用ucosII了.
	OSIntEnter();    
#endif
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)  //接收中断(接收到的数据必须是0x0d 0x0a结尾)
 8009d8e:	4829      	ldr	r0, [pc, #164]	; (8009e34 <USART1_IRQHandler+0xac>)
 8009d90:	f240 5125 	movw	r1, #1317	; 0x525
 8009d94:	f7ff fdc2 	bl	800991c <USART_GetITStatus>
 8009d98:	4603      	mov	r3, r0
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d045      	beq.n	8009e2a <USART1_IRQHandler+0xa2>
		{
		Res =USART_ReceiveData(USART1);//(USART1->DR);	//读取接收到的数据
 8009d9e:	4825      	ldr	r0, [pc, #148]	; (8009e34 <USART1_IRQHandler+0xac>)
 8009da0:	f7ff fc4c 	bl	800963c <USART_ReceiveData>
 8009da4:	4603      	mov	r3, r0
 8009da6:	71fb      	strb	r3, [r7, #7]
		
		if((USART_RX_STA&0x8000)==0)//接收未完成
 8009da8:	4b23      	ldr	r3, [pc, #140]	; (8009e38 <USART1_IRQHandler+0xb0>)
 8009daa:	881b      	ldrh	r3, [r3, #0]
 8009dac:	b29b      	uxth	r3, r3
 8009dae:	b21b      	sxth	r3, r3
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	db3a      	blt.n	8009e2a <USART1_IRQHandler+0xa2>
			{
			if(USART_RX_STA&0x4000)//接收到了0x0d
 8009db4:	4b20      	ldr	r3, [pc, #128]	; (8009e38 <USART1_IRQHandler+0xb0>)
 8009db6:	881b      	ldrh	r3, [r3, #0]
 8009db8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d011      	beq.n	8009de4 <USART1_IRQHandler+0x5c>
				{
				if(Res!=0x0a)USART_RX_STA=0;//接收错误,重新开始
 8009dc0:	79fb      	ldrb	r3, [r7, #7]
 8009dc2:	2b0a      	cmp	r3, #10
 8009dc4:	d004      	beq.n	8009dd0 <USART1_IRQHandler+0x48>
 8009dc6:	4b1c      	ldr	r3, [pc, #112]	; (8009e38 <USART1_IRQHandler+0xb0>)
 8009dc8:	f04f 0200 	mov.w	r2, #0
 8009dcc:	801a      	strh	r2, [r3, #0]
 8009dce:	e02c      	b.n	8009e2a <USART1_IRQHandler+0xa2>
				else USART_RX_STA|=0x8000;	//接收完成了 
 8009dd0:	4b19      	ldr	r3, [pc, #100]	; (8009e38 <USART1_IRQHandler+0xb0>)
 8009dd2:	881b      	ldrh	r3, [r3, #0]
 8009dd4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009dd8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009ddc:	b29a      	uxth	r2, r3
 8009dde:	4b16      	ldr	r3, [pc, #88]	; (8009e38 <USART1_IRQHandler+0xb0>)
 8009de0:	801a      	strh	r2, [r3, #0]
 8009de2:	e022      	b.n	8009e2a <USART1_IRQHandler+0xa2>
				}
			else //还没收到0X0D
				{	
				if(Res==0x0d)USART_RX_STA|=0x4000;
 8009de4:	79fb      	ldrb	r3, [r7, #7]
 8009de6:	2b0d      	cmp	r3, #13
 8009de8:	d107      	bne.n	8009dfa <USART1_IRQHandler+0x72>
 8009dea:	4b13      	ldr	r3, [pc, #76]	; (8009e38 <USART1_IRQHandler+0xb0>)
 8009dec:	881b      	ldrh	r3, [r3, #0]
 8009dee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009df2:	b29a      	uxth	r2, r3
 8009df4:	4b10      	ldr	r3, [pc, #64]	; (8009e38 <USART1_IRQHandler+0xb0>)
 8009df6:	801a      	strh	r2, [r3, #0]
 8009df8:	e017      	b.n	8009e2a <USART1_IRQHandler+0xa2>
				else
					{
					USART_RX_BUF[USART_RX_STA&0X3FFF]=Res ;
 8009dfa:	4b0f      	ldr	r3, [pc, #60]	; (8009e38 <USART1_IRQHandler+0xb0>)
 8009dfc:	881b      	ldrh	r3, [r3, #0]
 8009dfe:	ea4f 4383 	mov.w	r3, r3, lsl #18
 8009e02:	ea4f 4393 	mov.w	r3, r3, lsr #18
 8009e06:	4a0d      	ldr	r2, [pc, #52]	; (8009e3c <USART1_IRQHandler+0xb4>)
 8009e08:	79f9      	ldrb	r1, [r7, #7]
 8009e0a:	54d1      	strb	r1, [r2, r3]
					USART_RX_STA++;
 8009e0c:	4b0a      	ldr	r3, [pc, #40]	; (8009e38 <USART1_IRQHandler+0xb0>)
 8009e0e:	881b      	ldrh	r3, [r3, #0]
 8009e10:	f103 0301 	add.w	r3, r3, #1
 8009e14:	b29a      	uxth	r2, r3
 8009e16:	4b08      	ldr	r3, [pc, #32]	; (8009e38 <USART1_IRQHandler+0xb0>)
 8009e18:	801a      	strh	r2, [r3, #0]
					if(USART_RX_STA>(USART_REC_LEN-1))USART_RX_STA=0;//接收数据错误,重新开始接收	  
 8009e1a:	4b07      	ldr	r3, [pc, #28]	; (8009e38 <USART1_IRQHandler+0xb0>)
 8009e1c:	881b      	ldrh	r3, [r3, #0]
 8009e1e:	2bc7      	cmp	r3, #199	; 0xc7
 8009e20:	d903      	bls.n	8009e2a <USART1_IRQHandler+0xa2>
 8009e22:	4b05      	ldr	r3, [pc, #20]	; (8009e38 <USART1_IRQHandler+0xb0>)
 8009e24:	f04f 0200 	mov.w	r2, #0
 8009e28:	801a      	strh	r2, [r3, #0]
			}   		 
     } 
#ifdef OS_TICKS_PER_SEC	 	//如果时钟节拍数定义了,说明要使用ucosII了.
	OSIntExit();  											 
#endif
} 
 8009e2a:	f107 0708 	add.w	r7, r7, #8
 8009e2e:	46bd      	mov	sp, r7
 8009e30:	bd80      	pop	{r7, pc}
 8009e32:	bf00      	nop
 8009e34:	40013800 	andmi	r3, r1, r0, lsl #16
 8009e38:	6000002c 	andvs	r0, r0, ip, lsr #32
 8009e3c:	60000030 	andvs	r0, r0, r0, lsr r0

08009e40 <main>:
//ALIENTEK战舰STM32开发板实验1
//跑马灯实验  
//技术支持：www.openedv.com
//广州市星翼电子科技有限公司
 int main(void)
 {	
 8009e40:	b580      	push	{r7, lr}
 8009e42:	af00      	add	r7, sp, #0
	delay_init();	    	 //延时函数初始化	  
 8009e44:	f7ff fe7e 	bl	8009b44 <delay_init>
	LED_Init();		  	//初始化与LED连接的硬件接口
 8009e48:	f7f6 fb12 	bl	8000470 <LED_Init>
	while(1)
	{
		GPIO_ResetBits(GPIOB,GPIO_Pin_5);
 8009e4c:	480e      	ldr	r0, [pc, #56]	; (8009e88 <main+0x48>)
 8009e4e:	f04f 0120 	mov.w	r1, #32
 8009e52:	f7fa fde3 	bl	8004a1c <GPIO_ResetBits>
		GPIO_SetBits(GPIOE,GPIO_Pin_5);
 8009e56:	480d      	ldr	r0, [pc, #52]	; (8009e8c <main+0x4c>)
 8009e58:	f04f 0120 	mov.w	r1, #32
 8009e5c:	f7fa fdd0 	bl	8004a00 <GPIO_SetBits>
		delay_ms(300);
 8009e60:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8009e64:	f7ff fecc 	bl	8009c00 <delay_ms>
		GPIO_SetBits(GPIOB,GPIO_Pin_5);
 8009e68:	4807      	ldr	r0, [pc, #28]	; (8009e88 <main+0x48>)
 8009e6a:	f04f 0120 	mov.w	r1, #32
 8009e6e:	f7fa fdc7 	bl	8004a00 <GPIO_SetBits>
		GPIO_ResetBits(GPIOE,GPIO_Pin_5);
 8009e72:	4806      	ldr	r0, [pc, #24]	; (8009e8c <main+0x4c>)
 8009e74:	f04f 0120 	mov.w	r1, #32
 8009e78:	f7fa fdd0 	bl	8004a1c <GPIO_ResetBits>
		delay_ms(300);
 8009e7c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8009e80:	f7ff febe 	bl	8009c00 <delay_ms>
	}
 8009e84:	e7e2      	b.n	8009e4c <main+0xc>
 8009e86:	bf00      	nop
 8009e88:	40010c00 	andmi	r0, r1, r0, lsl #24
 8009e8c:	40011800 	andmi	r1, r1, r0, lsl #16

08009e90 <NMI_Handler>:
#include "stm32f10x_it.h" 


 
void NMI_Handler(void)
{
 8009e90:	b480      	push	{r7}
 8009e92:	af00      	add	r7, sp, #0
}
 8009e94:	46bd      	mov	sp, r7
 8009e96:	bc80      	pop	{r7}
 8009e98:	4770      	bx	lr
 8009e9a:	bf00      	nop

08009e9c <HardFault_Handler>:
 
void HardFault_Handler(void)
{
 8009e9c:	b480      	push	{r7}
 8009e9e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8009ea0:	e7fe      	b.n	8009ea0 <HardFault_Handler+0x4>
 8009ea2:	bf00      	nop

08009ea4 <MemManage_Handler>:
}
 
void MemManage_Handler(void)
{
 8009ea4:	b480      	push	{r7}
 8009ea6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8009ea8:	e7fe      	b.n	8009ea8 <MemManage_Handler+0x4>
 8009eaa:	bf00      	nop

08009eac <BusFault_Handler>:
}

 
void BusFault_Handler(void)
{
 8009eac:	b480      	push	{r7}
 8009eae:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8009eb0:	e7fe      	b.n	8009eb0 <BusFault_Handler+0x4>
 8009eb2:	bf00      	nop

08009eb4 <UsageFault_Handler>:
}
 
void UsageFault_Handler(void)
{
 8009eb4:	b480      	push	{r7}
 8009eb6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8009eb8:	e7fe      	b.n	8009eb8 <UsageFault_Handler+0x4>
 8009eba:	bf00      	nop

08009ebc <SVC_Handler>:
}
 
void SVC_Handler(void)
{
 8009ebc:	b480      	push	{r7}
 8009ebe:	af00      	add	r7, sp, #0
}
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	bc80      	pop	{r7}
 8009ec4:	4770      	bx	lr
 8009ec6:	bf00      	nop

08009ec8 <DebugMon_Handler>:
 
void DebugMon_Handler(void)
{
 8009ec8:	b480      	push	{r7}
 8009eca:	af00      	add	r7, sp, #0
}
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	bc80      	pop	{r7}
 8009ed0:	4770      	bx	lr
 8009ed2:	bf00      	nop

08009ed4 <PendSV_Handler>:
 
void PendSV_Handler(void)
{
 8009ed4:	b480      	push	{r7}
 8009ed6:	af00      	add	r7, sp, #0
}
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	bc80      	pop	{r7}
 8009edc:	4770      	bx	lr
 8009ede:	bf00      	nop

08009ee0 <SysTick_Handler>:
 
void SysTick_Handler(void)
{
 8009ee0:	b480      	push	{r7}
 8009ee2:	af00      	add	r7, sp, #0
}
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	bc80      	pop	{r7}
 8009ee8:	4770      	bx	lr
 8009eea:	bf00      	nop

08009eec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8009eec:	b580      	push	{r7, lr}
 8009eee:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8009ef0:	4b15      	ldr	r3, [pc, #84]	; (8009f48 <SystemInit+0x5c>)
 8009ef2:	4a15      	ldr	r2, [pc, #84]	; (8009f48 <SystemInit+0x5c>)
 8009ef4:	6812      	ldr	r2, [r2, #0]
 8009ef6:	f042 0201 	orr.w	r2, r2, #1
 8009efa:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8009efc:	4a12      	ldr	r2, [pc, #72]	; (8009f48 <SystemInit+0x5c>)
 8009efe:	4b12      	ldr	r3, [pc, #72]	; (8009f48 <SystemInit+0x5c>)
 8009f00:	6859      	ldr	r1, [r3, #4]
 8009f02:	4b12      	ldr	r3, [pc, #72]	; (8009f4c <SystemInit+0x60>)
 8009f04:	400b      	ands	r3, r1
 8009f06:	6053      	str	r3, [r2, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8009f08:	4a0f      	ldr	r2, [pc, #60]	; (8009f48 <SystemInit+0x5c>)
 8009f0a:	4b0f      	ldr	r3, [pc, #60]	; (8009f48 <SystemInit+0x5c>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8009f12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009f16:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8009f18:	4b0b      	ldr	r3, [pc, #44]	; (8009f48 <SystemInit+0x5c>)
 8009f1a:	4a0b      	ldr	r2, [pc, #44]	; (8009f48 <SystemInit+0x5c>)
 8009f1c:	6812      	ldr	r2, [r2, #0]
 8009f1e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009f22:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8009f24:	4b08      	ldr	r3, [pc, #32]	; (8009f48 <SystemInit+0x5c>)
 8009f26:	4a08      	ldr	r2, [pc, #32]	; (8009f48 <SystemInit+0x5c>)
 8009f28:	6852      	ldr	r2, [r2, #4]
 8009f2a:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8009f2e:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8009f30:	4b05      	ldr	r3, [pc, #20]	; (8009f48 <SystemInit+0x5c>)
 8009f32:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8009f36:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8009f38:	f000 f87e 	bl	800a038 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8009f3c:	4b04      	ldr	r3, [pc, #16]	; (8009f50 <SystemInit+0x64>)
 8009f3e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009f42:	609a      	str	r2, [r3, #8]
#endif 
}
 8009f44:	bd80      	pop	{r7, pc}
 8009f46:	bf00      	nop
 8009f48:	40021000 	andmi	r1, r2, r0
 8009f4c:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000
 8009f50:	e000ed00 	and	lr, r0, r0, lsl #26

08009f54 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8009f54:	b480      	push	{r7}
 8009f56:	b085      	sub	sp, #20
 8009f58:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8009f5a:	f04f 0300 	mov.w	r3, #0
 8009f5e:	60fb      	str	r3, [r7, #12]
 8009f60:	f04f 0300 	mov.w	r3, #0
 8009f64:	60bb      	str	r3, [r7, #8]
 8009f66:	f04f 0300 	mov.w	r3, #0
 8009f6a:	607b      	str	r3, [r7, #4]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8009f6c:	4b2d      	ldr	r3, [pc, #180]	; (800a024 <SystemCoreClockUpdate+0xd0>)
 8009f6e:	685b      	ldr	r3, [r3, #4]
 8009f70:	f003 030c 	and.w	r3, r3, #12
 8009f74:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	2b04      	cmp	r3, #4
 8009f7a:	d007      	beq.n	8009f8c <SystemCoreClockUpdate+0x38>
 8009f7c:	2b08      	cmp	r3, #8
 8009f7e:	d009      	beq.n	8009f94 <SystemCoreClockUpdate+0x40>
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d135      	bne.n	8009ff0 <SystemCoreClockUpdate+0x9c>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8009f84:	4b28      	ldr	r3, [pc, #160]	; (800a028 <SystemCoreClockUpdate+0xd4>)
 8009f86:	4a29      	ldr	r2, [pc, #164]	; (800a02c <SystemCoreClockUpdate+0xd8>)
 8009f88:	601a      	str	r2, [r3, #0]
      break;
 8009f8a:	e035      	b.n	8009ff8 <SystemCoreClockUpdate+0xa4>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8009f8c:	4b26      	ldr	r3, [pc, #152]	; (800a028 <SystemCoreClockUpdate+0xd4>)
 8009f8e:	4a27      	ldr	r2, [pc, #156]	; (800a02c <SystemCoreClockUpdate+0xd8>)
 8009f90:	601a      	str	r2, [r3, #0]
      break;
 8009f92:	e031      	b.n	8009ff8 <SystemCoreClockUpdate+0xa4>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8009f94:	4b23      	ldr	r3, [pc, #140]	; (800a024 <SystemCoreClockUpdate+0xd0>)
 8009f96:	685b      	ldr	r3, [r3, #4]
 8009f98:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8009f9c:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8009f9e:	4b21      	ldr	r3, [pc, #132]	; (800a024 <SystemCoreClockUpdate+0xd0>)
 8009fa0:	685b      	ldr	r3, [r3, #4]
 8009fa2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009fa6:	607b      	str	r3, [r7, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8009fa8:	68bb      	ldr	r3, [r7, #8]
 8009faa:	ea4f 4393 	mov.w	r3, r3, lsr #18
 8009fae:	f103 0302 	add.w	r3, r3, #2
 8009fb2:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d106      	bne.n	8009fc8 <SystemCoreClockUpdate+0x74>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8009fba:	68bb      	ldr	r3, [r7, #8]
 8009fbc:	4a1c      	ldr	r2, [pc, #112]	; (800a030 <SystemCoreClockUpdate+0xdc>)
 8009fbe:	fb02 f203 	mul.w	r2, r2, r3
 8009fc2:	4b19      	ldr	r3, [pc, #100]	; (800a028 <SystemCoreClockUpdate+0xd4>)
 8009fc4:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8009fc6:	e017      	b.n	8009ff8 <SystemCoreClockUpdate+0xa4>
       prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
       /* HSE oscillator clock selected as PREDIV1 clock entry */
       SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 #else
        /* HSE selected as PLL clock entry */
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8009fc8:	4b16      	ldr	r3, [pc, #88]	; (800a024 <SystemCoreClockUpdate+0xd0>)
 8009fca:	685b      	ldr	r3, [r3, #4]
 8009fcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d006      	beq.n	8009fe2 <SystemCoreClockUpdate+0x8e>
        {/* HSE oscillator clock divided by 2 */
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	4a16      	ldr	r2, [pc, #88]	; (800a030 <SystemCoreClockUpdate+0xdc>)
 8009fd8:	fb02 f203 	mul.w	r2, r2, r3
 8009fdc:	4b12      	ldr	r3, [pc, #72]	; (800a028 <SystemCoreClockUpdate+0xd4>)
 8009fde:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8009fe0:	e00a      	b.n	8009ff8 <SystemCoreClockUpdate+0xa4>
        {/* HSE oscillator clock divided by 2 */
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
        }
        else
        {
          SystemCoreClock = HSE_VALUE * pllmull;
 8009fe2:	68bb      	ldr	r3, [r7, #8]
 8009fe4:	4a11      	ldr	r2, [pc, #68]	; (800a02c <SystemCoreClockUpdate+0xd8>)
 8009fe6:	fb02 f203 	mul.w	r2, r2, r3
 8009fea:	4b0f      	ldr	r3, [pc, #60]	; (800a028 <SystemCoreClockUpdate+0xd4>)
 8009fec:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8009fee:	e003      	b.n	8009ff8 <SystemCoreClockUpdate+0xa4>

    default:
      SystemCoreClock = HSI_VALUE;
 8009ff0:	4b0d      	ldr	r3, [pc, #52]	; (800a028 <SystemCoreClockUpdate+0xd4>)
 8009ff2:	4a0e      	ldr	r2, [pc, #56]	; (800a02c <SystemCoreClockUpdate+0xd8>)
 8009ff4:	601a      	str	r2, [r3, #0]
      break;
 8009ff6:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8009ff8:	4b0a      	ldr	r3, [pc, #40]	; (800a024 <SystemCoreClockUpdate+0xd0>)
 8009ffa:	685b      	ldr	r3, [r3, #4]
 8009ffc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a000:	ea4f 1313 	mov.w	r3, r3, lsr #4
 800a004:	4a0b      	ldr	r2, [pc, #44]	; (800a034 <SystemCoreClockUpdate+0xe0>)
 800a006:	5cd3      	ldrb	r3, [r2, r3]
 800a008:	b2db      	uxtb	r3, r3
 800a00a:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 800a00c:	4b06      	ldr	r3, [pc, #24]	; (800a028 <SystemCoreClockUpdate+0xd4>)
 800a00e:	681a      	ldr	r2, [r3, #0]
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	fa22 f203 	lsr.w	r2, r2, r3
 800a016:	4b04      	ldr	r3, [pc, #16]	; (800a028 <SystemCoreClockUpdate+0xd4>)
 800a018:	601a      	str	r2, [r3, #0]
}
 800a01a:	f107 0714 	add.w	r7, r7, #20
 800a01e:	46bd      	mov	sp, r7
 800a020:	bc80      	pop	{r7}
 800a022:	4770      	bx	lr
 800a024:	40021000 	andmi	r1, r2, r0
 800a028:	60000014 	andvs	r0, r0, r4, lsl r0
 800a02c:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 800a030:	003d0900 	eorseq	r0, sp, r0, lsl #18
 800a034:	60000018 	andvs	r0, r0, r8, lsl r0

0800a038 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 800a03c:	f000 f802 	bl	800a044 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 800a040:	bd80      	pop	{r7, pc}
 800a042:	bf00      	nop

0800a044 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 800a044:	b480      	push	{r7}
 800a046:	b083      	sub	sp, #12
 800a048:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800a04a:	f04f 0300 	mov.w	r3, #0
 800a04e:	607b      	str	r3, [r7, #4]
 800a050:	f04f 0300 	mov.w	r3, #0
 800a054:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800a056:	4b3b      	ldr	r3, [pc, #236]	; (800a144 <SetSysClockTo72+0x100>)
 800a058:	4a3a      	ldr	r2, [pc, #232]	; (800a144 <SetSysClockTo72+0x100>)
 800a05a:	6812      	ldr	r2, [r2, #0]
 800a05c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800a060:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800a062:	4b38      	ldr	r3, [pc, #224]	; (800a144 <SetSysClockTo72+0x100>)
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a06a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	f103 0301 	add.w	r3, r3, #1
 800a072:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d103      	bne.n	800a082 <SetSysClockTo72+0x3e>
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800a080:	d1ef      	bne.n	800a062 <SetSysClockTo72+0x1e>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800a082:	4b30      	ldr	r3, [pc, #192]	; (800a144 <SetSysClockTo72+0x100>)
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d003      	beq.n	800a096 <SetSysClockTo72+0x52>
  {
    HSEStatus = (uint32_t)0x01;
 800a08e:	f04f 0301 	mov.w	r3, #1
 800a092:	603b      	str	r3, [r7, #0]
 800a094:	e002      	b.n	800a09c <SetSysClockTo72+0x58>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800a096:	f04f 0300 	mov.w	r3, #0
 800a09a:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 800a09c:	683b      	ldr	r3, [r7, #0]
 800a09e:	2b01      	cmp	r3, #1
 800a0a0:	d14b      	bne.n	800a13a <SetSysClockTo72+0xf6>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 800a0a2:	4b29      	ldr	r3, [pc, #164]	; (800a148 <SetSysClockTo72+0x104>)
 800a0a4:	4a28      	ldr	r2, [pc, #160]	; (800a148 <SetSysClockTo72+0x104>)
 800a0a6:	6812      	ldr	r2, [r2, #0]
 800a0a8:	f042 0210 	orr.w	r2, r2, #16
 800a0ac:	601a      	str	r2, [r3, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 800a0ae:	4b26      	ldr	r3, [pc, #152]	; (800a148 <SetSysClockTo72+0x104>)
 800a0b0:	4a25      	ldr	r2, [pc, #148]	; (800a148 <SetSysClockTo72+0x104>)
 800a0b2:	6812      	ldr	r2, [r2, #0]
 800a0b4:	f022 0203 	bic.w	r2, r2, #3
 800a0b8:	601a      	str	r2, [r3, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 800a0ba:	4b23      	ldr	r3, [pc, #140]	; (800a148 <SetSysClockTo72+0x104>)
 800a0bc:	4a22      	ldr	r2, [pc, #136]	; (800a148 <SetSysClockTo72+0x104>)
 800a0be:	6812      	ldr	r2, [r2, #0]
 800a0c0:	f042 0202 	orr.w	r2, r2, #2
 800a0c4:	601a      	str	r2, [r3, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800a0c6:	4b1f      	ldr	r3, [pc, #124]	; (800a144 <SetSysClockTo72+0x100>)
 800a0c8:	4a1e      	ldr	r2, [pc, #120]	; (800a144 <SetSysClockTo72+0x100>)
 800a0ca:	6852      	ldr	r2, [r2, #4]
 800a0cc:	605a      	str	r2, [r3, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800a0ce:	4b1d      	ldr	r3, [pc, #116]	; (800a144 <SetSysClockTo72+0x100>)
 800a0d0:	4a1c      	ldr	r2, [pc, #112]	; (800a144 <SetSysClockTo72+0x100>)
 800a0d2:	6852      	ldr	r2, [r2, #4]
 800a0d4:	605a      	str	r2, [r3, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 800a0d6:	4b1b      	ldr	r3, [pc, #108]	; (800a144 <SetSysClockTo72+0x100>)
 800a0d8:	4a1a      	ldr	r2, [pc, #104]	; (800a144 <SetSysClockTo72+0x100>)
 800a0da:	6852      	ldr	r2, [r2, #4]
 800a0dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a0e0:	605a      	str	r2, [r3, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 800a0e2:	4b18      	ldr	r3, [pc, #96]	; (800a144 <SetSysClockTo72+0x100>)
 800a0e4:	4a17      	ldr	r2, [pc, #92]	; (800a144 <SetSysClockTo72+0x100>)
 800a0e6:	6852      	ldr	r2, [r2, #4]
 800a0e8:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 800a0ec:	605a      	str	r2, [r3, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 800a0ee:	4b15      	ldr	r3, [pc, #84]	; (800a144 <SetSysClockTo72+0x100>)
 800a0f0:	4a14      	ldr	r2, [pc, #80]	; (800a144 <SetSysClockTo72+0x100>)
 800a0f2:	6852      	ldr	r2, [r2, #4]
 800a0f4:	f442 12e8 	orr.w	r2, r2, #1900544	; 0x1d0000
 800a0f8:	605a      	str	r2, [r3, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800a0fa:	4b12      	ldr	r3, [pc, #72]	; (800a144 <SetSysClockTo72+0x100>)
 800a0fc:	4a11      	ldr	r2, [pc, #68]	; (800a144 <SetSysClockTo72+0x100>)
 800a0fe:	6812      	ldr	r2, [r2, #0]
 800a100:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800a104:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800a106:	bf00      	nop
 800a108:	4b0e      	ldr	r3, [pc, #56]	; (800a144 <SetSysClockTo72+0x100>)
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a110:	2b00      	cmp	r3, #0
 800a112:	d0f9      	beq.n	800a108 <SetSysClockTo72+0xc4>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800a114:	4b0b      	ldr	r3, [pc, #44]	; (800a144 <SetSysClockTo72+0x100>)
 800a116:	4a0b      	ldr	r2, [pc, #44]	; (800a144 <SetSysClockTo72+0x100>)
 800a118:	6852      	ldr	r2, [r2, #4]
 800a11a:	f022 0203 	bic.w	r2, r2, #3
 800a11e:	605a      	str	r2, [r3, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 800a120:	4b08      	ldr	r3, [pc, #32]	; (800a144 <SetSysClockTo72+0x100>)
 800a122:	4a08      	ldr	r2, [pc, #32]	; (800a144 <SetSysClockTo72+0x100>)
 800a124:	6852      	ldr	r2, [r2, #4]
 800a126:	f042 0202 	orr.w	r2, r2, #2
 800a12a:	605a      	str	r2, [r3, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 800a12c:	bf00      	nop
 800a12e:	4b05      	ldr	r3, [pc, #20]	; (800a144 <SetSysClockTo72+0x100>)
 800a130:	685b      	ldr	r3, [r3, #4]
 800a132:	f003 030c 	and.w	r3, r3, #12
 800a136:	2b08      	cmp	r3, #8
 800a138:	d1f9      	bne.n	800a12e <SetSysClockTo72+0xea>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 800a13a:	f107 070c 	add.w	r7, r7, #12
 800a13e:	46bd      	mov	sp, r7
 800a140:	bc80      	pop	{r7}
 800a142:	4770      	bx	lr
 800a144:	40021000 	andmi	r1, r2, r0
 800a148:	40022000 	andmi	r2, r2, r0
 800a14c:	0800a1b0 	stmdaeq	r0, {r4, r5, r7, r8, sp, pc}
 800a150:	60000000 	andvs	r0, r0, r0
 800a154:	60000028 	andvs	r0, r0, r8, lsr #32
 800a158:	60000028 	andvs	r0, r0, r8, lsr #32
 800a15c:	60000160 	andvs	r0, r0, r0, ror #2

0800a160 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800a160:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800a162:	f000 b804 	b.w	800a16e <LoopCopyDataInit>

0800a166 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800a166:	4b0c      	ldr	r3, [pc, #48]	; (800a198 <LoopFillZerobss+0x12>)
  ldr  r3, [r3, r1]
 800a168:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800a16a:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800a16c:	3104      	adds	r1, #4

0800a16e <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800a16e:	480b      	ldr	r0, [pc, #44]	; (800a19c <LoopFillZerobss+0x16>)
  ldr  r3, =_edata
 800a170:	4b0b      	ldr	r3, [pc, #44]	; (800a1a0 <LoopFillZerobss+0x1a>)
  adds  r2, r0, r1
 800a172:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800a174:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800a176:	f4ff aff6 	bcc.w	800a166 <CopyDataInit>
  ldr  r2, =_sbss
 800a17a:	4a0a      	ldr	r2, [pc, #40]	; (800a1a4 <LoopFillZerobss+0x1e>)
  b  LoopFillZerobss
 800a17c:	f000 b803 	b.w	800a186 <LoopFillZerobss>

0800a180 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800a180:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800a182:	f842 3b04 	str.w	r3, [r2], #4

0800a186 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800a186:	4b08      	ldr	r3, [pc, #32]	; (800a1a8 <LoopFillZerobss+0x22>)
  cmp  r2, r3
 800a188:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800a18a:	f4ff aff9 	bcc.w	800a180 <FillZerobss>
/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800a18e:	f7ff fead 	bl	8009eec <SystemInit>
/* Call the applications entry point.*/
  bl  main
 800a192:	f7ff fe55 	bl	8009e40 <main>
  bx  lr    
 800a196:	4770      	bx	lr
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 800a198:	0800a1b0 	stmdaeq	r0, {r4, r5, r7, r8, sp, pc}
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800a19c:	60000000 	andvs	r0, r0, r0
  ldr  r3, =_edata
 800a1a0:	60000028 	andvs	r0, r0, r8, lsr #32
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 800a1a4:	60000028 	andvs	r0, r0, r8, lsr #32
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800a1a8:	60000160 	andvs	r0, r0, r0, ror #2

0800a1ac <ADC1_2_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800a1ac:	f7ff bffe 	b.w	800a1ac <ADC1_2_IRQHandler>

Disassembly of section .data:

60000000 <_sdata>:
60000000:	00000000 	andeq	r0, r0, r0
60000004:	04030201 	streq	r0, [r3], #-513	; 0xfffffdff
60000008:	04030201 	streq	r0, [r3], #-513	; 0xfffffdff
6000000c:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

60000010 <ADCPrescTable>:
60000010:	08060402 	stmdaeq	r6, {r1, sl}

60000014 <SystemCoreClock>:
60000014:	044aa200 	strbeq	sl, [sl], #-512	; 0xfffffe00

60000018 <AHBPrescTable>:
	...
60000020:	04030201 	streq	r0, [r3], #-513	; 0xfffffdff
60000024:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

Disassembly of section .bss:

60000028 <_sbss>:
	...

6000002a <fac_ms>:
	...

6000002c <USART_RX_STA>:
6000002c:	00000000 	andeq	r0, r0, r0

60000030 <USART_RX_BUF>:
	...

600000f8 <__stdout>:
	...

Disassembly of section ._usrstack:

60000160 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__Stack_Size+0x10d0b24>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	302e3331 	eorcc	r3, lr, r1, lsr r3
  24:	33322d35 	teqcc	r2, #3392	; 0xd40
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00332e37 	eorseq	r2, r3, r7, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <__Stack_Size+0x45e3c>
  2c:	22061e01 	andcs	r1, r6, #1, 28
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	080001e4 	stmdaeq	r0, {r2, r5, r6, r7, r8}
  14:	0000028c 	andeq	r0, r0, ip, lsl #5
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	055e0002 	ldrbeq	r0, [lr, #-2]
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	08000470 	stmdaeq	r0, {r4, r5, r6, sl}
  34:	00000068 	andeq	r0, r0, r8, rrx
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	07660002 	strbeq	r0, [r6, -r2]!
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	080004d8 	stmdaeq	r0, {r3, r4, r6, r7, sl}
  54:	0000019c 	muleq	r0, ip, r1
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	0caa0002 	stceq	0, cr0, [sl], #8
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	08000674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl}
  74:	00000b00 	andeq	r0, r0, r0, lsl #22
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	18d50002 	ldmne	r5, {r1}^
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	08001174 	stmdaeq	r0, {r2, r4, r5, r6, r8, ip}
  94:	000001c8 	andeq	r0, r0, r8, asr #3
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	21530002 	cmpcs	r3, r2
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	0800133c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip}
  b4:	0000112e 	andeq	r1, r0, lr, lsr #2
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	2dbc0002 	ldccs	0, cr0, [ip, #8]!
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	0800246c 	stmdaeq	r0, {r2, r3, r5, r6, sl, sp}
  d4:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	31ff0002 	mvnscc	r0, r2
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	08002728 	stmdaeq	r0, {r3, r5, r8, r9, sl, sp}
  f4:	000000d4 	ldrdeq	r0, [r0], -r4
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	33fe0002 	mvnscc	r0, #2
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	080027fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, sp}
 114:	00000344 	andeq	r0, r0, r4, asr #6
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	38db0002 	ldmcc	fp, {r1}^
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	08002b40 	stmdaeq	r0, {r6, r8, r9, fp, sp}
 134:	00000074 	andeq	r0, r0, r4, ror r0
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	3a310002 	bcc	c40154 <__Stack_Size+0xc3ff54>
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	08002bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, sp}
 154:	00000438 	andeq	r0, r0, r8, lsr r4
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	3ed70002 	cdpcc	0, 13, cr0, cr7, cr2, {0}
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	08002fec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, fp, sp}
 174:	0000023c 	andeq	r0, r0, ip, lsr r2
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	42390002 	eorsmi	r0, r9, #2
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	08003228 	stmdaeq	r0, {r3, r5, r9, ip, sp}
 194:	000009d8 	ldrdeq	r0, [r0], -r8
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	4a670002 	bmi	19c01b4 <__Stack_Size+0x19bffb4>
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	08003c00 	stmdaeq	r0, {sl, fp, ip, sp}
 1b4:	00000a3c 	andeq	r0, r0, ip, lsr sl
	...
 1c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c4:	540c0002 	strpl	r0, [ip], #-2
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	0800463c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, lr}
 1d4:	000006ac 	andeq	r0, r0, ip, lsr #13
	...
 1e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1e4:	5b3a0002 	blpl	e801f4 <__Stack_Size+0xe7fff4>
 1e8:	00040000 	andeq	r0, r4, r0
 1ec:	00000000 	andeq	r0, r0, r0
 1f0:	08004ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp, lr}
 1f4:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
 200:	0000001c 	andeq	r0, r0, ip, lsl r0
 204:	66e80002 	strbtvs	r0, [r8], r2
 208:	00040000 	andeq	r0, r4, r0
 20c:	00000000 	andeq	r0, r0, r0
 210:	080056b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, ip, lr}
 214:	000000cc 	andeq	r0, r0, ip, asr #1
	...
 220:	0000001c 	andeq	r0, r0, ip, lsl r0
 224:	68e70002 	stmiavs	r7!, {r1}^
 228:	00040000 	andeq	r0, r4, r0
 22c:	00000000 	andeq	r0, r0, r0
 230:	08005784 	stmdaeq	r0, {r2, r7, r8, r9, sl, ip, lr}
 234:	000001d4 	ldrdeq	r0, [r0], -r4
	...
 240:	0000001c 	andeq	r0, r0, ip, lsl r0
 244:	6d460002 	stclvs	0, cr0, [r6, #-8]
 248:	00040000 	andeq	r0, r4, r0
 24c:	00000000 	andeq	r0, r0, r0
 250:	08005958 	stmdaeq	r0, {r3, r4, r6, r8, fp, ip, lr}
 254:	00000840 	andeq	r0, r0, r0, asr #16
	...
 260:	0000001c 	andeq	r0, r0, ip, lsl r0
 264:	76600002 	strbtvc	r0, [r0], -r2
 268:	00040000 	andeq	r0, r4, r0
 26c:	00000000 	andeq	r0, r0, r0
 270:	08006198 	stmdaeq	r0, {r3, r4, r7, r8, sp, lr}
 274:	000002d4 	ldrdeq	r0, [r0], -r4
	...
 280:	0000001c 	andeq	r0, r0, ip, lsl r0
 284:	7ad10002 	bvc	ff440294 <BootRAM+0xd630a35>
 288:	00040000 	andeq	r0, r4, r0
 28c:	00000000 	andeq	r0, r0, r0
 290:	0800646c 	stmdaeq	r0, {r2, r3, r5, r6, sl, sp, lr}
 294:	00000554 	andeq	r0, r0, r4, asr r5
	...
 2a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2a4:	83770002 	cmnhi	r7, #2
 2a8:	00040000 	andeq	r0, r4, r0
 2ac:	00000000 	andeq	r0, r0, r0
 2b0:	080069c0 	stmdaeq	r0, {r6, r7, r8, fp, sp, lr}
 2b4:	0000077c 	andeq	r0, r0, ip, ror r7
	...
 2c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2c4:	8cf80002 	ldclhi	0, cr0, [r8], #8
 2c8:	00040000 	andeq	r0, r4, r0
 2cc:	00000000 	andeq	r0, r0, r0
 2d0:	0800713c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip, sp, lr}
 2d4:	00001f4c 	andeq	r1, r0, ip, asr #30
	...
 2e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2e4:	ab640002 	blge	19002f4 <__Stack_Size+0x19000f4>
 2e8:	00040000 	andeq	r0, r4, r0
 2ec:	00000000 	andeq	r0, r0, r0
 2f0:	08009088 	stmdaeq	r0, {r3, r7, ip, pc}
 2f4:	0000099a 	muleq	r0, sl, r9
	...
 300:	0000001c 	andeq	r0, r0, ip, lsl r0
 304:	b5e60002 	strblt	r0, [r6, #2]!
 308:	00040000 	andeq	r0, r4, r0
 30c:	00000000 	andeq	r0, r0, r0
 310:	08009a24 	stmdaeq	r0, {r2, r5, r9, fp, ip, pc}
 314:	00000120 	andeq	r0, r0, r0, lsr #2
	...
 320:	0000001c 	andeq	r0, r0, ip, lsl r0
 324:	b81c0002 	ldmdalt	ip, {r1}
 328:	00040000 	andeq	r0, r4, r0
 32c:	00000000 	andeq	r0, r0, r0
 330:	08009b44 	stmdaeq	r0, {r2, r6, r8, r9, fp, ip, pc}
 334:	00000128 	andeq	r0, r0, r8, lsr #2
	...
 340:	0000001c 	andeq	r0, r0, ip, lsl r0
 344:	b9f50002 	ldmiblt	r5!, {r1}^
 348:	00040000 	andeq	r0, r4, r0
 34c:	00000000 	andeq	r0, r0, r0
 350:	08009c6c 	stmdaeq	r0, {r2, r3, r5, r6, sl, fp, ip, pc}
 354:	0000000e 	andeq	r0, r0, lr
	...
 360:	0000001c 	andeq	r0, r0, ip, lsl r0
 364:	ba9c0002 	blt	fe700374 <BootRAM+0xc8f0b15>
 368:	00040000 	andeq	r0, r4, r0
 36c:	00000000 	andeq	r0, r0, r0
 370:	08009c7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, fp, ip, pc}
 374:	000001c4 	andeq	r0, r0, r4, asr #3
	...
 380:	0000001c 	andeq	r0, r0, ip, lsl r0
 384:	c96e0002 	stmdbgt	lr!, {r1}^
 388:	00040000 	andeq	r0, r4, r0
 38c:	00000000 	andeq	r0, r0, r0
 390:	08009e40 	stmdaeq	r0, {r6, r9, sl, fp, ip, pc}
 394:	00000050 	andeq	r0, r0, r0, asr r0
	...
 3a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 3a4:	caa80002 	bgt	fea003b4 <BootRAM+0xcbf0b55>
 3a8:	00040000 	andeq	r0, r4, r0
 3ac:	00000000 	andeq	r0, r0, r0
 3b0:	08009e90 	stmdaeq	r0, {r4, r7, r9, sl, fp, ip, pc}
 3b4:	0000005a 	andeq	r0, r0, sl, asr r0
	...
 3c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 3c4:	cbf40002 	blgt	ffd003d4 <BootRAM+0xdef0b75>
 3c8:	00040000 	andeq	r0, r4, r0
 3cc:	00000000 	andeq	r0, r0, r0
 3d0:	08009eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp, ip, pc}
 3d4:	00000260 	andeq	r0, r0, r0, ror #4
	...
 3e0:	00000024 	andeq	r0, r0, r4, lsr #32
 3e4:	d06d0002 	rsble	r0, sp, r2
 3e8:	00040000 	andeq	r0, r4, r0
 3ec:	00000000 	andeq	r0, r0, r0
 3f0:	0800a160 	stmdaeq	r0, {r5, r6, r8, sp, pc}
 3f4:	0000004c 	andeq	r0, r0, ip, asr #32
 3f8:	0800a1ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sp, pc}
 3fc:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	0000055a 	andeq	r0, r0, sl, asr r5
       4:	00000002 	andeq	r0, r0, r2
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000165 	andeq	r0, r0, r5, ror #2
      10:	00008401 	andeq	r8, r0, r1, lsl #8
      14:	0000ba00 	andeq	fp, r0, r0, lsl #20
      18:	0001e400 	andeq	lr, r1, r0, lsl #8
      1c:	00047008 	andeq	r7, r4, r8
      20:	00000008 	andeq	r0, r0, r8
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	000000a0 	andeq	r0, r0, r0, lsr #1
      2c:	00011c03 	andeq	r1, r1, r3, lsl #24
      30:	372a0200 	strcc	r0, [sl, -r0, lsl #4]!
      34:	02000000 	andeq	r0, r0, #0
      38:	009e0801 	addseq	r0, lr, r1, lsl #16
      3c:	91030000 	mrsls	r0, (UNDEF: 3)
      40:	02000001 	andeq	r0, r0, #1
      44:	00004935 	andeq	r4, r0, r5, lsr r9
      48:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
      4c:	00000186 	andeq	r0, r0, r6, lsl #3
      50:	00019003 	andeq	r9, r1, r3
      54:	5b360200 	blpl	d8085c <__Stack_Size+0xd8065c>
      58:	02000000 	andeq	r0, r0, #0
      5c:	00dc0702 	sbcseq	r0, ip, r2, lsl #14
      60:	9a030000 	bls	c0068 <__Stack_Size+0xbfe68>
      64:	02000001 	andeq	r0, r0, #1
      68:	00006d4f 	andeq	r6, r0, pc, asr #26
      6c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      70:	00000148 	andeq	r0, r0, r8, asr #2
      74:	00019903 	andeq	r9, r1, r3, lsl #18
      78:	7f500200 	svcvc	0x00500200
      7c:	02000000 	andeq	r0, r0, #0
      80:	010a0704 	tsteq	sl, r4, lsl #14
      84:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      88:	00014305 	andeq	r4, r1, r5, lsl #6
      8c:	07080200 	streq	r0, [r8, -r0, lsl #4]
      90:	00000105 	andeq	r0, r0, r5, lsl #2
      94:	69050404 	stmdbvs	r5, {r2, sl}
      98:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
      9c:	010f0704 	tsteq	pc, r4, lsl #14
      a0:	01050000 	mrseq	r0, (UNDEF: 5)
      a4:	00000070 	andeq	r0, r0, r0, ror r0
      a8:	0101bb01 	tsteq	r1, r1, lsl #22
      ac:	00000074 	andeq	r0, r0, r4, ror r0
      b0:	080001e4 	stmdaeq	r0, {r2, r5, r6, r7, r8}
      b4:	080001f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8}
      b8:	01007d02 	tsteq	r0, r2, lsl #26
      bc:	000000cf 	andeq	r0, r0, pc, asr #1
      c0:	0051ac06 	subseq	sl, r1, r6, lsl #24
      c4:	01bd0100 			; <UNDEFINED> instruction: 0x01bd0100
      c8:	00000074 	andeq	r0, r0, r4, ror r0
      cc:	07005401 	streq	r5, [r0, -r1, lsl #8]
      d0:	00007a01 	andeq	r7, r0, r1, lsl #20
      d4:	01ce0100 	biceq	r0, lr, r0, lsl #2
      d8:	0001f401 	andeq	pc, r1, r1, lsl #8
      dc:	0001fc08 	andeq	pc, r1, r8, lsl #24
      e0:	007d0208 	rsbseq	r0, sp, r8, lsl #4
      e4:	0000f801 	andeq	pc, r0, r1, lsl #16
      e8:	00430800 	subeq	r0, r3, r0, lsl #16
      ec:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
      f0:	00007401 	andeq	r7, r0, r1, lsl #8
      f4:	00530100 	subseq	r0, r3, r0, lsl #2
      f8:	005c0105 	subseq	r0, ip, r5, lsl #2
      fc:	dd010000 	stcle	0, cr0, [r1, #-0]
     100:	00740101 	rsbseq	r0, r4, r1, lsl #2
     104:	01fc0000 	mvnseq	r0, r0
     108:	020c0800 	andeq	r0, ip, #0, 16
     10c:	7d020800 	stcvc	8, cr0, [r2, #-0]
     110:	01250100 	teqeq	r5, r0, lsl #2
     114:	ac060000 	stcge	0, cr0, [r6], {-0}
     118:	01000051 	qaddeq	r0, r1, r0
     11c:	007401df 	ldrsbteq	r0, [r4], #-31	; 0xffffffe1
     120:	54010000 	strpl	r0, [r1], #-0
     124:	66010700 	strvs	r0, [r1], -r0, lsl #14
     128:	01000000 	mrseq	r0, (UNDEF: 0)
     12c:	0c0101f0 	stfeqs	f0, [r1], {240}	; 0xf0
     130:	14080002 	strne	r0, [r8], #-2
     134:	02080002 	andeq	r0, r8, #2
     138:	4e01007d 	mcrmi	0, 0, r0, cr1, cr13, {3}
     13c:	08000001 	stmdaeq	r0, {r0}
     140:	00000134 	andeq	r0, r0, r4, lsr r1
     144:	7401f001 	strvc	pc, [r1], #-1
     148:	01000000 	mrseq	r0, (UNDEF: 0)
     14c:	01090053 	qaddeq	r0, r3, r9
     150:	00000178 	andeq	r0, r0, r8, ror r1
     154:	0101fd01 	tsteq	r1, r1, lsl #26
     158:	00000074 	andeq	r0, r0, r4, ror r0
     15c:	08000214 	stmdaeq	r0, {r2, r4, r9}
     160:	08000234 	stmdaeq	r0, {r2, r4, r5, r9}
     164:	00000000 	andeq	r0, r0, r0
     168:	00017d01 	andeq	r7, r1, r1, lsl #26
     16c:	51ac0600 			; <UNDEFINED> instruction: 0x51ac0600
     170:	ff010000 			; <UNDEFINED> instruction: 0xff010000
     174:	00007401 	andeq	r7, r0, r1, lsl #8
     178:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     17c:	f7010a00 			; <UNDEFINED> instruction: 0xf7010a00
     180:	01000000 	mrseq	r0, (UNDEF: 0)
     184:	3401020c 	strcc	r0, [r1], #-524	; 0xfffffdf4
     188:	4c080002 	stcmi	0, cr0, [r8], {2}
     18c:	38080002 	stmdacc	r8, {r1}
     190:	01000000 	mrseq	r0, (UNDEF: 0)
     194:	000001a8 	andeq	r0, r0, r8, lsr #3
     198:	004ac508 	subeq	ip, sl, r8, lsl #10
     19c:	020c0100 	andeq	r0, ip, #0, 2
     1a0:	00000074 	andeq	r0, r0, r4, ror r0
     1a4:	00749102 	rsbseq	r9, r4, r2, lsl #2
     1a8:	00ac0109 	adceq	r0, ip, r9, lsl #2
     1ac:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
     1b0:	00740102 	rsbseq	r0, r4, r2, lsl #2
     1b4:	024c0000 	subeq	r0, ip, #0
     1b8:	026c0800 	rsbeq	r0, ip, #0, 16
     1bc:	00700800 	rsbseq	r0, r0, r0, lsl #16
     1c0:	d7010000 	strle	r0, [r1, -r0]
     1c4:	06000001 	streq	r0, [r0], -r1
     1c8:	000051ac 	andeq	r5, r0, ip, lsr #3
     1cc:	74021a01 	strvc	r1, [r2], #-2561	; 0xfffff5ff
     1d0:	02000000 	andeq	r0, r0, #0
     1d4:	0a007491 	beq	1d420 <__Stack_Size+0x1d220>
     1d8:	00015101 	andeq	r5, r1, r1, lsl #2
     1dc:	02270100 	eoreq	r0, r7, #0, 2
     1e0:	00026c01 	andeq	r6, r2, r1, lsl #24
     1e4:	00028408 	andeq	r8, r2, r8, lsl #8
     1e8:	0000a808 	andeq	sl, r0, r8, lsl #16
     1ec:	02020100 	andeq	r0, r2, #0, 2
     1f0:	3b080000 	blcc	2001f8 <__Stack_Size+0x1ffff8>
     1f4:	01000000 	mrseq	r0, (UNDEF: 0)
     1f8:	00740227 	rsbseq	r0, r4, r7, lsr #4
     1fc:	91020000 	mrsls	r0, (UNDEF: 2)
     200:	01090074 	tsteq	r9, r4, ror r0
     204:	000001bd 			; <UNDEFINED> instruction: 0x000001bd
     208:	01023301 	tsteq	r2, r1, lsl #6
     20c:	00000074 	andeq	r0, r0, r4, ror r0
     210:	08000284 	stmdaeq	r0, {r2, r7, r9}
     214:	080002a4 	stmdaeq	r0, {r2, r5, r7, r9}
     218:	000000e0 	andeq	r0, r0, r0, ror #1
     21c:	00023101 	andeq	r3, r2, r1, lsl #2
     220:	51ac0600 			; <UNDEFINED> instruction: 0x51ac0600
     224:	35010000 	strcc	r0, [r1, #-0]
     228:	00007402 	andeq	r7, r0, r2, lsl #8
     22c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     230:	24010a00 	strcs	r0, [r1], #-2560	; 0xfffff600
     234:	01000001 	tsteq	r0, r1
     238:	a4010242 	strge	r0, [r1], #-578	; 0xfffffdbe
     23c:	bc080002 	stclt	0, cr0, [r8], {2}
     240:	18080002 	stmdane	r8, {r1}
     244:	01000001 	tsteq	r0, r1
     248:	0000025c 	andeq	r0, r0, ip, asr r2
     24c:	00005208 	andeq	r5, r0, r8, lsl #4
     250:	02420100 	subeq	r0, r2, #0, 2
     254:	00000074 	andeq	r0, r0, r4, ror r0
     258:	00749102 	rsbseq	r9, r4, r2, lsl #2
     25c:	00160109 	andseq	r0, r6, r9, lsl #2
     260:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
     264:	00740102 	rsbseq	r0, r4, r2, lsl #2
     268:	02bc0000 	adcseq	r0, ip, #0
     26c:	02dc0800 	sbcseq	r0, ip, #0, 16
     270:	01500800 	cmpeq	r0, r0, lsl #16
     274:	8b010000 	blhi	4027c <__Stack_Size+0x4007c>
     278:	06000002 	streq	r0, [r0], -r2
     27c:	000051ac 	andeq	r5, r0, ip, lsr #3
     280:	74025001 	strvc	r5, [r2], #-1
     284:	02000000 	andeq	r0, r0, #0
     288:	0a007491 	beq	1d4d4 <__Stack_Size+0x1d2d4>
     28c:	00002401 	andeq	r2, r0, r1, lsl #8
     290:	025d0100 	subseq	r0, sp, #0, 2
     294:	0002dc01 	andeq	sp, r2, r1, lsl #24
     298:	0002f408 	andeq	pc, r2, r8, lsl #8
     29c:	00018808 	andeq	r8, r1, r8, lsl #16
     2a0:	02b60100 	adcseq	r0, r6, #0, 2
     2a4:	ef080000 	svc	0x00080000
     2a8:	01000000 	mrseq	r0, (UNDEF: 0)
     2ac:	0074025d 	rsbseq	r0, r4, sp, asr r2
     2b0:	91020000 	mrsls	r0, (UNDEF: 2)
     2b4:	01090074 	tsteq	r9, r4, ror r0
     2b8:	0000015f 	andeq	r0, r0, pc, asr r1
     2bc:	01026b01 	tsteq	r2, r1, lsl #22
     2c0:	00000074 	andeq	r0, r0, r4, ror r0
     2c4:	080002f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9}
     2c8:	08000316 	stmdaeq	r0, {r1, r2, r4, r8, r9}
     2cc:	000001c0 	andeq	r0, r0, r0, asr #3
     2d0:	0002f401 	andeq	pc, r2, r1, lsl #8
     2d4:	4ac50800 	bmi	ff1422dc <BootRAM+0xd332a7d>
     2d8:	6b010000 	blvs	402e0 <__Stack_Size+0x400e0>
     2dc:	00007402 	andeq	r7, r0, r2, lsl #8
     2e0:	6c910200 	lfmvs	f0, 4, [r1], {0}
     2e4:	0051ac06 	subseq	sl, r1, r6, lsl #24
     2e8:	026d0100 	rsbeq	r0, sp, #0, 2
     2ec:	00000074 	andeq	r0, r0, r4, ror r0
     2f0:	00749102 	rsbseq	r9, r4, r2, lsl #2
     2f4:	00960109 	addseq	r0, r6, r9, lsl #2
     2f8:	7b010000 	blvc	40300 <__Stack_Size+0x40100>
     2fc:	00740102 	rsbseq	r0, r4, r2, lsl #2
     300:	03180000 	tsteq	r8, #0
     304:	033c0800 	teqeq	ip, #0, 16
     308:	01f80800 	mvnseq	r0, r0, lsl #16
     30c:	32010000 	andcc	r0, r1, #0
     310:	08000003 	stmdaeq	r0, {r0, r1}
     314:	00004ac5 	andeq	r4, r0, r5, asr #21
     318:	50027b01 	andpl	r7, r2, r1, lsl #22
     31c:	02000000 	andeq	r0, r0, #0
     320:	ac066e91 	stcge	14, cr6, [r6], {145}	; 0x91
     324:	01000051 	qaddeq	r0, r1, r0
     328:	0074027d 	rsbseq	r0, r4, sp, ror r2
     32c:	91020000 	mrsls	r0, (UNDEF: 2)
     330:	01090074 	tsteq	r9, r4, ror r0
     334:	0000000e 	andeq	r0, r0, lr
     338:	01028b01 	tsteq	r2, r1, lsl #22
     33c:	00000062 	andeq	r0, r0, r2, rrx
     340:	0800033c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9}
     344:	08000360 	stmdaeq	r0, {r5, r6, r8, r9}
     348:	00000230 	andeq	r0, r0, r0, lsr r2
     34c:	00037001 	andeq	r7, r3, r1
     350:	4ac50800 	bmi	ff142358 <BootRAM+0xd332af9>
     354:	8b010000 	blhi	4035c <__Stack_Size+0x4015c>
     358:	00003e02 	andeq	r3, r0, r2, lsl #28
     35c:	6e910200 	cdpvs	2, 9, cr0, cr1, cr0, {0}
     360:	0051ac06 	subseq	sl, r1, r6, lsl #24
     364:	028d0100 	addeq	r0, sp, #0, 2
     368:	00000074 	andeq	r0, r0, r4, ror r0
     36c:	00749102 	rsbseq	r9, r4, r2, lsl #2
     370:	01710109 	cmneq	r1, r9, lsl #2
     374:	9b010000 	blls	4037c <__Stack_Size+0x4017c>
     378:	00740102 	rsbseq	r0, r4, r2, lsl #2
     37c:	03600000 	cmneq	r0, #0
     380:	03840800 	orreq	r0, r4, #0, 16
     384:	02680800 	rsbeq	r0, r8, #0, 16
     388:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
     38c:	08000003 	stmdaeq	r0, {r0, r1}
     390:	00004ac5 	andeq	r4, r0, r5, asr #21
     394:	74029b01 	strvc	r9, [r2], #-2817	; 0xfffff4ff
     398:	02000000 	andeq	r0, r0, #0
     39c:	ac066c91 	stcge	12, cr6, [r6], {145}	; 0x91
     3a0:	01000051 	qaddeq	r0, r1, r0
     3a4:	0074029d 			; <UNDEFINED> instruction: 0x0074029d
     3a8:	91020000 	mrsls	r0, (UNDEF: 2)
     3ac:	01090074 	tsteq	r9, r4, ror r0
     3b0:	000001ab 	andeq	r0, r0, fp, lsr #3
     3b4:	0102ab01 	tsteq	r2, r1, lsl #22
     3b8:	0000002c 	andeq	r0, r0, ip, lsr #32
     3bc:	08000384 	stmdaeq	r0, {r2, r7, r8, r9}
     3c0:	080003a8 	stmdaeq	r0, {r3, r5, r7, r8, r9}
     3c4:	000002a0 	andeq	r0, r0, r0, lsr #5
     3c8:	0003ec01 	andeq	lr, r3, r1, lsl #24
     3cc:	00090800 	andeq	r0, r9, r0, lsl #16
     3d0:	ab010000 	blge	403d8 <__Stack_Size+0x401d8>
     3d4:	0003ec02 	andeq	lr, r3, r2, lsl #24
     3d8:	6c910200 	lfmvs	f0, 4, [r1], {0}
     3dc:	0051ac06 	subseq	sl, r1, r6, lsl #24
     3e0:	02ad0100 	adceq	r0, sp, #0, 2
     3e4:	0000002c 	andeq	r0, r0, ip, lsr #32
     3e8:	00779102 	rsbseq	r9, r7, r2, lsl #2
     3ec:	002c040b 	eoreq	r0, ip, fp, lsl #8
     3f0:	01090000 	mrseq	r0, (UNDEF: 9)
     3f4:	000001cd 	andeq	r0, r0, sp, asr #3
     3f8:	0102bb01 	tsteq	r2, r1, lsl #22
     3fc:	00000050 	andeq	r0, r0, r0, asr r0
     400:	080003a8 	stmdaeq	r0, {r3, r5, r7, r8, r9}
     404:	080003cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9}
     408:	000002d8 	ldrdeq	r0, [r0], -r8
     40c:	00043001 	andeq	r3, r4, r1
     410:	00090800 	andeq	r0, r9, r0, lsl #16
     414:	bb010000 	bllt	4041c <__Stack_Size+0x4021c>
     418:	00043002 	andeq	r3, r4, r2
     41c:	6c910200 	lfmvs	f0, 4, [r1], {0}
     420:	0051ac06 	subseq	sl, r1, r6, lsl #24
     424:	02bd0100 	adcseq	r0, sp, #0, 2
     428:	00000050 	andeq	r0, r0, r0, asr r0
     42c:	00769102 	rsbseq	r9, r6, r2, lsl #2
     430:	0050040b 	subseq	r0, r0, fp, lsl #8
     434:	01090000 	mrseq	r0, (UNDEF: 9)
     438:	00000032 	andeq	r0, r0, r2, lsr r0
     43c:	0102cb01 	tsteq	r2, r1, lsl #22
     440:	00000074 	andeq	r0, r0, r4, ror r0
     444:	080003cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9}
     448:	080003f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9}
     44c:	00000310 	andeq	r0, r0, r0, lsl r3
     450:	00047401 	andeq	r7, r4, r1, lsl #8
     454:	00090800 	andeq	r0, r9, r0, lsl #16
     458:	cb010000 	blgt	40460 <__Stack_Size+0x40260>
     45c:	00047402 	andeq	r7, r4, r2, lsl #8
     460:	6c910200 	lfmvs	f0, 4, [r1], {0}
     464:	0051ac06 	subseq	sl, r1, r6, lsl #24
     468:	02cd0100 	sbceq	r0, sp, #0, 2
     46c:	00000074 	andeq	r0, r0, r4, ror r0
     470:	00749102 	rsbseq	r9, r4, r2, lsl #2
     474:	0074040b 	rsbseq	r0, r4, fp, lsl #8
     478:	01090000 	mrseq	r0, (UNDEF: 9)
     47c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     480:	0102dc01 	tsteq	r2, r1, lsl #24
     484:	00000074 	andeq	r0, r0, r4, ror r0
     488:	080003f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9}
     48c:	0800041a 	stmdaeq	r0, {r1, r3, r4, sl}
     490:	00000348 	andeq	r0, r0, r8, asr #6
     494:	0004c701 	andeq	ip, r4, r1, lsl #14
     498:	4ac50800 	bmi	ff1424a0 <BootRAM+0xd332c41>
     49c:	dc010000 	stcle	0, cr0, [r1], {-0}
     4a0:	00002c02 	andeq	r2, r0, r2, lsl #24
     4a4:	6f910200 	svcvs	0x00910200
     4a8:	00000908 	andeq	r0, r0, r8, lsl #18
     4ac:	02dc0100 	sbcseq	r0, ip, #0, 2
     4b0:	000003ec 	andeq	r0, r0, ip, ror #7
     4b4:	06689102 	strbteq	r9, [r8], -r2, lsl #2
     4b8:	000051ac 	andeq	r5, r0, ip, lsr #3
     4bc:	7402de01 	strvc	sp, [r2], #-3585	; 0xfffff1ff
     4c0:	02000000 	andeq	r0, r0, #0
     4c4:	09007491 	stmdbeq	r0, {r0, r4, r7, sl, ip, sp, lr}
     4c8:	00000001 	andeq	r0, r0, r1
     4cc:	02ed0100 	rsceq	r0, sp, #0, 2
     4d0:	00007401 	andeq	r7, r0, r1, lsl #8
     4d4:	00041c00 	andeq	r1, r4, r0, lsl #24
     4d8:	00044608 	andeq	r4, r4, r8, lsl #12
     4dc:	00038008 	andeq	r8, r3, r8
     4e0:	05140100 	ldreq	r0, [r4, #-256]	; 0xffffff00
     4e4:	c5080000 	strgt	r0, [r8, #-0]
     4e8:	0100004a 	tsteq	r0, sl, asr #32
     4ec:	005002ed 	subseq	r0, r0, sp, ror #5
     4f0:	91020000 	mrsls	r0, (UNDEF: 2)
     4f4:	0009086e 	andeq	r0, r9, lr, ror #16
     4f8:	ed010000 	stc	0, cr0, [r1, #-0]
     4fc:	00043002 	andeq	r3, r4, r2
     500:	68910200 	ldmvs	r1, {r9}
     504:	0051ac06 	subseq	sl, r1, r6, lsl #24
     508:	02ef0100 	rsceq	r0, pc, #0, 2
     50c:	00000074 	andeq	r0, r0, r4, ror r0
     510:	00749102 	rsbseq	r9, r4, r2, lsl #2
     514:	01a2010c 			; <UNDEFINED> instruction: 0x01a2010c
     518:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
     51c:	00740102 	rsbseq	r0, r4, r2, lsl #2
     520:	04480000 	strbeq	r0, [r8], #-0
     524:	04700800 	ldrbteq	r0, [r0], #-2048	; 0xfffff800
     528:	03b80800 			; <UNDEFINED> instruction: 0x03b80800
     52c:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
     530:	00004ac5 	andeq	r4, r0, r5, asr #21
     534:	7402fe01 	strvc	pc, [r2], #-3585	; 0xfffff1ff
     538:	02000000 	andeq	r0, r0, #0
     53c:	09086c91 	stmdbeq	r8, {r0, r4, r7, sl, fp, sp, lr}
     540:	01000000 	mrseq	r0, (UNDEF: 0)
     544:	047402fe 	ldrbteq	r0, [r4], #-766	; 0xfffffd02
     548:	91020000 	mrsls	r0, (UNDEF: 2)
     54c:	51ac0668 			; <UNDEFINED> instruction: 0x51ac0668
     550:	00010000 	andeq	r0, r1, r0
     554:	00007403 	andeq	r7, r0, r3, lsl #8
     558:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     55c:	02040000 	andeq	r0, r4, #0
     560:	00020000 	andeq	r0, r2, r0
     564:	000000e4 	andeq	r0, r0, r4, ror #1
     568:	01650104 	cmneq	r5, r4, lsl #2
     56c:	0c010000 	stceq	0, cr0, [r1], {-0}
     570:	ba000002 	blt	580 <__Stack_Size+0x380>
     574:	70000000 	andvc	r0, r0, r0
     578:	d8080004 	stmdale	r8, {r2}
     57c:	32080004 	andcc	r0, r8, #4
     580:	02000001 	andeq	r0, r0, #1
     584:	00a00601 	adceq	r0, r0, r1, lsl #12
     588:	01020000 	mrseq	r0, (UNDEF: 2)
     58c:	00009e08 	andeq	r9, r0, r8, lsl #28
     590:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
     594:	00000186 	andeq	r0, r0, r6, lsl #3
     598:	00019003 	andeq	r9, r1, r3
     59c:	45360200 	ldrmi	r0, [r6, #-512]!	; 0xfffffe00
     5a0:	02000000 	andeq	r0, r0, #0
     5a4:	00dc0702 	sbcseq	r0, ip, r2, lsl #14
     5a8:	04020000 	streq	r0, [r2], #-0
     5ac:	00014805 	andeq	r4, r1, r5, lsl #16
     5b0:	01990300 	orrseq	r0, r9, r0, lsl #6
     5b4:	50020000 	andpl	r0, r2, r0
     5b8:	0000005e 	andeq	r0, r0, lr, asr r0
     5bc:	0a070402 	beq	1c15cc <__Stack_Size+0x1c13cc>
     5c0:	02000001 	andeq	r0, r0, #1
     5c4:	01430508 	cmpeq	r3, r8, lsl #10
     5c8:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     5cc:	00010507 	andeq	r0, r1, r7, lsl #10
     5d0:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
     5d4:	00746e69 	rsbseq	r6, r4, r9, ror #28
     5d8:	0f070402 	svceq	0x00070402
     5dc:	02000001 	andeq	r0, r0, #1
     5e0:	02b80704 	adcseq	r0, r8, #4, 14	; 0x100000
     5e4:	53050000 	movwpl	r0, #20480	; 0x5000
     5e8:	06000000 	streq	r0, [r0], -r0
     5ec:	02090301 	andeq	r0, r9, #67108864	; 0x4000000
     5f0:	000000a3 	andeq	r0, r0, r3, lsr #1
     5f4:	00031607 	andeq	r1, r3, r7, lsl #12
     5f8:	4c070000 	stcmi	0, cr0, [r7], {-0}
     5fc:	01000002 	tsteq	r0, r2
     600:	031c0800 	tsteq	ip, #0, 16
     604:	011603e9 	tsteq	r6, r9, ror #7
     608:	43090000 	movwmi	r0, #36864	; 0x9000
     60c:	03004c52 	movweq	r4, #3154	; 0xc52
     610:	008803eb 	addeq	r0, r8, fp, ror #7
     614:	23020000 	movwcs	r0, #8192	; 0x2000
     618:	52430900 	subpl	r0, r3, #0, 18
     61c:	ec030048 	stc	0, cr0, [r3], {72}	; 0x48
     620:	00008803 	andeq	r8, r0, r3, lsl #16
     624:	04230200 	strteq	r0, [r3], #-512	; 0xfffffe00
     628:	52444909 	subpl	r4, r4, #147456	; 0x24000
     62c:	03ed0300 	mvneq	r0, #0, 6
     630:	00000088 	andeq	r0, r0, r8, lsl #1
     634:	09082302 	stmdbeq	r8, {r1, r8, r9, sp}
     638:	0052444f 	subseq	r4, r2, pc, asr #8
     63c:	8803ee03 	stmdahi	r3, {r0, r1, r9, sl, fp, sp, lr, pc}
     640:	02000000 	andeq	r0, r0, #0
     644:	2f0a0c23 	svccs	0x000a0c23
     648:	03000002 	movweq	r0, #2
     64c:	008803ef 	addeq	r0, r8, pc, ror #7
     650:	23020000 	movwcs	r0, #8192	; 0x2000
     654:	52420910 	subpl	r0, r2, #16, 18	; 0x40000
     658:	f0030052 			; <UNDEFINED> instruction: 0xf0030052
     65c:	00008803 	andeq	r8, r0, r3, lsl #16
     660:	14230200 	strtne	r0, [r3], #-512	; 0xfffffe00
     664:	0001e10a 	andeq	lr, r1, sl, lsl #2
     668:	03f10300 	mvnseq	r0, #0, 6
     66c:	00000088 	andeq	r0, r0, r8, lsl #1
     670:	00182302 	andseq	r2, r8, r2, lsl #6
     674:	0002710b 	andeq	r7, r2, fp, lsl #2
     678:	03f20300 	mvnseq	r0, #0, 6
     67c:	000000a3 	andeq	r0, r0, r3, lsr #1
     680:	3b04010c 	blcc	100ab8 <__Stack_Size+0x1008b8>
     684:	0000013d 	andeq	r0, r0, sp, lsr r1
     688:	00025307 	andeq	r5, r2, r7, lsl #6
     68c:	7e070100 	adfvcs	f0, f7, f0
     690:	02000002 	andeq	r0, r0, #2
     694:	00028e07 	andeq	r8, r2, r7, lsl #28
     698:	03000300 	movweq	r0, #768	; 0x300
     69c:	00000304 	andeq	r0, r0, r4, lsl #6
     6a0:	01223f04 	teqeq	r2, r4, lsl #30
     6a4:	010c0000 	mrseq	r0, (UNDEF: 12)
     6a8:	01824804 	orreq	r4, r2, r4, lsl #16
     6ac:	f6070000 			; <UNDEFINED> instruction: 0xf6070000
     6b0:	00000002 	andeq	r0, r0, r2
     6b4:	0001e607 	andeq	lr, r1, r7, lsl #12
     6b8:	21070400 	tstcs	r7, r0, lsl #8
     6bc:	28000002 	stmdacs	r0, {r1}
     6c0:	00023407 	andeq	r3, r2, r7, lsl #8
     6c4:	0700c800 	streq	ip, [r0, -r0, lsl #16]
     6c8:	00000327 	andeq	r0, r0, r7, lsr #6
     6cc:	02d40714 	sbcseq	r0, r4, #20, 14	; 0x500000
     6d0:	07100000 	ldreq	r0, [r0, -r0]
     6d4:	000001fc 	strdeq	r0, [r0], -ip
     6d8:	029f071c 	addseq	r0, pc, #28, 14	; 0x700000
     6dc:	00180000 	andseq	r0, r8, r0
     6e0:	00033803 	andeq	r3, r3, r3, lsl #16
     6e4:	48500400 	ldmdami	r0, {sl}^
     6e8:	0d000001 	stceq	0, cr0, [r0, #-4]
     6ec:	c05b0404 	subsgt	r0, fp, r4, lsl #8
     6f0:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
     6f4:	000002af 	andeq	r0, r0, pc, lsr #5
     6f8:	003a5d04 	eorseq	r5, sl, r4, lsl #26
     6fc:	23020000 	movwcs	r0, #8192	; 0x2000
     700:	01d60e00 	bicseq	r0, r6, r0, lsl #28
     704:	60040000 	andvs	r0, r4, r0
     708:	0000013d 	andeq	r0, r0, sp, lsr r1
     70c:	0e022302 	cdpeq	3, 0, cr2, cr2, cr2, {0}
     710:	00000242 	andeq	r0, r0, r2, asr #4
     714:	01826304 	orreq	r6, r2, r4, lsl #6
     718:	23020000 	movwcs	r0, #8192	; 0x2000
     71c:	e5030003 	str	r0, [r3, #-3]
     720:	04000002 	streq	r0, [r0], #-2
     724:	00018d65 	andeq	r8, r1, r5, ror #26
     728:	1e010f00 	cdpne	15, 0, cr0, cr1, cr0, {0}
     72c:	01000003 	tsteq	r0, r3
     730:	04700112 	ldrbteq	r0, [r0], #-274	; 0xfffffeee
     734:	04d80800 	ldrbeq	r0, [r8], #2048	; 0x800
     738:	03f00800 	mvnseq	r0, #0, 16
     73c:	f4010000 	vst4.8	{d0-d3}, [r1], r0
     740:	10000001 	andne	r0, r0, r1
     744:	000002c1 	andeq	r0, r0, r1, asr #5
     748:	01c01501 	biceq	r1, r0, r1, lsl #10
     74c:	91020000 	mrsls	r0, (UNDEF: 2)
     750:	64110074 	ldrvs	r0, [r1], #-116	; 0xffffff8c
     754:	05000002 	streq	r0, [r0, #-2]
     758:	020206ce 	andeq	r0, r2, #216006656	; 0xce00000
     75c:	01010000 	mrseq	r0, (UNDEF: 1)
     760:	00007305 	andeq	r7, r0, r5, lsl #6
     764:	05400000 	strbeq	r0, [r0, #-0]
     768:	00020000 	andeq	r0, r2, r0
     76c:	000001d3 	ldrdeq	r0, [r0], -r3
     770:	01650104 	cmneq	r5, r4, lsl #2
     774:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
     778:	ba000005 	blt	794 <__Stack_Size+0x594>
     77c:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
     780:	74080004 	strvc	r0, [r8], #-4
     784:	34080006 	strcc	r0, [r8], #-6
     788:	02000002 	andeq	r0, r0, #2
     78c:	00a00601 	adceq	r0, r0, r1, lsl #12
     790:	1c030000 	stcne	0, cr0, [r3], {-0}
     794:	02000001 	andeq	r0, r0, #1
     798:	0000372a 	andeq	r3, r0, sl, lsr #14
     79c:	08010200 	stmdaeq	r1, {r9}
     7a0:	0000009e 	muleq	r0, lr, r0
     7a4:	86050202 	strhi	r0, [r5], -r2, lsl #4
     7a8:	02000001 	andeq	r0, r0, #1
     7ac:	00dc0702 	sbcseq	r0, ip, r2, lsl #14
     7b0:	04020000 	streq	r0, [r2], #-0
     7b4:	00014805 	andeq	r4, r1, r5, lsl #16
     7b8:	01990300 	orrseq	r0, r9, r0, lsl #6
     7bc:	50020000 	andpl	r0, r2, r0
     7c0:	0000005e 	andeq	r0, r0, lr, asr r0
     7c4:	0a070402 	beq	1c17d4 <__Stack_Size+0x1c15d4>
     7c8:	02000001 	andeq	r0, r0, #1
     7cc:	01430508 	cmpeq	r3, r8, lsl #10
     7d0:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     7d4:	00010507 	andeq	r0, r1, r7, lsl #10
     7d8:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
     7dc:	00746e69 	rsbseq	r6, r4, r9, ror #28
     7e0:	0f070402 	svceq	0x00070402
     7e4:	05000001 	streq	r0, [r0, #-1]
     7e8:	84030e04 	strhi	r0, [r3], #-3588	; 0xfffff1fc
     7ec:	0000014b 	andeq	r0, r0, fp, asr #2
     7f0:	0004c706 	andeq	ip, r4, r6, lsl #14
     7f4:	62860300 	addvs	r0, r6, #0, 6
     7f8:	02000001 	andeq	r0, r0, #1
     7fc:	d7060023 	strle	r0, [r6, -r3, lsr #32]
     800:	03000003 	movweq	r0, #3
     804:	00016787 	andeq	r6, r1, r7, lsl #15
     808:	20230200 	eorcs	r0, r3, r0, lsl #4
     80c:	0004bd06 	andeq	fp, r4, r6, lsl #26
     810:	77880300 	strvc	r0, [r8, r0, lsl #6]
     814:	03000001 	movweq	r0, #1
     818:	06018023 	streq	r8, [r1], -r3, lsr #32
     81c:	00000402 	andeq	r0, r0, r2, lsl #8
     820:	01678903 	cmneq	r7, r3, lsl #18
     824:	23030000 	movwcs	r0, #12288	; 0x3000
     828:	830601a0 	movwhi	r0, #24992	; 0x61a0
     82c:	03000004 	movweq	r0, #4
     830:	00017c8a 	andeq	r7, r1, sl, lsl #25
     834:	80230300 	eorhi	r0, r3, r0, lsl #6
     838:	04cc0602 	strbeq	r0, [ip], #1538	; 0x602
     83c:	8b030000 	blhi	c0844 <__Stack_Size+0xc0644>
     840:	00000167 	andeq	r0, r0, r7, ror #2
     844:	02a02303 	adceq	r2, r0, #201326592	; 0xc000000
     848:	00043906 	andeq	r3, r4, r6, lsl #18
     84c:	818c0300 	orrhi	r0, ip, r0, lsl #6
     850:	03000001 	movweq	r0, #1
     854:	06038023 	streq	r8, [r3], -r3, lsr #32
     858:	000004d6 	ldrdeq	r0, [r0], -r6
     85c:	01678d03 	cmneq	r7, r3, lsl #26
     860:	23030000 	movwcs	r0, #12288	; 0x3000
     864:	490603a0 	stmdbmi	r6, {r5, r7, r8, r9}
     868:	03000003 	movweq	r0, #3
     86c:	0001868e 	andeq	r8, r1, lr, lsl #13
     870:	80230300 	eorhi	r0, r3, r0, lsl #6
     874:	04e00604 	strbteq	r0, [r0], #1540	; 0x604
     878:	8f030000 	svchi	0x00030000
     87c:	0000018b 	andeq	r0, r0, fp, lsl #3
     880:	04a02303 	strteq	r2, [r0], #771	; 0x303
     884:	00504907 	subseq	r4, r0, r7, lsl #18
     888:	01ab9003 			; <UNDEFINED> instruction: 0x01ab9003
     88c:	23030000 	movwcs	r0, #12288	; 0x3000
     890:	ea060680 	b	182298 <__Stack_Size+0x182098>
     894:	03000004 	movweq	r0, #4
     898:	0001b091 	muleq	r1, r1, r0
     89c:	f0230300 			; <UNDEFINED> instruction: 0xf0230300
     8a0:	03fd0607 	mvnseq	r0, #7340032	; 0x700000
     8a4:	92030000 	andls	r0, r3, #0
     8a8:	000001c1 	andeq	r0, r0, r1, asr #3
     8ac:	1c802303 	stcne	3, cr2, [r0], {3}
     8b0:	00530800 	subseq	r0, r3, r0, lsl #16
     8b4:	015b0000 	cmpeq	fp, r0
     8b8:	5b090000 	blpl	2408c0 <__Stack_Size+0x2406c0>
     8bc:	07000001 	streq	r0, [r0, -r1]
     8c0:	07040200 	streq	r0, [r4, -r0, lsl #4]
     8c4:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     8c8:	00014b0a 	andeq	r4, r1, sl, lsl #22
     8cc:	00530800 	subseq	r0, r3, r0, lsl #16
     8d0:	01770000 	cmneq	r7, r0
     8d4:	5b090000 	blpl	2408dc <__Stack_Size+0x2406dc>
     8d8:	17000001 	strne	r0, [r0, -r1]
     8dc:	014b0a00 	cmpeq	fp, r0, lsl #20
     8e0:	4b0a0000 	blmi	2808e8 <__Stack_Size+0x2806e8>
     8e4:	0a000001 	beq	8f0 <__Stack_Size+0x6f0>
     8e8:	0000014b 	andeq	r0, r0, fp, asr #2
     8ec:	00014b0a 	andeq	r4, r1, sl, lsl #22
     8f0:	00530800 	subseq	r0, r3, r0, lsl #16
     8f4:	019b0000 	orrseq	r0, fp, r0
     8f8:	5b090000 	blpl	240900 <__Stack_Size+0x240700>
     8fc:	37000001 	strcc	r0, [r0, -r1]
     900:	002c0800 	eoreq	r0, ip, r0, lsl #16
     904:	01ab0000 			; <UNDEFINED> instruction: 0x01ab0000
     908:	5b090000 	blpl	240910 <__Stack_Size+0x240710>
     90c:	ef000001 	svc	0x00000001
     910:	019b0a00 	orrseq	r0, fp, r0, lsl #20
     914:	53080000 	movwpl	r0, #32768	; 0x8000
     918:	c1000000 	mrsgt	r0, (UNDEF: 0)
     91c:	0b000001 	bleq	928 <__Stack_Size+0x728>
     920:	0000015b 	andeq	r0, r0, fp, asr r1
     924:	0a000283 	beq	1338 <__Stack_Size+0x1138>
     928:	00000053 	andeq	r0, r0, r3, asr r0
     92c:	00042f03 	andeq	r2, r4, r3, lsl #30
     930:	81930300 	orrshi	r0, r3, r0, lsl #6
     934:	0c000000 	stceq	0, cr0, [r0], {-0}
     938:	e49b0374 	ldr	r0, [fp], #884	; 0x374
     93c:	06000002 	streq	r0, [r0], -r2
     940:	000003d1 	ldrdeq	r0, [r0], -r1
     944:	02e49d03 	rsceq	r9, r4, #3, 26	; 0xc0
     948:	23020000 	movwcs	r0, #8192	; 0x2000
     94c:	05670600 	strbeq	r0, [r7, #-1536]!	; 0xfffffa00
     950:	9e030000 	cdpls	0, 0, cr0, cr3, cr0, {0}
     954:	000001c1 	andeq	r0, r0, r1, asr #3
     958:	06042302 	streq	r2, [r4], -r2, lsl #6
     95c:	00000411 	andeq	r0, r0, r1, lsl r4
     960:	01c19f03 	biceq	r9, r1, r3, lsl #30
     964:	23020000 	movwcs	r0, #8192	; 0x2000
     968:	04200608 	strteq	r0, [r0], #-1544	; 0xfffff9f8
     96c:	a0030000 	andge	r0, r3, r0
     970:	000001c1 	andeq	r0, r0, r1, asr #3
     974:	070c2302 	streq	r2, [ip, -r2, lsl #6]
     978:	00524353 	subseq	r4, r2, r3, asr r3
     97c:	01c1a103 	biceq	sl, r1, r3, lsl #2
     980:	23020000 	movwcs	r0, #8192	; 0x2000
     984:	43430710 	movtmi	r0, #14096	; 0x3710
     988:	a2030052 	andge	r0, r3, #82	; 0x52
     98c:	000001c1 	andeq	r0, r0, r1, asr #3
     990:	07142302 	ldreq	r2, [r4, -r2, lsl #6]
     994:	00504853 	subseq	r4, r0, r3, asr r8
     998:	02f9a303 	rscseq	sl, r9, #201326592	; 0xc000000
     99c:	23020000 	movwcs	r0, #8192	; 0x2000
     9a0:	043e0618 	ldrteq	r0, [lr], #-1560	; 0xfffff9e8
     9a4:	a4030000 	strge	r0, [r3], #-0
     9a8:	000001c1 	andeq	r0, r0, r1, asr #3
     9ac:	06242302 	strteq	r2, [r4], -r2, lsl #6
     9b0:	0000041b 	andeq	r0, r0, fp, lsl r4
     9b4:	01c1a503 	biceq	sl, r1, r3, lsl #10
     9b8:	23020000 	movwcs	r0, #8192	; 0x2000
     9bc:	04b80628 	ldrteq	r0, [r8], #1576	; 0x628
     9c0:	a6030000 	strge	r0, [r3], -r0
     9c4:	000001c1 	andeq	r0, r0, r1, asr #3
     9c8:	062c2302 	strteq	r2, [ip], -r2, lsl #6
     9cc:	00000488 	andeq	r0, r0, r8, lsl #9
     9d0:	01c1a703 	biceq	sl, r1, r3, lsl #14
     9d4:	23020000 	movwcs	r0, #8192	; 0x2000
     9d8:	04440630 	strbeq	r0, [r4], #-1584	; 0xfffff9d0
     9dc:	a8030000 	stmdage	r3, {}	; <UNPREDICTABLE>
     9e0:	000001c1 	andeq	r0, r0, r1, asr #3
     9e4:	06342302 	ldrteq	r2, [r4], -r2, lsl #6
     9e8:	00000416 	andeq	r0, r0, r6, lsl r4
     9ec:	01c1a903 	biceq	sl, r1, r3, lsl #18
     9f0:	23020000 	movwcs	r0, #8192	; 0x2000
     9f4:	05550638 	ldrbeq	r0, [r5, #-1592]	; 0xfffff9c8
     9f8:	aa030000 	bge	c0a00 <__Stack_Size+0xc0800>
     9fc:	000001c1 	andeq	r0, r0, r1, asr #3
     a00:	073c2302 	ldreq	r2, [ip, -r2, lsl #6]!
     a04:	00524650 	subseq	r4, r2, r0, asr r6
     a08:	030eab03 	movweq	sl, #60163	; 0xeb03
     a0c:	23020000 	movwcs	r0, #8192	; 0x2000
     a10:	46440740 	strbmi	r0, [r4], -r0, asr #14
     a14:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
     a18:	000002e4 	andeq	r0, r0, r4, ror #5
     a1c:	07482302 	strbeq	r2, [r8, -r2, lsl #6]
     a20:	00524441 	subseq	r4, r2, r1, asr #8
     a24:	02e4ad03 	rsceq	sl, r4, #3, 26	; 0xc0
     a28:	23020000 	movwcs	r0, #8192	; 0x2000
     a2c:	04c2064c 	strbeq	r0, [r2], #1612	; 0x64c
     a30:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
     a34:	00000328 	andeq	r0, r0, r8, lsr #6
     a38:	06502302 	ldrbeq	r2, [r0], -r2, lsl #6
     a3c:	0000047e 	andeq	r0, r0, lr, ror r4
     a40:	0342af03 	movteq	sl, #12035	; 0x2f03
     a44:	23020000 	movwcs	r0, #8192	; 0x2000
     a48:	c10d0060 	tstgt	sp, r0, rrx
     a4c:	08000001 	stmdaeq	r0, {r0}
     a50:	0000002c 	andeq	r0, r0, ip, lsr #32
     a54:	000002f9 	strdeq	r0, [r0], -r9
     a58:	00015b09 	andeq	r5, r1, r9, lsl #22
     a5c:	0a000b00 	beq	3664 <__Stack_Size+0x3464>
     a60:	000002e9 	andeq	r0, r0, r9, ror #5
     a64:	00005308 	andeq	r5, r0, r8, lsl #6
     a68:	00030e00 	andeq	r0, r3, r0, lsl #28
     a6c:	015b0900 	cmpeq	fp, r0, lsl #18
     a70:	00010000 	andeq	r0, r1, r0
     a74:	0003130d 	andeq	r1, r3, sp, lsl #6
     a78:	02fe0a00 	rscseq	r0, lr, #0, 20
     a7c:	53080000 	movwpl	r0, #32768	; 0x8000
     a80:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     a84:	09000003 	stmdbeq	r0, {r0, r1}
     a88:	0000015b 	andeq	r0, r0, fp, asr r1
     a8c:	2d0d0003 	stccs	0, cr0, [sp, #-12]
     a90:	0a000003 	beq	aa4 <__Stack_Size+0x8a4>
     a94:	00000318 	andeq	r0, r0, r8, lsl r3
     a98:	00005308 	andeq	r5, r0, r8, lsl #6
     a9c:	00034200 	andeq	r4, r3, r0, lsl #4
     aa0:	015b0900 	cmpeq	fp, r0, lsl #18
     aa4:	00040000 	andeq	r0, r4, r0
     aa8:	0003470d 	andeq	r4, r3, sp, lsl #14
     aac:	03320a00 	teqeq	r2, #0, 20
     ab0:	26030000 	strcs	r0, [r3], -r0
     ab4:	03000004 	movweq	r0, #4
     ab8:	0001d1b0 			; <UNDEFINED> instruction: 0x0001d1b0
     abc:	03100e00 	tsteq	r0, #0, 28
     ac0:	039d016d 	orrseq	r0, sp, #1073741851	; 0x4000001b
     ac4:	640f0000 	strvs	r0, [pc], #-0	; acc <__Stack_Size+0x8cc>
     ac8:	03000034 	movweq	r0, #52	; 0x34
     acc:	01c1016f 	biceq	r0, r1, pc, ror #2
     ad0:	23020000 	movwcs	r0, #8192	; 0x2000
     ad4:	05330f00 	ldreq	r0, [r3, #-3840]!	; 0xfffff100
     ad8:	70030000 	andvc	r0, r3, r0
     adc:	0001c101 	andeq	ip, r1, r1, lsl #2
     ae0:	04230200 	strteq	r0, [r3], #-512	; 0xfffffe00
     ae4:	4c415610 	mcrrmi	6, 1, r5, r1, cr0
     ae8:	01710300 	cmneq	r1, r0, lsl #6
     aec:	000001c1 	andeq	r0, r0, r1, asr #3
     af0:	0f082302 	svceq	0x00082302
     af4:	0000040b 	andeq	r0, r0, fp, lsl #8
     af8:	e4017203 	str	r7, [r1], #-515	; 0xfffffdfd
     afc:	02000002 	andeq	r0, r0, #2
     b00:	11000c23 	tstne	r0, r3, lsr #24
     b04:	00000465 	andeq	r0, r0, r5, ror #8
     b08:	57017303 	strpl	r7, [r1, -r3, lsl #6]
     b0c:	12000003 	andne	r0, r0, #3
     b10:	02090401 	andeq	r0, r9, #16777216	; 0x1000000
     b14:	000003bf 			; <UNDEFINED> instruction: 0x000003bf
     b18:	00031613 	andeq	r1, r3, r3, lsl r6
     b1c:	4c130000 	ldcmi	0, cr0, [r3], {-0}
     b20:	01000002 	tsteq	r0, r2
     b24:	05161100 	ldreq	r1, [r6, #-256]	; 0xffffff00
     b28:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
     b2c:	0003a902 	andeq	sl, r3, r2, lsl #18
     b30:	05040c00 	streq	r0, [r4, #-3072]	; 0xfffff400
     b34:	00040c32 	andeq	r0, r4, r2, lsr ip
     b38:	048d0600 	streq	r0, [sp], #1536	; 0x600
     b3c:	34050000 	strcc	r0, [r5], #-0
     b40:	0000002c 	andeq	r0, r0, ip, lsr #32
     b44:	06002302 	streq	r2, [r0], -r2, lsl #6
     b48:	000004f4 	strdeq	r0, [r0], -r4
     b4c:	002c3905 	eoreq	r3, ip, r5, lsl #18
     b50:	23020000 	movwcs	r0, #8192	; 0x2000
     b54:	049d0601 	ldreq	r0, [sp], #1537	; 0x601
     b58:	3d050000 	stccc	0, cr0, [r5, #-0]
     b5c:	0000002c 	andeq	r0, r0, ip, lsr #32
     b60:	06022302 	streq	r2, [r2], -r2, lsl #6
     b64:	0000035f 	andeq	r0, r0, pc, asr r3
     b68:	03bf4105 			; <UNDEFINED> instruction: 0x03bf4105
     b6c:	23020000 	movwcs	r0, #8192	; 0x2000
     b70:	4e030003 	cdpmi	0, 0, cr0, cr3, cr3, {0}
     b74:	05000003 	streq	r0, [r0, #-3]
     b78:	0003cb44 	andeq	ip, r3, r4, asr #22
     b7c:	6c011400 	cfstrsvs	mvf1, [r1], {-0}
     b80:	01000005 	tsteq	r0, r5
     b84:	04d80160 	ldrbeq	r0, [r8], #352	; 0x160
     b88:	04fc0800 	ldrbteq	r0, [ip], #2048	; 0x800
     b8c:	04280800 	strteq	r0, [r8], #-2048	; 0xfffff800
     b90:	40010000 	andmi	r0, r1, r0
     b94:	15000004 	strne	r0, [r0, #-4]
     b98:	000003e1 	andeq	r0, r0, r1, ror #7
     b9c:	00536001 	subseq	r6, r3, r1
     ba0:	91020000 	mrsls	r0, (UNDEF: 2)
     ba4:	01140074 	tsteq	r4, r4, ror r0
     ba8:	000003c0 	andeq	r0, r0, r0, asr #7
     bac:	fc017001 	stc2	0, cr7, [r1], {1}
     bb0:	d0080004 	andle	r0, r8, r4
     bb4:	60080005 	andvs	r0, r8, r5
     bb8:	01000004 	tsteq	r0, r4
     bbc:	00000493 	muleq	r0, r3, r4
     bc0:	00038415 	andeq	r8, r3, r5, lsl r4
     bc4:	93700100 	cmnls	r0, #0, 2
     bc8:	02000004 	andeq	r0, r0, #4
     bcc:	72166491 	andsvc	r6, r6, #-1862270976	; 0x91000000
     bd0:	01000004 	tsteq	r0, r4
     bd4:	00005372 	andeq	r5, r0, r2, ror r3
     bd8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     bdc:	0003ca16 	andeq	ip, r3, r6, lsl sl
     be0:	53720100 	cmnpl	r2, #0, 2
     be4:	02000000 	andeq	r0, r0, #0
     be8:	4a167091 	bmi	59ce34 <__Stack_Size+0x59cc34>
     bec:	01000004 	tsteq	r0, r4
     bf0:	00005372 	andeq	r5, r0, r2, ror r3
     bf4:	6c910200 	lfmvs	f0, 4, [r1], {0}
     bf8:	0c041700 	stceq	7, cr1, [r4], {-0}
     bfc:	14000004 	strne	r0, [r0], #-4
     c00:	0003ac01 	andeq	sl, r3, r1, lsl #24
     c04:	019c0100 	orrseq	r0, ip, r0, lsl #2
     c08:	080005d0 	stmdaeq	r0, {r4, r6, r7, r8, sl}
     c0c:	080005fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl}
     c10:	00000498 	muleq	r0, r8, r4
     c14:	0004d001 	andeq	sp, r4, r1
     c18:	05261500 	streq	r1, [r6, #-1280]!	; 0xfffffb00
     c1c:	9c010000 	stcls	0, cr0, [r1], {-0}
     c20:	00000053 	andeq	r0, r0, r3, asr r0
     c24:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
     c28:	0000081d 	andeq	r0, r0, sp, lsl r8
     c2c:	00539c01 	subseq	r9, r3, r1, lsl #24
     c30:	91020000 	mrsls	r0, (UNDEF: 2)
     c34:	01140070 	tsteq	r4, r0, ror r0
     c38:	00000451 	andeq	r0, r0, r1, asr r4
     c3c:	fc01af01 	stc2	15, cr10, [r1], {1}
     c40:	3c080005 	stccc	0, cr0, [r8], {5}
     c44:	d0080006 	andle	r0, r8, r6
     c48:	01000004 	tsteq	r0, r4
     c4c:	00000507 	andeq	r0, r0, r7, lsl #10
     c50:	00055a15 	andeq	r5, r5, r5, lsl sl
     c54:	2caf0100 	stfcss	f0, [pc]	; c5c <__Stack_Size+0xa5c>
     c58:	02000000 	andeq	r0, r0, #0
     c5c:	f4157791 			; <UNDEFINED> instruction: 0xf4157791
     c60:	01000003 	tsteq	r0, r3
     c64:	0003bfaf 	andeq	fp, r3, pc, lsr #31
     c68:	76910200 	ldrvc	r0, [r1], r0, lsl #4
     c6c:	94011400 	strls	r1, [r1], #-1024	; 0xfffffc00
     c70:	01000003 	tsteq	r0, r3
     c74:	063c01c7 	ldrteq	r0, [ip], -r7, asr #3
     c78:	06740800 	ldrbteq	r0, [r4], -r0, lsl #16
     c7c:	05080800 	streq	r0, [r8, #-2048]	; 0xfffff800
     c80:	30010000 	andcc	r0, r1, r0
     c84:	15000005 	strne	r0, [r0, #-5]
     c88:	00000372 	andeq	r0, r0, r2, ror r3
     c8c:	0053c701 	subseq	ip, r3, r1, lsl #14
     c90:	91020000 	mrsls	r0, (UNDEF: 2)
     c94:	64180074 	ldrvs	r0, [r8], #-116	; 0xffffff8c
     c98:	03000002 	movweq	r0, #2
     c9c:	053e06ce 	ldreq	r0, [lr, #-1742]!	; 0xfffff932
     ca0:	01010000 	mrseq	r0, (UNDEF: 1)
     ca4:	0000730a 	andeq	r7, r0, sl, lsl #6
     ca8:	0c270000 	stceq	0, cr0, [r7], #-0
     cac:	00020000 	andeq	r0, r2, r0
     cb0:	0000030b 	andeq	r0, r0, fp, lsl #6
     cb4:	01650104 	cmneq	r5, r4, lsl #2
     cb8:	43010000 	movwmi	r0, #4096	; 0x1000
     cbc:	ba000007 	blt	ce0 <__Stack_Size+0xae0>
     cc0:	74000000 	strvc	r0, [r0], #-0
     cc4:	74080006 	strvc	r0, [r8], #-6
     cc8:	53080011 	movwpl	r0, #32785	; 0x8011
     ccc:	02000003 	andeq	r0, r0, #3
     cd0:	00a00601 	adceq	r0, r0, r1, lsl #12
     cd4:	1c030000 	stcne	0, cr0, [r3], {-0}
     cd8:	02000001 	andeq	r0, r0, #1
     cdc:	0000372a 	andeq	r3, r0, sl, lsr #14
     ce0:	08010200 	stmdaeq	r1, {r9}
     ce4:	0000009e 	muleq	r0, lr, r0
     ce8:	86050202 	strhi	r0, [r5], -r2, lsl #4
     cec:	03000001 	movweq	r0, #1
     cf0:	00000190 	muleq	r0, r0, r1
     cf4:	00503602 	subseq	r3, r0, r2, lsl #12
     cf8:	02020000 	andeq	r0, r2, #0
     cfc:	0000dc07 	andeq	sp, r0, r7, lsl #24
     d00:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
     d04:	00000148 	andeq	r0, r0, r8, asr #2
     d08:	00019903 	andeq	r9, r1, r3, lsl #18
     d0c:	69500200 	ldmdbvs	r0, {r9}^
     d10:	02000000 	andeq	r0, r0, #0
     d14:	010a0704 	tsteq	sl, r4, lsl #14
     d18:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     d1c:	00014305 	andeq	r4, r1, r5, lsl #6
     d20:	07080200 	streq	r0, [r8, -r0, lsl #4]
     d24:	00000105 	andeq	r0, r0, r5, lsl #2
     d28:	69050404 	stmdbvs	r5, {r2, sl}
     d2c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
     d30:	010f0704 	tsteq	pc, r4, lsl #14
     d34:	04020000 	streq	r0, [r2], #-0
     d38:	0002b807 	andeq	fp, r2, r7, lsl #16
     d3c:	005e0500 	subseq	r0, lr, r0, lsl #10
     d40:	01060000 	mrseq	r0, (UNDEF: 6)
     d44:	ae020703 	cdpge	7, 0, cr0, cr2, cr3, {0}
     d48:	07000000 	streq	r0, [r0, -r0]
     d4c:	000025d8 	ldrdeq	r2, [r0], -r8
     d50:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0xfffff800
     d54:	00010054 	andeq	r0, r1, r4, asr r0
     d58:	00199109 	andseq	r9, r9, r9, lsl #2
     d5c:	02070300 	andeq	r0, r7, #0, 6
     d60:	00000098 	muleq	r0, r8, r0
     d64:	00121809 	andseq	r1, r2, r9, lsl #16
     d68:	02070300 	andeq	r0, r7, #0, 6
     d6c:	00000098 	muleq	r0, r8, r0
     d70:	09030106 	stmdbeq	r3, {r1, r2, r8}
     d74:	0000dc02 	andeq	sp, r0, r2, lsl #24
     d78:	03160700 	tsteq	r6, #0, 14
     d7c:	07000000 	streq	r0, [r0, -r0]
     d80:	0000024c 	andeq	r0, r0, ip, asr #4
     d84:	16090001 	strne	r0, [r9], -r1
     d88:	03000005 	movweq	r0, #5
     d8c:	00c60209 	sbceq	r0, r6, r9, lsl #4
     d90:	500a0000 	andpl	r0, sl, r0
     d94:	1c021e03 	stcne	14, cr1, [r2], {3}
     d98:	0b000002 	bleq	da8 <__Stack_Size+0xba8>
     d9c:	03005253 	movweq	r5, #595	; 0x253
     da0:	00930220 	addseq	r0, r3, r0, lsr #4
     da4:	23020000 	movwcs	r0, #8192	; 0x2000
     da8:	52430b00 	subpl	r0, r3, #0, 22
     dac:	21030031 	tstcs	r3, r1, lsr r0
     db0:	00009302 	andeq	r9, r0, r2, lsl #6
     db4:	04230200 	strteq	r0, [r3], #-512	; 0xfffffe00
     db8:	3252430b 	subscc	r4, r2, #738197504	; 0x2c000000
     dbc:	02220300 	eoreq	r0, r2, #0, 6
     dc0:	00000093 	muleq	r0, r3, r0
     dc4:	0c082302 	stceq	3, cr2, [r8], {2}
     dc8:	00000a51 	andeq	r0, r0, r1, asr sl
     dcc:	93022303 	movwls	r2, #8963	; 0x2303
     dd0:	02000000 	andeq	r0, r0, #0
     dd4:	570c0c23 	strpl	r0, [ip, -r3, lsr #24]
     dd8:	0300000a 	movweq	r0, #10
     ddc:	00930224 	addseq	r0, r3, r4, lsr #4
     de0:	23020000 	movwcs	r0, #8192	; 0x2000
     de4:	092e0c10 	stmdbeq	lr!, {r4, sl, fp}
     de8:	25030000 	strcs	r0, [r3, #-0]
     dec:	00009302 	andeq	r9, r0, r2, lsl #6
     df0:	14230200 	strtne	r0, [r3], #-512	; 0xfffffe00
     df4:	000a0d0c 	andeq	r0, sl, ip, lsl #26
     df8:	02260300 	eoreq	r0, r6, #0, 6
     dfc:	00000093 	muleq	r0, r3, r0
     e00:	0c182302 	ldceq	3, cr2, [r8], {2}
     e04:	000008ba 			; <UNDEFINED> instruction: 0x000008ba
     e08:	93022703 	movwls	r2, #9987	; 0x2703
     e0c:	02000000 	andeq	r0, r0, #0
     e10:	e70c1c23 	str	r1, [ip, -r3, lsr #24]
     e14:	03000007 	movweq	r0, #7
     e18:	00930228 	addseq	r0, r3, r8, lsr #4
     e1c:	23020000 	movwcs	r0, #8192	; 0x2000
     e20:	54480b20 	strbpl	r0, [r8], #-2848	; 0xfffff4e0
     e24:	29030052 	stmdbcs	r3, {r1, r4, r6}
     e28:	00009302 	andeq	r9, r0, r2, lsl #6
     e2c:	24230200 	strtcs	r0, [r3], #-512	; 0xfffffe00
     e30:	52544c0b 	subspl	r4, r4, #2816	; 0xb00
     e34:	022a0300 	eoreq	r0, sl, #0, 6
     e38:	00000093 	muleq	r0, r3, r0
     e3c:	0c282302 	stceq	3, cr2, [r8], #-8
     e40:	00000a13 	andeq	r0, r0, r3, lsl sl
     e44:	93022b03 	movwls	r2, #11011	; 0x2b03
     e48:	02000000 	andeq	r0, r0, #0
     e4c:	180c2c23 	stmdane	ip, {r0, r1, r5, sl, fp, sp}
     e50:	0300000a 	movweq	r0, #10
     e54:	0093022c 	addseq	r0, r3, ip, lsr #4
     e58:	23020000 	movwcs	r0, #8192	; 0x2000
     e5c:	0a1d0c30 	beq	743f24 <__Stack_Size+0x743d24>
     e60:	2d030000 	stccs	0, cr0, [r3, #-0]
     e64:	00009302 	andeq	r9, r0, r2, lsl #6
     e68:	34230200 	strtcc	r0, [r3], #-512	; 0xfffffe00
     e6c:	0006640c 	andeq	r6, r6, ip, lsl #8
     e70:	022e0300 	eoreq	r0, lr, #0, 6
     e74:	00000093 	muleq	r0, r3, r0
     e78:	0c382302 	ldceq	3, cr2, [r8], #-8
     e7c:	00000783 	andeq	r0, r0, r3, lsl #15
     e80:	93022f03 	movwls	r2, #12035	; 0x2f03
     e84:	02000000 	andeq	r0, r0, #0
     e88:	880c3c23 	stmdahi	ip, {r0, r1, r5, sl, fp, ip, sp}
     e8c:	03000007 	movweq	r0, #7
     e90:	00930230 	addseq	r0, r3, r0, lsr r2
     e94:	23020000 	movwcs	r0, #8192	; 0x2000
     e98:	05ef0c40 	strbeq	r0, [pc, #3136]!	; 1ae0 <__Stack_Size+0x18e0>
     e9c:	31030000 	mrscc	r0, (UNDEF: 3)
     ea0:	00009302 	andeq	r9, r0, r2, lsl #6
     ea4:	44230200 	strtmi	r0, [r3], #-512	; 0xfffffe00
     ea8:	0005f40c 	andeq	pc, r5, ip, lsl #8
     eac:	02320300 	eorseq	r0, r2, #0, 6
     eb0:	00000093 	muleq	r0, r3, r0
     eb4:	0b482302 	bleq	1209ac4 <__Stack_Size+0x12098c4>
     eb8:	03005244 	movweq	r5, #580	; 0x244
     ebc:	00930233 	addseq	r0, r3, r3, lsr r2
     ec0:	23020000 	movwcs	r0, #8192	; 0x2000
     ec4:	4509004c 	strmi	r0, [r9, #-76]	; 0xffffffb4
     ec8:	0300000a 	movweq	r0, #10
     ecc:	00e80234 	rsceq	r0, r8, r4, lsr r2
     ed0:	140d0000 	strne	r0, [sp], #-0
     ed4:	02853204 	addeq	r3, r5, #4, 4	; 0x40000000
     ed8:	050e0000 	streq	r0, [lr, #-0]
     edc:	04000008 	streq	r0, [r0], #-8
     ee0:	00005e34 	andeq	r5, r0, r4, lsr lr
     ee4:	00230200 	eoreq	r0, r3, r0, lsl #4
     ee8:	00064b0e 	andeq	r4, r6, lr, lsl #22
     eec:	dc380400 	cfldrsle	mvf0, [r8], #-0
     ef0:	02000000 	andeq	r0, r0, #0
     ef4:	fe0e0423 	cdp2	4, 0, cr0, cr14, cr3, {1}
     ef8:	04000008 	streq	r0, [r0], #-8
     efc:	0000dc3c 	andeq	sp, r0, ip, lsr ip
     f00:	05230200 	streq	r0, [r3, #-512]!	; 0xfffffe00
     f04:	0009340e 	andeq	r3, r9, lr, lsl #8
     f08:	5e400400 	cdppl	4, 4, cr0, cr0, cr0, {0}
     f0c:	02000000 	andeq	r0, r0, #0
     f10:	f90e0823 			; <UNDEFINED> instruction: 0xf90e0823
     f14:	04000005 	streq	r0, [r0], #-5
     f18:	00005e44 	andeq	r5, r0, r4, asr #28
     f1c:	0c230200 	sfmeq	f0, 4, [r3], #-0
     f20:	0008a90e 	andeq	sl, r8, lr, lsl #18
     f24:	2c470400 	cfstrdcs	mvd0, [r7], {-0}
     f28:	02000000 	andeq	r0, r0, #0
     f2c:	03001023 	movweq	r1, #35	; 0x23
     f30:	000005a8 	andeq	r0, r0, r8, lsr #11
     f34:	02284a04 	eoreq	r4, r8, #4, 20	; 0x4000
     f38:	010f0000 	mrseq	r0, CPSR
     f3c:	00000824 	andeq	r0, r0, r4, lsr #16
     f40:	7401b301 	strvc	fp, [r1], #-769	; 0xfffffcff
     f44:	f4080006 	vst4.8	{d0-d3}, [r8], r6
     f48:	40080006 	andmi	r0, r8, r6
     f4c:	01000005 	tsteq	r0, r5
     f50:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
     f54:	00058510 	andeq	r8, r5, r0, lsl r5
     f58:	b9b30100 	ldmiblt	r3!, {r8}
     f5c:	02000002 	andeq	r0, r0, #2
     f60:	11007491 			; <UNDEFINED> instruction: 0x11007491
     f64:	00021c04 	andeq	r1, r2, r4, lsl #24
     f68:	5d011200 	sfmpl	f1, 4, [r1, #-0]
     f6c:	0100000a 	tsteq	r0, sl
     f70:	06f401da 	usateq	r0, #20, sl, asr #3
     f74:	07a40800 	streq	r0, [r4, r0, lsl #16]!
     f78:	05780800 	ldrbeq	r0, [r8, #-2048]!	; 0xfffff800
     f7c:	12010000 	andne	r0, r1, #0
     f80:	10000003 	andne	r0, r0, r3
     f84:	00000585 	andeq	r0, r0, r5, lsl #11
     f88:	02b9da01 	adcseq	sp, r9, #4096	; 0x1000
     f8c:	91020000 	mrsls	r0, (UNDEF: 2)
     f90:	0669106c 	strbteq	r1, [r9], -ip, rrx
     f94:	da010000 	ble	40f9c <__Stack_Size+0x40d9c>
     f98:	00000312 	andeq	r0, r0, r2, lsl r3
     f9c:	13689102 	cmnne	r8, #-2147483648	; 0x80000000
     fa0:	0000058a 	andeq	r0, r0, sl, lsl #11
     fa4:	005edc01 	subseq	sp, lr, r1, lsl #24
     fa8:	91020000 	mrsls	r0, (UNDEF: 2)
     fac:	08d51374 	ldmeq	r5, {r2, r4, r5, r6, r8, r9, ip}^
     fb0:	dd010000 	stcle	0, cr0, [r1, #-0]
     fb4:	0000002c 	andeq	r0, r0, ip, lsr #32
     fb8:	00739102 	rsbseq	r9, r3, r2, lsl #2
     fbc:	02850411 	addeq	r0, r5, #285212672	; 0x11000000
     fc0:	01140000 	tsteq	r4, r0
     fc4:	000009a7 	andeq	r0, r0, r7, lsr #19
     fc8:	01011301 	tsteq	r1, r1, lsl #6
     fcc:	080007a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl}
     fd0:	080007e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, sl}
     fd4:	000005b0 			; <UNDEFINED> instruction: 0x000005b0
     fd8:	00034301 	andeq	r4, r3, r1, lsl #6
     fdc:	06691500 	strbteq	r1, [r9], -r0, lsl #10
     fe0:	13010000 	movwne	r0, #4096	; 0x1000
     fe4:	00031201 	andeq	r1, r3, r1, lsl #4
     fe8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     fec:	5c011400 	cfstrspl	mvf1, [r1], {-0}
     ff0:	01000006 	tsteq	r0, r6
     ff4:	e801012b 	stmda	r1, {r0, r1, r3, r5, r8}
     ff8:	1e080007 	cdpne	0, 0, cr0, cr8, cr7, {0}
     ffc:	e8080008 	stmda	r8, {r3}
    1000:	01000005 	tsteq	r0, r5
    1004:	0000037d 	andeq	r0, r0, sp, ror r3
    1008:	00058515 	andeq	r8, r5, r5, lsl r5
    100c:	012b0100 	teqeq	fp, r0, lsl #2
    1010:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    1014:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    1018:	000003f4 	strdeq	r0, [r0], -r4
    101c:	dc012b01 	stcle	11, cr2, [r1], {1}
    1020:	02000000 	andeq	r0, r0, #0
    1024:	14007391 	strne	r7, [r0], #-913	; 0xfffffc6f
    1028:	000a8001 	andeq	r8, sl, r1
    102c:	01440100 	mrseq	r0, (UNDEF: 84)
    1030:	00082001 	andeq	r2, r8, r1
    1034:	00085608 	andeq	r5, r8, r8, lsl #12
    1038:	00062008 	andeq	r2, r6, r8
    103c:	03b70100 			; <UNDEFINED> instruction: 0x03b70100
    1040:	85150000 	ldrhi	r0, [r5, #-0]
    1044:	01000005 	tsteq	r0, r5
    1048:	02b90144 	adcseq	r0, r9, #68, 2
    104c:	91020000 	mrsls	r0, (UNDEF: 2)
    1050:	03f41574 	mvnseq	r1, #116, 10	; 0x1d000000
    1054:	44010000 	strmi	r0, [r1], #-0
    1058:	0000dc01 	andeq	sp, r0, r1, lsl #24
    105c:	73910200 	orrsvc	r0, r1, #0, 4
    1060:	b8011400 	stmdalt	r1, {sl, ip}
    1064:	01000005 	tsteq	r0, r5
    1068:	58010161 	stmdapl	r1, {r0, r5, r6, r8}
    106c:	a0080008 	andge	r0, r8, r8
    1070:	58080008 	stmdapl	r8, {r3}
    1074:	01000006 	tsteq	r0, r6
    1078:	0000040f 	andeq	r0, r0, pc, lsl #8
    107c:	00058515 	andeq	r8, r5, r5, lsl r5
    1080:	01610100 	cmneq	r1, r0, lsl #2
    1084:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    1088:	156c9102 	strbne	r9, [ip, #-258]!	; 0xfffffefe
    108c:	00000a37 	andeq	r0, r0, r7, lsr sl
    1090:	45016101 	strmi	r6, [r1, #-257]	; 0xfffffeff
    1094:	02000000 	andeq	r0, r0, #0
    1098:	f4156a91 			; <UNDEFINED> instruction: 0xf4156a91
    109c:	01000003 	tsteq	r0, r3
    10a0:	00dc0161 	sbcseq	r0, ip, r1, ror #2
    10a4:	91020000 	mrsls	r0, (UNDEF: 2)
    10a8:	0a3e1669 	beq	f86a54 <__Stack_Size+0xf86854>
    10ac:	63010000 	movwvs	r0, #4096	; 0x1000
    10b0:	00002c01 	andeq	r2, r0, r1, lsl #24
    10b4:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    10b8:	22011400 	andcs	r1, r1, #0, 8
    10bc:	0100000a 	tsteq	r0, sl
    10c0:	a001017b 	andge	r0, r1, fp, ror r1
    10c4:	be080008 	cdplt	0, 0, cr0, cr8, cr8, {0}
    10c8:	90080008 	andls	r0, r8, r8
    10cc:	01000006 	tsteq	r0, r6
    10d0:	0000043a 	andeq	r0, r0, sl, lsr r4
    10d4:	00058515 	andeq	r8, r5, r5, lsl r5
    10d8:	017b0100 	cmneq	fp, r0, lsl #2
    10dc:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    10e0:	00749102 	rsbseq	r9, r4, r2, lsl #2
    10e4:	06b10117 	ssateq	r0, #18, r7, lsl #2
    10e8:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
    10ec:	00ae0101 	adceq	r0, lr, r1, lsl #2
    10f0:	08c00000 	stmiaeq	r0, {}^	; <UNPREDICTABLE>
    10f4:	08f60800 	ldmeq	r6!, {fp}^
    10f8:	06c80800 	strbeq	r0, [r8], r0, lsl #16
    10fc:	78010000 	stmdavc	r1, {}	; <UNPREDICTABLE>
    1100:	15000004 	strne	r0, [r0, #-4]
    1104:	00000585 	andeq	r0, r0, r5, lsl #11
    1108:	b9018801 	stmdblt	r1, {r0, fp, pc}
    110c:	02000002 	andeq	r0, r0, #2
    1110:	e1166c91 			; <UNDEFINED> instruction: 0xe1166c91
    1114:	0100000f 	tsteq	r0, pc
    1118:	00ae018a 	adceq	r0, lr, sl, lsl #3
    111c:	91020000 	mrsls	r0, (UNDEF: 2)
    1120:	01140077 	tsteq	r4, r7, ror r0
    1124:	000008c0 	andeq	r0, r0, r0, asr #17
    1128:	0101a101 	tsteq	r1, r1, lsl #2
    112c:	080008f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, fp}
    1130:	08000916 	stmdaeq	r0, {r1, r2, r4, r8, fp}
    1134:	00000700 	andeq	r0, r0, r0, lsl #14
    1138:	0004a301 	andeq	sl, r4, r1, lsl #6
    113c:	05851500 	streq	r1, [r5, #1280]	; 0x500
    1140:	a1010000 	mrsge	r0, (UNDEF: 1)
    1144:	0002b901 	andeq	fp, r2, r1, lsl #18
    1148:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    114c:	e5011700 	str	r1, [r1, #-1792]	; 0xfffff900
    1150:	01000008 	tsteq	r0, r8
    1154:	ae0101ae 	adfgedp	f0, f1, #0.5
    1158:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    115c:	4e080009 	cdpmi	0, 0, cr0, cr8, cr9, {0}
    1160:	38080009 	stmdacc	r8, {r0, r3}
    1164:	01000007 	tsteq	r0, r7
    1168:	000004e1 	andeq	r0, r0, r1, ror #9
    116c:	00058515 	andeq	r8, r5, r5, lsl r5
    1170:	01ae0100 			; <UNDEFINED> instruction: 0x01ae0100
    1174:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    1178:	166c9102 	strbtne	r9, [ip], -r2, lsl #2
    117c:	00000fe1 	andeq	r0, r0, r1, ror #31
    1180:	ae01b001 	cdpge	0, 0, cr11, cr1, cr1, {0}
    1184:	02000000 	andeq	r0, r0, #0
    1188:	14007791 	strne	r7, [r0], #-1937	; 0xfffff86f
    118c:	00091501 	andeq	r1, r9, r1, lsl #10
    1190:	01c90100 	biceq	r0, r9, r0, lsl #2
    1194:	00095001 	andeq	r5, r9, r1
    1198:	00098608 	andeq	r8, r9, r8, lsl #12
    119c:	00077008 	andeq	r7, r7, r8
    11a0:	051b0100 	ldreq	r0, [fp, #-256]	; 0xffffff00
    11a4:	85150000 	ldrhi	r0, [r5, #-0]
    11a8:	01000005 	tsteq	r0, r5
    11ac:	02b901c9 	adcseq	r0, r9, #1073741874	; 0x40000032
    11b0:	91020000 	mrsls	r0, (UNDEF: 2)
    11b4:	03f41574 	mvnseq	r1, #116, 10	; 0x1d000000
    11b8:	c9010000 	stmdbgt	r1, {}	; <UNPREDICTABLE>
    11bc:	0000dc01 	andeq	sp, r0, r1, lsl #24
    11c0:	73910200 	orrsvc	r0, r1, #0, 4
    11c4:	d8011700 	stmdale	r1, {r8, r9, sl, ip}
    11c8:	01000006 	tsteq	r0, r6
    11cc:	ae0101e1 	adfgedz	f0, f1, f1
    11d0:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    11d4:	be080009 	cdplt	0, 0, cr0, cr8, cr9, {0}
    11d8:	a8080009 	stmdage	r8, {r0, r3}
    11dc:	01000007 	tsteq	r0, r7
    11e0:	00000559 	andeq	r0, r0, r9, asr r5
    11e4:	00058515 	andeq	r8, r5, r5, lsl r5
    11e8:	01e10100 	mvneq	r0, r0, lsl #2
    11ec:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    11f0:	166c9102 	strbtne	r9, [ip], -r2, lsl #2
    11f4:	00000fe1 	andeq	r0, r0, r1, ror #31
    11f8:	ae01e301 	cdpge	3, 0, cr14, cr1, cr1, {0}
    11fc:	02000000 	andeq	r0, r0, #0
    1200:	14007791 	strne	r7, [r0], #-1937	; 0xfffff86f
    1204:	00078d01 	andeq	r8, r7, r1, lsl #26
    1208:	01fd0100 	mvnseq	r0, r0, lsl #2
    120c:	0009c001 	andeq	ip, r9, r1
    1210:	000a0a08 	andeq	r0, sl, r8, lsl #20
    1214:	0007e008 	andeq	lr, r7, r8
    1218:	05b10100 	ldreq	r0, [r1, #256]!	; 0x100
    121c:	85150000 	ldrhi	r0, [r5, #-0]
    1220:	01000005 	tsteq	r0, r5
    1224:	02b901fd 	adcseq	r0, r9, #1073741887	; 0x4000003f
    1228:	91020000 	mrsls	r0, (UNDEF: 2)
    122c:	0f20156c 	svceq	0x0020156c
    1230:	fd010000 	stc2	0, cr0, [r1, #-0]
    1234:	00002c01 	andeq	r2, r0, r1, lsl #24
    1238:	6b910200 	blvs	fe441a40 <BootRAM+0xc6321e1>
    123c:	00058a16 	andeq	r8, r5, r6, lsl sl
    1240:	01ff0100 	mvnseq	r0, r0, lsl #2
    1244:	0000005e 	andeq	r0, r0, lr, asr r0
    1248:	16749102 	ldrbtne	r9, [r4], -r2, lsl #2
    124c:	000008d5 	ldrdeq	r0, [r0], -r5
    1250:	5e020001 	cdppl	0, 0, cr0, cr2, cr1, {0}
    1254:	02000000 	andeq	r0, r0, #0
    1258:	14007091 	strne	r7, [r0], #-145	; 0xffffff6f
    125c:	0009fd01 	andeq	pc, r9, r1, lsl #26
    1260:	02180100 	andseq	r0, r8, #0, 2
    1264:	000a0c01 	andeq	r0, sl, r1, lsl #24
    1268:	000a4208 	andeq	r4, sl, r8, lsl #4
    126c:	00081808 	andeq	r1, r8, r8, lsl #16
    1270:	05eb0100 	strbeq	r0, [fp, #256]!	; 0x100
    1274:	85150000 	ldrhi	r0, [r5, #-0]
    1278:	01000005 	tsteq	r0, r5
    127c:	02b90218 	adcseq	r0, r9, #24, 4	; 0x80000001
    1280:	91020000 	mrsls	r0, (UNDEF: 2)
    1284:	03f41574 	mvnseq	r1, #116, 10	; 0x1d000000
    1288:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    128c:	0000dc02 	andeq	sp, r0, r2, lsl #24
    1290:	73910200 	orrsvc	r0, r1, #0, 4
    1294:	1d011400 	cfstrsne	mvf1, [r1, #-0]
    1298:	01000007 	tsteq	r0, r7
    129c:	4401024e 	strmi	r0, [r1], #-590	; 0xfffffdb2
    12a0:	fe08000a 	cdp2	0, 0, cr0, cr8, cr10, {0}
    12a4:	5008000b 	andpl	r0, r8, fp
    12a8:	01000008 	tsteq	r0, r8
    12ac:	00000661 	andeq	r0, r0, r1, ror #12
    12b0:	00058515 	andeq	r8, r5, r5, lsl r5
    12b4:	024e0100 	subeq	r0, lr, #0, 2
    12b8:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    12bc:	156c9102 	strbne	r9, [ip, #-258]!	; 0xfffffefe
    12c0:	00000769 	andeq	r0, r0, r9, ror #14
    12c4:	2c024e01 	stccs	14, cr4, [r2], {1}
    12c8:	02000000 	andeq	r0, r0, #0
    12cc:	ca156b91 	bgt	55c118 <__Stack_Size+0x55bf18>
    12d0:	01000007 	tsteq	r0, r7
    12d4:	002c024e 	eoreq	r0, ip, lr, asr #4
    12d8:	91020000 	mrsls	r0, (UNDEF: 2)
    12dc:	0998156a 	ldmibeq	r8, {r1, r3, r5, r6, r8, sl, ip}
    12e0:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    12e4:	00002c02 	andeq	r2, r0, r2, lsl #24
    12e8:	69910200 	ldmibvs	r1, {r9}
    12ec:	00058a16 	andeq	r8, r5, r6, lsl sl
    12f0:	02500100 	subseq	r0, r0, #0, 2
    12f4:	0000005e 	andeq	r0, r0, lr, asr r0
    12f8:	16749102 	ldrbtne	r9, [r4], -r2, lsl #2
    12fc:	000008d5 	ldrdeq	r0, [r0], -r5
    1300:	5e025001 	cdppl	0, 0, cr5, cr2, cr1, {0}
    1304:	02000000 	andeq	r0, r0, #0
    1308:	14007091 	strne	r7, [r0], #-145	; 0xffffff6f
    130c:	0007ed01 	andeq	lr, r7, r1, lsl #26
    1310:	02ae0100 	adceq	r0, lr, #0, 2
    1314:	000c0001 	andeq	r0, ip, r1
    1318:	000c3608 	andeq	r3, ip, r8, lsl #12
    131c:	00088808 	andeq	r8, r8, r8, lsl #16
    1320:	069b0100 	ldreq	r0, [fp], r0, lsl #2
    1324:	85150000 	ldrhi	r0, [r5, #-0]
    1328:	01000005 	tsteq	r0, r5
    132c:	02b902ae 	adcseq	r0, r9, #-536870902	; 0xe000000a
    1330:	91020000 	mrsls	r0, (UNDEF: 2)
    1334:	03f41574 	mvnseq	r1, #116, 10	; 0x1d000000
    1338:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    133c:	0000dc02 	andeq	sp, r0, r2, lsl #24
    1340:	73910200 	orrsvc	r0, r1, #0, 4
    1344:	ac011700 	stcge	7, cr1, [r1], {-0}
    1348:	01000007 	tsteq	r0, r7
    134c:	450102c4 	strmi	r0, [r1, #-708]	; 0xfffffd3c
    1350:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    1354:	5208000c 	andpl	r0, r8, #12
    1358:	c008000c 	andgt	r0, r8, ip
    135c:	01000008 	tsteq	r0, r8
    1360:	000006ca 	andeq	r0, r0, sl, asr #13
    1364:	00058515 	andeq	r8, r5, r5, lsl r5
    1368:	02c40100 	sbceq	r0, r4, #0, 2
    136c:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    1370:	00749102 	rsbseq	r9, r4, r2, lsl #2
    1374:	0a8b0118 	beq	fe2c17dc <BootRAM+0xc4b1f7d>
    1378:	d0010000 	andle	r0, r1, r0
    137c:	005e0102 	subseq	r0, lr, r2, lsl #2
    1380:	0c540000 	mraeq	r0, r4, acc0
    1384:	0c680800 	stcleq	8, cr0, [r8], #-0
    1388:	08f80800 	ldmeq	r8!, {fp}^
    138c:	14010000 	strne	r0, [r1], #-0
    1390:	0007cf01 	andeq	ip, r7, r1, lsl #30
    1394:	02de0100 	sbcseq	r0, lr, #0, 2
    1398:	000c6801 	andeq	r6, ip, r1, lsl #16
    139c:	000c9e08 	andeq	r9, ip, r8, lsl #28
    13a0:	00092408 	andeq	r2, r9, r8, lsl #8
    13a4:	071f0100 	ldreq	r0, [pc, -r0, lsl #2]
    13a8:	85150000 	ldrhi	r0, [r5, #-0]
    13ac:	01000005 	tsteq	r0, r5
    13b0:	02b902de 	adcseq	r0, r9, #-536870899	; 0xe000000d
    13b4:	91020000 	mrsls	r0, (UNDEF: 2)
    13b8:	03f41574 	mvnseq	r1, #116, 10	; 0x1d000000
    13bc:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
    13c0:	0000dc02 	andeq	sp, r0, r2, lsl #24
    13c4:	73910200 	orrsvc	r0, r1, #0, 4
    13c8:	4f011400 	svcmi	0x00011400
    13cc:	01000008 	tsteq	r0, r8
    13d0:	a00102f8 	strdge	r0, [r1], -r8
    13d4:	d608000c 	strle	r0, [r8], -ip
    13d8:	5c08000c 	stcpl	0, cr0, [r8], {12}
    13dc:	01000009 	tsteq	r0, r9
    13e0:	00000759 	andeq	r0, r0, r9, asr r7
    13e4:	00058515 	andeq	r8, r5, r5, lsl r5
    13e8:	02f80100 	rscseq	r0, r8, #0, 2
    13ec:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    13f0:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    13f4:	000003f4 	strdeq	r0, [r0], -r4
    13f8:	dc02f801 	stcle	8, cr15, [r2], {1}
    13fc:	02000000 	andeq	r0, r0, #0
    1400:	14007391 	strne	r7, [r0], #-913	; 0xfffffc6f
    1404:	00086701 	andeq	r6, r8, r1, lsl #14
    1408:	031f0100 	tsteq	pc, #0, 2
    140c:	000cd801 	andeq	sp, ip, r1, lsl #16
    1410:	000d0e08 	andeq	r0, sp, r8, lsl #28
    1414:	00099408 	andeq	r9, r9, r8, lsl #8
    1418:	07a20100 	streq	r0, [r2, r0, lsl #2]!
    141c:	85150000 	ldrhi	r0, [r5, #-0]
    1420:	01000005 	tsteq	r0, r5
    1424:	02b9031f 	adcseq	r0, r9, #2080374784	; 0x7c000000
    1428:	91020000 	mrsls	r0, (UNDEF: 2)
    142c:	0a66156c 	beq	19869e4 <__Stack_Size+0x19867e4>
    1430:	1f010000 	svcne	0x00010000
    1434:	00005e03 	andeq	r5, r0, r3, lsl #28
    1438:	68910200 	ldmvs	r1, {r9}
    143c:	0007c316 	andeq	ip, r7, r6, lsl r3
    1440:	03210100 	teqeq	r1, #0, 2
    1444:	0000005e 	andeq	r0, r0, lr, asr r0
    1448:	00749102 	rsbseq	r9, r4, r2, lsl #2
    144c:	082f0114 	stmdaeq	pc!, {r2, r4, r8}	; <UNPREDICTABLE>
    1450:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    1454:	0d100103 	ldfeqs	f0, [r0, #-12]
    1458:	0d460800 	stcleq	8, cr0, [r6, #-0]
    145c:	09cc0800 	stmibeq	ip, {fp}^
    1460:	dc010000 	stcle	0, cr0, [r1], {-0}
    1464:	15000007 	strne	r0, [r0, #-7]
    1468:	00000585 	andeq	r0, r0, r5, lsl #11
    146c:	b9033801 	stmdblt	r3, {r0, fp, ip, sp}
    1470:	02000002 	andeq	r0, r0, #2
    1474:	f4157491 			; <UNDEFINED> instruction: 0xf4157491
    1478:	01000003 	tsteq	r0, r3
    147c:	00dc0338 	sbcseq	r0, ip, r8, lsr r3
    1480:	91020000 	mrsls	r0, (UNDEF: 2)
    1484:	01140073 	tsteq	r4, r3, ror r0
    1488:	000009b6 			; <UNDEFINED> instruction: 0x000009b6
    148c:	01035101 	tsteq	r3, r1, lsl #2
    1490:	08000d48 	stmdaeq	r0, {r3, r6, r8, sl, fp}
    1494:	08000d7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, sl, fp}
    1498:	00000a04 	andeq	r0, r0, r4, lsl #20
    149c:	00081601 	andeq	r1, r8, r1, lsl #12
    14a0:	05851500 	streq	r1, [r5, #1280]	; 0x500
    14a4:	51010000 	mrspl	r0, (UNDEF: 1)
    14a8:	0002b903 	andeq	fp, r2, r3, lsl #18
    14ac:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    14b0:	0003f415 	andeq	pc, r3, r5, lsl r4	; <UNPREDICTABLE>
    14b4:	03510100 	cmpeq	r1, #0, 2
    14b8:	000000dc 	ldrdeq	r0, [r0], -ip
    14bc:	00739102 	rsbseq	r9, r3, r2, lsl #2
    14c0:	05c50117 	strbeq	r0, [r5, #279]	; 0x117
    14c4:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    14c8:	00ae0103 	adceq	r0, lr, r3, lsl #2
    14cc:	0d800000 	stceq	0, cr0, [r0]
    14d0:	0db60800 	ldceq	8, cr0, [r6]
    14d4:	0a3c0800 	beq	f034dc <__Stack_Size+0xf032dc>
    14d8:	54010000 	strpl	r0, [r1], #-0
    14dc:	15000008 	strne	r0, [r0, #-8]
    14e0:	00000585 	andeq	r0, r0, r5, lsl #11
    14e4:	b9036901 	stmdblt	r3, {r0, r8, fp, sp, lr}
    14e8:	02000002 	andeq	r0, r0, #2
    14ec:	e1166c91 			; <UNDEFINED> instruction: 0xe1166c91
    14f0:	0100000f 	tsteq	r0, pc
    14f4:	00ae036b 	adceq	r0, lr, fp, ror #6
    14f8:	91020000 	mrsls	r0, (UNDEF: 2)
    14fc:	01140077 	tsteq	r4, r7, ror r0
    1500:	0000097e 	andeq	r0, r0, lr, ror r9
    1504:	0103a201 	tsteq	r3, r1, lsl #4
    1508:	08000db8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, fp}
    150c:	08000efc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp}
    1510:	00000a74 	andeq	r0, r0, r4, ror sl
    1514:	0008d901 	andeq	sp, r8, r1, lsl #18
    1518:	05851500 	streq	r1, [r5, #1280]	; 0x500
    151c:	a2010000 	andge	r0, r1, #0
    1520:	0002b903 	andeq	fp, r2, r3, lsl #18
    1524:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    1528:	00076915 	andeq	r6, r7, r5, lsl r9
    152c:	03a20100 			; <UNDEFINED> instruction: 0x03a20100
    1530:	0000002c 	andeq	r0, r0, ip, lsr #32
    1534:	15639102 	strbne	r9, [r3, #-258]!	; 0xfffffefe
    1538:	000007ca 	andeq	r0, r0, sl, asr #15
    153c:	2c03a201 	sfmcs	f2, 1, [r3], {1}
    1540:	02000000 	andeq	r0, r0, #0
    1544:	98156291 	ldmdals	r5, {r0, r4, r7, r9, sp, lr}
    1548:	01000009 	tsteq	r0, r9
    154c:	002c03a2 	eoreq	r0, ip, r2, lsr #7
    1550:	91020000 	mrsls	r0, (UNDEF: 2)
    1554:	058a1661 	streq	r1, [sl, #1633]	; 0x661
    1558:	a4010000 	strge	r0, [r1], #-0
    155c:	00005e03 	andeq	r5, r0, r3, lsl #28
    1560:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1564:	0008d516 	andeq	sp, r8, r6, lsl r5
    1568:	03a40100 			; <UNDEFINED> instruction: 0x03a40100
    156c:	0000005e 	andeq	r0, r0, lr, asr r0
    1570:	16709102 	ldrbtne	r9, [r0], -r2, lsl #2
    1574:	000008dd 	ldrdeq	r0, [r0], -sp
    1578:	5e03a401 	cdppl	4, 0, cr10, cr3, cr1, {0}
    157c:	02000000 	andeq	r0, r0, #0
    1580:	14006c91 	strne	r6, [r0], #-3217	; 0xfffff36f
    1584:	00094901 	andeq	r4, r9, r1, lsl #18
    1588:	03e10100 	mvneq	r0, #0, 2
    158c:	000efc01 	andeq	pc, lr, r1, lsl #24
    1590:	000f4608 	andeq	r4, pc, r8, lsl #12
    1594:	000aac08 	andeq	sl, sl, r8, lsl #24
    1598:	09310100 	ldmdbeq	r1!, {r8}
    159c:	85150000 	ldrhi	r0, [r5, #-0]
    15a0:	01000005 	tsteq	r0, r5
    15a4:	02b903e1 	adcseq	r0, r9, #-2080374781	; 0x84000003
    15a8:	91020000 	mrsls	r0, (UNDEF: 2)
    15ac:	3632156c 	ldrtcc	r1, [r2], -ip, ror #10
    15b0:	e1010000 	mrs	r0, (UNDEF: 1)
    15b4:	00002c03 	andeq	r2, r0, r3, lsl #24
    15b8:	6b910200 	blvs	fe441dc0 <BootRAM+0xc632561>
    15bc:	00058a16 	andeq	r8, r5, r6, lsl sl
    15c0:	03e30100 	mvneq	r0, #0, 2
    15c4:	0000005e 	andeq	r0, r0, lr, asr r0
    15c8:	16749102 	ldrbtne	r9, [r4], -r2, lsl #2
    15cc:	000008d5 	ldrdeq	r0, [r0], -r5
    15d0:	5e03e401 	cdppl	4, 0, cr14, cr3, cr1, {0}
    15d4:	02000000 	andeq	r0, r0, #0
    15d8:	14007091 	strne	r7, [r0], #-145	; 0xffffff6f
    15dc:	00080e01 	andeq	r0, r8, r1, lsl #28
    15e0:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
    15e4:	000f4801 	andeq	r4, pc, r1, lsl #16
    15e8:	000f7a08 	andeq	r7, pc, r8, lsl #20
    15ec:	000ae408 	andeq	lr, sl, r8, lsl #8
    15f0:	09890100 	stmibeq	r9, {r8}
    15f4:	85150000 	ldrhi	r0, [r5, #-0]
    15f8:	01000005 	tsteq	r0, r5
    15fc:	02b90401 	adcseq	r0, r9, #16777216	; 0x1000000
    1600:	91020000 	mrsls	r0, (UNDEF: 2)
    1604:	09d7156c 	ldmibeq	r7, {r2, r3, r5, r6, r8, sl, ip}^
    1608:	01010000 	mrseq	r0, (UNDEF: 1)
    160c:	00002c04 	andeq	r2, r0, r4, lsl #24
    1610:	6b910200 	blvs	fe441e18 <BootRAM+0xc6325b9>
    1614:	00081d15 	andeq	r1, r8, r5, lsl sp
    1618:	04010100 	streq	r0, [r1], #-256	; 0xffffff00
    161c:	00000045 	andeq	r0, r0, r5, asr #32
    1620:	19689102 	stmdbne	r8!, {r1, r8, ip, pc}^
    1624:	00706d74 	rsbseq	r6, r0, r4, ror sp
    1628:	93040301 	movwls	r0, #17153	; 0x4301
    162c:	02000000 	andeq	r0, r0, #0
    1630:	17007491 			; <UNDEFINED> instruction: 0x17007491
    1634:	00088a01 	andeq	r8, r8, r1, lsl #20
    1638:	041c0100 	ldreq	r0, [ip], #-256	; 0xffffff00
    163c:	00004501 	andeq	r4, r0, r1, lsl #10
    1640:	000f7c00 	andeq	r7, pc, r0, lsl #24
    1644:	000fb008 	andeq	fp, pc, r8
    1648:	000b1c08 	andeq	r1, fp, r8, lsl #24
    164c:	09d60100 	ldmibeq	r6, {r8}^
    1650:	85150000 	ldrhi	r0, [r5, #-0]
    1654:	01000005 	tsteq	r0, r5
    1658:	02b9041c 	adcseq	r0, r9, #28, 8	; 0x1c000000
    165c:	91020000 	mrsls	r0, (UNDEF: 2)
    1660:	09d7156c 	ldmibeq	r7, {r2, r3, r5, r6, r8, sl, ip}^
    1664:	1c010000 	stcne	0, cr0, [r1], {-0}
    1668:	00002c04 	andeq	r2, r0, r4, lsl #24
    166c:	6b910200 	blvs	fe441e74 <BootRAM+0xc632615>
    1670:	706d7419 	rsbvc	r7, sp, r9, lsl r4
    1674:	041e0100 	ldreq	r0, [lr], #-256	; 0xffffff00
    1678:	00000093 	muleq	r0, r3, r0
    167c:	00749102 	rsbseq	r9, r4, r2, lsl #2
    1680:	05920114 	ldreq	r0, [r2, #276]	; 0x114
    1684:	3a010000 	bcc	4168c <__Stack_Size+0x4148c>
    1688:	0fb00104 	svceq	0x00b00104
    168c:	0fea0800 	svceq	0x00ea0800
    1690:	0b540800 	bleq	1503698 <__Stack_Size+0x1503498>
    1694:	1f010000 	svcne	0x00010000
    1698:	1500000a 	strne	r0, [r0, #-10]
    169c:	00000585 	andeq	r0, r0, r5, lsl #11
    16a0:	b9043a01 	stmdblt	r4, {r0, r9, fp, ip, sp}
    16a4:	02000002 	andeq	r0, r0, #2
    16a8:	6b156c91 	blvs	55c8f4 <__Stack_Size+0x55c6f4>
    16ac:	01000009 	tsteq	r0, r9
    16b0:	005e043a 	subseq	r0, lr, sl, lsr r4
    16b4:	91020000 	mrsls	r0, (UNDEF: 2)
    16b8:	07c31668 	strbeq	r1, [r3, r8, ror #12]
    16bc:	3c010000 	stccc	0, cr0, [r1], {-0}
    16c0:	00005e04 	andeq	r5, r0, r4, lsl #28
    16c4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    16c8:	78011400 	stmdavc	r1, {sl, ip}
    16cc:	01000006 	tsteq	r0, r6
    16d0:	ec010453 	cfstrs	mvf0, [r1], {83}	; 0x53
    16d4:	1208000f 	andne	r0, r8, #15
    16d8:	8c080010 	stchi	0, cr0, [r8], {16}
    16dc:	0100000b 	tsteq	r0, fp
    16e0:	00000a68 	andeq	r0, r0, r8, ror #20
    16e4:	00058515 	andeq	r8, r5, r5, lsl r5
    16e8:	04530100 	ldrbeq	r0, [r3], #-256	; 0xffffff00
    16ec:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    16f0:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    16f4:	00000775 	andeq	r0, r0, r5, ror r7
    16f8:	45045301 	strmi	r5, [r4, #-769]	; 0xfffffcff
    16fc:	02000000 	andeq	r0, r0, #0
    1700:	07157291 			; <UNDEFINED> instruction: 0x07157291
    1704:	01000006 	tsteq	r0, r6
    1708:	00450454 	subeq	r0, r5, r4, asr r4
    170c:	91020000 	mrsls	r0, (UNDEF: 2)
    1710:	01140070 	tsteq	r4, r0, ror r0
    1714:	000006f7 	strdeq	r0, [r0], -r7
    1718:	01047901 	tsteq	r4, r1, lsl #18
    171c:	08001014 	stmdaeq	r0, {r2, r4, ip}
    1720:	0800104c 	stmdaeq	r0, {r2, r3, r6, ip}
    1724:	00000bc4 	andeq	r0, r0, r4, asr #23
    1728:	000ab101 	andeq	fp, sl, r1, lsl #2
    172c:	05851500 	streq	r1, [r5, #1280]	; 0x500
    1730:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    1734:	0002b904 	andeq	fp, r2, r4, lsl #18
    1738:	6c910200 	lfmvs	f0, 4, [r1], {0}
    173c:	00076915 	andeq	r6, r7, r5, lsl r9
    1740:	04790100 	ldrbteq	r0, [r9], #-256	; 0xffffff00
    1744:	0000002c 	andeq	r0, r0, ip, lsr #32
    1748:	166b9102 	strbtne	r9, [fp], -r2, lsl #2
    174c:	000007c3 	andeq	r0, r0, r3, asr #15
    1750:	5e047b01 	vmlapl.f64	d7, d4, d1
    1754:	02000000 	andeq	r0, r0, #0
    1758:	14007491 	strne	r7, [r0], #-1169	; 0xfffffb6f
    175c:	00063201 	andeq	r3, r6, r1, lsl #4
    1760:	048f0100 	streq	r0, [pc], #256	; 1768 <__Stack_Size+0x1568>
    1764:	00104c01 	andseq	r4, r0, r1, lsl #24
    1768:	00108408 	andseq	r8, r0, r8, lsl #8
    176c:	000bfc08 	andeq	pc, fp, r8, lsl #24
    1770:	0adc0100 	beq	ff701b78 <BootRAM+0xd8f2319>
    1774:	f4150000 			; <UNDEFINED> instruction: 0xf4150000
    1778:	01000003 	tsteq	r0, r3
    177c:	00dc048f 	sbcseq	r0, ip, pc, lsl #9
    1780:	91020000 	mrsls	r0, (UNDEF: 2)
    1784:	01170077 	tsteq	r7, r7, ror r0
    1788:	000009eb 	andeq	r0, r0, fp, ror #19
    178c:	0104ab01 	tsteq	r4, r1, lsl #22
    1790:	000000ae 	andeq	r0, r0, lr, lsr #1
    1794:	08001084 	stmdaeq	r0, {r2, r7, ip}
    1798:	080010be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, ip}
    179c:	00000c34 	andeq	r0, r0, r4, lsr ip
    17a0:	000b2901 	andeq	r2, fp, r1, lsl #18
    17a4:	05851500 	streq	r1, [r5, #1280]	; 0x500
    17a8:	ab010000 	blge	417b0 <__Stack_Size+0x415b0>
    17ac:	0002b904 	andeq	fp, r2, r4, lsl #18
    17b0:	6c910200 	lfmvs	f0, 4, [r1], {0}
    17b4:	0006cf15 	andeq	ip, r6, r5, lsl pc
    17b8:	04ab0100 	strteq	r0, [fp], #256	; 0x100
    17bc:	0000002c 	andeq	r0, r0, ip, lsr #32
    17c0:	166b9102 	strbtne	r9, [fp], -r2, lsl #2
    17c4:	00000fe1 	andeq	r0, r0, r1, ror #31
    17c8:	ae04ad01 	cdpge	13, 0, cr10, cr4, cr1, {0}
    17cc:	02000000 	andeq	r0, r0, #0
    17d0:	14007791 	strne	r7, [r0], #-1937	; 0xfffff86f
    17d4:	00061401 	andeq	r1, r6, r1, lsl #8
    17d8:	04cc0100 	strbeq	r0, [ip], #256	; 0x100
    17dc:	0010c001 	andseq	ip, r0, r1
    17e0:	0010e008 	andseq	lr, r0, r8
    17e4:	000c6c08 	andeq	r6, ip, r8, lsl #24
    17e8:	0b630100 	bleq	18c1bf0 <__Stack_Size+0x18c19f0>
    17ec:	85150000 	ldrhi	r0, [r5, #-0]
    17f0:	01000005 	tsteq	r0, r5
    17f4:	02b904cc 	adcseq	r0, r9, #204, 8	; 0xcc000000
    17f8:	91020000 	mrsls	r0, (UNDEF: 2)
    17fc:	06cf1574 			; <UNDEFINED> instruction: 0x06cf1574
    1800:	cc010000 	stcgt	0, cr0, [r1], {-0}
    1804:	00002c04 	andeq	r2, r0, r4, lsl #24
    1808:	73910200 	orrsvc	r0, r1, #0, 4
    180c:	22011700 	andcs	r1, r1, #0, 14
    1810:	01000006 	tsteq	r0, r6
    1814:	ba0104df 	blt	42b98 <__Stack_Size+0x42998>
    1818:	e0000000 	and	r0, r0, r0
    181c:	42080010 	andmi	r0, r8, #16
    1820:	a4080011 	strge	r0, [r8], #-17	; 0xffffffef
    1824:	0100000c 	tsteq	r0, ip
    1828:	00000bce 	andeq	r0, r0, lr, asr #23
    182c:	00058515 	andeq	r8, r5, r5, lsl r5
    1830:	04df0100 	ldrbeq	r0, [pc], #256	; 1838 <__Stack_Size+0x1638>
    1834:	000002b9 			; <UNDEFINED> instruction: 0x000002b9
    1838:	15649102 	strbne	r9, [r4, #-258]!	; 0xfffffefe
    183c:	00000a37 	andeq	r0, r0, r7, lsr sl
    1840:	4504df01 	strmi	sp, [r4, #-3841]	; 0xfffff0ff
    1844:	02000000 	andeq	r0, r0, #0
    1848:	e1166291 			; <UNDEFINED> instruction: 0xe1166291
    184c:	0100000f 	tsteq	r0, pc
    1850:	00ba04e1 	adcseq	r0, sl, r1, ror #9
    1854:	91020000 	mrsls	r0, (UNDEF: 2)
    1858:	0a3e1677 	beq	f8723c <__Stack_Size+0xf8703c>
    185c:	e2010000 	and	r0, r1, #0
    1860:	00005e04 	andeq	r5, r0, r4, lsl #28
    1864:	70910200 	addsvc	r0, r1, r0, lsl #4
    1868:	00073616 	andeq	r3, r7, r6, lsl r6
    186c:	04e20100 	strbteq	r0, [r2], #256	; 0x100
    1870:	0000005e 	andeq	r0, r0, lr, asr r0
    1874:	006c9102 	rsbeq	r9, ip, r2, lsl #2
    1878:	069b0114 			; <UNDEFINED> instruction: 0x069b0114
    187c:	03010000 	movweq	r0, #4096	; 0x1000
    1880:	11440105 	cmpne	r4, r5, lsl #2
    1884:	11740800 	cmnne	r4, r0, lsl #16
    1888:	0cdc0800 	ldcleq	8, cr0, [ip], {0}
    188c:	17010000 	strne	r0, [r1, -r0]
    1890:	1500000c 	strne	r0, [r0, #-12]
    1894:	00000585 	andeq	r0, r0, r5, lsl #11
    1898:	b9050301 	stmdblt	r5, {r0, r8, r9}
    189c:	02000002 	andeq	r0, r0, #2
    18a0:	37156c91 			; <UNDEFINED> instruction: 0x37156c91
    18a4:	0100000a 	tsteq	r0, sl
    18a8:	00450503 	subeq	r0, r5, r3, lsl #10
    18ac:	91020000 	mrsls	r0, (UNDEF: 2)
    18b0:	0a3e166a 	beq	f87260 <__Stack_Size+0xf87060>
    18b4:	05010000 	streq	r0, [r1, #-0]
    18b8:	00002c05 	andeq	r2, r0, r5, lsl #24
    18bc:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    18c0:	02641a00 	rsbeq	r1, r4, #0, 20
    18c4:	ce050000 	cdpgt	0, 0, cr0, cr5, cr0, {0}
    18c8:	000c2506 	andeq	r2, ip, r6, lsl #10
    18cc:	05010100 	streq	r0, [r1, #-256]	; 0xffffff00
    18d0:	0000007e 	andeq	r0, r0, lr, ror r0
    18d4:	00087a00 	andeq	r7, r8, r0, lsl #20
    18d8:	a5000200 	strge	r0, [r0, #-512]	; 0xfffffe00
    18dc:	04000004 	streq	r0, [r0], #-4
    18e0:	00016501 	andeq	r6, r1, r1, lsl #10
    18e4:	0af40100 	beq	ffd01cec <BootRAM+0xdef248d>
    18e8:	00ba0000 	adcseq	r0, sl, r0
    18ec:	11740000 	cmnne	r4, r0
    18f0:	133c0800 	teqne	ip, #0, 16
    18f4:	05ac0800 	streq	r0, [ip, #2048]!	; 0x800
    18f8:	01020000 	mrseq	r0, (UNDEF: 2)
    18fc:	0000a006 	andeq	sl, r0, r6
    1900:	011c0300 	tsteq	ip, r0, lsl #6
    1904:	2a020000 	bcs	8190c <__Stack_Size+0x8170c>
    1908:	00000037 	andeq	r0, r0, r7, lsr r0
    190c:	9e080102 	adflse	f0, f0, f2
    1910:	02000000 	andeq	r0, r0, #0
    1914:	01860502 	orreq	r0, r6, r2, lsl #10
    1918:	90030000 	andls	r0, r3, r0
    191c:	02000001 	andeq	r0, r0, #1
    1920:	00005036 	andeq	r5, r0, r6, lsr r0
    1924:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1928:	000000dc 	ldrdeq	r0, [r0], -ip
    192c:	48050402 	stmdami	r5, {r1, sl}
    1930:	03000001 	movweq	r0, #1
    1934:	00000199 	muleq	r0, r9, r1
    1938:	00695002 	rsbeq	r5, r9, r2
    193c:	04020000 	streq	r0, [r2], #-0
    1940:	00010a07 	andeq	r0, r1, r7, lsl #20
    1944:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    1948:	00000143 	andeq	r0, r0, r3, asr #2
    194c:	05070802 	streq	r0, [r7, #-2050]	; 0xfffff7fe
    1950:	04000001 	streq	r0, [r0], #-1
    1954:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    1958:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    195c:	00010f07 	andeq	r0, r1, r7, lsl #30
    1960:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1964:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    1968:	00005e05 	andeq	r5, r0, r5, lsl #28
    196c:	00450500 	subeq	r0, r5, r0, lsl #10
    1970:	01060000 	mrseq	r0, (UNDEF: 6)
    1974:	b3020703 	movwlt	r0, #9987	; 0x2703
    1978:	07000000 	streq	r0, [r0, -r0]
    197c:	000025d8 	ldrdeq	r2, [r0], -r8
    1980:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0xfffff800
    1984:	00010054 	andeq	r0, r1, r4, asr r0
    1988:	00199109 	andseq	r9, r9, r9, lsl #2
    198c:	02070300 	andeq	r0, r7, #0, 6
    1990:	0000009d 	muleq	r0, sp, r0
    1994:	00121809 	andseq	r1, r2, r9, lsl #16
    1998:	02070300 	andeq	r0, r7, #0, 6
    199c:	0000009d 	muleq	r0, sp, r0
    19a0:	09030106 	stmdbeq	r3, {r1, r2, r8}
    19a4:	0000e102 	andeq	lr, r0, r2, lsl #2
    19a8:	03160700 	tsteq	r6, #0, 14
    19ac:	07000000 	streq	r0, [r0, -r0]
    19b0:	0000024c 	andeq	r0, r0, ip, asr #4
    19b4:	16090001 	strne	r0, [r9], -r1
    19b8:	03000005 	movweq	r0, #5
    19bc:	00cb0209 	sbceq	r0, fp, r9, lsl #4
    19c0:	c00a0000 	andgt	r0, sl, r0
    19c4:	6b023a03 	blvs	901d8 <__Stack_Size+0x8ffd8>
    19c8:	0b000006 	bleq	19e8 <__Stack_Size+0x17e8>
    19cc:	000003d7 	ldrdeq	r0, [r0], -r7
    19d0:	5e023c03 	cdppl	12, 0, cr3, cr2, cr3, {0}
    19d4:	02000000 	andeq	r0, r0, #0
    19d8:	440c0023 	strmi	r0, [ip], #-35	; 0xffffffdd
    19dc:	03003152 	movweq	r3, #338	; 0x152
    19e0:	0098023d 	addseq	r0, r8, sp, lsr r2
    19e4:	23020000 	movwcs	r0, #8192	; 0x2000
    19e8:	0c6b0b04 	stcleq	11, cr0, [fp], #-16
    19ec:	3e030000 	cdpcc	0, 0, cr0, cr3, cr0, {0}
    19f0:	00004502 	andeq	r4, r0, r2, lsl #10
    19f4:	06230200 	strteq	r0, [r3], -r0, lsl #4
    19f8:	3252440c 	subscc	r4, r2, #12, 8	; 0xc000000
    19fc:	023f0300 	eorseq	r0, pc, #0, 6
    1a00:	00000098 	muleq	r0, r8, r0
    1a04:	0b082302 	bleq	20a614 <__Stack_Size+0x20a414>
    1a08:	000004cc 	andeq	r0, r0, ip, asr #9
    1a0c:	45024003 	strmi	r4, [r2, #-3]
    1a10:	02000000 	andeq	r0, r0, #0
    1a14:	440c0a23 	strmi	r0, [ip], #-2595	; 0xfffff5dd
    1a18:	03003352 	movweq	r3, #850	; 0x352
    1a1c:	00980241 	addseq	r0, r8, r1, asr #4
    1a20:	23020000 	movwcs	r0, #8192	; 0x2000
    1a24:	04d60b0c 	ldrbeq	r0, [r6], #2828	; 0xb0c
    1a28:	42030000 	andmi	r0, r3, #0
    1a2c:	00004502 	andeq	r4, r0, r2, lsl #10
    1a30:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    1a34:	3452440c 	ldrbcc	r4, [r2], #-1036	; 0xfffffbf4
    1a38:	02430300 	subeq	r0, r3, #0, 6
    1a3c:	00000098 	muleq	r0, r8, r0
    1a40:	0b102302 	bleq	40a650 <__Stack_Size+0x40a450>
    1a44:	000004e0 	andeq	r0, r0, r0, ror #9
    1a48:	45024403 	strmi	r4, [r2, #-1027]	; 0xfffffbfd
    1a4c:	02000000 	andeq	r0, r0, #0
    1a50:	440c1223 	strmi	r1, [ip], #-547	; 0xfffffddd
    1a54:	03003552 	movweq	r3, #1362	; 0x552
    1a58:	00980245 	addseq	r0, r8, r5, asr #4
    1a5c:	23020000 	movwcs	r0, #8192	; 0x2000
    1a60:	04ea0b14 	strbteq	r0, [sl], #2836	; 0xb14
    1a64:	46030000 	strmi	r0, [r3], -r0
    1a68:	00004502 	andeq	r4, r0, r2, lsl #10
    1a6c:	16230200 	strtne	r0, [r3], -r0, lsl #4
    1a70:	3652440c 	ldrbcc	r4, [r2], -ip, lsl #8
    1a74:	02470300 	subeq	r0, r7, #0, 6
    1a78:	00000098 	muleq	r0, r8, r0
    1a7c:	0b182302 	bleq	60a68c <__Stack_Size+0x60a48c>
    1a80:	00000c75 	andeq	r0, r0, r5, ror ip
    1a84:	45024803 	strmi	r4, [r2, #-2051]	; 0xfffff7fd
    1a88:	02000000 	andeq	r0, r0, #0
    1a8c:	440c1a23 	strmi	r1, [ip], #-2595	; 0xfffff5dd
    1a90:	03003752 	movweq	r3, #1874	; 0x752
    1a94:	00980249 	addseq	r0, r8, r9, asr #4
    1a98:	23020000 	movwcs	r0, #8192	; 0x2000
    1a9c:	0de10b1c 	stcleq	11, cr0, [r1, #112]!	; 0x70
    1aa0:	4a030000 	bmi	c1aa8 <__Stack_Size+0xc18a8>
    1aa4:	00004502 	andeq	r4, r0, r2, lsl #10
    1aa8:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
    1aac:	3852440c 	ldmdacc	r2, {r2, r3, sl, lr}^
    1ab0:	024b0300 	subeq	r0, fp, #0, 6
    1ab4:	00000098 	muleq	r0, r8, r0
    1ab8:	0b202302 	bleq	80a6c8 <__Stack_Size+0x80a4c8>
    1abc:	00000c7f 	andeq	r0, r0, pc, ror ip
    1ac0:	45024c03 	strmi	r4, [r2, #-3075]	; 0xfffff3fd
    1ac4:	02000000 	andeq	r0, r0, #0
    1ac8:	440c2223 	strmi	r2, [ip], #-547	; 0xfffffddd
    1acc:	03003952 	movweq	r3, #2386	; 0x952
    1ad0:	0098024d 	addseq	r0, r8, sp, asr #4
    1ad4:	23020000 	movwcs	r0, #8192	; 0x2000
    1ad8:	0c890b24 	vstmiaeq	r9, {d0-d17}
    1adc:	4e030000 	cdpmi	0, 0, cr0, cr3, cr0, {0}
    1ae0:	00004502 	andeq	r4, r0, r2, lsl #10
    1ae4:	26230200 	strtcs	r0, [r3], -r0, lsl #4
    1ae8:	000beb0b 	andeq	lr, fp, fp, lsl #22
    1aec:	024f0300 	subeq	r0, pc, #0, 6
    1af0:	00000098 	muleq	r0, r8, r0
    1af4:	0b282302 	bleq	a0a704 <__Stack_Size+0xa0a504>
    1af8:	00000cf2 	strdeq	r0, [r0], -r2
    1afc:	45025003 	strmi	r5, [r2, #-3]
    1b00:	02000000 	andeq	r0, r0, #0
    1b04:	550b2a23 	strpl	r2, [fp, #-2595]	; 0xfffff5dd
    1b08:	0300000d 	movweq	r0, #13
    1b0c:	00980251 	addseq	r0, r8, r1, asr r2
    1b10:	23020000 	movwcs	r0, #8192	; 0x2000
    1b14:	0cfd0b2c 	vpopeq	{d16-<overflow reg d37>}
    1b18:	52030000 	andpl	r0, r3, #0
    1b1c:	00004502 	andeq	r4, r0, r2, lsl #10
    1b20:	2e230200 	cdpcs	2, 2, cr0, cr3, cr0, {0}
    1b24:	0052430c 	subseq	r4, r2, ip, lsl #6
    1b28:	98025303 	stmdals	r2, {r0, r1, r8, r9, ip, lr}
    1b2c:	02000000 	andeq	r0, r0, #0
    1b30:	080b3023 	stmdaeq	fp, {r0, r1, r5, ip, sp}
    1b34:	0300000d 	movweq	r0, #13
    1b38:	00450254 	subeq	r0, r5, r4, asr r2
    1b3c:	23020000 	movwcs	r0, #8192	; 0x2000
    1b40:	53430c32 	movtpl	r0, #15410	; 0x3c32
    1b44:	55030052 	strpl	r0, [r3, #-82]	; 0xffffffae
    1b48:	00009802 	andeq	r9, r0, r2, lsl #16
    1b4c:	34230200 	strtcc	r0, [r3], #-512	; 0xfffffe00
    1b50:	000d130b 	andeq	r1, sp, fp, lsl #6
    1b54:	02560300 	subseq	r0, r6, #0, 6
    1b58:	0000066b 	andeq	r0, r0, fp, ror #12
    1b5c:	0b362302 	bleq	d8a76c <__Stack_Size+0xd8a56c>
    1b60:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1b64:	98025703 	stmdals	r2, {r0, r1, r8, r9, sl, ip, lr}
    1b68:	02000000 	andeq	r0, r0, #0
    1b6c:	1e0b4023 	cdpne	0, 0, cr4, cr11, cr3, {1}
    1b70:	0300000d 	movweq	r0, #13
    1b74:	00450258 	subeq	r0, r5, r8, asr r2
    1b78:	23020000 	movwcs	r0, #8192	; 0x2000
    1b7c:	0bf50b42 	bleq	ffd4488c <BootRAM+0xdf3502d>
    1b80:	59030000 	stmdbpl	r3, {}	; <UNPREDICTABLE>
    1b84:	00009802 	andeq	r9, r0, r2, lsl #16
    1b88:	44230200 	strtmi	r0, [r3], #-512	; 0xfffffe00
    1b8c:	000b3c0b 	andeq	r3, fp, fp, lsl #24
    1b90:	025a0300 	subseq	r0, sl, #0, 6
    1b94:	00000045 	andeq	r0, r0, r5, asr #32
    1b98:	0b462302 	bleq	118a7a8 <__Stack_Size+0x118a5a8>
    1b9c:	00000bfa 	strdeq	r0, [r0], -sl
    1ba0:	98025b03 	stmdals	r2, {r0, r1, r8, r9, fp, ip, lr}
    1ba4:	02000000 	andeq	r0, r0, #0
    1ba8:	290b4823 	stmdbcs	fp, {r0, r1, r5, fp, lr}
    1bac:	0300000d 	movweq	r0, #13
    1bb0:	0045025c 	subeq	r0, r5, ip, asr r2
    1bb4:	23020000 	movwcs	r0, #8192	; 0x2000
    1bb8:	0bff0b4a 	bleq	fffc48e8 <BootRAM+0xe1b5089>
    1bbc:	5d030000 	stcpl	0, cr0, [r3, #-0]
    1bc0:	00009802 	andeq	r9, r0, r2, lsl #16
    1bc4:	4c230200 	sfmmi	f0, 4, [r3], #-0
    1bc8:	000d340b 	andeq	r3, sp, fp, lsl #8
    1bcc:	025e0300 	subseq	r0, lr, #0, 6
    1bd0:	00000045 	andeq	r0, r0, r5, asr #32
    1bd4:	0b4e2302 	bleq	138a7e4 <__Stack_Size+0x138a5e4>
    1bd8:	00000c04 	andeq	r0, r0, r4, lsl #24
    1bdc:	98025f03 	stmdals	r2, {r0, r1, r8, r9, sl, fp, ip, lr}
    1be0:	02000000 	andeq	r0, r0, #0
    1be4:	3f0b5023 	svccc	0x000b5023
    1be8:	0300000d 	movweq	r0, #13
    1bec:	00450260 	subeq	r0, r5, r0, ror #4
    1bf0:	23020000 	movwcs	r0, #8192	; 0x2000
    1bf4:	0c090b52 	stceq	11, cr0, [r9], {82}	; 0x52
    1bf8:	61030000 	mrsvs	r0, (UNDEF: 3)
    1bfc:	00009802 	andeq	r9, r0, r2, lsl #16
    1c00:	54230200 	strtpl	r0, [r3], #-512	; 0xfffffe00
    1c04:	000d4a0b 	andeq	r4, sp, fp, lsl #20
    1c08:	02620300 	rsbeq	r0, r2, #0, 6
    1c0c:	00000045 	andeq	r0, r0, r5, asr #32
    1c10:	0b562302 	bleq	158a820 <__Stack_Size+0x158a620>
    1c14:	00000c0e 	andeq	r0, r0, lr, lsl #24
    1c18:	98026303 	stmdals	r2, {r0, r1, r8, r9, sp, lr}
    1c1c:	02000000 	andeq	r0, r0, #0
    1c20:	730b5823 	movwvc	r5, #47139	; 0xb823
    1c24:	0300000d 	movweq	r0, #13
    1c28:	00450264 	subeq	r0, r5, r4, ror #4
    1c2c:	23020000 	movwcs	r0, #8192	; 0x2000
    1c30:	0c130b5a 	ldceq	11, cr0, [r3], {90}	; 0x5a
    1c34:	65030000 	strvs	r0, [r3, #-0]
    1c38:	00009802 	andeq	r9, r0, r2, lsl #16
    1c3c:	5c230200 	sfmpl	f0, 4, [r3], #-0
    1c40:	000d7e0b 	andeq	r7, sp, fp, lsl #28
    1c44:	02660300 	rsbeq	r0, r6, #0, 6
    1c48:	00000045 	andeq	r0, r0, r5, asr #32
    1c4c:	0b5e2302 	bleq	178a85c <__Stack_Size+0x178a65c>
    1c50:	00000c18 	andeq	r0, r0, r8, lsl ip
    1c54:	98026703 	stmdals	r2, {r0, r1, r8, r9, sl, sp, lr}
    1c58:	02000000 	andeq	r0, r0, #0
    1c5c:	890b6023 	stmdbhi	fp, {r0, r1, r5, sp, lr}
    1c60:	0300000d 	movweq	r0, #13
    1c64:	00450268 	subeq	r0, r5, r8, ror #4
    1c68:	23020000 	movwcs	r0, #8192	; 0x2000
    1c6c:	0c2e0b62 	stceq	11, cr0, [lr], #-392	; 0xfffffe78
    1c70:	69030000 	stmdbvs	r3, {}	; <UNPREDICTABLE>
    1c74:	00009802 	andeq	r9, r0, r2, lsl #16
    1c78:	64230200 	strtvs	r0, [r3], #-512	; 0xfffffe00
    1c7c:	000d940b 	andeq	r9, sp, fp, lsl #8
    1c80:	026a0300 	rsbeq	r0, sl, #0, 6
    1c84:	00000045 	andeq	r0, r0, r5, asr #32
    1c88:	0b662302 	bleq	198a898 <__Stack_Size+0x198a698>
    1c8c:	00000c33 	andeq	r0, r0, r3, lsr ip
    1c90:	98026b03 	stmdals	r2, {r0, r1, r8, r9, fp, sp, lr}
    1c94:	02000000 	andeq	r0, r0, #0
    1c98:	9f0b6823 	svcls	0x000b6823
    1c9c:	0300000d 	movweq	r0, #13
    1ca0:	0045026c 	subeq	r0, r5, ip, ror #4
    1ca4:	23020000 	movwcs	r0, #8192	; 0x2000
    1ca8:	0c380b6a 	ldceq	11, cr0, [r8], #-424	; 0xfffffe58
    1cac:	6d030000 	stcvs	0, cr0, [r3, #-0]
    1cb0:	00009802 	andeq	r9, r0, r2, lsl #16
    1cb4:	6c230200 	sfmvs	f0, 4, [r3], #-0
    1cb8:	000daa0b 	andeq	sl, sp, fp, lsl #20
    1cbc:	026e0300 	rsbeq	r0, lr, #0, 6
    1cc0:	00000045 	andeq	r0, r0, r5, asr #32
    1cc4:	0b6e2302 	bleq	1b8a8d4 <__Stack_Size+0x1b8a6d4>
    1cc8:	00000c3d 	andeq	r0, r0, sp, lsr ip
    1ccc:	98026f03 	stmdals	r2, {r0, r1, r8, r9, sl, fp, sp, lr}
    1cd0:	02000000 	andeq	r0, r0, #0
    1cd4:	b50b7023 	strlt	r7, [fp, #-35]	; 0xffffffdd
    1cd8:	0300000d 	movweq	r0, #13
    1cdc:	00450270 	subeq	r0, r5, r0, ror r2
    1ce0:	23020000 	movwcs	r0, #8192	; 0x2000
    1ce4:	0c420b72 	mcrreq	11, 7, r0, r2, cr2
    1ce8:	71030000 	mrsvc	r0, (UNDEF: 3)
    1cec:	00009802 	andeq	r9, r0, r2, lsl #16
    1cf0:	74230200 	strtvc	r0, [r3], #-512	; 0xfffffe00
    1cf4:	000dc00b 	andeq	ip, sp, fp
    1cf8:	02720300 	rsbseq	r0, r2, #0, 6
    1cfc:	00000045 	andeq	r0, r0, r5, asr #32
    1d00:	0b762302 	bleq	1d8a910 <__Stack_Size+0x1d8a710>
    1d04:	00000c47 	andeq	r0, r0, r7, asr #24
    1d08:	98027303 	stmdals	r2, {r0, r1, r8, r9, ip, sp, lr}
    1d0c:	02000000 	andeq	r0, r0, #0
    1d10:	cb0b7823 	blgt	2dfda4 <__Stack_Size+0x2dfba4>
    1d14:	0300000d 	movweq	r0, #13
    1d18:	00450274 	subeq	r0, r5, r4, ror r2
    1d1c:	23020000 	movwcs	r0, #8192	; 0x2000
    1d20:	0c4c0b7a 	mcrreq	11, 7, r0, ip, cr10
    1d24:	75030000 	strvc	r0, [r3, #-0]
    1d28:	00009802 	andeq	r9, r0, r2, lsl #16
    1d2c:	7c230200 	sfmvc	f0, 4, [r3], #-0
    1d30:	000dd60b 	andeq	sp, sp, fp, lsl #12
    1d34:	02760300 	rsbseq	r0, r6, #0, 6
    1d38:	00000045 	andeq	r0, r0, r5, asr #32
    1d3c:	0b7e2302 	bleq	1f8a94c <__Stack_Size+0x1f8a74c>
    1d40:	00000c51 	andeq	r0, r0, r1, asr ip
    1d44:	98027703 	stmdals	r2, {r0, r1, r8, r9, sl, ip, sp, lr}
    1d48:	03000000 	movweq	r0, #0
    1d4c:	0b018023 	bleq	61de0 <__Stack_Size+0x61be0>
    1d50:	00000deb 	andeq	r0, r0, fp, ror #27
    1d54:	45027803 	strmi	r7, [r2, #-2051]	; 0xfffff7fd
    1d58:	03000000 	movweq	r0, #0
    1d5c:	0b018223 	bleq	625f0 <__Stack_Size+0x623f0>
    1d60:	00000c56 	andeq	r0, r0, r6, asr ip
    1d64:	98027903 	stmdals	r2, {r0, r1, r8, fp, ip, sp, lr}
    1d68:	03000000 	movweq	r0, #0
    1d6c:	0b018423 	bleq	62e00 <__Stack_Size+0x62c00>
    1d70:	00000df6 	strdeq	r0, [r0], -r6
    1d74:	45027a03 	strmi	r7, [r2, #-2563]	; 0xfffff5fd
    1d78:	03000000 	movweq	r0, #0
    1d7c:	0b018623 	bleq	63610 <__Stack_Size+0x63410>
    1d80:	00000c5b 	andeq	r0, r0, fp, asr ip
    1d84:	98027b03 	stmdals	r2, {r0, r1, r8, r9, fp, ip, sp, lr}
    1d88:	03000000 	movweq	r0, #0
    1d8c:	0b018823 	bleq	63e20 <__Stack_Size+0x63c20>
    1d90:	00000e01 	andeq	r0, r0, r1, lsl #28
    1d94:	45027c03 	strmi	r7, [r2, #-3075]	; 0xfffff3fd
    1d98:	03000000 	movweq	r0, #0
    1d9c:	0b018a23 	bleq	64630 <__Stack_Size+0x64430>
    1da0:	00000c93 	muleq	r0, r3, ip
    1da4:	98027d03 	stmdals	r2, {r0, r1, r8, sl, fp, ip, sp, lr}
    1da8:	03000000 	movweq	r0, #0
    1dac:	0b018c23 	bleq	64e40 <__Stack_Size+0x64c40>
    1db0:	00000e0c 	andeq	r0, r0, ip, lsl #28
    1db4:	45027e03 	strmi	r7, [r2, #-3587]	; 0xfffff1fd
    1db8:	03000000 	movweq	r0, #0
    1dbc:	0b018e23 	bleq	65650 <__Stack_Size+0x65450>
    1dc0:	00000c98 	muleq	r0, r8, ip
    1dc4:	98027f03 	stmdals	r2, {r0, r1, r8, r9, sl, fp, ip, sp, lr}
    1dc8:	03000000 	movweq	r0, #0
    1dcc:	0b019023 	bleq	65e60 <__Stack_Size+0x65c60>
    1dd0:	00000e17 	andeq	r0, r0, r7, lsl lr
    1dd4:	45028003 	strmi	r8, [r2, #-3]
    1dd8:	03000000 	movweq	r0, #0
    1ddc:	0b019223 	bleq	66670 <__Stack_Size+0x66470>
    1de0:	00000c9d 	muleq	r0, sp, ip
    1de4:	98028103 	stmdals	r2, {r0, r1, r8, pc}
    1de8:	03000000 	movweq	r0, #0
    1dec:	0b019423 	bleq	66e80 <__Stack_Size+0x66c80>
    1df0:	00000e22 	andeq	r0, r0, r2, lsr #28
    1df4:	45028203 	strmi	r8, [r2, #-515]	; 0xfffffdfd
    1df8:	03000000 	movweq	r0, #0
    1dfc:	0b019623 	bleq	67690 <__Stack_Size+0x67490>
    1e00:	00000ca2 	andeq	r0, r0, r2, lsr #25
    1e04:	98028303 	stmdals	r2, {r0, r1, r8, r9, pc}
    1e08:	03000000 	movweq	r0, #0
    1e0c:	0b019823 	bleq	67ea0 <__Stack_Size+0x67ca0>
    1e10:	00000e2d 	andeq	r0, r0, sp, lsr #28
    1e14:	45028403 	strmi	r8, [r2, #-1027]	; 0xfffffbfd
    1e18:	03000000 	movweq	r0, #0
    1e1c:	0b019a23 	bleq	686b0 <__Stack_Size+0x684b0>
    1e20:	00000ca7 	andeq	r0, r0, r7, lsr #25
    1e24:	98028503 	stmdals	r2, {r0, r1, r8, sl, pc}
    1e28:	03000000 	movweq	r0, #0
    1e2c:	0b019c23 	bleq	68ec0 <__Stack_Size+0x68cc0>
    1e30:	00000e38 	andeq	r0, r0, r8, lsr lr
    1e34:	45028603 	strmi	r8, [r2, #-1539]	; 0xfffff9fd
    1e38:	03000000 	movweq	r0, #0
    1e3c:	0b019e23 	bleq	696d0 <__Stack_Size+0x694d0>
    1e40:	00000cac 	andeq	r0, r0, ip, lsr #25
    1e44:	98028703 	stmdals	r2, {r0, r1, r8, r9, sl, pc}
    1e48:	03000000 	movweq	r0, #0
    1e4c:	0b01a023 	bleq	69ee0 <__Stack_Size+0x69ce0>
    1e50:	00000e43 	andeq	r0, r0, r3, asr #28
    1e54:	45028803 	strmi	r8, [r2, #-2051]	; 0xfffff7fd
    1e58:	03000000 	movweq	r0, #0
    1e5c:	0b01a223 	bleq	6a6f0 <__Stack_Size+0x6a4f0>
    1e60:	00000cb1 			; <UNDEFINED> instruction: 0x00000cb1
    1e64:	98028903 	stmdals	r2, {r0, r1, r8, fp, pc}
    1e68:	03000000 	movweq	r0, #0
    1e6c:	0b01a423 	bleq	6af00 <__Stack_Size+0x6ad00>
    1e70:	00000e4e 	andeq	r0, r0, lr, asr #28
    1e74:	45028a03 	strmi	r8, [r2, #-2563]	; 0xfffff5fd
    1e78:	03000000 	movweq	r0, #0
    1e7c:	0b01a623 	bleq	6b710 <__Stack_Size+0x6b510>
    1e80:	00000cb6 			; <UNDEFINED> instruction: 0x00000cb6
    1e84:	98028b03 	stmdals	r2, {r0, r1, r8, r9, fp, pc}
    1e88:	03000000 	movweq	r0, #0
    1e8c:	0b01a823 	bleq	6bf20 <__Stack_Size+0x6bd20>
    1e90:	00000ab6 			; <UNDEFINED> instruction: 0x00000ab6
    1e94:	45028c03 	strmi	r8, [r2, #-3075]	; 0xfffff3fd
    1e98:	03000000 	movweq	r0, #0
    1e9c:	0b01aa23 	bleq	6c730 <__Stack_Size+0x6c530>
    1ea0:	00000cbb 			; <UNDEFINED> instruction: 0x00000cbb
    1ea4:	98028d03 	stmdals	r2, {r0, r1, r8, sl, fp, pc}
    1ea8:	03000000 	movweq	r0, #0
    1eac:	0b01ac23 	bleq	6cf40 <__Stack_Size+0x6cd40>
    1eb0:	00000ac1 	andeq	r0, r0, r1, asr #21
    1eb4:	45028e03 	strmi	r8, [r2, #-3587]	; 0xfffff1fd
    1eb8:	03000000 	movweq	r0, #0
    1ebc:	0b01ae23 	bleq	6d750 <__Stack_Size+0x6d550>
    1ec0:	00000cc0 	andeq	r0, r0, r0, asr #25
    1ec4:	98028f03 	stmdals	r2, {r0, r1, r8, r9, sl, fp, pc}
    1ec8:	03000000 	movweq	r0, #0
    1ecc:	0b01b023 	bleq	6df60 <__Stack_Size+0x6dd60>
    1ed0:	00000acc 	andeq	r0, r0, ip, asr #21
    1ed4:	45029003 	strmi	r9, [r2, #-3]
    1ed8:	03000000 	movweq	r0, #0
    1edc:	0b01b223 	bleq	6e770 <__Stack_Size+0x6e570>
    1ee0:	00000ce8 	andeq	r0, r0, r8, ror #25
    1ee4:	98029103 	stmdals	r2, {r0, r1, r8, ip, pc}
    1ee8:	03000000 	movweq	r0, #0
    1eec:	0b01b423 	bleq	6ef80 <__Stack_Size+0x6ed80>
    1ef0:	00000ad7 	ldrdeq	r0, [r0], -r7
    1ef4:	45029203 	strmi	r9, [r2, #-515]	; 0xfffffdfd
    1ef8:	03000000 	movweq	r0, #0
    1efc:	0b01b623 	bleq	6f790 <__Stack_Size+0x6f590>
    1f00:	00000be6 	andeq	r0, r0, r6, ror #23
    1f04:	98029303 	stmdals	r2, {r0, r1, r8, r9, ip, pc}
    1f08:	03000000 	movweq	r0, #0
    1f0c:	0b01b823 	bleq	6ffa0 <__Stack_Size+0x6fda0>
    1f10:	00000ae2 	andeq	r0, r0, r2, ror #21
    1f14:	45029403 	strmi	r9, [r2, #-1027]	; 0xfffffbfd
    1f18:	03000000 	movweq	r0, #0
    1f1c:	0b01ba23 	bleq	707b0 <__Stack_Size+0x705b0>
    1f20:	00000ced 	andeq	r0, r0, sp, ror #25
    1f24:	98029503 	stmdals	r2, {r0, r1, r8, sl, ip, pc}
    1f28:	03000000 	movweq	r0, #0
    1f2c:	0b01bc23 	bleq	70fc0 <__Stack_Size+0x70dc0>
    1f30:	00000c60 	andeq	r0, r0, r0, ror #24
    1f34:	45029603 	strmi	r9, [r2, #-1539]	; 0xfffff9fd
    1f38:	03000000 	movweq	r0, #0
    1f3c:	0001be23 	andeq	fp, r1, r3, lsr #28
    1f40:	0000450d 	andeq	r4, r0, sp, lsl #10
    1f44:	00067b00 	andeq	r7, r6, r0, lsl #22
    1f48:	008c0e00 	addeq	r0, ip, r0, lsl #28
    1f4c:	00040000 	andeq	r0, r4, r0
    1f50:	000aaa09 	andeq	sl, sl, r9, lsl #20
    1f54:	02970300 	addseq	r0, r7, #0, 6
    1f58:	000000ed 	andeq	r0, r0, sp, ror #1
    1f5c:	0b1a010f 	bleq	6823a0 <__Stack_Size+0x6821a0>
    1f60:	78010000 	stmdavc	r1, {}	; <UNPREDICTABLE>
    1f64:	00117401 	andseq	r7, r1, r1, lsl #8
    1f68:	00118a08 	andseq	r8, r1, r8, lsl #20
    1f6c:	000d1408 	andeq	r1, sp, r8, lsl #8
    1f70:	01100100 	tsteq	r0, r0, lsl #2
    1f74:	00000b8b 	andeq	r0, r0, fp, lsl #23
    1f78:	8c018601 	stchi	6, cr8, [r1], {1}
    1f7c:	ac080011 	stcge	0, cr0, [r8], {17}
    1f80:	40080011 	andmi	r0, r8, r1, lsl r0
    1f84:	0100000d 	tsteq	r0, sp
    1f88:	000006c6 	andeq	r0, r0, r6, asr #13
    1f8c:	000bd311 	andeq	sp, fp, r1, lsl r3
    1f90:	45860100 	strmi	r0, [r6, #256]	; 0x100
    1f94:	02000000 	andeq	r0, r0, #0
    1f98:	10007691 	mulne	r0, r1, r6
    1f9c:	000c1d01 	andeq	r1, ip, r1, lsl #26
    1fa0:	01930100 	orrseq	r0, r3, r0, lsl #2
    1fa4:	080011ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip}
    1fa8:	080011cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, ip}
    1fac:	00000d78 	andeq	r0, r0, r8, ror sp
    1fb0:	0006ef01 	andeq	lr, r6, r1, lsl #30
    1fb4:	03f41100 	mvnseq	r1, #0, 2
    1fb8:	93010000 	movwls	r0, #4096	; 0x1000
    1fbc:	000000e1 	andeq	r0, r0, r1, ror #1
    1fc0:	00779102 	rsbseq	r9, r7, r2, lsl #2
    1fc4:	0cdb0110 	ldfeqe	f0, [fp], {16}
    1fc8:	a0010000 	andge	r0, r1, r0
    1fcc:	0011cc01 	andseq	ip, r1, r1, lsl #24
    1fd0:	0011ec08 	andseq	lr, r1, r8, lsl #24
    1fd4:	000db008 	andeq	fp, sp, r8
    1fd8:	07180100 	ldreq	r0, [r8, -r0, lsl #2]
    1fdc:	f4110000 			; <UNDEFINED> instruction: 0xf4110000
    1fe0:	01000003 	tsteq	r0, r3
    1fe4:	0000e1a0 	andeq	lr, r0, r0, lsr #3
    1fe8:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    1fec:	59011000 	stmdbpl	r1, {ip}
    1ff0:	0100000b 	tsteq	r0, fp
    1ff4:	11ec01b4 	strhne	r0, [ip, #20]!
    1ff8:	12280800 	eorne	r0, r8, #0, 16
    1ffc:	0de80800 	stcleq	8, cr0, [r8]
    2000:	4f010000 	svcmi	0x00010000
    2004:	11000007 	tstne	r0, r7
    2008:	00000ba4 	andeq	r0, r0, r4, lsr #23
    200c:	0045b401 	subeq	fp, r5, r1, lsl #8
    2010:	91020000 	mrsls	r0, (UNDEF: 2)
    2014:	07c3126e 	strbeq	r1, [r3, lr, ror #4]
    2018:	b6010000 	strlt	r0, [r1], -r0
    201c:	00000045 	andeq	r0, r0, r5, asr #32
    2020:	00769102 	rsbseq	r9, r6, r2, lsl #2
    2024:	0bb80110 	bleq	fee0246c <BootRAM+0xcff2c0d>
    2028:	c9010000 	stmdbgt	r1, {}	; <UNPREDICTABLE>
    202c:	00122801 	andseq	r2, r2, r1, lsl #16
    2030:	00126408 	andseq	r6, r2, r8, lsl #8
    2034:	000e2008 	andeq	r2, lr, r8
    2038:	07860100 	streq	r0, [r6, r0, lsl #2]
    203c:	c2110000 	andsgt	r0, r1, #0
    2040:	0100000b 	tsteq	r0, fp
    2044:	00002cc9 	andeq	r2, r0, r9, asr #25
    2048:	6f910200 	svcvs	0x00910200
    204c:	0007c312 	andeq	ip, r7, r2, lsl r3
    2050:	45cb0100 	strbmi	r0, [fp, #256]	; 0x100
    2054:	02000000 	andeq	r0, r0, #0
    2058:	10007691 	mulne	r0, r1, r6
    205c:	000d5b01 	andeq	r5, sp, r1, lsl #22
    2060:	01de0100 	bicseq	r0, lr, r0, lsl #2
    2064:	08001264 	stmdaeq	r0, {r2, r5, r6, r9, ip}
    2068:	08001298 	stmdaeq	r0, {r3, r4, r7, r9, ip}
    206c:	00000e58 	andeq	r0, r0, r8, asr lr
    2070:	0007cb01 	andeq	ip, r7, r1, lsl #22
    2074:	0aed1100 	beq	ffb4647c <BootRAM+0xdd36c1d>
    2078:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
    207c:	00000045 	andeq	r0, r0, r5, asr #32
    2080:	116e9102 	cmnne	lr, r2, lsl #2
    2084:	00001680 	andeq	r1, r0, r0, lsl #13
    2088:	0045de01 	subeq	sp, r5, r1, lsl #28
    208c:	91020000 	mrsls	r0, (UNDEF: 2)
    2090:	6d74136c 	ldclvs	3, cr1, [r4, #-432]!	; 0xfffffe50
    2094:	e0010070 	and	r0, r1, r0, ror r0
    2098:	00000093 	muleq	r0, r3, r0
    209c:	00749102 	rsbseq	r9, r4, r2, lsl #2
    20a0:	0b250114 	bleq	9424f8 <__Stack_Size+0x9422f8>
    20a4:	f1010000 	setend	le
    20a8:	00004501 	andeq	r4, r0, r1, lsl #10
    20ac:	00129800 	andseq	r9, r2, r0, lsl #16
    20b0:	0012cc08 	andseq	ip, r2, r8, lsl #24
    20b4:	000e9008 	andeq	r9, lr, r8
    20b8:	08060100 	stmdaeq	r6, {r8}
    20bc:	ed110000 	ldc	0, cr0, [r1, #-0]
    20c0:	0100000a 	tsteq	r0, sl
    20c4:	000045f1 	strdeq	r4, [r0], -r1
    20c8:	6e910200 	cdpvs	2, 9, cr0, cr1, cr0, {0}
    20cc:	706d7413 	rsbvc	r7, sp, r3, lsl r4
    20d0:	93f30100 	mvnsls	r0, #0, 2
    20d4:	02000000 	andeq	r0, r0, #0
    20d8:	15007491 	strne	r7, [r0, #-1169]	; 0xfffffb6f
    20dc:	000b4701 	andeq	r4, fp, r1, lsl #14
    20e0:	01030100 	mrseq	r0, (UNDEF: 19)
    20e4:	0000b301 	andeq	fp, r0, r1, lsl #6
    20e8:	0012cc00 	andseq	ip, r2, r0, lsl #24
    20ec:	0012e408 	andseq	lr, r2, r8, lsl #8
    20f0:	000ec808 	andeq	ip, lr, r8, lsl #16
    20f4:	01160100 	tsteq	r6, r0, lsl #2
    20f8:	00000b7d 	andeq	r0, r0, sp, ror fp
    20fc:	01010d01 	tsteq	r1, r1, lsl #26
    2100:	080012e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, ip}
    2104:	08001304 	stmdaeq	r0, {r2, r8, r9, ip}
    2108:	00000ef4 	strdeq	r0, [r0], -r4
    210c:	6d011501 	cfstr32vs	mvfx1, [r1, #-4]
    2110:	0100000b 	tsteq	r0, fp
    2114:	bf010118 	svclt	0x00010118
    2118:	04000000 	streq	r0, [r0], #-0
    211c:	1c080013 	stcne	0, cr0, [r8], {19}
    2120:	20080013 	andcs	r0, r8, r3, lsl r0
    2124:	0100000f 	tsteq	r0, pc
    2128:	0cc50116 	stfeqe	f0, [r5], {22}
    212c:	22010000 	andcs	r0, r1, #0
    2130:	131c0101 	tstne	ip, #1073741824	; 0x40000000
    2134:	133c0800 	teqne	ip, #0, 16
    2138:	0f4c0800 	svceq	0x004c0800
    213c:	17010000 	strne	r0, [r1, -r0]
    2140:	00000264 	andeq	r0, r0, r4, ror #4
    2144:	7806ce04 	stmdavc	r6, {r2, r9, sl, fp, lr, pc}
    2148:	01000008 	tsteq	r0, r8
    214c:	007e0501 	rsbseq	r0, lr, r1, lsl #10
    2150:	65000000 	strvs	r0, [r0, #-0]
    2154:	0200000c 	andeq	r0, r0, #12
    2158:	00060a00 	andeq	r0, r6, r0, lsl #20
    215c:	65010400 	strvs	r0, [r1, #-1024]	; 0xfffffc00
    2160:	01000001 	tsteq	r0, r1
    2164:	00000f8a 	andeq	r0, r0, sl, lsl #31
    2168:	000000ba 	strheq	r0, [r0], -sl
    216c:	0800133c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip}
    2170:	0800246a 	stmdaeq	r0, {r1, r3, r5, r6, sl, sp}
    2174:	000006ce 	andeq	r0, r0, lr, asr #13
    2178:	a0060102 	andge	r0, r6, r2, lsl #2
    217c:	03000000 	movweq	r0, #0
    2180:	0000011c 	andeq	r0, r0, ip, lsl r1
    2184:	00372a02 	eorseq	r2, r7, r2, lsl #20
    2188:	01020000 	mrseq	r0, (UNDEF: 2)
    218c:	00009e08 	andeq	r9, r0, r8, lsl #28
    2190:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    2194:	00000186 	andeq	r0, r0, r6, lsl #3
    2198:	00019003 	andeq	r9, r1, r3
    219c:	50360200 	eorspl	r0, r6, r0, lsl #4
    21a0:	02000000 	andeq	r0, r0, #0
    21a4:	00dc0702 	sbcseq	r0, ip, r2, lsl #14
    21a8:	04020000 	streq	r0, [r2], #-0
    21ac:	00014805 	andeq	r4, r1, r5, lsl #16
    21b0:	01990300 	orrseq	r0, r9, r0, lsl #6
    21b4:	50020000 	andpl	r0, r2, r0
    21b8:	00000069 	andeq	r0, r0, r9, rrx
    21bc:	0a070402 	beq	1c31cc <__Stack_Size+0x1c2fcc>
    21c0:	02000001 	andeq	r0, r0, #1
    21c4:	01430508 	cmpeq	r3, r8, lsl #10
    21c8:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    21cc:	00010507 	andeq	r0, r1, r7, lsl #10
    21d0:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    21d4:	00746e69 	rsbseq	r6, r4, r9, ror #28
    21d8:	0f070402 	svceq	0x00070402
    21dc:	05000001 	streq	r0, [r0, #-1]
    21e0:	0000005e 	andeq	r0, r0, lr, asr r0
    21e4:	0000009c 	muleq	r0, ip, r0
    21e8:	00009c06 	andeq	r9, r0, r6, lsl #24
    21ec:	02000700 	andeq	r0, r0, #0, 14
    21f0:	02b80704 	adcseq	r0, r8, #4, 14	; 0x100000
    21f4:	5e070000 	cdppl	0, 0, cr0, cr7, cr0, {0}
    21f8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    21fc:	02070301 	andeq	r0, r7, #67108864	; 0x4000000
    2200:	000000be 	strheq	r0, [r0], -lr
    2204:	0025d809 	eoreq	sp, r5, r9, lsl #16
    2208:	530a0000 	movwpl	r0, #40960	; 0xa000
    220c:	01005445 	tsteq	r0, r5, asr #8
    2210:	19910b00 	ldmibne	r1, {r8, r9, fp}
    2214:	07030000 	streq	r0, [r3, -r0]
    2218:	0000a802 	andeq	sl, r0, r2, lsl #16
    221c:	12180b00 	andsne	r0, r8, #0, 22
    2220:	07030000 	streq	r0, [r3, -r0]
    2224:	0000a802 	andeq	sl, r0, r2, lsl #16
    2228:	03010800 	movweq	r0, #6144	; 0x1800
    222c:	00ec0209 	rsceq	r0, ip, r9, lsl #4
    2230:	16090000 	strne	r0, [r9], -r0
    2234:	00000003 	andeq	r0, r0, r3
    2238:	00024c09 	andeq	r4, r2, r9, lsl #24
    223c:	0b000100 	bleq	2644 <__Stack_Size+0x2444>
    2240:	00000516 	andeq	r0, r0, r6, lsl r5
    2244:	d6020903 	strle	r0, [r2], -r3, lsl #18
    2248:	0c000000 	stceq	0, cr0, [r0], {-0}
    224c:	029d0310 	addseq	r0, sp, #16, 6	; 0x40000000
    2250:	0000013e 	andeq	r0, r0, lr, lsr r1
    2254:	5249540d 	subpl	r5, r9, #218103808	; 0xd000000
    2258:	029f0300 	addseq	r0, pc, #0, 6
    225c:	000000a3 	andeq	r0, r0, r3, lsr #1
    2260:	0e002302 	cdpeq	3, 0, cr2, cr0, cr2, {0}
    2264:	000011bf 			; <UNDEFINED> instruction: 0x000011bf
    2268:	a302a003 	movwge	sl, #8195	; 0x2003
    226c:	02000000 	andeq	r0, r0, #0
    2270:	cb0e0423 	blgt	383304 <__Stack_Size+0x383104>
    2274:	0300000e 	movweq	r0, #14
    2278:	00a302a1 	adceq	r0, r3, r1, lsr #5
    227c:	23020000 	movwcs	r0, #8192	; 0x2000
    2280:	12b80e08 	adcsne	r0, r8, #8, 28	; 0x80
    2284:	a2030000 	andge	r0, r3, #0
    2288:	0000a302 	andeq	sl, r0, r2, lsl #6
    228c:	0c230200 	sfmeq	f0, 4, [r3], #-0
    2290:	10ca0b00 	sbcne	r0, sl, r0, lsl #22
    2294:	a3030000 	movwge	r0, #12288	; 0x3000
    2298:	0000f802 	andeq	pc, r0, r2, lsl #16
    229c:	03100c00 	tsteq	r0, #0, 24
    22a0:	019002a9 	orrseq	r0, r0, r9, lsr #5
    22a4:	520d0000 	andpl	r0, sp, #0
    22a8:	03005249 	movweq	r5, #585	; 0x249
    22ac:	00a302ab 	adceq	r0, r3, fp, lsr #5
    22b0:	23020000 	movwcs	r0, #8192	; 0x2000
    22b4:	10c50e00 	sbcne	r0, r5, r0, lsl #28
    22b8:	ac030000 	stcge	0, cr0, [r3], {-0}
    22bc:	0000a302 	andeq	sl, r0, r2, lsl #6
    22c0:	04230200 	strteq	r0, [r3], #-512	; 0xfffffe00
    22c4:	00131f0e 	andseq	r1, r3, lr, lsl #30
    22c8:	02ad0300 	adceq	r0, sp, #0, 6
    22cc:	000000a3 	andeq	r0, r0, r3, lsr #1
    22d0:	0e082302 	cdpeq	3, 0, cr2, cr8, cr2, {0}
    22d4:	000011dd 	ldrdeq	r1, [r0], -sp
    22d8:	a302ae03 	movwge	sl, #11779	; 0x2e03
    22dc:	02000000 	andeq	r0, r0, #0
    22e0:	0b000c23 	bleq	5374 <__Stack_Size+0x5174>
    22e4:	000012bd 			; <UNDEFINED> instruction: 0x000012bd
    22e8:	4a02af03 	bmi	adefc <__Stack_Size+0xadcfc>
    22ec:	0c000001 	stceq	0, cr0, [r0], {1}
    22f0:	02b50308 	adcseq	r0, r5, #8, 6	; 0x20000000
    22f4:	000001c4 	andeq	r0, r0, r4, asr #3
    22f8:	3152460d 	cmpcc	r2, sp, lsl #12
    22fc:	02b70300 	adcseq	r0, r7, #0, 6
    2300:	000000a3 	andeq	r0, r0, r3, lsr #1
    2304:	0d002302 	stceq	3, cr2, [r0, #-8]
    2308:	00325246 	eorseq	r5, r2, r6, asr #4
    230c:	a302b803 	movwge	fp, #10243	; 0x2803
    2310:	02000000 	andeq	r0, r0, #0
    2314:	0b000423 	bleq	33a8 <__Stack_Size+0x31a8>
    2318:	0000129d 	muleq	r0, sp, r2
    231c:	9c02b903 	stcls	9, cr11, [r2], {3}
    2320:	0f000001 	svceq	0x00000001
    2324:	bf0302b0 	svclt	0x000302b0
    2328:	00033202 	andeq	r3, r3, r2, lsl #4
    232c:	434d0d00 	movtmi	r0, #56576	; 0xdd00
    2330:	c1030052 	qaddgt	r0, r2, r3
    2334:	0000a302 	andeq	sl, r0, r2, lsl #6
    2338:	00230200 	eoreq	r0, r3, r0, lsl #4
    233c:	52534d0d 	subspl	r4, r3, #832	; 0x340
    2340:	02c20300 	sbceq	r0, r2, #0, 6
    2344:	000000a3 	andeq	r0, r0, r3, lsr #1
    2348:	0d042302 	stceq	3, cr2, [r4, #-8]
    234c:	00525354 	subseq	r5, r2, r4, asr r3
    2350:	a302c303 	movwge	ip, #8963	; 0x2303
    2354:	02000000 	andeq	r0, r0, #0
    2358:	1a0e0823 	bne	3843ec <__Stack_Size+0x3841ec>
    235c:	03000013 	movweq	r0, #19
    2360:	00a302c4 	adceq	r0, r3, r4, asr #5
    2364:	23020000 	movwcs	r0, #8192	; 0x2000
    2368:	13340e0c 	teqne	r4, #12, 28	; 0xc0
    236c:	c5030000 	strgt	r0, [r3, #-0]
    2370:	0000a302 	andeq	sl, r0, r2, lsl #6
    2374:	10230200 	eorne	r0, r3, r0, lsl #4
    2378:	5245490d 	subpl	r4, r5, #212992	; 0x34000
    237c:	02c60300 	sbceq	r0, r6, #0, 6
    2380:	000000a3 	andeq	r0, r0, r3, lsr #1
    2384:	0d142302 	ldceq	3, cr2, [r4, #-8]
    2388:	00525345 	subseq	r5, r2, r5, asr #6
    238c:	a302c703 	movwge	ip, #9987	; 0x2703
    2390:	02000000 	andeq	r0, r0, #0
    2394:	420d1823 	andmi	r1, sp, #2293760	; 0x230000
    2398:	03005254 	movweq	r5, #596	; 0x254
    239c:	00a302c8 	adceq	r0, r3, r8, asr #5
    23a0:	23020000 	movwcs	r0, #8192	; 0x2000
    23a4:	03d70e1c 	bicseq	r0, r7, #28, 28	; 0x1c0
    23a8:	c9030000 	stmdbgt	r3, {}	; <UNPREDICTABLE>
    23ac:	00033202 	andeq	r3, r3, r2, lsl #4
    23b0:	20230200 	eorcs	r0, r3, r0, lsl #4
    23b4:	000ed90e 	andeq	sp, lr, lr, lsl #18
    23b8:	02ca0300 	sbceq	r0, sl, #0, 6
    23bc:	00000342 	andeq	r0, r0, r2, asr #6
    23c0:	03802303 	orreq	r2, r0, #201326592	; 0xc000000
    23c4:	0011130e 	andseq	r1, r1, lr, lsl #6
    23c8:	02cb0300 	sbceq	r0, fp, #0, 6
    23cc:	00000352 	andeq	r0, r0, r2, asr r3
    23d0:	03b02303 	movseq	r2, #201326592	; 0xc000000
    23d4:	000c6b0e 	andeq	r6, ip, lr, lsl #22
    23d8:	02cc0300 	sbceq	r0, ip, #0, 6
    23dc:	00000362 	andeq	r0, r0, r2, ror #6
    23e0:	03d02303 	bicseq	r2, r0, #201326592	; 0xc000000
    23e4:	524d460d 	subpl	r4, sp, #13631488	; 0xd00000
    23e8:	02cd0300 	sbceq	r0, sp, #0, 6
    23ec:	000000a3 	andeq	r0, r0, r3, lsr #1
    23f0:	04802303 	streq	r2, [r0], #771	; 0x303
    23f4:	0012980e 	andseq	r9, r2, lr, lsl #16
    23f8:	02ce0300 	sbceq	r0, lr, #0, 6
    23fc:	000000a3 	andeq	r0, r0, r3, lsr #1
    2400:	04842303 	streq	r2, [r4], #771	; 0x303
    2404:	0004cc0e 	andeq	ip, r4, lr, lsl #24
    2408:	02cf0300 	sbceq	r0, pc, #0, 6
    240c:	0000005e 	andeq	r0, r0, lr, asr r0
    2410:	04882303 	streq	r2, [r8], #771	; 0x303
    2414:	000f070e 	andeq	r0, pc, lr, lsl #14
    2418:	02d00300 	sbcseq	r0, r0, #0, 6
    241c:	000000a3 	andeq	r0, r0, r3, lsr #1
    2420:	048c2303 	streq	r2, [ip], #771	; 0x303
    2424:	0004d60e 	andeq	sp, r4, lr, lsl #12
    2428:	02d10300 	sbcseq	r0, r1, #0, 6
    242c:	0000005e 	andeq	r0, r0, lr, asr r0
    2430:	04902303 	ldreq	r2, [r0], #771	; 0x303
    2434:	000e690e 	andeq	r6, lr, lr, lsl #18
    2438:	02d20300 	sbcseq	r0, r2, #0, 6
    243c:	000000a3 	andeq	r0, r0, r3, lsr #1
    2440:	04942303 	ldreq	r2, [r4], #771	; 0x303
    2444:	0004e00e 	andeq	lr, r4, lr
    2448:	02d30300 	sbcseq	r0, r3, #0, 6
    244c:	0000005e 	andeq	r0, r0, lr, asr r0
    2450:	04982303 	ldreq	r2, [r8], #771	; 0x303
    2454:	000e6a0e 	andeq	r6, lr, lr, lsl #20
    2458:	02d40300 	sbcseq	r0, r4, #0, 6
    245c:	000000a3 	andeq	r0, r0, r3, lsr #1
    2460:	049c2303 	ldreq	r2, [ip], #771	; 0x303
    2464:	0004ea0e 	andeq	lr, r4, lr, lsl #20
    2468:	02d50300 	sbcseq	r0, r5, #0, 6
    246c:	0000008c 	andeq	r0, r0, ip, lsl #1
    2470:	04a02303 	strteq	r2, [r0], #771	; 0x303
    2474:	000f0c0e 	andeq	r0, pc, lr, lsl #24
    2478:	02d70300 	sbcseq	r0, r7, #0, 6
    247c:	00000372 	andeq	r0, r0, r2, ror r3
    2480:	04c02303 	strbeq	r2, [r0], #771	; 0x303
    2484:	005e0500 	subseq	r0, lr, r0, lsl #10
    2488:	03420000 	movteq	r0, #8192	; 0x2000
    248c:	9c060000 	stcls	0, cr0, [r6], {-0}
    2490:	57000000 	strpl	r0, [r0, -r0]
    2494:	013e0500 	teqeq	lr, r0, lsl #10
    2498:	03520000 	cmpeq	r2, #0
    249c:	9c060000 	stcls	0, cr0, [r6], {-0}
    24a0:	02000000 	andeq	r0, r0, #0
    24a4:	01900500 	orrseq	r0, r0, r0, lsl #10
    24a8:	03620000 	cmneq	r2, #0
    24ac:	9c060000 	stcls	0, cr0, [r6], {-0}
    24b0:	01000000 	mrseq	r0, (UNDEF: 0)
    24b4:	005e0500 	subseq	r0, lr, r0, lsl #10
    24b8:	03720000 	cmneq	r2, #0
    24bc:	9c060000 	stcls	0, cr0, [r6], {-0}
    24c0:	0b000000 	bleq	24c8 <__Stack_Size+0x22c8>
    24c4:	01c40500 	biceq	r0, r4, r0, lsl #10
    24c8:	03820000 	orreq	r0, r2, #0
    24cc:	9c060000 	stcls	0, cr0, [r6], {-0}
    24d0:	0d000000 	stceq	0, cr0, [r0, #-0]
    24d4:	118c0b00 	orrne	r0, ip, r0, lsl #22
    24d8:	db030000 	blle	c24e0 <__Stack_Size+0xc22e0>
    24dc:	0001d002 	andeq	sp, r1, r2
    24e0:	040c1000 	streq	r1, [ip], #-0
    24e4:	00043135 	andeq	r3, r4, r5, lsr r1
    24e8:	11ea1100 	mvnne	r1, r0, lsl #2
    24ec:	37040000 	strcc	r0, [r4, -r0]
    24f0:	00000045 	andeq	r0, r0, r5, asr #32
    24f4:	11002302 	tstne	r0, r2, lsl #6
    24f8:	00000fc1 	andeq	r0, r0, r1, asr #31
    24fc:	002c3a04 	eoreq	r3, ip, r4, lsl #20
    2500:	23020000 	movwcs	r0, #8192	; 0x2000
    2504:	12591102 	subsne	r1, r9, #-2147483648	; 0x80000000
    2508:	3e040000 	cdpcc	0, 0, cr0, cr4, cr0, {0}
    250c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2510:	11032302 	tstne	r3, r2, lsl #6
    2514:	00001163 	andeq	r1, r0, r3, ror #2
    2518:	002c4404 	eoreq	r4, ip, r4, lsl #8
    251c:	23020000 	movwcs	r0, #8192	; 0x2000
    2520:	116b1104 	cmnne	fp, r4, lsl #2
    2524:	48040000 	stmdami	r4, {}	; <UNPREDICTABLE>
    2528:	0000002c 	andeq	r0, r0, ip, lsr #32
    252c:	11052302 	tstne	r5, r2, lsl #6
    2530:	000010a6 	andeq	r1, r0, r6, lsr #1
    2534:	00ec4d04 	rsceq	r4, ip, r4, lsl #26
    2538:	23020000 	movwcs	r0, #8192	; 0x2000
    253c:	0ed01106 	cdpeq	1, 13, cr1, cr0, cr6, {0}
    2540:	51040000 	mrspl	r0, (UNDEF: 4)
    2544:	000000ec 	andeq	r0, r0, ip, ror #1
    2548:	11072302 	tstne	r7, r2, lsl #6
    254c:	000012d5 	ldrdeq	r1, [r0], -r5
    2550:	00ec5504 	rsceq	r5, ip, r4, lsl #10
    2554:	23020000 	movwcs	r0, #8192	; 0x2000
    2558:	109d1108 	addsne	r1, sp, r8, lsl #2
    255c:	59040000 	stmdbpl	r4, {}	; <UNPREDICTABLE>
    2560:	000000ec 	andeq	r0, r0, ip, ror #1
    2564:	11092302 	tstne	r9, r2, lsl #6
    2568:	00000feb 	andeq	r0, r0, fp, ror #31
    256c:	00ec5d04 	rsceq	r5, ip, r4, lsl #26
    2570:	23020000 	movwcs	r0, #8192	; 0x2000
    2574:	0f27110a 	svceq	0x0027110a
    2578:	61040000 	mrsvs	r0, (UNDEF: 4)
    257c:	000000ec 	andeq	r0, r0, ip, ror #1
    2580:	000b2302 	andeq	r2, fp, r2, lsl #6
    2584:	000fca03 	andeq	ip, pc, r3, lsl #20
    2588:	8e640400 	cdphi	4, 6, cr0, cr4, cr0, {0}
    258c:	10000003 	andne	r0, r0, r3
    2590:	c36a040e 	cmngt	sl, #234881024	; 0xe000000
    2594:	11000004 	tstne	r0, r4
    2598:	00001012 	andeq	r1, r0, r2, lsl r0
    259c:	00456c04 	subeq	r6, r5, r4, lsl #24
    25a0:	23020000 	movwcs	r0, #8192	; 0x2000
    25a4:	11c41100 	bicne	r1, r4, r0, lsl #2
    25a8:	70040000 	andvc	r0, r4, r0
    25ac:	00000045 	andeq	r0, r0, r5, asr #32
    25b0:	11022302 	tstne	r2, r2, lsl #6
    25b4:	0000105d 	andeq	r1, r0, sp, asr r0
    25b8:	00457404 	subeq	r7, r5, r4, lsl #8
    25bc:	23020000 	movwcs	r0, #8192	; 0x2000
    25c0:	10891104 	addne	r1, r9, r4, lsl #2
    25c4:	79040000 	stmdbvc	r4, {}	; <UNPREDICTABLE>
    25c8:	00000045 	andeq	r0, r0, r5, asr #32
    25cc:	11062302 	tstne	r6, r2, lsl #6
    25d0:	00001173 	andeq	r1, r0, r3, ror r1
    25d4:	00457e04 	subeq	r7, r5, r4, lsl #28
    25d8:	23020000 	movwcs	r0, #8192	; 0x2000
    25dc:	12e81108 	rscne	r1, r8, #8, 2
    25e0:	81040000 	mrshi	r0, (UNDEF: 4)
    25e4:	0000002c 	andeq	r0, r0, ip, lsr #32
    25e8:	110a2302 	tstne	sl, r2, lsl #6
    25ec:	0000104e 	andeq	r1, r0, lr, asr #32
    25f0:	002c8304 	eoreq	r8, ip, r4, lsl #6
    25f4:	23020000 	movwcs	r0, #8192	; 0x2000
    25f8:	11f8110b 	mvnsne	r1, fp, lsl #2
    25fc:	86040000 	strhi	r0, [r4], -r0
    2600:	0000002c 	andeq	r0, r0, ip, lsr #32
    2604:	110c2302 	tstne	ip, r2, lsl #6
    2608:	00001198 	muleq	r0, r8, r1
    260c:	00ec8904 	rsceq	r8, ip, r4, lsl #18
    2610:	23020000 	movwcs	r0, #8192	; 0x2000
    2614:	f403000d 	vst4.8	{d0-d3}, [r3]!
    2618:	0400000f 	streq	r0, [r0], #-15
    261c:	00043c8b 	andeq	r3, r4, fp, lsl #25
    2620:	04141000 	ldreq	r1, [r4], #-0
    2624:	00052b91 	muleq	r5, r1, fp
    2628:	11431100 	mrsne	r1, (UNDEF: 83)
    262c:	93040000 	movwls	r0, #16384	; 0x4000
    2630:	0000005e 	andeq	r0, r0, lr, asr r0
    2634:	11002302 	tstne	r0, r2, lsl #6
    2638:	00000e78 	andeq	r0, r0, r8, ror lr
    263c:	005e9604 	subseq	r9, lr, r4, lsl #12
    2640:	23020000 	movwcs	r0, #8192	; 0x2000
    2644:	44491204 	strbmi	r1, [r9], #-516	; 0xfffffdfc
    2648:	99040045 	stmdbls	r4, {r0, r2, r6}
    264c:	0000002c 	andeq	r0, r0, ip, lsr #32
    2650:	12082302 	andne	r2, r8, #134217728	; 0x8000000
    2654:	00525452 	subseq	r5, r2, r2, asr r4
    2658:	002c9d04 	eoreq	r9, ip, r4, lsl #26
    265c:	23020000 	movwcs	r0, #8192	; 0x2000
    2660:	4c441209 	sfmmi	f1, 2, [r4], {9}
    2664:	a1040043 	tstge	r4, r3, asr #32
    2668:	0000002c 	andeq	r0, r0, ip, lsr #32
    266c:	110a2302 	tstne	sl, r2, lsl #6
    2670:	00001680 	andeq	r1, r0, r0, lsl #13
    2674:	052ba504 	streq	sl, [fp, #-1284]!	; 0xfffffafc
    2678:	23020000 	movwcs	r0, #8192	; 0x2000
    267c:	2c05000b 	stccs	0, cr0, [r5], {11}
    2680:	3b000000 	blcc	2688 <__Stack_Size+0x2488>
    2684:	06000005 	streq	r0, [r0], -r5
    2688:	0000009c 	muleq	r0, ip, r0
    268c:	d4030007 	strle	r0, [r3], #-7
    2690:	04000011 	streq	r0, [r0], #-17	; 0xffffffef
    2694:	0004cea7 	andeq	ip, r4, r7, lsr #29
    2698:	04141000 	ldreq	r1, [r4], #-0
    269c:	0005b1ad 	andeq	fp, r5, sp, lsr #3
    26a0:	11431100 	mrsne	r1, (UNDEF: 83)
    26a4:	af040000 	svcge	0x00040000
    26a8:	0000005e 	andeq	r0, r0, lr, asr r0
    26ac:	11002302 	tstne	r0, r2, lsl #6
    26b0:	00000e78 	andeq	r0, r0, r8, ror lr
    26b4:	005eb204 	subseq	fp, lr, r4, lsl #4
    26b8:	23020000 	movwcs	r0, #8192	; 0x2000
    26bc:	44491204 	strbmi	r1, [r9], #-516	; 0xfffffdfc
    26c0:	b5040045 	strlt	r0, [r4, #-69]	; 0xffffffbb
    26c4:	0000002c 	andeq	r0, r0, ip, lsr #32
    26c8:	12082302 	andne	r2, r8, #134217728	; 0x8000000
    26cc:	00525452 	subseq	r5, r2, r2, asr r4
    26d0:	002cb904 	eoreq	fp, ip, r4, lsl #18
    26d4:	23020000 	movwcs	r0, #8192	; 0x2000
    26d8:	4c441209 	sfmmi	f1, 2, [r4], {9}
    26dc:	bd040043 	stclt	0, cr0, [r4, #-268]	; 0xfffffef4
    26e0:	0000002c 	andeq	r0, r0, ip, lsr #32
    26e4:	110a2302 	tstne	sl, r2, lsl #6
    26e8:	00001680 	andeq	r1, r0, r0, lsl #13
    26ec:	052bc004 	streq	ip, [fp, #-4]!
    26f0:	23020000 	movwcs	r0, #8192	; 0x2000
    26f4:	4d46120b 	sfmmi	f1, 2, [r6, #-44]	; 0xffffffd4
    26f8:	c3040049 	movwgt	r0, #16457	; 0x4049
    26fc:	0000002c 	andeq	r0, r0, ip, lsr #32
    2700:	00132302 	andseq	r2, r3, r2, lsl #6
    2704:	00102303 	andseq	r2, r0, r3, lsl #6
    2708:	46c60400 	strbmi	r0, [r6], r0, lsl #8
    270c:	13000005 	movwne	r0, #5
    2710:	0012f901 	andseq	pc, r2, r1, lsl #18
    2714:	017a0100 	cmneq	sl, r0, lsl #2
    2718:	0800133c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip}
    271c:	0800138c 	stmdaeq	r0, {r2, r3, r7, r8, r9, ip}
    2720:	00000f78 	andeq	r0, r0, r8, ror pc
    2724:	0005e501 	andeq	lr, r5, r1, lsl #10
    2728:	0f6b1400 	svceq	0x006b1400
    272c:	7a010000 	bvc	42734 <__Stack_Size+0x42534>
    2730:	000005e5 	andeq	r0, r0, r5, ror #11
    2734:	00749102 	rsbseq	r9, r4, r2, lsl #2
    2738:	03820415 	orreq	r0, r2, #352321536	; 0x15000000
    273c:	01160000 	tsteq	r6, r0
    2740:	00001324 	andeq	r1, r0, r4, lsr #6
    2744:	2c019a01 	stccs	10, cr9, [r1], {1}
    2748:	8c000000 	stchi	0, cr0, [r0], {-0}
    274c:	48080013 	stmdami	r8, {r0, r1, r4}
    2750:	b0080015 	andlt	r0, r8, r5, lsl r0
    2754:	0100000f 	tsteq	r0, pc
    2758:	00000642 	andeq	r0, r0, r2, asr #12
    275c:	000f6b14 	andeq	r6, pc, r4, lsl fp	; <UNPREDICTABLE>
    2760:	e59a0100 	ldr	r0, [sl, #256]	; 0x100
    2764:	02000005 	andeq	r0, r0, #5
    2768:	e0146c91 	muls	r4, r1, ip
    276c:	01000010 	tsteq	r0, r0, lsl r0
    2770:	0006429a 	muleq	r6, sl, r2
    2774:	68910200 	ldmvs	r1, {r9}
    2778:	00120817 	andseq	r0, r2, r7, lsl r8
    277c:	2c9c0100 	ldfcss	f0, [ip], {0}
    2780:	02000000 	andeq	r0, r0, #0
    2784:	3d177791 	ldccc	7, cr7, [r7, #-580]	; 0xfffffdbc
    2788:	01000012 	tsteq	r0, r2, lsl r0
    278c:	00005e9d 	muleq	r0, sp, lr
    2790:	70910200 	addsvc	r0, r1, r0, lsl #4
    2794:	31041500 	tstcc	r4, r0, lsl #10
    2798:	18000004 	stmdane	r0, {r2}
    279c:	00135301 	andseq	r5, r3, r1, lsl #6
    27a0:	01240100 	teqeq	r4, r0, lsl #2
    27a4:	00154801 	andseq	r4, r5, r1, lsl #16
    27a8:	0016cc08 	andseq	ip, r6, r8, lsl #24
    27ac:	000fe808 	andeq	lr, pc, r8, lsl #16
    27b0:	06820100 	streq	r0, [r2], r0, lsl #2
    27b4:	6d190000 	ldcvs	0, cr0, [r9, #-0]
    27b8:	01000012 	tsteq	r0, r2, lsl r0
    27bc:	06820124 	streq	r0, [r2], r4, lsr #2
    27c0:	91020000 	mrsls	r0, (UNDEF: 2)
    27c4:	10af1a6c 	adcne	r1, pc, ip, ror #20
    27c8:	26010000 	strcs	r0, [r1], -r0
    27cc:	00005e01 	andeq	r5, r0, r1, lsl #28
    27d0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    27d4:	c3041500 	movwgt	r1, #17664	; 0x4500
    27d8:	18000004 	stmdane	r0, {r2}
    27dc:	000e7e01 	andeq	r7, lr, r1, lsl #28
    27e0:	01800100 	orreq	r0, r0, r0, lsl #2
    27e4:	0016cc01 	andseq	ip, r6, r1, lsl #24
    27e8:	00173608 	andseq	r3, r7, r8, lsl #12
    27ec:	00102008 	andseq	r2, r0, r8
    27f0:	06b30100 	ldrteq	r0, [r3], r0, lsl #2
    27f4:	e0190000 	ands	r0, r9, r0
    27f8:	01000010 	tsteq	r0, r0, lsl r0
    27fc:	06420180 	strbeq	r0, [r2], -r0, lsl #3
    2800:	91020000 	mrsls	r0, (UNDEF: 2)
    2804:	01180074 	tsteq	r8, r4, ror r0
    2808:	00001246 	andeq	r1, r0, r6, asr #4
    280c:	0101ac01 	tsteq	r1, r1, lsl #24
    2810:	08001738 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl, ip}
    2814:	08001798 	stmdaeq	r0, {r3, r4, r7, r8, r9, sl, ip}
    2818:	00001058 	andeq	r1, r0, r8, asr r0
    281c:	0006de01 	andeq	sp, r6, r1, lsl #28
    2820:	0f301900 	svceq	0x00301900
    2824:	ac010000 	stcge	0, cr0, [r1], {-0}
    2828:	00002c01 	andeq	r2, r0, r1, lsl #24
    282c:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    2830:	55011800 	strpl	r1, [r1, #-2048]	; 0xfffff800
    2834:	01000011 	tsteq	r0, r1, lsl r0
    2838:	980101c3 	stmdals	r1, {r0, r1, r6, r7, r8}
    283c:	ce080017 	mcrgt	0, 0, r0, cr8, cr7, {0}
    2840:	90080017 	andls	r0, r8, r7, lsl r0
    2844:	01000010 	tsteq	r0, r0, lsl r0
    2848:	00000718 	andeq	r0, r0, r8, lsl r7
    284c:	000f6b19 	andeq	r6, pc, r9, lsl fp	; <UNPREDICTABLE>
    2850:	01c30100 	biceq	r0, r3, r0, lsl #2
    2854:	000005e5 	andeq	r0, r0, r5, ror #11
    2858:	19749102 	ldmdbne	r4!, {r1, r8, ip, pc}^
    285c:	000003f4 	strdeq	r0, [r0], -r4
    2860:	ec01c301 	stc	3, cr12, [r1], {1}
    2864:	02000000 	andeq	r0, r0, #0
    2868:	18007391 	stmdane	r0, {r0, r4, r7, r8, r9, ip, sp, lr}
    286c:	000eba01 	andeq	fp, lr, r1, lsl #20
    2870:	01e10100 	mvneq	r0, r0, lsl #2
    2874:	0017d001 	andseq	sp, r7, r1
    2878:	00186608 	andseq	r6, r8, r8, lsl #12
    287c:	0010c808 	andseq	ip, r0, r8, lsl #16
    2880:	07520100 	ldrbeq	r0, [r2, -r0, lsl #2]
    2884:	6b190000 	blvs	64288c <__Stack_Size+0x64268c>
    2888:	0100000f 	tsteq	r0, pc
    288c:	05e501e1 	strbeq	r0, [r5, #481]!	; 0x1e1
    2890:	91020000 	mrsls	r0, (UNDEF: 2)
    2894:	03f41974 	mvnseq	r1, #116, 18	; 0x1d0000
    2898:	e1010000 	mrs	r0, (UNDEF: 1)
    289c:	0000ec01 	andeq	lr, r0, r1, lsl #24
    28a0:	73910200 	orrsvc	r0, r1, #0, 4
    28a4:	3f011b00 	svccc	0x00011b00
    28a8:	0100000f 	tsteq	r0, pc
    28ac:	2c010203 	sfmcs	f0, 4, [r1], {3}
    28b0:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    28b4:	44080018 	strmi	r0, [r8], #-24	; 0xffffffe8
    28b8:	0008001a 	andeq	r0, r8, sl, lsl r0
    28bc:	01000011 	tsteq	r0, r1, lsl r0
    28c0:	0000079f 	muleq	r0, pc, r7	; <UNPREDICTABLE>
    28c4:	000f6b19 	andeq	r6, pc, r9, lsl fp	; <UNPREDICTABLE>
    28c8:	02030100 	andeq	r0, r3, #0, 2
    28cc:	000005e5 	andeq	r0, r0, r5, ror #11
    28d0:	196c9102 	stmdbne	ip!, {r1, r8, ip, pc}^
    28d4:	0000107f 	andeq	r1, r0, pc, ror r0
    28d8:	9f020301 	svcls	0x00020301
    28dc:	02000007 	andeq	r0, r0, #7
    28e0:	b01a6891 	mulslt	sl, r1, r8
    28e4:	0100000f 	tsteq	r0, pc
    28e8:	002c0205 	eoreq	r0, ip, r5, lsl #4
    28ec:	91020000 	mrsls	r0, (UNDEF: 2)
    28f0:	04150077 	ldreq	r0, [r5], #-119	; 0xffffff89
    28f4:	0000053b 	andeq	r0, r0, fp, lsr r5
    28f8:	1130011b 	teqne	r0, fp, lsl r1
    28fc:	4d010000 	stcmi	0, cr0, [r1, #-0]
    2900:	002c0102 	eoreq	r0, ip, r2, lsl #2
    2904:	1a440000 	bne	110290c <__Stack_Size+0x110270c>
    2908:	1b2c0800 	blne	b04910 <__Stack_Size+0xb04710>
    290c:	11380800 	teqne	r8, r0, lsl #16
    2910:	f2010000 	vhadd.s8	d0, d1, d0
    2914:	19000007 	stmdbne	r0, {r0, r1, r2}
    2918:	00000f6b 	andeq	r0, r0, fp, ror #30
    291c:	e5024d01 	str	r4, [r2, #-3329]	; 0xfffff2ff
    2920:	02000005 	andeq	r0, r0, #5
    2924:	a0196c91 	mulsge	r9, r1, ip
    2928:	0100000e 	tsteq	r0, lr
    292c:	002c024d 	eoreq	r0, ip, sp, asr #4
    2930:	91020000 	mrsls	r0, (UNDEF: 2)
    2934:	4f5c1a6b 	svcmi	0x005c1a6b
    2938:	4f010000 	svcmi	0x00010000
    293c:	00005e02 	andeq	r5, r0, r2, lsl #28
    2940:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2944:	39011800 	stmdbcc	r1, {fp, ip}
    2948:	01000013 	tsteq	r0, r3, lsl r0
    294c:	2c010283 	sfmcs	f0, 4, [r1], {131}	; 0x83
    2950:	7c08001b 	stcvc	0, cr0, [r8], {27}
    2954:	7008001b 	andvc	r0, r8, fp, lsl r0
    2958:	01000011 	tsteq	r0, r1, lsl r0
    295c:	0000082c 	andeq	r0, r0, ip, lsr #16
    2960:	000f6b19 	andeq	r6, pc, r9, lsl fp	; <UNPREDICTABLE>
    2964:	02830100 	addeq	r0, r3, #0, 2
    2968:	000005e5 	andeq	r0, r0, r5, ror #11
    296c:	19749102 	ldmdbne	r4!, {r1, r8, ip, pc}^
    2970:	00000ea8 	andeq	r0, r0, r8, lsr #29
    2974:	2c028301 	stccs	3, cr8, [r2], {1}
    2978:	02000000 	andeq	r0, r0, #0
    297c:	18007391 	stmdane	r0, {r0, r4, r7, r8, r9, ip, sp, lr}
    2980:	00126101 	andseq	r6, r2, r1, lsl #2
    2984:	029f0100 	addseq	r0, pc, #0, 2
    2988:	001b7c01 	andseq	r7, fp, r1, lsl #24
    298c:	001d2408 	andseq	r2, sp, r8, lsl #8
    2990:	0011a808 	andseq	sl, r1, r8, lsl #16
    2994:	08750100 	ldmdaeq	r5!, {r8}^
    2998:	6b190000 	blvs	6429a0 <__Stack_Size+0x6427a0>
    299c:	0100000f 	tsteq	r0, pc
    29a0:	05e5029f 	strbeq	r0, [r5, #671]!	; 0x29f
    29a4:	91020000 	mrsls	r0, (UNDEF: 2)
    29a8:	0f1c1974 	svceq	0x001c1974
    29ac:	9f010000 	svcls	0x00010000
    29b0:	00002c02 	andeq	r2, r0, r2, lsl #24
    29b4:	73910200 	orrsvc	r0, r1, #0, 4
    29b8:	0012de19 	andseq	sp, r2, r9, lsl lr
    29bc:	029f0100 	addseq	r0, pc, #0, 2
    29c0:	00000875 	andeq	r0, r0, r5, ror r8
    29c4:	006c9102 	rsbeq	r9, ip, r2, lsl #2
    29c8:	05b10415 	ldreq	r0, [r1, #1045]!	; 0x415
    29cc:	01180000 	tsteq	r8, r0
    29d0:	00000f7a 	andeq	r0, r0, sl, ror pc
    29d4:	0102d001 	tsteq	r2, r1
    29d8:	08001d24 	stmdaeq	r0, {r2, r5, r8, sl, fp, ip}
    29dc:	08001d5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, sl, fp, ip}
    29e0:	000011e0 	andeq	r1, r0, r0, ror #3
    29e4:	0008b501 	andeq	fp, r8, r1, lsl #10
    29e8:	0f6b1900 	svceq	0x006b1900
    29ec:	d0010000 	andle	r0, r1, r0
    29f0:	0005e502 	andeq	lr, r5, r2, lsl #10
    29f4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    29f8:	000f1c19 	andeq	r1, pc, r9, lsl ip	; <UNPREDICTABLE>
    29fc:	02d00100 	sbcseq	r0, r0, #0, 2
    2a00:	0000002c 	andeq	r0, r0, ip, lsr #32
    2a04:	00739102 	rsbseq	r9, r3, r2, lsl #2
    2a08:	0e8d011b 	mcreq	1, 4, r0, cr13, cr11, {0}
    2a0c:	e7010000 	str	r0, [r1, -r0]
    2a10:	002c0102 	eoreq	r0, ip, r2, lsl #2
    2a14:	1d5c0000 	ldclne	0, cr0, [ip, #-0]
    2a18:	1daa0800 	stcne	8, cr0, [sl]
    2a1c:	12180800 	andsne	r0, r8, #0, 16
    2a20:	02010000 	andeq	r0, r1, #0
    2a24:	19000009 	stmdbne	r0, {r0, r3}
    2a28:	00000f6b 	andeq	r0, r0, fp, ror #30
    2a2c:	e502e701 	str	lr, [r2, #-1793]	; 0xfffff8ff
    2a30:	02000005 	andeq	r0, r0, #5
    2a34:	1c196c91 	ldcne	12, cr6, [r9], {145}	; 0x91
    2a38:	0100000f 	tsteq	r0, pc
    2a3c:	002c02e7 	eoreq	r0, ip, r7, ror #5
    2a40:	91020000 	mrsls	r0, (UNDEF: 2)
    2a44:	0e591a6b 	vnmlaeq.f32	s3, s18, s23
    2a48:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    2a4c:	00002c02 	andeq	r2, r0, r2, lsl #24
    2a50:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    2a54:	fa011b00 	blx	4965c <__Stack_Size+0x4945c>
    2a58:	01000010 	tsteq	r0, r0, lsl r0
    2a5c:	2c010306 	stccs	3, cr0, [r1], {6}
    2a60:	ac000000 	stcge	0, cr0, [r0], {-0}
    2a64:	be08001d 	mcrlt	0, 0, r0, cr8, cr13, {0}
    2a68:	5008001e 	andpl	r0, r8, lr, lsl r0
    2a6c:	01000012 	tsteq	r0, r2, lsl r0
    2a70:	0000095e 	andeq	r0, r0, lr, asr r9
    2a74:	000f6b19 	andeq	r6, pc, r9, lsl fp	; <UNPREDICTABLE>
    2a78:	03060100 	movweq	r0, #24832	; 0x6100
    2a7c:	000005e5 	andeq	r0, r0, r5, ror #11
    2a80:	196c9102 	stmdbne	ip!, {r1, r8, ip, pc}^
    2a84:	000011ad 	andeq	r1, r0, sp, lsr #3
    2a88:	2c030601 	stccs	6, cr0, [r3], {1}
    2a8c:	02000000 	andeq	r0, r0, #0
    2a90:	3c1a6b91 	ldccc	11, cr6, [sl], {145}	; 0x91
    2a94:	01000007 	tsteq	r0, r7
    2a98:	002c0308 	eoreq	r0, ip, r8, lsl #6
    2a9c:	91020000 	mrsls	r0, (UNDEF: 2)
    2aa0:	13041a77 	movwne	r1, #19063	; 0x4a77
    2aa4:	0b010000 	bleq	42aac <__Stack_Size+0x428ac>
    2aa8:	00005e03 	andeq	r5, r0, r3, lsl #28
    2aac:	70910200 	addsvc	r0, r1, r0, lsl #4
    2ab0:	b0011b00 	andlt	r1, r1, r0, lsl #22
    2ab4:	0100000e 	tsteq	r0, lr
    2ab8:	2c010358 	stccs	3, cr0, [r1], {88}	; 0x58
    2abc:	c0000000 	andgt	r0, r0, r0
    2ac0:	fe08001e 	mcr2	0, 0, r0, cr8, cr14, {0}
    2ac4:	8808001e 	stmdahi	r8, {r1, r2, r3, r4}
    2ac8:	01000012 	tsteq	r0, r2, lsl r0
    2acc:	0000099c 	muleq	r0, ip, r9
    2ad0:	000f6b19 	andeq	r6, pc, r9, lsl fp	; <UNPREDICTABLE>
    2ad4:	03580100 	cmpeq	r8, #0, 2
    2ad8:	000005e5 	andeq	r0, r0, r5, ror #11
    2adc:	1a6c9102 	bne	1b26eec <__Stack_Size+0x1b26cec>
    2ae0:	00001149 	andeq	r1, r0, r9, asr #2
    2ae4:	2c035a01 	stccs	10, cr5, [r3], {1}
    2ae8:	02000000 	andeq	r0, r0, #0
    2aec:	1b007791 	blne	20938 <__Stack_Size+0x20738>
    2af0:	0010ef01 	andseq	lr, r0, r1, lsl #30
    2af4:	03720100 	cmneq	r2, #0, 2
    2af8:	00002c01 	andeq	r2, r0, r1, lsl #24
    2afc:	001f0000 	andseq	r0, pc, r0
    2b00:	001f5c08 	andseq	r5, pc, r8, lsl #24
    2b04:	0012c008 	andseq	ip, r2, r8
    2b08:	09e90100 	stmibeq	r9!, {r8}^
    2b0c:	6b190000 	blvs	642b14 <__Stack_Size+0x642914>
    2b10:	0100000f 	tsteq	r0, pc
    2b14:	05e50372 	strbeq	r0, [r5, #882]!	; 0x372
    2b18:	91020000 	mrsls	r0, (UNDEF: 2)
    2b1c:	12331a6c 	eorsne	r1, r3, #108, 20	; 0x6c000
    2b20:	74010000 	strvc	r0, [r1], #-0
    2b24:	00005e03 	andeq	r5, r0, r3, lsl #28
    2b28:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2b2c:	0010411a 	andseq	r4, r0, sl, lsl r1
    2b30:	03750100 	cmneq	r5, #0, 2
    2b34:	0000002c 	andeq	r0, r0, ip, lsr #32
    2b38:	00739102 	rsbseq	r9, r3, r2, lsl #2
    2b3c:	102c011b 	eorne	r0, ip, fp, lsl r1
    2b40:	9a010000 	bls	42b48 <__Stack_Size+0x42948>
    2b44:	002c0103 	eoreq	r0, ip, r3, lsl #2
    2b48:	1f5c0000 	svcne	0x005c0000
    2b4c:	1f840800 	svcne	0x00840800
    2b50:	12f80800 	rscsne	r0, r8, #0, 16
    2b54:	27010000 	strcs	r0, [r1, -r0]
    2b58:	1900000a 	stmdbne	r0, {r1, r3}
    2b5c:	00000f6b 	andeq	r0, r0, fp, ror #30
    2b60:	e5039a01 	str	r9, [r3, #-2561]	; 0xfffff5ff
    2b64:	02000005 	andeq	r0, r0, #5
    2b68:	701a6c91 	mulsvc	sl, r1, ip
    2b6c:	0100000f 	tsteq	r0, pc
    2b70:	002c039c 	mlaeq	ip, ip, r3, r0
    2b74:	91020000 	mrsls	r0, (UNDEF: 2)
    2b78:	011b0077 	tsteq	fp, r7, ror r0
    2b7c:	00000eec 	andeq	r0, r0, ip, ror #29
    2b80:	0103b201 	tsteq	r3, r1, lsl #4
    2b84:	0000002c 	andeq	r0, r0, ip, lsr #32
    2b88:	08001f84 	stmdaeq	r0, {r2, r7, r8, r9, sl, fp, ip}
    2b8c:	08001faa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, sl, fp, ip}
    2b90:	00001330 	andeq	r1, r0, r0, lsr r3
    2b94:	000a6501 	andeq	r6, sl, r1, lsl #10
    2b98:	0f6b1900 	svceq	0x006b1900
    2b9c:	b2010000 	andlt	r0, r1, #0
    2ba0:	0005e503 	andeq	lr, r5, r3, lsl #10
    2ba4:	6c910200 	lfmvs	f0, 4, [r1], {0}
    2ba8:	00100a1a 	andseq	r0, r0, sl, lsl sl
    2bac:	03b40100 			; <UNDEFINED> instruction: 0x03b40100
    2bb0:	0000002c 	andeq	r0, r0, ip, lsr #32
    2bb4:	00779102 	rsbseq	r9, r7, r2, lsl #2
    2bb8:	0f4c011b 	svceq	0x004c011b
    2bbc:	c6010000 	strgt	r0, [r1], -r0
    2bc0:	002c0103 	eoreq	r0, ip, r3, lsl #2
    2bc4:	1fac0000 	svcne	0x00ac0000
    2bc8:	1fd60800 	svcne	0x00d60800
    2bcc:	13680800 	cmnne	r8, #0, 16
    2bd0:	a3010000 	movwge	r0, #4096	; 0x1000
    2bd4:	1900000a 	stmdbne	r0, {r1, r3}
    2bd8:	00000f6b 	andeq	r0, r0, fp, ror #30
    2bdc:	e503c601 	str	ip, [r3, #-1537]	; 0xfffff9ff
    2be0:	02000005 	andeq	r0, r0, #5
    2be4:	0a1a6c91 	beq	69de30 <__Stack_Size+0x69dc30>
    2be8:	01000010 	tsteq	r0, r0, lsl r0
    2bec:	002c03c8 	eoreq	r0, ip, r8, asr #7
    2bf0:	91020000 	mrsls	r0, (UNDEF: 2)
    2bf4:	01180077 	tsteq	r8, r7, ror r0
    2bf8:	00001072 	andeq	r1, r0, r2, ror r0
    2bfc:	0103eb01 	tsteq	r3, r1, lsl #22
    2c00:	08001fd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, fp, ip}
    2c04:	08002014 	stmdaeq	r0, {r2, r4, sp}
    2c08:	000013a0 	andeq	r1, r0, r0, lsr #7
    2c0c:	000aec01 	andeq	lr, sl, r1, lsl #24
    2c10:	0f6b1900 	svceq	0x006b1900
    2c14:	eb010000 	bl	42c1c <__Stack_Size+0x42a1c>
    2c18:	0005e503 	andeq	lr, r5, r3, lsl #10
    2c1c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2c20:	00134c19 	andseq	r4, r3, r9, lsl ip
    2c24:	03eb0100 	mvneq	r0, #0, 2
    2c28:	0000005e 	andeq	r0, r0, lr, asr r0
    2c2c:	19709102 	ldmdbne	r0!, {r1, r8, ip, pc}^
    2c30:	000003f4 	strdeq	r0, [r0], -r4
    2c34:	ec03eb01 	stc	11, cr14, [r3], {1}
    2c38:	02000000 	andeq	r0, r0, #0
    2c3c:	1b006f91 	blne	1ea88 <__Stack_Size+0x1e888>
    2c40:	00122101 	andseq	r2, r2, r1, lsl #2
    2c44:	04130100 	ldreq	r0, [r3], #-256	; 0xffffff00
    2c48:	0000be01 	andeq	fp, r0, r1, lsl #28
    2c4c:	00201400 	eoreq	r1, r0, r0, lsl #8
    2c50:	00210c08 	eoreq	r0, r1, r8, lsl #24
    2c54:	0013d808 	andseq	sp, r3, r8, lsl #16
    2c58:	0b390100 	bleq	e43060 <__Stack_Size+0xe42e60>
    2c5c:	6b190000 	blvs	642c64 <__Stack_Size+0x642a64>
    2c60:	0100000f 	tsteq	r0, pc
    2c64:	05e50413 	strbeq	r0, [r5, #1043]!	; 0x413
    2c68:	91020000 	mrsls	r0, (UNDEF: 2)
    2c6c:	0e6f196c 	cdpeq	9, 6, cr1, cr15, cr12, {3}
    2c70:	13010000 	movwne	r0, #4096	; 0x1000
    2c74:	00005e04 	andeq	r5, r0, r4, lsl #28
    2c78:	68910200 	ldmvs	r1, {r9}
    2c7c:	000fe11a 	andeq	lr, pc, sl, lsl r1	; <UNPREDICTABLE>
    2c80:	04150100 	ldreq	r0, [r5], #-256	; 0xffffff00
    2c84:	000000be 	strheq	r0, [r0], -lr
    2c88:	00779102 	rsbseq	r9, r7, r2, lsl #2
    2c8c:	130c0118 	movwne	r0, #49432	; 0xc118
    2c90:	77010000 	strvc	r0, [r1, -r0]
    2c94:	210c0104 	tstcs	ip, r4, lsl #2
    2c98:	21840800 	orrcs	r0, r4, r0, lsl #16
    2c9c:	14100800 	ldrne	r0, [r0], #-2048	; 0xfffff800
    2ca0:	82010000 	andhi	r0, r1, #0
    2ca4:	1900000b 	stmdbne	r0, {r0, r1, r3}
    2ca8:	00000f6b 	andeq	r0, r0, fp, ror #30
    2cac:	e5047701 	str	r7, [r4, #-1793]	; 0xfffff8ff
    2cb0:	02000005 	andeq	r0, r0, #5
    2cb4:	6f196c91 	svcvs	0x00196c91
    2cb8:	0100000e 	tsteq	r0, lr
    2cbc:	005e0477 	subseq	r0, lr, r7, ror r4
    2cc0:	91020000 	mrsls	r0, (UNDEF: 2)
    2cc4:	11e21a68 	mvnne	r1, r8, ror #20
    2cc8:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    2ccc:	00005e04 	andeq	r5, r0, r4, lsl #28
    2cd0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2cd4:	20011c00 	andcs	r1, r1, r0, lsl #24
    2cd8:	01000011 	tsteq	r0, r1, lsl r0
    2cdc:	ca0104b3 	bgt	43fb0 <__Stack_Size+0x43db0>
    2ce0:	84000000 	strhi	r0, [r0], #-0
    2ce4:	3c080021 	stccc	0, cr0, [r8], {33}	; 0x21
    2ce8:	48080023 	stmdami	r8, {r0, r1, r5}
    2cec:	01000014 	tsteq	r0, r4, lsl r0
    2cf0:	00000bcf 	andeq	r0, r0, pc, asr #23
    2cf4:	000f6b19 	andeq	r6, pc, r9, lsl fp	; <UNPREDICTABLE>
    2cf8:	04b30100 	ldrteq	r0, [r3], #256	; 0x100
    2cfc:	000005e5 	andeq	r0, r0, r5, ror #11
    2d00:	196c9102 	stmdbne	ip!, {r1, r8, ip, pc}^
    2d04:	0000134c 	andeq	r1, r0, ip, asr #6
    2d08:	5e04b301 	cdppl	3, 0, cr11, cr4, cr1, {0}
    2d0c:	02000000 	andeq	r0, r0, #0
    2d10:	e21a6891 	ands	r6, sl, #9502720	; 0x910000
    2d14:	0100000f 	tsteq	r0, pc
    2d18:	00ca04b5 	strheq	r0, [sl], #69	; 0x45
    2d1c:	91020000 	mrsls	r0, (UNDEF: 2)
    2d20:	01180077 	tsteq	r8, r7, ror r0
    2d24:	00001282 	andeq	r1, r0, r2, lsl #5
    2d28:	01051a01 	tsteq	r5, r1, lsl #20
    2d2c:	0800233c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sp}
    2d30:	08002434 	stmdaeq	r0, {r2, r4, r5, sl, sp}
    2d34:	00001480 	andeq	r1, r0, r0, lsl #9
    2d38:	000c0901 	andeq	r0, ip, r1, lsl #18
    2d3c:	0f6b1900 	svceq	0x006b1900
    2d40:	1a010000 	bne	42d48 <__Stack_Size+0x42b48>
    2d44:	0005e505 	andeq	lr, r5, r5, lsl #10
    2d48:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    2d4c:	00134c19 	andseq	r4, r3, r9, lsl ip
    2d50:	051a0100 	ldreq	r0, [sl, #-256]	; 0xffffff00
    2d54:	0000005e 	andeq	r0, r0, lr, asr r0
    2d58:	00709102 	rsbseq	r9, r0, r2, lsl #2
    2d5c:	0012131d 	andseq	r1, r2, sp, lsl r3
    2d60:	05690100 	strbeq	r0, [r9, #-256]!	; 0xffffff00
    2d64:	0000ca01 	andeq	ip, r0, r1, lsl #20
    2d68:	00243400 	eoreq	r3, r4, r0, lsl #8
    2d6c:	00246a08 	eoreq	r6, r4, r8, lsl #20
    2d70:	0014b808 	andseq	fp, r4, r8, lsl #16
    2d74:	0c550100 	ldfeqe	f0, [r5], {-0}
    2d78:	e4190000 	ldr	r0, [r9], #-0
    2d7c:	0100000e 	tsteq	r0, lr
    2d80:	005e0569 	subseq	r0, lr, r9, ror #10
    2d84:	91020000 	mrsls	r0, (UNDEF: 2)
    2d88:	132d196c 	teqne	sp, #108, 18	; 0x1b0000
    2d8c:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    2d90:	00005e05 	andeq	r5, r0, r5, lsl #28
    2d94:	68910200 	ldmvs	r1, {r9}
    2d98:	000fda1a 	andeq	sp, pc, sl, lsl sl	; <UNPREDICTABLE>
    2d9c:	056b0100 	strbeq	r0, [fp, #-256]!	; 0xffffff00
    2da0:	000000ca 	andeq	r0, r0, sl, asr #1
    2da4:	00779102 	rsbseq	r9, r7, r2, lsl #2
    2da8:	0002641e 	andeq	r6, r2, lr, lsl r4
    2dac:	06ce0500 	strbeq	r0, [lr], r0, lsl #10
    2db0:	00000c63 	andeq	r0, r0, r3, ror #24
    2db4:	7e070101 	adfvcs	f0, f7, f1
    2db8:	00000000 	andeq	r0, r0, r0
    2dbc:	0000043f 	andeq	r0, r0, pc, lsr r4
    2dc0:	07e10002 	strbeq	r0, [r1, r2]!
    2dc4:	01040000 	mrseq	r0, (UNDEF: 4)
    2dc8:	00000165 	andeq	r0, r0, r5, ror #2
    2dcc:	0013a401 	andseq	sl, r3, r1, lsl #8
    2dd0:	0000ba00 	andeq	fp, r0, r0, lsl #20
    2dd4:	00246c00 	eoreq	r6, r4, r0, lsl #24
    2dd8:	00272808 	eoreq	r2, r7, r8, lsl #16
    2ddc:	0009fd08 	andeq	pc, r9, r8, lsl #26
    2de0:	06010200 	streq	r0, [r1], -r0, lsl #4
    2de4:	000000a0 	andeq	r0, r0, r0, lsr #1
    2de8:	00011c03 	andeq	r1, r1, r3, lsl #24
    2dec:	372a0200 	strcc	r0, [sl, -r0, lsl #4]!
    2df0:	02000000 	andeq	r0, r0, #0
    2df4:	009e0801 	addseq	r0, lr, r1, lsl #16
    2df8:	02020000 	andeq	r0, r2, #0
    2dfc:	00018605 	andeq	r8, r1, r5, lsl #12
    2e00:	01900300 	orrseq	r0, r0, r0, lsl #6
    2e04:	36020000 	strcc	r0, [r2], -r0
    2e08:	00000050 	andeq	r0, r0, r0, asr r0
    2e0c:	dc070202 	sfmle	f0, 4, [r7], {2}
    2e10:	02000000 	andeq	r0, r0, #0
    2e14:	01480504 	cmpeq	r8, r4, lsl #10
    2e18:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    2e1c:	02000001 	andeq	r0, r0, #1
    2e20:	00006950 	andeq	r6, r0, r0, asr r9
    2e24:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2e28:	0000010a 	andeq	r0, r0, sl, lsl #2
    2e2c:	43050802 	movwmi	r0, #22530	; 0x5802
    2e30:	02000001 	andeq	r0, r0, #1
    2e34:	01050708 	tsteq	r5, r8, lsl #14
    2e38:	04040000 	streq	r0, [r4], #-0
    2e3c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    2e40:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2e44:	0000010f 	andeq	r0, r0, pc, lsl #2
    2e48:	b8070402 	stmdalt	r7, {r1, sl}
    2e4c:	05000002 	streq	r0, [r0, #-2]
    2e50:	0000005e 	andeq	r0, r0, lr, asr r0
    2e54:	07030106 	streq	r0, [r3, -r6, lsl #2]
    2e58:	0000ae02 	andeq	sl, r0, r2, lsl #28
    2e5c:	25d80700 	ldrbcs	r0, [r8, #1792]	; 0x700
    2e60:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2e64:	00544553 	subseq	r4, r4, r3, asr r5
    2e68:	91090001 	tstls	r9, r1
    2e6c:	03000019 	movweq	r0, #25
    2e70:	00980207 	addseq	r0, r8, r7, lsl #4
    2e74:	18090000 	stmdane	r9, {}	; <UNPREDICTABLE>
    2e78:	03000012 	movweq	r0, #18
    2e7c:	00980207 	addseq	r0, r8, r7, lsl #4
    2e80:	01060000 	mrseq	r0, (UNDEF: 6)
    2e84:	dc020903 	stcle	9, cr0, [r2], {3}
    2e88:	07000000 	streq	r0, [r0, -r0]
    2e8c:	00000316 	andeq	r0, r0, r6, lsl r3
    2e90:	024c0700 	subeq	r0, ip, #0, 14
    2e94:	00010000 	andeq	r0, r1, r0
    2e98:	00051609 	andeq	r1, r5, r9, lsl #12
    2e9c:	02090300 	andeq	r0, r9, #0, 6
    2ea0:	000000c6 	andeq	r0, r0, r6, asr #1
    2ea4:	e0031c0a 	and	r1, r3, sl, lsl #24
    2ea8:	00015b02 	andeq	r5, r1, r2, lsl #22
    2eac:	394c0b00 	stmdbcc	ip, {r8, r9, fp}^
    2eb0:	e2030000 	and	r0, r3, #0
    2eb4:	00009302 	andeq	r9, r0, r2, lsl #6
    2eb8:	00230200 	eoreq	r0, r3, r0, lsl #4
    2ebc:	52414f0c 	subpl	r4, r1, #12, 30	; 0x30
    2ec0:	02e30300 	rsceq	r0, r3, #0, 6
    2ec4:	00000093 	muleq	r0, r3, r0
    2ec8:	0b042302 	bleq	10bad8 <__Stack_Size+0x10b8d8>
    2ecc:	000014cd 	andeq	r1, r0, sp, asr #9
    2ed0:	9302e403 	movwls	lr, #9219	; 0x2403
    2ed4:	02000000 	andeq	r0, r0, #0
    2ed8:	450c0823 	strmi	r0, [ip, #-2083]	; 0xfffff7dd
    2edc:	03005253 	movweq	r5, #595	; 0x253
    2ee0:	009302e5 	addseq	r0, r3, r5, ror #5
    2ee4:	23020000 	movwcs	r0, #8192	; 0x2000
    2ee8:	53430c0c 	movtpl	r0, #15372	; 0x3c0c
    2eec:	e6030052 			; <UNDEFINED> instruction: 0xe6030052
    2ef0:	00009302 	andeq	r9, r0, r2, lsl #6
    2ef4:	10230200 	eorne	r0, r3, r0, lsl #4
    2ef8:	4458540c 	ldrbmi	r5, [r8], #-1036	; 0xfffffbf4
    2efc:	02e70300 	rsceq	r0, r7, #0, 6
    2f00:	00000093 	muleq	r0, r3, r0
    2f04:	0c142302 	ldceq	3, cr2, [r4], {2}
    2f08:	00445852 	subeq	r5, r4, r2, asr r8
    2f0c:	9302e803 	movwls	lr, #10243	; 0x2803
    2f10:	02000000 	andeq	r0, r0, #0
    2f14:	09001823 	stmdbeq	r0, {r0, r1, r5, fp, ip}
    2f18:	0000137b 	andeq	r1, r0, fp, ror r3
    2f1c:	e802e903 	stmda	r2, {r0, r1, r8, fp, sp, lr, pc}
    2f20:	0d000000 	stceq	0, cr0, [r0, #-0]
    2f24:	8c320404 	cfldrshi	mvf0, [r2], #-16
    2f28:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    2f2c:	00001420 	andeq	r1, r0, r0, lsr #8
    2f30:	00453404 	subeq	r3, r5, r4, lsl #8
    2f34:	23020000 	movwcs	r0, #8192	; 0x2000
    2f38:	13870e00 	orrne	r0, r7, #0, 28
    2f3c:	36040000 	strcc	r0, [r4], -r0
    2f40:	00000045 	andeq	r0, r0, r5, asr #32
    2f44:	00022302 	andeq	r2, r2, r2, lsl #6
    2f48:	0013ca03 	andseq	ip, r3, r3, lsl #20
    2f4c:	67380400 	ldrvs	r0, [r8, -r0, lsl #8]!
    2f50:	0f000001 	svceq	0x00000001
    2f54:	00139901 	andseq	r9, r3, r1, lsl #18
    2f58:	01760100 	cmneq	r6, r0, lsl #2
    2f5c:	0800246c 	stmdaeq	r0, {r2, r3, r5, r6, sl, sp}
    2f60:	0800248a 	stmdaeq	r0, {r1, r3, r7, sl, sp}
    2f64:	000014f0 	strdeq	r1, [r0], -r0
    2f68:	ee011001 	cdp	0, 0, cr1, cr1, cr1, {0}
    2f6c:	01000013 	tsteq	r0, r3, lsl r0
    2f70:	248c0187 	strcs	r0, [ip], #391	; 0x187
    2f74:	24d00800 	ldrbcs	r0, [r0], #2048	; 0x800
    2f78:	151c0800 	ldrne	r0, [ip, #-2048]	; 0xfffff800
    2f7c:	e4010000 	str	r0, [r1], #-0
    2f80:	11000001 	tstne	r0, r1
    2f84:	000013f7 	strdeq	r1, [r0], -r7
    2f88:	01e48701 	mvneq	r8, r1, lsl #14
    2f8c:	91020000 	mrsls	r0, (UNDEF: 2)
    2f90:	07c3126c 	strbeq	r1, [r3, ip, ror #4]
    2f94:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    2f98:	00000045 	andeq	r0, r0, r5, asr #32
    2f9c:	00769102 	rsbseq	r9, r6, r2, lsl #2
    2fa0:	018c0413 	orreq	r0, ip, r3, lsl r4
    2fa4:	01100000 	tsteq	r0, r0
    2fa8:	00001362 	andeq	r1, r0, r2, ror #6
    2fac:	d001a401 	andle	sl, r1, r1, lsl #8
    2fb0:	08080024 	stmdaeq	r8, {r2, r5}
    2fb4:	54080025 	strpl	r0, [r8], #-37	; 0xffffffdb
    2fb8:	01000015 	tsteq	r0, r5, lsl r0
    2fbc:	00000213 	andeq	r0, r0, r3, lsl r2
    2fc0:	0003f411 	andeq	pc, r3, r1, lsl r4	; <UNPREDICTABLE>
    2fc4:	dca40100 	stfles	f0, [r4]
    2fc8:	02000000 	andeq	r0, r0, #0
    2fcc:	10007791 	mulne	r0, r1, r7
    2fd0:	0014e401 	andseq	lr, r4, r1, lsl #8
    2fd4:	01ba0100 			; <UNDEFINED> instruction: 0x01ba0100
    2fd8:	08002508 	stmdaeq	r0, {r3, r8, sl, sp}
    2fdc:	08002528 	stmdaeq	r0, {r3, r5, r8, sl, sp}
    2fe0:	0000158c 	andeq	r1, r0, ip, lsl #11
    2fe4:	00023c01 	andeq	r3, r2, r1, lsl #24
    2fe8:	03f41100 	mvnseq	r1, #0, 2
    2fec:	ba010000 	blt	42ff4 <__Stack_Size+0x42df4>
    2ff0:	000000dc 	ldrdeq	r0, [r0], -ip
    2ff4:	00779102 	rsbseq	r9, r7, r2, lsl #2
    2ff8:	14390110 	ldrtne	r0, [r9], #-272	; 0xfffffef0
    2ffc:	c7010000 	strgt	r0, [r1, -r0]
    3000:	00252801 	eoreq	r2, r5, r1, lsl #16
    3004:	00254808 	eoreq	r4, r5, r8, lsl #16
    3008:	0015c408 	andseq	ip, r5, r8, lsl #8
    300c:	02650100 	rsbeq	r0, r5, #0, 2
    3010:	be110000 	cdplt	0, 1, cr0, cr1, cr0, {0}
    3014:	01000014 	tsteq	r0, r4, lsl r0
    3018:	00002cc7 	andeq	r2, r0, r7, asr #25
    301c:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    3020:	6a011000 	bvs	47028 <__Stack_Size+0x46e28>
    3024:	01000013 	tsteq	r0, r3, lsl r0
    3028:	254801d5 	strbcs	r0, [r8, #-469]	; 0xfffffe2b
    302c:	25680800 	strbcs	r0, [r8, #-2048]!	; 0xfffff800
    3030:	15fc0800 	ldrbne	r0, [ip, #2048]!	; 0x800
    3034:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    3038:	11000002 	tstne	r0, r2
    303c:	0000147c 	andeq	r1, r0, ip, ror r4
    3040:	0045d501 	subeq	sp, r5, r1, lsl #10
    3044:	91020000 	mrsls	r0, (UNDEF: 2)
    3048:	01100076 	tsteq	r0, r6, ror r0
    304c:	00001406 	andeq	r1, r0, r6, lsl #8
    3050:	6801e301 	stmdavs	r1, {r0, r8, r9, sp, lr, pc}
    3054:	88080025 	stmdahi	r8, {r0, r2, r5}
    3058:	34080025 	strcc	r0, [r8], #-37	; 0xffffffdb
    305c:	01000016 	tsteq	r0, r6, lsl r0
    3060:	000002b7 			; <UNDEFINED> instruction: 0x000002b7
    3064:	00168011 	andseq	r8, r6, r1, lsl r0
    3068:	2ce30100 	stfcse	f0, [r3]
    306c:	02000000 	andeq	r0, r0, #0
    3070:	14007791 	strne	r7, [r0], #-1937	; 0xfffff86f
    3074:	00144e01 	andseq	r4, r4, r1, lsl #28
    3078:	01ef0100 	mvneq	r0, r0, lsl #2
    307c:	0000002c 	andeq	r0, r0, ip, lsr #32
    3080:	08002588 	stmdaeq	r0, {r3, r7, r8, sl, sp}
    3084:	080025a0 	stmdaeq	r0, {r5, r7, r8, sl, sp}
    3088:	0000166c 	andeq	r1, r0, ip, ror #12
    308c:	69011501 	stmdbvs	r1, {r0, r8, sl, ip}
    3090:	01000014 	tsteq	r0, r4, lsl r0
    3094:	25a001fa 	strcs	r0, [r0, #506]!	; 0x1fa
    3098:	25b80800 	ldrcs	r0, [r8, #2048]!	; 0x800
    309c:	16980800 	ldrne	r0, [r8], r0, lsl #16
    30a0:	16010000 	strne	r0, [r1], -r0
    30a4:	0013da01 	andseq	sp, r3, r1, lsl #20
    30a8:	01060100 	mrseq	r0, (UNDEF: 22)
    30ac:	0025b801 	eoreq	fp, r5, r1, lsl #16
    30b0:	0025d808 	eoreq	sp, r5, r8, lsl #16
    30b4:	0016c408 	andseq	ip, r6, r8, lsl #8
    30b8:	03120100 	tsteq	r2, #0, 2
    30bc:	f4170000 			; <UNDEFINED> instruction: 0xf4170000
    30c0:	01000003 	tsteq	r0, r3
    30c4:	00dc0106 	sbcseq	r0, ip, r6, lsl #2
    30c8:	91020000 	mrsls	r0, (UNDEF: 2)
    30cc:	01180077 	tsteq	r8, r7, ror r0
    30d0:	000014d2 	ldrdeq	r1, [r0], -r2
    30d4:	01012301 	tsteq	r1, r1, lsl #6
    30d8:	000000ae 	andeq	r0, r0, lr, lsr #1
    30dc:	080025d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, sp}
    30e0:	08002654 	stmdaeq	r0, {r2, r4, r6, r9, sl, sp}
    30e4:	000016fc 	strdeq	r1, [r0], -ip
    30e8:	00036e01 	andeq	r6, r3, r1, lsl #28
    30ec:	14171700 	ldrne	r1, [r7], #-1792	; 0xfffff900
    30f0:	23010000 	movwcs	r0, #4096	; 0x1000
    30f4:	00005e01 	andeq	r5, r0, r1, lsl #28
    30f8:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    30fc:	000fe119 	andeq	lr, pc, r9, lsl r1	; <UNPREDICTABLE>
    3100:	01250100 	teqeq	r5, r0, lsl #2
    3104:	000000ae 	andeq	r0, r0, lr, lsr #1
    3108:	19779102 	ldmdbne	r7!, {r1, r8, ip, pc}^
    310c:	00001462 	andeq	r1, r0, r2, ror #8
    3110:	5e012601 	cfmadd32pl	mvax0, mvfx2, mvfx1, mvfx1
    3114:	02000000 	andeq	r0, r0, #0
    3118:	f1196c91 			; <UNDEFINED> instruction: 0xf1196c91
    311c:	01000014 	tsteq	r0, r4, lsl r0
    3120:	005e0126 	subseq	r0, lr, r6, lsr #2
    3124:	91020000 	mrsls	r0, (UNDEF: 2)
    3128:	01160070 	tsteq	r6, r0, ror r0
    312c:	000014b0 			; <UNDEFINED> instruction: 0x000014b0
    3130:	01015d01 	tsteq	r1, r1, lsl #26
    3134:	08002654 	stmdaeq	r0, {r2, r4, r6, r9, sl, sp}
    3138:	08002694 	stmdaeq	r0, {r2, r4, r7, r9, sl, sp}
    313c:	00001734 	andeq	r1, r0, r4, lsr r7
    3140:	0003a801 	andeq	sl, r3, r1, lsl #16
    3144:	14171700 	ldrne	r1, [r7], #-1792	; 0xfffff900
    3148:	5d010000 	stcpl	0, cr0, [r1, #-0]
    314c:	00005e01 	andeq	r5, r0, r1, lsl #28
    3150:	6c910200 	lfmvs	f0, 4, [r1], {0}
    3154:	706d741a 	rsbvc	r7, sp, sl, lsl r4
    3158:	015f0100 	cmpeq	pc, r0, lsl #2
    315c:	0000005e 	andeq	r0, r0, lr, asr r0
    3160:	00749102 	rsbseq	r9, r4, r2, lsl #2
    3164:	148a0118 	strne	r0, [sl], #280	; 0x118
    3168:	74010000 	strvc	r0, [r1], #-0
    316c:	00ba0101 	adcseq	r0, sl, r1, lsl #2
    3170:	26940000 	ldrcs	r0, [r4], r0
    3174:	26e80800 	strbtcs	r0, [r8], r0, lsl #16
    3178:	176c0800 	strbne	r0, [ip, -r0, lsl #16]!
    317c:	f5010000 			; <UNDEFINED> instruction: 0xf5010000
    3180:	17000003 	strne	r0, [r0, -r3]
    3184:	00001432 	andeq	r1, r0, r2, lsr r4
    3188:	2c017401 	cfstrscs	mvf7, [r1], {1}
    318c:	02000000 	andeq	r0, r0, #0
    3190:	e1196f91 			; <UNDEFINED> instruction: 0xe1196f91
    3194:	0100000f 	tsteq	r0, pc
    3198:	00ba0176 	adcseq	r0, sl, r6, ror r1
    319c:	91020000 	mrsls	r0, (UNDEF: 2)
    31a0:	07361977 			; <UNDEFINED> instruction: 0x07361977
    31a4:	77010000 	strvc	r0, [r1, -r0]
    31a8:	00005e01 	andeq	r5, r0, r1, lsl #28
    31ac:	70910200 	addsvc	r0, r1, r0, lsl #4
    31b0:	9a011600 	bls	489b8 <__Stack_Size+0x487b8>
    31b4:	01000014 	tsteq	r0, r4, lsl r0
    31b8:	e8010198 	stmda	r1, {r3, r4, r7, r8}
    31bc:	28080026 	stmdacs	r8, {r1, r2, r5}
    31c0:	a4080027 	strge	r0, [r8], #-39	; 0xffffffd9
    31c4:	01000017 	tsteq	r0, r7, lsl r0
    31c8:	0000042f 	andeq	r0, r0, pc, lsr #8
    31cc:	00143217 	andseq	r3, r4, r7, lsl r2
    31d0:	01980100 	orrseq	r0, r8, r0, lsl #2
    31d4:	00000045 	andeq	r0, r0, r5, asr #32
    31d8:	1a6e9102 	bne	1ba75e8 <__Stack_Size+0x1ba73e8>
    31dc:	00706d74 	rsbseq	r6, r0, r4, ror sp
    31e0:	5e019a01 	vmlapl.f32	s18, s2, s2
    31e4:	02000000 	andeq	r0, r0, #0
    31e8:	1b007491 	blne	20434 <__Stack_Size+0x20234>
    31ec:	00000264 	andeq	r0, r0, r4, ror #4
    31f0:	3d06ce05 	stccc	14, cr12, [r6, #-20]	; 0xffffffec
    31f4:	01000004 	tsteq	r0, r4
    31f8:	007e0501 	rsbseq	r0, lr, r1, lsl #10
    31fc:	fb000000 	blx	3206 <__Stack_Size+0x3006>
    3200:	02000001 	andeq	r0, r0, #1
    3204:	00099100 	andeq	r9, r9, r0, lsl #2
    3208:	65010400 	strvs	r0, [r1, #-1024]	; 0xfffffc00
    320c:	01000001 	tsteq	r0, r1
    3210:	00001580 	andeq	r1, r0, r0, lsl #11
    3214:	000000ba 	strheq	r0, [r0], -sl
    3218:	08002728 	stmdaeq	r0, {r3, r5, r8, r9, sl, sp}
    321c:	080027fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, sp}
    3220:	00000b6c 	andeq	r0, r0, ip, ror #22
    3224:	a0060102 	andge	r0, r6, r2, lsl #2
    3228:	03000000 	movweq	r0, #0
    322c:	0000011c 	andeq	r0, r0, ip, lsl r1
    3230:	00372a02 	eorseq	r2, r7, r2, lsl #20
    3234:	01020000 	mrseq	r0, (UNDEF: 2)
    3238:	00009e08 	andeq	r9, r0, r8, lsl #28
    323c:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    3240:	00000186 	andeq	r0, r0, r6, lsl #3
    3244:	00019003 	andeq	r9, r1, r3
    3248:	50360200 	eorspl	r0, r6, r0, lsl #4
    324c:	02000000 	andeq	r0, r0, #0
    3250:	00dc0702 	sbcseq	r0, ip, r2, lsl #14
    3254:	04020000 	streq	r0, [r2], #-0
    3258:	00014805 	andeq	r4, r1, r5, lsl #16
    325c:	01990300 	orrseq	r0, r9, r0, lsl #6
    3260:	50020000 	andpl	r0, r2, r0
    3264:	00000069 	andeq	r0, r0, r9, rrx
    3268:	0a070402 	beq	1c4278 <__Stack_Size+0x1c4078>
    326c:	02000001 	andeq	r0, r0, #1
    3270:	01430508 	cmpeq	r3, r8, lsl #10
    3274:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    3278:	00010507 	andeq	r0, r1, r7, lsl #10
    327c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    3280:	00746e69 	rsbseq	r6, r4, r9, ror #28
    3284:	0f070402 	svceq	0x00070402
    3288:	02000001 	andeq	r0, r0, #1
    328c:	02b80704 	adcseq	r0, r8, #4, 14	; 0x100000
    3290:	5e050000 	cdppl	0, 0, cr0, cr5, cr0, {0}
    3294:	05000000 	streq	r0, [r0, #-0]
    3298:	0000002c 	andeq	r0, r0, ip, lsr #32
    329c:	ef030c06 	svc	0x00030c06
    32a0:	0000f002 	andeq	pc, r0, r2
    32a4:	52440700 	subpl	r0, r4, #0, 14
    32a8:	02f10300 	rscseq	r0, r1, #0, 6
    32ac:	00000093 	muleq	r0, r3, r0
    32b0:	07002302 	streq	r2, [r0, -r2, lsl #6]
    32b4:	00524449 	subseq	r4, r2, r9, asr #8
    32b8:	9802f203 	stmdals	r2, {r0, r1, r9, ip, sp, lr, pc}
    32bc:	02000000 	andeq	r0, r0, #0
    32c0:	d7080423 	strle	r0, [r8, -r3, lsr #8]
    32c4:	03000003 	movweq	r0, #3
    32c8:	002c02f3 	strdeq	r0, [ip], -r3	; <UNPREDICTABLE>
    32cc:	23020000 	movwcs	r0, #8192	; 0x2000
    32d0:	0c6b0805 	stcleq	8, cr0, [fp], #-20	; 0xffffffec
    32d4:	f4030000 	vst4.8	{d0-d3}, [r3], r0
    32d8:	00004502 	andeq	r4, r0, r2, lsl #10
    32dc:	06230200 	strteq	r0, [r3], -r0, lsl #4
    32e0:	00524307 	subseq	r4, r2, r7, lsl #6
    32e4:	9302f503 	movwls	pc, #9475	; 0x2503	; <UNPREDICTABLE>
    32e8:	02000000 	andeq	r0, r0, #0
    32ec:	09000823 	stmdbeq	r0, {r0, r1, r5, fp}
    32f0:	00001510 	andeq	r1, r0, r0, lsl r5
    32f4:	9d02f603 	stcls	6, cr15, [r2, #-12]
    32f8:	0a000000 	beq	3300 <__Stack_Size+0x3100>
    32fc:	00153501 	andseq	r3, r5, r1, lsl #10
    3300:	01530100 	cmpeq	r3, r0, lsl #2
    3304:	08002728 	stmdaeq	r0, {r3, r5, r8, r9, sl, sp}
    3308:	08002740 	stmdaeq	r0, {r6, r8, r9, sl, sp}
    330c:	000017dc 	ldrdeq	r1, [r0], -ip
    3310:	04010b01 	streq	r0, [r1], #-2817	; 0xfffff4ff
    3314:	01000015 	tsteq	r0, r5, lsl r0
    3318:	005e015e 	subseq	r0, lr, lr, asr r1
    331c:	27400000 	strbcs	r0, [r0, -r0]
    3320:	27640800 	strbcs	r0, [r4, -r0, lsl #16]!
    3324:	18080800 	stmdane	r8, {fp}
    3328:	3f010000 	svccc	0x00010000
    332c:	0c000001 	stceq	0, cr0, [r0], {1}
    3330:	00001680 	andeq	r1, r0, r0, lsl #13
    3334:	005e5e01 	subseq	r5, lr, r1, lsl #28
    3338:	91020000 	mrsls	r0, (UNDEF: 2)
    333c:	010b0074 	tsteq	fp, r4, ror r0
    3340:	0000151c 	andeq	r1, r0, ip, lsl r5
    3344:	5e016b01 	vmlapl.f64	d6, d1, d1
    3348:	64000000 	strvs	r0, [r0], #-0
    334c:	b0080027 	andlt	r0, r8, r7, lsr #32
    3350:	40080027 	andmi	r0, r8, r7, lsr #32
    3354:	01000018 	tsteq	r0, r8, lsl r0
    3358:	00000188 	andeq	r0, r0, r8, lsl #3
    335c:	00152d0c 	andseq	r2, r5, ip, lsl #26
    3360:	886b0100 	stmdahi	fp!, {r8}^
    3364:	02000001 	andeq	r0, r0, #1
    3368:	610c6c91 			; <UNDEFINED> instruction: 0x610c6c91
    336c:	01000015 	tsteq	r0, r5, lsl r0
    3370:	00005e6b 	andeq	r5, r0, fp, ror #28
    3374:	68910200 	ldmvs	r1, {r9}
    3378:	0015490d 	andseq	r4, r5, sp, lsl #18
    337c:	5e6d0100 	powple	f0, f5, f0
    3380:	02000000 	andeq	r0, r0, #0
    3384:	0e007491 	mcreq	4, 0, r7, cr0, cr1, {4}
    3388:	00005e04 	andeq	r5, r0, r4, lsl #28
    338c:	f9010f00 			; <UNDEFINED> instruction: 0xf9010f00
    3390:	01000014 	tsteq	r0, r4, lsl r0
    3394:	005e017b 	subseq	r0, lr, fp, ror r1
    3398:	27b00000 	ldrcs	r0, [r0, r0]!
    339c:	27c40800 	strbcs	r0, [r4, r0, lsl #16]
    33a0:	18780800 	ldmdane	r8!, {fp}^
    33a4:	10010000 	andne	r0, r1, r0
    33a8:	00156e01 	andseq	r6, r5, r1, lsl #28
    33ac:	01850100 	orreq	r0, r5, r0, lsl #2
    33b0:	080027c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, sp}
    33b4:	080027e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, sp}
    33b8:	000018a4 	andeq	r1, r0, r4, lsr #17
    33bc:	0001d101 	andeq	sp, r1, r1, lsl #2
    33c0:	15410c00 	strbne	r0, [r1, #-3072]	; 0xfffff400
    33c4:	85010000 	strhi	r0, [r1, #-0]
    33c8:	0000002c 	andeq	r0, r0, ip, lsr #32
    33cc:	00779102 	rsbseq	r9, r7, r2, lsl #2
    33d0:	154f010f 	strbne	r0, [pc, #-271]	; 32c9 <__Stack_Size+0x30c9>
    33d4:	8f010000 	svchi	0x00010000
    33d8:	00002c01 	andeq	r2, r0, r1, lsl #24
    33dc:	0027e400 	eoreq	lr, r7, r0, lsl #8
    33e0:	0027fc08 	eoreq	pc, r7, r8, lsl #24
    33e4:	0018dc08 	andseq	sp, r8, r8, lsl #24
    33e8:	64110100 	ldrvs	r0, [r1], #-256	; 0xffffff00
    33ec:	04000002 	streq	r0, [r0], #-2
    33f0:	01f906ce 	mvnseq	r0, lr, asr #13
    33f4:	01010000 	mrseq	r0, (UNDEF: 1)
    33f8:	00007e05 	andeq	r7, r0, r5, lsl #28
    33fc:	04d90000 	ldrbeq	r0, [r9], #0
    3400:	00020000 	andeq	r0, r2, r0
    3404:	00000aa7 	andeq	r0, r0, r7, lsr #21
    3408:	01650104 	cmneq	r5, r4, lsl #2
    340c:	d2010000 	andle	r0, r1, #0
    3410:	ba000016 	blt	3470 <__Stack_Size+0x3270>
    3414:	fc000000 	stc2	0, cr0, [r0], {-0}
    3418:	40080027 	andmi	r0, r8, r7, lsr #32
    341c:	7508002b 	strvc	r0, [r8, #-43]	; 0xffffffd5
    3420:	0200000c 	andeq	r0, r0, #12
    3424:	00a00601 	adceq	r0, r0, r1, lsl #12
    3428:	1c030000 	stcne	0, cr0, [r3], {-0}
    342c:	02000001 	andeq	r0, r0, #1
    3430:	0000372a 	andeq	r3, r0, sl, lsr #14
    3434:	08010200 	stmdaeq	r1, {r9}
    3438:	0000009e 	muleq	r0, lr, r0
    343c:	86050202 	strhi	r0, [r5], -r2, lsl #4
    3440:	03000001 	movweq	r0, #1
    3444:	00000190 	muleq	r0, r0, r1
    3448:	00503602 	subseq	r3, r0, r2, lsl #12
    344c:	02020000 	andeq	r0, r2, #0
    3450:	0000dc07 	andeq	sp, r0, r7, lsl #24
    3454:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    3458:	00000148 	andeq	r0, r0, r8, asr #2
    345c:	00019903 	andeq	r9, r1, r3, lsl #18
    3460:	69500200 	ldmdbvs	r0, {r9}^
    3464:	02000000 	andeq	r0, r0, #0
    3468:	010a0704 	tsteq	sl, r4, lsl #14
    346c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    3470:	00014305 	andeq	r4, r1, r5, lsl #6
    3474:	07080200 	streq	r0, [r8, -r0, lsl #4]
    3478:	00000105 	andeq	r0, r0, r5, lsl #2
    347c:	69050404 	stmdbvs	r5, {r2, sl}
    3480:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    3484:	010f0704 	tsteq	pc, r4, lsl #14
    3488:	04020000 	streq	r0, [r2], #-0
    348c:	0002b807 	andeq	fp, r2, r7, lsl #16
    3490:	005e0500 	subseq	r0, lr, r0, lsl #10
    3494:	01060000 	mrseq	r0, (UNDEF: 6)
    3498:	ae020903 	cdpge	9, 0, cr0, cr2, cr3, {0}
    349c:	07000000 	streq	r0, [r0, -r0]
    34a0:	00000316 	andeq	r0, r0, r6, lsl r3
    34a4:	024c0700 	subeq	r0, ip, #0, 14
    34a8:	00010000 	andeq	r0, r1, r0
    34ac:	00051608 	andeq	r1, r5, r8, lsl #12
    34b0:	02090300 	andeq	r0, r9, #0, 6
    34b4:	00000098 	muleq	r0, r8, r0
    34b8:	fc033409 	stc2	4, cr3, [r3], {9}
    34bc:	00018602 	andeq	r8, r1, r2, lsl #12
    34c0:	52430a00 	subpl	r0, r3, #0, 20
    34c4:	02fe0300 	rscseq	r0, lr, #0, 6
    34c8:	00000093 	muleq	r0, r3, r0
    34cc:	0b002302 	bleq	c0dc <__Stack_Size+0xbedc>
    34d0:	00001694 	muleq	r0, r4, r6
    34d4:	9302ff03 	movwls	pc, #12035	; 0x2f03	; <UNPREDICTABLE>
    34d8:	02000000 	andeq	r0, r0, #0
    34dc:	230b0423 	movwcs	r0, #46115	; 0xb423
    34e0:	03000017 	movweq	r0, #23
    34e4:	00930300 	addseq	r0, r3, r0, lsl #6
    34e8:	23020000 	movwcs	r0, #8192	; 0x2000
    34ec:	15db0b08 	ldrbne	r0, [fp, #2824]	; 0xb08
    34f0:	01030000 	mrseq	r0, (UNDEF: 3)
    34f4:	00009303 	andeq	r9, r0, r3, lsl #6
    34f8:	0c230200 	sfmeq	f0, 4, [r3], #-0
    34fc:	00177d0b 	andseq	r7, r7, fp, lsl #26
    3500:	03020300 	movweq	r0, #8960	; 0x2300
    3504:	00000093 	muleq	r0, r3, r0
    3508:	0b102302 	bleq	40c118 <__Stack_Size+0x40bf18>
    350c:	0000172b 	andeq	r1, r0, fp, lsr #14
    3510:	93030303 	movwls	r0, #13059	; 0x3303
    3514:	02000000 	andeq	r0, r0, #0
    3518:	e30b1423 	movw	r1, #46115	; 0xb423
    351c:	03000015 	movweq	r0, #21
    3520:	00930304 	addseq	r0, r3, r4, lsl #6
    3524:	23020000 	movwcs	r0, #8192	; 0x2000
    3528:	17840b18 	usada8ne	r4, r8, fp, r0
    352c:	05030000 	streq	r0, [r3, #-0]
    3530:	00009303 	andeq	r9, r0, r3, lsl #6
    3534:	1c230200 	sfmne	f0, 4, [r3], #-0
    3538:	00173f0b 	andseq	r3, r7, fp, lsl #30
    353c:	03060300 	movweq	r0, #25344	; 0x6300
    3540:	00000093 	muleq	r0, r3, r0
    3544:	0b202302 	bleq	80c154 <__Stack_Size+0x80bf54>
    3548:	00001601 	andeq	r1, r0, r1, lsl #12
    354c:	93030703 	movwls	r0, #14083	; 0x3703
    3550:	02000000 	andeq	r0, r0, #0
    3554:	bd0b2423 	cfstrslt	mvf2, [fp, #-140]	; 0xffffff74
    3558:	03000015 	movweq	r0, #21
    355c:	00930308 	addseq	r0, r3, r8, lsl #6
    3560:	23020000 	movwcs	r0, #8192	; 0x2000
    3564:	16ab0b28 	strtne	r0, [fp], r8, lsr #22
    3568:	09030000 	stmdbeq	r3, {}	; <UNPREDICTABLE>
    356c:	00009303 	andeq	r9, r0, r3, lsl #6
    3570:	2c230200 	sfmcs	f0, 4, [r3], #-0
    3574:	00176c0b 	andseq	r6, r7, fp, lsl #24
    3578:	030a0300 	movweq	r0, #41728	; 0xa300
    357c:	00000093 	muleq	r0, r3, r0
    3580:	00302302 	eorseq	r2, r0, r2, lsl #6
    3584:	00177108 	andseq	r7, r7, r8, lsl #2
    3588:	030e0300 	movweq	r0, #58112	; 0xe300
    358c:	000000ba 	strheq	r0, [r0], -sl
    3590:	3204100c 	andcc	r1, r4, #12
    3594:	000001d3 	ldrdeq	r0, [r0], -r3
    3598:	0016650d 	andseq	r6, r6, sp, lsl #10
    359c:	5e340400 	cfabsspl	mvf0, mvf4
    35a0:	02000000 	andeq	r0, r0, #0
    35a4:	8b0d0023 	blhi	343638 <__Stack_Size+0x343438>
    35a8:	04000017 	streq	r0, [r0], #-23	; 0xffffffe9
    35ac:	00005e37 	andeq	r5, r0, r7, lsr lr
    35b0:	04230200 	strteq	r0, [r3], #-512	; 0xfffffe00
    35b4:	0016f80d 	andseq	pc, r6, sp, lsl #16
    35b8:	5e3b0400 	cfabsspl	mvf0, mvf11
    35bc:	02000000 	andeq	r0, r0, #0
    35c0:	190d0823 	stmdbne	sp, {r0, r1, r5, fp}
    35c4:	04000016 	streq	r0, [r0], #-22	; 0xffffffea
    35c8:	00005e3f 	andeq	r5, r0, pc, lsr lr
    35cc:	0c230200 	sfmeq	f0, 4, [r3], #-0
    35d0:	16090300 	strne	r0, [r9], -r0, lsl #6
    35d4:	41040000 	mrsmi	r0, (UNDEF: 4)
    35d8:	00000192 	muleq	r0, r2, r1
    35dc:	16c7010e 	strbne	r0, [r7], lr, lsl #2
    35e0:	62010000 	andvs	r0, r1, #0
    35e4:	0027fc01 	eoreq	pc, r7, r1, lsl #24
    35e8:	00281a08 	eoreq	r1, r8, r8, lsl #20
    35ec:	00190808 	andseq	r0, r9, r8, lsl #16
    35f0:	010f0100 	mrseq	r0, (UNDEF: 31)
    35f4:	00001763 	andeq	r1, r0, r3, ror #14
    35f8:	1c017501 	cfstr32ne	mvfx7, [r1], {1}
    35fc:	88080028 	stmdahi	r8, {r3, r5}
    3600:	34080028 	strcc	r0, [r8], #-40	; 0xffffffd8
    3604:	01000019 	tsteq	r0, r9, lsl r0
    3608:	00000247 	andeq	r0, r0, r7, asr #4
    360c:	0016bb10 	andseq	fp, r6, r0, lsl fp
    3610:	5e750100 	rpwpls	f0, f5, f0
    3614:	02000000 	andeq	r0, r0, #0
    3618:	85106c91 	ldrhi	r6, [r0, #-3217]	; 0xfffff36f
    361c:	01000016 	tsteq	r0, r6, lsl r0
    3620:	00024775 	andeq	r4, r2, r5, ror r7
    3624:	68910200 	ldmvs	r1, {r9}
    3628:	00058a11 	andeq	r8, r5, r1, lsl sl
    362c:	5e770100 	rpwpls	f0, f7, f0
    3630:	02000000 	andeq	r0, r0, #0
    3634:	d5117491 	ldrle	r7, [r1, #-1169]	; 0xfffffb6f
    3638:	01000008 	tsteq	r0, r8
    363c:	00005e77 	andeq	r5, r0, r7, ror lr
    3640:	70910200 	addsvc	r0, r1, r0, lsl #4
    3644:	d3041200 	movwle	r1, #16896	; 0x4200
    3648:	0f000001 	svceq	0x00000001
    364c:	00169c01 	andseq	r9, r6, r1, lsl #24
    3650:	01960100 	orrseq	r0, r6, r0, lsl #2
    3654:	08002888 	stmdaeq	r0, {r3, r7, fp, sp}
    3658:	080028ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, fp, sp}
    365c:	0000196c 	andeq	r1, r0, ip, ror #18
    3660:	00027601 	andeq	r7, r2, r1, lsl #12
    3664:	16851000 	strne	r1, [r5], r0
    3668:	96010000 	strls	r0, [r1], -r0
    366c:	00000247 	andeq	r0, r0, r7, asr #4
    3670:	00749102 	rsbseq	r9, r4, r2, lsl #2
    3674:	175b010f 	ldrbne	r0, [fp, -pc, lsl #2]
    3678:	ad010000 	stcge	0, cr0, [r1, #-0]
    367c:	0028bc01 	eoreq	fp, r8, r1, lsl #24
    3680:	00290c08 	eoreq	r0, r9, r8, lsl #24
    3684:	0019a408 	andseq	sl, r9, r8, lsl #8
    3688:	02ad0100 	adceq	r0, sp, #0, 2
    368c:	bb100000 	bllt	403694 <__Stack_Size+0x403494>
    3690:	01000016 	tsteq	r0, r6, lsl r0
    3694:	00005ead 	andeq	r5, r0, sp, lsr #29
    3698:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    369c:	0003f410 	andeq	pc, r3, r0, lsl r4	; <UNPREDICTABLE>
    36a0:	aead0100 	fdvgee	f0, f5, f0
    36a4:	02000000 	andeq	r0, r0, #0
    36a8:	0f007391 	svceq	0x00007391
    36ac:	0016b001 	andseq	fp, r6, r1
    36b0:	01e90100 	mvneq	r0, r0, lsl #2
    36b4:	0800290c 	stmdaeq	r0, {r2, r3, r8, fp, sp}
    36b8:	0800295c 	stmdaeq	r0, {r2, r3, r4, r6, r8, fp, sp}
    36bc:	000019dc 	ldrdeq	r1, [r0], -ip
    36c0:	0002e401 	andeq	lr, r2, r1, lsl #8
    36c4:	16bb1000 	ldrtne	r1, [fp], r0
    36c8:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    36cc:	0000005e 	andeq	r0, r0, lr, asr r0
    36d0:	10749102 	rsbsne	r9, r4, r2, lsl #2
    36d4:	000003f4 	strdeq	r0, [r0], -r4
    36d8:	00aee901 	adceq	lr, lr, r1, lsl #18
    36dc:	91020000 	mrsls	r0, (UNDEF: 2)
    36e0:	01130073 	tsteq	r3, r3, ror r0
    36e4:	000015c4 	andeq	r1, r0, r4, asr #11
    36e8:	01010401 	tsteq	r1, r1, lsl #8
    36ec:	0800295c 	stmdaeq	r0, {r2, r3, r4, r6, r8, fp, sp}
    36f0:	080029b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, fp, sp}
    36f4:	00001a14 	andeq	r1, r0, r4, lsl sl
    36f8:	00031e01 	andeq	r1, r3, r1, lsl #28
    36fc:	16bb1400 	ldrtne	r1, [fp], r0, lsl #8
    3700:	04010000 	streq	r0, [r1], #-0
    3704:	00005e01 	andeq	r5, r0, r1, lsl #28
    3708:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    370c:	0003f414 	andeq	pc, r3, r4, lsl r4	; <UNPREDICTABLE>
    3710:	01040100 	mrseq	r0, (UNDEF: 20)
    3714:	000000ae 	andeq	r0, r0, lr, lsr #1
    3718:	00739102 	rsbseq	r9, r3, r2, lsl #2
    371c:	162a0113 			; <UNDEFINED> instruction: 0x162a0113
    3720:	1c010000 	stcne	0, cr0, [r1], {-0}
    3724:	29b40101 	ldmibcs	r4!, {r0, r8}
    3728:	29ec0800 	stmibcs	ip!, {fp}^
    372c:	1a4c0800 	bne	1305734 <__Stack_Size+0x1305534>
    3730:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    3734:	14000003 	strne	r0, [r0], #-3
    3738:	000003f4 	strdeq	r0, [r0], -r4
    373c:	ae011c01 	cdpge	12, 0, cr1, cr1, cr1, {0}
    3740:	02000000 	andeq	r0, r0, #0
    3744:	13007791 	movwne	r7, #1937	; 0x791
    3748:	0015eb01 	andseq	lr, r5, r1, lsl #22
    374c:	013a0100 	teqeq	sl, r0, lsl #2
    3750:	0029ec01 	eoreq	lr, r9, r1, lsl #24
    3754:	002a3808 	eoreq	r3, sl, r8, lsl #16
    3758:	001a8408 	andseq	r8, sl, r8, lsl #8
    375c:	03920100 	orrseq	r0, r2, #0, 2
    3760:	bb140000 	bllt	503768 <__Stack_Size+0x503568>
    3764:	01000016 	tsteq	r0, r6, lsl r0
    3768:	005e013a 	subseq	r0, lr, sl, lsr r1
    376c:	91020000 	mrsls	r0, (UNDEF: 2)
    3770:	165c1474 			; <UNDEFINED> instruction: 0x165c1474
    3774:	3a010000 	bcc	4377c <__Stack_Size+0x4357c>
    3778:	00005e01 	andeq	r5, r0, r1, lsl #28
    377c:	70910200 	addsvc	r0, r1, r0, lsl #4
    3780:	0003f414 	andeq	pc, r3, r4, lsl r4	; <UNPREDICTABLE>
    3784:	013a0100 	teqeq	sl, r0, lsl #2
    3788:	000000ae 	andeq	r0, r0, lr, lsr #1
    378c:	006f9102 	rsbeq	r9, pc, r2, lsl #2
    3790:	16710113 			; <UNDEFINED> instruction: 0x16710113
    3794:	56010000 	strpl	r0, [r1], -r0
    3798:	2a380101 	bcs	e03ba4 <__Stack_Size+0xe039a4>
    379c:	2a700800 	bcs	1c057a4 <__Stack_Size+0x1c055a4>
    37a0:	1abc0800 	bne	fef057a8 <BootRAM+0xd0f5f49>
    37a4:	db010000 	blle	437ac <__Stack_Size+0x435ac>
    37a8:	14000003 	strne	r0, [r0], #-3
    37ac:	00001719 	andeq	r1, r0, r9, lsl r7
    37b0:	5e015601 	cfmadd32pl	mvax0, mvfx5, mvfx1, mvfx1
    37b4:	02000000 	andeq	r0, r0, #0
    37b8:	80146c91 	mulshi	r4, r1, ip
    37bc:	01000016 	tsteq	r0, r6, lsl r0
    37c0:	00450156 	subeq	r0, r5, r6, asr r1
    37c4:	91020000 	mrsls	r0, (UNDEF: 2)
    37c8:	6d74156a 	cfldr64vs	mvdx1, [r4, #-424]!	; 0xfffffe58
    37cc:	58010070 	stmdapl	r1, {r4, r5, r6}
    37d0:	00009301 	andeq	r9, r0, r1, lsl #6
    37d4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    37d8:	47011300 	strmi	r1, [r1, -r0, lsl #6]
    37dc:	01000017 	tsteq	r0, r7, lsl r0
    37e0:	7001016f 	andvc	r0, r1, pc, ror #2
    37e4:	a808002a 	stmdage	r8, {r1, r3, r5}
    37e8:	f408002a 	vst4.8	{d0-d3}, [r8 :128], sl
    37ec:	0100001a 	tsteq	r0, sl, lsl r0
    37f0:	00000424 	andeq	r0, r0, r4, lsr #8
    37f4:	00171914 	andseq	r1, r7, r4, lsl r9
    37f8:	016f0100 	cmneq	pc, r0, lsl #2
    37fc:	0000005e 	andeq	r0, r0, lr, asr r0
    3800:	146c9102 	strbtne	r9, [ip], #-258	; 0xfffffefe
    3804:	00001680 	andeq	r1, r0, r0, lsl #13
    3808:	45016f01 	strmi	r6, [r1, #-3841]	; 0xfffff0ff
    380c:	02000000 	andeq	r0, r0, #0
    3810:	74156a91 	ldrvc	r6, [r5], #-2705	; 0xfffff56f
    3814:	0100706d 	tsteq	r0, sp, rrx
    3818:	00930171 	addseq	r0, r3, r1, ror r1
    381c:	91020000 	mrsls	r0, (UNDEF: 2)
    3820:	01130074 	tsteq	r3, r4, ror r0
    3824:	00001645 	andeq	r1, r0, r5, asr #12
    3828:	01018c01 	tsteq	r1, r1, lsl #24
    382c:	08002aa8 	stmdaeq	r0, {r3, r5, r7, r9, fp, sp}
    3830:	08002b08 	stmdaeq	r0, {r3, r8, r9, fp, sp}
    3834:	00001b2c 	andeq	r1, r0, ip, lsr #22
    3838:	00048b01 	andeq	r8, r4, r1, lsl #22
    383c:	17191400 	ldrne	r1, [r9, -r0, lsl #8]
    3840:	8c010000 	stchi	0, cr0, [r1], {-0}
    3844:	00005e01 	andeq	r5, r0, r1, lsl #28
    3848:	6c910200 	lfmvs	f0, 4, [r1], {0}
    384c:	00173914 	andseq	r3, r7, r4, lsl r9
    3850:	018c0100 	orreq	r0, ip, r0, lsl #2
    3854:	00000045 	andeq	r0, r0, r5, asr #32
    3858:	146a9102 	strbtne	r9, [sl], #-258	; 0xfffffefe
    385c:	00001733 	andeq	r1, r0, r3, lsr r7
    3860:	45018c01 	strmi	r8, [r1, #-3073]	; 0xfffff3ff
    3864:	02000000 	andeq	r0, r0, #0
    3868:	c0166891 	mulsgt	r6, r1, r8
    386c:	01000050 	qaddeq	r0, r0, r0
    3870:	005e018e 	subseq	r0, lr, lr, lsl #3
    3874:	91020000 	mrsls	r0, (UNDEF: 2)
    3878:	6d741574 	cfldr64vs	mvdx1, [r4, #-464]!	; 0xfffffe30
    387c:	8e010070 	mcrhi	0, 0, r0, cr1, cr0, {3}
    3880:	00005e01 	andeq	r5, r0, r1, lsl #28
    3884:	70910200 	addsvc	r0, r1, r0, lsl #4
    3888:	a6011700 	strge	r1, [r1], -r0, lsl #14
    388c:	01000015 	tsteq	r0, r5, lsl r0
    3890:	450101ae 	strmi	r0, [r1, #-430]	; 0xfffffe52
    3894:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3898:	4008002b 	andmi	r0, r8, fp, lsr #32
    389c:	6408002b 	strvs	r0, [r8], #-43	; 0xffffffd5
    38a0:	0100001b 	tsteq	r0, fp, lsl r0
    38a4:	000004c9 	andeq	r0, r0, r9, asr #9
    38a8:	0016bb14 	andseq	fp, r6, r4, lsl fp
    38ac:	01ae0100 			; <UNDEFINED> instruction: 0x01ae0100
    38b0:	0000005e 	andeq	r0, r0, lr, asr r0
    38b4:	156c9102 	strbne	r9, [ip, #-258]!	; 0xfffffefe
    38b8:	00706d74 	rsbseq	r6, r0, r4, ror sp
    38bc:	9301b001 	movwls	fp, #4097	; 0x1001
    38c0:	02000000 	andeq	r0, r0, #0
    38c4:	18007491 	stmdane	r0, {r0, r4, r7, sl, ip, sp, lr}
    38c8:	00000264 	andeq	r0, r0, r4, ror #4
    38cc:	d706ce05 	strle	ip, [r6, -r5, lsl #28]
    38d0:	01000004 	tsteq	r0, r4
    38d4:	007e0501 	rsbseq	r0, lr, r1, lsl #10
    38d8:	52000000 	andpl	r0, r0, #0
    38dc:	02000001 	andeq	r0, r0, #1
    38e0:	000c1c00 	andeq	r1, ip, r0, lsl #24
    38e4:	65010400 	strvs	r0, [r1, #-1024]	; 0xfffffc00
    38e8:	01000001 	tsteq	r0, r1
    38ec:	000017cb 	andeq	r1, r0, fp, asr #15
    38f0:	000000ba 	strheq	r0, [r0], -sl
    38f4:	08002b40 	stmdaeq	r0, {r6, r8, r9, fp, sp}
    38f8:	08002bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, sp}
    38fc:	00000ddd 	ldrdeq	r0, [r0], -sp
    3900:	a0060102 	andge	r0, r6, r2, lsl #2
    3904:	02000000 	andeq	r0, r0, #0
    3908:	009e0801 	addseq	r0, lr, r1, lsl #16
    390c:	02020000 	andeq	r0, r2, #0
    3910:	00018605 	andeq	r8, r1, r5, lsl #12
    3914:	07020200 	streq	r0, [r2, -r0, lsl #4]
    3918:	000000dc 	ldrdeq	r0, [r0], -ip
    391c:	48050402 	stmdami	r5, {r1, sl}
    3920:	03000001 	movweq	r0, #1
    3924:	00000199 	muleq	r0, r9, r1
    3928:	00535002 	subseq	r5, r3, r2
    392c:	04020000 	streq	r0, [r2], #-0
    3930:	00010a07 	andeq	r0, r1, r7, lsl #20
    3934:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    3938:	00000143 	andeq	r0, r0, r3, asr #2
    393c:	05070802 	streq	r0, [r7, #-2050]	; 0xfffff7fe
    3940:	04000001 	streq	r0, [r0], #-1
    3944:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    3948:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    394c:	00010f07 	andeq	r0, r1, r7, lsl #30
    3950:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3954:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    3958:	00004805 	andeq	r4, r0, r5, lsl #16
    395c:	03010600 	movweq	r0, #5632	; 0x1600
    3960:	00980209 	addseq	r0, r8, r9, lsl #4
    3964:	16070000 	strne	r0, [r7], -r0
    3968:	00000003 	andeq	r0, r0, r3
    396c:	00024c07 	andeq	r4, r2, r7, lsl #24
    3970:	08000100 	stmdaeq	r0, {r8}
    3974:	00000516 	andeq	r0, r0, r6, lsl r5
    3978:	82020903 	andhi	r0, r2, #49152	; 0xc000
    397c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    3980:	03140308 	tsteq	r4, #8, 6	; 0x20000000
    3984:	000000cb 	andeq	r0, r0, fp, asr #1
    3988:	0018020a 	andseq	r0, r8, sl, lsl #4
    398c:	03160300 	tsteq	r6, #0, 6
    3990:	0000007d 	andeq	r0, r0, sp, ror r0
    3994:	0b002302 	bleq	c5a4 <__Stack_Size+0xc3a4>
    3998:	03005243 	movweq	r5, #579	; 0x243
    399c:	007d0317 	rsbseq	r0, sp, r7, lsl r3
    39a0:	23020000 	movwcs	r0, #8192	; 0x2000
    39a4:	9e080004 	cdpls	0, 0, cr0, cr8, cr4, {0}
    39a8:	03000017 	movweq	r0, #23
    39ac:	00a40318 	adceq	r0, r4, r8, lsl r3
    39b0:	010c0000 	mrseq	r0, (UNDEF: 12)
    39b4:	000017bb 			; <UNDEFINED> instruction: 0x000017bb
    39b8:	48015401 	stmdami	r1, {r0, sl, ip, lr}
    39bc:	40000000 	andmi	r0, r0, r0
    39c0:	5808002b 	stmdapl	r8, {r0, r1, r3, r5}
    39c4:	9c08002b 	stcls	0, cr0, [r8], {43}	; 0x2b
    39c8:	0100001b 	tsteq	r0, fp, lsl r0
    39cc:	1809010c 	stmdane	r9, {r2, r3, r8}
    39d0:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    39d4:	00004801 	andeq	r4, r0, r1, lsl #16
    39d8:	002b5800 	eoreq	r5, fp, r0, lsl #16
    39dc:	002b7408 	eoreq	r7, fp, r8, lsl #8
    39e0:	001bc808 	andseq	ip, fp, r8, lsl #16
    39e4:	010d0100 	mrseq	r0, (UNDEF: 29)
    39e8:	000017ad 	andeq	r1, r0, sp, lsr #15
    39ec:	74018601 	strvc	r8, [r1], #-1537	; 0xfffff9ff
    39f0:	b408002b 	strlt	r0, [r8], #-43	; 0xffffffd5
    39f4:	f408002b 	vst4.8	{d0-d3}, [r8 :128], fp
    39f8:	0100001b 	tsteq	r0, fp, lsl r0
    39fc:	00000142 	andeq	r0, r0, r2, asr #2
    3a00:	0017f40e 	andseq	pc, r7, lr, lsl #8
    3a04:	48860100 	stmmi	r6, {r8}
    3a08:	02000000 	andeq	r0, r0, #0
    3a0c:	f40e7491 	vst3.32	{d7-d9}, [lr :64], r1
    3a10:	01000003 	tsteq	r0, r3
    3a14:	00009886 	andeq	r9, r0, r6, lsl #17
    3a18:	73910200 	orrsvc	r0, r1, #0, 4
    3a1c:	02640f00 	rsbeq	r0, r4, #0, 30
    3a20:	ce040000 	cdpgt	0, 0, cr0, cr4, cr0, {0}
    3a24:	00015006 	andeq	r5, r1, r6
    3a28:	05010100 	streq	r0, [r1, #-256]	; 0xffffff00
    3a2c:	00000068 	andeq	r0, r0, r8, rrx
    3a30:	0004a200 	andeq	sl, r4, r0, lsl #4
    3a34:	fc000200 	stc2	2, cr0, [r0], {-0}
    3a38:	0400000c 	streq	r0, [r0], #-12
    3a3c:	00016501 	andeq	r6, r1, r1, lsl #10
    3a40:	19e10100 	stmibne	r1!, {r8}^
    3a44:	00ba0000 	adcseq	r0, sl, r0
    3a48:	2bb40000 	blcs	fed03a50 <BootRAM+0xcef41f1>
    3a4c:	2fec0800 	svccs	0x00ec0800
    3a50:	0ece0800 	cdpeq	8, 12, cr0, cr14, cr0, {0}
    3a54:	01020000 	mrseq	r0, (UNDEF: 2)
    3a58:	0000a006 	andeq	sl, r0, r6
    3a5c:	08010200 	stmdaeq	r1, {r9}
    3a60:	0000009e 	muleq	r0, lr, r0
    3a64:	86050202 	strhi	r0, [r5], -r2, lsl #4
    3a68:	03000001 	movweq	r0, #1
    3a6c:	00000190 	muleq	r0, r0, r1
    3a70:	00453602 	subeq	r3, r5, r2, lsl #12
    3a74:	02020000 	andeq	r0, r2, #0
    3a78:	0000dc07 	andeq	sp, r0, r7, lsl #24
    3a7c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    3a80:	00000148 	andeq	r0, r0, r8, asr #2
    3a84:	00019903 	andeq	r9, r1, r3, lsl #18
    3a88:	5e500200 	cdppl	2, 5, cr0, cr0, cr0, {0}
    3a8c:	02000000 	andeq	r0, r0, #0
    3a90:	010a0704 	tsteq	sl, r4, lsl #14
    3a94:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    3a98:	00014305 	andeq	r4, r1, r5, lsl #6
    3a9c:	07080200 	streq	r0, [r8, -r0, lsl #4]
    3aa0:	00000105 	andeq	r0, r0, r5, lsl #2
    3aa4:	69050404 	stmdbvs	r5, {r2, sl}
    3aa8:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    3aac:	010f0704 	tsteq	pc, r4, lsl #14
    3ab0:	04020000 	streq	r0, [r2], #-0
    3ab4:	0002b807 	andeq	fp, r2, r7, lsl #16
    3ab8:	00530500 	subseq	r0, r3, r0, lsl #10
    3abc:	01060000 	mrseq	r0, (UNDEF: 6)
    3ac0:	a3020703 	movwge	r0, #9987	; 0x2703
    3ac4:	07000000 	streq	r0, [r0, -r0]
    3ac8:	000025d8 	ldrdeq	r2, [r0], -r8
    3acc:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0xfffff800
    3ad0:	00010054 	andeq	r0, r1, r4, asr r0
    3ad4:	00199109 	andseq	r9, r9, r9, lsl #2
    3ad8:	02070300 	andeq	r0, r7, #0, 6
    3adc:	0000008d 	andeq	r0, r0, sp, lsl #1
    3ae0:	00121809 	andseq	r1, r2, r9, lsl #16
    3ae4:	02070300 	andeq	r0, r7, #0, 6
    3ae8:	0000008d 	andeq	r0, r0, sp, lsl #1
    3aec:	09030106 	stmdbeq	r3, {r1, r2, r8}
    3af0:	0000d102 	andeq	sp, r0, r2, lsl #2
    3af4:	03160700 	tsteq	r6, #0, 14
    3af8:	07000000 	streq	r0, [r0, -r0]
    3afc:	0000024c 	andeq	r0, r0, ip, asr #4
    3b00:	16090001 	strne	r0, [r9], -r1
    3b04:	03000005 	movweq	r0, #5
    3b08:	00bb0209 	adcseq	r0, fp, r9, lsl #4
    3b0c:	100a0000 	andne	r0, sl, r0
    3b10:	23031e03 	movwcs	r1, #15875	; 0x3e03
    3b14:	0b000001 	bleq	3b20 <__Stack_Size+0x3920>
    3b18:	00524343 	subseq	r4, r2, r3, asr #6
    3b1c:	88032003 	stmdahi	r3, {r0, r1, sp}
    3b20:	02000000 	andeq	r0, r0, #0
    3b24:	5b0c0023 	blpl	303bb8 <__Stack_Size+0x3039b8>
    3b28:	03000019 	movweq	r0, #25
    3b2c:	00880321 	addeq	r0, r8, r1, lsr #6
    3b30:	23020000 	movwcs	r0, #8192	; 0x2000
    3b34:	18e60c04 	stmiane	r6!, {r2, sl, fp}^
    3b38:	22030000 	andcs	r0, r3, #0
    3b3c:	00008803 	andeq	r8, r0, r3, lsl #16
    3b40:	08230200 	stmdaeq	r3!, {r9}
    3b44:	00199c0c 	andseq	r9, r9, ip, lsl #24
    3b48:	03230300 	teqeq	r3, #0, 6
    3b4c:	00000088 	andeq	r0, r0, r8, lsl #1
    3b50:	000c2302 	andeq	r2, ip, r2, lsl #6
    3b54:	00194709 	andseq	r4, r9, r9, lsl #14
    3b58:	03240300 	teqeq	r4, #0, 6
    3b5c:	000000dd 	ldrdeq	r0, [r0], -sp
    3b60:	2603080a 	strcs	r0, [r3], -sl, lsl #16
    3b64:	00015703 	andeq	r5, r1, r3, lsl #14
    3b68:	53490b00 	movtpl	r0, #39680	; 0x9b00
    3b6c:	28030052 	stmdacs	r3, {r1, r4, r6}
    3b70:	00008803 	andeq	r8, r0, r3, lsl #16
    3b74:	00230200 	eoreq	r0, r3, r0, lsl #4
    3b78:	0019850c 	andseq	r8, r9, ip, lsl #10
    3b7c:	03290300 	teqeq	r9, #0, 6
    3b80:	00000088 	andeq	r0, r0, r8, lsl #1
    3b84:	00042302 	andeq	r2, r4, r2, lsl #6
    3b88:	00185809 	andseq	r5, r8, r9, lsl #16
    3b8c:	032a0300 	teqeq	sl, #0, 6
    3b90:	0000012f 	andeq	r0, r0, pc, lsr #2
    3b94:	32042c0d 	andcc	r2, r4, #3328	; 0xd00
    3b98:	00000206 	andeq	r0, r0, r6, lsl #4
    3b9c:	0018760e 	andseq	r7, r8, lr, lsl #12
    3ba0:	53340400 	teqpl	r4, #0, 8
    3ba4:	02000000 	andeq	r0, r0, #0
    3ba8:	360e0023 	strcc	r0, [lr], -r3, lsr #32
    3bac:	04000018 	streq	r0, [r0], #-24	; 0xffffffe8
    3bb0:	00005336 	andeq	r5, r0, r6, lsr r3
    3bb4:	04230200 	strteq	r0, [r3], #-512	; 0xfffffe00
    3bb8:	0018640e 	andseq	r6, r8, lr, lsl #8
    3bbc:	53380400 	teqpl	r8, #0, 8
    3bc0:	02000000 	andeq	r0, r0, #0
    3bc4:	120e0823 	andne	r0, lr, #2293760	; 0x230000
    3bc8:	04000019 	streq	r0, [r0], #-25	; 0xffffffe7
    3bcc:	0000533b 	andeq	r5, r0, fp, lsr r3
    3bd0:	0c230200 	sfmeq	f0, 4, [r3], #-0
    3bd4:	00189b0e 	andseq	r9, r8, lr, lsl #22
    3bd8:	533f0400 	teqpl	pc, #0, 8
    3bdc:	02000000 	andeq	r0, r0, #0
    3be0:	8d0e1023 	stchi	0, cr1, [lr, #-140]	; 0xffffff74
    3be4:	04000018 	streq	r0, [r0], #-24	; 0xffffffe8
    3be8:	00005342 	andeq	r5, r0, r2, asr #6
    3bec:	14230200 	strtne	r0, [r3], #-512	; 0xfffffe00
    3bf0:	0018eb0e 	andseq	lr, r8, lr, lsl #22
    3bf4:	53450400 	movtpl	r0, #21504	; 0x5400
    3bf8:	02000000 	andeq	r0, r0, #0
    3bfc:	070e1823 	streq	r1, [lr, -r3, lsr #16]
    3c00:	0400001a 	streq	r0, [r0], #-26	; 0xffffffe6
    3c04:	00005348 	andeq	r5, r0, r8, asr #6
    3c08:	1c230200 	sfmne	f0, 4, [r3], #-0
    3c0c:	0019b40e 	andseq	fp, r9, lr, lsl #8
    3c10:	534b0400 	movtpl	r0, #46080	; 0xb400
    3c14:	02000000 	andeq	r0, r0, #0
    3c18:	290e2023 	stmdbcs	lr, {r0, r1, r5, sp}
    3c1c:	04000018 	streq	r0, [r0], #-24	; 0xffffffe8
    3c20:	00005350 	andeq	r5, r0, r0, asr r3
    3c24:	24230200 	strtcs	r0, [r3], #-512	; 0xfffffe00
    3c28:	0018210e 	andseq	r2, r8, lr, lsl #2
    3c2c:	53530400 	cmppl	r3, #0, 8
    3c30:	02000000 	andeq	r0, r0, #0
    3c34:	03002823 	movweq	r2, #2083	; 0x823
    3c38:	00001902 	andeq	r1, r0, r2, lsl #18
    3c3c:	01635504 	cmneq	r3, r4, lsl #10
    3c40:	010f0000 	mrseq	r0, CPSR
    3c44:	000019a1 	andeq	r1, r0, r1, lsr #19
    3c48:	b4016c01 	strlt	r6, [r1], #-3073	; 0xfffff3ff
    3c4c:	3408002b 	strcc	r0, [r8], #-43	; 0xffffffd5
    3c50:	2c08002d 	stccs	0, cr0, [r8], {45}	; 0x2d
    3c54:	0100001c 	tsteq	r0, ip, lsl r0
    3c58:	0000023a 	andeq	r0, r0, sl, lsr r2
    3c5c:	00196110 	andseq	r6, r9, r0, lsl r1
    3c60:	3a6c0100 	bcc	1b04068 <__Stack_Size+0x1b03e68>
    3c64:	02000002 	andeq	r0, r0, #2
    3c68:	11007491 			; <UNDEFINED> instruction: 0x11007491
    3c6c:	00012304 	andeq	r2, r1, r4, lsl #6
    3c70:	b8010f00 	stmdalt	r1, {r8, r9, sl, fp}
    3c74:	01000018 	tsteq	r0, r8, lsl r0
    3c78:	2d3401ca 	ldfcss	f0, [r4, #-808]!	; 0xfffffcd8
    3c7c:	2db20800 	ldccs	8, cr0, [r2]
    3c80:	1c640800 	stclne	8, cr0, [r4], #-0
    3c84:	85010000 	strhi	r0, [r1, #-0]
    3c88:	10000002 	andne	r0, r0, r2
    3c8c:	00001961 	andeq	r1, r0, r1, ror #18
    3c90:	023aca01 	eorseq	ip, sl, #4096	; 0x1000
    3c94:	91020000 	mrsls	r0, (UNDEF: 2)
    3c98:	1938106c 	ldmdbne	r8!, {r2, r3, r5, r6, ip}
    3c9c:	ca010000 	bgt	43ca4 <__Stack_Size+0x43aa4>
    3ca0:	00000285 	andeq	r0, r0, r5, lsl #5
    3ca4:	12689102 	rsbne	r9, r8, #-2147483648	; 0x80000000
    3ca8:	000007c3 	andeq	r0, r0, r3, asr #15
    3cac:	0053cc01 	subseq	ip, r3, r1, lsl #24
    3cb0:	91020000 	mrsls	r0, (UNDEF: 2)
    3cb4:	04110074 	ldreq	r0, [r1], #-116	; 0xffffff8c
    3cb8:	00000206 	andeq	r0, r0, r6, lsl #4
    3cbc:	18490113 	stmdane	r9, {r0, r1, r4, r8}^
    3cc0:	03010000 	movweq	r0, #4096	; 0x1000
    3cc4:	2db40101 	ldfcss	f0, [r4, #4]!
    3cc8:	2e1e0800 	cdpcs	8, 1, cr0, cr14, cr0, {0}
    3ccc:	1c9c0800 	ldcne	8, cr0, [ip], {0}
    3cd0:	b6010000 	strlt	r0, [r1], -r0
    3cd4:	14000002 	strne	r0, [r0], #-2
    3cd8:	00001938 	andeq	r1, r0, r8, lsr r9
    3cdc:	85010301 	strhi	r0, [r1, #-769]	; 0xfffffcff
    3ce0:	02000002 	andeq	r0, r0, #2
    3ce4:	13007491 	movwne	r7, #1169	; 0x491
    3ce8:	00181901 	andseq	r1, r8, r1, lsl #18
    3cec:	01260100 	teqeq	r6, r0, lsl #2
    3cf0:	002e2001 	eoreq	r2, lr, r1
    3cf4:	002e5808 	eoreq	r5, lr, r8, lsl #16
    3cf8:	001cd408 	andseq	sp, ip, r8, lsl #8
    3cfc:	02f00100 	rscseq	r0, r0, #0, 2
    3d00:	61140000 	tstvs	r4, r0
    3d04:	01000019 	tsteq	r0, r9, lsl r0
    3d08:	023a0126 	eorseq	r0, sl, #-2147483639	; 0x80000009
    3d0c:	91020000 	mrsls	r0, (UNDEF: 2)
    3d10:	03f41474 	mvnseq	r1, #116, 8	; 0x74000000
    3d14:	26010000 	strcs	r0, [r1], -r0
    3d18:	0000d101 	andeq	sp, r0, r1, lsl #2
    3d1c:	73910200 	orrsvc	r0, r1, #0, 4
    3d20:	d4011300 	strle	r1, [r1], #-768	; 0xfffffd00
    3d24:	01000019 	tsteq	r0, r9, lsl r0
    3d28:	58010146 	stmdapl	r1, {r1, r2, r6, r8}
    3d2c:	9408002e 	strls	r0, [r8], #-46	; 0xffffffd2
    3d30:	0c08002e 	stceq	0, cr0, [r8], {46}	; 0x2e
    3d34:	0100001d 	tsteq	r0, sp, lsl r0
    3d38:	00000339 	andeq	r0, r0, r9, lsr r3
    3d3c:	00196114 	andseq	r6, r9, r4, lsl r1
    3d40:	01460100 	mrseq	r0, (UNDEF: 86)
    3d44:	0000023a 	andeq	r0, r0, sl, lsr r2
    3d48:	14749102 	ldrbtne	r9, [r4], #-258	; 0xfffffefe
    3d4c:	00001921 	andeq	r1, r0, r1, lsr #18
    3d50:	53014601 	movwpl	r4, #5633	; 0x1601
    3d54:	02000000 	andeq	r0, r0, #0
    3d58:	f4147091 			; <UNDEFINED> instruction: 0xf4147091
    3d5c:	01000003 	tsteq	r0, r3
    3d60:	00d10146 	sbcseq	r0, r1, r6, asr #2
    3d64:	91020000 	mrsls	r0, (UNDEF: 2)
    3d68:	0113006f 	tsteq	r3, pc, rrx
    3d6c:	000018cf 	andeq	r1, r0, pc, asr #17
    3d70:	01016101 	tsteq	r1, r1, lsl #2
    3d74:	08002e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp, sp}
    3d78:	08002eb0 	stmdaeq	r0, {r4, r5, r7, r9, sl, fp, sp}
    3d7c:	00001d44 	andeq	r1, r0, r4, asr #26
    3d80:	00037301 	andeq	r7, r3, r1, lsl #6
    3d84:	19611400 	stmdbne	r1!, {sl, ip}^
    3d88:	61010000 	mrsvs	r0, (UNDEF: 1)
    3d8c:	00023a01 	andeq	r3, r2, r1, lsl #20
    3d90:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    3d94:	0018ad14 	andseq	sl, r8, r4, lsl sp
    3d98:	01610100 	cmneq	r1, r0, lsl #2
    3d9c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3da0:	00729102 	rsbseq	r9, r2, r2, lsl #2
    3da4:	19bd0115 	ldmibne	sp!, {r0, r2, r4, r8}
    3da8:	73010000 	movwvc	r0, #4096	; 0x1000
    3dac:	003a0101 	eorseq	r0, sl, r1, lsl #2
    3db0:	2eb00000 	cdpcs	0, 11, cr0, cr0, cr0, {0}
    3db4:	2eca0800 	cdpcs	8, 12, cr0, cr10, cr0, {0}
    3db8:	1d7c0800 	ldclne	8, cr0, [ip, #-0]
    3dbc:	a2010000 	andge	r0, r1, #0
    3dc0:	14000003 	strne	r0, [r0], #-3
    3dc4:	00001961 	andeq	r1, r0, r1, ror #18
    3dc8:	3a017301 	bcc	609d4 <__Stack_Size+0x607d4>
    3dcc:	02000002 	andeq	r0, r0, #2
    3dd0:	15007491 	strne	r7, [r0, #-1169]	; 0xfffffb6f
    3dd4:	00198a01 	andseq	r8, r9, r1, lsl #20
    3dd8:	01b10100 			; <UNDEFINED> instruction: 0x01b10100
    3ddc:	0000a301 	andeq	sl, r0, r1, lsl #6
    3de0:	002ecc00 	eoreq	ip, lr, r0, lsl #24
    3de4:	002f2808 	eoreq	r2, pc, r8, lsl #16
    3de8:	001db408 	andseq	fp, sp, r8, lsl #8
    3dec:	03ef0100 	mvneq	r0, #0, 2
    3df0:	6c140000 	ldcvs	0, cr0, [r4], {-0}
    3df4:	01000018 	tsteq	r0, r8, lsl r0
    3df8:	005301b1 	ldrheq	r0, [r3], #-17	; 0xffffffef
    3dfc:	91020000 	mrsls	r0, (UNDEF: 2)
    3e00:	0fe1166c 	svceq	0x00e1166c
    3e04:	b3010000 	movwlt	r0, #4096	; 0x1000
    3e08:	0000a301 	andeq	sl, r0, r1, lsl #6
    3e0c:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    3e10:	0007c316 	andeq	ip, r7, r6, lsl r3
    3e14:	01b40100 			; <UNDEFINED> instruction: 0x01b40100
    3e18:	00000053 	andeq	r0, r0, r3, asr r0
    3e1c:	00709102 	rsbseq	r9, r0, r2, lsl #2
    3e20:	18c10113 	stmiane	r1, {r0, r1, r4, r8}^
    3e24:	0b010000 	bleq	43e2c <__Stack_Size+0x43c2c>
    3e28:	2f280102 	svccs	0x00280102
    3e2c:	2f5c0800 	svccs	0x005c0800
    3e30:	1dec0800 	stclne	8, cr0, [ip]
    3e34:	1a010000 	bne	43e3c <__Stack_Size+0x43c3c>
    3e38:	14000004 	strne	r0, [r0], #-4
    3e3c:	0000186c 	andeq	r1, r0, ip, ror #16
    3e40:	53020b01 	movwpl	r0, #11009	; 0x2b01
    3e44:	02000000 	andeq	r0, r0, #0
    3e48:	15007491 	strne	r7, [r0, #-1169]	; 0xfffffb6f
    3e4c:	00192801 	andseq	r2, r9, r1, lsl #16
    3e50:	02530100 	subseq	r0, r3, #0, 2
    3e54:	0000af01 	andeq	sl, r0, r1, lsl #30
    3e58:	002f5c00 	eoreq	r5, pc, r0, lsl #24
    3e5c:	002fb808 	eoreq	fp, pc, r8, lsl #16
    3e60:	001e2408 	andseq	r2, lr, r8, lsl #8
    3e64:	04670100 	strbteq	r0, [r7], #-256	; 0xffffff00
    3e68:	ac140000 	ldcge	0, cr0, [r4], {-0}
    3e6c:	01000019 	tsteq	r0, r9, lsl r0
    3e70:	00530253 	subseq	r0, r3, r3, asr r2
    3e74:	91020000 	mrsls	r0, (UNDEF: 2)
    3e78:	0fe1166c 	svceq	0x00e1166c
    3e7c:	55010000 	strpl	r0, [r1, #-0]
    3e80:	0000af02 	andeq	sl, r0, r2, lsl #30
    3e84:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    3e88:	0007c316 	andeq	ip, r7, r6, lsl r3
    3e8c:	02560100 	subseq	r0, r6, #0, 2
    3e90:	00000053 	andeq	r0, r0, r3, asr r0
    3e94:	00709102 	rsbseq	r9, r0, r2, lsl #2
    3e98:	196f0113 	stmdbne	pc!, {r0, r1, r4, r8}^	; <UNPREDICTABLE>
    3e9c:	ac010000 	stcge	0, cr0, [r1], {-0}
    3ea0:	2fb80102 	svccs	0x00b80102
    3ea4:	2fec0800 	svccs	0x00ec0800
    3ea8:	1e5c0800 	cdpne	8, 5, cr0, cr12, cr0, {0}
    3eac:	92010000 	andls	r0, r1, #0
    3eb0:	14000004 	strne	r0, [r0], #-4
    3eb4:	000019ac 	andeq	r1, r0, ip, lsr #19
    3eb8:	5302ac01 	movwpl	sl, #11265	; 0x2c01
    3ebc:	02000000 	andeq	r0, r0, #0
    3ec0:	17007491 			; <UNDEFINED> instruction: 0x17007491
    3ec4:	00000264 	andeq	r0, r0, r4, ror #4
    3ec8:	a006ce05 	andge	ip, r6, r5, lsl #28
    3ecc:	01000004 	tsteq	r0, r4
    3ed0:	00730501 	rsbseq	r0, r3, r1, lsl #10
    3ed4:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    3ed8:	02000003 	andeq	r0, r0, #3
    3edc:	000e5300 	andeq	r5, lr, r0, lsl #6
    3ee0:	65010400 	strvs	r0, [r1, #-1024]	; 0xfffffc00
    3ee4:	01000001 	tsteq	r0, r1
    3ee8:	00001b5b 	andeq	r1, r0, fp, asr fp
    3eec:	000000ba 	strheq	r0, [r0], -sl
    3ef0:	08002fec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, fp, sp}
    3ef4:	08003228 	stmdaeq	r0, {r3, r5, r9, ip, sp}
    3ef8:	00001060 	andeq	r1, r0, r0, rrx
    3efc:	a0060102 	andge	r0, r6, r2, lsl #2
    3f00:	02000000 	andeq	r0, r0, #0
    3f04:	009e0801 	addseq	r0, lr, r1, lsl #16
    3f08:	02020000 	andeq	r0, r2, #0
    3f0c:	00018605 	andeq	r8, r1, r5, lsl #12
    3f10:	07020200 	streq	r0, [r2, -r0, lsl #4]
    3f14:	000000dc 	ldrdeq	r0, [r0], -ip
    3f18:	48050402 	stmdami	r5, {r1, sl}
    3f1c:	03000001 	movweq	r0, #1
    3f20:	00000199 	muleq	r0, r9, r1
    3f24:	00535002 	subseq	r5, r3, r2
    3f28:	04020000 	streq	r0, [r2], #-0
    3f2c:	00010a07 	andeq	r0, r1, r7, lsl #20
    3f30:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    3f34:	00000143 	andeq	r0, r0, r3, asr #2
    3f38:	05070802 	streq	r0, [r7, #-2050]	; 0xfffff7fe
    3f3c:	04000001 	streq	r0, [r0], #-1
    3f40:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    3f44:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    3f48:	00010f07 	andeq	r0, r1, r7, lsl #30
    3f4c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3f50:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    3f54:	00004805 	andeq	r4, r0, r5, lsl #16
    3f58:	03010600 	movweq	r0, #5632	; 0x1600
    3f5c:	00980207 	addseq	r0, r8, r7, lsl #4
    3f60:	d8070000 	stmdale	r7, {}	; <UNPREDICTABLE>
    3f64:	00000025 	andeq	r0, r0, r5, lsr #32
    3f68:	54455308 	strbpl	r5, [r5], #-776	; 0xfffffcf8
    3f6c:	09000100 	stmdbeq	r0, {r8}
    3f70:	00001991 	muleq	r0, r1, r9
    3f74:	82020703 	andhi	r0, r2, #786432	; 0xc0000
    3f78:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    3f7c:	00001218 	andeq	r1, r0, r8, lsl r2
    3f80:	82020703 	andhi	r0, r2, #786432	; 0xc0000
    3f84:	06000000 	streq	r0, [r0], -r0
    3f88:	02090301 	andeq	r0, r9, #67108864	; 0x4000000
    3f8c:	000000c6 	andeq	r0, r0, r6, asr #1
    3f90:	00031607 	andeq	r1, r3, r7, lsl #12
    3f94:	4c070000 	stcmi	0, cr0, [r7], {-0}
    3f98:	01000002 	tsteq	r0, r2
    3f9c:	05160900 	ldreq	r0, [r6, #-2304]	; 0xfffff700
    3fa0:	09030000 	stmdbeq	r3, {}	; <UNPREDICTABLE>
    3fa4:	0000b002 	andeq	fp, r0, r2
    3fa8:	03180a00 	tsteq	r8, #0, 20
    3fac:	01350377 	teqeq	r5, r7, ror r3
    3fb0:	490b0000 	stmdbmi	fp, {}	; <UNPREDICTABLE>
    3fb4:	0300524d 	movweq	r5, #589	; 0x24d
    3fb8:	007d0379 	rsbseq	r0, sp, r9, ror r3
    3fbc:	23020000 	movwcs	r0, #8192	; 0x2000
    3fc0:	4d450b00 	vstrmi	d16, [r5, #-0]
    3fc4:	7a030052 	bvc	c4114 <__Stack_Size+0xc3f14>
    3fc8:	00007d03 	andeq	r7, r0, r3, lsl #26
    3fcc:	04230200 	strteq	r0, [r3], #-512	; 0xfffffe00
    3fd0:	001af40c 	andseq	pc, sl, ip, lsl #8
    3fd4:	037b0300 	cmneq	fp, #0, 6
    3fd8:	0000007d 	andeq	r0, r0, sp, ror r0
    3fdc:	0c082302 	stceq	3, cr2, [r8], {2}
    3fe0:	00001bbf 			; <UNDEFINED> instruction: 0x00001bbf
    3fe4:	7d037c03 	stcvc	12, cr7, [r3, #-12]
    3fe8:	02000000 	andeq	r0, r0, #0
    3fec:	ad0c0c23 	stcge	12, cr0, [ip, #-140]	; 0xffffff74
    3ff0:	0300001b 	movweq	r0, #27
    3ff4:	007d037d 	rsbseq	r0, sp, sp, ror r3
    3ff8:	23020000 	movwcs	r0, #8192	; 0x2000
    3ffc:	52500b10 	subspl	r0, r0, #16, 22	; 0x4000
    4000:	037e0300 	cmneq	lr, #0, 6
    4004:	0000007d 	andeq	r0, r0, sp, ror r0
    4008:	00142302 	andseq	r2, r4, r2, lsl #6
    400c:	001ae709 	andseq	lr, sl, r9, lsl #14
    4010:	037f0300 	cmneq	pc, #0, 6
    4014:	000000d2 	ldrdeq	r0, [r0], -r2
    4018:	3304010d 	movwcc	r0, #16653	; 0x410d
    401c:	00000156 	andeq	r0, r0, r6, asr r1
    4020:	001a6807 	andseq	r6, sl, r7, lsl #16
    4024:	58070000 	stmdapl	r7, {}	; <UNPREDICTABLE>
    4028:	0400001a 	streq	r0, [r0], #-26	; 0xffffffe6
    402c:	1ad60300 	bne	ff584c34 <BootRAM+0xd7753d5>
    4030:	36040000 	strcc	r0, [r4], -r0
    4034:	00000141 	andeq	r0, r0, r1, asr #2
    4038:	3f04010d 	svccc	0x0004010d
    403c:	0000017c 	andeq	r0, r0, ip, ror r1
    4040:	001af907 	andseq	pc, sl, r7, lsl #18
    4044:	46070800 	strmi	r0, [r7], -r0, lsl #16
    4048:	0c00001b 	stceq	0, cr0, [r0], {27}
    404c:	001b0d07 	andseq	r0, fp, r7, lsl #26
    4050:	03001000 	movweq	r1, #0
    4054:	00001b99 	muleq	r0, r9, fp
    4058:	01614304 	cmneq	r1, r4, lsl #6
    405c:	080e0000 	stmdaeq	lr, {}	; <UNPREDICTABLE>
    4060:	01c84c04 	biceq	r4, r8, r4, lsl #24
    4064:	1a0f0000 	bne	3c406c <__Stack_Size+0x3c3e6c>
    4068:	0400001a 	streq	r0, [r0], #-26	; 0xffffffe6
    406c:	0000484e 	andeq	r4, r0, lr, asr #16
    4070:	00230200 	eoreq	r0, r3, r0, lsl #4
    4074:	001a240f 	andseq	r2, sl, pc, lsl #8
    4078:	56510400 	ldrbpl	r0, [r1], -r0, lsl #8
    407c:	02000001 	andeq	r0, r0, #1
    4080:	3b0f0423 	blcc	3c5114 <__Stack_Size+0x3c4f14>
    4084:	0400001a 	streq	r0, [r0], #-26	; 0xffffffe6
    4088:	00017c54 	andeq	r7, r1, r4, asr ip
    408c:	05230200 	streq	r0, [r3, #-512]!	; 0xfffffe00
    4090:	001a2e0f 	andseq	r2, sl, pc, lsl #28
    4094:	c6570400 	ldrbgt	r0, [r7], -r0, lsl #8
    4098:	02000000 	andeq	r0, r0, #0
    409c:	03000623 	movweq	r0, #1571	; 0x623
    40a0:	00001aa6 	andeq	r1, r0, r6, lsr #21
    40a4:	01875904 	orreq	r5, r7, r4, lsl #18
    40a8:	01100000 	tsteq	r0, r0
    40ac:	00001bb3 			; <UNDEFINED> instruction: 0x00001bb3
    40b0:	ec015501 	cfstr32	mvfx5, [r1], {1}
    40b4:	2408002f 	strcs	r0, [r8], #-47	; 0xffffffd1
    40b8:	94080030 	strls	r0, [r8], #-48	; 0xffffffd0
    40bc:	0100001e 	tsteq	r0, lr, lsl r0
    40c0:	1b290111 	blne	a4450c <__Stack_Size+0xa4430c>
    40c4:	65010000 	strvs	r0, [r1, #-0]
    40c8:	00302401 	eorseq	r2, r0, r1, lsl #8
    40cc:	00310c08 	eorseq	r0, r1, r8, lsl #24
    40d0:	001ec008 	andseq	ip, lr, r8
    40d4:	02200100 	eoreq	r0, r0, #0, 2
    40d8:	b7120000 	ldrlt	r0, [r2, -r0]
    40dc:	0100001a 	tsteq	r0, sl, lsl r0
    40e0:	00022065 	andeq	r2, r2, r5, rrx
    40e4:	6c910200 	lfmvs	f0, 4, [r1], {0}
    40e8:	706d7413 	rsbvc	r7, sp, r3, lsl r4
    40ec:	48670100 	stmdami	r7!, {r8}^
    40f0:	02000000 	andeq	r0, r0, #0
    40f4:	14007491 	strne	r7, [r0], #-1169	; 0xfffffb6f
    40f8:	0001c804 	andeq	ip, r1, r4, lsl #16
    40fc:	48011100 	stmdami	r1, {r8, ip}
    4100:	0100001a 	tsteq	r0, sl, lsl r0
    4104:	310c019d 			; <UNDEFINED> instruction: 0x310c019d
    4108:	313e0800 	teqcc	lr, r0, lsl #16
    410c:	1ef80800 	cdpne	8, 15, cr0, cr8, cr0, {0}
    4110:	4f010000 	svcmi	0x00010000
    4114:	12000002 	andne	r0, r0, #2
    4118:	00001ab7 			; <UNDEFINED> instruction: 0x00001ab7
    411c:	02209d01 	eoreq	r9, r0, #1, 26	; 0x40
    4120:	91020000 	mrsls	r0, (UNDEF: 2)
    4124:	01110074 	tsteq	r1, r4, ror r0
    4128:	00001a8d 	andeq	r1, r0, sp, lsl #21
    412c:	4001ab01 	andmi	sl, r1, r1, lsl #22
    4130:	64080031 	strvs	r0, [r8], #-49	; 0xffffffcf
    4134:	30080031 	andcc	r0, r8, r1, lsr r0
    4138:	0100001f 	tsteq	r0, pc, lsl r0
    413c:	00000278 	andeq	r0, r0, r8, ror r2
    4140:	001a1a12 	andseq	r1, sl, r2, lsl sl
    4144:	48ab0100 	stmiami	fp!, {r8}
    4148:	02000000 	andeq	r0, r0, #0
    414c:	15007491 	strne	r7, [r0, #-1169]	; 0xfffffb6f
    4150:	001b3301 	andseq	r3, fp, r1, lsl #6
    4154:	01ba0100 			; <UNDEFINED> instruction: 0x01ba0100
    4158:	00000098 	muleq	r0, r8, r0
    415c:	08003164 	stmdaeq	r0, {r2, r5, r6, r8, ip, sp}
    4160:	080031a0 	stmdaeq	r0, {r5, r7, r8, ip, sp}
    4164:	00001f68 	andeq	r1, r0, r8, ror #30
    4168:	0002b301 	andeq	fp, r2, r1, lsl #6
    416c:	1a1a1200 	bne	688974 <__Stack_Size+0x688774>
    4170:	ba010000 	blt	44178 <__Stack_Size+0x43f78>
    4174:	00000048 	andeq	r0, r0, r8, asr #32
    4178:	166c9102 	strbtne	r9, [ip], -r2, lsl #2
    417c:	00000fe1 	andeq	r0, r0, r1, ror #31
    4180:	0098bc01 	addseq	fp, r8, r1, lsl #24
    4184:	91020000 	mrsls	r0, (UNDEF: 2)
    4188:	01110077 	tsteq	r1, r7, ror r0
    418c:	00001ac7 	andeq	r1, r0, r7, asr #21
    4190:	a001d101 	andge	sp, r1, r1, lsl #2
    4194:	bc080031 	stclt	0, cr0, [r8], {49}	; 0x31
    4198:	a0080031 	andge	r0, r8, r1, lsr r0
    419c:	0100001f 	tsteq	r0, pc, lsl r0
    41a0:	000002dc 	ldrdeq	r0, [r0], -ip
    41a4:	001a1a12 	andseq	r1, sl, r2, lsl sl
    41a8:	48d10100 	ldmmi	r1, {r8}^
    41ac:	02000000 	andeq	r0, r0, #0
    41b0:	15007491 	strne	r7, [r0, #-1169]	; 0xfffffb6f
    41b4:	001a7c01 	andseq	r7, sl, r1, lsl #24
    41b8:	01e00100 	mvneq	r0, r0, lsl #2
    41bc:	000000a4 	andeq	r0, r0, r4, lsr #1
    41c0:	080031bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip, sp}
    41c4:	0800320c 	stmdaeq	r0, {r2, r3, r9, ip, sp}
    41c8:	00001fd8 	ldrdeq	r1, [r0], -r8
    41cc:	00032501 	andeq	r2, r3, r1, lsl #10
    41d0:	1a1a1200 	bne	6889d8 <__Stack_Size+0x6887d8>
    41d4:	e0010000 	and	r0, r1, r0
    41d8:	00000048 	andeq	r0, r0, r8, asr #32
    41dc:	166c9102 	strbtne	r9, [ip], -r2, lsl #2
    41e0:	00000fe1 	andeq	r0, r0, r1, ror #31
    41e4:	00a4e201 	adceq	lr, r4, r1, lsl #4
    41e8:	91020000 	mrsls	r0, (UNDEF: 2)
    41ec:	07361677 			; <UNDEFINED> instruction: 0x07361677
    41f0:	e3010000 	movw	r0, #4096	; 0x1000
    41f4:	00000048 	andeq	r0, r0, r8, asr #32
    41f8:	00709102 	rsbseq	r9, r0, r2, lsl #2
    41fc:	1b820111 	blne	fe084648 <BootRAM+0xc274de9>
    4200:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    4204:	00320c01 	eorseq	r0, r2, r1, lsl #24
    4208:	00322808 	eorseq	r2, r2, r8, lsl #16
    420c:	00201008 	eoreq	r1, r0, r8
    4210:	034e0100 	movteq	r0, #57600	; 0xe100
    4214:	1a120000 	bne	48421c <__Stack_Size+0x48401c>
    4218:	0100001a 	tsteq	r0, sl, lsl r0
    421c:	000048f9 	strdeq	r4, [r0], -r9
    4220:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    4224:	02641700 	rsbeq	r1, r4, #0, 14
    4228:	ce050000 	cdpgt	0, 0, cr0, cr5, cr0, {0}
    422c:	00035c06 	andeq	r5, r3, r6, lsl #24
    4230:	05010100 	streq	r0, [r1, #-256]	; 0xffffff00
    4234:	00000068 	andeq	r0, r0, r8, rrx
    4238:	00082a00 	andeq	r2, r8, r0, lsl #20
    423c:	a6000200 	strge	r0, [r0], -r0, lsl #4
    4240:	0400000f 	streq	r0, [r0], #-15
    4244:	00016501 	andeq	r6, r1, r1, lsl #10
    4248:	1f3f0100 	svcne	0x003f0100
    424c:	00ba0000 	adcseq	r0, sl, r0
    4250:	32280000 	eorcc	r0, r8, #0
    4254:	3c000800 	stccc	8, cr0, [r0], {-0}
    4258:	11b80800 			; <UNDEFINED> instruction: 0x11b80800
    425c:	01020000 	mrseq	r0, (UNDEF: 2)
    4260:	0000a006 	andeq	sl, r0, r6
    4264:	011c0300 	tsteq	ip, r0, lsl #6
    4268:	2a020000 	bcs	84270 <__Stack_Size+0x84070>
    426c:	00000037 	andeq	r0, r0, r7, lsr r0
    4270:	9e080102 	adflse	f0, f0, f2
    4274:	02000000 	andeq	r0, r0, #0
    4278:	01860502 	orreq	r0, r6, r2, lsl #10
    427c:	90030000 	andls	r0, r3, r0
    4280:	02000001 	andeq	r0, r0, #1
    4284:	00005036 	andeq	r5, r0, r6, lsr r0
    4288:	07020200 	streq	r0, [r2, -r0, lsl #4]
    428c:	000000dc 	ldrdeq	r0, [r0], -ip
    4290:	48050402 	stmdami	r5, {r1, sl}
    4294:	03000001 	movweq	r0, #1
    4298:	00000199 	muleq	r0, r9, r1
    429c:	00695002 	rsbeq	r5, r9, r2
    42a0:	04020000 	streq	r0, [r2], #-0
    42a4:	00010a07 	andeq	r0, r1, r7, lsl #20
    42a8:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    42ac:	00000143 	andeq	r0, r0, r3, asr #2
    42b0:	05070802 	streq	r0, [r7, #-2050]	; 0xfffff7fe
    42b4:	04000001 	streq	r0, [r0], #-1
    42b8:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    42bc:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    42c0:	00010f07 	andeq	r0, r1, r7, lsl #30
    42c4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    42c8:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    42cc:	00005e05 	andeq	r5, r0, r5, lsl #28
    42d0:	00450500 	subeq	r0, r5, r0, lsl #10
    42d4:	01060000 	mrseq	r0, (UNDEF: 6)
    42d8:	b3020703 	movwlt	r0, #9987	; 0x2703
    42dc:	07000000 	streq	r0, [r0, -r0]
    42e0:	000025d8 	ldrdeq	r2, [r0], -r8
    42e4:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0xfffff800
    42e8:	00010054 	andeq	r0, r1, r4, asr r0
    42ec:	00199109 	andseq	r9, r9, r9, lsl #2
    42f0:	02070300 	andeq	r0, r7, #0, 6
    42f4:	0000009d 	muleq	r0, sp, r0
    42f8:	09030106 	stmdbeq	r3, {r1, r2, r8}
    42fc:	0000d502 	andeq	sp, r0, r2, lsl #10
    4300:	03160700 	tsteq	r6, #0, 14
    4304:	07000000 	streq	r0, [r0, -r0]
    4308:	0000024c 	andeq	r0, r0, ip, asr #4
    430c:	16090001 	strne	r0, [r9], -r1
    4310:	03000005 	movweq	r0, #5
    4314:	00bf0209 	adcseq	r0, pc, r9, lsl #4
    4318:	240a0000 	strcs	r0, [sl], #-0
    431c:	6f038503 	svcvs	0x00038503
    4320:	0b000001 	bleq	432c <__Stack_Size+0x412c>
    4324:	00524341 	subseq	r4, r2, r1, asr #6
    4328:	93038703 	movwls	r8, #14083	; 0x3703
    432c:	02000000 	andeq	r0, r0, #0
    4330:	310c0023 	tstcc	ip, r3, lsr #32
    4334:	0300001d 	movweq	r0, #29
    4338:	00930388 	addseq	r0, r3, r8, lsl #7
    433c:	23020000 	movwcs	r0, #8192	; 0x2000
    4340:	1d2e0c04 	stcne	12, cr0, [lr, #-16]!
    4344:	89030000 	stmdbhi	r3, {}	; <UNPREDICTABLE>
    4348:	00009303 	andeq	r9, r0, r3, lsl #6
    434c:	08230200 	stmdaeq	r3!, {r9}
    4350:	0052530b 	subseq	r5, r2, fp, lsl #6
    4354:	93038a03 	movwls	r8, #14851	; 0x3a03
    4358:	02000000 	andeq	r0, r0, #0
    435c:	430b0c23 	movwmi	r0, #48163	; 0xbc23
    4360:	8b030052 	blhi	c44b0 <__Stack_Size+0xc42b0>
    4364:	00009303 	andeq	r9, r0, r3, lsl #6
    4368:	10230200 	eorne	r0, r3, r0, lsl #4
    436c:	0052410b 	subseq	r4, r2, fp, lsl #2
    4370:	93038c03 	movwls	r8, #15363	; 0x3c03
    4374:	02000000 	andeq	r0, r0, #0
    4378:	820c1423 	andhi	r1, ip, #587202560	; 0x23000000
    437c:	0300001f 	movweq	r0, #31
    4380:	0093038d 	addseq	r0, r3, sp, lsl #7
    4384:	23020000 	movwcs	r0, #8192	; 0x2000
    4388:	424f0b18 	submi	r0, pc, #24, 22	; 0x6000
    438c:	8e030052 	mcrhi	0, 0, r0, cr3, cr2, {2}
    4390:	00009303 	andeq	r9, r0, r3, lsl #6
    4394:	1c230200 	sfmne	f0, 4, [r3], #-0
    4398:	001c710c 	andseq	r7, ip, ip, lsl #2
    439c:	038f0300 	orreq	r0, pc, #0, 6
    43a0:	00000093 	muleq	r0, r3, r0
    43a4:	00202302 	eoreq	r2, r0, r2, lsl #6
    43a8:	001f8b09 	andseq	r8, pc, r9, lsl #22
    43ac:	03980300 	orrseq	r0, r8, #0, 6
    43b0:	000000e1 	andeq	r0, r0, r1, ror #1
    43b4:	9e03100a 	cdpls	0, 0, cr1, cr3, cr10, {0}
    43b8:	0001fd03 	andeq	pc, r1, r3, lsl #26
    43bc:	44520b00 	ldrbmi	r0, [r2], #-2816	; 0xfffff500
    43c0:	a0030050 	andge	r0, r3, r0, asr r0
    43c4:	00009803 	andeq	r9, r0, r3, lsl #16
    43c8:	00230200 	eoreq	r0, r3, r0, lsl #4
    43cc:	001f340c 	andseq	r3, pc, ip, lsl #8
    43d0:	03a10300 			; <UNDEFINED> instruction: 0x03a10300
    43d4:	00000098 	muleq	r0, r8, r0
    43d8:	0c022302 	stceq	3, cr2, [r2], {2}
    43dc:	00001f39 	andeq	r1, r0, r9, lsr pc
    43e0:	9803a203 	stmdals	r3, {r0, r1, r9, sp, pc}
    43e4:	02000000 	andeq	r0, r0, #0
    43e8:	330c0423 	movwcc	r0, #50211	; 0xc423
    43ec:	03000017 	movweq	r0, #23
    43f0:	009803a3 	addseq	r0, r8, r3, lsr #7
    43f4:	23020000 	movwcs	r0, #8192	; 0x2000
    43f8:	1fb40c06 	svcne	0x00b40c06
    43fc:	a4030000 	strge	r0, [r3], #-0
    4400:	00009803 	andeq	r9, r0, r3, lsl #16
    4404:	08230200 	stmdaeq	r3!, {r9}
    4408:	001cea0c 	andseq	lr, ip, ip, lsl #20
    440c:	03a50300 			; <UNDEFINED> instruction: 0x03a50300
    4410:	00000098 	muleq	r0, r8, r0
    4414:	0c0a2302 	stceq	3, cr2, [sl], {2}
    4418:	00001cef 	andeq	r1, r0, pc, ror #25
    441c:	9803a603 	stmdals	r3, {r0, r1, r9, sl, sp, pc}
    4420:	02000000 	andeq	r0, r0, #0
    4424:	f40c0c23 			; <UNDEFINED> instruction: 0xf40c0c23
    4428:	0300001c 	movweq	r0, #28
    442c:	009803a7 	addseq	r0, r8, r7, lsr #7
    4430:	23020000 	movwcs	r0, #8192	; 0x2000
    4434:	8009000e 	andhi	r0, r9, lr
    4438:	0300001e 	movweq	r0, #30
    443c:	017b03a8 	cmneq	fp, r8, lsr #7
    4440:	010d0000 	mrseq	r0, (UNDEF: 13)
    4444:	02303304 	eorseq	r3, r0, #4, 6	; 0x10000000
    4448:	f1070000 			; <UNDEFINED> instruction: 0xf1070000
    444c:	0100001d 	tsteq	r0, sp, lsl r0
    4450:	001d8207 	andseq	r8, sp, r7, lsl #4
    4454:	25070200 	strcs	r0, [r7, #-512]	; 0xfffffe00
    4458:	0300001c 	movweq	r0, #28
    445c:	001de207 	andseq	lr, sp, r7, lsl #4
    4460:	06070400 	streq	r0, [r7], -r0, lsl #8
    4464:	0500001e 	streq	r0, [r0, #-30]	; 0xffffffe2
    4468:	1cad0300 	stcne	3, cr0, [sp]
    446c:	39040000 	stmdbcc	r4, {}	; <UNPREDICTABLE>
    4470:	00000209 	andeq	r0, r0, r9, lsl #4
    4474:	1e8b010e 	rmfnee	f0, f3, #0.5
    4478:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    447c:	00322801 	eorseq	r2, r2, r1, lsl #16
    4480:	00326008 	eorseq	r6, r2, r8
    4484:	00204808 	eoreq	r4, r0, r8, lsl #16
    4488:	02730100 	rsbseq	r0, r3, #0, 2
    448c:	450f0000 	strmi	r0, [pc, #-0]	; 4494 <__Stack_Size+0x4294>
    4490:	0100001c 	tsteq	r0, ip, lsl r0
    4494:	00005efe 	strdeq	r5, [r0], -lr
    4498:	6c910200 	lfmvs	f0, 4, [r1], {0}
    449c:	0007c310 	andeq	ip, r7, r0, lsl r3
    44a0:	01000100 	mrseq	r0, (UNDEF: 16)
    44a4:	0000005e 	andeq	r0, r0, lr, asr r0
    44a8:	00749102 	rsbseq	r9, r4, r2, lsl #2
    44ac:	1e9c0111 	mrcne	1, 4, r0, cr12, cr1, {0}
    44b0:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    44b4:	32600101 	rsbcc	r0, r0, #1073741824	; 0x40000000
    44b8:	32900800 	addscc	r0, r0, #0, 16
    44bc:	20800800 	addcs	r0, r0, r0, lsl #16
    44c0:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    44c4:	12000002 	andne	r0, r0, #2
    44c8:	00001c83 	andeq	r1, r0, r3, lsl #25
    44cc:	5e011901 	cdppl	9, 0, cr1, cr1, cr1, {0}
    44d0:	02000000 	andeq	r0, r0, #0
    44d4:	11007491 			; <UNDEFINED> instruction: 0x11007491
    44d8:	001da601 	andseq	sl, sp, r1, lsl #12
    44dc:	012c0100 	teqeq	ip, r0, lsl #2
    44e0:	00329001 	eorseq	r9, r2, r1
    44e4:	0032c008 	eorseq	ip, r2, r8
    44e8:	0020b808 	eoreq	fp, r0, r8, lsl #16
    44ec:	02c90100 	sbceq	r0, r9, #0, 2
    44f0:	b9120000 	ldmdblt	r2, {}	; <UNPREDICTABLE>
    44f4:	0100001f 	tsteq	r0, pc, lsl r0
    44f8:	005e012c 	subseq	r0, lr, ip, lsr #2
    44fc:	91020000 	mrsls	r0, (UNDEF: 2)
    4500:	01130074 	tsteq	r3, r4, ror r0
    4504:	00001c76 	andeq	r1, r0, r6, ror ip
    4508:	01013f01 	tsteq	r1, r1, lsl #30
    450c:	080032c0 	stmdaeq	r0, {r6, r7, r9, ip, sp}
    4510:	080032e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, ip, sp}
    4514:	000020f0 	strdeq	r2, [r0], -r0
    4518:	f9011301 			; <UNDEFINED> instruction: 0xf9011301
    451c:	0100001c 	tsteq	r0, ip, lsl r0
    4520:	e4010154 	str	r0, [r1], #-340	; 0xfffffeac
    4524:	08080032 	stmdaeq	r8, {r1, r4, r5}
    4528:	1c080033 	stcne	0, cr0, [r8], {51}	; 0x33
    452c:	01000021 	tsteq	r0, r1, lsr #32
    4530:	1d910113 	ldfnes	f0, [r1, #76]	; 0x4c
    4534:	74010000 	strvc	r0, [r1], #-0
    4538:	33080101 	movwcc	r0, #33025	; 0x8101
    453c:	33240800 	teqcc	r4, #0, 16
    4540:	21480800 	cmpcs	r8, r0, lsl #16
    4544:	13010000 	movwne	r0, #4096	; 0x1000
    4548:	001cda01 	andseq	sp, ip, r1, lsl #20
    454c:	01880100 	orreq	r0, r8, r0, lsl #2
    4550:	00332401 	eorseq	r2, r3, r1, lsl #8
    4554:	00334008 	eorseq	r4, r3, r8
    4558:	00217408 	eoreq	r7, r1, r8, lsl #8
    455c:	01140100 	tsteq	r4, r0, lsl #2
    4560:	00001c35 	andeq	r1, r0, r5, lsr ip
    4564:	0101a301 	tsteq	r1, r1, lsl #6
    4568:	00000230 	andeq	r0, r0, r0, lsr r2
    456c:	08003340 	stmdaeq	r0, {r6, r8, r9, ip, sp}
    4570:	080033a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, ip, sp}
    4574:	000021a0 	andeq	r2, r0, r0, lsr #3
    4578:	00036301 	andeq	r6, r3, r1, lsl #6
    457c:	1d751200 	lfmne	f1, 2, [r5, #-0]
    4580:	a3010000 	movwge	r0, #4096	; 0x1000
    4584:	00005e01 	andeq	r5, r0, r1, lsl #28
    4588:	6c910200 	lfmvs	f0, 4, [r1], {0}
    458c:	00073c10 	andeq	r3, r7, r0, lsl ip
    4590:	01a50100 			; <UNDEFINED> instruction: 0x01a50100
    4594:	00000230 	andeq	r0, r0, r0, lsr r2
    4598:	00779102 	rsbseq	r9, r7, r2, lsl #2
    459c:	1c990114 	ldfnes	f0, [r9], {20}
    45a0:	ec010000 	stc	0, cr0, [r1], {-0}
    45a4:	02300101 	eorseq	r0, r0, #1073741824	; 0x40000000
    45a8:	33a80000 			; <UNDEFINED> instruction: 0x33a80000
    45ac:	34080800 	strcc	r0, [r8], #-2048	; 0xfffff800
    45b0:	21d80800 	bicscs	r0, r8, r0, lsl #16
    45b4:	92010000 	andls	r0, r1, #0
    45b8:	10000003 	andne	r0, r0, r3
    45bc:	0000073c 	andeq	r0, r0, ip, lsr r7
    45c0:	3001ee01 	andcc	lr, r1, r1, lsl #28
    45c4:	02000002 	andeq	r0, r0, #2
    45c8:	14007791 	strne	r7, [r0], #-1937	; 0xfffff86f
    45cc:	001cc101 	andseq	ip, ip, r1, lsl #2
    45d0:	022b0100 	eoreq	r0, fp, #0, 2
    45d4:	00023001 	andeq	r3, r2, r1
    45d8:	00340800 	eorseq	r0, r4, r0, lsl #16
    45dc:	00346808 	eorseq	r6, r4, r8, lsl #16
    45e0:	00221008 	eoreq	r1, r2, r8
    45e4:	03c10100 	biceq	r0, r1, #0, 2
    45e8:	3c100000 	ldccc	0, cr0, [r0], {-0}
    45ec:	01000007 	tsteq	r0, r7
    45f0:	0230022d 	eorseq	r0, r0, #-805306366	; 0xd0000002
    45f4:	91020000 	mrsls	r0, (UNDEF: 2)
    45f8:	01140077 	tsteq	r4, r7, ror r0
    45fc:	00001c0e 	andeq	r1, r0, lr, lsl #24
    4600:	01026801 	tsteq	r2, r1, lsl #16
    4604:	00000230 	andeq	r0, r0, r0, lsr r2
    4608:	08003468 	stmdaeq	r0, {r3, r5, r6, sl, ip, sp}
    460c:	08003544 	stmdaeq	r0, {r2, r6, r8, sl, ip, sp}
    4610:	00002248 	andeq	r2, r0, r8, asr #4
    4614:	0003ff01 	andeq	pc, r3, r1, lsl #30
    4618:	1cba1000 	ldcne	0, cr1, [sl]
    461c:	6a010000 	bvs	44624 <__Stack_Size+0x44424>
    4620:	00004502 	andeq	r4, r0, r2, lsl #10
    4624:	76910200 	ldrvc	r0, [r1], r0, lsl #4
    4628:	00073c10 	andeq	r3, r7, r0, lsl ip
    462c:	026c0100 	rsbeq	r0, ip, #0, 2
    4630:	00000230 	andeq	r0, r0, r0, lsr r2
    4634:	00759102 	rsbseq	r9, r5, r2, lsl #2
    4638:	1f700114 	svcne	0x00700114
    463c:	a9010000 	stmdbge	r1, {}	; <UNPREDICTABLE>
    4640:	02300102 	eorseq	r0, r0, #-2147483648	; 0x80000000
    4644:	35440000 	strbcc	r0, [r4, #-0]
    4648:	35e00800 	strbcc	r0, [r0, #2048]!	; 0x800
    464c:	22800800 	addcs	r0, r0, #0, 16
    4650:	5b010000 	blpl	44658 <__Stack_Size+0x44458>
    4654:	12000004 	andne	r0, r0, #4
    4658:	00004816 	andeq	r4, r0, r6, lsl r8
    465c:	5e02a901 	cdppl	9, 0, cr10, cr2, cr1, {0}
    4660:	02000000 	andeq	r0, r0, #0
    4664:	80126c91 	mulshi	r2, r1, ip
    4668:	01000016 	tsteq	r0, r6, lsl r0
    466c:	005e02a9 	subseq	r0, lr, r9, lsr #5
    4670:	91020000 	mrsls	r0, (UNDEF: 2)
    4674:	073c1068 	ldreq	r1, [ip, -r8, rrx]!
    4678:	ab010000 	blge	44680 <__Stack_Size+0x44480>
    467c:	00023002 	andeq	r3, r2, r2
    4680:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    4684:	706d7415 	rsbvc	r7, sp, r5, lsl r4
    4688:	02ac0100 	adceq	r0, ip, #0, 2
    468c:	00000093 	muleq	r0, r3, r0
    4690:	00709102 	rsbseq	r9, r0, r2, lsl #2
    4694:	1ef70114 	mrcne	1, 7, r0, cr7, cr4, {0}
    4698:	5a010000 	bpl	446a0 <__Stack_Size+0x444a0>
    469c:	02300103 	eorseq	r0, r0, #-1073741824	; 0xc0000000
    46a0:	35e00000 	strbcc	r0, [r0, #0]!
    46a4:	36400800 	strbcc	r0, [r0], -r0, lsl #16
    46a8:	22b80800 	adcscs	r0, r8, #0, 16
    46ac:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    46b0:	12000004 	andne	r0, r0, #4
    46b4:	00004816 	andeq	r4, r0, r6, lsl r8
    46b8:	5e035a01 	vmlapl.f32	s10, s6, s2
    46bc:	02000000 	andeq	r0, r0, #0
    46c0:	80126c91 	mulshi	r2, r1, ip
    46c4:	01000016 	tsteq	r0, r6, lsl r0
    46c8:	0045035a 	subeq	r0, r5, sl, asr r3
    46cc:	91020000 	mrsls	r0, (UNDEF: 2)
    46d0:	073c106a 	ldreq	r1, [ip, -sl, rrx]!
    46d4:	5c010000 	stcpl	0, cr0, [r1], {-0}
    46d8:	00023003 	andeq	r3, r2, r3
    46dc:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    46e0:	b5011400 	strlt	r1, [r1, #-1024]	; 0xfffffc00
    46e4:	0100001e 	tsteq	r0, lr, lsl r0
    46e8:	300103a1 	andcc	r0, r1, r1, lsr #7
    46ec:	40000002 	andmi	r0, r0, r2
    46f0:	bc080036 	stclt	0, cr0, [r8], {54}	; 0x36
    46f4:	f0080036 			; <UNDEFINED> instruction: 0xf0080036
    46f8:	01000022 	tsteq	r0, r2, lsr #32
    46fc:	000004f5 	strdeq	r0, [r0], -r5
    4700:	00481612 	subeq	r1, r8, r2, lsl r6
    4704:	03a10100 			; <UNDEFINED> instruction: 0x03a10100
    4708:	0000005e 	andeq	r0, r0, lr, asr r0
    470c:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
    4710:	00001680 	andeq	r1, r0, r0, lsl #13
    4714:	2c03a101 	stfcsd	f2, [r3], {1}
    4718:	02000000 	andeq	r0, r0, #0
    471c:	3c106b91 	ldccc	11, cr6, [r0], {145}	; 0x91
    4720:	01000007 	tsteq	r0, r7
    4724:	023003a3 	eorseq	r0, r0, #-1946157054	; 0x8c000002
    4728:	91020000 	mrsls	r0, (UNDEF: 2)
    472c:	01140077 	tsteq	r4, r7, ror r0
    4730:	00001f18 	andeq	r1, r0, r8, lsl pc
    4734:	0103cf01 	tsteq	r3, r1, lsl #30
    4738:	00000230 	andeq	r0, r0, r0, lsr r2
    473c:	080036bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, ip, sp}
    4740:	080037e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, ip, sp}
    4744:	00002328 	andeq	r2, r0, r8, lsr #6
    4748:	00056f01 	andeq	r6, r5, r1, lsl #30
    474c:	1bf01200 	blne	ffc08f54 <BootRAM+0xddf96f5>
    4750:	cf010000 	svcgt	0x00010000
    4754:	00005e03 	andeq	r5, r0, r3, lsl #28
    4758:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    475c:	001e6610 	andseq	r6, lr, r0, lsl r6
    4760:	03d10100 	bicseq	r0, r1, #0, 2
    4764:	00000045 	andeq	r0, r0, r5, asr #32
    4768:	10749102 	rsbsne	r9, r4, r2, lsl #2
    476c:	00001dfc 	strdeq	r1, [r0], -ip
    4770:	4503d101 	strmi	sp, [r3, #-257]	; 0xfffffeff
    4774:	02000000 	andeq	r0, r0, #0
    4778:	fc107291 	ldc2	2, cr7, [r0], {145}	; 0x91
    477c:	0100001b 	tsteq	r0, fp, lsl r0
    4780:	004503d1 	ldrdeq	r0, [r5], #-49	; 0xffffffcf
    4784:	91020000 	mrsls	r0, (UNDEF: 2)
    4788:	1d9c1070 	ldcne	0, cr1, [ip, #448]	; 0x1c0
    478c:	d1010000 	mrsle	r0, (UNDEF: 1)
    4790:	00004503 	andeq	r4, r0, r3, lsl #10
    4794:	6e910200 	cdpvs	2, 9, cr0, cr1, cr0, {0}
    4798:	00073c10 	andeq	r3, r7, r0, lsl ip
    479c:	03d30100 	bicseq	r0, r3, #0, 2
    47a0:	00000230 	andeq	r0, r0, r0, lsr r2
    47a4:	00779102 	rsbseq	r9, r7, r2, lsl #2
    47a8:	1d510114 	ldfnee	f0, [r1, #-80]	; 0xffffffb0
    47ac:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    47b0:	02300104 	eorseq	r0, r0, #4, 2
    47b4:	37e00000 	strbcc	r0, [r0, r0]!
    47b8:	38bc0800 	ldmcc	ip!, {fp}
    47bc:	23600800 	cmncs	r0, #0, 16
    47c0:	ad010000 	stcge	0, cr0, [r1, #-0]
    47c4:	12000005 	andne	r0, r0, #5
    47c8:	000003f4 	strdeq	r0, [r0], -r4
    47cc:	d5041901 	strle	r1, [r4, #-2305]	; 0xfffff6ff
    47d0:	02000000 	andeq	r0, r0, #0
    47d4:	3c106f91 	ldccc	15, cr6, [r0], {145}	; 0x91
    47d8:	01000007 	tsteq	r0, r7
    47dc:	0230041b 	eorseq	r0, r0, #452984832	; 0x1b000000
    47e0:	91020000 	mrsls	r0, (UNDEF: 2)
    47e4:	01140077 	tsteq	r4, r7, ror r0
    47e8:	00001d36 	andeq	r1, r0, r6, lsr sp
    47ec:	01045e01 	tsteq	r4, r1, lsl #28
    47f0:	00000230 	andeq	r0, r0, r0, lsr r2
    47f4:	080038bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, fp, ip, sp}
    47f8:	08003954 	stmdaeq	r0, {r2, r4, r6, r8, fp, ip, sp}
    47fc:	00002398 	muleq	r0, r8, r3
    4800:	00060901 	andeq	r0, r6, r1, lsl #18
    4804:	1be81200 	blne	ffa0900c <BootRAM+0xdbf97ad>
    4808:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    480c:	00004504 	andeq	r4, r0, r4, lsl #10
    4810:	6e910200 	cdpvs	2, 9, cr0, cr1, cr0, {0}
    4814:	001c0612 	andseq	r0, ip, r2, lsl r6
    4818:	045e0100 	ldrbeq	r0, [lr], #-256	; 0xffffff00
    481c:	00000045 	andeq	r0, r0, r5, asr #32
    4820:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
    4824:	00001e5d 	andeq	r1, r0, sp, asr lr
    4828:	45045e01 	strmi	r5, [r4, #-3585]	; 0xfffff1ff
    482c:	02000000 	andeq	r0, r0, #0
    4830:	3c106a91 	ldccc	10, cr6, [r0], {145}	; 0x91
    4834:	01000007 	tsteq	r0, r7
    4838:	02300460 	eorseq	r0, r0, #96, 8	; 0x60000000
    483c:	91020000 	mrsls	r0, (UNDEF: 2)
    4840:	01160077 	tsteq	r6, r7, ror r0
    4844:	00001ed1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    4848:	0104c001 	tsteq	r4, r1
    484c:	0000005e 	andeq	r0, r0, lr, asr r0
    4850:	08003954 	stmdaeq	r0, {r2, r4, r6, r8, fp, ip, sp}
    4854:	0800396c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip, sp}
    4858:	000023d0 	ldrdeq	r2, [r0], -r0
    485c:	0b011601 	bleq	4a068 <__Stack_Size+0x49e68>
    4860:	0100001d 	tsteq	r0, sp, lsl r0
    4864:	5e0104cc 	cdppl	4, 0, cr0, cr1, cr12, {6}
    4868:	6c000000 	stcvs	0, cr0, [r0], {-0}
    486c:	80080039 	andhi	r0, r8, r9, lsr r0
    4870:	fc080039 	stc2	0, cr0, [r8], {57}	; 0x39
    4874:	01000023 	tsteq	r0, r3, lsr #32
    4878:	1e3c0117 	mrcne	1, 1, r0, cr12, cr7, {0}
    487c:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    4880:	00b30104 	adcseq	r0, r3, r4, lsl #2
    4884:	39800000 	stmibcc	r0, {}	; <UNPREDICTABLE>
    4888:	39b80800 	ldmibcc	r8!, {fp}
    488c:	24280800 	strtcs	r0, [r8], #-2048	; 0xfffff800
    4890:	6e010000 	cdpvs	0, 0, cr0, cr1, cr0, {0}
    4894:	10000006 	andne	r0, r0, r6
    4898:	00001ee9 	andeq	r1, r0, r9, ror #29
    489c:	b304da01 	movwlt	sp, #18945	; 0x4a01
    48a0:	02000000 	andeq	r0, r0, #0
    48a4:	17007791 			; <UNDEFINED> instruction: 0x17007791
    48a8:	001c5301 	andseq	r5, ip, r1, lsl #6
    48ac:	04ec0100 	strbteq	r0, [ip], #256	; 0x100
    48b0:	0000b301 	andeq	fp, r0, r1, lsl #6
    48b4:	0039b800 	eorseq	fp, r9, r0, lsl #16
    48b8:	0039f008 	eorseq	pc, r9, r8
    48bc:	00246008 	eoreq	r6, r4, r8
    48c0:	069d0100 	ldreq	r0, [sp], r0, lsl #2
    48c4:	e1100000 	tst	r0, r0
    48c8:	0100000f 	tsteq	r0, pc
    48cc:	00b304ee 	adcseq	r0, r3, lr, ror #9
    48d0:	91020000 	mrsls	r0, (UNDEF: 2)
    48d4:	01110077 	tsteq	r1, r7, ror r0
    48d8:	00001bc4 	andeq	r1, r0, r4, asr #23
    48dc:	01050a01 	tsteq	r5, r1, lsl #20
    48e0:	080039f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, fp, ip, sp}
    48e4:	08003a30 	stmdaeq	r0, {r4, r5, r9, fp, ip, sp}
    48e8:	00002498 	muleq	r0, r8, r4
    48ec:	0006d701 	andeq	sp, r6, r1, lsl #14
    48f0:	1f671200 	svcne	0x00671200
    48f4:	0a010000 	beq	448fc <__Stack_Size+0x446fc>
    48f8:	00005e05 	andeq	r5, r0, r5, lsl #28
    48fc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    4900:	0003f412 	andeq	pc, r3, r2, lsl r4	; <UNPREDICTABLE>
    4904:	050a0100 	streq	r0, [sl, #-256]	; 0xffffff00
    4908:	000000d5 	ldrdeq	r0, [r0], -r5
    490c:	00739102 	rsbseq	r9, r3, r2, lsl #2
    4910:	1dbe0117 	ldfnes	f0, [lr, #92]!	; 0x5c
    4914:	4d010000 	stcmi	0, cr0, [r1, #-0]
    4918:	00b30105 	adcseq	r0, r3, r5, lsl #2
    491c:	3a300000 	bcc	c04924 <__Stack_Size+0xc04724>
    4920:	3a8c0800 	bcc	fe306928 <BootRAM+0xc4f70c9>
    4924:	24d00800 	ldrbcs	r0, [r0], #2048	; 0x800
    4928:	15010000 	strne	r0, [r1, #-0]
    492c:	12000007 	andne	r0, r0, #7
    4930:	00001f0d 	andeq	r1, r0, sp, lsl #30
    4934:	5e054d01 	cdppl	13, 0, cr4, cr5, cr1, {0}
    4938:	02000000 	andeq	r0, r0, #0
    493c:	e1106c91 			; <UNDEFINED> instruction: 0xe1106c91
    4940:	0100000f 	tsteq	r0, pc
    4944:	00b3054f 	adcseq	r0, r3, pc, asr #10
    4948:	91020000 	mrsls	r0, (UNDEF: 2)
    494c:	01110077 	tsteq	r1, r7, ror r0
    4950:	00001dd2 	ldrdeq	r1, [r0], -r2
    4954:	0105a301 	tsteq	r5, r1, lsl #6
    4958:	08003a8c 	stmdaeq	r0, {r2, r3, r7, r9, fp, ip, sp}
    495c:	08003aa8 	stmdaeq	r0, {r3, r5, r7, r9, fp, ip, sp}
    4960:	00002508 	andeq	r2, r0, r8, lsl #10
    4964:	00074001 	andeq	r4, r7, r1
    4968:	1f0d1200 	svcne	0x000d1200
    496c:	a3010000 	movwge	r0, #4096	; 0x1000
    4970:	00005e05 	andeq	r5, r0, r5, lsl #28
    4974:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    4978:	70011700 	andvc	r1, r1, r0, lsl #14
    497c:	0100001e 	tsteq	r0, lr, lsl r0
    4980:	300105c5 	andcc	r0, r1, r5, asr #11
    4984:	a8000002 	stmdage	r0, {r1}
    4988:	0808003a 	stmdaeq	r8, {r1, r3, r4, r5}
    498c:	4008003b 	andmi	r0, r8, fp, lsr r0
    4990:	01000025 	tsteq	r0, r5, lsr #32
    4994:	0000076f 	andeq	r0, r0, pc, ror #14
    4998:	001d6910 	andseq	r6, sp, r0, lsl r9
    499c:	05c70100 	strbeq	r0, [r7, #256]	; 0x100
    49a0:	00000230 	andeq	r0, r0, r0, lsr r2
    49a4:	00779102 	rsbseq	r9, r7, r2, lsl #2
    49a8:	1bd30117 	blne	ff4c4e0c <BootRAM+0xd6b55ad>
    49ac:	eb010000 	bl	449b4 <__Stack_Size+0x447b4>
    49b0:	02300105 	eorseq	r0, r0, #1073741825	; 0x40000001
    49b4:	3b080000 	blcc	2049bc <__Stack_Size+0x2047bc>
    49b8:	3b680800 	blcc	1a069c0 <__Stack_Size+0x1a067c0>
    49bc:	25780800 	ldrbcs	r0, [r8, #-2048]!	; 0xfffff800
    49c0:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    49c4:	10000007 	andne	r0, r0, r7
    49c8:	00001d69 	andeq	r1, r0, r9, ror #26
    49cc:	3005ed01 	andcc	lr, r5, r1, lsl #26
    49d0:	02000002 	andeq	r0, r0, #2
    49d4:	14007791 	strne	r7, [r0], #-1937	; 0xfffff86f
    49d8:	001f9901 	andseq	r9, pc, r1, lsl #18
    49dc:	063b0100 	ldrteq	r0, [fp], -r0, lsl #2
    49e0:	00023001 	andeq	r3, r2, r1
    49e4:	003b6800 	eorseq	r6, fp, r0, lsl #16
    49e8:	003bb408 	eorseq	fp, fp, r8, lsl #8
    49ec:	0025b008 	eoreq	fp, r5, r8
    49f0:	07dc0100 	ldrbeq	r0, [ip, r0, lsl #2]
    49f4:	14120000 	ldrne	r0, [r2], #-0
    49f8:	0100001e 	tsteq	r0, lr, lsl r0
    49fc:	005e063b 	subseq	r0, lr, fp, lsr r6
    4a00:	91020000 	mrsls	r0, (UNDEF: 2)
    4a04:	073c106c 	ldreq	r1, [ip, -ip, rrx]!
    4a08:	3d010000 	stccc	0, cr0, [r1, #-0]
    4a0c:	00023006 	andeq	r3, r2, r6
    4a10:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    4a14:	1c011400 	cfstrsne	mvf1, [r1], {-0}
    4a18:	0100001e 	tsteq	r0, lr, lsl r0
    4a1c:	30010657 	andcc	r0, r1, r7, asr r6
    4a20:	b4000002 	strlt	r0, [r0], #-2
    4a24:	0008003b 	andeq	r0, r8, fp, lsr r0
    4a28:	e808003c 	stmda	r8, {r2, r3, r4, r5}
    4a2c:	01000025 	tsteq	r0, r5, lsr #32
    4a30:	0000081a 	andeq	r0, r0, sl, lsl r8
    4a34:	001e1412 	andseq	r1, lr, r2, lsl r4
    4a38:	06570100 	ldrbeq	r0, [r7], -r0, lsl #2
    4a3c:	0000005e 	andeq	r0, r0, lr, asr r0
    4a40:	106c9102 	rsbne	r9, ip, r2, lsl #2
    4a44:	0000073c 	andeq	r0, r0, ip, lsr r7
    4a48:	30065901 	andcc	r5, r6, r1, lsl #18
    4a4c:	02000002 	andeq	r0, r0, #2
    4a50:	18007791 	stmdane	r0, {r0, r4, r7, r8, r9, sl, ip, sp, lr}
    4a54:	00000264 	andeq	r0, r0, r4, ror #4
    4a58:	2806ce05 	stmdacs	r6, {r0, r2, r9, sl, fp, lr, pc}
    4a5c:	01000008 	tsteq	r0, r8
    4a60:	007e0501 	rsbseq	r0, lr, r1, lsl #10
    4a64:	a1000000 	mrsge	r0, (UNDEF: 0)
    4a68:	02000009 	andeq	r0, r0, #9
    4a6c:	00113300 	andseq	r3, r1, r0, lsl #6
    4a70:	65010400 	strvs	r0, [r1, #-1024]	; 0xfffffc00
    4a74:	01000001 	tsteq	r0, r1
    4a78:	00002188 	andeq	r2, r0, r8, lsl #3
    4a7c:	000000ba 	strheq	r0, [r0], -sl
    4a80:	08003c00 	stmdaeq	r0, {sl, fp, ip, sp}
    4a84:	0800463c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, lr}
    4a88:	00001442 	andeq	r1, r0, r2, asr #8
    4a8c:	a0060102 	andge	r0, r6, r2, lsl #2
    4a90:	02000000 	andeq	r0, r0, #0
    4a94:	009e0801 	addseq	r0, lr, r1, lsl #16
    4a98:	02020000 	andeq	r0, r2, #0
    4a9c:	00018605 	andeq	r8, r1, r5, lsl #12
    4aa0:	01900300 	orrseq	r0, r0, r0, lsl #6
    4aa4:	36020000 	strcc	r0, [r2], -r0
    4aa8:	00000045 	andeq	r0, r0, r5, asr #32
    4aac:	dc070202 	sfmle	f0, 4, [r7], {2}
    4ab0:	02000000 	andeq	r0, r0, #0
    4ab4:	01480504 	cmpeq	r8, r4, lsl #10
    4ab8:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    4abc:	02000001 	andeq	r0, r0, #1
    4ac0:	00005e50 	andeq	r5, r0, r0, asr lr
    4ac4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4ac8:	0000010a 	andeq	r0, r0, sl, lsl #2
    4acc:	43050802 	movwmi	r0, #22530	; 0x5802
    4ad0:	02000001 	andeq	r0, r0, #1
    4ad4:	01050708 	tsteq	r5, r8, lsl #14
    4ad8:	04040000 	streq	r0, [r4], #-0
    4adc:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    4ae0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4ae4:	0000010f 	andeq	r0, r0, pc, lsl #2
    4ae8:	00005305 	andeq	r5, r0, r5, lsl #6
    4aec:	00009100 	andeq	r9, r0, r0, lsl #2
    4af0:	00910600 	addseq	r0, r1, r0, lsl #12
    4af4:	00070000 	andeq	r0, r7, r0
    4af8:	b8070402 	stmdalt	r7, {r1, sl}
    4afc:	07000002 	streq	r0, [r0, -r2]
    4b00:	00000053 	andeq	r0, r0, r3, asr r0
    4b04:	07030108 	streq	r0, [r3, -r8, lsl #2]
    4b08:	0000b302 	andeq	fp, r0, r2, lsl #6
    4b0c:	25d80900 	ldrbcs	r0, [r8, #2304]	; 0x900
    4b10:	0a000000 	beq	4b18 <__Stack_Size+0x4918>
    4b14:	00544553 	subseq	r4, r4, r3, asr r5
    4b18:	910b0001 	tstls	fp, r1
    4b1c:	03000019 	movweq	r0, #25
    4b20:	009d0207 	addseq	r0, sp, r7, lsl #4
    4b24:	180b0000 	stmdane	fp, {}	; <UNPREDICTABLE>
    4b28:	03000012 	movweq	r0, #18
    4b2c:	009d0207 	addseq	r0, sp, r7, lsl #4
    4b30:	01080000 	mrseq	r0, (UNDEF: 8)
    4b34:	e1020903 	tst	r2, r3, lsl #18
    4b38:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    4b3c:	00000316 	andeq	r0, r0, r6, lsl r3
    4b40:	024c0900 	subeq	r0, ip, #0, 18
    4b44:	00010000 	andeq	r0, r1, r0
    4b48:	0005160b 	andeq	r1, r5, fp, lsl #12
    4b4c:	02090300 	andeq	r0, r9, #0, 6
    4b50:	000000cb 	andeq	r0, r0, fp, asr #1
    4b54:	ae03200c 	cdpge	0, 0, cr2, cr3, cr12, {0}
    4b58:	00010603 	andeq	r0, r1, r3, lsl #12
    4b5c:	20210d00 	eorcs	r0, r1, r0, lsl #26
    4b60:	b0030000 	andlt	r0, r3, r0
    4b64:	00010603 	andeq	r0, r1, r3, lsl #12
    4b68:	00230200 	eoreq	r0, r3, r0, lsl #4
    4b6c:	00810700 	addeq	r0, r1, r0, lsl #14
    4b70:	e40b0000 	str	r0, [fp], #-0
    4b74:	0300001f 	movweq	r0, #31
    4b78:	00ed03b1 	strhteq	r0, [sp], #49	; 0x31
    4b7c:	1c0c0000 	stcne	0, cr0, [ip], {-0}
    4b80:	3003b703 	andcc	fp, r3, r3, lsl #14
    4b84:	0d000001 	stceq	0, cr0, [r0, #-4]
    4b88:	0000225e 	andeq	r2, r0, lr, asr r2
    4b8c:	4003b903 	andmi	fp, r3, r3, lsl #18
    4b90:	02000001 	andeq	r0, r0, #1
    4b94:	05000023 	streq	r0, [r0, #-35]	; 0xffffffdd
    4b98:	00000053 	andeq	r0, r0, r3, asr r0
    4b9c:	00000140 	andeq	r0, r0, r0, asr #2
    4ba0:	00009106 	andeq	r9, r0, r6, lsl #2
    4ba4:	07000600 	streq	r0, [r0, -r0, lsl #12]
    4ba8:	00000130 	andeq	r0, r0, r0, lsr r1
    4bac:	0022070b 	eoreq	r0, r2, fp, lsl #14
    4bb0:	03ba0300 			; <UNDEFINED> instruction: 0x03ba0300
    4bb4:	00000117 	andeq	r0, r0, r7, lsl r1
    4bb8:	c003180c 	andgt	r1, r3, ip, lsl #16
    4bbc:	0001b503 	andeq	fp, r1, r3, lsl #10
    4bc0:	24440d00 	strbcs	r0, [r4], #-3328	; 0xfffff300
    4bc4:	c2030000 	andgt	r0, r3, #0
    4bc8:	00009803 	andeq	r9, r0, r3, lsl #16
    4bcc:	00230200 	eoreq	r0, r3, r0, lsl #4
    4bd0:	3252530e 	subscc	r5, r2, #939524096	; 0x38000000
    4bd4:	03c30300 	biceq	r0, r3, #0, 6
    4bd8:	00000098 	muleq	r0, r8, r0
    4bdc:	0d042302 	stceq	3, cr2, [r4, #-8]
    4be0:	000024ba 			; <UNDEFINED> instruction: 0x000024ba
    4be4:	9803c403 	stmdals	r3, {r0, r1, sl, lr, pc}
    4be8:	02000000 	andeq	r0, r0, #0
    4bec:	cc0d0823 	stcgt	8, cr0, [sp], {35}	; 0x23
    4bf0:	03000024 	movweq	r0, #36	; 0x24
    4bf4:	009803c5 	addseq	r0, r8, r5, asr #7
    4bf8:	23020000 	movwcs	r0, #8192	; 0x2000
    4bfc:	03d70d0c 	bicseq	r0, r7, #12, 26	; 0x300
    4c00:	c6030000 	strgt	r0, [r3], -r0
    4c04:	00005303 	andeq	r5, r0, r3, lsl #6
    4c08:	10230200 	eorne	r0, r3, r0, lsl #4
    4c0c:	0025620d 	eoreq	r6, r5, sp, lsl #4
    4c10:	03c70300 	biceq	r0, r7, #0, 6
    4c14:	00000098 	muleq	r0, r8, r0
    4c18:	00142302 	andseq	r2, r4, r2, lsl #6
    4c1c:	0022ea0b 	eoreq	lr, r2, fp, lsl #20
    4c20:	03c80300 	biceq	r0, r8, #0, 6
    4c24:	00000151 	andeq	r0, r0, r1, asr r1
    4c28:	ce03180c 	cdpgt	8, 0, cr1, cr3, cr12, {0}
    4c2c:	00022503 	andeq	r2, r2, r3, lsl #10
    4c30:	22bf0d00 	adcscs	r0, pc, #0, 26
    4c34:	d0030000 	andle	r0, r3, r0
    4c38:	00009803 	andeq	r9, r0, r3, lsl #16
    4c3c:	00230200 	eoreq	r0, r3, r0, lsl #4
    4c40:	3352530e 	cmpcc	r2, #939524096	; 0x38000000
    4c44:	03d10300 	bicseq	r0, r1, #0, 6
    4c48:	00000098 	muleq	r0, r8, r0
    4c4c:	0d042302 	stceq	3, cr2, [r4, #-8]
    4c50:	000024c0 	andeq	r2, r0, r0, asr #9
    4c54:	9803d203 	stmdals	r3, {r0, r1, r9, ip, lr, pc}
    4c58:	02000000 	andeq	r0, r0, #0
    4c5c:	d20d0823 	andle	r0, sp, #2293760	; 0x230000
    4c60:	03000024 	movweq	r0, #36	; 0x24
    4c64:	009803d3 			; <UNDEFINED> instruction: 0x009803d3
    4c68:	23020000 	movwcs	r0, #8192	; 0x2000
    4c6c:	03d70d0c 	bicseq	r0, r7, #12, 26	; 0x300
    4c70:	d4030000 	strle	r0, [r3], #-0
    4c74:	00005303 	andeq	r5, r0, r3, lsl #6
    4c78:	10230200 	eorne	r0, r3, r0, lsl #4
    4c7c:	0025680d 	eoreq	r6, r5, sp, lsl #16
    4c80:	03d50300 	bicseq	r0, r5, #0, 6
    4c84:	00000098 	muleq	r0, r8, r0
    4c88:	00142302 	andseq	r2, r4, r2, lsl #6
    4c8c:	0023440b 	eoreq	r4, r3, fp, lsl #8
    4c90:	03d60300 	bicseq	r0, r6, #0, 6
    4c94:	000001c1 	andeq	r0, r0, r1, asr #3
    4c98:	dc03140c 	cfstrsle	mvf1, [r3], {12}
    4c9c:	00028603 	andeq	r8, r2, r3, lsl #12
    4ca0:	245d0d00 	ldrbcs	r0, [sp], #-3328	; 0xfffff300
    4ca4:	de030000 	cdple	0, 0, cr0, cr3, cr0, {0}
    4ca8:	00009803 	andeq	r9, r0, r3, lsl #16
    4cac:	00230200 	eoreq	r0, r3, r0, lsl #4
    4cb0:	3452530e 	ldrbcc	r5, [r2], #-782	; 0xfffffcf2
    4cb4:	03df0300 	bicseq	r0, pc, #0, 6
    4cb8:	00000098 	muleq	r0, r8, r0
    4cbc:	0d042302 	stceq	3, cr2, [r4, #-8]
    4cc0:	000024c6 	andeq	r2, r0, r6, asr #9
    4cc4:	9803e003 	stmdals	r3, {r0, r1, sp, lr, pc}
    4cc8:	02000000 	andeq	r0, r0, #0
    4ccc:	3e0d0823 	cdpcc	8, 0, cr0, cr13, cr3, {1}
    4cd0:	03000024 	movweq	r0, #36	; 0x24
    4cd4:	009803e1 	addseq	r0, r8, r1, ror #7
    4cd8:	23020000 	movwcs	r0, #8192	; 0x2000
    4cdc:	212f0d0c 	teqcs	pc, ip, lsl #26
    4ce0:	e2030000 	and	r0, r3, #0
    4ce4:	00009803 	andeq	r9, r0, r3, lsl #16
    4ce8:	10230200 	eorne	r0, r3, r0, lsl #4
    4cec:	23810b00 	orrcs	r0, r1, #0, 22
    4cf0:	e3030000 	movw	r0, #12288	; 0x3000
    4cf4:	00023103 	andeq	r3, r2, r3, lsl #2
    4cf8:	041c0f00 	ldreq	r0, [ip], #-3840	; 0xfffff100
    4cfc:	0002fd32 	andeq	pc, r2, r2, lsr sp	; <UNPREDICTABLE>
    4d00:	20ec1000 	rsccs	r1, ip, r0
    4d04:	34040000 	strcc	r0, [r4], #-0
    4d08:	00000053 	andeq	r0, r0, r3, asr r0
    4d0c:	10002302 	andne	r2, r0, r2, lsl #6
    4d10:	0000222a 	andeq	r2, r0, sl, lsr #4
    4d14:	00533904 	subseq	r3, r3, r4, lsl #18
    4d18:	23020000 	movwcs	r0, #8192	; 0x2000
    4d1c:	22fd1004 	rscscs	r1, sp, #4
    4d20:	3e040000 	cdpcc	0, 0, cr0, cr4, cr0, {0}
    4d24:	00000053 	andeq	r0, r0, r3, asr r0
    4d28:	10082302 	andne	r2, r8, r2, lsl #6
    4d2c:	00002067 	andeq	r2, r0, r7, rrx
    4d30:	00534304 	subseq	r4, r3, r4, lsl #6
    4d34:	23020000 	movwcs	r0, #8192	; 0x2000
    4d38:	24a9100c 	strtcs	r1, [r9], #12
    4d3c:	48040000 	stmdami	r4, {}	; <UNPREDICTABLE>
    4d40:	00000053 	andeq	r0, r0, r3, asr r0
    4d44:	10102302 	andsne	r2, r0, r2, lsl #6
    4d48:	00002277 	andeq	r2, r0, r7, ror r2
    4d4c:	00534c04 	subseq	r4, r3, r4, lsl #24
    4d50:	23020000 	movwcs	r0, #8192	; 0x2000
    4d54:	224e1014 	subcs	r1, lr, #20
    4d58:	54040000 	strpl	r0, [r4], #-0
    4d5c:	00000053 	andeq	r0, r0, r3, asr r0
    4d60:	00182302 	andseq	r2, r8, r2, lsl #6
    4d64:	00228803 	eoreq	r8, r2, r3, lsl #16
    4d68:	92560400 	subsls	r0, r6, #0, 8
    4d6c:	0f000002 	svceq	0x00000002
    4d70:	e35c043c 	cmp	ip, #60, 8	; 0x3c000000
    4d74:	10000003 	andne	r0, r0, r3
    4d78:	00002026 	andeq	r2, r0, r6, lsr #32
    4d7c:	00535e04 	subseq	r5, r3, r4, lsl #28
    4d80:	23020000 	movwcs	r0, #8192	; 0x2000
    4d84:	24491000 	strbcs	r1, [r9], #-0
    4d88:	61040000 	mrsvs	r0, (UNDEF: 4)
    4d8c:	00000053 	andeq	r0, r0, r3, asr r0
    4d90:	10042302 	andne	r2, r4, r2, lsl #6
    4d94:	000020c9 	andeq	r2, r0, r9, asr #1
    4d98:	00536504 	subseq	r6, r3, r4, lsl #10
    4d9c:	23020000 	movwcs	r0, #8192	; 0x2000
    4da0:	21f21008 	mvnscs	r1, r8
    4da4:	69040000 	stmdbvs	r4, {}	; <UNPREDICTABLE>
    4da8:	00000053 	andeq	r0, r0, r3, asr r0
    4dac:	100c2302 	andne	r2, ip, r2, lsl #6
    4db0:	0000254d 	andeq	r2, r0, sp, asr #10
    4db4:	00536c04 	subseq	r6, r3, r4, lsl #24
    4db8:	23020000 	movwcs	r0, #8192	; 0x2000
    4dbc:	20821010 	addcs	r1, r2, r0, lsl r0
    4dc0:	70040000 	andvc	r0, r4, r0
    4dc4:	00000053 	andeq	r0, r0, r3, asr r0
    4dc8:	10142302 	andsne	r2, r4, r2, lsl #6
    4dcc:	0000256e 	andeq	r2, r0, lr, ror #10
    4dd0:	00537404 	subseq	r7, r3, r4, lsl #8
    4dd4:	23020000 	movwcs	r0, #8192	; 0x2000
    4dd8:	204b1018 	subcs	r1, fp, r8, lsl r0
    4ddc:	78040000 	stmdavc	r4, {}	; <UNPREDICTABLE>
    4de0:	00000053 	andeq	r0, r0, r3, asr r0
    4de4:	101c2302 	andsne	r2, ip, r2, lsl #6
    4de8:	00001fce 	andeq	r1, r0, lr, asr #31
    4dec:	00537c04 	subseq	r7, r3, r4, lsl #24
    4df0:	23020000 	movwcs	r0, #8192	; 0x2000
    4df4:	22d61020 	sbcscs	r1, r6, #32
    4df8:	81040000 	mrshi	r0, (UNDEF: 4)
    4dfc:	00000053 	andeq	r0, r0, r3, asr r0
    4e00:	10242302 	eorne	r2, r4, r2, lsl #6
    4e04:	000023f0 	strdeq	r2, [r0], -r0
    4e08:	00538404 	subseq	r8, r3, r4, lsl #8
    4e0c:	23020000 	movwcs	r0, #8192	; 0x2000
    4e10:	22c41028 	sbccs	r1, r4, #40	; 0x28
    4e14:	88040000 	stmdahi	r4, {}	; <UNPREDICTABLE>
    4e18:	00000053 	andeq	r0, r0, r3, asr r0
    4e1c:	102c2302 	eorne	r2, ip, r2, lsl #6
    4e20:	00002472 	andeq	r2, r0, r2, ror r4
    4e24:	00538b04 	subseq	r8, r3, r4, lsl #22
    4e28:	23020000 	movwcs	r0, #8192	; 0x2000
    4e2c:	23101030 	tstcs	r0, #48	; 0x30
    4e30:	8e040000 	cdphi	0, 0, cr0, cr4, cr0, {0}
    4e34:	000003e3 	andeq	r0, r0, r3, ror #7
    4e38:	10342302 	eorsne	r2, r4, r2, lsl #6
    4e3c:	00002492 	muleq	r0, r2, r4
    4e40:	03e39004 	mvneq	r9, #4
    4e44:	23020000 	movwcs	r0, #8192	; 0x2000
    4e48:	04110038 	ldreq	r0, [r1], #-56	; 0xffffffc8
    4e4c:	000002fd 	strdeq	r0, [r0], -sp
    4e50:	0023a803 	eoreq	sl, r3, r3, lsl #16
    4e54:	08910400 	ldmeq	r1, {sl}
    4e58:	0f000003 	svceq	0x00000003
    4e5c:	35970410 	ldrcc	r0, [r7, #1040]	; 0x410
    4e60:	10000004 	andne	r0, r0, r4
    4e64:	0000223f 	andeq	r2, r0, pc, lsr r2
    4e68:	00539904 	subseq	r9, r3, r4, lsl #18
    4e6c:	23020000 	movwcs	r0, #8192	; 0x2000
    4e70:	21df1000 	bicscs	r1, pc, r0
    4e74:	9f040000 	svcls	0x00040000
    4e78:	00000053 	andeq	r0, r0, r3, asr r0
    4e7c:	10042302 	andne	r2, r4, r2, lsl #6
    4e80:	00002030 	andeq	r2, r0, r0, lsr r0
    4e84:	0053a504 	subseq	sl, r3, r4, lsl #10
    4e88:	23020000 	movwcs	r0, #8192	; 0x2000
    4e8c:	253b1008 	ldrcs	r1, [fp, #-8]!
    4e90:	ac040000 	stcge	0, cr0, [r4], {-0}
    4e94:	00000053 	andeq	r0, r0, r3, asr r0
    4e98:	000c2302 	andeq	r2, ip, r2, lsl #6
    4e9c:	0021af03 	eoreq	sl, r1, r3, lsl #30
    4ea0:	f4b10400 			; <UNDEFINED> instruction: 0xf4b10400
    4ea4:	0f000003 	svceq	0x00000003
    4ea8:	c7b70424 	ldrgt	r0, [r7, r4, lsr #8]!
    4eac:	10000004 	andne	r0, r0, r4
    4eb0:	00002026 	andeq	r2, r0, r6, lsr #32
    4eb4:	0053b904 	subseq	fp, r3, r4, lsl #18
    4eb8:	23020000 	movwcs	r0, #8192	; 0x2000
    4ebc:	23df1000 	bicscs	r1, pc, #0
    4ec0:	bc040000 	stclt	0, cr0, [r4], {-0}
    4ec4:	00000053 	andeq	r0, r0, r3, asr r0
    4ec8:	10042302 	andne	r2, r4, r2, lsl #6
    4ecc:	000021f2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    4ed0:	0053bf04 	subseq	fp, r3, r4, lsl #30
    4ed4:	23020000 	movwcs	r0, #8192	; 0x2000
    4ed8:	22a61008 	adccs	r1, r6, #8
    4edc:	c2040000 	andgt	r0, r4, #0
    4ee0:	00000053 	andeq	r0, r0, r3, asr r0
    4ee4:	100c2302 	andne	r2, ip, r2, lsl #6
    4ee8:	00002010 	andeq	r2, r0, r0, lsl r0
    4eec:	0053c504 	subseq	ip, r3, r4, lsl #10
    4ef0:	23020000 	movwcs	r0, #8192	; 0x2000
    4ef4:	20a01010 	adccs	r1, r0, r0, lsl r0
    4ef8:	c8040000 	stmdagt	r4, {}	; <UNPREDICTABLE>
    4efc:	00000053 	andeq	r0, r0, r3, asr r0
    4f00:	10142302 	andsne	r2, r4, r2, lsl #6
    4f04:	000023c0 	andeq	r2, r0, r0, asr #7
    4f08:	0053cc04 	subseq	ip, r3, r4, lsl #24
    4f0c:	23020000 	movwcs	r0, #8192	; 0x2000
    4f10:	24d81018 	ldrbcs	r1, [r8], #24
    4f14:	d0040000 	andle	r0, r4, r0
    4f18:	000004c7 	andeq	r0, r0, r7, asr #9
    4f1c:	101c2302 	andsne	r2, ip, r2, lsl #6
    4f20:	0000251b 	andeq	r2, r0, fp, lsl r5
    4f24:	04c7d204 	strbeq	sp, [r7], #516	; 0x204
    4f28:	23020000 	movwcs	r0, #8192	; 0x2000
    4f2c:	04110020 	ldreq	r0, [r1], #-32	; 0xffffffe0
    4f30:	00000435 	andeq	r0, r0, r5, lsr r4
    4f34:	00250603 	eoreq	r0, r5, r3, lsl #12
    4f38:	40d30400 	sbcsmi	r0, r3, r0, lsl #8
    4f3c:	0f000004 	svceq	0x00000004
    4f40:	35d90418 	ldrbcc	r0, [r9, #1048]	; 0x418
    4f44:	10000005 	andne	r0, r0, r5
    4f48:	000023df 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    4f4c:	0053db04 	subseq	sp, r3, r4, lsl #22
    4f50:	23020000 	movwcs	r0, #8192	; 0x2000
    4f54:	20a01000 	adccs	r1, r0, r0
    4f58:	de040000 	cdple	0, 0, cr0, cr4, cr0, {0}
    4f5c:	00000053 	andeq	r0, r0, r3, asr r0
    4f60:	10042302 	andne	r2, r4, r2, lsl #6
    4f64:	000023c0 	andeq	r2, r0, r0, asr #7
    4f68:	0053e204 	subseq	lr, r3, r4, lsl #4
    4f6c:	23020000 	movwcs	r0, #8192	; 0x2000
    4f70:	24d81008 	ldrbcs	r1, [r8], #8
    4f74:	e7040000 	str	r0, [r4, -r0]
    4f78:	000004c7 	andeq	r0, r0, r7, asr #9
    4f7c:	100c2302 	andne	r2, ip, r2, lsl #6
    4f80:	0000251b 	andeq	r2, r0, fp, lsl r5
    4f84:	04c7e904 	strbeq	lr, [r7], #2308	; 0x904
    4f88:	23020000 	movwcs	r0, #8192	; 0x2000
    4f8c:	232b1010 	teqcs	fp, #16
    4f90:	eb040000 	bl	104f98 <__Stack_Size+0x104d98>
    4f94:	000004c7 	andeq	r0, r0, r7, asr #9
    4f98:	00142302 	andseq	r2, r4, r2, lsl #6
    4f9c:	00210203 	eoreq	r0, r1, r3, lsl #4
    4fa0:	d8ec0400 	stmiale	ip!, {sl}^
    4fa4:	12000004 	andne	r0, r0, #4
    4fa8:	00214b01 	eoreq	r4, r1, r1, lsl #22
    4fac:	01660100 	cmneq	r6, r0, lsl #2
    4fb0:	08003c00 	stmdaeq	r0, {sl, fp, ip, sp}
    4fb4:	08003c58 	stmdaeq	r0, {r3, r4, r6, sl, fp, ip, sp}
    4fb8:	00002620 	andeq	r2, r0, r0, lsr #12
    4fbc:	00056901 	andeq	r6, r5, r1, lsl #18
    4fc0:	20261300 	eorcs	r1, r6, r0, lsl #6
    4fc4:	66010000 	strvs	r0, [r1], -r0
    4fc8:	00000053 	andeq	r0, r0, r3, asr r0
    4fcc:	00749102 	rsbseq	r9, r4, r2, lsl #2
    4fd0:	242e0112 	strtcs	r0, [lr], #-274	; 0xfffffeee
    4fd4:	81010000 	mrshi	r0, (UNDEF: 1)
    4fd8:	003c5801 	eorseq	r5, ip, r1, lsl #16
    4fdc:	003cbc08 	eorseq	fp, ip, r8, lsl #24
    4fe0:	00265808 	eoreq	r5, r6, r8, lsl #16
    4fe4:	05920100 	ldreq	r0, [r2, #256]	; 0x100
    4fe8:	26130000 	ldrcs	r0, [r3], -r0
    4fec:	01000020 	tsteq	r0, r0, lsr #32
    4ff0:	00005381 	andeq	r5, r0, r1, lsl #7
    4ff4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    4ff8:	6f011400 	svcvs	0x00011400
    4ffc:	01000023 	tsteq	r0, r3, lsr #32
    5000:	3cbc019e 	ldfccs	f0, [ip], #632	; 0x278
    5004:	3cf40800 	ldclcc	8, cr0, [r4]
    5008:	26900800 	ldrcs	r0, [r0], r0, lsl #16
    500c:	12010000 	andne	r0, r1, #0
    5010:	0024f501 	eoreq	pc, r4, r1, lsl #10
    5014:	01b00100 	lslseq	r0, r0, #2
    5018:	08003cf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, fp, ip, sp}
    501c:	08003e3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, fp, ip, sp}
    5020:	000026bc 			; <UNDEFINED> instruction: 0x000026bc
    5024:	0005d101 	andeq	sp, r5, r1, lsl #2
    5028:	24171300 	ldrcs	r1, [r7], #-768	; 0xfffffd00
    502c:	b0010000 	andlt	r0, r1, r0
    5030:	000005d1 	ldrdeq	r0, [r0], -r1
    5034:	00749102 	rsbseq	r9, r4, r2, lsl #2
    5038:	03e90411 	mvneq	r0, #285212672	; 0x11000000
    503c:	01150000 	tsteq	r5, r0
    5040:	00002059 	andeq	r2, r0, r9, asr r0
    5044:	01010601 	tsteq	r1, r1, lsl #12
    5048:	08003e3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, fp, ip, sp}
    504c:	08003f20 	stmdaeq	r0, {r5, r8, r9, sl, fp, ip, sp}
    5050:	000026f4 	strdeq	r2, [r0], -r4
    5054:	00062f01 	andeq	r2, r6, r1, lsl #30
    5058:	23941600 	orrscs	r1, r4, #0, 12
    505c:	06010000 	streq	r0, [r1], -r0
    5060:	00062f01 	andeq	r2, r6, r1, lsl #30
    5064:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    5068:	0020d917 	eoreq	sp, r0, r7, lsl r9
    506c:	01080100 	mrseq	r0, (UNDEF: 24)
    5070:	00000053 	andeq	r0, r0, r3, asr r0
    5074:	17749102 	ldrbne	r9, [r4, -r2, lsl #2]!
    5078:	00002008 	andeq	r2, r0, r8
    507c:	53010801 	movwpl	r0, #6145	; 0x1801
    5080:	02000000 	andeq	r0, r0, #0
    5084:	98177091 	ldmdals	r7, {r0, r4, r7, ip, sp, lr}
    5088:	01000020 	tsteq	r0, r0, lsr #32
    508c:	00530108 	subseq	r0, r3, r8, lsl #2
    5090:	91020000 	mrsls	r0, (UNDEF: 2)
    5094:	0411006c 	ldreq	r0, [r1], #-108	; 0xffffff94
    5098:	000004cd 	andeq	r0, r0, sp, asr #9
    509c:	22af0115 	adccs	r0, pc, #1073741829	; 0x40000005
    50a0:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    50a4:	3f200101 	svccc	0x00200101
    50a8:	3fe00800 	svccc	0x00e00800
    50ac:	272c0800 	strcs	r0, [ip, -r0, lsl #16]!
    50b0:	60010000 	andvs	r0, r1, r0
    50b4:	16000006 	strne	r0, [r0], -r6
    50b8:	000020b3 	strheq	r2, [r0], -r3
    50bc:	60014801 	andvs	r4, r1, r1, lsl #16
    50c0:	02000006 	andeq	r0, r0, #6
    50c4:	11007491 			; <UNDEFINED> instruction: 0x11007491
    50c8:	00053504 	andeq	r3, r5, r4, lsl #10
    50cc:	5e011500 	cfsh32pl	mvfx1, mvfx1, #0
    50d0:	01000021 	tsteq	r0, r1, lsr #32
    50d4:	e001017c 	and	r0, r1, ip, ror r1
    50d8:	e608003f 			; <UNDEFINED> instruction: 0xe608003f
    50dc:	64080040 	strvs	r0, [r8], #-64	; 0xffffffc0
    50e0:	01000027 	tsteq	r0, r7, lsr #32
    50e4:	00000691 	muleq	r0, r1, r6
    50e8:	00241716 	eoreq	r1, r4, r6, lsl r7
    50ec:	017c0100 	cmneq	ip, r0, lsl #2
    50f0:	000005d1 	ldrdeq	r0, [r0], -r1
    50f4:	00749102 	rsbseq	r9, r4, r2, lsl #2
    50f8:	22630115 	rsbcs	r0, r3, #1073741829	; 0x40000005
    50fc:	a2010000 	andge	r0, r1, #0
    5100:	40e80101 	rscmi	r0, r8, r1, lsl #2
    5104:	41820800 	orrmi	r0, r2, r0, lsl #16
    5108:	279c0800 	ldrcs	r0, [ip, r0, lsl #16]
    510c:	bc010000 	stclt	0, cr0, [r1], {-0}
    5110:	16000006 	strne	r0, [r0], -r6
    5114:	00002394 	muleq	r0, r4, r3
    5118:	2f01a201 	svccs	0x0001a201
    511c:	02000006 	andeq	r0, r0, #6
    5120:	15007491 	strne	r7, [r0, #-1169]	; 0xfffffb6f
    5124:	00211901 	eoreq	r1, r1, r1, lsl #18
    5128:	01bc0100 			; <UNDEFINED> instruction: 0x01bc0100
    512c:	00418401 	subeq	r8, r1, r1, lsl #8
    5130:	00422608 	subeq	r2, r2, r8, lsl #12
    5134:	0027d408 	eoreq	sp, r7, r8, lsl #8
    5138:	06e70100 	strbteq	r0, [r7], r0, lsl #2
    513c:	b3160000 	tstlt	r6, #0
    5140:	01000020 	tsteq	r0, r0, lsr #32
    5144:	066001bc 			; <UNDEFINED> instruction: 0x066001bc
    5148:	91020000 	mrsls	r0, (UNDEF: 2)
    514c:	01150074 	tsteq	r5, r4, ror r0
    5150:	00002462 	andeq	r2, r0, r2, ror #8
    5154:	0101db01 	tsteq	r1, r1, lsl #22
    5158:	08004228 	stmdaeq	r0, {r3, r5, r9, lr}
    515c:	0800427c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, lr}
    5160:	0000280c 	andeq	r2, r0, ip, lsl #16
    5164:	00072101 	andeq	r2, r7, r1, lsl #2
    5168:	20261600 	eorcs	r1, r6, r0, lsl #12
    516c:	db010000 	blle	45174 <__Stack_Size+0x44f74>
    5170:	00005301 	andeq	r5, r0, r1, lsl #6
    5174:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    5178:	0003f416 	andeq	pc, r3, r6, lsl r4	; <UNPREDICTABLE>
    517c:	01db0100 	bicseq	r0, fp, r0, lsl #2
    5180:	000000e1 	andeq	r0, r0, r1, ror #1
    5184:	00739102 	rsbseq	r9, r3, r2, lsl #2
    5188:	21340115 	teqcs	r4, r5, lsl r1
    518c:	f5010000 			; <UNDEFINED> instruction: 0xf5010000
    5190:	427c0101 	rsbsmi	r0, ip, #1073741824	; 0x40000000
    5194:	42e80800 	rscmi	r0, r8, #0, 16
    5198:	28440800 	stmdacs	r4, {fp}^
    519c:	5b010000 	blpl	451a4 <__Stack_Size+0x44fa4>
    51a0:	16000007 	strne	r0, [r0], -r7
    51a4:	00002026 	andeq	r2, r0, r6, lsr #32
    51a8:	5301f501 	movwpl	pc, #5377	; 0x1501	; <UNPREDICTABLE>
    51ac:	02000000 	andeq	r0, r0, #0
    51b0:	f4167491 			; <UNDEFINED> instruction: 0xf4167491
    51b4:	01000003 	tsteq	r0, r3
    51b8:	00e101f5 	strdeq	r0, [r1], #21	; <UNPREDICTABLE>
    51bc:	91020000 	mrsls	r0, (UNDEF: 2)
    51c0:	01150073 	tsteq	r5, r3, ror r0
    51c4:	0000221b 	andeq	r2, r0, fp, lsl r2
    51c8:	01021a01 	tsteq	r2, r1, lsl #20
    51cc:	080042e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, lr}
    51d0:	08004324 	stmdaeq	r0, {r2, r5, r8, r9, lr}
    51d4:	0000287c 	andeq	r2, r0, ip, ror r8
    51d8:	00078601 	andeq	r8, r7, r1, lsl #12
    51dc:	03f41600 	mvnseq	r1, #0, 12
    51e0:	1a010000 	bne	451e8 <__Stack_Size+0x44fe8>
    51e4:	0000e102 	andeq	lr, r0, r2, lsl #2
    51e8:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    51ec:	82011500 	andhi	r1, r1, #0, 10
    51f0:	01000024 	tsteq	r0, r4, lsr #32
    51f4:	24010234 	strcs	r0, [r1], #-564	; 0xfffffdcc
    51f8:	90080043 	andls	r0, r8, r3, asr #32
    51fc:	b4080043 	strlt	r0, [r8], #-67	; 0xffffffbd
    5200:	01000028 	tsteq	r0, r8, lsr #32
    5204:	000007c0 	andeq	r0, r0, r0, asr #15
    5208:	00202616 	eoreq	r2, r0, r6, lsl r6
    520c:	02340100 	eorseq	r0, r4, #0, 2
    5210:	00000053 	andeq	r0, r0, r3, asr r0
    5214:	16749102 	ldrbtne	r9, [r4], -r2, lsl #2
    5218:	000003f4 	strdeq	r0, [r0], -r4
    521c:	e1023401 	tst	r2, r1, lsl #8
    5220:	02000000 	andeq	r0, r0, #0
    5224:	18007391 	stmdane	r0, {r0, r4, r7, r8, r9, ip, sp, lr}
    5228:	0020e001 	eoreq	lr, r0, r1
    522c:	025b0100 	subseq	r0, fp, #0, 2
    5230:	00005301 	andeq	r5, r0, r1, lsl #6
    5234:	00439000 	subeq	r9, r3, r0
    5238:	0043c808 	subeq	ip, r3, r8, lsl #16
    523c:	0028ec08 	eoreq	lr, r8, r8, lsl #24
    5240:	07fe0100 	ldrbeq	r0, [lr, r0, lsl #2]!
    5244:	26160000 	ldrcs	r0, [r6], -r0
    5248:	01000020 	tsteq	r0, r0, lsr #32
    524c:	0053025b 	subseq	r0, r3, fp, asr r2
    5250:	91020000 	mrsls	r0, (UNDEF: 2)
    5254:	23d8176c 	bicscs	r1, r8, #108, 14	; 0x1b00000
    5258:	5d010000 	stcpl	0, cr0, [r1, #-0]
    525c:	00005302 	andeq	r5, r0, r2, lsl #6
    5260:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    5264:	d1011500 	tstle	r1, r0, lsl #10
    5268:	01000021 	tsteq	r0, r1, lsr #32
    526c:	c801027d 	stmdagt	r1, {r0, r2, r3, r4, r5, r6, r9}
    5270:	6c080043 	stcvs	0, cr0, [r8], {67}	; 0x43
    5274:	24080044 	strcs	r0, [r8], #-68	; 0xffffffbc
    5278:	01000029 	tsteq	r0, r9, lsr #32
    527c:	00000847 	andeq	r0, r0, r7, asr #16
    5280:	00202616 	eoreq	r2, r0, r6, lsl r6
    5284:	027d0100 	rsbseq	r0, sp, #0, 2
    5288:	00000053 	andeq	r0, r0, r3, asr r0
    528c:	16749102 	ldrbtne	r9, [r4], -r2, lsl #2
    5290:	00002043 	andeq	r2, r0, r3, asr #32
    5294:	53027d01 	movwpl	r7, #11521	; 0x2d01
    5298:	02000000 	andeq	r0, r0, #0
    529c:	f4167091 			; <UNDEFINED> instruction: 0xf4167091
    52a0:	01000003 	tsteq	r0, r3
    52a4:	00e1027d 	rsceq	r0, r1, sp, ror r2
    52a8:	91020000 	mrsls	r0, (UNDEF: 2)
    52ac:	0118006f 	tsteq	r8, pc, rrx
    52b0:	00002175 	andeq	r2, r0, r5, ror r1
    52b4:	0102b901 	tsteq	r2, r1, lsl #18
    52b8:	000000b3 	strheq	r0, [r0], -r3
    52bc:	0800446c 	stmdaeq	r0, {r2, r3, r5, r6, sl, lr}
    52c0:	080044d8 	stmdaeq	r0, {r3, r4, r6, r7, sl, lr}
    52c4:	0000295c 	andeq	r2, r0, ip, asr r9
    52c8:	0008a301 	andeq	sl, r8, r1, lsl #6
    52cc:	20261600 	eorcs	r1, r6, r0, lsl #12
    52d0:	b9010000 	stmdblt	r1, {}	; <UNPREDICTABLE>
    52d4:	00005302 	andeq	r5, r0, r2, lsl #6
    52d8:	6c910200 	lfmvs	f0, 4, [r1], {0}
    52dc:	00214116 	eoreq	r4, r1, r6, lsl r1
    52e0:	02b90100 	adcseq	r0, r9, #0, 2
    52e4:	00000053 	andeq	r0, r0, r3, asr r0
    52e8:	17689102 	strbne	r9, [r8, -r2, lsl #2]!
    52ec:	00000fe1 	andeq	r0, r0, r1, ror #31
    52f0:	b302bb01 	movwlt	fp, #11009	; 0x2b01
    52f4:	02000000 	andeq	r0, r0, #0
    52f8:	d2177791 	andsle	r7, r7, #38010880	; 0x2440000
    52fc:	01000023 	tsteq	r0, r3, lsr #32
    5300:	005302bc 	ldrheq	r0, [r3], #-44	; 0xffffffd4
    5304:	91020000 	mrsls	r0, (UNDEF: 2)
    5308:	01150070 	tsteq	r5, r0, ror r0
    530c:	00002360 	andeq	r2, r0, r0, ror #6
    5310:	0102eb01 	tsteq	r2, r1, lsl #22
    5314:	080044d8 	stmdaeq	r0, {r3, r4, r6, r7, sl, lr}
    5318:	0800453c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, lr}
    531c:	00002994 	muleq	r0, r4, r9
    5320:	0008dd01 	andeq	sp, r8, r1, lsl #26
    5324:	20261600 	eorcs	r1, r6, r0, lsl #12
    5328:	eb010000 	bl	45330 <__Stack_Size+0x45130>
    532c:	00005302 	andeq	r5, r0, r2, lsl #6
    5330:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    5334:	00214116 	eoreq	r4, r1, r6, lsl r1
    5338:	02eb0100 	rsceq	r0, fp, #0, 2
    533c:	00000053 	andeq	r0, r0, r3, asr r0
    5340:	00709102 	rsbseq	r9, r0, r2, lsl #2
    5344:	1ff70118 	svcne	0x00f70118
    5348:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    534c:	00bf0103 	adcseq	r0, pc, r3, lsl #2
    5350:	453c0000 	ldrmi	r0, [ip, #-0]!
    5354:	45cc0800 	strbmi	r0, [ip, #2048]	; 0x800
    5358:	29cc0800 	stmibcs	ip, {fp}^
    535c:	57010000 	strpl	r0, [r1, -r0]
    5360:	16000009 	strne	r0, [r0], -r9
    5364:	00002026 	andeq	r2, r0, r6, lsr #32
    5368:	53030e01 	movwpl	r0, #15873	; 0x3e01
    536c:	02000000 	andeq	r0, r0, #0
    5370:	43166491 	tstmi	r6, #-1862270976	; 0x91000000
    5374:	01000020 	tsteq	r0, r0, lsr #32
    5378:	0053030e 	subseq	r0, r3, lr, lsl #6
    537c:	91020000 	mrsls	r0, (UNDEF: 2)
    5380:	0fe11760 	svceq	0x00e11760
    5384:	10010000 	andne	r0, r1, r0
    5388:	0000bf03 	andeq	fp, r0, r3, lsl #30
    538c:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    5390:	0023d217 	eoreq	sp, r3, r7, lsl r2
    5394:	03110100 	tsteq	r1, #0, 2
    5398:	00000053 	andeq	r0, r0, r3, asr r0
    539c:	17709102 	ldrbne	r9, [r0, -r2, lsl #2]!
    53a0:	00000fe2 	andeq	r0, r0, r2, ror #31
    53a4:	53031101 	movwpl	r1, #12545	; 0x3101
    53a8:	02000000 	andeq	r0, r0, #0
    53ac:	57176c91 			; <UNDEFINED> instruction: 0x57176c91
    53b0:	01000023 	tsteq	r0, r3, lsr #32
    53b4:	00530311 	subseq	r0, r3, r1, lsl r3
    53b8:	91020000 	mrsls	r0, (UNDEF: 2)
    53bc:	01150068 	tsteq	r5, r8, rrx
    53c0:	00002400 	andeq	r2, r0, r0, lsl #8
    53c4:	01034101 	tsteq	r3, r1, lsl #2
    53c8:	080045cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, lr}
    53cc:	0800463c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, lr}
    53d0:	00002a04 	andeq	r2, r0, r4, lsl #20
    53d4:	00099101 	andeq	r9, r9, r1, lsl #2
    53d8:	20261600 	eorcs	r1, r6, r0, lsl #12
    53dc:	41010000 	mrsmi	r0, (UNDEF: 1)
    53e0:	00005303 	andeq	r5, r0, r3, lsl #6
    53e4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    53e8:	00204316 	eoreq	r4, r0, r6, lsl r3
    53ec:	03410100 	movteq	r0, #4352	; 0x1100
    53f0:	00000053 	andeq	r0, r0, r3, asr r0
    53f4:	00709102 	rsbseq	r9, r0, r2, lsl #2
    53f8:	00026419 	andeq	r6, r2, r9, lsl r4
    53fc:	06ce0500 	strbeq	r0, [lr], r0, lsl #10
    5400:	0000099f 	muleq	r0, pc, r9	; <UNPREDICTABLE>
    5404:	73070101 	movwvc	r0, #28929	; 0x7101
    5408:	00000000 	andeq	r0, r0, r0
    540c:	0000072a 	andeq	r0, r0, sl, lsr #14
    5410:	12a50002 	adcne	r0, r5, #2
    5414:	01040000 	mrseq	r0, (UNDEF: 4)
    5418:	00000165 	andeq	r0, r0, r5, ror #2
    541c:	00274301 	eoreq	r4, r7, r1, lsl #6
    5420:	0000ba00 	andeq	fp, r0, r0, lsl #20
    5424:	00463c00 	subeq	r3, r6, r0, lsl #24
    5428:	004ce808 	subeq	lr, ip, r8, lsl #16
    542c:	0016b808 	andseq	fp, r6, r8, lsl #16
    5430:	06010200 	streq	r0, [r1], -r0, lsl #4
    5434:	000000a0 	andeq	r0, r0, r0, lsr #1
    5438:	00011c03 	andeq	r1, r1, r3, lsl #24
    543c:	372a0200 	strcc	r0, [sl, -r0, lsl #4]!
    5440:	02000000 	andeq	r0, r0, #0
    5444:	009e0801 	addseq	r0, lr, r1, lsl #16
    5448:	02020000 	andeq	r0, r2, #0
    544c:	00018605 	andeq	r8, r1, r5, lsl #12
    5450:	01900300 	orrseq	r0, r0, r0, lsl #6
    5454:	36020000 	strcc	r0, [r2], -r0
    5458:	00000050 	andeq	r0, r0, r0, asr r0
    545c:	dc070202 	sfmle	f0, 4, [r7], {2}
    5460:	02000000 	andeq	r0, r0, #0
    5464:	01480504 	cmpeq	r8, r4, lsl #10
    5468:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    546c:	02000001 	andeq	r0, r0, #1
    5470:	00006950 	andeq	r6, r0, r0, asr r9
    5474:	07040200 	streq	r0, [r4, -r0, lsl #4]
    5478:	0000010a 	andeq	r0, r0, sl, lsl #2
    547c:	43050802 	movwmi	r0, #22530	; 0x5802
    5480:	02000001 	andeq	r0, r0, #1
    5484:	01050708 	tsteq	r5, r8, lsl #14
    5488:	04040000 	streq	r0, [r4], #-0
    548c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    5490:	07040200 	streq	r0, [r4, -r0, lsl #4]
    5494:	0000010f 	andeq	r0, r0, pc, lsl #2
    5498:	b8070402 	stmdalt	r7, {r1, sl}
    549c:	05000002 	streq	r0, [r0, #-2]
    54a0:	0000005e 	andeq	r0, r0, lr, asr r0
    54a4:	00005e06 	andeq	r5, r0, r6, lsl #28
    54a8:	0000a800 	andeq	sl, r0, r0, lsl #16
    54ac:	008c0700 	addeq	r0, ip, r0, lsl #14
    54b0:	00030000 	andeq	r0, r3, r0
    54b4:	00387508 	eorseq	r7, r8, r8, lsl #10
    54b8:	2c01f903 	stccs	9, cr15, [r1], {3}
    54bc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    54c0:	02090301 	andeq	r0, r9, #67108864	; 0x4000000
    54c4:	000000c9 	andeq	r0, r0, r9, asr #1
    54c8:	0003160a 	andeq	r1, r3, sl, lsl #12
    54cc:	4c0a0000 	stcmi	0, cr0, [sl], {-0}
    54d0:	01000002 	tsteq	r0, r2
    54d4:	05160b00 	ldreq	r0, [r6, #-2816]	; 0xfffff500
    54d8:	09030000 	stmdbeq	r3, {}	; <UNPREDICTABLE>
    54dc:	0000b302 	andeq	fp, r0, r2, lsl #6
    54e0:	031c0c00 	tsteq	ip, #0, 24
    54e4:	014803e9 	smlaltteq	r0, r8, r9, r3
    54e8:	430d0000 	movwmi	r0, #53248	; 0xd000
    54ec:	03004c52 	movweq	r4, #3154	; 0xc52
    54f0:	009303eb 	addseq	r0, r3, fp, ror #7
    54f4:	23020000 	movwcs	r0, #8192	; 0x2000
    54f8:	52430d00 	subpl	r0, r3, #0, 26
    54fc:	ec030048 	stc	0, cr0, [r3], {72}	; 0x48
    5500:	00009303 	andeq	r9, r0, r3, lsl #6
    5504:	04230200 	strteq	r0, [r3], #-512	; 0xfffffe00
    5508:	5244490d 	subpl	r4, r4, #212992	; 0x34000
    550c:	03ed0300 	mvneq	r0, #0, 6
    5510:	00000093 	muleq	r0, r3, r0
    5514:	0d082302 	stceq	3, cr2, [r8, #-8]
    5518:	0052444f 	subseq	r4, r2, pc, asr #8
    551c:	9303ee03 	movwls	lr, #15875	; 0x3e03
    5520:	02000000 	andeq	r0, r0, #0
    5524:	2f0e0c23 	svccs	0x000e0c23
    5528:	03000002 	movweq	r0, #2
    552c:	009303ef 	addseq	r0, r3, pc, ror #7
    5530:	23020000 	movwcs	r0, #8192	; 0x2000
    5534:	52420d10 	subpl	r0, r2, #16, 26	; 0x400
    5538:	f0030052 			; <UNDEFINED> instruction: 0xf0030052
    553c:	00009303 	andeq	r9, r0, r3, lsl #6
    5540:	14230200 	strtne	r0, [r3], #-512	; 0xfffffe00
    5544:	0001e10e 	andeq	lr, r1, lr, lsl #2
    5548:	03f10300 	mvnseq	r0, #0, 6
    554c:	00000093 	muleq	r0, r3, r0
    5550:	00182302 	andseq	r2, r8, r2, lsl #6
    5554:	0002710b 	andeq	r7, r2, fp, lsl #2
    5558:	03f20300 	mvnseq	r0, #0, 6
    555c:	000000d5 	ldrdeq	r0, [r0], -r5
    5560:	f803200c 			; <UNDEFINED> instruction: 0xf803200c
    5564:	0001a903 	andeq	sl, r1, r3, lsl #18
    5568:	273e0e00 	ldrcs	r0, [lr, -r0, lsl #28]!
    556c:	fa030000 	blx	c5574 <__Stack_Size+0xc5374>
    5570:	00009303 	andeq	r9, r0, r3, lsl #6
    5574:	00230200 	eoreq	r0, r3, r0, lsl #4
    5578:	0027230e 	eoreq	r2, r7, lr, lsl #6
    557c:	03fb0300 	mvnseq	r0, #0, 6
    5580:	00000093 	muleq	r0, r3, r0
    5584:	0e042302 	cdpeq	3, 0, cr2, cr4, cr2, {0}
    5588:	0000261b 	andeq	r2, r0, fp, lsl r6
    558c:	a903fc03 	stmdbge	r3, {r0, r1, sl, fp, ip, sp, lr, pc}
    5590:	02000001 	andeq	r0, r0, #1
    5594:	d70e0823 	strle	r0, [lr, -r3, lsr #16]
    5598:	03000003 	movweq	r0, #3
    559c:	005e03fd 	ldrsheq	r0, [lr], #-61	; 0xffffffc3
    55a0:	23020000 	movwcs	r0, #8192	; 0x2000
    55a4:	26fb0e18 	usatcs	r0, #27, r8, lsl #28
    55a8:	fe030000 	cdp2	0, 0, cr0, cr3, cr0, {0}
    55ac:	00009303 	andeq	r9, r0, r3, lsl #6
    55b0:	1c230200 	sfmne	f0, 4, [r3], #-0
    55b4:	00980500 	addseq	r0, r8, r0, lsl #10
    55b8:	0c0b0000 	stceq	0, cr0, [fp], {-0}
    55bc:	03000027 	movweq	r0, #39	; 0x27
    55c0:	015403ff 	ldrsheq	r0, [r4, #-63]	; 0xffffffc1
    55c4:	010f0000 	mrseq	r0, CPSR
    55c8:	01d53b04 	bicseq	r3, r5, r4, lsl #22
    55cc:	530a0000 	movwpl	r0, #40960	; 0xa000
    55d0:	01000002 	tsteq	r0, r2
    55d4:	00027e0a 	andeq	r7, r2, sl, lsl #28
    55d8:	8e0a0200 	cdphi	2, 0, cr0, cr10, cr0, {0}
    55dc:	03000002 	movweq	r0, #2
    55e0:	03040300 	movweq	r0, #17152	; 0x4300
    55e4:	3f040000 	svccc	0x00040000
    55e8:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
    55ec:	4804010f 	stmdami	r4, {r0, r1, r2, r3, r8}
    55f0:	0000021a 	andeq	r0, r0, sl, lsl r2
    55f4:	0002f60a 	andeq	pc, r2, sl, lsl #12
    55f8:	e60a0000 	str	r0, [sl], -r0
    55fc:	04000001 	streq	r0, [r0], #-1
    5600:	0002210a 	andeq	r2, r2, sl, lsl #2
    5604:	340a2800 	strcc	r2, [sl], #-2048	; 0xfffff800
    5608:	c8000002 	stmdagt	r0, {r1}
    560c:	03270a00 	teqeq	r7, #0, 20
    5610:	0a140000 	beq	505618 <__Stack_Size+0x505418>
    5614:	000002d4 	ldrdeq	r0, [r0], -r4
    5618:	01fc0a10 	mvnseq	r0, r0, lsl sl
    561c:	0a1c0000 	beq	705624 <__Stack_Size+0x705424>
    5620:	0000029f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    5624:	38030018 	stmdacc	r3, {r3, r4}
    5628:	04000003 	streq	r0, [r0], #-3
    562c:	0001e050 	andeq	lr, r1, r0, asr r0
    5630:	04041000 	streq	r1, [r4], #-0
    5634:	0002585b 	andeq	r5, r2, fp, asr r8
    5638:	02af1100 	adceq	r1, pc, #0, 2
    563c:	5d040000 	stcpl	0, cr0, [r4, #-0]
    5640:	00000045 	andeq	r0, r0, r5, asr #32
    5644:	11002302 	tstne	r0, r2, lsl #6
    5648:	000001d6 	ldrdeq	r0, [r0], -r6
    564c:	01d56004 	bicseq	r6, r5, r4
    5650:	23020000 	movwcs	r0, #8192	; 0x2000
    5654:	02421102 	subeq	r1, r2, #-2147483648	; 0x80000000
    5658:	63040000 	movwvs	r0, #16384	; 0x4000
    565c:	0000021a 	andeq	r0, r0, sl, lsl r2
    5660:	00032302 	andeq	r2, r3, r2, lsl #6
    5664:	0002e503 	andeq	lr, r2, r3, lsl #10
    5668:	25650400 	strbcs	r0, [r5, #-1024]!	; 0xfffffc00
    566c:	0f000002 	svceq	0x00000002
    5670:	786d0401 	stmdavc	sp!, {r0, sl}^
    5674:	0a000002 	beq	5684 <__Stack_Size+0x5484>
    5678:	000025d4 	ldrdeq	r2, [r0], -r4
    567c:	258d0a00 	strcs	r0, [sp, #2560]	; 0xa00
    5680:	00010000 	andeq	r0, r1, r0
    5684:	00271903 	eoreq	r1, r7, r3, lsl #18
    5688:	636f0400 	cmnvs	pc, #0, 8
    568c:	12000002 	andne	r0, r0, #2
    5690:	00263a01 	eoreq	r3, r6, r1, lsl #20
    5694:	016c0100 	cmneq	ip, r0, lsl #2
    5698:	0800463c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, lr}
    569c:	08004754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, lr}
    56a0:	00002a3c 	andeq	r2, r0, ip, lsr sl
    56a4:	0002ac01 	andeq	sl, r2, r1, lsl #24
    56a8:	27281300 	strcs	r1, [r8, -r0, lsl #6]!
    56ac:	6c010000 	stcvs	0, cr0, [r1], {-0}
    56b0:	000002ac 	andeq	r0, r0, ip, lsr #5
    56b4:	00749102 	rsbseq	r9, r4, r2, lsl #2
    56b8:	01480414 	cmpeq	r8, r4, lsl r4
    56bc:	01150000 	tsteq	r5, r0
    56c0:	0000279c 	muleq	r0, ip, r7
    56c4:	54019f01 	strpl	r9, [r1], #-3841	; 0xfffff0ff
    56c8:	72080047 	andvc	r0, r8, #71	; 0x47
    56cc:	74080047 	strvc	r0, [r8], #-71	; 0xffffffb9
    56d0:	0100002a 	tsteq	r0, sl, lsr #32
    56d4:	26110116 			; <UNDEFINED> instruction: 0x26110116
    56d8:	ad010000 	stcge	0, cr0, [r1, #-0]
    56dc:	00477401 	subeq	r7, r7, r1, lsl #8
    56e0:	00492408 	subeq	r2, r9, r8, lsl #8
    56e4:	002aa008 	eoreq	sl, sl, r8
    56e8:	03530100 	cmpeq	r3, #0, 2
    56ec:	28130000 	ldmdacs	r3, {}	; <UNPREDICTABLE>
    56f0:	01000027 	tsteq	r0, r7, lsr #32
    56f4:	0002acad 	andeq	sl, r2, sp, lsr #25
    56f8:	5c910200 	lfmpl	f0, 4, [r1], {0}
    56fc:	00272e13 	eoreq	r2, r7, r3, lsl lr
    5700:	53ad0100 			; <UNDEFINED> instruction: 0x53ad0100
    5704:	02000003 	andeq	r0, r0, #3
    5708:	6a175891 	bvs	5db954 <__Stack_Size+0x5db754>
    570c:	01000027 	tsteq	r0, r7, lsr #32
    5710:	00005eaf 	andeq	r5, r0, pc, lsr #29
    5714:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    5718:	0026e017 	eoreq	lr, r6, r7, lsl r0
    571c:	5eaf0100 	fdvple	f0, f7, f0
    5720:	02000000 	andeq	r0, r0, #0
    5724:	86176891 			; <UNDEFINED> instruction: 0x86176891
    5728:	01000025 	tsteq	r0, r5, lsr #32
    572c:	00005eaf 	andeq	r5, r0, pc, lsr #29
    5730:	70910200 	addsvc	r0, r1, r0, lsl #4
    5734:	736f7018 	cmnvc	pc, #24
    5738:	5eaf0100 	fdvple	f0, f7, f0
    573c:	02000000 	andeq	r0, r0, #0
    5740:	c3176491 	tstgt	r7, #-1862270976	; 0x91000000
    5744:	01000007 	tsteq	r0, r7
    5748:	00005eb0 			; <UNDEFINED> instruction: 0x00005eb0
    574c:	6c910200 	lfmvs	f0, 4, [r1], {0}
    5750:	00262217 	eoreq	r2, r6, r7, lsl r2
    5754:	5eb00100 	frdpls	f0, f0, f0
    5758:	02000000 	andeq	r0, r0, #0
    575c:	14006091 	strne	r6, [r0], #-145	; 0xffffff6f
    5760:	00025804 	andeq	r5, r2, r4, lsl #16
    5764:	bd011900 	stclt	9, cr1, [r1, #-0]
    5768:	01000025 	tsteq	r0, r5, lsr #32
    576c:	2401010a 	strcs	r0, [r1], #-266	; 0xfffffef6
    5770:	4e080049 	cdpmi	0, 0, cr0, cr8, cr9, {2}
    5774:	d8080049 	stmdale	r8, {r0, r3, r6}
    5778:	0100002a 	tsteq	r0, sl, lsr #32
    577c:	00000384 	andeq	r0, r0, r4, lsl #7
    5780:	00272e1a 	eoreq	r2, r7, sl, lsl lr
    5784:	010a0100 	mrseq	r0, (UNDEF: 26)
    5788:	00000353 	andeq	r0, r0, r3, asr r3
    578c:	00749102 	rsbseq	r9, r4, r2, lsl #2
    5790:	265d011b 			; <UNDEFINED> instruction: 0x265d011b
    5794:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    5798:	002c0101 	eoreq	r0, ip, r1, lsl #2
    579c:	49500000 	ldmdbmi	r0, {}^	; <UNPREDICTABLE>
    57a0:	498a0800 	stmibmi	sl, {fp}
    57a4:	2b100800 	blcs	4077ac <__Stack_Size+0x4075ac>
    57a8:	d1010000 	mrsle	r0, (UNDEF: 1)
    57ac:	1a000003 	bne	57c0 <__Stack_Size+0x55c0>
    57b0:	00002728 	andeq	r2, r0, r8, lsr #14
    57b4:	ac011901 	stcge	9, cr1, [r1], {1}
    57b8:	02000002 	andeq	r0, r0, #2
    57bc:	af1a6c91 	svcge	0x001a6c91
    57c0:	01000002 	tsteq	r0, r2
    57c4:	00450119 	subeq	r0, r5, r9, lsl r1
    57c8:	91020000 	mrsls	r0, (UNDEF: 2)
    57cc:	0fe11c6a 	svceq	0x00e11c6a
    57d0:	1b010000 	blne	457d8 <__Stack_Size+0x455d8>
    57d4:	00002c01 	andeq	r2, r0, r1, lsl #24
    57d8:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    57dc:	b2011b00 	andlt	r1, r1, #0, 22
    57e0:	01000026 	tsteq	r0, r6, lsr #32
    57e4:	45010131 	strmi	r0, [r1, #-305]	; 0xfffffecf
    57e8:	8c000000 	stchi	0, cr0, [r0], {-0}
    57ec:	a6080049 	strge	r0, [r8], -r9, asr #32
    57f0:	48080049 	stmdami	r8, {r0, r3, r6}
    57f4:	0100002b 	tsteq	r0, fp, lsr #32
    57f8:	00000400 	andeq	r0, r0, r0, lsl #8
    57fc:	0027281a 	eoreq	r2, r7, sl, lsl r8
    5800:	01310100 	teqeq	r1, r0, lsl #2
    5804:	000002ac 	andeq	r0, r0, ip, lsr #5
    5808:	00749102 	rsbseq	r9, r4, r2, lsl #2
    580c:	2785011b 	usada8cs	r5, fp, r1, r0
    5810:	40010000 	andmi	r0, r1, r0
    5814:	002c0101 	eoreq	r0, ip, r1, lsl #2
    5818:	49a80000 	stmibmi	r8!, {}	; <UNPREDICTABLE>
    581c:	49e20800 	stmibmi	r2!, {fp}^
    5820:	2b800800 	blcs	fe007828 <BootRAM+0xc1f7fc9>
    5824:	4d010000 	stcmi	0, cr0, [r1, #-0]
    5828:	1a000004 	bne	5840 <__Stack_Size+0x5640>
    582c:	00002728 	andeq	r2, r0, r8, lsr #14
    5830:	ac014001 	stcge	0, cr4, [r1], {1}
    5834:	02000002 	andeq	r0, r0, #2
    5838:	af1a6c91 	svcge	0x001a6c91
    583c:	01000002 	tsteq	r0, r2
    5840:	00450140 	subeq	r0, r5, r0, asr #2
    5844:	91020000 	mrsls	r0, (UNDEF: 2)
    5848:	0fe11c6a 	svceq	0x00e11c6a
    584c:	42010000 	andmi	r0, r1, #0
    5850:	00002c01 	andeq	r2, r0, r1, lsl #24
    5854:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    5858:	95011b00 	strls	r1, [r1, #-2816]	; 0xfffff500
    585c:	01000025 	tsteq	r0, r5, lsr #32
    5860:	45010157 	strmi	r0, [r1, #-343]	; 0xfffffea9
    5864:	e4000000 	str	r0, [r0], #-0
    5868:	fe080049 	cdp2	0, 0, cr0, cr8, cr9, {2}
    586c:	b8080049 	stmdalt	r8, {r0, r3, r6}
    5870:	0100002b 	tsteq	r0, fp, lsr #32
    5874:	0000047c 	andeq	r0, r0, ip, ror r4
    5878:	0027281a 	eoreq	r2, r7, sl, lsl r8
    587c:	01570100 	cmpeq	r7, r0, lsl #2
    5880:	000002ac 	andeq	r0, r0, ip, lsr #5
    5884:	00749102 	rsbseq	r9, r4, r2, lsl #2
    5888:	26040119 			; <UNDEFINED> instruction: 0x26040119
    588c:	66010000 	strvs	r0, [r1], -r0
    5890:	4a000101 	bmi	5c9c <__Stack_Size+0x5a9c>
    5894:	4a1c0800 	bmi	70789c <__Stack_Size+0x70769c>
    5898:	2bf00800 	blcs	ffc078a0 <BootRAM+0xddf8041>
    589c:	b6010000 	strlt	r0, [r1], -r0
    58a0:	1a000004 	bne	58b8 <__Stack_Size+0x56b8>
    58a4:	00002728 	andeq	r2, r0, r8, lsr #14
    58a8:	ac016601 	stcge	6, cr6, [r1], {1}
    58ac:	02000002 	andeq	r0, r0, #2
    58b0:	af1a7491 	svcge	0x001a7491
    58b4:	01000002 	tsteq	r0, r2
    58b8:	00450166 	subeq	r0, r5, r6, ror #2
    58bc:	91020000 	mrsls	r0, (UNDEF: 2)
    58c0:	01190072 	tsteq	r9, r2, ror r0
    58c4:	00002776 	andeq	r2, r0, r6, ror r7
    58c8:	01017601 	tsteq	r1, r1, lsl #12
    58cc:	08004a1c 	stmdaeq	r0, {r2, r3, r4, r9, fp, lr}
    58d0:	08004a38 	stmdaeq	r0, {r3, r4, r5, r9, fp, lr}
    58d4:	00002c28 	andeq	r2, r0, r8, lsr #24
    58d8:	0004f001 	andeq	pc, r4, r1
    58dc:	27281a00 	strcs	r1, [r8, -r0, lsl #20]!
    58e0:	76010000 	strvc	r0, [r1], -r0
    58e4:	0002ac01 	andeq	sl, r2, r1, lsl #24
    58e8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    58ec:	0002af1a 	andeq	sl, r2, sl, lsl pc
    58f0:	01760100 	cmneq	r6, r0, lsl #2
    58f4:	00000045 	andeq	r0, r0, r5, asr #32
    58f8:	00729102 	rsbseq	r9, r2, r2, lsl #2
    58fc:	25de0119 	ldrbcs	r0, [lr, #281]	; 0x119
    5900:	8a010000 	bhi	45908 <__Stack_Size+0x45708>
    5904:	4a380101 	bmi	e05d10 <__Stack_Size+0xe05b10>
    5908:	4a660800 	bmi	1987910 <__Stack_Size+0x1987710>
    590c:	2c600800 	stclcs	8, cr0, [r0], #-0
    5910:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    5914:	1a000005 	bne	5930 <__Stack_Size+0x5730>
    5918:	00002728 	andeq	r2, r0, r8, lsr #14
    591c:	ac018a01 	stcge	10, cr8, [r1], {1}
    5920:	02000002 	andeq	r0, r0, #2
    5924:	af1a7491 	svcge	0x001a7491
    5928:	01000002 	tsteq	r0, r2
    592c:	0045018a 	subeq	r0, r5, sl, lsl #3
    5930:	91020000 	mrsls	r0, (UNDEF: 2)
    5934:	25cd1a72 	strbcs	r1, [sp, #2674]	; 0xa72
    5938:	8a010000 	bhi	45940 <__Stack_Size+0x45740>
    593c:	00027801 	andeq	r7, r2, r1, lsl #16
    5940:	71910200 	orrsvc	r0, r1, r0, lsl #4
    5944:	eb011900 	bl	4bd4c <__Stack_Size+0x4bb4c>
    5948:	01000026 	tsteq	r0, r6, lsr #32
    594c:	680101a1 	stmdavs	r1, {r0, r5, r7, r8}
    5950:	8408004a 	strhi	r0, [r8], #-74	; 0xffffffb6
    5954:	9808004a 	stmdals	r8, {r1, r3, r6}
    5958:	0100002c 	tsteq	r0, ip, lsr #32
    595c:	00000573 	andeq	r0, r0, r3, ror r5
    5960:	0027281a 	eoreq	r2, r7, sl, lsl r8
    5964:	01a10100 			; <UNDEFINED> instruction: 0x01a10100
    5968:	000002ac 	andeq	r0, r0, ip, lsr #5
    596c:	1a749102 	bne	1d29d7c <__Stack_Size+0x1d29b7c>
    5970:	00002687 	andeq	r2, r0, r7, lsl #13
    5974:	4501a101 	strmi	sl, [r1, #-257]	; 0xfffffeff
    5978:	02000000 	andeq	r0, r0, #0
    597c:	19007291 	stmdbne	r0, {r0, r4, r7, r9, ip, sp, lr}
    5980:	0026cd01 	eoreq	ip, r6, r1, lsl #26
    5984:	01b00100 	lslseq	r0, r0, #2
    5988:	004a8401 	subeq	r8, sl, r1, lsl #8
    598c:	004ac608 	subeq	ip, sl, r8, lsl #12
    5990:	002cd008 	eoreq	sp, ip, r8
    5994:	05bc0100 	ldreq	r0, [ip, #256]!	; 0x100
    5998:	281a0000 	ldmdacs	sl, {}	; <UNPREDICTABLE>
    599c:	01000027 	tsteq	r0, r7, lsr #32
    59a0:	02ac01b0 	adceq	r0, ip, #176, 2	; 0x2c
    59a4:	91020000 	mrsls	r0, (UNDEF: 2)
    59a8:	02af1a6c 	adceq	r1, pc, #108, 20	; 0x6c000
    59ac:	b0010000 	andlt	r0, r1, r0
    59b0:	00004501 	andeq	r4, r0, r1, lsl #10
    59b4:	6a910200 	bvs	fe4461bc <BootRAM+0xc63695d>
    59b8:	706d741d 	rsbvc	r7, sp, sp, lsl r4
    59bc:	01b20100 			; <UNDEFINED> instruction: 0x01b20100
    59c0:	0000005e 	andeq	r0, r0, lr, asr r0
    59c4:	00749102 	rsbseq	r9, r4, r2, lsl #2
    59c8:	26460119 			; <UNDEFINED> instruction: 0x26460119
    59cc:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    59d0:	4ac80101 	bmi	ff205ddc <BootRAM+0xd3f657d>
    59d4:	4b140800 	blmi	5079dc <__Stack_Size+0x5077dc>
    59d8:	2d080800 	stccs	8, cr0, [r8, #-0]
    59dc:	05010000 	streq	r0, [r1, #-0]
    59e0:	1a000006 	bne	5a00 <__Stack_Size+0x5800>
    59e4:	0000262a 	andeq	r2, r0, sl, lsr #12
    59e8:	2c01ce01 	stccs	14, cr12, [r1], {1}
    59ec:	02000000 	andeq	r0, r0, #0
    59f0:	a31a6f91 	tstge	sl, #580	; 0x244
    59f4:	01000026 	tsteq	r0, r6, lsr #32
    59f8:	002c01ce 	eoreq	r0, ip, lr, asr #3
    59fc:	91020000 	mrsls	r0, (UNDEF: 2)
    5a00:	07c31c6e 	strbeq	r1, [r3, lr, ror #24]
    5a04:	d0010000 	andle	r0, r1, r0
    5a08:	00005e01 	andeq	r5, r0, r1, lsl #28
    5a0c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    5a10:	a9011900 	stmdbge	r1, {r8, fp, ip}
    5a14:	01000025 	tsteq	r0, r5, lsr #32
    5a18:	140101e3 	strne	r0, [r1], #-483	; 0xfffffe1d
    5a1c:	3408004b 	strcc	r0, [r8], #-75	; 0xffffffb5
    5a20:	4008004b 	andmi	r0, r8, fp, asr #32
    5a24:	0100002d 	tsteq	r0, sp, lsr #32
    5a28:	00000630 	andeq	r0, r0, r0, lsr r6
    5a2c:	0003f41a 	andeq	pc, r3, sl, lsl r4	; <UNPREDICTABLE>
    5a30:	01e30100 	mvneq	r0, r0, lsl #2
    5a34:	000000c9 	andeq	r0, r0, r9, asr #1
    5a38:	00779102 	rsbseq	r9, r7, r2, lsl #2
    5a3c:	268f0119 	pkhbtcs	r0, pc, r9, lsl #2	; <UNPREDICTABLE>
    5a40:	25010000 	strcs	r0, [r1, #-0]
    5a44:	4b340102 	blmi	d05e54 <__Stack_Size+0xd05c54>
    5a48:	4c340800 	ldcmi	8, cr0, [r4], #-0
    5a4c:	2d780800 	ldclcs	8, cr0, [r8, #-0]
    5a50:	a6010000 	strge	r0, [r1], -r0
    5a54:	1a000006 	bne	5a74 <__Stack_Size+0x5874>
    5a58:	00002701 	andeq	r2, r0, r1, lsl #14
    5a5c:	5e022501 	cfsh32pl	mvfx2, mvfx2, #1
    5a60:	02000000 	andeq	r0, r0, #0
    5a64:	f41a6491 			; <UNDEFINED> instruction: 0xf41a6491
    5a68:	01000003 	tsteq	r0, r3
    5a6c:	00c90225 	sbceq	r0, r9, r5, lsr #4
    5a70:	91020000 	mrsls	r0, (UNDEF: 2)
    5a74:	6d741d63 	ldclvs	13, cr1, [r4, #-396]!	; 0xfffffe74
    5a78:	27010070 	smlsdxcs	r1, r0, r0, r0
    5a7c:	00005e02 	andeq	r5, r0, r2, lsl #28
    5a80:	70910200 	addsvc	r0, r1, r0, lsl #4
    5a84:	0026f61c 	eoreq	pc, r6, ip, lsl r6	; <UNPREDICTABLE>
    5a88:	02270100 	eoreq	r0, r7, #0, 2
    5a8c:	0000005e 	andeq	r0, r0, lr, asr r0
    5a90:	1c6c9102 	stfnep	f1, [ip], #-8
    5a94:	000007c3 	andeq	r0, r0, r3, asr #15
    5a98:	5e022701 	cdppl	7, 0, cr2, cr2, cr1, {0}
    5a9c:	02000000 	andeq	r0, r0, #0
    5aa0:	c51c7491 	ldrgt	r7, [ip, #-1169]	; 0xfffffb6f
    5aa4:	01000026 	tsteq	r0, r6, lsr #32
    5aa8:	005e0227 	subseq	r0, lr, r7, lsr #4
    5aac:	91020000 	mrsls	r0, (UNDEF: 2)
    5ab0:	01190068 	tsteq	r9, r8, rrx
    5ab4:	00002673 	andeq	r2, r0, r3, ror r6
    5ab8:	01026101 	tsteq	r2, r1, lsl #2
    5abc:	08004c34 	stmdaeq	r0, {r2, r4, r5, sl, fp, lr}
    5ac0:	08004ccc 	stmdaeq	r0, {r2, r3, r6, r7, sl, fp, lr}
    5ac4:	00002db0 			; <UNDEFINED> instruction: 0x00002db0
    5ac8:	0006ef01 	andeq	lr, r6, r1, lsl #30
    5acc:	262a1a00 	strtcs	r1, [sl], -r0, lsl #20
    5ad0:	61010000 	mrsvs	r0, (UNDEF: 1)
    5ad4:	00002c02 	andeq	r2, r0, r2, lsl #24
    5ad8:	6f910200 	svcvs	0x00910200
    5adc:	0026a31a 	eoreq	sl, r6, sl, lsl r3
    5ae0:	02610100 	rsbeq	r0, r1, #0, 2
    5ae4:	0000002c 	andeq	r0, r0, ip, lsr #32
    5ae8:	1d6e9102 	stfnep	f1, [lr, #-8]!
    5aec:	00706d74 	rsbseq	r6, r0, r4, ror sp
    5af0:	5e026301 	cdppl	3, 0, cr6, cr2, cr1, {0}
    5af4:	02000000 	andeq	r0, r0, #0
    5af8:	19007491 	stmdbne	r0, {r0, r4, r7, sl, ip, sp, lr}
    5afc:	0027ac01 	eoreq	sl, r7, r1, lsl #24
    5b00:	02760100 	rsbseq	r0, r6, #0, 2
    5b04:	004ccc01 	subeq	ip, ip, r1, lsl #24
    5b08:	004ce808 	subeq	lr, ip, r8, lsl #16
    5b0c:	002de808 	eoreq	lr, sp, r8, lsl #16
    5b10:	071a0100 	ldreq	r0, [sl, -r0, lsl #2]
    5b14:	ec1a0000 	ldc	0, cr0, [sl], {-0}
    5b18:	01000025 	tsteq	r0, r5, lsr #32
    5b1c:	005e0276 	subseq	r0, lr, r6, ror r2
    5b20:	91020000 	mrsls	r0, (UNDEF: 2)
    5b24:	641e0074 	ldrvs	r0, [lr], #-116	; 0xffffff8c
    5b28:	05000002 	streq	r0, [r0, #-2]
    5b2c:	072806ce 	streq	r0, [r8, -lr, asr #13]!
    5b30:	01010000 	mrseq	r0, (UNDEF: 1)
    5b34:	00007e05 	andeq	r7, r0, r5, lsl #28
    5b38:	0baa0000 	bleq	fea85b40 <BootRAM+0xcc762e1>
    5b3c:	00020000 	andeq	r0, r2, r0
    5b40:	0000146f 	andeq	r1, r0, pc, ror #8
    5b44:	01650104 	cmneq	r5, r4, lsl #2
    5b48:	c2010000 	andgt	r0, r1, #0
    5b4c:	ba000028 	blt	5bf4 <__Stack_Size+0x59f4>
    5b50:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    5b54:	b808004c 	stmdalt	r8, {r2, r3, r6}
    5b58:	95080056 	strls	r0, [r8, #-86]	; 0xffffffaa
    5b5c:	02000018 	andeq	r0, r0, #24
    5b60:	00a00601 	adceq	r0, r0, r1, lsl #12
    5b64:	1c030000 	stcne	0, cr0, [r3], {-0}
    5b68:	02000001 	andeq	r0, r0, #1
    5b6c:	0000372a 	andeq	r3, r0, sl, lsr #14
    5b70:	08010200 	stmdaeq	r1, {r9}
    5b74:	0000009e 	muleq	r0, lr, r0
    5b78:	86050202 	strhi	r0, [r5], -r2, lsl #4
    5b7c:	03000001 	movweq	r0, #1
    5b80:	00000190 	muleq	r0, r0, r1
    5b84:	00503602 	subseq	r3, r0, r2, lsl #12
    5b88:	02020000 	andeq	r0, r2, #0
    5b8c:	0000dc07 	andeq	sp, r0, r7, lsl #24
    5b90:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    5b94:	00000148 	andeq	r0, r0, r8, asr #2
    5b98:	00019903 	andeq	r9, r1, r3, lsl #18
    5b9c:	69500200 	ldmdbvs	r0, {r9}^
    5ba0:	02000000 	andeq	r0, r0, #0
    5ba4:	010a0704 	tsteq	sl, r4, lsl #14
    5ba8:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    5bac:	00014305 	andeq	r4, r1, r5, lsl #6
    5bb0:	07080200 	streq	r0, [r8, -r0, lsl #4]
    5bb4:	00000105 	andeq	r0, r0, r5, lsl #2
    5bb8:	69050404 	stmdbvs	r5, {r2, sl}
    5bbc:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    5bc0:	010f0704 	tsteq	pc, r4, lsl #14
    5bc4:	04020000 	streq	r0, [r2], #-0
    5bc8:	0002b807 	andeq	fp, r2, r7, lsl #16
    5bcc:	005e0500 	subseq	r0, lr, r0, lsl #10
    5bd0:	45050000 	strmi	r0, [r5, #-0]
    5bd4:	06000000 	streq	r0, [r0], -r0
    5bd8:	02070301 	andeq	r0, r7, #67108864	; 0x4000000
    5bdc:	000000b3 	strheq	r0, [r0], -r3
    5be0:	0025d807 	eoreq	sp, r5, r7, lsl #16
    5be4:	53080000 	movwpl	r0, #32768	; 0x8000
    5be8:	01005445 	tsteq	r0, r5, asr #8
    5bec:	19910900 	ldmibne	r1, {r8, fp}
    5bf0:	07030000 	streq	r0, [r3, -r0]
    5bf4:	00009d02 	andeq	r9, r0, r2, lsl #26
    5bf8:	12180900 	andsne	r0, r8, #0, 18
    5bfc:	07030000 	streq	r0, [r3, -r0]
    5c00:	00009d02 	andeq	r9, r0, r2, lsl #26
    5c04:	03010600 	movweq	r0, #5632	; 0x1600
    5c08:	00e10209 	rsceq	r0, r1, r9, lsl #4
    5c0c:	16070000 	strne	r0, [r7], -r0
    5c10:	00000003 	andeq	r0, r0, r3
    5c14:	00024c07 	andeq	r4, r2, r7, lsl #24
    5c18:	09000100 	stmdbeq	r0, {r8}
    5c1c:	00000516 	andeq	r0, r0, r6, lsl r5
    5c20:	cb020903 	blgt	88034 <__Stack_Size+0x87e34>
    5c24:	06000000 	streq	r0, [r0], -r0
    5c28:	020c0301 	andeq	r0, ip, #67108864	; 0x4000000
    5c2c:	00000103 	andeq	r0, r0, r3, lsl #2
    5c30:	0029b607 	eoreq	fp, r9, r7, lsl #12
    5c34:	5a070000 	bpl	1c5c3c <__Stack_Size+0x1c5a3c>
    5c38:	01000029 	tsteq	r0, r9, lsr #32
    5c3c:	296d0900 	stmdbcs	sp!, {r8, fp}^
    5c40:	0c030000 	stceq	0, cr0, [r3], {-0}
    5c44:	0000ed02 	andeq	lr, r0, r2, lsl #26
    5c48:	03240a00 	teqeq	r4, #0, 20
    5c4c:	02260404 	eoreq	r0, r6, #4, 8	; 0x4000000
    5c50:	430b0000 	movwmi	r0, #45056	; 0xb000
    5c54:	03003152 	movweq	r3, #338	; 0x152
    5c58:	00980406 	addseq	r0, r8, r6, lsl #8
    5c5c:	23020000 	movwcs	r0, #8192	; 0x2000
    5c60:	03d70c00 	bicseq	r0, r7, #0, 24
    5c64:	07030000 	streq	r0, [r3, -r0]
    5c68:	00004504 	andeq	r4, r0, r4, lsl #10
    5c6c:	02230200 	eoreq	r0, r3, #0, 4
    5c70:	3252430b 	subscc	r4, r2, #738197504	; 0x2c000000
    5c74:	04080300 	streq	r0, [r8], #-768	; 0xfffffd00
    5c78:	00000098 	muleq	r0, r8, r0
    5c7c:	0c042302 	stceq	3, cr2, [r4], {2}
    5c80:	00000c6b 	andeq	r0, r0, fp, ror #24
    5c84:	45040903 	strmi	r0, [r4, #-2307]	; 0xfffff6fd
    5c88:	02000000 	andeq	r0, r0, #0
    5c8c:	b30c0623 	movwlt	r0, #50723	; 0xc623
    5c90:	0300002a 	movweq	r0, #42	; 0x2a
    5c94:	0098040a 	addseq	r0, r8, sl, lsl #8
    5c98:	23020000 	movwcs	r0, #8192	; 0x2000
    5c9c:	04cc0c08 	strbeq	r0, [ip], #3080	; 0xc08
    5ca0:	0b030000 	bleq	c5ca8 <__Stack_Size+0xc5aa8>
    5ca4:	00004504 	andeq	r4, r0, r4, lsl #10
    5ca8:	0a230200 	beq	8c64b0 <__Stack_Size+0x8c62b0>
    5cac:	002ab80c 	eoreq	fp, sl, ip, lsl #16
    5cb0:	040c0300 	streq	r0, [ip], #-768	; 0xfffffd00
    5cb4:	00000098 	muleq	r0, r8, r0
    5cb8:	0c0c2302 	stceq	3, cr2, [ip], {2}
    5cbc:	000004d6 	ldrdeq	r0, [r0], -r6
    5cc0:	45040d03 	strmi	r0, [r4, #-3331]	; 0xfffff2fd
    5cc4:	02000000 	andeq	r0, r0, #0
    5cc8:	440b0e23 	strmi	r0, [fp], #-3619	; 0xfffff1dd
    5ccc:	0e030052 	mcreq	0, 0, r0, cr3, cr2, {2}
    5cd0:	00009804 	andeq	r9, r0, r4, lsl #16
    5cd4:	10230200 	eorne	r0, r3, r0, lsl #4
    5cd8:	0004e00c 	andeq	lr, r4, ip
    5cdc:	040f0300 	streq	r0, [pc], #-768	; 5ce4 <__Stack_Size+0x5ae4>
    5ce0:	00000045 	andeq	r0, r0, r5, asr #32
    5ce4:	0b122302 	bleq	48e8f4 <__Stack_Size+0x48e6f4>
    5ce8:	00315253 	eorseq	r5, r1, r3, asr r2
    5cec:	98041003 	stmdals	r4, {r0, r1, ip}
    5cf0:	02000000 	andeq	r0, r0, #0
    5cf4:	ea0c1423 	b	30ad88 <__Stack_Size+0x30ab88>
    5cf8:	03000004 	movweq	r0, #4
    5cfc:	00450411 	subeq	r0, r5, r1, lsl r4
    5d00:	23020000 	movwcs	r0, #8192	; 0x2000
    5d04:	52530b16 	subspl	r0, r3, #22528	; 0x5800
    5d08:	12030032 	andne	r0, r3, #50	; 0x32
    5d0c:	00009804 	andeq	r9, r0, r4, lsl #16
    5d10:	18230200 	stmdane	r3!, {r9}
    5d14:	000c750c 	andeq	r7, ip, ip, lsl #10
    5d18:	04130300 	ldreq	r0, [r3], #-768	; 0xfffffd00
    5d1c:	00000045 	andeq	r0, r0, r5, asr #32
    5d20:	0b1a2302 	bleq	68e930 <__Stack_Size+0x68e730>
    5d24:	00524343 	subseq	r4, r2, r3, asr #6
    5d28:	98041403 	stmdals	r4, {r0, r1, sl, ip}
    5d2c:	02000000 	andeq	r0, r0, #0
    5d30:	e10c1c23 	tst	ip, r3, lsr #24
    5d34:	0300000d 	movweq	r0, #13
    5d38:	00450415 	subeq	r0, r5, r5, lsl r4
    5d3c:	23020000 	movwcs	r0, #8192	; 0x2000
    5d40:	2ac50c1e 	bcs	ff148dc0 <BootRAM+0xd339561>
    5d44:	16030000 	strne	r0, [r3], -r0
    5d48:	00009804 	andeq	r9, r0, r4, lsl #16
    5d4c:	20230200 	eorcs	r0, r3, r0, lsl #4
    5d50:	000c7f0c 	andeq	r7, ip, ip, lsl #30
    5d54:	04170300 	ldreq	r0, [r7], #-768	; 0xfffffd00
    5d58:	00000045 	andeq	r0, r0, r5, asr #32
    5d5c:	00222302 	eoreq	r2, r2, r2, lsl #6
    5d60:	0029bc09 	eoreq	fp, r9, r9, lsl #24
    5d64:	04180300 	ldreq	r0, [r8], #-768	; 0xfffffd00
    5d68:	0000010f 	andeq	r0, r0, pc, lsl #2
    5d6c:	2e04140d 	cdpcs	4, 0, cr1, cr4, cr13, {0}
    5d70:	00000281 	andeq	r0, r0, r1, lsl #5
    5d74:	002a920e 	eoreq	r9, sl, lr, lsl #4
    5d78:	5e300400 	cfabsspl	mvf0, mvf0
    5d7c:	02000000 	andeq	r0, r0, #0
    5d80:	450e0023 	strmi	r0, [lr, #-35]	; 0xffffffdd
    5d84:	04000028 	streq	r0, [r0], #-40	; 0xffffffd8
    5d88:	00005e31 	andeq	r5, r0, r1, lsr lr
    5d8c:	04230200 	strteq	r0, [r3], #-512	; 0xfffffe00
    5d90:	002b0a0e 	eoreq	r0, fp, lr, lsl #20
    5d94:	5e320400 	cfabsspl	mvf0, mvf2
    5d98:	02000000 	andeq	r0, r0, #0
    5d9c:	250e0823 	strcs	r0, [lr, #-2083]	; 0xfffff7dd
    5da0:	0400002b 	streq	r0, [r0], #-43	; 0xffffffd5
    5da4:	00005e33 	andeq	r5, r0, r3, lsr lr
    5da8:	0c230200 	sfmeq	f0, 4, [r3], #-0
    5dac:	002a620e 	eoreq	r6, sl, lr, lsl #4
    5db0:	5e340400 	cfabsspl	mvf0, mvf4
    5db4:	02000000 	andeq	r0, r0, #0
    5db8:	03001023 	movweq	r1, #35	; 0x23
    5dbc:	000028b0 			; <UNDEFINED> instruction: 0x000028b0
    5dc0:	02323504 	eorseq	r3, r2, #4, 10	; 0x1000000
    5dc4:	100d0000 	andne	r0, sp, r0
    5dc8:	02e93205 	rsceq	r3, r9, #1342177280	; 0x50000000
    5dcc:	5f0e0000 	svcpl	0x000e0000
    5dd0:	0500002b 	streq	r0, [r0, #-43]	; 0xffffffd5
    5dd4:	00005e34 	andeq	r5, r0, r4, lsr lr
    5dd8:	00230200 	eoreq	r0, r3, r0, lsl #4
    5ddc:	0029d00e 	eoreq	sp, r9, lr
    5de0:	45370500 	ldrmi	r0, [r7, #-1280]!	; 0xfffffb00
    5de4:	02000000 	andeq	r0, r0, #0
    5de8:	8d0e0423 	cfstrshi	mvf0, [lr, #-140]	; 0xffffff74
    5dec:	0500002b 	streq	r0, [r0, #-43]	; 0xffffffd5
    5df0:	0000453a 	andeq	r4, r0, sl, lsr r5
    5df4:	06230200 	strteq	r0, [r3], -r0, lsl #4
    5df8:	002aa30e 	eoreq	sl, sl, lr, lsl #6
    5dfc:	453d0500 	ldrmi	r0, [sp, #-1280]!	; 0xfffffb00
    5e00:	02000000 	andeq	r0, r0, #0
    5e04:	bd0e0823 	stclt	8, cr0, [lr, #-140]	; 0xffffff74
    5e08:	0500002a 	streq	r0, [r0, #-42]	; 0xffffffd6
    5e0c:	00004540 	andeq	r4, r0, r0, asr #10
    5e10:	0a230200 	beq	8c6618 <__Stack_Size+0x8c6418>
    5e14:	00282d0e 	eoreq	r2, r8, lr, lsl #26
    5e18:	45430500 	strbmi	r0, [r3, #-1280]	; 0xfffffb00
    5e1c:	02000000 	andeq	r0, r0, #0
    5e20:	03000c23 	movweq	r0, #3107	; 0xc23
    5e24:	00002aeb 	andeq	r2, r0, fp, ror #21
    5e28:	028c4505 	addeq	r4, ip, #20971520	; 0x1400000
    5e2c:	010f0000 	mrseq	r0, CPSR
    5e30:	00002b1a 	andeq	r2, r0, sl, lsl fp
    5e34:	e801a201 	stmda	r1, {r0, r9, sp, pc}
    5e38:	3808004c 	stmdacc	r8, {r2, r3, r6}
    5e3c:	2008004d 	andcs	r0, r8, sp, asr #32
    5e40:	0100002e 	tsteq	r0, lr, lsr #32
    5e44:	0000031d 	andeq	r0, r0, sp, lsl r3
    5e48:	00287d10 	eoreq	r7, r8, r0, lsl sp
    5e4c:	1da20100 	stfnes	f0, [r2]
    5e50:	02000003 	andeq	r0, r0, #3
    5e54:	11007491 			; <UNDEFINED> instruction: 0x11007491
    5e58:	00022604 	andeq	r2, r2, r4, lsl #12
    5e5c:	9b010f00 	blls	49a64 <__Stack_Size+0x49864>
    5e60:	0100002b 	tsteq	r0, fp, lsr #32
    5e64:	4d3801bf 	ldfmis	f0, [r8, #-764]!	; 0xfffffd04
    5e68:	4edc0800 	cdpmi	8, 13, cr0, cr12, cr0, {0}
    5e6c:	2e580800 	cdpcs	8, 5, cr0, cr8, cr0, {0}
    5e70:	a0010000 	andge	r0, r1, r0
    5e74:	10000003 	andne	r0, r0, r3
    5e78:	0000287d 	andeq	r2, r0, sp, ror r8
    5e7c:	031dbf01 	tsteq	sp, #1, 30
    5e80:	91020000 	mrsls	r0, (UNDEF: 2)
    5e84:	29021054 	stmdbcs	r2, {r2, r4, r6, ip}
    5e88:	bf010000 	svclt	0x00010000
    5e8c:	000003a0 	andeq	r0, r0, r0, lsr #7
    5e90:	12509102 	subsne	r9, r0, #-2147483648	; 0x80000000
    5e94:	000007c3 	andeq	r0, r0, r3, asr #15
    5e98:	0045c101 	subeq	ip, r5, r1, lsl #2
    5e9c:	91020000 	mrsls	r0, (UNDEF: 2)
    5ea0:	2ae11276 	bcs	ff84a880 <BootRAM+0xda3b021>
    5ea4:	c1010000 	mrsgt	r0, (UNDEF: 1)
    5ea8:	00000045 	andeq	r0, r0, r5, asr #32
    5eac:	12729102 	rsbsne	r9, r2, #-2147483648	; 0x80000000
    5eb0:	000051ac 	andeq	r5, r0, ip, lsr #3
    5eb4:	0045c201 	subeq	ip, r5, r1, lsl #4
    5eb8:	91020000 	mrsls	r0, (UNDEF: 2)
    5ebc:	29321274 	ldmdbcs	r2!, {r2, r4, r5, r6, r9, ip}
    5ec0:	c3010000 	movwgt	r0, #4096	; 0x1000
    5ec4:	0000005e 	andeq	r0, r0, lr, asr r0
    5ec8:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
    5ecc:	00002882 	andeq	r2, r0, r2, lsl #17
    5ed0:	0281c401 	addeq	ip, r1, #16777216	; 0x1000000
    5ed4:	91020000 	mrsls	r0, (UNDEF: 2)
    5ed8:	04110058 	ldreq	r0, [r1], #-88	; 0xffffffa8
    5edc:	000002e9 	andeq	r0, r0, r9, ror #5
    5ee0:	2afb0113 	bcs	ffec6334 <BootRAM+0xe0b6ad5>
    5ee4:	2a010000 	bcs	45eec <__Stack_Size+0x45cec>
    5ee8:	4edc0101 	cdpmi	1, 13, cr0, cr12, cr1, {0}
    5eec:	4f1e0800 	svcmi	0x001e0800
    5ef0:	2e900800 	cdpcs	8, 9, cr0, cr0, cr0, {0}
    5ef4:	d1010000 	mrsle	r0, (UNDEF: 1)
    5ef8:	14000003 	strne	r0, [r0], #-3
    5efc:	00002902 	andeq	r2, r0, r2, lsl #18
    5f00:	a0012a01 	andge	r2, r1, r1, lsl #20
    5f04:	02000003 	andeq	r0, r0, #3
    5f08:	13007491 	movwne	r7, #1169	; 0x491
    5f0c:	00286501 	eoreq	r6, r8, r1, lsl #10
    5f10:	01420100 	mrseq	r0, (UNDEF: 82)
    5f14:	004f2001 	subeq	r2, pc, r1
    5f18:	004f5e08 	subeq	r5, pc, r8, lsl #28
    5f1c:	002ec808 	eoreq	ip, lr, r8, lsl #16
    5f20:	040b0100 	streq	r0, [fp], #-256	; 0xffffff00
    5f24:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    5f28:	01000028 	tsteq	r0, r8, lsr #32
    5f2c:	031d0142 	tsteq	sp, #-2147483632	; 0x80000010
    5f30:	91020000 	mrsls	r0, (UNDEF: 2)
    5f34:	03f41474 	mvnseq	r1, #116, 8	; 0x74000000
    5f38:	42010000 	andmi	r0, r1, #0
    5f3c:	0000e101 	andeq	lr, r0, r1, lsl #2
    5f40:	73910200 	orrsvc	r0, r1, #0, 4
    5f44:	38011300 	stmdacc	r1, {r8, r9, ip}
    5f48:	01000029 	tsteq	r0, r9, lsr #32
    5f4c:	6001015a 	andvs	r0, r1, sl, asr r1
    5f50:	9e08004f 	cdpls	0, 0, cr0, cr8, cr15, {2}
    5f54:	0008004f 	andeq	r0, r8, pc, asr #32
    5f58:	0100002f 	tsteq	r0, pc, lsr #32
    5f5c:	00000445 	andeq	r0, r0, r5, asr #8
    5f60:	00287d14 	eoreq	r7, r8, r4, lsl sp
    5f64:	015a0100 	cmpeq	sl, r0, lsl #2
    5f68:	0000031d 	andeq	r0, r0, sp, lsl r3
    5f6c:	14749102 	ldrbtne	r9, [r4], #-258	; 0xfffffefe
    5f70:	000003f4 	strdeq	r0, [r0], -r4
    5f74:	e1015a01 	tst	r1, r1, lsl #20
    5f78:	02000000 	andeq	r0, r0, #0
    5f7c:	13007391 	movwne	r7, #913	; 0x391
    5f80:	00294301 	eoreq	r4, r9, r1, lsl #6
    5f84:	01720100 	cmneq	r2, r0, lsl #2
    5f88:	004fa001 	subeq	sl, pc, r1
    5f8c:	004fde08 	subeq	sp, pc, r8, lsl #28
    5f90:	002f3808 	eoreq	r3, pc, r8, lsl #16
    5f94:	047f0100 	ldrbteq	r0, [pc], #-256	; 5f9c <__Stack_Size+0x5d9c>
    5f98:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    5f9c:	01000028 	tsteq	r0, r8, lsr #32
    5fa0:	031d0172 	tsteq	sp, #-2147483620	; 0x8000001c
    5fa4:	91020000 	mrsls	r0, (UNDEF: 2)
    5fa8:	03f41474 	mvnseq	r1, #116, 8	; 0x74000000
    5fac:	72010000 	andvc	r0, r1, #0
    5fb0:	0000e101 	andeq	lr, r0, r1, lsl #2
    5fb4:	73910200 	orrsvc	r0, r1, #0, 4
    5fb8:	80011300 	andhi	r1, r1, r0, lsl #6
    5fbc:	0100002a 	tsteq	r0, sl, lsr #32
    5fc0:	e001018a 	and	r0, r1, sl, lsl #3
    5fc4:	1e08004f 	cdpne	0, 0, cr0, cr8, cr15, {2}
    5fc8:	70080050 	andvc	r0, r8, r0, asr r0
    5fcc:	0100002f 	tsteq	r0, pc, lsr #32
    5fd0:	000004b9 			; <UNDEFINED> instruction: 0x000004b9
    5fd4:	00287d14 	eoreq	r7, r8, r4, lsl sp
    5fd8:	018a0100 	orreq	r0, sl, r0, lsl #2
    5fdc:	0000031d 	andeq	r0, r0, sp, lsl r3
    5fe0:	14749102 	ldrbtne	r9, [r4], #-258	; 0xfffffefe
    5fe4:	000003f4 	strdeq	r0, [r0], -r4
    5fe8:	e1018a01 	tst	r1, r1, lsl #20
    5fec:	02000000 	andeq	r0, r0, #0
    5ff0:	13007391 	movwne	r7, #913	; 0x391
    5ff4:	00285401 	eoreq	r5, r8, r1, lsl #8
    5ff8:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    5ffc:	00502001 	subseq	r2, r0, r1
    6000:	00505e08 	subseq	r5, r0, r8, lsl #28
    6004:	002fa808 	eoreq	sl, pc, r8, lsl #16
    6008:	04f30100 	ldrbteq	r0, [r3], #256	; 0x100
    600c:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    6010:	01000028 	tsteq	r0, r8, lsr #32
    6014:	031d01a2 	tsteq	sp, #-2147483608	; 0x80000028
    6018:	91020000 	mrsls	r0, (UNDEF: 2)
    601c:	03f41474 	mvnseq	r1, #116, 8	; 0x74000000
    6020:	a2010000 	andge	r0, r1, #0
    6024:	0000e101 	andeq	lr, r0, r1, lsl #2
    6028:	73910200 	orrsvc	r0, r1, #0, 4
    602c:	38011300 	stmdacc	r1, {r8, r9, ip}
    6030:	0100002a 	tsteq	r0, sl, lsr #32
    6034:	600101ba 			; <UNDEFINED> instruction: 0x600101ba
    6038:	9e080050 	mcrls	0, 0, r0, cr8, cr0, {2}
    603c:	e0080050 	and	r0, r8, r0, asr r0
    6040:	0100002f 	tsteq	r0, pc, lsr #32
    6044:	0000052d 	andeq	r0, r0, sp, lsr #10
    6048:	00287d14 	eoreq	r7, r8, r4, lsl sp
    604c:	01ba0100 			; <UNDEFINED> instruction: 0x01ba0100
    6050:	0000031d 	andeq	r0, r0, sp, lsl r3
    6054:	14749102 	ldrbtne	r9, [r4], #-258	; 0xfffffefe
    6058:	000003f4 	strdeq	r0, [r0], -r4
    605c:	e101ba01 	tst	r1, r1, lsl #20
    6060:	02000000 	andeq	r0, r0, #0
    6064:	13007391 	movwne	r7, #913	; 0x391
    6068:	002b3501 	eoreq	r3, fp, r1, lsl #10
    606c:	01d10100 	bicseq	r0, r1, r0, lsl #2
    6070:	0050a001 	subseq	sl, r0, r1
    6074:	0050e208 	subseq	lr, r0, r8, lsl #4
    6078:	00301808 	eorseq	r1, r0, r8, lsl #16
    607c:	05760100 	ldrbeq	r0, [r6, #-256]!	; 0xffffff00
    6080:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    6084:	01000028 	tsteq	r0, r8, lsr #32
    6088:	031d01d1 	tsteq	sp, #1073741876	; 0x40000034
    608c:	91020000 	mrsls	r0, (UNDEF: 2)
    6090:	4816146c 	ldmdami	r6, {r2, r3, r5, r6, sl, ip}
    6094:	d1010000 	mrsle	r0, (UNDEF: 1)
    6098:	00002c01 	andeq	r2, r0, r1, lsl #24
    609c:	6b910200 	blvs	fe4468a4 <BootRAM+0xc637045>
    60a0:	0007c315 	andeq	ip, r7, r5, lsl r3
    60a4:	01d30100 	bicseq	r0, r3, r0, lsl #2
    60a8:	00000045 	andeq	r0, r0, r5, asr #32
    60ac:	00769102 	rsbseq	r9, r6, r2, lsl #2
    60b0:	29790113 	ldmdbcs	r9!, {r0, r1, r4, r8}^
    60b4:	ec010000 	stc	0, cr0, [r1], {-0}
    60b8:	50e40101 	rscpl	r0, r4, r1, lsl #2
    60bc:	51220800 	teqpl	r2, r0, lsl #16
    60c0:	30500800 	subscc	r0, r0, r0, lsl #16
    60c4:	b0010000 	andlt	r0, r1, r0
    60c8:	14000005 	strne	r0, [r0], #-5
    60cc:	0000287d 	andeq	r2, r0, sp, ror r8
    60d0:	1d01ec01 	stcne	12, cr14, [r1, #-4]
    60d4:	02000003 	andeq	r0, r0, #3
    60d8:	f4147491 			; <UNDEFINED> instruction: 0xf4147491
    60dc:	01000003 	tsteq	r0, r3
    60e0:	00e101ec 	rsceq	r0, r1, ip, ror #3
    60e4:	91020000 	mrsls	r0, (UNDEF: 2)
    60e8:	01130073 	tsteq	r3, r3, ror r0
    60ec:	0000298c 	andeq	r2, r0, ip, lsl #19
    60f0:	01020401 	tsteq	r2, r1, lsl #8
    60f4:	08005124 	stmdaeq	r0, {r2, r5, r8, ip, lr}
    60f8:	08005162 	stmdaeq	r0, {r1, r5, r6, r8, ip, lr}
    60fc:	00003088 	andeq	r3, r0, r8, lsl #1
    6100:	0005ea01 	andeq	lr, r5, r1, lsl #20
    6104:	287d1400 	ldmdacs	sp!, {sl, ip}^
    6108:	04010000 	streq	r0, [r1], #-0
    610c:	00031d02 	andeq	r1, r3, r2, lsl #26
    6110:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    6114:	0003f414 	andeq	pc, r3, r4, lsl r4	; <UNPREDICTABLE>
    6118:	02040100 	andeq	r0, r4, #0, 2
    611c:	000000e1 	andeq	r0, r0, r1, ror #1
    6120:	00739102 	rsbseq	r9, r3, r2, lsl #2
    6124:	2a210113 	bcs	846578 <__Stack_Size+0x846378>
    6128:	21010000 	mrscs	r0, (UNDEF: 1)
    612c:	51640102 	cmnpl	r4, r2, lsl #2
    6130:	51ac0800 			; <UNDEFINED> instruction: 0x51ac0800
    6134:	30c00800 	sbccc	r0, r0, r0, lsl #16
    6138:	33010000 	movwcc	r0, #4096	; 0x1000
    613c:	14000006 	strne	r0, [r0], #-6
    6140:	0000287d 	andeq	r2, r0, sp, ror r8
    6144:	1d022101 	stfnes	f2, [r2, #-4]
    6148:	02000003 	andeq	r0, r0, #3
    614c:	13147491 	tstne	r4, #-1862270976	; 0x91000000
    6150:	01000028 	tsteq	r0, r8, lsr #32
    6154:	00450221 	subeq	r0, r5, r1, lsr #4
    6158:	91020000 	mrsls	r0, (UNDEF: 2)
    615c:	03f41472 	mvnseq	r1, #1912602624	; 0x72000000
    6160:	21010000 	mrscs	r0, (UNDEF: 1)
    6164:	0000e102 	andeq	lr, r0, r2, lsl #2
    6168:	71910200 	orrsvc	r0, r1, r0, lsl #4
    616c:	a3011300 	movwge	r1, #4864	; 0x1300
    6170:	01000028 	tsteq	r0, r8, lsr #32
    6174:	ac01023a 	sfmge	f0, 4, [r1], {58}	; 0x3a
    6178:	ca080051 	bgt	2062c4 <__Stack_Size+0x2060c4>
    617c:	f8080051 			; <UNDEFINED> instruction: 0xf8080051
    6180:	01000030 	tsteq	r0, r0, lsr r0
    6184:	0000066d 	andeq	r0, r0, sp, ror #12
    6188:	00287d14 	eoreq	r7, r8, r4, lsl sp
    618c:	023a0100 	eorseq	r0, sl, #0, 2
    6190:	0000031d 	andeq	r0, r0, sp, lsl r3
    6194:	14749102 	ldrbtne	r9, [r4], #-258	; 0xfffffefe
    6198:	00001680 	andeq	r1, r0, r0, lsl #13
    619c:	2c023a01 	stccs	10, cr3, [r2], {1}
    61a0:	02000000 	andeq	r0, r0, #0
    61a4:	16007391 			; <UNDEFINED> instruction: 0x16007391
    61a8:	0029e001 	eoreq	lr, r9, r1
    61ac:	02470100 	subeq	r0, r7, #0, 2
    61b0:	00002c01 	andeq	r2, r0, r1, lsl #24
    61b4:	0051cc00 	subseq	ip, r1, r0, lsl #24
    61b8:	0051e808 	subseq	lr, r1, r8, lsl #16
    61bc:	00313008 	eorseq	r3, r1, r8
    61c0:	069c0100 	ldreq	r0, [ip], r0, lsl #2
    61c4:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    61c8:	01000028 	tsteq	r0, r8, lsr #32
    61cc:	031d0247 	tsteq	sp, #1879048196	; 0x70000004
    61d0:	91020000 	mrsls	r0, (UNDEF: 2)
    61d4:	01130074 	tsteq	r3, r4, ror r0
    61d8:	00002ba4 	andeq	r2, r0, r4, lsr #23
    61dc:	01025901 	tsteq	r2, r1, lsl #18
    61e0:	080051e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, ip, lr}
    61e4:	08005222 	stmdaeq	r0, {r1, r5, r9, ip, lr}
    61e8:	00003168 	andeq	r3, r0, r8, ror #2
    61ec:	0006e501 	andeq	lr, r6, r1, lsl #10
    61f0:	287d1400 	ldmdacs	sp!, {sl, ip}^
    61f4:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
    61f8:	00031d02 	andeq	r1, r3, r2, lsl #26
    61fc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    6200:	00481614 	subeq	r1, r8, r4, lsl r6
    6204:	02590100 	subseq	r0, r9, #0, 2
    6208:	0000002c 	andeq	r0, r0, ip, lsr #32
    620c:	14739102 	ldrbtne	r9, [r3], #-258	; 0xfffffefe
    6210:	00002bc7 	andeq	r2, r0, r7, asr #23
    6214:	2c025901 	stccs	9, cr5, [r2], {1}
    6218:	02000000 	andeq	r0, r0, #0
    621c:	16007291 			; <UNDEFINED> instruction: 0x16007291
    6220:	0027ca01 	eoreq	ip, r7, r1, lsl #20
    6224:	027c0100 	rsbseq	r0, ip, #0, 2
    6228:	00004501 	andeq	r4, r0, r1, lsl #10
    622c:	00522400 	subseq	r2, r2, r0, lsl #8
    6230:	00525408 	subseq	r5, r2, r8, lsl #8
    6234:	0031a008 	eorseq	sl, r1, r8
    6238:	07320100 	ldreq	r0, [r2, -r0, lsl #2]!
    623c:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    6240:	01000028 	tsteq	r0, r8, lsr #32
    6244:	031d027c 	tsteq	sp, #124, 4	; 0xc0000007
    6248:	91020000 	mrsls	r0, (UNDEF: 2)
    624c:	2a73146c 	bcs	1ccb404 <__Stack_Size+0x1ccb204>
    6250:	7c010000 	stcvc	0, cr0, [r1], {-0}
    6254:	00002c02 	andeq	r2, r0, r2, lsl #24
    6258:	6b910200 	blvs	fe446a60 <BootRAM+0xc637201>
    625c:	706d7417 	rsbvc	r7, sp, r7, lsl r4
    6260:	027e0100 	rsbseq	r0, lr, #0, 2
    6264:	00000093 	muleq	r0, r3, r0
    6268:	00749102 	rsbseq	r9, r4, r2, lsl #2
    626c:	27fe0113 			; <UNDEFINED> instruction: 0x27fe0113
    6270:	92010000 	andls	r0, r1, #0
    6274:	52540102 	subspl	r0, r4, #-2147483648	; 0x80000000
    6278:	529a0800 	addspl	r0, sl, #0, 16
    627c:	31d80800 	bicscc	r0, r8, r0, lsl #16
    6280:	6c010000 	stcvs	0, cr0, [r1], {-0}
    6284:	14000007 	strne	r0, [r0], #-7
    6288:	0000287d 	andeq	r2, r0, sp, ror r8
    628c:	1d029201 	sfmne	f1, 1, [r2, #-4]
    6290:	02000003 	andeq	r0, r0, #3
    6294:	f4147491 			; <UNDEFINED> instruction: 0xf4147491
    6298:	01000003 	tsteq	r0, r3
    629c:	00e10292 	smlaleq	r0, r1, r2, r2
    62a0:	91020000 	mrsls	r0, (UNDEF: 2)
    62a4:	01130073 	tsteq	r3, r3, ror r0
    62a8:	0000299f 	muleq	r0, pc, r9	; <UNPREDICTABLE>
    62ac:	0102b801 	tsteq	r2, r1, lsl #16
    62b0:	0800529c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, lr}
    62b4:	080052dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, ip, lr}
    62b8:	00003210 	andeq	r3, r0, r0, lsl r2
    62bc:	0007a601 	andeq	sl, r7, r1, lsl #12
    62c0:	287d1400 	ldmdacs	sp!, {sl, ip}^
    62c4:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
    62c8:	00031d02 	andeq	r1, r3, r2, lsl #26
    62cc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    62d0:	0028f114 	eoreq	pc, r8, r4, lsl r1	; <UNPREDICTABLE>
    62d4:	02b80100 	adcseq	r0, r8, #0, 2
    62d8:	00000045 	andeq	r0, r0, r5, asr #32
    62dc:	00729102 	rsbseq	r9, r2, r2, lsl #2
    62e0:	2a0c0113 	bcs	306734 <__Stack_Size+0x306534>
    62e4:	d4010000 	strle	r0, [r1], #-0
    62e8:	52dc0102 	sbcspl	r0, ip, #-2147483648	; 0x80000000
    62ec:	531c0800 	tstpl	ip, #0, 16
    62f0:	32480800 	subcc	r0, r8, #0, 16
    62f4:	e0010000 	and	r0, r1, r0
    62f8:	14000007 	strne	r0, [r0], #-7
    62fc:	0000287d 	andeq	r2, r0, sp, ror r8
    6300:	1d02d401 	cfstrsne	mvf13, [r2, #-4]
    6304:	02000003 	andeq	r0, r0, #3
    6308:	7e147491 	cfcmpsvc	r7, mvf4, mvf1
    630c:	0100002b 	tsteq	r0, fp, lsr #32
    6310:	004502d4 	ldrdeq	r0, [r5], #-36	; 0xffffffdc
    6314:	91020000 	mrsls	r0, (UNDEF: 2)
    6318:	01130072 	tsteq	r3, r2, ror r0
    631c:	0000286d 	andeq	r2, r0, sp, ror #16
    6320:	0102ec01 	tsteq	r2, r1, lsl #24
    6324:	0800531c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip, lr}
    6328:	0800535a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, ip, lr}
    632c:	00003280 	andeq	r3, r0, r0, lsl #5
    6330:	00081a01 	andeq	r1, r8, r1, lsl #20
    6334:	287d1400 	ldmdacs	sp!, {sl, ip}^
    6338:	ec010000 	stc	0, cr0, [r1], {-0}
    633c:	00031d02 	andeq	r1, r3, r2, lsl #26
    6340:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    6344:	0003f414 	andeq	pc, r3, r4, lsl r4	; <UNPREDICTABLE>
    6348:	02ec0100 	rsceq	r0, ip, #0, 2
    634c:	000000e1 	andeq	r0, r0, r1, ror #1
    6350:	00739102 	rsbseq	r9, r3, r2, lsl #2
    6354:	2acb0113 	bcs	ff2c67a8 <BootRAM+0xd4b6f49>
    6358:	0b010000 	bleq	46360 <__Stack_Size+0x46160>
    635c:	535c0103 	cmppl	ip, #-1073741824	; 0xc0000000
    6360:	539c0800 	orrspl	r0, ip, #0, 16
    6364:	32b80800 	adcscc	r0, r8, #0, 16
    6368:	54010000 	strpl	r0, [r1], #-0
    636c:	14000008 	strne	r0, [r0], #-8
    6370:	0000287d 	andeq	r2, r0, sp, ror r8
    6374:	1d030b01 	vstrne	d0, [r3, #-4]
    6378:	02000003 	andeq	r0, r0, #3
    637c:	6e147491 	cfcmpsvs	r7, mvf4, mvf1
    6380:	0100002b 	tsteq	r0, fp, lsr #32
    6384:	0045030b 	subeq	r0, r5, fp, lsl #6
    6388:	91020000 	mrsls	r0, (UNDEF: 2)
    638c:	01130072 	tsteq	r3, r2, ror r0
    6390:	000027ed 	andeq	r2, r0, sp, ror #15
    6394:	01032301 	tsteq	r3, r1, lsl #6
    6398:	0800539c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, ip, lr}
    639c:	080053da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, ip, lr}
    63a0:	000032f0 	strdeq	r3, [r0], -r0
    63a4:	00088e01 	andeq	r8, r8, r1, lsl #28
    63a8:	287d1400 	ldmdacs	sp!, {sl, ip}^
    63ac:	23010000 	movwcs	r0, #4096	; 0x1000
    63b0:	00031d03 	andeq	r1, r3, r3, lsl #26
    63b4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    63b8:	0003f414 	andeq	pc, r3, r4, lsl r4	; <UNPREDICTABLE>
    63bc:	03230100 	teqeq	r3, #0, 2
    63c0:	000000e1 	andeq	r0, r0, r1, ror #1
    63c4:	00739102 	rsbseq	r9, r3, r2, lsl #2
    63c8:	29620116 	stmdbcs	r2!, {r1, r2, r4, r8}^
    63cc:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    63d0:	002c0103 	eoreq	r0, ip, r3, lsl #2
    63d4:	53dc0000 	bicspl	r0, ip, #0
    63d8:	53fe0800 	mvnspl	r0, #0, 16
    63dc:	33280800 	teqcc	r8, #0, 16
    63e0:	bd010000 	stclt	0, cr0, [r1, #-0]
    63e4:	14000008 	strne	r0, [r0], #-8
    63e8:	0000287d 	andeq	r2, r0, sp, ror r8
    63ec:	1d033901 	stcne	9, cr3, [r3, #-4]
    63f0:	02000003 	andeq	r0, r0, #3
    63f4:	13007491 	movwne	r7, #1169	; 0x491
    63f8:	00292701 	eoreq	r2, r9, r1, lsl #14
    63fc:	03480100 	movteq	r0, #33024	; 0x8100
    6400:	00540001 	subseq	r0, r4, r1
    6404:	00543e08 	subseq	r3, r4, r8, lsl #28
    6408:	00336008 	eorseq	r6, r3, r8
    640c:	08f70100 	ldmeq	r7!, {r8}^
    6410:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    6414:	01000028 	tsteq	r0, r8, lsr #32
    6418:	031d0348 	tsteq	sp, #72, 6	; 0x20000001
    641c:	91020000 	mrsls	r0, (UNDEF: 2)
    6420:	03f41474 	mvnseq	r1, #116, 8	; 0x74000000
    6424:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    6428:	0000e103 	andeq	lr, r0, r3, lsl #2
    642c:	73910200 	orrsvc	r0, r1, #0, 4
    6430:	4b011300 	blmi	4b038 <__Stack_Size+0x4ae38>
    6434:	0100002b 	tsteq	r0, fp, lsr #32
    6438:	40010360 	andmi	r0, r1, r0, ror #6
    643c:	7e080054 	mcrvc	0, 0, r0, cr8, cr4, {2}
    6440:	98080054 	stmdals	r8, {r2, r4, r6}
    6444:	01000033 	tsteq	r0, r3, lsr r0
    6448:	00000931 	andeq	r0, r0, r1, lsr r9
    644c:	00287d14 	eoreq	r7, r8, r4, lsl sp
    6450:	03600100 	cmneq	r0, #0, 2
    6454:	0000031d 	andeq	r0, r0, sp, lsl r3
    6458:	14749102 	ldrbtne	r9, [r4], #-258	; 0xfffffefe
    645c:	000003f4 	strdeq	r0, [r0], -r4
    6460:	e1036001 	tst	r3, r1
    6464:	02000000 	andeq	r0, r0, #0
    6468:	13007391 	movwne	r7, #913	; 0x391
    646c:	0029f001 	eoreq	pc, r9, r1
    6470:	037a0100 	cmneq	sl, #0, 2
    6474:	00548001 	subseq	r8, r4, r1
    6478:	0054c008 	subseq	ip, r4, r8
    647c:	0033d008 	eorseq	sp, r3, r8
    6480:	096b0100 	stmdbeq	fp!, {r8}^
    6484:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    6488:	01000028 	tsteq	r0, r8, lsr #32
    648c:	031d037a 	tsteq	sp, #-402653183	; 0xe8000001
    6490:	91020000 	mrsls	r0, (UNDEF: 2)
    6494:	2b8d1474 	blcs	fe34b66c <BootRAM+0xc53be0d>
    6498:	7a010000 	bvc	464a0 <__Stack_Size+0x462a0>
    649c:	00004503 	andeq	r4, r0, r3, lsl #10
    64a0:	72910200 	addsvc	r0, r1, #0, 4
    64a4:	b8011600 	stmdalt	r1, {r9, sl, ip}
    64a8:	0100002b 	tsteq	r0, fp, lsr #32
    64ac:	03010406 	movweq	r0, #5126	; 0x1406
    64b0:	c0000001 	andgt	r0, r0, r1
    64b4:	2e080054 	mcrcs	0, 0, r0, cr8, cr4, {2}
    64b8:	08080055 	stmdaeq	r8, {r0, r2, r4, r6}
    64bc:	01000034 	tsteq	r0, r4, lsr r0
    64c0:	000009e5 	andeq	r0, r0, r5, ror #19
    64c4:	00287d14 	eoreq	r7, r8, r4, lsl sp
    64c8:	04060100 	streq	r0, [r6], #-256	; 0xffffff00
    64cc:	0000031d 	andeq	r0, r0, sp, lsl r3
    64d0:	14649102 	strbtne	r9, [r4], #-258	; 0xfffffefe
    64d4:	00002a2e 	andeq	r2, r0, lr, lsr #20
    64d8:	5e040601 	cfmadd32pl	mvax0, mvfx0, mvfx4, mvfx1
    64dc:	02000000 	andeq	r0, r0, #0
    64e0:	23156091 	tstcs	r5, #145	; 0x91
    64e4:	01000028 	tsteq	r0, r8, lsr #32
    64e8:	005e0408 	subseq	r0, lr, r8, lsl #8
    64ec:	91020000 	mrsls	r0, (UNDEF: 2)
    64f0:	29111570 	ldmdbcs	r1, {r4, r5, r6, r8, sl, ip}
    64f4:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    64f8:	00005e04 	andeq	r5, r0, r4, lsl #28
    64fc:	6c910200 	lfmvs	f0, 4, [r1], {0}
    6500:	002a4e15 	eoreq	r4, sl, r5, lsl lr
    6504:	04090100 	streq	r0, [r9], #-256	; 0xffffff00
    6508:	0000005e 	andeq	r0, r0, lr, asr r0
    650c:	15689102 	strbne	r9, [r8, #-258]!	; 0xfffffefe
    6510:	0000073c 	andeq	r0, r0, ip, lsr r7
    6514:	03040a01 	movweq	r0, #18945	; 0x4a01
    6518:	02000001 	andeq	r0, r0, #1
    651c:	16007791 			; <UNDEFINED> instruction: 0x16007791
    6520:	002bd501 	eoreq	sp, fp, r1, lsl #10
    6524:	04360100 	ldrteq	r0, [r6], #-256	; 0xffffff00
    6528:	00005e01 	andeq	r5, r0, r1, lsl #28
    652c:	00553000 	subseq	r3, r5, r0
    6530:	00557c08 	subseq	r7, r5, r8, lsl #24
    6534:	00344008 	eorseq	r4, r4, r8
    6538:	0a410100 	beq	1046940 <__Stack_Size+0x1046740>
    653c:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    6540:	01000028 	tsteq	r0, r8, lsr #32
    6544:	031d0436 	tsteq	sp, #905969664	; 0x36000000
    6548:	91020000 	mrsls	r0, (UNDEF: 2)
    654c:	28231564 	stmdacs	r3!, {r2, r5, r6, r8, sl, ip}
    6550:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    6554:	00005e04 	andeq	r5, r0, r4, lsl #28
    6558:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    655c:	00291115 	eoreq	r1, r9, r5, lsl r1
    6560:	04390100 	ldrteq	r0, [r9], #-256	; 0xffffff00
    6564:	0000005e 	andeq	r0, r0, lr, asr r0
    6568:	15709102 	ldrbne	r9, [r0, #-258]!	; 0xfffffefe
    656c:	00002a4e 	andeq	r2, r0, lr, asr #20
    6570:	5e043901 	cdppl	9, 0, cr3, cr4, cr1, {0}
    6574:	02000000 	andeq	r0, r0, #0
    6578:	16006c91 			; <UNDEFINED> instruction: 0x16006c91
    657c:	0027db01 	eoreq	sp, r7, r1, lsl #22
    6580:	046d0100 	strbteq	r0, [sp], #-256	; 0xffffff00
    6584:	0000b301 	andeq	fp, r0, r1, lsl #6
    6588:	00557c00 	subseq	r7, r5, r0, lsl #24
    658c:	0055f408 	subseq	pc, r5, r8, lsl #8
    6590:	00347808 	eorseq	r7, r4, r8, lsl #16
    6594:	0aac0100 	beq	feb0699c <BootRAM+0xccf713d>
    6598:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    659c:	01000028 	tsteq	r0, r8, lsr #32
    65a0:	031d046d 	tsteq	sp, #1828716544	; 0x6d000000
    65a4:	91020000 	mrsls	r0, (UNDEF: 2)
    65a8:	28e81464 	stmiacs	r8!, {r2, r5, r6, sl, ip}^
    65ac:	6d010000 	stcvs	0, cr0, [r1, #-0]
    65b0:	00005e04 	andeq	r5, r0, r4, lsl #28
    65b4:	60910200 	addsvs	r0, r1, r0, lsl #4
    65b8:	000fe115 	andeq	lr, pc, r5, lsl r1	; <UNPREDICTABLE>
    65bc:	046f0100 	strbteq	r0, [pc], #-256	; 65c4 <__Stack_Size+0x63c4>
    65c0:	000000b3 	strheq	r0, [r0], -r3
    65c4:	15779102 	ldrbne	r9, [r7, #-258]!	; 0xfffffefe
    65c8:	000029d9 	ldrdeq	r2, [r0], -r9
    65cc:	93047001 	movwls	r7, #16385	; 0x4001
    65d0:	02000000 	andeq	r0, r0, #0
    65d4:	1a157091 	bne	562820 <__Stack_Size+0x562620>
    65d8:	01000028 	tsteq	r0, r8, lsr #32
    65dc:	00930470 	addseq	r0, r3, r0, ror r4
    65e0:	91020000 	mrsls	r0, (UNDEF: 2)
    65e4:	0113006c 	tsteq	r3, ip, rrx
    65e8:	00002a54 	andeq	r2, r0, r4, asr sl
    65ec:	0104bc01 	tsteq	r4, r1, lsl #24
    65f0:	080055f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, ip, lr}
    65f4:	08005624 	stmdaeq	r0, {r2, r5, r9, sl, ip, lr}
    65f8:	000034b0 			; <UNDEFINED> instruction: 0x000034b0
    65fc:	000af501 	andeq	pc, sl, r1, lsl #10
    6600:	287d1400 	ldmdacs	sp!, {sl, ip}^
    6604:	bc010000 	stclt	0, cr0, [r1], {-0}
    6608:	00031d04 	andeq	r1, r3, r4, lsl #26
    660c:	6c910200 	lfmvs	f0, 4, [r1], {0}
    6610:	0028e814 	eoreq	lr, r8, r4, lsl r8
    6614:	04bc0100 	ldrteq	r0, [ip], #256	; 0x100
    6618:	0000005e 	andeq	r0, r0, lr, asr r0
    661c:	15689102 	strbne	r9, [r8, #-258]!	; 0xfffffefe
    6620:	000029c8 	andeq	r2, r0, r8, asr #19
    6624:	5e04be01 	cdppl	14, 0, cr11, cr4, cr1, {0}
    6628:	02000000 	andeq	r0, r0, #0
    662c:	16007491 			; <UNDEFINED> instruction: 0x16007491
    6630:	00291701 	eoreq	r1, r9, r1, lsl #14
    6634:	04de0100 	ldrbeq	r0, [lr], #256	; 0x100
    6638:	0000bf01 	andeq	fp, r0, r1, lsl #30
    663c:	00562400 	subseq	r2, r6, r0, lsl #8
    6640:	00568808 	subseq	r8, r6, r8, lsl #16
    6644:	0034e808 	eorseq	lr, r4, r8, lsl #16
    6648:	0b510100 	bleq	1446a50 <__Stack_Size+0x1446850>
    664c:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    6650:	01000028 	tsteq	r0, r8, lsr #32
    6654:	031d04de 	tsteq	sp, #-570425344	; 0xde000000
    6658:	91020000 	mrsls	r0, (UNDEF: 2)
    665c:	2813146c 	ldmdacs	r3, {r2, r3, r5, r6, sl, ip}
    6660:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
    6664:	00005e04 	andeq	r5, r0, r4, lsl #28
    6668:	68910200 	ldmvs	r1, {r9}
    666c:	000fe115 	andeq	lr, pc, r5, lsl r1	; <UNPREDICTABLE>
    6670:	04e00100 	strbteq	r0, [r0], #256	; 0x100
    6674:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    6678:	15779102 	ldrbne	r9, [r7, #-258]!	; 0xfffffefe
    667c:	00000736 	andeq	r0, r0, r6, lsr r7
    6680:	5e04e101 	mvfpls	f6, f1
    6684:	02000000 	andeq	r0, r0, #0
    6688:	13007091 	movwne	r7, #145	; 0x91
    668c:	00288d01 	eoreq	r8, r8, r1, lsl #26
    6690:	051b0100 	ldreq	r0, [fp, #-256]	; 0xffffff00
    6694:	00568801 	subseq	r8, r6, r1, lsl #16
    6698:	0056b808 	subseq	fp, r6, r8, lsl #16
    669c:	00352008 	eorseq	r2, r5, r8
    66a0:	0b9a0100 	bleq	fe686aa8 <BootRAM+0xc877249>
    66a4:	7d140000 	ldcvc	0, cr0, [r4, #-0]
    66a8:	01000028 	tsteq	r0, r8, lsr #32
    66ac:	031d051b 	tsteq	sp, #113246208	; 0x6c00000
    66b0:	91020000 	mrsls	r0, (UNDEF: 2)
    66b4:	2813146c 	ldmdacs	r3, {r2, r3, r5, r6, sl, ip}
    66b8:	1b010000 	blne	466c0 <__Stack_Size+0x464c0>
    66bc:	00005e05 	andeq	r5, r0, r5, lsl #28
    66c0:	68910200 	ldmvs	r1, {r9}
    66c4:	0029c815 	eoreq	ip, r9, r5, lsl r8
    66c8:	051d0100 	ldreq	r0, [sp, #-256]	; 0xffffff00
    66cc:	0000005e 	andeq	r0, r0, lr, asr r0
    66d0:	00749102 	rsbseq	r9, r4, r2, lsl #2
    66d4:	00026418 	andeq	r6, r2, r8, lsl r4
    66d8:	06ce0600 	strbeq	r0, [lr], r0, lsl #12
    66dc:	00000ba8 	andeq	r0, r0, r8, lsr #23
    66e0:	7e050101 	adfvcs	f0, f5, f1
    66e4:	00000000 	andeq	r0, r0, r0
    66e8:	000001fb 	strdeq	r0, [r0], -fp
    66ec:	15d50002 	ldrbne	r0, [r5, #2]
    66f0:	01040000 	mrseq	r0, (UNDEF: 4)
    66f4:	00000165 	andeq	r0, r0, r5, ror #2
    66f8:	002c1301 	eoreq	r1, ip, r1, lsl #6
    66fc:	0000ba00 	andeq	fp, r0, r0, lsl #20
    6700:	0056b800 	subseq	fp, r6, r0, lsl #16
    6704:	00578408 	subseq	r8, r7, r8, lsl #8
    6708:	001ad608 	andseq	sp, sl, r8, lsl #12
    670c:	06010200 	streq	r0, [r1], -r0, lsl #4
    6710:	000000a0 	andeq	r0, r0, r0, lsr #1
    6714:	00011c03 	andeq	r1, r1, r3, lsl #24
    6718:	372a0200 	strcc	r0, [sl, -r0, lsl #4]!
    671c:	02000000 	andeq	r0, r0, #0
    6720:	009e0801 	addseq	r0, lr, r1, lsl #16
    6724:	02020000 	andeq	r0, r2, #0
    6728:	00018605 	andeq	r8, r1, r5, lsl #12
    672c:	01900300 	orrseq	r0, r0, r0, lsl #6
    6730:	36020000 	strcc	r0, [r2], -r0
    6734:	00000050 	andeq	r0, r0, r0, asr r0
    6738:	dc070202 	sfmle	f0, 4, [r7], {2}
    673c:	02000000 	andeq	r0, r0, #0
    6740:	01480504 	cmpeq	r8, r4, lsl #10
    6744:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    6748:	02000001 	andeq	r0, r0, #1
    674c:	00006950 	andeq	r6, r0, r0, asr r9
    6750:	07040200 	streq	r0, [r4, -r0, lsl #4]
    6754:	0000010a 	andeq	r0, r0, sl, lsl #2
    6758:	43050802 	movwmi	r0, #22530	; 0x5802
    675c:	02000001 	andeq	r0, r0, #1
    6760:	01050708 	tsteq	r5, r8, lsl #14
    6764:	04040000 	streq	r0, [r4], #-0
    6768:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    676c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    6770:	0000010f 	andeq	r0, r0, pc, lsl #2
    6774:	b8070402 	stmdalt	r7, {r1, sl}
    6778:	05000002 	streq	r0, [r0, #-2]
    677c:	0000005e 	andeq	r0, r0, lr, asr r0
    6780:	07030106 	streq	r0, [r3, -r6, lsl #2]
    6784:	0000ae02 	andeq	sl, r0, r2, lsl #28
    6788:	25d80700 	ldrbcs	r0, [r8, #1792]	; 0x700
    678c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6790:	00544553 	subseq	r4, r4, r3, asr r5
    6794:	91090001 	tstls	r9, r1
    6798:	03000019 	movweq	r0, #25
    679c:	00980207 	addseq	r0, r8, r7, lsl #4
    67a0:	100a0000 	andne	r0, sl, r0
    67a4:	fd041e03 	stc2	14, cr1, [r4, #-12]
    67a8:	0b000000 	bleq	67b0 <__Stack_Size+0x65b0>
    67ac:	0300524b 	movweq	r5, #587	; 0x24b
    67b0:	00930420 	addseq	r0, r3, r0, lsr #8
    67b4:	23020000 	movwcs	r0, #8192	; 0x2000
    67b8:	52500b00 	subspl	r0, r0, #0, 22
    67bc:	04210300 	strteq	r0, [r1], #-768	; 0xfffffd00
    67c0:	00000093 	muleq	r0, r3, r0
    67c4:	0b042302 	bleq	10f3d4 <__Stack_Size+0x10f1d4>
    67c8:	00524c52 	subseq	r4, r2, r2, asr ip
    67cc:	93042203 	movwls	r2, #16899	; 0x4203
    67d0:	02000000 	andeq	r0, r0, #0
    67d4:	530b0823 	movwpl	r0, #47139	; 0xb823
    67d8:	23030052 	movwcs	r0, #12370	; 0x3052
    67dc:	00009304 	andeq	r9, r0, r4, lsl #6
    67e0:	0c230200 	sfmeq	f0, 4, [r3], #-0
    67e4:	2c9e0900 	ldccs	9, cr0, [lr], {0}
    67e8:	24030000 	strcs	r0, [r3], #-0
    67ec:	0000ba04 	andeq	fp, r0, r4, lsl #20
    67f0:	5c010c00 	stcpl	12, cr0, [r1], {-0}
    67f4:	0100002c 	tsteq	r0, ip, lsr #32
    67f8:	56b8015c 	ssatpl	r0, #25, ip, asr #2
    67fc:	56d80800 	ldrbpl	r0, [r8], r0, lsl #16
    6800:	35580800 	ldrbcc	r0, [r8, #-2048]	; 0xfffff800
    6804:	32010000 	andcc	r0, r1, #0
    6808:	0d000001 	stceq	0, cr0, [r0, #-4]
    680c:	00002c7a 	andeq	r2, r0, sl, ror ip
    6810:	00455c01 	subeq	r5, r5, r1, lsl #24
    6814:	91020000 	mrsls	r0, (UNDEF: 2)
    6818:	010c0076 	tsteq	ip, r6, ror r0
    681c:	00002c01 	andeq	r2, r0, r1, lsl #24
    6820:	d8017001 	stmdale	r1, {r0, ip, sp, lr}
    6824:	f8080056 			; <UNDEFINED> instruction: 0xf8080056
    6828:	90080056 	andls	r0, r8, r6, asr r0
    682c:	01000035 	tsteq	r0, r5, lsr r0
    6830:	0000015b 	andeq	r0, r0, fp, asr r1
    6834:	002bf20d 	eoreq	pc, fp, sp, lsl #4
    6838:	2c700100 	ldfcse	f0, [r0], #-0
    683c:	02000000 	andeq	r0, r0, #0
    6840:	0c007791 	stceq	7, cr7, [r0], {145}	; 0x91
    6844:	002c3a01 	eoreq	r3, ip, r1, lsl #20
    6848:	017d0100 	cmneq	sp, r0, lsl #2
    684c:	080056f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, ip, lr}
    6850:	08005718 	stmdaeq	r0, {r3, r4, r8, r9, sl, ip, lr}
    6854:	000035c8 	andeq	r3, r0, r8, asr #11
    6858:	00018401 	andeq	r8, r1, r1, lsl #8
    685c:	2c420d00 	mcrrcs	13, 0, r0, r2, cr0
    6860:	7d010000 	stcvc	0, cr0, [r1, #-0]
    6864:	00000045 	andeq	r0, r0, r5, asr #32
    6868:	00769102 	rsbseq	r9, r6, r2, lsl #2
    686c:	2c49010e 	stfcse	f0, [r9], {14}
    6870:	8a010000 	bhi	46878 <__Stack_Size+0x46678>
    6874:	00571801 	subseq	r1, r7, r1, lsl #16
    6878:	00573008 	subseq	r3, r7, r8
    687c:	00360008 	eorseq	r0, r6, r8
    6880:	010e0100 	mrseq	r0, (UNDEF: 30)
    6884:	00002be6 	andeq	r2, r0, r6, ror #23
    6888:	30019401 	andcc	r9, r1, r1, lsl #8
    688c:	48080057 	stmdami	r8, {r0, r1, r2, r4, r6}
    6890:	2c080057 	stccs	0, cr0, [r8], {87}	; 0x57
    6894:	01000036 	tsteq	r0, r6, lsr r0
    6898:	2c8b010f 	stfcss	f0, [fp], {15}
    689c:	a1010000 	mrsge	r0, (UNDEF: 1)
    68a0:	0000ae01 	andeq	sl, r0, r1, lsl #28
    68a4:	00574800 	subseq	r4, r7, r0, lsl #16
    68a8:	00578408 	subseq	r8, r7, r8, lsl #8
    68ac:	00365808 	eorseq	r5, r6, r8, lsl #16
    68b0:	01eb0100 	mvneq	r0, r0, lsl #2
    68b4:	700d0000 	andvc	r0, sp, r0
    68b8:	0100002c 	tsteq	r0, ip, lsr #32
    68bc:	000045a1 	andeq	r4, r0, r1, lsr #11
    68c0:	6e910200 	cdpvs	2, 9, cr0, cr1, cr0, {0}
    68c4:	000fe110 	andeq	lr, pc, r0, lsl r1	; <UNPREDICTABLE>
    68c8:	aea30100 	fdvges	f0, f3, f0
    68cc:	02000000 	andeq	r0, r0, #0
    68d0:	11007791 			; <UNDEFINED> instruction: 0x11007791
    68d4:	00000264 	andeq	r0, r0, r4, ror #4
    68d8:	f906ce04 			; <UNDEFINED> instruction: 0xf906ce04
    68dc:	01000001 	tsteq	r0, r1
    68e0:	007e0501 	rsbseq	r0, lr, r1, lsl #10
    68e4:	5b000000 	blpl	68ec <__Stack_Size+0x66ec>
    68e8:	02000004 	andeq	r0, r0, #4
    68ec:	0016d800 	andseq	sp, r6, r0, lsl #16
    68f0:	65010400 	strvs	r0, [r1, #-1024]	; 0xfffffc00
    68f4:	01000001 	tsteq	r0, r1
    68f8:	00002d57 	andeq	r2, r0, r7, asr sp
    68fc:	000000ba 	strheq	r0, [r0], -sl
    6900:	08005784 	stmdaeq	r0, {r2, r7, r8, r9, sl, ip, lr}
    6904:	08005958 	stmdaeq	r0, {r3, r4, r6, r8, fp, ip, lr}
    6908:	00001bd6 	ldrdeq	r1, [r0], -r6
    690c:	a0060102 	andge	r0, r6, r2, lsl #2
    6910:	03000000 	movweq	r0, #0
    6914:	0000011c 	andeq	r0, r0, ip, lsl r1
    6918:	00372a03 	eorseq	r2, r7, r3, lsl #20
    691c:	01020000 	mrseq	r0, (UNDEF: 2)
    6920:	00009e08 	andeq	r9, r0, r8, lsl #28
    6924:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    6928:	00000186 	andeq	r0, r0, r6, lsl #3
    692c:	00019003 	andeq	r9, r1, r3
    6930:	50360300 	eorspl	r0, r6, r0, lsl #6
    6934:	02000000 	andeq	r0, r0, #0
    6938:	00dc0702 	sbcseq	r0, ip, r2, lsl #14
    693c:	04020000 	streq	r0, [r2], #-0
    6940:	00014805 	andeq	r4, r1, r5, lsl #16
    6944:	01990300 	orrseq	r0, r9, r0, lsl #6
    6948:	50030000 	andpl	r0, r3, r0
    694c:	00000069 	andeq	r0, r0, r9, rrx
    6950:	0a070402 	beq	1c7960 <__Stack_Size+0x1c7760>
    6954:	02000001 	andeq	r0, r0, #1
    6958:	01430508 	cmpeq	r3, r8, lsl #10
    695c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    6960:	00010507 	andeq	r0, r1, r7, lsl #10
    6964:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    6968:	00746e69 	rsbseq	r6, r4, r9, ror #28
    696c:	0f070402 	svceq	0x00070402
    6970:	02000001 	andeq	r0, r0, #1
    6974:	02b80704 	adcseq	r0, r8, #4, 14	; 0x100000
    6978:	5e050000 	cdppl	0, 0, cr0, cr5, cr0, {0}
    697c:	06000000 	streq	r0, [r0], -r0
    6980:	ab9b0174 	blge	fe6c6f58 <BootRAM+0xc8b76f9>
    6984:	07000001 	streq	r0, [r0, -r1]
    6988:	000003d1 	ldrdeq	r0, [r0], -r1
    698c:	01ab9d01 			; <UNDEFINED> instruction: 0x01ab9d01
    6990:	23020000 	movwcs	r0, #8192	; 0x2000
    6994:	05670700 	strbeq	r0, [r7, #-1792]!	; 0xfffff900
    6998:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    699c:	00000093 	muleq	r0, r3, r0
    69a0:	07042302 	streq	r2, [r4, -r2, lsl #6]
    69a4:	00000411 	andeq	r0, r0, r1, lsl r4
    69a8:	00939f01 	addseq	r9, r3, r1, lsl #30
    69ac:	23020000 	movwcs	r0, #8192	; 0x2000
    69b0:	04200708 	strteq	r0, [r0], #-1800	; 0xfffff8f8
    69b4:	a0010000 	andge	r0, r1, r0
    69b8:	00000093 	muleq	r0, r3, r0
    69bc:	080c2302 	stmdaeq	ip, {r1, r8, r9, sp}
    69c0:	00524353 	subseq	r4, r2, r3, asr r3
    69c4:	0093a101 	addseq	sl, r3, r1, lsl #2
    69c8:	23020000 	movwcs	r0, #8192	; 0x2000
    69cc:	43430810 	movtmi	r0, #14352	; 0x3810
    69d0:	a2010052 	andge	r0, r1, #82	; 0x52
    69d4:	00000093 	muleq	r0, r3, r0
    69d8:	08142302 	ldmdaeq	r4, {r1, r8, r9, sp}
    69dc:	00504853 	subseq	r4, r0, r3, asr r8
    69e0:	01c0a301 	biceq	sl, r0, r1, lsl #6
    69e4:	23020000 	movwcs	r0, #8192	; 0x2000
    69e8:	043e0718 	ldrteq	r0, [lr], #-1816	; 0xfffff8e8
    69ec:	a4010000 	strge	r0, [r1], #-0
    69f0:	00000093 	muleq	r0, r3, r0
    69f4:	07242302 	streq	r2, [r4, -r2, lsl #6]!
    69f8:	0000041b 	andeq	r0, r0, fp, lsl r4
    69fc:	0093a501 	addseq	sl, r3, r1, lsl #10
    6a00:	23020000 	movwcs	r0, #8192	; 0x2000
    6a04:	04b80728 	ldrteq	r0, [r8], #1832	; 0x728
    6a08:	a6010000 	strge	r0, [r1], -r0
    6a0c:	00000093 	muleq	r0, r3, r0
    6a10:	072c2302 	streq	r2, [ip, -r2, lsl #6]!
    6a14:	00000488 	andeq	r0, r0, r8, lsl #9
    6a18:	0093a701 	addseq	sl, r3, r1, lsl #14
    6a1c:	23020000 	movwcs	r0, #8192	; 0x2000
    6a20:	04440730 	strbeq	r0, [r4], #-1840	; 0xfffff8d0
    6a24:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    6a28:	00000093 	muleq	r0, r3, r0
    6a2c:	07342302 	ldreq	r2, [r4, -r2, lsl #6]!
    6a30:	00000416 	andeq	r0, r0, r6, lsl r4
    6a34:	0093a901 	addseq	sl, r3, r1, lsl #18
    6a38:	23020000 	movwcs	r0, #8192	; 0x2000
    6a3c:	05550738 	ldrbeq	r0, [r5, #-1848]	; 0xfffff8c8
    6a40:	aa010000 	bge	46a48 <__Stack_Size+0x46848>
    6a44:	00000093 	muleq	r0, r3, r0
    6a48:	083c2302 	ldmdaeq	ip!, {r1, r8, r9, sp}
    6a4c:	00524650 	subseq	r4, r2, r0, asr r6
    6a50:	01d5ab01 	bicseq	sl, r5, r1, lsl #22
    6a54:	23020000 	movwcs	r0, #8192	; 0x2000
    6a58:	46440840 	strbmi	r0, [r4], -r0, asr #16
    6a5c:	ac010052 	stcge	0, cr0, [r1], {82}	; 0x52
    6a60:	000001ab 	andeq	r0, r0, fp, lsr #3
    6a64:	08482302 	stmdaeq	r8, {r1, r8, r9, sp}^
    6a68:	00524441 	subseq	r4, r2, r1, asr #8
    6a6c:	01abad01 			; <UNDEFINED> instruction: 0x01abad01
    6a70:	23020000 	movwcs	r0, #8192	; 0x2000
    6a74:	04c2074c 	strbeq	r0, [r2], #1868	; 0x74c
    6a78:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    6a7c:	000001ef 	andeq	r0, r0, pc, ror #3
    6a80:	07502302 	ldrbeq	r2, [r0, -r2, lsl #6]
    6a84:	0000047e 	andeq	r0, r0, lr, ror r4
    6a88:	0209af01 	andeq	sl, r9, #1, 30
    6a8c:	23020000 	movwcs	r0, #8192	; 0x2000
    6a90:	93090060 	movwls	r0, #36960	; 0x9060
    6a94:	0a000000 	beq	6a9c <__Stack_Size+0x689c>
    6a98:	0000002c 	andeq	r0, r0, ip, lsr #32
    6a9c:	000001c0 	andeq	r0, r0, r0, asr #3
    6aa0:	00008c0b 	andeq	r8, r0, fp, lsl #24
    6aa4:	05000b00 	streq	r0, [r0, #-2816]	; 0xfffff500
    6aa8:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    6aac:	00005e0a 	andeq	r5, r0, sl, lsl #28
    6ab0:	0001d500 	andeq	sp, r1, r0, lsl #10
    6ab4:	008c0b00 	addeq	r0, ip, r0, lsl #22
    6ab8:	00010000 	andeq	r0, r1, r0
    6abc:	0001da09 	andeq	sp, r1, r9, lsl #20
    6ac0:	01c50500 	biceq	r0, r5, r0, lsl #10
    6ac4:	5e0a0000 	cdppl	0, 0, cr0, cr10, cr0, {0}
    6ac8:	ef000000 	svc	0x00000000
    6acc:	0b000001 	bleq	6ad8 <__Stack_Size+0x68d8>
    6ad0:	0000008c 	andeq	r0, r0, ip, lsl #1
    6ad4:	f4090003 	vst4.8	{d0-d3}, [r9], r3
    6ad8:	05000001 	streq	r0, [r0, #-1]
    6adc:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6ae0:	00005e0a 	andeq	r5, r0, sl, lsl #28
    6ae4:	00020900 	andeq	r0, r2, r0, lsl #18
    6ae8:	008c0b00 	addeq	r0, ip, r0, lsl #22
    6aec:	00040000 	andeq	r0, r4, r0
    6af0:	00020e09 	andeq	r0, r2, r9, lsl #28
    6af4:	01f90500 	mvnseq	r0, r0, lsl #10
    6af8:	26030000 	strcs	r0, [r3], -r0
    6afc:	01000004 	tsteq	r0, r4
    6b00:	000098b0 			; <UNDEFINED> instruction: 0x000098b0
    6b04:	04010c00 	streq	r0, [r1], #-3072	; 0xfffff400
    6b08:	02340207 	eorseq	r0, r4, #1879048192	; 0x70000000
    6b0c:	d80d0000 	stmdale	sp, {}	; <UNPREDICTABLE>
    6b10:	00000025 	andeq	r0, r0, r5, lsr #32
    6b14:	5445530e 	strbpl	r5, [r5], #-782	; 0xfffffcf2
    6b18:	0f000100 	svceq	0x00000100
    6b1c:	00001991 	muleq	r0, r1, r9
    6b20:	1e020704 	cdpne	7, 0, cr0, cr2, cr4, {0}
    6b24:	0c000002 	stceq	0, cr0, [r0], {2}
    6b28:	02090401 	andeq	r0, r9, #16777216	; 0x1000000
    6b2c:	00000256 	andeq	r0, r0, r6, asr r2
    6b30:	0003160d 	andeq	r1, r3, sp, lsl #12
    6b34:	4c0d0000 	stcmi	0, cr0, [sp], {-0}
    6b38:	01000002 	tsteq	r0, r2
    6b3c:	05160f00 	ldreq	r0, [r6, #-3840]	; 0xfffff100
    6b40:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    6b44:	00024002 	andeq	r4, r2, r2
    6b48:	04081000 	streq	r1, [r8], #-0
    6b4c:	0289042a 	addeq	r0, r9, #704643072	; 0x2a000000
    6b50:	43110000 	tstmi	r1, #0
    6b54:	2c040052 	stccs	0, cr0, [r4], {82}	; 0x52
    6b58:	00009304 	andeq	r9, r0, r4, lsl #6
    6b5c:	00230200 	eoreq	r0, r3, r0, lsl #4
    6b60:	52534311 	subspl	r4, r3, #1140850688	; 0x44000000
    6b64:	042d0400 	strteq	r0, [sp], #-1024	; 0xfffffc00
    6b68:	00000093 	muleq	r0, r3, r0
    6b6c:	00042302 	andeq	r2, r4, r2, lsl #6
    6b70:	002cc60f 	eoreq	ip, ip, pc, lsl #12
    6b74:	042e0400 	strteq	r0, [lr], #-1024	; 0xfffffc00
    6b78:	00000262 	andeq	r0, r0, r2, ror #4
    6b7c:	002d8312 	eoreq	r8, sp, r2, lsl r3
    6b80:	04bb0100 	ldrteq	r0, [fp], #256	; 0x100
    6b84:	08005784 	stmdaeq	r0, {r2, r7, r8, r9, sl, ip, lr}
    6b88:	08005790 	stmdaeq	r0, {r4, r7, r8, r9, sl, ip, lr}
    6b8c:	00003690 	muleq	r0, r0, r6
    6b90:	2d7d1201 	lfmcs	f1, 2, [sp, #-4]!
    6b94:	bc010000 	stclt	0, cr0, [r1], {-0}
    6b98:	00579004 	subseq	r9, r7, r4
    6b9c:	00579c08 	subseq	r9, r7, r8, lsl #24
    6ba0:	0036bc08 	eorseq	fp, r6, r8, lsl #24
    6ba4:	01130100 	tsteq	r3, r0, lsl #2
    6ba8:	00002cf4 	strdeq	r2, [r0], -r4
    6bac:	9c017002 	stcls	0, cr7, [r1], {2}
    6bb0:	ba080057 	blt	206d14 <__Stack_Size+0x206b14>
    6bb4:	e8080057 	stmda	r8, {r0, r1, r2, r4, r6}
    6bb8:	01000036 	tsteq	r0, r6, lsr r0
    6bbc:	2cd20114 	ldfcse	f0, [r2], {20}
    6bc0:	7c020000 	stcvc	0, cr0, [r2], {-0}
    6bc4:	0057bc01 	subseq	fp, r7, r1, lsl #24
    6bc8:	0057dc08 	subseq	sp, r7, r8, lsl #24
    6bcc:	00371408 	eorseq	r1, r7, r8, lsl #8
    6bd0:	02fe0100 	rscseq	r0, lr, #0, 2
    6bd4:	f4150000 			; <UNDEFINED> instruction: 0xf4150000
    6bd8:	02000003 	andeq	r0, r0, #3
    6bdc:	0002567c 	andeq	r5, r2, ip, ror r6
    6be0:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    6be4:	2c011400 	cfstrscs	mvf1, [r1], {-0}
    6be8:	0200002d 	andeq	r0, r0, #45	; 0x2d
    6bec:	57dc0189 	ldrbpl	r0, [ip, r9, lsl #3]
    6bf0:	57fc0800 	ldrbpl	r0, [ip, r0, lsl #16]!
    6bf4:	374c0800 	strbcc	r0, [ip, -r0, lsl #16]
    6bf8:	27010000 	strcs	r0, [r1, -r0]
    6bfc:	15000003 	strne	r0, [r0, #-3]
    6c00:	000003f4 	strdeq	r0, [r0], -r4
    6c04:	02568902 	subseq	r8, r6, #32768	; 0x8000
    6c08:	91020000 	mrsls	r0, (UNDEF: 2)
    6c0c:	01140077 	tsteq	r4, r7, ror r0
    6c10:	00002d44 	andeq	r2, r0, r4, asr #26
    6c14:	fc019e02 	stc2	14, cr9, [r1], {2}
    6c18:	34080057 	strcc	r0, [r8], #-87	; 0xffffffa9
    6c1c:	84080058 	strhi	r0, [r8], #-88	; 0xffffffa8
    6c20:	01000037 	tsteq	r0, r7, lsr r0
    6c24:	0000035e 	andeq	r0, r0, lr, asr r3
    6c28:	002d3715 	eoreq	r3, sp, r5, lsl r7
    6c2c:	5e9e0200 	cdppl	2, 9, cr0, cr14, cr0, {0}
    6c30:	02000000 	andeq	r0, r0, #0
    6c34:	c3166c91 	tstgt	r6, #37120	; 0x9100
    6c38:	02000007 	andeq	r0, r0, #7
    6c3c:	00005ea0 	andeq	r5, r0, r0, lsr #29
    6c40:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    6c44:	0d011400 	cfstrseq	mvf1, [r1, #-0]
    6c48:	0200002d 	andeq	r0, r0, #45	; 0x2d
    6c4c:	583401b2 	ldmdapl	r4!, {r1, r4, r5, r7, r8}
    6c50:	58540800 	ldmdapl	r4, {fp}^
    6c54:	37bc0800 	ldrcc	r0, [ip, r0, lsl #16]!
    6c58:	87010000 	strhi	r0, [r1, -r0]
    6c5c:	15000003 	strne	r0, [r0, #-3]
    6c60:	000003f4 	strdeq	r0, [r0], -r4
    6c64:	0256b202 	subseq	fp, r6, #536870912	; 0x20000000
    6c68:	91020000 	mrsls	r0, (UNDEF: 2)
    6c6c:	01170077 	tsteq	r7, r7, ror r0
    6c70:	00002cab 	andeq	r2, r0, fp, lsr #25
    6c74:	5401c502 	strpl	ip, [r1], #-1282	; 0xfffffafe
    6c78:	bc080058 	stclt	0, cr0, [r8], {88}	; 0x58
    6c7c:	f4080058 	vst4.16	{d0-d3}, [r8 :64], r8
    6c80:	01000037 	tsteq	r0, r7, lsr r0
    6c84:	000003cc 	andeq	r0, r0, ip, asr #7
    6c88:	002d1e15 	eoreq	r1, sp, r5, lsl lr
    6c8c:	5ec50200 	cdppl	2, 12, cr0, cr5, cr0, {0}
    6c90:	02000000 	andeq	r0, r0, #0
    6c94:	ff156c91 			; <UNDEFINED> instruction: 0xff156c91
    6c98:	0200002c 	andeq	r0, r0, #44	; 0x2c
    6c9c:	00002cc5 	andeq	r2, r0, r5, asr #25
    6ca0:	6b910200 	blvs	fe4474a8 <BootRAM+0xc637c49>
    6ca4:	0007c316 	andeq	ip, r7, r6, lsl r3
    6ca8:	5ec70200 	cdppl	2, 12, cr0, cr7, cr0, {0}
    6cac:	02000000 	andeq	r0, r0, #0
    6cb0:	13007491 	movwne	r7, #1169	; 0x491
    6cb4:	002d8901 	eoreq	r8, sp, r1, lsl #18
    6cb8:	01ec0200 	mvneq	r0, r0, lsl #4
    6cbc:	080058bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, fp, ip, lr}
    6cc0:	080058f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, fp, ip, lr}
    6cc4:	0000382c 	andeq	r3, r0, ip, lsr #16
    6cc8:	9e011801 	cdpls	8, 0, cr1, cr1, cr1, {0}
    6ccc:	0200002d 	andeq	r0, r0, #45	; 0x2d
    6cd0:	34010105 	strcc	r0, [r1], #-261	; 0xfffffefb
    6cd4:	f4000002 	vst4.8	{d0-d3}, [r0], r2
    6cd8:	30080058 	andcc	r0, r8, r8, asr r0
    6cdc:	58080059 	stmdapl	r8, {r0, r3, r4, r6}
    6ce0:	01000038 	tsteq	r0, r8, lsr r0
    6ce4:	00000420 	andeq	r0, r0, r0, lsr #8
    6ce8:	002cbd19 	eoreq	fp, ip, r9, lsl sp
    6cec:	01050200 	mrseq	r0, SP_usr
    6cf0:	0000005e 	andeq	r0, r0, lr, asr r0
    6cf4:	1a6c9102 	bne	1b2b104 <__Stack_Size+0x1b2af04>
    6cf8:	00000fe1 	andeq	r0, r0, r1, ror #31
    6cfc:	34010702 	strcc	r0, [r1], #-1794	; 0xfffff8fe
    6d00:	02000002 	andeq	r0, r0, #2
    6d04:	1b007791 	blne	24b50 <__Stack_Size+0x24950>
    6d08:	002ce601 	eoreq	lr, ip, r1, lsl #12
    6d0c:	011f0200 	tsteq	pc, r0, lsl #4
    6d10:	00593001 	subseq	r3, r9, r1
    6d14:	00595808 	subseq	r5, r9, r8, lsl #16
    6d18:	00389008 	eorseq	r9, r8, r8
    6d1c:	044b0100 	strbeq	r0, [fp], #-256	; 0xffffff00
    6d20:	bd190000 	ldclt	0, cr0, [r9, #-0]
    6d24:	0200002c 	andeq	r0, r0, #44	; 0x2c
    6d28:	005e011f 	subseq	r0, lr, pc, lsl r1
    6d2c:	91020000 	mrsls	r0, (UNDEF: 2)
    6d30:	641c0074 	ldrvs	r0, [ip], #-116	; 0xffffff8c
    6d34:	01000002 	tsteq	r0, r2
    6d38:	045906ce 	ldrbeq	r0, [r9], #-1742	; 0xfffff932
    6d3c:	01010000 	mrseq	r0, (UNDEF: 1)
    6d40:	00007e05 	andeq	r7, r0, r5, lsl #28
    6d44:	09160000 	ldmdbeq	r6, {}	; <UNPREDICTABLE>
    6d48:	00020000 	andeq	r0, r2, r0
    6d4c:	00001885 	andeq	r1, r0, r5, lsl #17
    6d50:	01650104 	cmneq	r5, r4, lsl #2
    6d54:	bc010000 	stclt	0, cr0, [r1], {-0}
    6d58:	ba00002d 	blt	6e14 <__Stack_Size+0x6c14>
    6d5c:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    6d60:	98080059 	stmdals	r8, {r0, r3, r4, r6}
    6d64:	fe080061 	cdp2	0, 0, cr0, cr8, cr1, {3}
    6d68:	0200001c 	andeq	r0, r0, #28
    6d6c:	00a00601 	adceq	r0, r0, r1, lsl #12
    6d70:	1c030000 	stcne	0, cr0, [r3], {-0}
    6d74:	02000001 	andeq	r0, r0, #1
    6d78:	0000372a 	andeq	r3, r0, sl, lsr #14
    6d7c:	08010200 	stmdaeq	r1, {r9}
    6d80:	0000009e 	muleq	r0, lr, r0
    6d84:	86050202 	strhi	r0, [r5], -r2, lsl #4
    6d88:	03000001 	movweq	r0, #1
    6d8c:	00000190 	muleq	r0, r0, r1
    6d90:	00503602 	subseq	r3, r0, r2, lsl #12
    6d94:	02020000 	andeq	r0, r2, #0
    6d98:	0000dc07 	andeq	sp, r0, r7, lsl #24
    6d9c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    6da0:	00000148 	andeq	r0, r0, r8, asr #2
    6da4:	00019903 	andeq	r9, r1, r3, lsl #18
    6da8:	69500200 	ldmdbvs	r0, {r9}^
    6dac:	02000000 	andeq	r0, r0, #0
    6db0:	010a0704 	tsteq	sl, r4, lsl #14
    6db4:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    6db8:	00014305 	andeq	r4, r1, r5, lsl #6
    6dbc:	07080200 	streq	r0, [r8, -r0, lsl #4]
    6dc0:	00000105 	andeq	r0, r0, r5, lsl #2
    6dc4:	69050404 	stmdbvs	r5, {r2, sl}
    6dc8:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    6dcc:	010f0704 	tsteq	pc, r4, lsl #14
    6dd0:	04020000 	streq	r0, [r2], #-0
    6dd4:	0002b807 	andeq	fp, r2, r7, lsl #16
    6dd8:	005e0500 	subseq	r0, lr, r0, lsl #10
    6ddc:	01060000 	mrseq	r0, (UNDEF: 6)
    6de0:	ae020703 	cdpge	7, 0, cr0, cr2, cr3, {0}
    6de4:	07000000 	streq	r0, [r0, -r0]
    6de8:	000025d8 	ldrdeq	r2, [r0], -r8
    6dec:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0xfffff800
    6df0:	00010054 	andeq	r0, r1, r4, asr r0
    6df4:	00199109 	andseq	r9, r9, r9, lsl #2
    6df8:	02070300 	andeq	r0, r7, #0, 6
    6dfc:	00000098 	muleq	r0, r8, r0
    6e00:	00121809 	andseq	r1, r2, r9, lsl #16
    6e04:	02070300 	andeq	r0, r7, #0, 6
    6e08:	00000098 	muleq	r0, r8, r0
    6e0c:	09030106 	stmdbeq	r3, {r1, r2, r8}
    6e10:	0000dc02 	andeq	sp, r0, r2, lsl #24
    6e14:	03160700 	tsteq	r6, #0, 14
    6e18:	07000000 	streq	r0, [r0, -r0]
    6e1c:	0000024c 	andeq	r0, r0, ip, asr #4
    6e20:	16090001 	strne	r0, [r9], -r1
    6e24:	03000005 	movweq	r0, #5
    6e28:	00c60209 	sbceq	r0, r6, r9, lsl #4
    6e2c:	01060000 	mrseq	r0, (UNDEF: 6)
    6e30:	fe020c03 	cdp2	12, 0, cr0, cr2, cr3, {0}
    6e34:	07000000 	streq	r0, [r0, -r0]
    6e38:	000029b6 			; <UNDEFINED> instruction: 0x000029b6
    6e3c:	295a0700 	ldmdbcs	sl, {r8, r9, sl}^
    6e40:	00010000 	andeq	r0, r1, r0
    6e44:	00296d09 	eoreq	r6, r9, r9, lsl #26
    6e48:	020c0300 	andeq	r0, ip, #0, 6
    6e4c:	000000e8 	andeq	r0, r0, r8, ror #1
    6e50:	3403280a 	strcc	r2, [r3], #-2058	; 0xfffff7f6
    6e54:	0001a904 	andeq	sl, r1, r4, lsl #18
    6e58:	52430b00 	subpl	r0, r3, #0, 22
    6e5c:	04360300 	ldrteq	r0, [r6], #-768	; 0xfffffd00
    6e60:	00000093 	muleq	r0, r3, r0
    6e64:	0c002302 	stceq	3, cr2, [r0], {2}
    6e68:	0000394c 	andeq	r3, r0, ip, asr #18
    6e6c:	93043703 	movwls	r3, #18179	; 0x4703
    6e70:	02000000 	andeq	r0, r0, #0
    6e74:	430b0423 	movwmi	r0, #46115	; 0xb423
    6e78:	03005249 	movweq	r5, #585	; 0x249
    6e7c:	00930438 	addseq	r0, r3, r8, lsr r4
    6e80:	23020000 	movwcs	r0, #8192	; 0x2000
    6e84:	2f3f0c08 	svccs	0x003f0c08
    6e88:	39030000 	stmdbcc	r3, {}	; <UNPREDICTABLE>
    6e8c:	00009304 	andeq	r9, r0, r4, lsl #6
    6e90:	0c230200 	sfmeq	f0, 4, [r3], #-0
    6e94:	002de20c 	eoreq	lr, sp, ip, lsl #4
    6e98:	043a0300 	ldrteq	r0, [sl], #-768	; 0xfffffd00
    6e9c:	00000093 	muleq	r0, r3, r0
    6ea0:	0c102302 	ldceq	3, cr2, [r0], {2}
    6ea4:	00002f61 	andeq	r2, r0, r1, ror #30
    6ea8:	93043b03 	movwls	r3, #19203	; 0x4b03
    6eac:	02000000 	andeq	r0, r0, #0
    6eb0:	990c1423 	stmdbls	ip, {r0, r1, r5, sl, ip}
    6eb4:	0300002f 	movweq	r0, #47	; 0x2f
    6eb8:	0093043c 	addseq	r0, r3, ip, lsr r4
    6ebc:	23020000 	movwcs	r0, #8192	; 0x2000
    6ec0:	2e940c18 	mrccs	12, 4, r0, cr4, cr8, {0}
    6ec4:	3d030000 	stccc	0, cr0, [r3, #-0]
    6ec8:	00009304 	andeq	r9, r0, r4, lsl #6
    6ecc:	1c230200 	sfmne	f0, 4, [r3], #-0
    6ed0:	002e4a0c 	eoreq	r4, lr, ip, lsl #20
    6ed4:	043e0300 	ldrteq	r0, [lr], #-768	; 0xfffffd00
    6ed8:	00000093 	muleq	r0, r3, r0
    6edc:	0b202302 	bleq	80faec <__Stack_Size+0x80f8ec>
    6ee0:	00525343 	subseq	r5, r2, r3, asr #6
    6ee4:	93043f03 	movwls	r3, #20227	; 0x4f03
    6ee8:	02000000 	andeq	r0, r0, #0
    6eec:	09002423 	stmdbeq	r0, {r0, r1, r5, sl, sp}
    6ef0:	00002db0 			; <UNDEFINED> instruction: 0x00002db0
    6ef4:	0a044a03 	beq	119708 <__Stack_Size+0x119508>
    6ef8:	0d000001 	stceq	0, cr0, [r0, #-4]
    6efc:	042e0414 	strteq	r0, [lr], #-1044	; 0xfffffbec
    6f00:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    6f04:	00002a92 	muleq	r0, r2, sl
    6f08:	005e3004 	subseq	r3, lr, r4
    6f0c:	23020000 	movwcs	r0, #8192	; 0x2000
    6f10:	28450e00 	stmdacs	r5, {r9, sl, fp}^
    6f14:	31040000 	mrscc	r0, (UNDEF: 4)
    6f18:	0000005e 	andeq	r0, r0, lr, asr r0
    6f1c:	0e042302 	cdpeq	3, 0, cr2, cr4, cr2, {0}
    6f20:	00002b0a 	andeq	r2, r0, sl, lsl #22
    6f24:	005e3204 	subseq	r3, lr, r4, lsl #4
    6f28:	23020000 	movwcs	r0, #8192	; 0x2000
    6f2c:	2b250e08 	blcs	94a754 <__Stack_Size+0x94a554>
    6f30:	33040000 	movwcc	r0, #16384	; 0x4000
    6f34:	0000005e 	andeq	r0, r0, lr, asr r0
    6f38:	0e0c2302 	cdpeq	3, 0, cr2, cr12, cr2, {0}
    6f3c:	00002a62 	andeq	r2, r0, r2, ror #20
    6f40:	005e3404 	subseq	r3, lr, r4, lsl #8
    6f44:	23020000 	movwcs	r0, #8192	; 0x2000
    6f48:	b0030010 	andlt	r0, r3, r0, lsl r0
    6f4c:	04000028 	streq	r0, [r0], #-40	; 0xffffffd8
    6f50:	0001b535 	andeq	fp, r1, r5, lsr r5
    6f54:	b0010f00 	andlt	r0, r1, r0, lsl #30
    6f58:	0100002e 	tsteq	r0, lr, lsr #32
    6f5c:	595801d9 	ldmdbpl	r8, {r0, r3, r4, r6, r7, r8}^
    6f60:	59b40800 	ldmibpl	r4!, {fp}
    6f64:	38c80800 	stmiacc	r8, {fp}^
    6f68:	10010000 	andne	r0, r1, r0
    6f6c:	00304201 	eorseq	r4, r0, r1, lsl #4
    6f70:	010e0100 	mrseq	r0, (UNDEF: 30)
    6f74:	0059b401 	subseq	fp, r9, r1, lsl #8
    6f78:	005a1008 	subseq	r1, sl, r8
    6f7c:	0038f408 	eorseq	pc, r8, r8, lsl #8
    6f80:	02500100 	subseq	r0, r0, #0, 2
    6f84:	7f110000 	svcvc	0x00110000
    6f88:	01000030 	tsteq	r0, r0, lsr r0
    6f8c:	005e010e 	subseq	r0, lr, lr, lsl #2
    6f90:	91020000 	mrsls	r0, (UNDEF: 2)
    6f94:	01120074 	tsteq	r2, r4, ror r0
    6f98:	00002ebb 			; <UNDEFINED> instruction: 0x00002ebb
    6f9c:	01013001 	tsteq	r1, r1
    6fa0:	000000fe 	strdeq	r0, [r0], -lr
    6fa4:	08005a10 	stmdaeq	r0, {r4, r9, fp, ip, lr}
    6fa8:	08005a72 	stmdaeq	r0, {r1, r4, r5, r6, r9, fp, ip, lr}
    6fac:	0000392c 	andeq	r3, r0, ip, lsr #18
    6fb0:	00029d01 	andeq	r9, r2, r1, lsl #26
    6fb4:	2fa11300 	svccs	0x00a11300
    6fb8:	32010000 	andcc	r0, r1, #0
    6fbc:	00009301 	andeq	r9, r0, r1, lsl #6
    6fc0:	70910200 	addsvc	r0, r1, r0, lsl #4
    6fc4:	00073c13 	andeq	r3, r7, r3, lsl ip
    6fc8:	01330100 	teqeq	r3, r0, lsl #2
    6fcc:	000000fe 	strdeq	r0, [r0], -lr
    6fd0:	13779102 	cmnne	r7, #-2147483648	; 0x80000000
    6fd4:	00003038 	andeq	r3, r0, r8, lsr r0
    6fd8:	ae013401 	cdpge	4, 0, cr3, cr1, cr1, {0}
    6fdc:	02000000 	andeq	r0, r0, #0
    6fe0:	10007691 	mulne	r0, r1, r6
    6fe4:	00311b01 	eorseq	r1, r1, r1, lsl #22
    6fe8:	014e0100 	mrseq	r0, (UNDEF: 94)
    6fec:	005a7401 	subseq	r7, sl, r1, lsl #8
    6ff0:	005ab408 	subseq	fp, sl, r8, lsl #8
    6ff4:	00396408 	eorseq	r6, r9, r8, lsl #8
    6ff8:	02d70100 	sbcseq	r0, r7, #0, 2
    6ffc:	25110000 	ldrcs	r0, [r1, #-0]
    7000:	01000031 	tsteq	r0, r1, lsr r0
    7004:	002c014e 	eoreq	r0, ip, lr, asr #2
    7008:	91020000 	mrsls	r0, (UNDEF: 2)
    700c:	07c3136f 	strbeq	r1, [r3, pc, ror #6]
    7010:	50010000 	andpl	r0, r1, r0
    7014:	00005e01 	andeq	r5, r0, r1, lsl #28
    7018:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    701c:	01011000 	mrseq	r1, (UNDEF: 1)
    7020:	01000031 	tsteq	r0, r1, lsr r0
    7024:	b4010162 	strlt	r0, [r1], #-354	; 0xfffffe9e
    7028:	d408005a 	strle	r0, [r8], #-90	; 0xffffffa6
    702c:	9c08005a 	stcls	0, cr0, [r8], {90}	; 0x5a
    7030:	01000039 	tsteq	r0, r9, lsr r0
    7034:	00000302 	andeq	r0, r0, r2, lsl #6
    7038:	0003f411 	andeq	pc, r3, r1, lsl r4	; <UNPREDICTABLE>
    703c:	01620100 	cmneq	r2, r0, lsl #2
    7040:	000000dc 	ldrdeq	r0, [r0], -ip
    7044:	00779102 	rsbseq	r9, r7, r2, lsl #2
    7048:	2ef90110 	mrccs	1, 7, r0, cr9, cr0, {0}
    704c:	7a010000 	bvc	47054 <__Stack_Size+0x46e54>
    7050:	5ad40101 	bpl	ff50745c <BootRAM+0xd6f7bfd>
    7054:	5b140800 	blpl	50905c <__Stack_Size+0x508e5c>
    7058:	39d40800 	ldmibcc	r4, {fp}^
    705c:	4b010000 	blmi	47064 <__Stack_Size+0x46e64>
    7060:	11000003 	tstne	r0, r3
    7064:	00002fcc 	andeq	r2, r0, ip, asr #31
    7068:	5e017a01 	vmlapl.f32	s14, s2, s2
    706c:	02000000 	andeq	r0, r0, #0
    7070:	73116c91 	tstvc	r1, #37120	; 0x9100
    7074:	0100002e 	tsteq	r0, lr, lsr #32
    7078:	005e017a 	subseq	r0, lr, sl, ror r1
    707c:	91020000 	mrsls	r0, (UNDEF: 2)
    7080:	07c31368 	strbeq	r1, [r3, r8, ror #6]
    7084:	7c010000 	stcvc	0, cr0, [r1], {-0}
    7088:	00005e01 	andeq	r5, r0, r1, lsl #28
    708c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    7090:	68011000 	stmdavs	r1, {ip}
    7094:	0100002e 	tsteq	r0, lr, lsr #32
    7098:	14010191 	strne	r0, [r1], #-401	; 0xfffffe6f
    709c:	3408005b 	strcc	r0, [r8], #-91	; 0xffffffa5
    70a0:	0c08005b 	stceq	0, cr0, [r8], {91}	; 0x5b
    70a4:	0100003a 	tsteq	r0, sl, lsr r0
    70a8:	00000376 	andeq	r0, r0, r6, ror r3
    70ac:	0003f411 	andeq	pc, r3, r1, lsl r4	; <UNPREDICTABLE>
    70b0:	01910100 	orrseq	r0, r1, r0, lsl #2
    70b4:	000000dc 	ldrdeq	r0, [r0], -ip
    70b8:	00779102 	rsbseq	r9, r7, r2, lsl #2
    70bc:	2fda0110 	svccs	0x00da0110
    70c0:	34010000 	strcc	r0, [r1], #-0
    70c4:	5b340102 	blpl	d074d4 <__Stack_Size+0xd072d4>
    70c8:	5b6c0800 	blpl	1b090d0 <__Stack_Size+0x1b08ed0>
    70cc:	3a440800 	bcc	11090d4 <__Stack_Size+0x1108ed4>
    70d0:	b0010000 	andlt	r0, r1, r0
    70d4:	11000003 	tstne	r0, r3
    70d8:	00003087 	andeq	r3, r0, r7, lsl #1
    70dc:	5e023401 	cdppl	4, 0, cr3, cr2, cr1, {0}
    70e0:	02000000 	andeq	r0, r0, #0
    70e4:	c3136c91 	tstgt	r3, #37120	; 0x9100
    70e8:	01000007 	tsteq	r0, r7
    70ec:	005e0236 	subseq	r0, lr, r6, lsr r2
    70f0:	91020000 	mrsls	r0, (UNDEF: 2)
    70f4:	01140074 	tsteq	r4, r4, ror r0
    70f8:	00002f2b 	andeq	r2, r0, fp, lsr #30
    70fc:	01024b01 	tsteq	r2, r1, lsl #22
    7100:	0000002c 	andeq	r0, r0, ip, lsr #32
    7104:	08005b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp, ip, lr}
    7108:	08005b88 	stmdaeq	r0, {r3, r7, r8, r9, fp, ip, lr}
    710c:	00003a7c 	andeq	r3, r0, ip, ror sl
    7110:	f2011001 	vhadd.s8	d1, d1, d1
    7114:	01000030 	tsteq	r0, r0, lsr r0
    7118:	88010260 	stmdahi	r1, {r5, r6, r9}
    711c:	c008005b 	andgt	r0, r8, fp, asr r0
    7120:	a808005b 	stmdage	r8, {r0, r1, r3, r4, r6}
    7124:	0100003a 	tsteq	r0, sl, lsr r0
    7128:	00000405 	andeq	r0, r0, r5, lsl #8
    712c:	00302d11 	eorseq	r2, r0, r1, lsl sp
    7130:	02600100 	rsbeq	r0, r0, #0, 2
    7134:	0000005e 	andeq	r0, r0, lr, asr r0
    7138:	136c9102 	cmnne	ip, #-2147483648	; 0x80000000
    713c:	000007c3 	andeq	r0, r0, r3, asr #15
    7140:	5e026201 	cdppl	2, 0, cr6, cr2, cr1, {0}
    7144:	02000000 	andeq	r0, r0, #0
    7148:	10007491 	mulne	r0, r1, r4
    714c:	002f6801 	eoreq	r6, pc, r1, lsl #16
    7150:	027a0100 	rsbseq	r0, sl, #0, 2
    7154:	005bc001 	subseq	ip, fp, r1
    7158:	005bf808 	subseq	pc, fp, r8, lsl #16
    715c:	003ae008 	eorseq	lr, sl, r8
    7160:	043f0100 	ldrteq	r0, [pc], #-256	; 7168 <__Stack_Size+0x6f68>
    7164:	eb110000 	bl	44716c <__Stack_Size+0x446f6c>
    7168:	0100002d 	tsteq	r0, sp, lsr #32
    716c:	005e027a 	subseq	r0, lr, sl, ror r2
    7170:	91020000 	mrsls	r0, (UNDEF: 2)
    7174:	07c3136c 	strbeq	r1, [r3, ip, ror #6]
    7178:	7c010000 	stcvc	0, cr0, [r1], {-0}
    717c:	00005e02 	andeq	r5, r0, r2, lsl #28
    7180:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    7184:	47011000 	strmi	r1, [r1, -r0]
    7188:	01000031 	tsteq	r0, r1, lsr r0
    718c:	f8010294 			; <UNDEFINED> instruction: 0xf8010294
    7190:	3408005b 	strcc	r0, [r8], #-91	; 0xffffffa5
    7194:	1808005c 	stmdane	r8, {r2, r3, r4, r6}
    7198:	0100003b 	tsteq	r0, fp, lsr r0
    719c:	00000479 	andeq	r0, r0, r9, ror r4
    71a0:	002deb11 	eoreq	lr, sp, r1, lsl fp
    71a4:	02940100 	addseq	r0, r4, #0, 2
    71a8:	0000005e 	andeq	r0, r0, lr, asr r0
    71ac:	136c9102 	cmnne	ip, #-2147483648	; 0x80000000
    71b0:	000007c3 	andeq	r0, r0, r3, asr #15
    71b4:	5e029601 	cfmadd32pl	mvax0, mvfx9, mvfx2, mvfx1
    71b8:	02000000 	andeq	r0, r0, #0
    71bc:	10007491 	mulne	r0, r1, r4
    71c0:	00305b01 	eorseq	r5, r0, r1, lsl #22
    71c4:	02bc0100 	adcseq	r0, ip, #0, 2
    71c8:	005c3401 	subseq	r3, ip, r1, lsl #8
    71cc:	005c8008 	subseq	r8, ip, r8
    71d0:	003b5008 	eorseq	r5, fp, r8
    71d4:	04b30100 	ldrteq	r0, [r3], #256	; 0x100
    71d8:	14110000 	ldrne	r0, [r1], #-0
    71dc:	01000031 	tsteq	r0, r1, lsr r0
    71e0:	002c02bc 	strhteq	r0, [ip], -ip
    71e4:	91020000 	mrsls	r0, (UNDEF: 2)
    71e8:	03f41177 	mvnseq	r1, #-1073741795	; 0xc000001d
    71ec:	bc010000 	stclt	0, cr0, [r1], {-0}
    71f0:	0000dc02 	andeq	sp, r0, r2, lsl #24
    71f4:	76910200 	ldrvc	r0, [r1], r0, lsl #4
    71f8:	0f011000 	svceq	0x00011000
    71fc:	0100002f 	tsteq	r0, pc, lsr #32
    7200:	800102d8 	ldrdhi	r0, [r1], -r8
    7204:	9c08005c 	stcls	0, cr0, [r8], {92}	; 0x5c
    7208:	8808005c 	stmdahi	r8, {r2, r3, r4, r6}
    720c:	0100003b 	tsteq	r0, fp, lsr r0
    7210:	000004de 	ldrdeq	r0, [r0], -lr
    7214:	00300e11 	eorseq	r0, r0, r1, lsl lr
    7218:	02d80100 	sbcseq	r0, r8, #0, 2
    721c:	0000005e 	andeq	r0, r0, lr, asr r0
    7220:	00749102 	rsbseq	r9, r4, r2, lsl #2
    7224:	2df40110 	ldfcse	f0, [r4, #64]!	; 0x40
    7228:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    722c:	5c9c0102 	ldfpls	f0, [ip], {2}
    7230:	5cd40800 	ldclpl	8, cr0, [r4], {0}
    7234:	3bc00800 	blcc	ff00923c <BootRAM+0xd1f99dd>
    7238:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    723c:	11000005 	tstne	r0, r5
    7240:	00002e5e 	andeq	r2, r0, lr, asr lr
    7244:	5e02fe01 	cdppl	14, 0, cr15, cr2, cr1, {0}
    7248:	02000000 	andeq	r0, r0, #0
    724c:	c3136c91 	tstgt	r3, #37120	; 0x9100
    7250:	01000007 	tsteq	r0, r7
    7254:	005e0300 	subseq	r0, lr, r0, lsl #6
    7258:	91020000 	mrsls	r0, (UNDEF: 2)
    725c:	01100074 	tsteq	r0, r4, ror r0
    7260:	00003098 	muleq	r0, r8, r0
    7264:	01033d01 	tsteq	r3, r1, lsl #26
    7268:	08005cd4 	stmdaeq	r0, {r2, r4, r6, r7, sl, fp, ip, lr}
    726c:	08005d20 	stmdaeq	r0, {r5, r8, sl, fp, ip, lr}
    7270:	00003bf8 	strdeq	r3, [r0], -r8
    7274:	00054301 	andeq	r4, r5, r1, lsl #6
    7278:	2e321100 	rsfcss	f1, f2, f0
    727c:	3d010000 	stccc	0, cr0, [r1, #-0]
    7280:	00002c03 	andeq	r2, r0, r3, lsl #24
    7284:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    7288:	20011000 	andcs	r1, r1, r0
    728c:	0100002f 	tsteq	r0, pc, lsr #32
    7290:	2001035e 	andcs	r0, r1, lr, asr r3
    7294:	4008005d 	andmi	r0, r8, sp, asr r0
    7298:	3008005d 	andcc	r0, r8, sp, asr r0
    729c:	0100003c 	tsteq	r0, ip, lsr r0
    72a0:	0000056e 	andeq	r0, r0, lr, ror #10
    72a4:	0003f411 	andeq	pc, r3, r1, lsl r4	; <UNPREDICTABLE>
    72a8:	035e0100 	cmpeq	lr, #0, 2
    72ac:	000000dc 	ldrdeq	r0, [r0], -ip
    72b0:	00779102 	rsbseq	r9, r7, r2, lsl #2
    72b4:	2ffd0110 	svccs	0x00fd0110
    72b8:	6f010000 	svcvs	0x00010000
    72bc:	5d400103 	stfple	f0, [r0, #-12]
    72c0:	5d640800 	stclpl	8, cr0, [r4, #-0]
    72c4:	3c680800 	stclcc	8, cr0, [r8], #-0
    72c8:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    72cc:	11000005 	tstne	r0, r5
    72d0:	00002ed1 	ldrdeq	r2, [r0], -r1
    72d4:	5e036f01 	cdppl	15, 0, cr6, cr3, cr1, {0}
    72d8:	02000000 	andeq	r0, r0, #0
    72dc:	10007491 	mulne	r0, r1, r4
    72e0:	0030c901 	eorseq	ip, r0, r1, lsl #18
    72e4:	037d0100 	cmneq	sp, #0, 2
    72e8:	005d6401 	subseq	r6, sp, r1, lsl #8
    72ec:	005d8408 	subseq	r8, sp, r8, lsl #8
    72f0:	003ca008 	eorseq	sl, ip, r8
    72f4:	05c40100 	strbeq	r0, [r4, #256]	; 0x100
    72f8:	f4110000 			; <UNDEFINED> instruction: 0xf4110000
    72fc:	01000003 	tsteq	r0, r3
    7300:	00dc037d 	sbcseq	r0, ip, sp, ror r3
    7304:	91020000 	mrsls	r0, (UNDEF: 2)
    7308:	01100077 	tsteq	r0, r7, ror r0
    730c:	000030b7 	strheq	r3, [r0], -r7
    7310:	01038c01 	tsteq	r3, r1, lsl #24
    7314:	08005d84 	stmdaeq	r0, {r2, r7, r8, sl, fp, ip, lr}
    7318:	08005f00 	stmdaeq	r0, {r8, r9, sl, fp, ip, lr}
    731c:	00003cd8 	ldrdeq	r3, [r0], -r8
    7320:	00062b01 	andeq	r2, r6, r1, lsl #22
    7324:	30501100 	subscc	r1, r0, r0, lsl #2
    7328:	8c010000 	stchi	0, cr0, [r1], {-0}
    732c:	00062b03 	andeq	r2, r6, r3, lsl #22
    7330:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    7334:	706d7415 	rsbvc	r7, sp, r5, lsl r4
    7338:	038e0100 	orreq	r0, lr, #0, 2
    733c:	0000005e 	andeq	r0, r0, lr, asr r0
    7340:	13749102 	cmnne	r4, #-2147483648	; 0x80000000
    7344:	00002f07 	andeq	r2, r0, r7, lsl #30
    7348:	5e038e01 	cdppl	14, 0, cr8, cr3, cr1, {0}
    734c:	02000000 	andeq	r0, r0, #0
    7350:	57137091 			; <UNDEFINED> instruction: 0x57137091
    7354:	0100002f 	tsteq	r0, pc, lsr #32
    7358:	005e038e 	subseq	r0, lr, lr, lsl #7
    735c:	91020000 	mrsls	r0, (UNDEF: 2)
    7360:	2e9c136c 	cdpcs	3, 9, cr1, cr12, cr12, {3}
    7364:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    7368:	00005e03 	andeq	r5, r0, r3, lsl #28
    736c:	68910200 	ldmvs	r1, {r9}
    7370:	04041600 	streq	r1, [r4], #-1536	; 0xfffffa00
    7374:	10000002 	andne	r0, r0, r2
    7378:	002e7e01 	eoreq	r7, lr, r1, lsl #28
    737c:	04280100 	strteq	r0, [r8], #-256	; 0xffffff00
    7380:	005f0001 	subseq	r0, pc, r1
    7384:	005f4008 	subseq	r4, pc, r8
    7388:	003d1008 	eorseq	r1, sp, r8
    738c:	066b0100 	strbteq	r0, [fp], -r0, lsl #2
    7390:	39110000 	ldmdbcc	r1, {}	; <UNPREDICTABLE>
    7394:	01000031 	tsteq	r0, r1, lsr r0
    7398:	005e0428 	subseq	r0, lr, r8, lsr #8
    739c:	91020000 	mrsls	r0, (UNDEF: 2)
    73a0:	03f41174 	mvnseq	r1, #116, 2
    73a4:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    73a8:	0000dc04 	andeq	sp, r0, r4, lsl #24
    73ac:	73910200 	orrsvc	r0, r1, #0, 4
    73b0:	68011000 	stmdavs	r1, {ip}
    73b4:	01000030 	tsteq	r0, r0, lsr r0
    73b8:	40010447 	andmi	r0, r1, r7, asr #8
    73bc:	8008005f 	andhi	r0, r8, pc, asr r0
    73c0:	4808005f 	stmdami	r8, {r0, r1, r2, r3, r4, r6}
    73c4:	0100003d 	tsteq	r0, sp, lsr r0
    73c8:	000006a5 	andeq	r0, r0, r5, lsr #13
    73cc:	002e4f11 	eoreq	r4, lr, r1, lsl pc
    73d0:	04470100 	strbeq	r0, [r7], #-256	; 0xffffff00
    73d4:	0000005e 	andeq	r0, r0, lr, asr r0
    73d8:	11749102 	cmnne	r4, r2, lsl #2
    73dc:	000003f4 	strdeq	r0, [r0], -r4
    73e0:	dc044701 	stcle	7, cr4, [r4], {1}
    73e4:	02000000 	andeq	r0, r0, #0
    73e8:	10007391 	mulne	r0, r1, r3
    73ec:	002f8201 	eoreq	r8, pc, r1, lsl #4
    73f0:	04660100 	strbteq	r0, [r6], #-256	; 0xffffff00
    73f4:	005f8001 	subseq	r8, pc, r1
    73f8:	005fc008 	subseq	ip, pc, r8
    73fc:	003d8008 	eorseq	r8, sp, r8
    7400:	06df0100 	ldrbeq	r0, [pc], r0, lsl #2
    7404:	48110000 	ldmdami	r1, {}	; <UNPREDICTABLE>
    7408:	0100002f 	tsteq	r0, pc, lsr #32
    740c:	005e0466 	subseq	r0, lr, r6, ror #8
    7410:	91020000 	mrsls	r0, (UNDEF: 2)
    7414:	03f41174 	mvnseq	r1, #116, 2
    7418:	66010000 	strvs	r0, [r1], -r0
    741c:	0000dc04 	andeq	sp, r0, r4, lsl #24
    7420:	73910200 	orrsvc	r0, r1, #0, 4
    7424:	1b011000 	blne	4b42c <__Stack_Size+0x4b22c>
    7428:	0100002e 	tsteq	r0, lr, lsr #32
    742c:	c00104a1 	andgt	r0, r1, r1, lsr #9
    7430:	0008005f 	andeq	r0, r8, pc, asr r0
    7434:	b8080060 	stmdalt	r8, {r5, r6}
    7438:	0100003d 	tsteq	r0, sp, lsr r0
    743c:	00000719 	andeq	r0, r0, r9, lsl r7
    7440:	002e4f11 	eoreq	r4, lr, r1, lsl pc
    7444:	04a10100 	strteq	r0, [r1], #256	; 0x100
    7448:	0000005e 	andeq	r0, r0, lr, asr r0
    744c:	11749102 	cmnne	r4, r2, lsl #2
    7450:	000003f4 	strdeq	r0, [r0], -r4
    7454:	dc04a101 	stfled	f2, [r4], {1}
    7458:	02000000 	andeq	r0, r0, #0
    745c:	10007391 	mulne	r0, r1, r3
    7460:	002ee201 	eoreq	lr, lr, r1, lsl #4
    7464:	04c00100 	strbeq	r0, [r0], #256	; 0x100
    7468:	00600001 	rsbeq	r0, r0, r1
    746c:	00604008 	rsbeq	r4, r0, r8
    7470:	003df008 	eorseq	pc, sp, r8
    7474:	07530100 	ldrbeq	r0, [r3, -r0, lsl #2]
    7478:	48110000 	ldmdami	r1, {}	; <UNPREDICTABLE>
    747c:	0100002f 	tsteq	r0, pc, lsr #32
    7480:	005e04c0 	subseq	r0, lr, r0, asr #9
    7484:	91020000 	mrsls	r0, (UNDEF: 2)
    7488:	03f41174 	mvnseq	r1, #116, 2
    748c:	c0010000 	andgt	r0, r1, r0
    7490:	0000dc04 	andeq	sp, r0, r4, lsl #24
    7494:	73910200 	orrsvc	r0, r1, #0, 4
    7498:	b0011000 	andlt	r1, r1, r0
    749c:	0100002f 	tsteq	r0, pc, lsr #32
    74a0:	400104d5 	ldrdmi	r0, [r1], -r5
    74a4:	60080060 	andvs	r0, r8, r0, rrx
    74a8:	28080060 	stmdacs	r8, {r5, r6}
    74ac:	0100003e 	tsteq	r0, lr, lsr r0
    74b0:	0000077e 	andeq	r0, r0, lr, ror r7
    74b4:	0003f411 	andeq	pc, r3, r1, lsl r4	; <UNPREDICTABLE>
    74b8:	04d50100 	ldrbeq	r0, [r5], #256	; 0x100
    74bc:	000000dc 	ldrdeq	r0, [r0], -ip
    74c0:	00779102 	rsbseq	r9, r7, r2, lsl #2
    74c4:	30d70110 	sbcscc	r0, r7, r0, lsl r1
    74c8:	e2010000 	and	r0, r1, #0
    74cc:	60600104 	rsbvs	r0, r0, r4, lsl #2
    74d0:	60800800 	addvs	r0, r0, r0, lsl #16
    74d4:	3e600800 	cdpcc	8, 6, cr0, cr0, cr0, {0}
    74d8:	a9010000 	stmdbge	r1, {}	; <UNPREDICTABLE>
    74dc:	11000007 	tstne	r0, r7
    74e0:	000003f4 	strdeq	r0, [r0], -r4
    74e4:	dc04e201 	sfmle	f6, 1, [r4], {1}
    74e8:	02000000 	andeq	r0, r0, #0
    74ec:	10007791 	mulne	r0, r1, r7
    74f0:	002ea201 	eoreq	sl, lr, r1, lsl #4
    74f4:	05020100 	streq	r0, [r2, #-256]	; 0xffffff00
    74f8:	00608001 	rsbeq	r8, r0, r1
    74fc:	0060a008 	rsbeq	sl, r0, r8
    7500:	003e9808 	eorseq	r9, lr, r8, lsl #16
    7504:	07d40100 	ldrbeq	r0, [r4, r0, lsl #2]
    7508:	0c110000 	ldceq	0, cr0, [r1], {-0}
    750c:	01000031 	tsteq	r0, r1, lsr r0
    7510:	002c0502 	eoreq	r0, ip, r2, lsl #10
    7514:	91020000 	mrsls	r0, (UNDEF: 2)
    7518:	01170077 	tsteq	r7, r7, ror r0
    751c:	00002feb 	andeq	r2, r0, fp, ror #31
    7520:	01052e01 	tsteq	r5, r1, lsl #28
    7524:	000000ae 	andeq	r0, r0, lr, lsr #1
    7528:	080060a0 	stmdaeq	r0, {r5, r7, sp, lr}
    752c:	08006120 	stmdaeq	r0, {r5, r8, sp, lr}
    7530:	00003ed0 	ldrdeq	r3, [r0], -r0
    7534:	00083001 	andeq	r3, r8, r1
    7538:	2fc31100 	svccs	0x00c31100
    753c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    7540:	00002c05 	andeq	r2, r0, r5, lsl #24
    7544:	67910200 	ldrvs	r0, [r1, r0, lsl #4]
    7548:	706d7415 	rsbvc	r7, sp, r5, lsl r4
    754c:	05300100 	ldreq	r0, [r0, #-256]!	; 0xffffff00
    7550:	0000005e 	andeq	r0, r0, lr, asr r0
    7554:	136c9102 	cmnne	ip, #-2147483648	; 0x80000000
    7558:	00002f78 	andeq	r2, r0, r8, ror pc
    755c:	5e053101 	adfpls	f3, f5, f1
    7560:	02000000 	andeq	r0, r0, #0
    7564:	e1137491 			; <UNDEFINED> instruction: 0xe1137491
    7568:	0100000f 	tsteq	r0, pc
    756c:	00ae0532 	adceq	r0, lr, r2, lsr r5
    7570:	91020000 	mrsls	r0, (UNDEF: 2)
    7574:	01180073 	tsteq	r8, r3, ror r0
    7578:	0000301f 	andeq	r3, r0, pc, lsl r0
    757c:	01055b01 	tsteq	r5, r1, lsl #22
    7580:	08006120 	stmdaeq	r0, {r5, r8, sp, lr}
    7584:	0800613c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sp, lr}
    7588:	00003f08 	andeq	r3, r0, r8, lsl #30
    758c:	3a011701 	bcc	4d198 <__Stack_Size+0x4cf98>
    7590:	0100002e 	tsteq	r0, lr, lsr #32
    7594:	ba01057a 	blt	48b84 <__Stack_Size+0x48984>
    7598:	3c000000 	stccc	0, cr0, [r0], {-0}
    759c:	78080061 	stmdavc	r8, {r0, r5, r6}
    75a0:	34080061 	strcc	r0, [r8], #-97	; 0xffffff9f
    75a4:	0100003f 	tsteq	r0, pc, lsr r0
    75a8:	00000885 	andeq	r0, r0, r5, lsl #17
    75ac:	00311411 	eorseq	r1, r1, r1, lsl r4
    75b0:	057a0100 	ldrbeq	r0, [sl, #-256]!	; 0xffffff00
    75b4:	0000002c 	andeq	r0, r0, ip, lsr #32
    75b8:	136f9102 	cmnne	pc, #-2147483648	; 0x80000000
    75bc:	00000fe1 	andeq	r0, r0, r1, ror #31
    75c0:	ba057c01 	blt	1665cc <__Stack_Size+0x1663cc>
    75c4:	02000000 	andeq	r0, r0, #0
    75c8:	10007791 	mulne	r0, r1, r7
    75cc:	002e0501 	eoreq	r0, lr, r1, lsl #10
    75d0:	05a80100 	streq	r0, [r8, #256]!	; 0x100
    75d4:	00617801 	rsbeq	r7, r1, r1, lsl #16
    75d8:	00619808 	rsbeq	r9, r1, r8, lsl #16
    75dc:	003f6c08 	eorseq	r6, pc, r8, lsl #24
    75e0:	08b00100 	ldmeq	r0!, {r8}
    75e4:	14110000 	ldrne	r0, [r1], #-0
    75e8:	01000031 	tsteq	r0, r1, lsr r0
    75ec:	002c05a8 	eoreq	r0, ip, r8, lsr #11
    75f0:	91020000 	mrsls	r0, (UNDEF: 2)
    75f4:	2c190077 	ldccs	0, cr0, [r9], {119}	; 0x77
    75f8:	c0000000 	andgt	r0, r0, r0
    75fc:	1a000008 	bne	7624 <__Stack_Size+0x7424>
    7600:	0000008c 	andeq	r0, r0, ip, lsl #1
    7604:	a61b000f 	ldrge	r0, [fp], -pc
    7608:	01000030 	tsteq	r0, r0, lsr r0
    760c:	0008d1c1 	andeq	sp, r8, r1, asr #3
    7610:	00030500 	andeq	r0, r3, r0, lsl #10
    7614:	1c600000 	stclne	0, cr0, [r0], #-0
    7618:	000008d6 	ldrdeq	r0, [r0], -r6
    761c:	0008b005 	andeq	fp, r8, r5
    7620:	002c1900 	eoreq	r1, ip, r0, lsl #18
    7624:	08eb0000 	stmiaeq	fp!, {}^	; <UNPREDICTABLE>
    7628:	8c1a0000 	ldchi	0, cr0, [sl], {-0}
    762c:	03000000 	movweq	r0, #0
    7630:	31571b00 	cmpcc	r7, r0, lsl #22
    7634:	c2010000 	andgt	r0, r1, #0
    7638:	000008fc 	strdeq	r0, [r0], -ip
    763c:	00100305 	andseq	r0, r0, r5, lsl #6
    7640:	011c6000 	tsteq	ip, r0
    7644:	05000009 	streq	r0, [r0, #-9]
    7648:	000008db 	ldrdeq	r0, [r0], -fp
    764c:	0002641d 	andeq	r6, r2, sp, lsl r4
    7650:	06ce0500 	strbeq	r0, [lr], r0, lsl #10
    7654:	00000914 	andeq	r0, r0, r4, lsl r9
    7658:	7e050101 	adfvcs	f0, f5, f1
    765c:	00000000 	andeq	r0, r0, r0
    7660:	0000046d 	andeq	r0, r0, sp, ror #8
    7664:	1a410002 	bne	1047674 <__Stack_Size+0x1047474>
    7668:	01040000 	mrseq	r0, (UNDEF: 4)
    766c:	00000165 	andeq	r0, r0, r5, ror #2
    7670:	00321c01 	eorseq	r1, r2, r1, lsl #24
    7674:	0000ba00 	andeq	fp, r0, r0, lsl #20
    7678:	00619800 	rsbeq	r9, r1, r0, lsl #16
    767c:	00646c08 	rsbeq	r6, r4, r8, lsl #24
    7680:	001f3708 	andseq	r3, pc, r8, lsl #14
    7684:	06010200 	streq	r0, [r1], -r0, lsl #4
    7688:	000000a0 	andeq	r0, r0, r0, lsr #1
    768c:	00011c03 	andeq	r1, r1, r3, lsl #24
    7690:	372a0200 	strcc	r0, [sl, -r0, lsl #4]!
    7694:	02000000 	andeq	r0, r0, #0
    7698:	009e0801 	addseq	r0, lr, r1, lsl #16
    769c:	02020000 	andeq	r0, r2, #0
    76a0:	00018605 	andeq	r8, r1, r5, lsl #12
    76a4:	01900300 	orrseq	r0, r0, r0, lsl #6
    76a8:	36020000 	strcc	r0, [r2], -r0
    76ac:	00000050 	andeq	r0, r0, r0, asr r0
    76b0:	dc070202 	sfmle	f0, 4, [r7], {2}
    76b4:	02000000 	andeq	r0, r0, #0
    76b8:	01480504 	cmpeq	r8, r4, lsl #10
    76bc:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    76c0:	02000001 	andeq	r0, r0, #1
    76c4:	00006950 	andeq	r6, r0, r0, asr r9
    76c8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    76cc:	0000010a 	andeq	r0, r0, sl, lsl #2
    76d0:	43050802 	movwmi	r0, #22530	; 0x5802
    76d4:	02000001 	andeq	r0, r0, #1
    76d8:	01050708 	tsteq	r5, r8, lsl #14
    76dc:	04040000 	streq	r0, [r4], #-0
    76e0:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    76e4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    76e8:	0000010f 	andeq	r0, r0, pc, lsl #2
    76ec:	b8070402 	stmdalt	r7, {r1, sl}
    76f0:	05000002 	streq	r0, [r0, #-2]
    76f4:	00000045 	andeq	r0, r0, r5, asr #32
    76f8:	07030106 	streq	r0, [r3, -r6, lsl #2]
    76fc:	0000ae02 	andeq	sl, r0, r2, lsl #28
    7700:	25d80700 	ldrbcs	r0, [r8, #1792]	; 0x700
    7704:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    7708:	00544553 	subseq	r4, r4, r3, asr r5
    770c:	91090001 	tstls	r9, r1
    7710:	03000019 	movweq	r0, #25
    7714:	00980207 	addseq	r0, r8, r7, lsl #4
    7718:	18090000 	stmdane	r9, {}	; <UNPREDICTABLE>
    771c:	03000012 	movweq	r0, #18
    7720:	00980207 	addseq	r0, r8, r7, lsl #4
    7724:	01060000 	mrseq	r0, (UNDEF: 6)
    7728:	dc020903 	stcle	9, cr0, [r2], {3}
    772c:	07000000 	streq	r0, [r0, -r0]
    7730:	00000316 	andeq	r0, r0, r6, lsl r3
    7734:	024c0700 	subeq	r0, ip, #0, 14
    7738:	00010000 	andeq	r0, r1, r0
    773c:	00051609 	andeq	r1, r5, r9, lsl #12
    7740:	02090300 	andeq	r0, r9, #0, 6
    7744:	000000c6 	andeq	r0, r0, r6, asr #1
    7748:	5003280a 	andpl	r2, r3, sl, lsl #16
    774c:	00021e04 	andeq	r1, r2, r4, lsl #28
    7750:	52430b00 	subpl	r0, r3, #0, 22
    7754:	52030048 	andpl	r0, r3, #72	; 0x48
    7758:	00009304 	andeq	r9, r0, r4, lsl #6
    775c:	00230200 	eoreq	r0, r3, r0, lsl #4
    7760:	0003d70c 	andeq	sp, r3, ip, lsl #14
    7764:	04530300 	ldrbeq	r0, [r3], #-768	; 0xfffffd00
    7768:	00000045 	andeq	r0, r0, r5, asr #32
    776c:	0b022302 	bleq	9037c <__Stack_Size+0x9017c>
    7770:	004c5243 	subeq	r5, ip, r3, asr #4
    7774:	93045403 	movwls	r5, #17411	; 0x4403
    7778:	02000000 	andeq	r0, r0, #0
    777c:	6b0c0423 	blvs	308810 <__Stack_Size+0x308610>
    7780:	0300000c 	movweq	r0, #12
    7784:	00450455 	subeq	r0, r5, r5, asr r4
    7788:	23020000 	movwcs	r0, #8192	; 0x2000
    778c:	32540c06 	subscc	r0, r4, #1536	; 0x600
    7790:	56030000 	strpl	r0, [r3], -r0
    7794:	00009304 	andeq	r9, r0, r4, lsl #6
    7798:	08230200 	stmdaeq	r3!, {r9}
    779c:	0004cc0c 	andeq	ip, r4, ip, lsl #24
    77a0:	04570300 	ldrbeq	r0, [r7], #-768	; 0xfffffd00
    77a4:	00000045 	andeq	r0, r0, r5, asr #32
    77a8:	0c0a2302 	stceq	3, cr2, [sl], {2}
    77ac:	00003259 	andeq	r3, r0, r9, asr r2
    77b0:	93045803 	movwls	r5, #18435	; 0x4803
    77b4:	02000000 	andeq	r0, r0, #0
    77b8:	d60c0c23 	strle	r0, [ip], -r3, lsr #24
    77bc:	03000004 	movweq	r0, #4
    77c0:	00450459 	subeq	r0, r5, r9, asr r4
    77c4:	23020000 	movwcs	r0, #8192	; 0x2000
    77c8:	31830c0e 	orrcc	r0, r3, lr, lsl #24
    77cc:	5a030000 	bpl	c77d4 <__Stack_Size+0xc75d4>
    77d0:	00009304 	andeq	r9, r0, r4, lsl #6
    77d4:	10230200 	eorne	r0, r3, r0, lsl #4
    77d8:	0004e00c 	andeq	lr, r4, ip
    77dc:	045b0300 	ldrbeq	r0, [fp], #-768	; 0xfffffd00
    77e0:	00000045 	andeq	r0, r0, r5, asr #32
    77e4:	0c122302 	ldceq	3, cr2, [r2], {2}
    77e8:	00003188 	andeq	r3, r0, r8, lsl #3
    77ec:	93045c03 	movwls	r5, #19459	; 0x4c03
    77f0:	02000000 	andeq	r0, r0, #0
    77f4:	ea0c1423 	b	30c888 <__Stack_Size+0x30c688>
    77f8:	03000004 	movweq	r0, #4
    77fc:	0045045d 	subeq	r0, r5, sp, asr r4
    7800:	23020000 	movwcs	r0, #8192	; 0x2000
    7804:	32970c16 	addscc	r0, r7, #5632	; 0x1600
    7808:	5e030000 	cdppl	0, 0, cr0, cr3, cr0, {0}
    780c:	00009304 	andeq	r9, r0, r4, lsl #6
    7810:	18230200 	stmdane	r3!, {r9}
    7814:	000c750c 	andeq	r7, ip, ip, lsl #10
    7818:	045f0300 	ldrbeq	r0, [pc], #-768	; 7820 <__Stack_Size+0x7620>
    781c:	00000045 	andeq	r0, r0, r5, asr #32
    7820:	0c1a2302 	ldceq	3, cr2, [sl], {2}
    7824:	000032bd 			; <UNDEFINED> instruction: 0x000032bd
    7828:	93046003 	movwls	r6, #16387	; 0x4003
    782c:	02000000 	andeq	r0, r0, #0
    7830:	e10c1c23 	tst	ip, r3, lsr #24
    7834:	0300000d 	movweq	r0, #13
    7838:	00450461 	subeq	r0, r5, r1, ror #8
    783c:	23020000 	movwcs	r0, #8192	; 0x2000
    7840:	32d10c1e 	sbcscc	r0, r1, #7680	; 0x1e00
    7844:	62030000 	andvs	r0, r3, #0
    7848:	00009304 	andeq	r9, r0, r4, lsl #6
    784c:	20230200 	eorcs	r0, r3, r0, lsl #4
    7850:	000c7f0c 	andeq	r7, ip, ip, lsl #30
    7854:	04630300 	strbteq	r0, [r3], #-768	; 0xfffffd00
    7858:	00000045 	andeq	r0, r0, r5, asr #32
    785c:	0c222302 	stceq	3, cr2, [r2], #-8
    7860:	000032d6 	ldrdeq	r3, [r0], -r6
    7864:	93046403 	movwls	r6, #17411	; 0x4403
    7868:	02000000 	andeq	r0, r0, #0
    786c:	890c2423 	stmdbhi	ip, {r0, r1, r5, sl, sp}
    7870:	0300000c 	movweq	r0, #12
    7874:	00450465 	subeq	r0, r5, r5, ror #8
    7878:	23020000 	movwcs	r0, #8192	; 0x2000
    787c:	8b090026 	blhi	24791c <__Stack_Size+0x24771c>
    7880:	03000032 	movweq	r0, #50	; 0x32
    7884:	00e80466 	rsceq	r0, r8, r6, ror #8
    7888:	010d0000 	mrseq	r0, (UNDEF: 13)
    788c:	00003176 	andeq	r3, r0, r6, ror r1
    7890:	98015a01 	stmdals	r1, {r0, r9, fp, ip, lr}
    7894:	e4080061 	str	r0, [r8], #-97	; 0xffffff9f
    7898:	a4080061 	strge	r0, [r8], #-97	; 0xffffff9f
    789c:	0100003f 	tsteq	r0, pc, lsr r0
    78a0:	00000261 	andeq	r0, r0, r1, ror #4
    78a4:	0032db0e 	eorseq	sp, r2, lr, lsl #22
    78a8:	455a0100 	ldrbmi	r0, [sl, #-256]	; 0xffffff00
    78ac:	02000000 	andeq	r0, r0, #0
    78b0:	f40e7691 	vst1.32	{d7-d9}, [lr :64], r1
    78b4:	01000003 	tsteq	r0, r3
    78b8:	0000dc5a 	andeq	sp, r0, sl, asr ip
    78bc:	75910200 	ldrvc	r0, [r1, #512]	; 0x200
    78c0:	a9010f00 	stmdbge	r1, {r8, r9, sl, fp}
    78c4:	01000032 	tsteq	r0, r2, lsr r0
    78c8:	61e4016f 	mvnvs	r0, pc, ror #2
    78cc:	62040800 	andvs	r0, r4, #0, 16
    78d0:	3fdc0800 	svccc	0x00dc0800
    78d4:	0f010000 	svceq	0x00010000
    78d8:	00327801 	eorseq	r7, r2, r1, lsl #16
    78dc:	017a0100 	cmneq	sl, r0, lsl #2
    78e0:	08006204 	stmdaeq	r0, {r2, r9, sp, lr}
    78e4:	08006224 	stmdaeq	r0, {r2, r5, r9, sp, lr}
    78e8:	00004008 	andeq	r4, r0, r8
    78ec:	c2011001 	andgt	r1, r1, #1
    78f0:	01000032 	tsteq	r0, r2, lsr r0
    78f4:	005e0185 	subseq	r0, lr, r5, lsl #3
    78f8:	62240000 	eorvs	r0, r4, #0
    78fc:	62540800 	subsvs	r0, r4, #0, 16
    7900:	40340800 	eorsmi	r0, r4, r0, lsl #16
    7904:	ba010000 	blt	4790c <__Stack_Size+0x4770c>
    7908:	11000002 	tstne	r0, r2
    790c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    7910:	00458701 	subeq	r8, r5, r1, lsl #14
    7914:	91020000 	mrsls	r0, (UNDEF: 2)
    7918:	01120076 	tsteq	r2, r6, ror r0
    791c:	000031aa 	andeq	r3, r0, sl, lsr #3
    7920:	54019101 	strpl	r9, [r1], #-257	; 0xfffffeff
    7924:	84080062 	strhi	r0, [r8], #-98	; 0xffffff9e
    7928:	6c080062 	stcvs	0, cr0, [r8], {98}	; 0x62
    792c:	01000040 	tsteq	r0, r0, asr #32
    7930:	000002e3 	andeq	r0, r0, r3, ror #5
    7934:	00318d0e 	eorseq	r8, r1, lr, lsl #26
    7938:	5e910100 	fmlpls	f0, f1, f0
    793c:	02000000 	andeq	r0, r0, #0
    7940:	12007491 	andne	r7, r0, #-1862270976	; 0x91000000
    7944:	00316501 	eorseq	r6, r1, r1, lsl #10
    7948:	01a00100 	lsleq	r0, r0, #2
    794c:	08006284 	stmdaeq	r0, {r2, r7, r9, sp, lr}
    7950:	080062b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sp, lr}
    7954:	000040a4 	andeq	r4, r0, r4, lsr #1
    7958:	00030c01 	andeq	r0, r3, r1, lsl #24
    795c:	325e0e00 	subscc	r0, lr, #0, 28
    7960:	a0010000 	andge	r0, r1, r0
    7964:	0000005e 	andeq	r0, r0, lr, asr r0
    7968:	00749102 	rsbseq	r9, r4, r2, lsl #2
    796c:	329c0112 	addscc	r0, ip, #-2147483644	; 0x80000004
    7970:	b2010000 	andlt	r0, r1, #0
    7974:	0062b801 	rsbeq	fp, r2, r1, lsl #16
    7978:	0062e808 	rsbeq	lr, r2, r8, lsl #16
    797c:	0040dc08 	subeq	sp, r0, r8, lsl #24
    7980:	03350100 	teqeq	r5, #0, 2
    7984:	6d0e0000 	stcvs	0, cr0, [lr, #-0]
    7988:	01000032 	tsteq	r0, r2, lsr r0
    798c:	00005eb2 			; <UNDEFINED> instruction: 0x00005eb2
    7990:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    7994:	f9011000 			; <UNDEFINED> instruction: 0xf9011000
    7998:	01000031 	tsteq	r0, r1, lsr r0
    799c:	005e01c1 	subseq	r0, lr, r1, asr #3
    79a0:	62e80000 	rscvs	r0, r8, #0
    79a4:	63240800 	teqvs	r4, #0, 16
    79a8:	41140800 	tstmi	r4, r0, lsl #16
    79ac:	62010000 	andvs	r0, r1, #0
    79b0:	11000003 	tstne	r0, r3
    79b4:	00706d74 	rsbseq	r6, r0, r4, ror sp
    79b8:	005ec301 	subseq	ip, lr, r1, lsl #6
    79bc:	91020000 	mrsls	r0, (UNDEF: 2)
    79c0:	010f0074 	tsteq	pc, r4, ror r0	; <UNPREDICTABLE>
    79c4:	00003208 	andeq	r3, r0, r8, lsl #4
    79c8:	2401cf01 	strcs	ip, [r1], #-3841	; 0xfffff0ff
    79cc:	44080063 	strmi	r0, [r8], #-99	; 0xffffff9d
    79d0:	4c080063 	stcmi	0, cr0, [r8], {99}	; 0x63
    79d4:	01000041 	tsteq	r0, r1, asr #32
    79d8:	31e6010f 	mvncc	r0, pc, lsl #2
    79dc:	df010000 	svcle	0x00010000
    79e0:	00634401 	rsbeq	r4, r3, r1, lsl #8
    79e4:	00637408 	rsbeq	r7, r3, r8, lsl #8
    79e8:	00417808 	subeq	r7, r1, r8, lsl #16
    79ec:	01100100 	tsteq	r0, r0, lsl #2
    79f0:	00003242 	andeq	r3, r0, r2, asr #4
    79f4:	ae01f401 	cdpge	4, 0, cr15, cr1, cr1, {0}
    79f8:	74000000 	strvc	r0, [r0], #-0
    79fc:	b4080063 	strlt	r0, [r8], #-99	; 0xffffff9d
    7a00:	a4080063 	strge	r0, [r8], #-99	; 0xffffff9d
    7a04:	01000041 	tsteq	r0, r1, asr #32
    7a08:	000003c9 	andeq	r0, r0, r9, asr #7
    7a0c:	0031c70e 	eorseq	ip, r1, lr, lsl #14
    7a10:	45f40100 	ldrbmi	r0, [r4, #256]!	; 0x100
    7a14:	02000000 	andeq	r0, r0, #0
    7a18:	e1136e91 			; <UNDEFINED> instruction: 0xe1136e91
    7a1c:	0100000f 	tsteq	r0, pc
    7a20:	0000aef6 	strdeq	sl, [r0], -r6
    7a24:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    7a28:	b9011400 	stmdblt	r1, {sl, ip}
    7a2c:	01000031 	tsteq	r0, r1, lsr r0
    7a30:	b4010111 	strlt	r0, [r1], #-273	; 0xfffffeef
    7a34:	e4080063 	str	r0, [r8], #-99	; 0xffffff9d
    7a38:	dc080063 	stcle	0, cr0, [r8], {99}	; 0x63
    7a3c:	01000041 	tsteq	r0, r1, asr #32
    7a40:	000003f4 	strdeq	r0, [r0], -r4
    7a44:	0031c715 	eorseq	ip, r1, r5, lsl r7
    7a48:	01110100 	tsteq	r1, r0, lsl #2
    7a4c:	00000045 	andeq	r0, r0, r5, asr #32
    7a50:	00769102 	rsbseq	r9, r6, r2, lsl #2
    7a54:	319a0116 	orrscc	r0, sl, r6, lsl r1
    7a58:	23010000 	movwcs	r0, #4096	; 0x1000
    7a5c:	00ba0101 	adcseq	r0, sl, r1, lsl #2
    7a60:	63e40000 	mvnvs	r0, #0
    7a64:	643c0800 	ldrtvs	r0, [ip], #-2048	; 0xfffff800
    7a68:	42140800 	andsmi	r0, r4, #0, 16
    7a6c:	32010000 	andcc	r0, r1, #0
    7a70:	15000004 	strne	r0, [r0, #-4]
    7a74:	000032db 	ldrdeq	r3, [r0], -fp
    7a78:	45012301 	strmi	r2, [r1, #-769]	; 0xfffffcff
    7a7c:	02000000 	andeq	r0, r0, #0
    7a80:	e1176e91 			; <UNDEFINED> instruction: 0xe1176e91
    7a84:	0100000f 	tsteq	r0, pc
    7a88:	00ba0125 	adcseq	r0, sl, r5, lsr #2
    7a8c:	91020000 	mrsls	r0, (UNDEF: 2)
    7a90:	01140077 	tsteq	r4, r7, ror r0
    7a94:	000031d0 	ldrdeq	r3, [r0], -r0
    7a98:	01013e01 	tsteq	r1, r1, lsl #28
    7a9c:	0800643c 	stmdaeq	r0, {r2, r3, r4, r5, sl, sp, lr}
    7aa0:	0800646c 	stmdaeq	r0, {r2, r3, r5, r6, sl, sp, lr}
    7aa4:	0000424c 	andeq	r4, r0, ip, asr #4
    7aa8:	00045d01 	andeq	r5, r4, r1, lsl #26
    7aac:	32db1500 	sbcscc	r1, fp, #0, 10
    7ab0:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    7ab4:	00004501 	andeq	r4, r0, r1, lsl #10
    7ab8:	76910200 	ldrvc	r0, [r1], r0, lsl #4
    7abc:	02641800 	rsbeq	r1, r4, #0, 16
    7ac0:	ce040000 	cdpgt	0, 0, cr0, cr4, cr0, {0}
    7ac4:	00046b06 	andeq	r6, r4, r6, lsl #22
    7ac8:	05010100 	streq	r0, [r1, #-256]	; 0xffffff00
    7acc:	0000007e 	andeq	r0, r0, lr, ror r0
    7ad0:	0008a200 	andeq	sl, r8, r0, lsl #4
    7ad4:	d0000200 	andle	r0, r0, r0, lsl #4
    7ad8:	0400001b 	streq	r0, [r0], #-27	; 0xffffffe5
    7adc:	00016501 	andeq	r6, r1, r1, lsl #10
    7ae0:	33020100 	movwcc	r0, #8448	; 0x2100
    7ae4:	00ba0000 	adcseq	r0, sl, r0
    7ae8:	646c0000 	strbtvs	r0, [ip], #-0
    7aec:	69c00800 	stmibvs	r0, {fp}^
    7af0:	207d0800 	rsbscs	r0, sp, r0, lsl #16
    7af4:	01020000 	mrseq	r0, (UNDEF: 2)
    7af8:	0000a006 	andeq	sl, r0, r6
    7afc:	011c0300 	tsteq	ip, r0, lsl #6
    7b00:	2a020000 	bcs	87b08 <__Stack_Size+0x87908>
    7b04:	00000037 	andeq	r0, r0, r7, lsr r0
    7b08:	9e080102 	adflse	f0, f0, f2
    7b0c:	02000000 	andeq	r0, r0, #0
    7b10:	01860502 	orreq	r0, r6, r2, lsl #10
    7b14:	02020000 	andeq	r0, r2, #0
    7b18:	0000dc07 	andeq	sp, r0, r7, lsl #24
    7b1c:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    7b20:	00000148 	andeq	r0, r0, r8, asr #2
    7b24:	00019903 	andeq	r9, r1, r3, lsl #18
    7b28:	5e500200 	cdppl	2, 5, cr0, cr0, cr0, {0}
    7b2c:	02000000 	andeq	r0, r0, #0
    7b30:	010a0704 	tsteq	sl, r4, lsl #14
    7b34:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    7b38:	00014305 	andeq	r4, r1, r5, lsl #6
    7b3c:	07080200 	streq	r0, [r8, -r0, lsl #4]
    7b40:	00000105 	andeq	r0, r0, r5, lsl #2
    7b44:	69050404 	stmdbvs	r5, {r2, sl}
    7b48:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    7b4c:	010f0704 	tsteq	pc, r4, lsl #14
    7b50:	04020000 	streq	r0, [r2], #-0
    7b54:	0002b807 	andeq	fp, r2, r7, lsl #16
    7b58:	00530500 	subseq	r0, r3, r0, lsl #10
    7b5c:	88060000 	stmdahi	r6, {}	; <UNPREDICTABLE>
    7b60:	07000000 	streq	r0, [r0, -r0]
    7b64:	00000053 	andeq	r0, r0, r3, asr r0
    7b68:	000000a2 	andeq	r0, r0, r2, lsr #1
    7b6c:	00008108 	andeq	r8, r0, r8, lsl #2
    7b70:	09000100 	stmdbeq	r0, {r8}
    7b74:	02070301 	andeq	r0, r7, #67108864	; 0x4000000
    7b78:	000000b8 	strheq	r0, [r0], -r8
    7b7c:	0025d80a 	eoreq	sp, r5, sl, lsl #16
    7b80:	530b0000 	movwpl	r0, #45056	; 0xb000
    7b84:	01005445 	tsteq	r0, r5, asr #8
    7b88:	19910c00 	ldmibne	r1, {sl, fp}
    7b8c:	07030000 	streq	r0, [r3, -r0]
    7b90:	0000a202 	andeq	sl, r0, r2, lsl #4
    7b94:	12180c00 	andsne	r0, r8, #0, 24
    7b98:	07030000 	streq	r0, [r3, -r0]
    7b9c:	0000a202 	andeq	sl, r0, r2, lsl #4
    7ba0:	03010900 	movweq	r0, #6400	; 0x1900
    7ba4:	00e60209 	rsceq	r0, r6, r9, lsl #4
    7ba8:	160a0000 	strne	r0, [sl], -r0
    7bac:	00000003 	andeq	r0, r0, r3
    7bb0:	00024c0a 	andeq	r4, r2, sl, lsl #24
    7bb4:	0c000100 	stfeqs	f0, [r0], {-0}
    7bb8:	00000516 	andeq	r0, r0, r6, lsl r5
    7bbc:	d0020903 	andle	r0, r2, r3, lsl #18
    7bc0:	0d000000 	stceq	0, cr0, [r0, #-0]
    7bc4:	046c0384 	strbteq	r0, [ip], #-900	; 0xfffffc7c
    7bc8:	00000229 	andeq	r0, r0, r9, lsr #4
    7bcc:	0034690e 	eorseq	r6, r4, lr, lsl #18
    7bd0:	046e0300 	strbteq	r0, [lr], #-768	; 0xfffffd00
    7bd4:	00000088 	andeq	r0, r0, r8, lsl #1
    7bd8:	0e002302 	cdpeq	3, 0, cr2, cr0, cr2, {0}
    7bdc:	0000365f 	andeq	r3, r0, pc, asr r6
    7be0:	88046f03 	stmdahi	r4, {r0, r1, r8, r9, sl, fp, sp, lr}
    7be4:	02000000 	andeq	r0, r0, #0
    7be8:	410f0423 	tstmi	pc, r3, lsr #8
    7bec:	03004752 	movweq	r4, #1874	; 0x752
    7bf0:	00880470 	addeq	r0, r8, r0, ror r4
    7bf4:	23020000 	movwcs	r0, #8192	; 0x2000
    7bf8:	4d430f08 	stclmi	15, cr0, [r3, #-32]	; 0xffffffe0
    7bfc:	71030044 	tstvc	r3, r4, asr #32
    7c00:	00008804 	andeq	r8, r0, r4, lsl #16
    7c04:	0c230200 	sfmeq	f0, 4, [r3], #-0
    7c08:	0037050e 	eorseq	r0, r7, lr, lsl #10
    7c0c:	04720300 	ldrbteq	r0, [r2], #-768	; 0xfffffd00
    7c10:	0000008d 	andeq	r0, r0, sp, lsl #1
    7c14:	0e102302 	cdpeq	3, 1, cr2, cr0, cr2, {0}
    7c18:	000035e5 	andeq	r3, r0, r5, ror #11
    7c1c:	8d047303 	stchi	3, cr7, [r4, #-12]
    7c20:	02000000 	andeq	r0, r0, #0
    7c24:	eb0e1423 	bl	38ccb8 <__Stack_Size+0x38cab8>
    7c28:	03000035 	movweq	r0, #53	; 0x35
    7c2c:	008d0474 	addeq	r0, sp, r4, ror r4
    7c30:	23020000 	movwcs	r0, #8192	; 0x2000
    7c34:	35f10e18 	ldrbcc	r0, [r1, #3608]!	; 0xe18
    7c38:	75030000 	strvc	r0, [r3, #-0]
    7c3c:	00008d04 	andeq	r8, r0, r4, lsl #26
    7c40:	1c230200 	sfmne	f0, 4, [r3], #-0
    7c44:	0035f70e 	eorseq	pc, r5, lr, lsl #14
    7c48:	04760300 	ldrbteq	r0, [r6], #-768	; 0xfffffd00
    7c4c:	0000008d 	andeq	r0, r0, sp, lsl #1
    7c50:	0e202302 	cdpeq	3, 2, cr2, cr0, cr2, {0}
    7c54:	00003329 	andeq	r3, r0, r9, lsr #6
    7c58:	88047703 	stmdahi	r4, {r0, r1, r8, r9, sl, ip, sp, lr}
    7c5c:	02000000 	andeq	r0, r0, #0
    7c60:	5e0e2423 	cdppl	4, 0, cr2, cr14, cr3, {1}
    7c64:	03000034 	movweq	r0, #52	; 0x34
    7c68:	00880478 	addeq	r0, r8, r8, ror r4
    7c6c:	23020000 	movwcs	r0, #8192	; 0x2000
    7c70:	34630e28 	strbtcc	r0, [r3], #-3624	; 0xfffff1d8
    7c74:	79030000 	stmdbvc	r3, {}	; <UNPREDICTABLE>
    7c78:	00008804 	andeq	r8, r0, r4, lsl #16
    7c7c:	2c230200 	sfmcs	f0, 4, [r3], #-0
    7c80:	0033b90e 	eorseq	fp, r3, lr, lsl #18
    7c84:	047a0300 	ldrbteq	r0, [sl], #-768	; 0xfffffd00
    7c88:	0000008d 	andeq	r0, r0, sp, lsl #1
    7c8c:	0f302302 	svceq	0x00302302
    7c90:	00415453 	subeq	r5, r1, r3, asr r4
    7c94:	8d047b03 	vstrhi	d7, [r4, #-12]
    7c98:	02000000 	andeq	r0, r0, #0
    7c9c:	490f3423 	stmdbmi	pc, {r0, r1, r5, sl, ip, sp}	; <UNPREDICTABLE>
    7ca0:	03005243 	movweq	r5, #579	; 0x243
    7ca4:	0088047c 	addeq	r0, r8, ip, ror r4
    7ca8:	23020000 	movwcs	r0, #8192	; 0x2000
    7cac:	00b50e38 	adcseq	r0, r5, r8, lsr lr
    7cb0:	7d030000 	stcvc	0, cr0, [r3, #-0]
    7cb4:	00008804 	andeq	r8, r0, r4, lsl #16
    7cb8:	3c230200 	sfmcc	f0, 4, [r3], #-0
    7cbc:	0003d70e 	andeq	sp, r3, lr, lsl #14
    7cc0:	047e0300 	ldrbteq	r0, [lr], #-768	; 0xfffffd00
    7cc4:	00000092 	muleq	r0, r2, r0
    7cc8:	0e402302 	cdpeq	3, 4, cr2, cr0, cr2, {0}
    7ccc:	000036f3 	strdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    7cd0:	8d047f03 	stchi	15, cr7, [r4, #-12]
    7cd4:	02000000 	andeq	r0, r0, #0
    7cd8:	6b0e4823 	blvs	399d6c <__Stack_Size+0x399b6c>
    7cdc:	0300000c 	movweq	r0, #12
    7ce0:	02290480 	eoreq	r0, r9, #128, 8	; 0x80000000
    7ce4:	23020000 	movwcs	r0, #8192	; 0x2000
    7ce8:	356a0e4c 	strbcc	r0, [sl, #-3660]!	; 0xfffff1b4
    7cec:	81030000 	mrshi	r0, (UNDEF: 3)
    7cf0:	00008804 	andeq	r8, r0, r4, lsl #16
    7cf4:	80230300 	eorhi	r0, r3, r0, lsl #6
    7cf8:	53070001 	movwpl	r0, #28673	; 0x7001
    7cfc:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    7d00:	08000002 	stmdaeq	r0, {r1}
    7d04:	00000081 	andeq	r0, r0, r1, lsl #1
    7d08:	af0c000c 	svcge	0x000c000c
    7d0c:	03000035 	movweq	r0, #53	; 0x35
    7d10:	00f20482 	rscseq	r0, r2, r2, lsl #9
    7d14:	18100000 	ldmdane	r0, {}	; <UNPREDICTABLE>
    7d18:	02a22e04 	adceq	r2, r2, #4, 28	; 0x40
    7d1c:	e2110000 	ands	r0, r1, #0
    7d20:	04000032 	streq	r0, [r0], #-50	; 0xffffffce
    7d24:	00005330 	andeq	r5, r0, r0, lsr r3
    7d28:	00230200 	eoreq	r0, r3, r0, lsl #4
    7d2c:	0032f111 	eorseq	pc, r2, r1, lsl r1	; <UNPREDICTABLE>
    7d30:	53330400 	teqpl	r3, #0, 8
    7d34:	02000000 	andeq	r0, r0, #0
    7d38:	56110423 	ldrpl	r0, [r1], -r3, lsr #8
    7d3c:	04000035 	streq	r0, [r0], #-53	; 0xffffffcb
    7d40:	00005337 	andeq	r5, r0, r7, lsr r3
    7d44:	08230200 	stmdaeq	r3!, {r9}
    7d48:	00343f11 	eorseq	r3, r4, r1, lsl pc
    7d4c:	533b0400 	teqpl	fp, #0, 8
    7d50:	02000000 	andeq	r0, r0, #0
    7d54:	26110c23 	ldrcs	r0, [r1], -r3, lsr #24
    7d58:	04000034 	streq	r0, [r0], #-52	; 0xffffffcc
    7d5c:	0000533e 	andeq	r5, r0, lr, lsr r3
    7d60:	10230200 	eorne	r0, r3, r0, lsl #4
    7d64:	00348711 	eorseq	r8, r4, r1, lsl r7
    7d68:	2c410400 	cfstrdcs	mvd0, [r1], {-0}
    7d6c:	02000000 	andeq	r0, r0, #0
    7d70:	03001423 	movweq	r1, #1059	; 0x423
    7d74:	00003330 	andeq	r3, r0, r0, lsr r3
    7d78:	02454404 	subeq	r4, r5, #4, 8	; 0x4000000
    7d7c:	14100000 	ldrne	r0, [r0], #-0
    7d80:	02fc4604 	rscseq	r4, ip, #4, 12	; 0x400000
    7d84:	82110000 	andshi	r0, r1, #0
    7d88:	04000033 	streq	r0, [r0], #-51	; 0xffffffcd
    7d8c:	00005348 	andeq	r5, r0, r8, asr #6
    7d90:	00230200 	eoreq	r0, r3, r0, lsl #4
    7d94:	00334111 	eorseq	r4, r3, r1, lsl r1
    7d98:	534d0400 	movtpl	r0, #54272	; 0xd400
    7d9c:	02000000 	andeq	r0, r0, #0
    7da0:	b9110423 	ldmdblt	r1, {r0, r1, r5, sl}
    7da4:	04000034 	streq	r0, [r0], #-52	; 0xffffffcc
    7da8:	0000534f 	andeq	r5, r0, pc, asr #6
    7dac:	08230200 	stmdaeq	r3!, {r9}
    7db0:	0033e311 	eorseq	lr, r3, r1, lsl r3
    7db4:	53520400 	cmppl	r2, #0, 8
    7db8:	02000000 	andeq	r0, r0, #0
    7dbc:	fb110c23 	blx	44ae52 <__Stack_Size+0x44ac52>
    7dc0:	04000036 	streq	r0, [r0], #-54	; 0xffffffca
    7dc4:	00005355 	andeq	r5, r0, r5, asr r3
    7dc8:	10230200 	eorne	r0, r3, r0, lsl #4
    7dcc:	36920300 	ldrcc	r0, [r2], r0, lsl #6
    7dd0:	58040000 	stmdapl	r4, {}	; <UNPREDICTABLE>
    7dd4:	000002ad 	andeq	r0, r0, sp, lsr #5
    7dd8:	5a041810 	bpl	10de20 <__Stack_Size+0x10dc20>
    7ddc:	00000364 	andeq	r0, r0, r4, ror #6
    7de0:	0034a811 	eorseq	sl, r4, r1, lsl r8
    7de4:	535c0400 	cmppl	ip, #0, 8
    7de8:	02000000 	andeq	r0, r0, #0
    7dec:	29110023 	ldmdbcs	r1, {r0, r1, r5}
    7df0:	04000036 	streq	r0, [r0], #-54	; 0xffffffca
    7df4:	0000535e 	andeq	r5, r0, lr, asr r3
    7df8:	04230200 	strteq	r0, [r3], #-512	; 0xfffffe00
    7dfc:	0033a611 	eorseq	sl, r3, r1, lsl r6
    7e00:	53600400 	cmnpl	r0, #0, 8
    7e04:	02000000 	andeq	r0, r0, #0
    7e08:	c7110823 	ldrgt	r0, [r1, -r3, lsr #16]
    7e0c:	04000034 	streq	r0, [r0], #-52	; 0xffffffcc
    7e10:	00005363 	andeq	r5, r0, r3, ror #6
    7e14:	0c230200 	sfmeq	f0, 4, [r3], #-0
    7e18:	00372e11 	eorseq	r2, r7, r1, lsl lr
    7e1c:	53670400 	cmnpl	r7, #0, 8
    7e20:	02000000 	andeq	r0, r0, #0
    7e24:	1c111023 	ldcne	0, cr1, [r1], {35}	; 0x23
    7e28:	04000034 	streq	r0, [r0], #-52	; 0xffffffcc
    7e2c:	0000536a 	andeq	r5, r0, sl, ror #6
    7e30:	14230200 	strtne	r0, [r3], #-512	; 0xfffffe00
    7e34:	36c30300 	strbcc	r0, [r3], r0, lsl #6
    7e38:	6d040000 	stcvs	0, cr0, [r4, #-0]
    7e3c:	00000307 	andeq	r0, r0, r7, lsl #6
    7e40:	36e70112 	usatcc	r0, #7, r2, lsl #2
    7e44:	a1010000 	mrsge	r0, (UNDEF: 1)
    7e48:	00646c01 	rsbeq	r6, r4, r1, lsl #24
    7e4c:	0064c408 	rsbeq	ip, r4, r8, lsl #8
    7e50:	00428408 	subeq	r8, r2, r8, lsl #8
    7e54:	01130100 	tsteq	r3, r0, lsl #2
    7e58:	0000347d 	andeq	r3, r0, sp, ror r4
    7e5c:	c401b501 	strgt	fp, [r1], #-1281	; 0xfffffaff
    7e60:	24080064 	strcs	r0, [r8], #-100	; 0xffffff9c
    7e64:	b0080065 	andlt	r0, r8, r5, rrx
    7e68:	01000042 	tsteq	r0, r2, asr #32
    7e6c:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
    7e70:	0034d814 	eorseq	sp, r4, r4, lsl r8
    7e74:	bcb50100 	ldflts	f0, [r5]
    7e78:	02000003 	andeq	r0, r0, #3
    7e7c:	c3156c91 	tstgt	r5, #37120	; 0x9100
    7e80:	01000007 	tsteq	r0, r7
    7e84:	000053b7 			; <UNDEFINED> instruction: 0x000053b7
    7e88:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    7e8c:	a2041600 	andge	r1, r4, #0, 12
    7e90:	13000002 	movwne	r0, #2
    7e94:	00354601 	eorseq	r4, r5, r1, lsl #12
    7e98:	01db0100 	bicseq	r0, fp, r0, lsl #2
    7e9c:	08006524 	stmdaeq	r0, {r2, r5, r8, sl, sp, lr}
    7ea0:	08006566 	stmdaeq	r0, {r1, r2, r5, r6, r8, sl, sp, lr}
    7ea4:	000042e8 	andeq	r4, r0, r8, ror #5
    7ea8:	0003eb01 	andeq	lr, r3, r1, lsl #22
    7eac:	34d81400 	ldrbcc	r1, [r8], #1024	; 0x400
    7eb0:	db010000 	blle	47eb8 <__Stack_Size+0x47cb8>
    7eb4:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
    7eb8:	00749102 	rsbseq	r9, r4, r2, lsl #2
    7ebc:	346f0113 	strbtcc	r0, [pc], #-275	; 7ec4 <__Stack_Size+0x7cc4>
    7ec0:	eb010000 	bl	47ec8 <__Stack_Size+0x47cc8>
    7ec4:	00656801 	rsbeq	r6, r5, r1, lsl #16
    7ec8:	00658808 	rsbeq	r8, r5, r8, lsl #16
    7ecc:	00432008 	subeq	r2, r3, r8
    7ed0:	04140100 	ldreq	r0, [r4], #-256	; 0xffffff00
    7ed4:	f4140000 			; <UNDEFINED> instruction: 0xf4140000
    7ed8:	01000003 	tsteq	r0, r3
    7edc:	0000e6eb 	andeq	lr, r0, fp, ror #13
    7ee0:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    7ee4:	39011300 	stmdbcc	r1, {r8, r9, ip}
    7ee8:	01000036 	tsteq	r0, r6, lsr r0
    7eec:	658801fb 	strvs	r0, [r8, #507]	; 0x1fb
    7ef0:	65b80800 	ldrvs	r0, [r8, #2048]!	; 0x800
    7ef4:	43580800 	cmpmi	r8, #0, 16
    7ef8:	3d010000 	stccc	0, cr0, [r1, #-0]
    7efc:	14000004 	strne	r0, [r0], #-4
    7f00:	00003536 	andeq	r3, r0, r6, lsr r5
    7f04:	0053fb01 	subseq	pc, r3, r1, lsl #22
    7f08:	91020000 	mrsls	r0, (UNDEF: 2)
    7f0c:	01170074 	tsteq	r7, r4, ror r0
    7f10:	00003495 	muleq	r0, r5, r4
    7f14:	01010d01 	tsteq	r1, r1, lsl #26
    7f18:	00000053 	andeq	r0, r0, r3, asr r0
    7f1c:	080065b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, sp, lr}
    7f20:	080065d0 	stmdaeq	r0, {r4, r6, r7, r8, sl, sp, lr}
    7f24:	00004390 	muleq	r0, r0, r3
    7f28:	20011801 	andcs	r1, r1, r1, lsl #16
    7f2c:	01000037 	tsteq	r0, r7, lsr r0
    7f30:	d0010133 	andle	r0, r1, r3, lsr r1
    7f34:	10080065 	andne	r0, r8, r5, rrx
    7f38:	bc080066 	stclt	0, cr0, [r8], {102}	; 0x66
    7f3c:	01000043 	tsteq	r0, r3, asr #32
    7f40:	00000492 	muleq	r0, r2, r4
    7f44:	00357f19 	eorseq	r7, r5, r9, lsl pc
    7f48:	01330100 	teqeq	r3, r0, lsl #2
    7f4c:	00000053 	andeq	r0, r0, r3, asr r0
    7f50:	19749102 	ldmdbne	r4!, {r1, r8, ip, pc}^
    7f54:	000003f4 	strdeq	r0, [r0], -r4
    7f58:	e6013301 	str	r3, [r1], -r1, lsl #6
    7f5c:	02000000 	andeq	r0, r0, #0
    7f60:	18007391 	stmdane	r0, {r0, r4, r7, r8, r9, ip, sp, lr}
    7f64:	00352a01 	eorseq	r2, r5, r1, lsl #20
    7f68:	014b0100 	mrseq	r0, (UNDEF: 91)
    7f6c:	00661001 	rsbeq	r1, r6, r1
    7f70:	00663008 	rsbeq	r3, r6, r8
    7f74:	0043f408 	subeq	pc, r3, r8, lsl #8
    7f78:	04bd0100 	ldrteq	r0, [sp], #256	; 0x100
    7f7c:	f4190000 			; <UNDEFINED> instruction: 0xf4190000
    7f80:	01000003 	tsteq	r0, r3
    7f84:	00e6014b 	rsceq	r0, r6, fp, asr #2
    7f88:	91020000 	mrsls	r0, (UNDEF: 2)
    7f8c:	01180077 	tsteq	r8, r7, ror r0
    7f90:	0000334f 	andeq	r3, r0, pc, asr #6
    7f94:	01015a01 	tsteq	r1, r1, lsl #20
    7f98:	08006630 	stmdaeq	r0, {r4, r5, r9, sl, sp, lr}
    7f9c:	08006688 	stmdaeq	r0, {r3, r7, r9, sl, sp, lr}
    7fa0:	0000442c 	andeq	r4, r0, ip, lsr #8
    7fa4:	0004f701 	andeq	pc, r4, r1, lsl #14
    7fa8:	364c1900 	strbcc	r1, [ip], -r0, lsl #18
    7fac:	5a010000 	bpl	47fb4 <__Stack_Size+0x47db4>
    7fb0:	0004f701 	andeq	pc, r4, r1, lsl #14
    7fb4:	6c910200 	lfmvs	f0, 4, [r1], {0}
    7fb8:	0007c31a 	andeq	ip, r7, sl, lsl r3
    7fbc:	015c0100 	cmpeq	ip, r0, lsl #2
    7fc0:	00000053 	andeq	r0, r0, r3, asr r0
    7fc4:	00749102 	rsbseq	r9, r4, r2, lsl #2
    7fc8:	02fc0416 	rscseq	r0, ip, #369098752	; 0x16000000
    7fcc:	01180000 	tsteq	r8, r0
    7fd0:	00003665 	andeq	r3, r0, r5, ror #12
    7fd4:	01017e01 	tsteq	r1, r1, lsl #28
    7fd8:	08006688 	stmdaeq	r0, {r3, r7, r9, sl, sp, lr}
    7fdc:	080066c2 	stmdaeq	r0, {r1, r6, r7, r9, sl, sp, lr}
    7fe0:	00004464 	andeq	r4, r0, r4, ror #8
    7fe4:	00052801 	andeq	r2, r5, r1, lsl #16
    7fe8:	364c1900 	strbcc	r1, [ip], -r0, lsl #18
    7fec:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    7ff0:	0004f701 	andeq	pc, r4, r1, lsl #14
    7ff4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    7ff8:	cd011700 	stcgt	7, cr1, [r1, #-0]
    7ffc:	01000035 	tsteq	r0, r5, lsr r0
    8000:	2c01018d 	stfcss	f0, [r1], {141}	; 0x8d
    8004:	c4000000 	strgt	r0, [r0], #-0
    8008:	dc080066 	stcle	0, cr0, [r8], {102}	; 0x66
    800c:	9c080066 	stcls	0, cr0, [r8], {102}	; 0x66
    8010:	01000044 	tsteq	r0, r4, asr #32
    8014:	35bc011b 	ldrcc	r0, [ip, #283]!	; 0x11b
    8018:	9c010000 	stcls	0, cr0, [r1], {-0}
    801c:	00530101 	subseq	r0, r3, r1, lsl #2
    8020:	66dc0000 	ldrbvs	r0, [ip], r0
    8024:	67080800 	strvs	r0, [r8, -r0, lsl #16]
    8028:	44c80800 	strbmi	r0, [r8], #2048	; 0x800
    802c:	81010000 	mrshi	r0, (UNDEF: 1)
    8030:	19000005 	stmdbne	r0, {r0, r2}
    8034:	00003360 	andeq	r3, r0, r0, ror #6
    8038:	53019c01 	movwpl	r9, #7169	; 0x1c01
    803c:	02000000 	andeq	r0, r0, #0
    8040:	741c6c91 	ldrvc	r6, [ip], #-3217	; 0xfffff36f
    8044:	0100706d 	tsteq	r0, sp, rrx
    8048:	0088019e 	umulleq	r0, r8, lr, r1
    804c:	91020000 	mrsls	r0, (UNDEF: 2)
    8050:	01180074 	tsteq	r8, r4, ror r0
    8054:	0000356f 	andeq	r3, r0, pc, ror #10
    8058:	0101af01 	tsteq	r1, r1, lsl #30
    805c:	08006708 	stmdaeq	r0, {r3, r8, r9, sl, sp, lr}
    8060:	08006764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, sp, lr}
    8064:	00004500 	andeq	r4, r0, r0, lsl #10
    8068:	0005bb01 	andeq	fp, r5, r1, lsl #22
    806c:	35871900 	strcc	r1, [r7, #2304]	; 0x900
    8070:	af010000 	svcge	0x00010000
    8074:	0005bb01 	andeq	fp, r5, r1, lsl #22
    8078:	6c910200 	lfmvs	f0, 4, [r1], {0}
    807c:	0007c31a 	andeq	ip, r7, sl, lsl r3
    8080:	01b10100 			; <UNDEFINED> instruction: 0x01b10100
    8084:	00000053 	andeq	r0, r0, r3, asr r0
    8088:	00749102 	rsbseq	r9, r4, r2, lsl #2
    808c:	03640416 	cmneq	r4, #369098752	; 0x16000000
    8090:	01180000 	tsteq	r8, r0
    8094:	0000359b 	muleq	r0, fp, r5
    8098:	0101d801 	tsteq	r1, r1, lsl #16
    809c:	08006764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, sp, lr}
    80a0:	080067a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, sl, sp, lr}
    80a4:	00004538 	andeq	r4, r0, r8, lsr r5
    80a8:	0005ec01 	andeq	lr, r5, r1, lsl #24
    80ac:	35871900 	strcc	r1, [r7, #2304]	; 0x900
    80b0:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    80b4:	0005bb01 	andeq	fp, r5, r1, lsl #22
    80b8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    80bc:	ff011700 			; <UNDEFINED> instruction: 0xff011700
    80c0:	01000034 	tsteq	r0, r4, lsr r0
    80c4:	530101e8 	movwpl	r0, #4584	; 0x11e8
    80c8:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    80cc:	bc080067 	stclt	0, cr0, [r8], {103}	; 0x67
    80d0:	70080067 	andvc	r0, r8, r7, rrx
    80d4:	01000045 	tsteq	r0, r5, asr #32
    80d8:	36b50117 	ssatcc	r0, #22, r7, lsl #2
    80dc:	f2010000 	vhadd.s8	d0, d1, d0
    80e0:	00530101 	subseq	r0, r3, r1, lsl #2
    80e4:	67bc0000 	ldrvs	r0, [ip, r0]!
    80e8:	67d40800 	ldrbvs	r0, [r4, r0, lsl #16]
    80ec:	459c0800 	ldrmi	r0, [ip, #2048]	; 0x800
    80f0:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    80f4:	0036a601 	eorseq	sl, r6, r1, lsl #12
    80f8:	01fc0100 	mvnseq	r0, r0, lsl #2
    80fc:	0067d401 	rsbeq	sp, r7, r1, lsl #8
    8100:	0067f408 	rsbeq	pc, r7, r8, lsl #8
    8104:	0045c808 	subeq	ip, r5, r8, lsl #16
    8108:	064d0100 	strbeq	r0, [sp], -r0, lsl #2
    810c:	80190000 	andshi	r0, r9, r0
    8110:	01000016 	tsteq	r0, r6, lsl r0
    8114:	005301fc 	ldrsheq	r0, [r3], #-28	; 0xffffffe4
    8118:	91020000 	mrsls	r0, (UNDEF: 2)
    811c:	01170074 	tsteq	r7, r4, ror r0
    8120:	0000344c 	andeq	r3, r0, ip, asr #8
    8124:	01020601 	tsteq	r2, r1, lsl #12
    8128:	00000053 	andeq	r0, r0, r3, asr r0
    812c:	080067f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}
    8130:	08006808 	stmdaeq	r0, {r3, fp, sp, lr}
    8134:	00004600 	andeq	r4, r0, r0, lsl #12
    8138:	e8011801 	stmda	r1, {r0, fp, ip}
    813c:	01000034 	tsteq	r0, r4, lsr r0
    8140:	08010211 	stmdaeq	r1, {r0, r4, r9}
    8144:	28080068 	stmdacs	r8, {r3, r5, r6}
    8148:	2c080068 	stccs	0, cr0, [r8], {104}	; 0x68
    814c:	01000046 	tsteq	r0, r6, asr #32
    8150:	00000693 	muleq	r0, r3, r6
    8154:	0003f419 	andeq	pc, r3, r9, lsl r4	; <UNPREDICTABLE>
    8158:	02110100 	andseq	r0, r1, #0, 2
    815c:	000000e6 	andeq	r0, r0, r6, ror #1
    8160:	00779102 	rsbseq	r9, r7, r2, lsl #2
    8164:	34060118 	strcc	r0, [r6], #-280	; 0xfffffee8
    8168:	1f010000 	svcne	0x00010000
    816c:	68280102 	stmdavs	r8!, {r1, r8}
    8170:	68480800 	stmdavs	r8, {fp}^
    8174:	46640800 	strbtmi	r0, [r4], -r0, lsl #16
    8178:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    817c:	19000006 	stmdbne	r0, {r1, r2}
    8180:	000003f4 	strdeq	r0, [r0], -r4
    8184:	e6021f01 	str	r1, [r2], -r1, lsl #30
    8188:	02000000 	andeq	r0, r0, #0
    818c:	18007791 	stmdane	r0, {r0, r4, r7, r8, r9, sl, ip, sp, lr}
    8190:	0033ed01 	eorseq	lr, r3, r1, lsl #26
    8194:	022f0100 	eoreq	r0, pc, #0, 2
    8198:	00684801 	rsbeq	r4, r8, r1, lsl #16
    819c:	00686408 	rsbeq	r6, r8, r8, lsl #8
    81a0:	00469c08 	subeq	r9, r6, r8, lsl #24
    81a4:	06e90100 	strbteq	r0, [r9], r0, lsl #2
    81a8:	d1190000 	tstle	r9, r0
    81ac:	01000033 	tsteq	r0, r3, lsr r0
    81b0:	0053022f 	subseq	r0, r3, pc, lsr #4
    81b4:	91020000 	mrsls	r0, (UNDEF: 2)
    81b8:	01180074 	tsteq	r8, r4, ror r0
    81bc:	00003390 	muleq	r0, r0, r3
    81c0:	01023d01 	tsteq	r2, r1, lsl #26
    81c4:	08006864 	stmdaeq	r0, {r2, r5, r6, fp, sp, lr}
    81c8:	08006884 	stmdaeq	r0, {r2, r7, fp, sp, lr}
    81cc:	000046d4 	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    81d0:	00071401 	andeq	r1, r7, r1, lsl #8
    81d4:	03f41900 	mvnseq	r1, #0, 18
    81d8:	3d010000 	stccc	0, cr0, [r1, #-0]
    81dc:	0000e602 	andeq	lr, r0, r2, lsl #12
    81e0:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    81e4:	6a011800 	bvs	4e1ec <__Stack_Size+0x4dfec>
    81e8:	01000033 	tsteq	r0, r3, lsr r0
    81ec:	8401024b 	strhi	r0, [r1], #-587	; 0xfffffdb5
    81f0:	a4080068 	strge	r0, [r8], #-104	; 0xffffff98
    81f4:	0c080068 	stceq	0, cr0, [r8], {104}	; 0x68
    81f8:	01000047 	tsteq	r0, r7, asr #32
    81fc:	0000073f 	andeq	r0, r0, pc, lsr r7
    8200:	0003f419 	andeq	pc, r3, r9, lsl r4	; <UNPREDICTABLE>
    8204:	024b0100 	subeq	r0, fp, #0, 2
    8208:	000000e6 	andeq	r0, r0, r6, ror #1
    820c:	00779102 	rsbseq	r9, r7, r2, lsl #2
    8210:	36780118 			; <UNDEFINED> instruction: 0x36780118
    8214:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
    8218:	68a40102 	stmiavs	r4!, {r1, r8}
    821c:	68c40800 	stmiavs	r4, {fp}^
    8220:	47440800 	strbmi	r0, [r4, -r0, lsl #16]
    8224:	6a010000 	bvs	4822c <__Stack_Size+0x4802c>
    8228:	19000007 	stmdbne	r0, {r0, r1, r2}
    822c:	000003f4 	strdeq	r0, [r0], -r4
    8230:	e6025901 	str	r5, [r2], -r1, lsl #18
    8234:	02000000 	andeq	r0, r0, #0
    8238:	18007791 	stmdane	r0, {r0, r4, r7, r8, r9, sl, ip, sp, lr}
    823c:	0035fd01 	eorseq	pc, r5, r1, lsl #26
    8240:	02660100 	rsbeq	r0, r6, #0, 2
    8244:	0068c401 	rsbeq	ip, r8, r1, lsl #8
    8248:	0068f008 	rsbeq	pc, r8, r8
    824c:	00477c08 	subeq	r7, r7, r8, lsl #24
    8250:	07950100 	ldreq	r0, [r5, r0, lsl #2]
    8254:	f4190000 			; <UNDEFINED> instruction: 0xf4190000
    8258:	01000003 	tsteq	r0, r3
    825c:	00e60266 	rsceq	r0, r6, r6, ror #4
    8260:	91020000 	mrsls	r0, (UNDEF: 2)
    8264:	01180077 	tsteq	r8, r7, ror r0
    8268:	00003617 	andeq	r3, r0, r7, lsl r6
    826c:	01027301 	tsteq	r2, r1, lsl #6
    8270:	080068f0 	stmdaeq	r0, {r4, r5, r6, r7, fp, sp, lr}
    8274:	08006910 	stmdaeq	r0, {r4, r8, fp, sp, lr}
    8278:	000047b4 			; <UNDEFINED> instruction: 0x000047b4
    827c:	0007c001 	andeq	ip, r7, r1
    8280:	03f41900 	mvnseq	r1, #0, 18
    8284:	73010000 	movwvc	r0, #4096	; 0x1000
    8288:	0000e602 	andeq	lr, r0, r2, lsl #12
    828c:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    8290:	0d011b00 	vstreq	d1, [r1, #-0]
    8294:	01000037 	tsteq	r0, r7, lsr r0
    8298:	b801029a 	stmdalt	r1, {r1, r3, r4, r7, r9}
    829c:	10000000 	andne	r0, r0, r0
    82a0:	4c080069 	stcmi	0, cr0, [r8], {105}	; 0x69
    82a4:	ec080069 	stc	0, cr0, [r8], {105}	; 0x69
    82a8:	01000047 	tsteq	r0, r7, asr #32
    82ac:	000007fe 	strdeq	r0, [r0], -lr
    82b0:	00360d19 	eorseq	r0, r6, r9, lsl sp
    82b4:	029a0100 	addseq	r0, sl, #0, 2
    82b8:	00000053 	andeq	r0, r0, r3, asr r0
    82bc:	1a6c9102 	bne	1b2c6cc <__Stack_Size+0x1b2c4cc>
    82c0:	00000fe1 	andeq	r0, r0, r1, ror #31
    82c4:	b8029c01 	stmdalt	r2, {r0, sl, fp, ip, pc}
    82c8:	02000000 	andeq	r0, r0, #0
    82cc:	18007791 	stmdane	r0, {r0, r4, r7, r8, r9, sl, ip, sp, lr}
    82d0:	0036d801 	eorseq	sp, r6, r1, lsl #16
    82d4:	02c00100 	sbceq	r0, r0, #0, 2
    82d8:	00694c01 	rsbeq	r4, r9, r1, lsl #24
    82dc:	00696808 	rsbeq	r6, r9, r8, lsl #16
    82e0:	00482408 	subeq	r2, r8, r8, lsl #8
    82e4:	08290100 	stmdaeq	r9!, {r8}
    82e8:	0d190000 	ldceq	0, cr0, [r9, #-0]
    82ec:	01000036 	tsteq	r0, r6, lsr r0
    82f0:	005302c0 	subseq	r0, r3, r0, asr #5
    82f4:	91020000 	mrsls	r0, (UNDEF: 2)
    82f8:	011b0074 	tsteq	fp, r4, ror r0
    82fc:	000033c0 	andeq	r3, r0, r0, asr #7
    8300:	0102e701 	tsteq	r2, r1, lsl #14
    8304:	000000c4 	andeq	r0, r0, r4, asr #1
    8308:	08006968 	stmdaeq	r0, {r3, r5, r6, r8, fp, sp, lr}
    830c:	080069a4 	stmdaeq	r0, {r2, r5, r7, r8, fp, sp, lr}
    8310:	0000485c 	andeq	r4, r0, ip, asr r8
    8314:	00086701 	andeq	r6, r8, r1, lsl #14
    8318:	357f1900 	ldrbcc	r1, [pc, #-2304]!	; 7a20 <__Stack_Size+0x7820>
    831c:	e7010000 	str	r0, [r1, -r0]
    8320:	00005302 	andeq	r5, r0, r2, lsl #6
    8324:	6c910200 	lfmvs	f0, 4, [r1], {0}
    8328:	000fe11a 	andeq	lr, pc, sl, lsl r1	; <UNPREDICTABLE>
    832c:	02e90100 	rsceq	r0, r9, #0, 2
    8330:	000000c4 	andeq	r0, r0, r4, asr #1
    8334:	00779102 	rsbseq	r9, r7, r2, lsl #2
    8338:	35130118 	ldrcc	r0, [r3, #-280]	; 0xfffffee8
    833c:	0b010000 	bleq	48344 <__Stack_Size+0x48144>
    8340:	69a40103 	stmibvs	r4!, {r0, r1, r8}
    8344:	69c00800 	stmibvs	r0, {fp}^
    8348:	48940800 	ldmmi	r4, {fp}
    834c:	92010000 	andls	r0, r1, #0
    8350:	19000008 	stmdbne	r0, {r3}
    8354:	0000357f 	andeq	r3, r0, pc, ror r5
    8358:	53030b01 	movwpl	r0, #15105	; 0x3b01
    835c:	02000000 	andeq	r0, r0, #0
    8360:	1d007491 	cfstrsne	mvf7, [r0, #-580]	; 0xfffffdbc
    8364:	00000264 	andeq	r0, r0, r4, ror #4
    8368:	a006ce05 	andge	ip, r6, r5, lsl #28
    836c:	01000008 	tsteq	r0, r8
    8370:	00730501 	rsbseq	r0, r3, r1, lsl #10
    8374:	7d000000 	stcvc	0, cr0, [r0, #-0]
    8378:	02000009 	andeq	r0, r0, #9
    837c:	001d8100 	andseq	r8, sp, r0, lsl #2
    8380:	65010400 	strvs	r0, [r1, #-1024]	; 0xfffffc00
    8384:	01000001 	tsteq	r0, r1
    8388:	0000377b 	andeq	r3, r0, fp, ror r7
    838c:	000000ba 	strheq	r0, [r0], -sl
    8390:	080069c0 	stmdaeq	r0, {r6, r7, r8, fp, sp, lr}
    8394:	0800713c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip, sp, lr}
    8398:	0000224e 	andeq	r2, r0, lr, asr #4
    839c:	a0060102 	andge	r0, r6, r2, lsl #2
    83a0:	03000000 	movweq	r0, #0
    83a4:	0000011c 	andeq	r0, r0, ip, lsl r1
    83a8:	00372a02 	eorseq	r2, r7, r2, lsl #20
    83ac:	01020000 	mrseq	r0, (UNDEF: 2)
    83b0:	00009e08 	andeq	r9, r0, r8, lsl #28
    83b4:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    83b8:	00000186 	andeq	r0, r0, r6, lsl #3
    83bc:	00019003 	andeq	r9, r1, r3
    83c0:	50360200 	eorspl	r0, r6, r0, lsl #4
    83c4:	02000000 	andeq	r0, r0, #0
    83c8:	00dc0702 	sbcseq	r0, ip, r2, lsl #14
    83cc:	04020000 	streq	r0, [r2], #-0
    83d0:	00014805 	andeq	r4, r1, r5, lsl #16
    83d4:	01990300 	orrseq	r0, r9, r0, lsl #6
    83d8:	50020000 	andpl	r0, r2, r0
    83dc:	00000069 	andeq	r0, r0, r9, rrx
    83e0:	0a070402 	beq	1c93f0 <__Stack_Size+0x1c91f0>
    83e4:	02000001 	andeq	r0, r0, #1
    83e8:	01430508 	cmpeq	r3, r8, lsl #10
    83ec:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    83f0:	00010507 	andeq	r0, r1, r7, lsl #10
    83f4:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    83f8:	00746e69 	rsbseq	r6, r4, r9, ror #28
    83fc:	0f070402 	svceq	0x00070402
    8400:	02000001 	andeq	r0, r0, #1
    8404:	02b80704 	adcseq	r0, r8, #4, 14	; 0x100000
    8408:	45050000 	strmi	r0, [r5, #-0]
    840c:	06000000 	streq	r0, [r0], -r0
    8410:	02070301 	andeq	r0, r7, #67108864	; 0x4000000
    8414:	000000ae 	andeq	r0, r0, lr, lsr #1
    8418:	0025d807 	eoreq	sp, r5, r7, lsl #16
    841c:	53080000 	movwpl	r0, #32768	; 0x8000
    8420:	01005445 	tsteq	r0, r5, asr #8
    8424:	19910900 	ldmibne	r1, {r8, fp}
    8428:	07030000 	streq	r0, [r3, -r0]
    842c:	00009802 	andeq	r9, r0, r2, lsl #16
    8430:	12180900 	andsne	r0, r8, #0, 18
    8434:	07030000 	streq	r0, [r3, -r0]
    8438:	00009802 	andeq	r9, r0, r2, lsl #16
    843c:	03010600 	movweq	r0, #5632	; 0x1600
    8440:	00dc0209 	sbcseq	r0, ip, r9, lsl #4
    8444:	16070000 	strne	r0, [r7], -r0
    8448:	00000003 	andeq	r0, r0, r3
    844c:	00024c07 	andeq	r4, r2, r7, lsl #24
    8450:	09000100 	stmdbeq	r0, {r8}
    8454:	00000516 	andeq	r0, r0, r6, lsl r5
    8458:	c6020903 	strgt	r0, [r2], -r3, lsl #18
    845c:	0a000000 	beq	8464 <__Stack_Size+0x8264>
    8460:	04880324 	streq	r0, [r8], #804	; 0x324
    8464:	000001fe 	strdeq	r0, [r0], -lr
    8468:	3152430b 	cmpcc	r2, fp, lsl #6
    846c:	048a0300 	streq	r0, [sl], #768	; 0x300
    8470:	00000093 	muleq	r0, r3, r0
    8474:	0c002302 	stceq	3, cr2, [r0], {2}
    8478:	000003d7 	ldrdeq	r0, [r0], -r7
    847c:	45048b03 	strmi	r8, [r4, #-2819]	; 0xfffff4fd
    8480:	02000000 	andeq	r0, r0, #0
    8484:	430b0223 	movwmi	r0, #45603	; 0xb223
    8488:	03003252 	movweq	r3, #594	; 0x252
    848c:	0093048c 	addseq	r0, r3, ip, lsl #9
    8490:	23020000 	movwcs	r0, #8192	; 0x2000
    8494:	0c6b0c04 	stcleq	12, cr0, [fp], #-16
    8498:	8d030000 	stchi	0, cr0, [r3, #-0]
    849c:	00004504 	andeq	r4, r0, r4, lsl #10
    84a0:	06230200 	strteq	r0, [r3], -r0, lsl #4
    84a4:	0052530b 	subseq	r5, r2, fp, lsl #6
    84a8:	93048e03 	movwls	r8, #19971	; 0x4e03
    84ac:	02000000 	andeq	r0, r0, #0
    84b0:	cc0c0823 	stcgt	8, cr0, [ip], {35}	; 0x23
    84b4:	03000004 	movweq	r0, #4
    84b8:	0045048f 	subeq	r0, r5, pc, lsl #9
    84bc:	23020000 	movwcs	r0, #8192	; 0x2000
    84c0:	52440b0a 	subpl	r0, r4, #10240	; 0x2800
    84c4:	04900300 	ldreq	r0, [r0], #768	; 0x300
    84c8:	00000093 	muleq	r0, r3, r0
    84cc:	0c0c2302 	stceq	3, cr2, [ip], {2}
    84d0:	000004d6 	ldrdeq	r0, [r0], -r6
    84d4:	45049103 	strmi	r9, [r4, #-259]	; 0xfffffefd
    84d8:	02000000 	andeq	r0, r0, #0
    84dc:	650c0e23 	strvs	r0, [ip, #-3619]	; 0xfffff1dd
    84e0:	03000039 	movweq	r0, #57	; 0x39
    84e4:	00930492 	umullseq	r0, r3, r2, r4
    84e8:	23020000 	movwcs	r0, #8192	; 0x2000
    84ec:	04e00c10 	strbteq	r0, [r0], #3088	; 0xc10
    84f0:	93030000 	movwls	r0, #12288	; 0x3000
    84f4:	00004504 	andeq	r4, r0, r4, lsl #10
    84f8:	12230200 	eorne	r0, r3, #0, 4
    84fc:	0038390c 	eorseq	r3, r8, ip, lsl #18
    8500:	04940300 	ldreq	r0, [r4], #768	; 0x300
    8504:	00000093 	muleq	r0, r3, r0
    8508:	0c142302 	ldceq	3, cr2, [r4], {2}
    850c:	000004ea 	andeq	r0, r0, sl, ror #9
    8510:	45049503 	strmi	r9, [r4, #-1283]	; 0xfffffafd
    8514:	02000000 	andeq	r0, r0, #0
    8518:	1c0c1623 	stcne	6, cr1, [ip], {35}	; 0x23
    851c:	03000038 	movweq	r0, #56	; 0x38
    8520:	00930496 	umullseq	r0, r3, r6, r4
    8524:	23020000 	movwcs	r0, #8192	; 0x2000
    8528:	0c750c18 	ldcleq	12, cr0, [r5], #-96	; 0xffffffa0
    852c:	97030000 	strls	r0, [r3, -r0]
    8530:	00004504 	andeq	r4, r0, r4, lsl #10
    8534:	1a230200 	bne	8c8d3c <__Stack_Size+0x8c8b3c>
    8538:	0039490c 	eorseq	r4, r9, ip, lsl #18
    853c:	04980300 	ldreq	r0, [r8], #768	; 0x300
    8540:	00000093 	muleq	r0, r3, r0
    8544:	0c1c2302 	ldceq	3, cr2, [ip], {2}
    8548:	00000de1 	andeq	r0, r0, r1, ror #27
    854c:	45049903 	strmi	r9, [r4, #-2307]	; 0xfffff6fd
    8550:	02000000 	andeq	r0, r0, #0
    8554:	500c1e23 	andpl	r1, ip, r3, lsr #28
    8558:	0300003a 	movweq	r0, #58	; 0x3a
    855c:	0093049a 	umullseq	r0, r3, sl, r4
    8560:	23020000 	movwcs	r0, #8192	; 0x2000
    8564:	0c7f0c20 	ldcleq	12, cr0, [pc], #-128	; 84ec <__Stack_Size+0x82ec>
    8568:	9b030000 	blls	c8570 <__Stack_Size+0xc8370>
    856c:	00004504 	andeq	r4, r0, r4, lsl #10
    8570:	22230200 	eorcs	r0, r3, #0, 4
    8574:	39740900 	ldmdbcc	r4!, {r8, fp}^
    8578:	9c030000 	stcls	0, cr0, [r3], {-0}
    857c:	0000e804 	andeq	lr, r0, r4, lsl #16
    8580:	04140d00 	ldreq	r0, [r4], #-3328	; 0xfffff300
    8584:	0002592e 	andeq	r5, r2, lr, lsr #18
    8588:	2a920e00 	bcs	fe48bd90 <BootRAM+0xc67c531>
    858c:	30040000 	andcc	r0, r4, r0
    8590:	0000005e 	andeq	r0, r0, lr, asr r0
    8594:	0e002302 	cdpeq	3, 0, cr2, cr0, cr2, {0}
    8598:	00002845 	andeq	r2, r0, r5, asr #16
    859c:	005e3104 	subseq	r3, lr, r4, lsl #2
    85a0:	23020000 	movwcs	r0, #8192	; 0x2000
    85a4:	2b0a0e04 	blcs	28bdbc <__Stack_Size+0x28bbbc>
    85a8:	32040000 	andcc	r0, r4, #0
    85ac:	0000005e 	andeq	r0, r0, lr, asr r0
    85b0:	0e082302 	cdpeq	3, 0, cr2, cr8, cr2, {0}
    85b4:	00002b25 	andeq	r2, r0, r5, lsr #22
    85b8:	005e3304 	subseq	r3, lr, r4, lsl #6
    85bc:	23020000 	movwcs	r0, #8192	; 0x2000
    85c0:	2a620e0c 	bcs	188bdf8 <__Stack_Size+0x188bbf8>
    85c4:	34040000 	strcc	r0, [r4], #-0
    85c8:	0000005e 	andeq	r0, r0, lr, asr r0
    85cc:	00102302 	andseq	r2, r0, r2, lsl #6
    85d0:	0028b003 	eoreq	fp, r8, r3
    85d4:	0a350400 	beq	d495dc <__Stack_Size+0xd493dc>
    85d8:	0d000002 	stceq	0, cr0, [r0, #-8]
    85dc:	eb320512 	bl	c89a2c <__Stack_Size+0xc8982c>
    85e0:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    85e4:	00003758 	andeq	r3, r0, r8, asr r7
    85e8:	00453405 	subeq	r3, r5, r5, lsl #8
    85ec:	23020000 	movwcs	r0, #8192	; 0x2000
    85f0:	396b0e00 	stmdbcc	fp!, {r9, sl, fp}^
    85f4:	37050000 	strcc	r0, [r5, -r0]
    85f8:	00000045 	andeq	r0, r0, r5, asr #32
    85fc:	0e022302 	cdpeq	3, 0, cr2, cr2, cr2, {0}
    8600:	000037a1 	andeq	r3, r0, r1, lsr #15
    8604:	00453a05 	subeq	r3, r5, r5, lsl #20
    8608:	23020000 	movwcs	r0, #8192	; 0x2000
    860c:	3a360e04 	bcc	d8be24 <__Stack_Size+0xd8bc24>
    8610:	3d050000 	stccc	0, cr0, [r5, #-0]
    8614:	00000045 	andeq	r0, r0, r5, asr #32
    8618:	0e062302 	cdpeq	3, 0, cr2, cr6, cr2, {0}
    861c:	0000374f 	andeq	r3, r0, pc, asr #14
    8620:	00454005 	subeq	r4, r5, r5
    8624:	23020000 	movwcs	r0, #8192	; 0x2000
    8628:	38050e08 	stmdacc	r5, {r3, r9, sl, fp}
    862c:	43050000 	movwmi	r0, #20480	; 0x5000
    8630:	00000045 	andeq	r0, r0, r5, asr #32
    8634:	0e0a2302 	cdpeq	3, 0, cr2, cr10, cr2, {0}
    8638:	00003823 	andeq	r3, r0, r3, lsr #16
    863c:	00454705 	subeq	r4, r5, r5, lsl #14
    8640:	23020000 	movwcs	r0, #8192	; 0x2000
    8644:	37d10e0c 	ldrbcc	r0, [r1, ip, lsl #28]
    8648:	4d050000 	stcmi	0, cr0, [r5, #-0]
    864c:	00000045 	andeq	r0, r0, r5, asr #32
    8650:	0e0e2302 	cdpeq	3, 0, cr2, cr14, cr2, {0}
    8654:	00003a5d 	andeq	r3, r0, sp, asr sl
    8658:	00455005 	subeq	r5, r5, r5
    865c:	23020000 	movwcs	r0, #8192	; 0x2000
    8660:	6f030010 	svcvs	0x00030010
    8664:	0500003a 	streq	r0, [r0, #-58]	; 0xffffffc6
    8668:	00026451 	andeq	r6, r2, r1, asr r4
    866c:	05100d00 	ldreq	r0, [r0, #-3328]	; 0xfffff300
    8670:	00035357 	andeq	r5, r3, r7, asr r3
    8674:	39eb0e00 	stmibcc	fp!, {r9, sl, fp}^
    8678:	5a050000 	bpl	148680 <__Stack_Size+0x148480>
    867c:	00000045 	andeq	r0, r0, r5, asr #32
    8680:	0e002302 	cdpeq	3, 0, cr2, cr0, cr2, {0}
    8684:	000037bb 			; <UNDEFINED> instruction: 0x000037bb
    8688:	00455d05 	subeq	r5, r5, r5, lsl #26
    868c:	23020000 	movwcs	r0, #8192	; 0x2000
    8690:	390d0e02 	stmdbcc	sp, {r1, r9, sl, fp}
    8694:	60050000 	andvs	r0, r5, r0
    8698:	00000045 	andeq	r0, r0, r5, asr #32
    869c:	0e042302 	cdpeq	3, 0, cr2, cr4, cr2, {0}
    86a0:	000038c5 	andeq	r3, r0, r5, asr #17
    86a4:	00456305 	subeq	r6, r5, r5, lsl #6
    86a8:	23020000 	movwcs	r0, #8192	; 0x2000
    86ac:	38b70e06 	ldmcc	r7!, {r1, r2, r9, sl, fp}
    86b0:	66050000 	strvs	r0, [r5], -r0
    86b4:	0000005e 	andeq	r0, r0, lr, asr r0
    86b8:	0e082302 	cdpeq	3, 0, cr2, cr8, cr2, {0}
    86bc:	000037de 	ldrdeq	r3, [r0], -lr
    86c0:	00456905 	subeq	r6, r5, r5, lsl #18
    86c4:	23020000 	movwcs	r0, #8192	; 0x2000
    86c8:	5b03000c 	blpl	c8700 <__Stack_Size+0xc8500>
    86cc:	05000038 	streq	r0, [r0, #-56]	; 0xffffffc8
    86d0:	0002f66b 	andeq	pc, r2, fp, ror #12
    86d4:	1c010f00 	stcne	15, cr0, [r1], {-0}
    86d8:	01000039 	tsteq	r0, r9, lsr r0
    86dc:	69c00177 	stmibvs	r0, {r0, r1, r2, r4, r5, r6, r8}^
    86e0:	6a400800 	bvs	100a6e8 <__Stack_Size+0x100a4e8>
    86e4:	48cc0800 	stmiami	ip, {fp}^
    86e8:	87010000 	strhi	r0, [r1, -r0]
    86ec:	10000003 	andne	r0, r0, r3
    86f0:	00003a0a 	andeq	r3, r0, sl, lsl #20
    86f4:	03877701 	orreq	r7, r7, #262144	; 0x40000
    86f8:	91020000 	mrsls	r0, (UNDEF: 2)
    86fc:	04110074 	ldreq	r0, [r1], #-116	; 0xffffff8c
    8700:	000001fe 	strdeq	r0, [r0], -lr
    8704:	37c80112 	bficc	r0, r2, #2, #7
    8708:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    870c:	006a4001 	rsbeq	r4, sl, r1
    8710:	006ac808 	rsbeq	ip, sl, r8, lsl #16
    8714:	00490408 	subeq	r0, r9, r8, lsl #8
    8718:	03d20100 	bicseq	r0, r2, #0, 2
    871c:	0a100000 	beq	408724 <__Stack_Size+0x408524>
    8720:	0100003a 	tsteq	r0, sl, lsr r0
    8724:	0003879e 	muleq	r3, lr, r7
    8728:	6c910200 	lfmvs	f0, 4, [r1], {0}
    872c:	003a7f10 	eorseq	r7, sl, r0, lsl pc
    8730:	d29e0100 	addsle	r0, lr, #0, 2
    8734:	02000003 	andeq	r0, r0, #3
    8738:	c3136891 	tstgt	r3, #9502720	; 0x910000
    873c:	01000007 	tsteq	r0, r7
    8740:	000045a0 	andeq	r4, r0, r0, lsr #11
    8744:	76910200 	ldrvc	r0, [r1], r0, lsl #4
    8748:	eb041100 	bl	10cb50 <__Stack_Size+0x10c950>
    874c:	0f000002 	svceq	0x00000002
    8750:	00386b01 	eorseq	r6, r8, r1, lsl #22
    8754:	01db0100 	bicseq	r0, fp, r0, lsl #2
    8758:	08006ac8 	stmdaeq	r0, {r3, r6, r7, r9, fp, sp, lr}
    875c:	08006c5c 	stmdaeq	r0, {r2, r3, r4, r6, sl, fp, sp, lr}
    8760:	0000493c 	andeq	r4, r0, ip, lsr r9
    8764:	00047101 	andeq	r7, r4, r1, lsl #2
    8768:	3a0a1000 	bcc	28c770 <__Stack_Size+0x28c570>
    876c:	db010000 	blle	48774 <__Stack_Size+0x48574>
    8770:	00000387 	andeq	r0, r0, r7, lsl #7
    8774:	104c9102 	subne	r9, ip, r2, lsl #2
    8778:	0000384c 	andeq	r3, r0, ip, asr #16
    877c:	0471db01 	ldrbteq	sp, [r1], #-2817	; 0xfffff4ff
    8780:	91020000 	mrsls	r0, (UNDEF: 2)
    8784:	07c31348 	strbeq	r1, [r3, r8, asr #6]
    8788:	dd010000 	stcle	0, cr0, [r1, #-0]
    878c:	00000045 	andeq	r0, r0, r5, asr #32
    8790:	136a9102 	cmnne	sl, #-2147483648	; 0x80000000
    8794:	0000389f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    8798:	0045dd01 	subeq	sp, r5, r1, lsl #26
    879c:	91020000 	mrsls	r0, (UNDEF: 2)
    87a0:	3a1f1376 	bcc	7cd580 <__Stack_Size+0x7cd380>
    87a4:	dd010000 	stcle	0, cr0, [r1, #-0]
    87a8:	00000045 	andeq	r0, r0, r5, asr #32
    87ac:	13749102 	cmnne	r4, #-2147483648	; 0x80000000
    87b0:	000037e7 	andeq	r3, r0, r7, ror #15
    87b4:	0045dd01 	subeq	sp, r5, r1, lsl #26
    87b8:	91020000 	mrsls	r0, (UNDEF: 2)
    87bc:	6d741472 	cfldrdvs	mvd1, [r4, #-456]!	; 0xfffffe38
    87c0:	de010070 	mcrle	0, 0, r0, cr1, cr0, {3}
    87c4:	0000005e 	andeq	r0, r0, lr, asr r0
    87c8:	136c9102 	cmnne	ip, #-2147483648	; 0x80000000
    87cc:	00003050 	andeq	r3, r0, r0, asr r0
    87d0:	0259df01 	subseq	sp, r9, #1, 30
    87d4:	91020000 	mrsls	r0, (UNDEF: 2)
    87d8:	38401350 	stmdacc	r0, {r4, r6, r8, r9, ip}^
    87dc:	e0010000 	and	r0, r1, r0
    87e0:	0000005e 	andeq	r0, r0, lr, asr r0
    87e4:	00649102 	rsbeq	r9, r4, r2, lsl #2
    87e8:	03530411 	cmpeq	r3, #285212672	; 0x11000000
    87ec:	01150000 	tsteq	r5, r0
    87f0:	000039c2 	andeq	r3, r0, r2, asr #19
    87f4:	01017201 	tsteq	r1, r1, lsl #4
    87f8:	08006c5c 	stmdaeq	r0, {r2, r3, r4, r6, sl, fp, sp, lr}
    87fc:	08006cb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, sl, fp, sp, lr}
    8800:	00004974 	andeq	r4, r0, r4, ror r9
    8804:	0004a201 	andeq	sl, r4, r1, lsl #4
    8808:	3a7f1600 	bcc	1fce010 <__Stack_Size+0x1fcde10>
    880c:	72010000 	andvc	r0, r1, #0
    8810:	0003d201 	andeq	sp, r3, r1, lsl #4
    8814:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    8818:	74011500 	strvc	r1, [r1], #-1280	; 0xfffffb00
    881c:	01000038 	tsteq	r0, r8, lsr r0
    8820:	b801018e 	stmdalt	r1, {r1, r2, r3, r7, r8}
    8824:	fa08006c 	blx	2089dc <__Stack_Size+0x2087dc>
    8828:	ac08006c 	stcge	0, cr0, [r8], {108}	; 0x6c
    882c:	01000049 	tsteq	r0, r9, asr #32
    8830:	000004cd 	andeq	r0, r0, sp, asr #9
    8834:	00384c16 	eorseq	r4, r8, r6, lsl ip
    8838:	018e0100 	orreq	r0, lr, r0, lsl #2
    883c:	00000471 	andeq	r0, r0, r1, ror r4
    8840:	00749102 	rsbseq	r9, r4, r2, lsl #2
    8844:	38e70115 	stmiacc	r7!, {r0, r2, r4, r8}^
    8848:	ab010000 	blge	48850 <__Stack_Size+0x48650>
    884c:	6cfc0101 	ldfvse	f0, [ip], #4
    8850:	6d3a0800 	ldcvs	8, cr0, [sl, #-0]
    8854:	49e40800 	stmibmi	r4!, {fp}^
    8858:	07010000 	streq	r0, [r1, -r0]
    885c:	16000005 	strne	r0, [r0], -r5
    8860:	00003a0a 	andeq	r3, r0, sl, lsl #20
    8864:	8701ab01 	strhi	sl, [r1, -r1, lsl #22]
    8868:	02000003 	andeq	r0, r0, #3
    886c:	f4167491 			; <UNDEFINED> instruction: 0xf4167491
    8870:	01000003 	tsteq	r0, r3
    8874:	00dc01ab 	sbcseq	r0, ip, fp, lsr #3
    8878:	91020000 	mrsls	r0, (UNDEF: 2)
    887c:	01150073 	tsteq	r5, r3, ror r0
    8880:	000039ba 			; <UNDEFINED> instruction: 0x000039ba
    8884:	0101c301 	tsteq	r1, r1, lsl #6
    8888:	08006d3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, fp, sp, lr}
    888c:	08006d7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr}
    8890:	00004a1c 	andeq	r4, r0, ip, lsl sl
    8894:	00054101 	andeq	r4, r5, r1, lsl #2
    8898:	3a0a1600 	bcc	28e0a0 <__Stack_Size+0x28dea0>
    889c:	c3010000 	movwgt	r0, #4096	; 0x1000
    88a0:	00038701 	andeq	r8, r3, r1, lsl #14
    88a4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    88a8:	0003f416 	andeq	pc, r3, r6, lsl r4	; <UNPREDICTABLE>
    88ac:	01c30100 	biceq	r0, r3, r0, lsl #2
    88b0:	000000dc 	ldrdeq	r0, [r0], -ip
    88b4:	00739102 	rsbseq	r9, r3, r2, lsl #2
    88b8:	38a60115 	stmiacc	r6!, {r0, r2, r4, r8}
    88bc:	e2010000 	and	r0, r1, #0
    88c0:	6d7c0101 	ldfvse	f0, [ip, #-4]!
    88c4:	6de60800 	stclvs	8, cr0, [r6]
    88c8:	4a540800 	bmi	150a8d0 <__Stack_Size+0x150a6d0>
    88cc:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    88d0:	16000005 	strne	r0, [r0], -r5
    88d4:	00003a0a 	andeq	r3, r0, sl, lsl #20
    88d8:	8701e201 	strhi	lr, [r1, -r1, lsl #4]
    88dc:	02000003 	andeq	r0, r0, #3
    88e0:	dc166c91 	ldcle	12, cr6, [r6], {145}	; 0x91
    88e4:	01000038 	tsteq	r0, r8, lsr r0
    88e8:	002c01e2 	eoreq	r0, ip, r2, ror #3
    88ec:	91020000 	mrsls	r0, (UNDEF: 2)
    88f0:	03f4166b 	mvnseq	r1, #112197632	; 0x6b00000
    88f4:	e2010000 	and	r0, r1, #0
    88f8:	0000dc01 	andeq	sp, r0, r1, lsl #24
    88fc:	6a910200 	bvs	fe449104 <BootRAM+0xc6398a5>
    8900:	0047d417 	subeq	sp, r7, r7, lsl r4
    8904:	01e40100 	mvneq	r0, r0, lsl #2
    8908:	00000045 	andeq	r0, r0, r5, asr #32
    890c:	17769102 	ldrbne	r9, [r6, -r2, lsl #2]!
    8910:	00000a3e 	andeq	r0, r0, lr, lsr sl
    8914:	4501e401 	strmi	lr, [r1, #-1025]	; 0xfffffbff
    8918:	02000000 	andeq	r0, r0, #0
    891c:	15007491 	strne	r7, [r0, #-1169]	; 0xfffffb6f
    8920:	00374001 	eorseq	r4, r7, r1
    8924:	02090100 	andeq	r0, r9, #0, 2
    8928:	006de801 	rsbeq	lr, sp, r1, lsl #16
    892c:	006e3008 	rsbeq	r3, lr, r8
    8930:	004a8c08 	subeq	r8, sl, r8, lsl #24
    8934:	05f10100 	ldrbeq	r0, [r1, #256]!	; 0x100
    8938:	0a160000 	beq	588940 <__Stack_Size+0x588740>
    893c:	0100003a 	tsteq	r0, sl, lsr r0
    8940:	03870209 	orreq	r0, r7, #-1879048192	; 0x90000000
    8944:	91020000 	mrsls	r0, (UNDEF: 2)
    8948:	380d1674 	stmdacc	sp, {r2, r4, r5, r6, r9, sl, ip}
    894c:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    8950:	00004502 	andeq	r4, r0, r2, lsl #10
    8954:	72910200 	addsvc	r0, r1, #0, 4
    8958:	0003f416 	andeq	pc, r3, r6, lsl r4	; <UNPREDICTABLE>
    895c:	02090100 	andeq	r0, r9, #0, 2
    8960:	000000dc 	ldrdeq	r0, [r0], -ip
    8964:	00719102 	rsbseq	r9, r1, r2, lsl #2
    8968:	37f40115 			; <UNDEFINED> instruction: 0x37f40115
    896c:	23010000 	movwcs	r0, #4096	; 0x1000
    8970:	6e300102 	rsfvss	f0, f0, f2
    8974:	6e4c0800 	cdpvs	8, 4, cr0, cr12, cr0, {0}
    8978:	4ac40800 	bmi	ff10a980 <BootRAM+0xd2fb121>
    897c:	2b010000 	blcs	48984 <__Stack_Size+0x48784>
    8980:	16000006 	strne	r0, [r0], -r6
    8984:	00003a0a 	andeq	r3, r0, sl, lsl #20
    8988:	87022301 	strhi	r2, [r2, -r1, lsl #6]
    898c:	02000003 	andeq	r0, r0, #3
    8990:	80167491 	mulshi	r6, r1, r4
    8994:	01000016 	tsteq	r0, r6, lsl r0
    8998:	00450223 	subeq	r0, r5, r3, lsr #4
    899c:	91020000 	mrsls	r0, (UNDEF: 2)
    89a0:	01180072 	tsteq	r8, r2, ror r0
    89a4:	00003980 	andeq	r3, r0, r0, lsl #19
    89a8:	01023301 	tsteq	r2, r1, lsl #6
    89ac:	00000045 	andeq	r0, r0, r5, asr #32
    89b0:	08006e4c 	stmdaeq	r0, {r2, r3, r6, r9, sl, fp, sp, lr}
    89b4:	08006e66 	stmdaeq	r0, {r1, r2, r5, r6, r9, sl, fp, sp, lr}
    89b8:	00004afc 	strdeq	r4, [r0], -ip
    89bc:	00065a01 	andeq	r5, r6, r1, lsl #20
    89c0:	3a0a1600 	bcc	28e1c8 <__Stack_Size+0x28dfc8>
    89c4:	33010000 	movwcc	r0, #4096	; 0x1000
    89c8:	00038702 	andeq	r8, r3, r2, lsl #14
    89cc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    89d0:	2b011500 	blcs	4ddd8 <__Stack_Size+0x4dbd8>
    89d4:	01000039 	tsteq	r0, r9, lsr r0
    89d8:	68010245 	stmdavs	r1, {r0, r2, r6, r9}
    89dc:	aa08006e 	bge	208b9c <__Stack_Size+0x20899c>
    89e0:	3408006e 	strcc	r0, [r8], #-110	; 0xffffff92
    89e4:	0100004b 	tsteq	r0, fp, asr #32
    89e8:	00000694 	muleq	r0, r4, r6
    89ec:	003a0a16 	eorseq	r0, sl, r6, lsl sl
    89f0:	02450100 	subeq	r0, r5, #0, 2
    89f4:	00000387 	andeq	r0, r0, r7, lsl #7
    89f8:	16749102 	ldrbtne	r9, [r4], -r2, lsl #2
    89fc:	00003994 	muleq	r0, r4, r9
    8a00:	45024501 	strmi	r4, [r2, #-1281]	; 0xfffffaff
    8a04:	02000000 	andeq	r0, r0, #0
    8a08:	15007291 	strne	r7, [r0, #-657]	; 0xfffffd6f
    8a0c:	003a0f01 	eorseq	r0, sl, r1, lsl #30
    8a10:	025d0100 	subseq	r0, sp, #0, 2
    8a14:	006eac01 	rsbeq	sl, lr, r1, lsl #24
    8a18:	006eea08 	rsbeq	lr, lr, r8, lsl #20
    8a1c:	004b6c08 	subeq	r6, fp, r8, lsl #24
    8a20:	06ce0100 	strbeq	r0, [lr], r0, lsl #2
    8a24:	0a160000 	beq	588a2c <__Stack_Size+0x58882c>
    8a28:	0100003a 	tsteq	r0, sl, lsr r0
    8a2c:	0387025d 	orreq	r0, r7, #-805306363	; 0xd0000005
    8a30:	91020000 	mrsls	r0, (UNDEF: 2)
    8a34:	03f41674 	mvnseq	r1, #116, 12	; 0x7400000
    8a38:	5d010000 	stcpl	0, cr0, [r1, #-0]
    8a3c:	0000dc02 	andeq	sp, r0, r2, lsl #24
    8a40:	73910200 	orrsvc	r0, r1, #0, 4
    8a44:	fa011500 	blx	4de4c <__Stack_Size+0x4dc4c>
    8a48:	01000038 	tsteq	r0, r8, lsr r0
    8a4c:	ec010277 	sfm	f0, 4, [r1], {119}	; 0x77
    8a50:	2208006e 	andcs	r0, r8, #110	; 0x6e
    8a54:	a408006f 	strge	r0, [r8], #-111	; 0xffffff91
    8a58:	0100004b 	tsteq	r0, fp, asr #32
    8a5c:	00000708 	andeq	r0, r0, r8, lsl #14
    8a60:	003a0a16 	eorseq	r0, sl, r6, lsl sl
    8a64:	02770100 	rsbseq	r0, r7, #0, 2
    8a68:	00000387 	andeq	r0, r0, r7, lsl #7
    8a6c:	16749102 	ldrbtne	r9, [r4], -r2, lsl #2
    8a70:	000037a1 	andeq	r3, r0, r1, lsr #15
    8a74:	45027701 	strmi	r7, [r2, #-1793]	; 0xfffff8ff
    8a78:	02000000 	andeq	r0, r0, #0
    8a7c:	15007291 	strne	r7, [r0, #-657]	; 0xfffffd6f
    8a80:	003a2601 	eorseq	r2, sl, r1, lsl #12
    8a84:	02870100 	addeq	r0, r7, #0, 2
    8a88:	006f2401 	rsbeq	r2, pc, r1, lsl #8
    8a8c:	006f4608 	rsbeq	r4, pc, r8, lsl #12
    8a90:	004bdc08 	subeq	sp, fp, r8, lsl #24
    8a94:	07330100 	ldreq	r0, [r3, -r0, lsl #2]!
    8a98:	0a160000 	beq	588aa0 <__Stack_Size+0x5888a0>
    8a9c:	0100003a 	tsteq	r0, sl, lsr r0
    8aa0:	03870287 	orreq	r0, r7, #1879048200	; 0x70000008
    8aa4:	91020000 	mrsls	r0, (UNDEF: 2)
    8aa8:	01150074 	tsteq	r5, r4, ror r0
    8aac:	00003a3f 	andeq	r3, r0, pc, lsr sl
    8ab0:	01029701 	tsteq	r2, r1, lsl #14
    8ab4:	08006f48 	stmdaeq	r0, {r3, r6, r8, r9, sl, fp, sp, lr}
    8ab8:	08006f86 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, fp, sp, lr}
    8abc:	00004c14 	andeq	r4, r0, r4, lsl ip
    8ac0:	00076d01 	andeq	r6, r7, r1, lsl #26
    8ac4:	3a0a1600 	bcc	28e2cc <__Stack_Size+0x28e0cc>
    8ac8:	97010000 	strls	r0, [r1, -r0]
    8acc:	00038702 	andeq	r8, r3, r2, lsl #14
    8ad0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    8ad4:	0003f416 	andeq	pc, r3, r6, lsl r4	; <UNPREDICTABLE>
    8ad8:	02970100 	addseq	r0, r7, #0, 2
    8adc:	000000dc 	ldrdeq	r0, [r0], -ip
    8ae0:	00739102 	rsbseq	r9, r3, r2, lsl #2
    8ae4:	38ef0118 	stmiacc	pc!, {r3, r4, r8}^	; <UNPREDICTABLE>
    8ae8:	b1010000 	mrslt	r0, (UNDEF: 1)
    8aec:	00450102 	subeq	r0, r5, r2, lsl #2
    8af0:	6f880000 	svcvs	0x00880000
    8af4:	6fbc0800 	svcvs	0x00bc0800
    8af8:	4c4c0800 	mcrrmi	8, 0, r0, ip, cr0
    8afc:	ba010000 	blt	48b04 <__Stack_Size+0x48904>
    8b00:	16000007 	strne	r0, [r0], -r7
    8b04:	00003a0a 	andeq	r3, r0, sl, lsl #20
    8b08:	8702b101 	strhi	fp, [r2, -r1, lsl #2]
    8b0c:	02000003 	andeq	r0, r0, #3
    8b10:	d4166c91 	ldrle	r6, [r6], #-3217	; 0xfffff36f
    8b14:	01000038 	tsteq	r0, r8, lsr r0
    8b18:	002c02b1 	strhteq	r0, [ip], -r1
    8b1c:	91020000 	mrsls	r0, (UNDEF: 2)
    8b20:	3a56176b 	bcc	158e8d4 <__Stack_Size+0x158e6d4>
    8b24:	b3010000 	movwlt	r0, #4096	; 0x1000
    8b28:	00004502 	andeq	r4, r0, r2, lsl #10
    8b2c:	76910200 	ldrvc	r0, [r1], r0, lsl #4
    8b30:	66011800 	strvs	r1, [r1], -r0, lsl #16
    8b34:	01000037 	tsteq	r0, r7, lsr r0
    8b38:	450102ca 	strmi	r0, [r1, #-714]	; 0xfffffd36
    8b3c:	bc000000 	stclt	0, cr0, [r0], {-0}
    8b40:	d608006f 	strle	r0, [r8], -pc, rrx
    8b44:	8408006f 	strhi	r0, [r8], #-111	; 0xffffff91
    8b48:	0100004c 	tsteq	r0, ip, asr #32
    8b4c:	000007e9 	andeq	r0, r0, r9, ror #15
    8b50:	003a0a16 	eorseq	r0, sl, r6, lsl sl
    8b54:	02ca0100 	sbceq	r0, sl, #0, 2
    8b58:	00000387 	andeq	r0, r0, r7, lsl #7
    8b5c:	00749102 	rsbseq	r9, r4, r2, lsl #2
    8b60:	38830115 	stmcc	r3, {r0, r2, r4, r8}
    8b64:	dc010000 	stcle	0, cr0, [r1], {-0}
    8b68:	6fd80102 	svcvs	0x00d80102
    8b6c:	70180800 	andsvc	r0, r8, r0, lsl #16
    8b70:	4cbc0800 	ldcmi	8, cr0, [ip]
    8b74:	23010000 	movwcs	r0, #4096	; 0x1000
    8b78:	16000008 	strne	r0, [r0], -r8
    8b7c:	00003a0a 	andeq	r3, r0, sl, lsl #20
    8b80:	8702dc01 	strhi	sp, [r2, -r1, lsl #24]
    8b84:	02000003 	andeq	r0, r0, #3
    8b88:	58167491 	ldmdapl	r6, {r0, r4, r7, sl, ip, sp, lr}
    8b8c:	01000037 	tsteq	r0, r7, lsr r0
    8b90:	004502dc 	ldrdeq	r0, [r5], #-44	; 0xffffffd4
    8b94:	91020000 	mrsls	r0, (UNDEF: 2)
    8b98:	01180072 	tsteq	r8, r2, ror r0
    8b9c:	000039f4 	strdeq	r3, [r0], -r4
    8ba0:	0102fe01 	tsteq	r2, r1, lsl #28
    8ba4:	000000ae 	andeq	r0, r0, lr, lsr #1
    8ba8:	08007018 	stmdaeq	r0, {r3, r4, ip, sp, lr}
    8bac:	08007056 	stmdaeq	r0, {r1, r2, r4, r6, ip, sp, lr}
    8bb0:	00004cf4 	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    8bb4:	00087001 	andeq	r7, r8, r1
    8bb8:	3a0a1600 	bcc	28e3c0 <__Stack_Size+0x28e1c0>
    8bbc:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    8bc0:	00038702 	andeq	r8, r3, r2, lsl #14
    8bc4:	6c910200 	lfmvs	f0, 4, [r1], {0}
    8bc8:	0037ae16 	eorseq	sl, r7, r6, lsl lr
    8bcc:	02fe0100 	rscseq	r0, lr, #0, 2
    8bd0:	00000045 	andeq	r0, r0, r5, asr #32
    8bd4:	176a9102 	strbne	r9, [sl, -r2, lsl #2]!
    8bd8:	00000fe1 	andeq	r0, r0, r1, ror #31
    8bdc:	ae030001 	cdpge	0, 0, cr0, cr3, cr1, {0}
    8be0:	02000000 	andeq	r0, r0, #0
    8be4:	15007791 	strne	r7, [r0, #-1937]	; 0xfffff86f
    8be8:	0039a801 	eorseq	sl, r9, r1, lsl #16
    8bec:	03240100 	teqeq	r4, #0, 2
    8bf0:	00705801 	rsbseq	r5, r0, r1, lsl #16
    8bf4:	00707a08 	rsbseq	r7, r0, r8, lsl #20
    8bf8:	004d2c08 	subeq	r2, sp, r8, lsl #24
    8bfc:	08aa0100 	stmiaeq	sl!, {r8}
    8c00:	0a160000 	beq	588c08 <__Stack_Size+0x588a08>
    8c04:	0100003a 	tsteq	r0, sl, lsr r0
    8c08:	03870324 	orreq	r0, r7, #36, 6	; 0x90000000
    8c0c:	91020000 	mrsls	r0, (UNDEF: 2)
    8c10:	37ae1674 			; <UNDEFINED> instruction: 0x37ae1674
    8c14:	24010000 	strcs	r0, [r1], #-0
    8c18:	00004503 	andeq	r4, r0, r3, lsl #10
    8c1c:	72910200 	addsvc	r0, r1, #0, 4
    8c20:	51011800 	tstpl	r1, r0, lsl #16
    8c24:	01000039 	tsteq	r0, r9, lsr r0
    8c28:	ba01033d 	blt	49924 <__Stack_Size+0x49724>
    8c2c:	7c000000 	stcvc	0, cr0, [r0], {-0}
    8c30:	04080070 	streq	r0, [r8], #-112	; 0xffffff90
    8c34:	64080071 	strvs	r0, [r8], #-113	; 0xffffff8f
    8c38:	0100004d 	tsteq	r0, sp, asr #32
    8c3c:	00000924 	andeq	r0, r0, r4, lsr #18
    8c40:	003a0a16 	eorseq	r0, sl, r6, lsl sl
    8c44:	033d0100 	teqeq	sp, #0, 2
    8c48:	00000387 	andeq	r0, r0, r7, lsl #7
    8c4c:	166c9102 	strbtne	r9, [ip], -r2, lsl #2
    8c50:	000038dc 	ldrdeq	r3, [r0], -ip
    8c54:	2c033d01 	stccs	13, cr3, [r3], {1}
    8c58:	02000000 	andeq	r0, r0, #0
    8c5c:	e1176b91 			; <UNDEFINED> instruction: 0xe1176b91
    8c60:	0100000f 	tsteq	r0, pc
    8c64:	00ba033f 	adcseq	r0, sl, pc, lsr r3
    8c68:	91020000 	mrsls	r0, (UNDEF: 2)
    8c6c:	47d41777 			; <UNDEFINED> instruction: 0x47d41777
    8c70:	40010000 	andmi	r0, r1, r0
    8c74:	00004503 	andeq	r4, r0, r3, lsl #10
    8c78:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    8c7c:	000a3e17 	andeq	r3, sl, r7, lsl lr
    8c80:	03400100 	movteq	r0, #256	; 0x100
    8c84:	00000045 	andeq	r0, r0, r5, asr #32
    8c88:	17729102 	ldrbne	r9, [r2, -r2, lsl #2]!
    8c8c:	00000736 	andeq	r0, r0, r6, lsr r7
    8c90:	45034001 	strmi	r4, [r3, #-1]
    8c94:	02000000 	andeq	r0, r0, #0
    8c98:	15007091 	strne	r7, [r0, #-145]	; 0xffffff6f
    8c9c:	0039d101 	eorseq	sp, r9, r1, lsl #2
    8ca0:	03730100 	cmneq	r3, #0, 2
    8ca4:	00710401 	rsbseq	r0, r1, r1, lsl #8
    8ca8:	00713c08 	rsbseq	r3, r1, r8, lsl #24
    8cac:	004d9c08 	subeq	r9, sp, r8, lsl #24
    8cb0:	096d0100 	stmdbeq	sp!, {r8}^
    8cb4:	0a160000 	beq	588cbc <__Stack_Size+0x588abc>
    8cb8:	0100003a 	tsteq	r0, sl, lsr r0
    8cbc:	03870373 	orreq	r0, r7, #-872415231	; 0xcc000001
    8cc0:	91020000 	mrsls	r0, (UNDEF: 2)
    8cc4:	38dc166c 	ldmcc	ip, {r2, r3, r5, r6, r9, sl, ip}^
    8cc8:	73010000 	movwvc	r0, #4096	; 0x1000
    8ccc:	00002c03 	andeq	r2, r0, r3, lsl #24
    8cd0:	6b910200 	blvs	fe4494d8 <BootRAM+0xc639c79>
    8cd4:	0047d417 	subeq	sp, r7, r7, lsl r4
    8cd8:	03750100 	cmneq	r5, #0, 2
    8cdc:	00000045 	andeq	r0, r0, r5, asr #32
    8ce0:	00769102 	rsbseq	r9, r6, r2, lsl #2
    8ce4:	00026419 	andeq	r6, r2, r9, lsl r4
    8ce8:	06ce0600 	strbeq	r0, [lr], r0, lsl #12
    8cec:	0000097b 	andeq	r0, r0, fp, ror r9
    8cf0:	7e050101 	adfvcs	f0, f5, f1
    8cf4:	00000000 	andeq	r0, r0, r0
    8cf8:	00001e68 	andeq	r1, r0, r8, ror #28
    8cfc:	1f010002 	svcne	0x00010002
    8d00:	01040000 	mrseq	r0, (UNDEF: 4)
    8d04:	00000165 	andeq	r0, r0, r5, ror #2
    8d08:	003e1901 	eorseq	r1, lr, r1, lsl #18
    8d0c:	0000ba00 	andeq	fp, r0, r0, lsl #20
    8d10:	00713c00 	rsbseq	r3, r1, r0, lsl #24
    8d14:	00908808 	addseq	r8, r0, r8, lsl #16
    8d18:	00245908 	eoreq	r5, r4, r8, lsl #18
    8d1c:	06010200 	streq	r0, [r1], -r0, lsl #4
    8d20:	000000a0 	andeq	r0, r0, r0, lsr #1
    8d24:	00011c03 	andeq	r1, r1, r3, lsl #24
    8d28:	372a0200 	strcc	r0, [sl, -r0, lsl #4]!
    8d2c:	02000000 	andeq	r0, r0, #0
    8d30:	009e0801 	addseq	r0, lr, r1, lsl #16
    8d34:	02020000 	andeq	r0, r2, #0
    8d38:	00018605 	andeq	r8, r1, r5, lsl #12
    8d3c:	01900300 	orrseq	r0, r0, r0, lsl #6
    8d40:	36020000 	strcc	r0, [r2], -r0
    8d44:	00000050 	andeq	r0, r0, r0, asr r0
    8d48:	dc070202 	sfmle	f0, 4, [r7], {2}
    8d4c:	02000000 	andeq	r0, r0, #0
    8d50:	01480504 	cmpeq	r8, r4, lsl #10
    8d54:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    8d58:	02000001 	andeq	r0, r0, #1
    8d5c:	00006950 	andeq	r6, r0, r0, asr r9
    8d60:	07040200 	streq	r0, [r4, -r0, lsl #4]
    8d64:	0000010a 	andeq	r0, r0, sl, lsl #2
    8d68:	43050802 	movwmi	r0, #22530	; 0x5802
    8d6c:	02000001 	andeq	r0, r0, #1
    8d70:	01050708 	tsteq	r5, r8, lsl #14
    8d74:	04040000 	streq	r0, [r4], #-0
    8d78:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    8d7c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    8d80:	0000010f 	andeq	r0, r0, pc, lsl #2
    8d84:	b8070402 	stmdalt	r7, {r1, sl}
    8d88:	05000002 	streq	r0, [r0, #-2]
    8d8c:	00000045 	andeq	r0, r0, r5, asr #32
    8d90:	07030106 	streq	r0, [r3, -r6, lsl #2]
    8d94:	0000ae02 	andeq	sl, r0, r2, lsl #28
    8d98:	25d80700 	ldrbcs	r0, [r8, #1792]	; 0x700
    8d9c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8da0:	00544553 	subseq	r4, r4, r3, asr r5
    8da4:	91090001 	tstls	r9, r1
    8da8:	03000019 	movweq	r0, #25
    8dac:	00980207 	addseq	r0, r8, r7, lsl #4
    8db0:	18090000 	stmdane	r9, {}	; <UNPREDICTABLE>
    8db4:	03000012 	movweq	r0, #18
    8db8:	00980207 	addseq	r0, r8, r7, lsl #4
    8dbc:	01060000 	mrseq	r0, (UNDEF: 6)
    8dc0:	dc020903 	stcle	9, cr0, [r2], {3}
    8dc4:	07000000 	streq	r0, [r0, -r0]
    8dc8:	00000316 	andeq	r0, r0, r6, lsl r3
    8dcc:	024c0700 	subeq	r0, ip, #0, 14
    8dd0:	00010000 	andeq	r0, r1, r0
    8dd4:	00051609 	andeq	r1, r5, r9, lsl #12
    8dd8:	02090300 	andeq	r0, r9, #0, 6
    8ddc:	000000c6 	andeq	r0, r0, r6, asr #1
    8de0:	a203500a 	andge	r5, r3, #10
    8de4:	00034904 	andeq	r4, r3, r4, lsl #18
    8de8:	52430b00 	subpl	r0, r3, #0, 22
    8dec:	a4030031 	strge	r0, [r3], #-49	; 0xffffffcf
    8df0:	00009304 	andeq	r9, r0, r4, lsl #6
    8df4:	00230200 	eoreq	r0, r3, r0, lsl #4
    8df8:	0003d70c 	andeq	sp, r3, ip, lsl #14
    8dfc:	04a50300 	strteq	r0, [r5], #768	; 0x300
    8e00:	00000045 	andeq	r0, r0, r5, asr #32
    8e04:	0b022302 	bleq	91a14 <__Stack_Size+0x91814>
    8e08:	00325243 	eorseq	r5, r2, r3, asr #4
    8e0c:	9304a603 	movwls	sl, #17923	; 0x4603
    8e10:	02000000 	andeq	r0, r0, #0
    8e14:	6b0c0423 	blvs	309ea8 <__Stack_Size+0x309ca8>
    8e18:	0300000c 	movweq	r0, #12
    8e1c:	004504a7 	subeq	r0, r5, r7, lsr #9
    8e20:	23020000 	movwcs	r0, #8192	; 0x2000
    8e24:	3f360c06 	svccc	0x00360c06
    8e28:	a8030000 	stmdage	r3, {}	; <UNPREDICTABLE>
    8e2c:	00009304 	andeq	r9, r0, r4, lsl #6
    8e30:	08230200 	stmdaeq	r3!, {r9}
    8e34:	0004cc0c 	andeq	ip, r4, ip, lsl #24
    8e38:	04a90300 	strteq	r0, [r9], #768	; 0x300
    8e3c:	00000045 	andeq	r0, r0, r5, asr #32
    8e40:	0c0a2302 	stceq	3, cr2, [sl], {2}
    8e44:	00003acf 	andeq	r3, r0, pc, asr #21
    8e48:	9304aa03 	movwls	sl, #18947	; 0x4a03
    8e4c:	02000000 	andeq	r0, r0, #0
    8e50:	d60c0c23 	strle	r0, [ip], -r3, lsr #24
    8e54:	03000004 	movweq	r0, #4
    8e58:	004504ab 	subeq	r0, r5, fp, lsr #9
    8e5c:	23020000 	movwcs	r0, #8192	; 0x2000
    8e60:	52530b0e 	subspl	r0, r3, #14336	; 0x3800
    8e64:	04ac0300 	strteq	r0, [ip], #768	; 0x300
    8e68:	00000093 	muleq	r0, r3, r0
    8e6c:	0c102302 	ldceq	3, cr2, [r0], {2}
    8e70:	000004e0 	andeq	r0, r0, r0, ror #9
    8e74:	4504ad03 	strmi	sl, [r4, #-3331]	; 0xfffff2fd
    8e78:	02000000 	andeq	r0, r0, #0
    8e7c:	450b1223 	strmi	r1, [fp, #-547]	; 0xfffffddd
    8e80:	03005247 	movweq	r5, #583	; 0x247
    8e84:	009304ae 	addseq	r0, r3, lr, lsr #9
    8e88:	23020000 	movwcs	r0, #8192	; 0x2000
    8e8c:	04ea0c14 	strbteq	r0, [sl], #3092	; 0xc14
    8e90:	af030000 	svcge	0x00030000
    8e94:	00004504 	andeq	r4, r0, r4, lsl #10
    8e98:	16230200 	strtne	r0, [r3], -r0, lsl #4
    8e9c:	003c6b0c 	eorseq	r6, ip, ip, lsl #22
    8ea0:	04b00300 	ldrteq	r0, [r0], #768	; 0x300
    8ea4:	00000093 	muleq	r0, r3, r0
    8ea8:	0c182302 	ldceq	3, cr2, [r8], {2}
    8eac:	00000c75 	andeq	r0, r0, r5, ror ip
    8eb0:	4504b103 	strmi	fp, [r4, #-259]	; 0xfffffefd
    8eb4:	02000000 	andeq	r0, r0, #0
    8eb8:	710c1a23 	tstvc	ip, r3, lsr #20
    8ebc:	0300003c 	movweq	r0, #60	; 0x3c
    8ec0:	009304b2 			; <UNDEFINED> instruction: 0x009304b2
    8ec4:	23020000 	movwcs	r0, #8192	; 0x2000
    8ec8:	0de10c1c 	stcleq	12, cr0, [r1, #112]!	; 0x70
    8ecc:	b3030000 	movwlt	r0, #12288	; 0x3000
    8ed0:	00004504 	andeq	r4, r0, r4, lsl #10
    8ed4:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
    8ed8:	003cd10c 	eorseq	sp, ip, ip, lsl #2
    8edc:	04b40300 	ldrteq	r0, [r4], #768	; 0x300
    8ee0:	00000093 	muleq	r0, r3, r0
    8ee4:	0c202302 	stceq	3, cr2, [r0], #-8
    8ee8:	00000c7f 	andeq	r0, r0, pc, ror ip
    8eec:	4504b503 	strmi	fp, [r4, #-1283]	; 0xfffffafd
    8ef0:	02000000 	andeq	r0, r0, #0
    8ef4:	430b2223 	movwmi	r2, #45603	; 0xb223
    8ef8:	0300544e 	movweq	r5, #1102	; 0x44e
    8efc:	009304b6 			; <UNDEFINED> instruction: 0x009304b6
    8f00:	23020000 	movwcs	r0, #8192	; 0x2000
    8f04:	0c890c24 	stceq	12, cr0, [r9], {36}	; 0x24
    8f08:	b7030000 	strlt	r0, [r3, -r0]
    8f0c:	00004504 	andeq	r4, r0, r4, lsl #10
    8f10:	26230200 	strtcs	r0, [r3], -r0, lsl #4
    8f14:	4353500b 	cmpmi	r3, #11
    8f18:	04b80300 	ldrteq	r0, [r8], #768	; 0x300
    8f1c:	00000093 	muleq	r0, r3, r0
    8f20:	0c282302 	stceq	3, cr2, [r8], #-8
    8f24:	00000cf2 	strdeq	r0, [r0], -r2
    8f28:	4504b903 	strmi	fp, [r4, #-2307]	; 0xfffff6fd
    8f2c:	02000000 	andeq	r0, r0, #0
    8f30:	410b2a23 	tstmi	fp, r3, lsr #20
    8f34:	03005252 	movweq	r5, #594	; 0x252
    8f38:	009304ba 			; <UNDEFINED> instruction: 0x009304ba
    8f3c:	23020000 	movwcs	r0, #8192	; 0x2000
    8f40:	0cfd0c2c 	ldcleq	12, cr0, [sp], #176	; 0xb0
    8f44:	bb030000 	bllt	c8f4c <__Stack_Size+0xc8d4c>
    8f48:	00004504 	andeq	r4, r0, r4, lsl #10
    8f4c:	2e230200 	cdpcs	2, 2, cr0, cr3, cr0, {0}
    8f50:	5243520b 	subpl	r5, r3, #-1342177280	; 0xb0000000
    8f54:	04bc0300 	ldrteq	r0, [ip], #768	; 0x300
    8f58:	00000093 	muleq	r0, r3, r0
    8f5c:	0c302302 	ldceq	3, cr2, [r0], #-8
    8f60:	00000d08 	andeq	r0, r0, r8, lsl #26
    8f64:	4504bd03 	strmi	fp, [r4, #-3331]	; 0xfffff2fd
    8f68:	02000000 	andeq	r0, r0, #0
    8f6c:	160c3223 	strne	r3, [ip], -r3, lsr #4
    8f70:	03000044 	movweq	r0, #68	; 0x44
    8f74:	009304be 			; <UNDEFINED> instruction: 0x009304be
    8f78:	23020000 	movwcs	r0, #8192	; 0x2000
    8f7c:	0d130c34 	ldceq	12, cr0, [r3, #-208]	; 0xffffff30
    8f80:	bf030000 	svclt	0x00030000
    8f84:	00004504 	andeq	r4, r0, r4, lsl #10
    8f88:	36230200 	strtcc	r0, [r3], -r0, lsl #4
    8f8c:	0025630c 	eoreq	r6, r5, ip, lsl #6
    8f90:	04c00300 	strbeq	r0, [r0], #768	; 0x300
    8f94:	00000093 	muleq	r0, r3, r0
    8f98:	0c382302 	ldceq	3, cr2, [r8], #-8
    8f9c:	00000d1e 	andeq	r0, r0, lr, lsl sp
    8fa0:	4504c103 	strmi	ip, [r4, #-259]	; 0xfffffefd
    8fa4:	02000000 	andeq	r0, r0, #0
    8fa8:	690c3a23 	stmdbvs	ip, {r0, r1, r5, r9, fp, ip, sp}
    8fac:	03000025 	movweq	r0, #37	; 0x25
    8fb0:	009304c2 	addseq	r0, r3, r2, asr #9
    8fb4:	23020000 	movwcs	r0, #8192	; 0x2000
    8fb8:	0b3c0c3c 	bleq	f0c0b0 <__Stack_Size+0xf0beb0>
    8fbc:	c3030000 	movwgt	r0, #12288	; 0x3000
    8fc0:	00004504 	andeq	r4, r0, r4, lsl #10
    8fc4:	3e230200 	cdpcc	2, 2, cr0, cr3, cr0, {0}
    8fc8:	0044330c 	subeq	r3, r4, ip, lsl #6
    8fcc:	04c40300 	strbeq	r0, [r4], #768	; 0x300
    8fd0:	00000093 	muleq	r0, r3, r0
    8fd4:	0c402302 	mcrreq	3, 0, r2, r0, cr2
    8fd8:	00000d29 	andeq	r0, r0, r9, lsr #26
    8fdc:	4504c503 	strmi	ip, [r4, #-1283]	; 0xfffffafd
    8fe0:	02000000 	andeq	r0, r0, #0
    8fe4:	eb0c4223 	bl	319878 <__Stack_Size+0x319678>
    8fe8:	03000041 	movweq	r0, #65	; 0x41
    8fec:	009304c6 	addseq	r0, r3, r6, asr #9
    8ff0:	23020000 	movwcs	r0, #8192	; 0x2000
    8ff4:	0d340c44 	ldceq	12, cr0, [r4, #-272]!	; 0xfffffef0
    8ff8:	c7030000 	strgt	r0, [r3, -r0]
    8ffc:	00004504 	andeq	r4, r0, r4, lsl #10
    9000:	46230200 	strtmi	r0, [r3], -r0, lsl #4
    9004:	5243440b 	subpl	r4, r3, #184549376	; 0xb000000
    9008:	04c80300 	strbeq	r0, [r8], #768	; 0x300
    900c:	00000093 	muleq	r0, r3, r0
    9010:	0c482302 	mcrreq	3, 0, r2, r8, cr2
    9014:	00000d3f 	andeq	r0, r0, pc, lsr sp
    9018:	4504c903 	strmi	ip, [r4, #-2307]	; 0xfffff6fd
    901c:	02000000 	andeq	r0, r0, #0
    9020:	fc0c4a23 	stc2	10, cr4, [ip], {35}	; 0x23
    9024:	03000042 	movweq	r0, #66	; 0x42
    9028:	009304ca 	addseq	r0, r3, sl, asr #9
    902c:	23020000 	movwcs	r0, #8192	; 0x2000
    9030:	0d4a0c4c 	stcleq	12, cr0, [sl, #-304]	; 0xfffffed0
    9034:	cb030000 	blgt	c903c <__Stack_Size+0xc8e3c>
    9038:	00004504 	andeq	r4, r0, r4, lsl #10
    903c:	4e230200 	cdpmi	2, 2, cr0, cr3, cr0, {0}
    9040:	3d7a0900 	ldclcc	9, cr0, [sl, #-0]
    9044:	cc030000 	stcgt	0, cr0, [r3], {-0}
    9048:	0000e804 	andeq	lr, r0, r4, lsl #16
    904c:	040a0d00 	streq	r0, [sl], #-3328	; 0xfffff300
    9050:	0003a433 	andeq	sl, r3, r3, lsr r4
    9054:	41920e00 	orrsmi	r0, r2, r0, lsl #28
    9058:	35040000 	strcc	r0, [r4, #-0]
    905c:	00000045 	andeq	r0, r0, r5, asr #32
    9060:	0e002302 	cdpeq	3, 0, cr2, cr0, cr2, {0}
    9064:	00003afa 	strdeq	r3, [r0], -sl
    9068:	00453804 	subeq	r3, r5, r4, lsl #16
    906c:	23020000 	movwcs	r0, #8192	; 0x2000
    9070:	43210e02 	teqmi	r1, #2, 28
    9074:	3b040000 	blcc	10907c <__Stack_Size+0x108e7c>
    9078:	00000045 	andeq	r0, r0, r5, asr #32
    907c:	0e042302 	cdpeq	3, 0, cr2, cr4, cr2, {0}
    9080:	00003e59 	andeq	r3, r0, r9, asr lr
    9084:	00453f04 	subeq	r3, r5, r4, lsl #30
    9088:	23020000 	movwcs	r0, #8192	; 0x2000
    908c:	447b0e06 	ldrbtmi	r0, [fp], #-3590	; 0xfffff1fa
    9090:	42040000 	andmi	r0, r4, #0
    9094:	0000002c 	andeq	r0, r0, ip, lsr #32
    9098:	00082302 	andeq	r2, r8, r2, lsl #6
    909c:	00432c03 	subeq	r2, r3, r3, lsl #24
    90a0:	554a0400 	strbpl	r0, [sl, #-1024]	; 0xfffffc00
    90a4:	0d000003 	stceq	0, cr0, [r0, #-12]
    90a8:	28500410 	ldmdacs	r0, {r4, sl}^
    90ac:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    90b0:	000043cd 	andeq	r4, r0, sp, asr #7
    90b4:	00455204 	subeq	r5, r5, r4, lsl #4
    90b8:	23020000 	movwcs	r0, #8192	; 0x2000
    90bc:	41630e00 	cmnmi	r3, r0, lsl #28
    90c0:	55040000 	strpl	r0, [r4, #-0]
    90c4:	00000045 	andeq	r0, r0, r5, asr #32
    90c8:	0e022302 	cdpeq	3, 0, cr2, cr2, cr2, {0}
    90cc:	00003cb7 			; <UNDEFINED> instruction: 0x00003cb7
    90d0:	00455804 	subeq	r5, r5, r4, lsl #16
    90d4:	23020000 	movwcs	r0, #8192	; 0x2000
    90d8:	3b6f0e04 	blcc	1bcc8f0 <__Stack_Size+0x1bcc6f0>
    90dc:	5c040000 	stcpl	0, cr0, [r4], {-0}
    90e0:	00000045 	andeq	r0, r0, r5, asr #32
    90e4:	0e062302 	cdpeq	3, 0, cr2, cr6, cr2, {0}
    90e8:	00003e4a 	andeq	r3, r0, sl, asr #28
    90ec:	00455f04 	subeq	r5, r5, r4, lsl #30
    90f0:	23020000 	movwcs	r0, #8192	; 0x2000
    90f4:	42cc0e08 	sbcmi	r0, ip, #8, 28	; 0x80
    90f8:	62040000 	andvs	r0, r4, #0
    90fc:	00000045 	andeq	r0, r0, r5, asr #32
    9100:	0e0a2302 	cdpeq	3, 0, cr2, cr10, cr2, {0}
    9104:	000044e1 	andeq	r4, r0, r1, ror #9
    9108:	00456604 	subeq	r6, r5, r4, lsl #12
    910c:	23020000 	movwcs	r0, #8192	; 0x2000
    9110:	40d00e0c 	sbcsmi	r0, r0, ip, lsl #28
    9114:	6a040000 	bvs	10911c <__Stack_Size+0x108f1c>
    9118:	00000045 	andeq	r0, r0, r5, asr #32
    911c:	000e2302 	andeq	r2, lr, r2, lsl #6
    9120:	00443803 	subeq	r3, r4, r3, lsl #16
    9124:	af6d0400 	svcge	0x006d0400
    9128:	0d000003 	stceq	0, cr0, [r0, #-12]
    912c:	8273040a 	rsbshi	r0, r3, #167772160	; 0xa000000
    9130:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    9134:	00003c5f 	andeq	r3, r0, pc, asr ip
    9138:	00457604 	subeq	r7, r5, r4, lsl #12
    913c:	23020000 	movwcs	r0, #8192	; 0x2000
    9140:	41830e00 	orrmi	r0, r3, r0, lsl #28
    9144:	79040000 	stmdbvc	r4, {}	; <UNPREDICTABLE>
    9148:	00000045 	andeq	r0, r0, r5, asr #32
    914c:	0e022302 	cdpeq	3, 0, cr2, cr2, cr2, {0}
    9150:	00003bf2 	strdeq	r3, [r0], -r2
    9154:	00457c04 	subeq	r7, r5, r4, lsl #24
    9158:	23020000 	movwcs	r0, #8192	; 0x2000
    915c:	40b40e04 	adcsmi	r0, r4, r4, lsl #28
    9160:	7f040000 	svcvc	0x00040000
    9164:	00000045 	andeq	r0, r0, r5, asr #32
    9168:	0e062302 	cdpeq	3, 0, cr2, cr6, cr2, {0}
    916c:	00003ba2 	andeq	r3, r0, r2, lsr #23
    9170:	00458204 	subeq	r8, r5, r4, lsl #4
    9174:	23020000 	movwcs	r0, #8192	; 0x2000
    9178:	5a030008 	bpl	c91a0 <__Stack_Size+0xc8fa0>
    917c:	04000043 	streq	r0, [r0], #-67	; 0xffffffbd
    9180:	00043384 	andeq	r3, r4, r4, lsl #7
    9184:	040e0d00 	streq	r0, [lr], #-3328	; 0xfffff300
    9188:	0004f88b 	andeq	pc, r4, fp, lsl #17
    918c:	3f3b0e00 	svccc	0x003b0e00
    9190:	8e040000 	cdphi	0, 0, cr0, cr4, cr0, {0}
    9194:	00000045 	andeq	r0, r0, r5, asr #32
    9198:	0e002302 	cdpeq	3, 0, cr2, cr0, cr2, {0}
    919c:	0000424b 	andeq	r4, r0, fp, asr #4
    91a0:	00459104 	subeq	r9, r5, r4, lsl #2
    91a4:	23020000 	movwcs	r0, #8192	; 0x2000
    91a8:	41bb0e02 			; <UNDEFINED> instruction: 0x41bb0e02
    91ac:	94040000 	strls	r0, [r4], #-0
    91b0:	00000045 	andeq	r0, r0, r5, asr #32
    91b4:	0e042302 	cdpeq	3, 0, cr2, cr4, cr2, {0}
    91b8:	00004069 	andeq	r4, r0, r9, rrx
    91bc:	00459704 	subeq	r9, r5, r4, lsl #14
    91c0:	23020000 	movwcs	r0, #8192	; 0x2000
    91c4:	404f0e06 	submi	r0, pc, r6, lsl #28
    91c8:	9b040000 	blls	1091d0 <__Stack_Size+0x108fd0>
    91cc:	00000045 	andeq	r0, r0, r5, asr #32
    91d0:	0e082302 	cdpeq	3, 0, cr2, cr8, cr2, {0}
    91d4:	000043d8 	ldrdeq	r4, [r0], -r8
    91d8:	00459e04 	subeq	r9, r5, r4, lsl #28
    91dc:	23020000 	movwcs	r0, #8192	; 0x2000
    91e0:	3f740e0a 	svccc	0x00740e0a
    91e4:	a1040000 	mrsge	r0, (UNDEF: 4)
    91e8:	00000045 	andeq	r0, r0, r5, asr #32
    91ec:	000c2302 	andeq	r2, ip, r2, lsl #6
    91f0:	003f1103 	eorseq	r1, pc, r3, lsl #2
    91f4:	8da30400 	cfstrshi	mvf0, [r3]
    91f8:	0f000004 	svceq	0x00000004
    91fc:	00451501 	subeq	r1, r5, r1, lsl #10
    9200:	017a0100 	cmneq	sl, r0, lsl #2
    9204:	0800713c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip, sp, lr}
    9208:	080073cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, ip, sp, lr}
    920c:	00004dd4 	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    9210:	00052c01 	andeq	r2, r5, r1, lsl #24
    9214:	3f491000 	svccc	0x00491000
    9218:	7a010000 	bvc	49220 <__Stack_Size+0x49020>
    921c:	0000052c 	andeq	r0, r0, ip, lsr #10
    9220:	00749102 	rsbseq	r9, r4, r2, lsl #2
    9224:	03490411 	movteq	r0, #37905	; 0x9411
    9228:	01120000 	tsteq	r2, r0
    922c:	00004260 	andeq	r4, r0, r0, ror #4
    9230:	cc01e201 	sfmgt	f6, 1, [r1], {1}
    9234:	c8080073 	stmdagt	r8, {r0, r1, r4, r5, r6}
    9238:	0c080074 	stceq	0, cr0, [r8], {116}	; 0x74
    923c:	0100004e 	tsteq	r0, lr, asr #32
    9240:	00000577 	andeq	r0, r0, r7, ror r5
    9244:	003f4910 	eorseq	r4, pc, r0, lsl r9	; <UNPREDICTABLE>
    9248:	2ce20100 	stfcse	f0, [r2]
    924c:	02000005 	andeq	r0, r0, #5
    9250:	21106c91 			; <UNDEFINED> instruction: 0x21106c91
    9254:	01000041 	tsteq	r0, r1, asr #32
    9258:	000577e2 	andeq	r7, r5, r2, ror #15
    925c:	68910200 	ldmvs	r1, {r9}
    9260:	00402d13 	subeq	r2, r0, r3, lsl sp
    9264:	45e40100 	strbmi	r0, [r4, #256]!	; 0x100
    9268:	02000000 	andeq	r0, r0, #0
    926c:	11007691 			; <UNDEFINED> instruction: 0x11007691
    9270:	0003a404 	andeq	sl, r3, r4, lsl #8
    9274:	6f011400 	svcvs	0x00011400
    9278:	01000044 	tsteq	r0, r4, asr #32
    927c:	c8010117 	stmdagt	r1, {r0, r1, r2, r4, r8}
    9280:	e4080074 	str	r0, [r8], #-116	; 0xffffff8c
    9284:	44080075 	strmi	r0, [r8], #-117	; 0xffffff8b
    9288:	0100004e 	tsteq	r0, lr, asr #32
    928c:	000005e4 	andeq	r0, r0, r4, ror #11
    9290:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    9294:	01170100 	tsteq	r7, r0, lsl #2
    9298:	0000052c 	andeq	r0, r0, ip, lsr #10
    929c:	156c9102 	strbne	r9, [ip, #-258]!	; 0xfffffefe
    92a0:	00003f25 	andeq	r3, r0, r5, lsr #30
    92a4:	e4011701 	str	r1, [r1], #-1793	; 0xfffff8ff
    92a8:	02000005 	andeq	r0, r0, #5
    92ac:	c8166891 	ldmdagt	r6, {r0, r4, r7, fp, sp, lr}
    92b0:	0100003c 	tsteq	r0, ip, lsr r0
    92b4:	00450119 	subeq	r0, r5, r9, lsl r1
    92b8:	91020000 	mrsls	r0, (UNDEF: 2)
    92bc:	3dfa1672 	ldclcc	6, cr1, [sl, #456]!	; 0x1c8
    92c0:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    92c4:	00004501 	andeq	r4, r0, r1, lsl #10
    92c8:	76910200 	ldrvc	r0, [r1], r0, lsl #4
    92cc:	00403416 	subeq	r3, r0, r6, lsl r4
    92d0:	01190100 	tsteq	r9, r0, lsl #2
    92d4:	00000045 	andeq	r0, r0, r5, asr #32
    92d8:	00749102 	rsbseq	r9, r4, r2, lsl #2
    92dc:	04280411 	strteq	r0, [r8], #-1041	; 0xfffffbef
    92e0:	01140000 	tsteq	r4, r0
    92e4:	00004315 	andeq	r4, r0, r5, lsl r3
    92e8:	01016a01 	tsteq	r1, r1, lsl #20
    92ec:	080075e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, ip, sp, lr}
    92f0:	08007708 	stmdaeq	r0, {r3, r8, r9, sl, ip, sp, lr}
    92f4:	00004e7c 	andeq	r4, r0, ip, ror lr
    92f8:	00065101 	andeq	r5, r6, r1, lsl #2
    92fc:	3f491500 	svccc	0x00491500
    9300:	6a010000 	bvs	49308 <__Stack_Size+0x49108>
    9304:	00052c01 	andeq	r2, r5, r1, lsl #24
    9308:	6c910200 	lfmvs	f0, 4, [r1], {0}
    930c:	003f2515 	eorseq	r2, pc, r5, lsl r5	; <UNPREDICTABLE>
    9310:	016a0100 	cmneq	sl, r0, lsl #2
    9314:	000005e4 	andeq	r0, r0, r4, ror #11
    9318:	16689102 	strbtne	r9, [r8], -r2, lsl #2
    931c:	00003cc8 	andeq	r3, r0, r8, asr #25
    9320:	45016c01 	strmi	r6, [r1, #-3073]	; 0xfffff3ff
    9324:	02000000 	andeq	r0, r0, #0
    9328:	fa167291 	blx	5a5d74 <__Stack_Size+0x5a5b74>
    932c:	0100003d 	tsteq	r0, sp, lsr r0
    9330:	0045016c 	subeq	r0, r5, ip, ror #2
    9334:	91020000 	mrsls	r0, (UNDEF: 2)
    9338:	40341676 	eorsmi	r1, r4, r6, ror r6
    933c:	6c010000 	stcvs	0, cr0, [r1], {-0}
    9340:	00004501 	andeq	r4, r0, r1, lsl #10
    9344:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    9348:	31011400 	tstcc	r1, r0, lsl #8
    934c:	0100003d 	tsteq	r0, sp, lsr r0
    9350:	080101bc 	stmdaeq	r1, {r2, r3, r4, r5, r7, r8}
    9354:	24080077 	strcs	r0, [r8], #-119	; 0xffffff89
    9358:	b4080078 	strlt	r0, [r8], #-120	; 0xffffff88
    935c:	0100004e 	tsteq	r0, lr, asr #32
    9360:	000006b8 			; <UNDEFINED> instruction: 0x000006b8
    9364:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    9368:	01bc0100 			; <UNDEFINED> instruction: 0x01bc0100
    936c:	0000052c 	andeq	r0, r0, ip, lsr #10
    9370:	156c9102 	strbne	r9, [ip, #-258]!	; 0xfffffefe
    9374:	00003f25 	andeq	r3, r0, r5, lsr #30
    9378:	e401bc01 	str	fp, [r1], #-3073	; 0xfffff3ff
    937c:	02000005 	andeq	r0, r0, #5
    9380:	c8166891 	ldmdagt	r6, {r0, r4, r7, fp, sp, lr}
    9384:	0100003c 	tsteq	r0, ip, lsr r0
    9388:	004501be 	strheq	r0, [r5], #-30	; 0xffffffe2
    938c:	91020000 	mrsls	r0, (UNDEF: 2)
    9390:	3dfa1672 	ldclcc	6, cr1, [sl, #456]!	; 0x1c8
    9394:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    9398:	00004501 	andeq	r4, r0, r1, lsl #10
    939c:	76910200 	ldrvc	r0, [r1], r0, lsl #4
    93a0:	00403416 	subeq	r3, r0, r6, lsl r4
    93a4:	01be0100 			; <UNDEFINED> instruction: 0x01be0100
    93a8:	00000045 	andeq	r0, r0, r5, asr #32
    93ac:	00749102 	rsbseq	r9, r4, r2, lsl #2
    93b0:	436c0114 	cmnmi	ip, #20, 2
    93b4:	0b010000 	bleq	493bc <__Stack_Size+0x491bc>
    93b8:	78240102 	stmdavc	r4!, {r1, r8}
    93bc:	79000800 	stmdbvc	r0, {fp}
    93c0:	4eec0800 	cdpmi	8, 14, cr0, cr12, cr0, {0}
    93c4:	1f010000 	svcne	0x00010000
    93c8:	15000007 	strne	r0, [r0, #-7]
    93cc:	00003f49 	andeq	r3, r0, r9, asr #30
    93d0:	2c020b01 	stccs	11, cr0, [r2], {1}
    93d4:	02000005 	andeq	r0, r0, #5
    93d8:	25156c91 	ldrcs	r6, [r5, #-3217]	; 0xfffff36f
    93dc:	0100003f 	tsteq	r0, pc, lsr r0
    93e0:	05e4020b 	strbeq	r0, [r4, #523]!	; 0x20b
    93e4:	91020000 	mrsls	r0, (UNDEF: 2)
    93e8:	3cc81668 	stclcc	6, cr1, [r8], {104}	; 0x68
    93ec:	0d010000 	stceq	0, cr0, [r1, #-0]
    93f0:	00004502 	andeq	r4, r0, r2, lsl #10
    93f4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    93f8:	003dfa16 	eorseq	pc, sp, r6, lsl sl	; <UNPREDICTABLE>
    93fc:	020d0100 	andeq	r0, sp, #0, 2
    9400:	00000045 	andeq	r0, r0, r5, asr #32
    9404:	16729102 	ldrbtne	r9, [r2], -r2, lsl #2
    9408:	00004034 	andeq	r4, r0, r4, lsr r0
    940c:	45020d01 	strmi	r0, [r2, #-3329]	; 0xfffff2ff
    9410:	02000000 	andeq	r0, r0, #0
    9414:	17007691 			; <UNDEFINED> instruction: 0x17007691
    9418:	00437801 	subeq	r7, r3, r1, lsl #16
    941c:	024b0100 	subeq	r0, fp, #0, 2
    9420:	00790001 	rsbseq	r0, r9, r1
    9424:	0079a808 	rsbseq	sl, r9, r8, lsl #16
    9428:	004f2408 	subeq	r2, pc, r8, lsl #8
    942c:	07590100 	ldrbeq	r0, [r9, -r0, lsl #2]
    9430:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    9434:	0100003f 	tsteq	r0, pc, lsr r0
    9438:	052c024b 	streq	r0, [ip, #-587]!	; 0xfffffdb5
    943c:	91020000 	mrsls	r0, (UNDEF: 2)
    9440:	44a61574 	strtmi	r1, [r6], #1396	; 0x574
    9444:	4b010000 	blmi	4944c <__Stack_Size+0x4924c>
    9448:	00075902 	andeq	r5, r7, r2, lsl #18
    944c:	70910200 	addsvc	r0, r1, r0, lsl #4
    9450:	82041100 	andhi	r1, r4, #0, 2
    9454:	17000004 	strne	r0, [r0, -r4]
    9458:	003fa001 	eorseq	sl, pc, r1
    945c:	028e0100 	addeq	r0, lr, #0, 2
    9460:	0079a801 	rsbseq	sl, r9, r1, lsl #16
    9464:	007a6c08 	rsbseq	r6, sl, r8, lsl #24
    9468:	004f5c08 	subeq	r5, pc, r8, lsl #24
    946c:	07b70100 	ldreq	r0, [r7, r0, lsl #2]!
    9470:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    9474:	0100003f 	tsteq	r0, pc, lsr r0
    9478:	052c028e 	streq	r0, [ip, #-654]!	; 0xfffffd72
    947c:	91020000 	mrsls	r0, (UNDEF: 2)
    9480:	44a6156c 	strtmi	r1, [r6], #1388	; 0x56c
    9484:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    9488:	00075902 	andeq	r5, r7, r2, lsl #18
    948c:	68910200 	ldmvs	r1, {r9}
    9490:	003d3d16 	eorseq	r3, sp, r6, lsl sp
    9494:	02900100 	addseq	r0, r0, #0, 2
    9498:	00000045 	andeq	r0, r0, r5, asr #32
    949c:	16769102 	ldrbtne	r9, [r6], -r2, lsl #2
    94a0:	000040ed 	andeq	r4, r0, sp, ror #1
    94a4:	45029101 	strmi	r9, [r2, #-257]	; 0xfffffeff
    94a8:	02000000 	andeq	r0, r0, #0
    94ac:	14007491 	strne	r7, [r0], #-1169	; 0xfffffb6f
    94b0:	0041dc01 	subeq	sp, r1, r1, lsl #24
    94b4:	02c80100 	sbceq	r0, r8, #0, 2
    94b8:	007a6c01 	rsbseq	r6, sl, r1, lsl #24
    94bc:	007aba08 	rsbseq	fp, sl, r8, lsl #20
    94c0:	004f9408 	subeq	r9, pc, r8, lsl #8
    94c4:	07f10100 	ldrbeq	r0, [r1, r0, lsl #2]!
    94c8:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    94cc:	0100003f 	tsteq	r0, pc, lsr r0
    94d0:	052c02c8 	streq	r0, [ip, #-712]!	; 0xfffffd38
    94d4:	91020000 	mrsls	r0, (UNDEF: 2)
    94d8:	428a1574 	addmi	r1, sl, #116, 10	; 0x1d000000
    94dc:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    94e0:	0007f102 	andeq	pc, r7, r2, lsl #2
    94e4:	70910200 	addsvc	r0, r1, r0, lsl #4
    94e8:	f8041100 			; <UNDEFINED> instruction: 0xf8041100
    94ec:	14000004 	strne	r0, [r0], #-4
    94f0:	003e9601 	eorseq	r9, lr, r1, lsl #12
    94f4:	02e00100 	rsceq	r0, r0, #0, 2
    94f8:	007abc01 	rsbseq	fp, sl, r1, lsl #24
    94fc:	007af608 	rsbseq	pc, sl, r8, lsl #12
    9500:	004fcc08 	subeq	ip, pc, r8, lsl #24
    9504:	08220100 	stmdaeq	r2!, {r8}
    9508:	21150000 	tstcs	r5, r0
    950c:	01000041 	tsteq	r0, r1, asr #32
    9510:	057702e0 	ldrbeq	r0, [r7, #-736]!	; 0xfffffd20
    9514:	91020000 	mrsls	r0, (UNDEF: 2)
    9518:	01140074 	tsteq	r4, r4, ror r0
    951c:	00003fc8 	andeq	r3, r0, r8, asr #31
    9520:	0102f001 	tsteq	r2, r1
    9524:	08007af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp, ip, sp, lr}
    9528:	08007b4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, fp, ip, sp, lr}
    952c:	00005004 	andeq	r5, r0, r4
    9530:	00084d01 	andeq	r4, r8, r1, lsl #26
    9534:	3f251500 	svccc	0x00251500
    9538:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
    953c:	0005e402 	andeq	lr, r5, r2, lsl #8
    9540:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    9544:	f0011400 			; <UNDEFINED> instruction: 0xf0011400
    9548:	0100003c 	tsteq	r0, ip, lsr r0
    954c:	4c010303 	stcmi	3, cr0, [r1], {3}
    9550:	8608007b 			; <UNDEFINED> instruction: 0x8608007b
    9554:	3c08007b 	stccc	0, cr0, [r8], {123}	; 0x7b
    9558:	01000050 	qaddeq	r0, r0, r0
    955c:	00000878 	andeq	r0, r0, r8, ror r8
    9560:	0044a615 	subeq	sl, r4, r5, lsl r6
    9564:	03030100 	movweq	r0, #12544	; 0x3100
    9568:	00000759 	andeq	r0, r0, r9, asr r7
    956c:	00749102 	rsbseq	r9, r4, r2, lsl #2
    9570:	401a0114 	andsmi	r0, sl, r4, lsl r1
    9574:	13010000 	movwne	r0, #4096	; 0x1000
    9578:	7b880103 	blvc	fe20998c <BootRAM+0xc3fa12d>
    957c:	7bd20800 	blvc	ff48b584 <BootRAM+0xd67bd25>
    9580:	50740800 	rsbspl	r0, r4, r0, lsl #16
    9584:	a3010000 	movwge	r0, #4096	; 0x1000
    9588:	15000008 	strne	r0, [r0, #-8]
    958c:	0000428a 	andeq	r4, r0, sl, lsl #5
    9590:	f1031301 			; <UNDEFINED> instruction: 0xf1031301
    9594:	02000007 	andeq	r0, r0, #7
    9598:	14007491 	strne	r7, [r0], #-1169	; 0xfffffb6f
    959c:	0042f401 	subeq	pc, r2, r1, lsl #8
    95a0:	03260100 	teqeq	r6, #0, 2
    95a4:	007bd401 	rsbseq	sp, fp, r1, lsl #8
    95a8:	007c1208 	rsbseq	r1, ip, r8, lsl #4
    95ac:	0050ac08 	subseq	sl, r0, r8, lsl #24
    95b0:	08dd0100 	ldmeq	sp, {r8}^
    95b4:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    95b8:	0100003f 	tsteq	r0, pc, lsr r0
    95bc:	052c0326 	streq	r0, [ip, #-806]!	; 0xfffffcda
    95c0:	91020000 	mrsls	r0, (UNDEF: 2)
    95c4:	03f41574 	mvnseq	r1, #116, 10	; 0x1d000000
    95c8:	26010000 	strcs	r0, [r1], -r0
    95cc:	0000dc03 	andeq	sp, r0, r3, lsl #24
    95d0:	73910200 	orrsvc	r0, r1, #0, 4
    95d4:	c9011400 	stmdbgt	r1, {sl, ip}
    95d8:	01000041 	tsteq	r0, r1, asr #32
    95dc:	1401033f 	strne	r0, [r1], #-831	; 0xfffffcc1
    95e0:	6208007c 	andvs	r0, r8, #124	; 0x7c
    95e4:	e408007c 	str	r0, [r8], #-124	; 0xffffff84
    95e8:	01000050 	qaddeq	r0, r0, r0
    95ec:	00000917 	andeq	r0, r0, r7, lsl r9
    95f0:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    95f4:	033f0100 	teqeq	pc, #0, 2
    95f8:	0000052c 	andeq	r0, r0, ip, lsr #10
    95fc:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    9600:	000003f4 	strdeq	r0, [r0], -r4
    9604:	dc033f01 	stcle	15, cr3, [r3], {1}
    9608:	02000000 	andeq	r0, r0, #0
    960c:	14007391 	strne	r7, [r0], #-913	; 0xfffffc6f
    9610:	0044d401 	subeq	sp, r4, r1, lsl #8
    9614:	03680100 	cmneq	r8, #0, 2
    9618:	007c6401 	rsbseq	r6, ip, r1, lsl #8
    961c:	007cac08 	rsbseq	sl, ip, r8, lsl #24
    9620:	00511c08 	subseq	r1, r1, r8, lsl #24
    9624:	09600100 	stmdbeq	r0!, {r8}^
    9628:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    962c:	0100003f 	tsteq	r0, pc, lsr r0
    9630:	052c0368 	streq	r0, [ip, #-872]!	; 0xfffffc98
    9634:	91020000 	mrsls	r0, (UNDEF: 2)
    9638:	42591574 	subsmi	r1, r9, #116, 10	; 0x1d000000
    963c:	68010000 	stmdavs	r1, {}	; <UNPREDICTABLE>
    9640:	00004503 	andeq	r4, r0, r3, lsl #10
    9644:	72910200 	addsvc	r0, r1, #0, 4
    9648:	0003f415 	andeq	pc, r3, r5, lsl r4	; <UNPREDICTABLE>
    964c:	03680100 	cmneq	r8, #0, 2
    9650:	000000dc 	ldrdeq	r0, [r0], -ip
    9654:	00719102 	rsbseq	r9, r1, r2, lsl #2
    9658:	3c320114 	ldfccs	f0, [r2], #-80	; 0xffffffb0
    965c:	8d010000 	stchi	0, cr0, [r1, #-0]
    9660:	7cac0103 	stfvcs	f0, [ip], #12
    9664:	7cc80800 	stclvc	8, cr0, [r8], {0}
    9668:	51540800 	cmppl	r4, r0, lsl #16
    966c:	9a010000 	bls	49674 <__Stack_Size+0x49474>
    9670:	15000009 	strne	r0, [r0, #-9]
    9674:	00003f49 	andeq	r3, r0, r9, asr #30
    9678:	2c038d01 	stccs	13, cr8, [r3], {1}
    967c:	02000005 	andeq	r0, r0, #5
    9680:	73157491 	tstvc	r5, #-1862270976	; 0x91000000
    9684:	01000041 	tsteq	r0, r1, asr #32
    9688:	0045038d 	subeq	r0, r5, sp, lsl #7
    968c:	91020000 	mrsls	r0, (UNDEF: 2)
    9690:	01140072 	tsteq	r4, r2, ror r0
    9694:	00004138 	andeq	r4, r0, r8, lsr r1
    9698:	0103a901 	tsteq	r3, r1, lsl #18
    969c:	08007cc8 	stmdaeq	r0, {r3, r6, r7, sl, fp, ip, sp, lr}
    96a0:	08007cf0 	stmdaeq	r0, {r4, r5, r6, r7, sl, fp, ip, sp, lr}
    96a4:	0000518c 	andeq	r5, r0, ip, lsl #3
    96a8:	0009e301 	andeq	lr, r9, r1, lsl #6
    96ac:	3f491500 	svccc	0x00491500
    96b0:	a9010000 	stmdbge	r1, {}	; <UNPREDICTABLE>
    96b4:	00052c03 	andeq	r2, r5, r3, lsl #24
    96b8:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    96bc:	0040e115 	subeq	lr, r0, r5, lsl r1
    96c0:	03a90100 			; <UNDEFINED> instruction: 0x03a90100
    96c4:	00000045 	andeq	r0, r0, r5, asr #32
    96c8:	15729102 	ldrbne	r9, [r2, #-258]!	; 0xfffffefe
    96cc:	00003dab 	andeq	r3, r0, fp, lsr #27
    96d0:	4503a901 	strmi	sl, [r3, #-2305]	; 0xfffff6ff
    96d4:	02000000 	andeq	r0, r0, #0
    96d8:	14007091 	strne	r7, [r0], #-145	; 0xffffff6f
    96dc:	003ac401 	eorseq	ip, sl, r1, lsl #8
    96e0:	03c40100 	biceq	r0, r4, #0, 2
    96e4:	007cf001 	rsbseq	pc, ip, r1
    96e8:	007d3808 	rsbseq	r3, sp, r8, lsl #16
    96ec:	0051c408 	subseq	ip, r1, r8, lsl #8
    96f0:	0a2c0100 	beq	b09af8 <__Stack_Size+0xb098f8>
    96f4:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    96f8:	0100003f 	tsteq	r0, pc, lsr r0
    96fc:	052c03c4 	streq	r0, [ip, #-964]!	; 0xfffffc3c
    9700:	91020000 	mrsls	r0, (UNDEF: 2)
    9704:	3fba1574 	svccc	0x00ba1574
    9708:	c4010000 	strgt	r0, [r1], #-0
    970c:	00004503 	andeq	r4, r0, r3, lsl #10
    9710:	72910200 	addsvc	r0, r1, #0, 4
    9714:	0003f415 	andeq	pc, r3, r5, lsl r4	; <UNPREDICTABLE>
    9718:	03c40100 	biceq	r0, r4, #0, 2
    971c:	000000dc 	ldrdeq	r0, [r0], -ip
    9720:	00719102 	rsbseq	r9, r1, r2, lsl #2
    9724:	3baf0114 	blcc	febc9b7c <BootRAM+0xcdba31d>
    9728:	dd010000 	stcle	0, cr0, [r1, #-0]
    972c:	7d380103 	ldfvcs	f0, [r8, #-12]!
    9730:	7d5a0800 	ldclvc	8, cr0, [sl, #-0]
    9734:	51fc0800 	mvnspl	r0, r0, lsl #16
    9738:	57010000 	strpl	r0, [r1, -r0]
    973c:	1500000a 	strne	r0, [r0, #-10]
    9740:	00003f49 	andeq	r3, r0, r9, asr #30
    9744:	2c03dd01 	stccs	13, cr13, [r3], {1}
    9748:	02000005 	andeq	r0, r0, #5
    974c:	17007491 			; <UNDEFINED> instruction: 0x17007491
    9750:	00421801 	subeq	r1, r2, r1, lsl #16
    9754:	03f00100 	mvnseq	r0, #0, 2
    9758:	007d5c01 	rsbseq	r5, sp, r1, lsl #24
    975c:	007d8a08 	rsbseq	r8, sp, r8, lsl #20
    9760:	00523408 	subseq	r3, r2, r8, lsl #8
    9764:	0a910100 	beq	fe449b6c <BootRAM+0xc63a30d>
    9768:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    976c:	0100003f 	tsteq	r0, pc, lsr r0
    9770:	052c03f0 	streq	r0, [ip, #-1008]!	; 0xfffffc10
    9774:	91020000 	mrsls	r0, (UNDEF: 2)
    9778:	3ad41574 	bcc	ff50ed50 <BootRAM+0xd6ff4f1>
    977c:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
    9780:	00004503 	andeq	r4, r0, r3, lsl #10
    9784:	72910200 	addsvc	r0, r1, #0, 4
    9788:	a0011700 	andge	r1, r1, r0, lsl #14
    978c:	01000041 	tsteq	r0, r1, asr #32
    9790:	8c01040b 	cfstrshi	mvf0, [r1], {11}
    9794:	e408007d 	str	r0, [r8], #-125	; 0xffffff83
    9798:	6c08007d 	stcvs	0, cr0, [r8], {125}	; 0x7d
    979c:	01000052 	qaddeq	r0, r2, r0
    97a0:	00000ae9 	andeq	r0, r0, r9, ror #21
    97a4:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    97a8:	040b0100 	streq	r0, [fp], #-256	; 0xffffff00
    97ac:	0000052c 	andeq	r0, r0, ip, lsr #10
    97b0:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    97b4:	00004271 	andeq	r4, r0, r1, ror r2
    97b8:	45040b01 	strmi	r0, [r4, #-2817]	; 0xfffff4ff
    97bc:	02000000 	andeq	r0, r0, #0
    97c0:	83157291 	tsthi	r5, #268435465	; 0x10000009
    97c4:	01000041 	tsteq	r0, r1, asr #32
    97c8:	0045040c 	subeq	r0, r5, ip, lsl #8
    97cc:	91020000 	mrsls	r0, (UNDEF: 2)
    97d0:	3ba61570 	blcc	fe98ed98 <BootRAM+0xcb7f539>
    97d4:	0c010000 	stceq	0, cr0, [r1], {-0}
    97d8:	00004504 	andeq	r4, r0, r4, lsl #10
    97dc:	6e910200 	cdpvs	2, 9, cr0, cr1, cr0, {0}
    97e0:	1b011700 	blne	4f3e8 <__Stack_Size+0x4f1e8>
    97e4:	01000044 	tsteq	r0, r4, asr #32
    97e8:	e4010433 	str	r0, [r1], #-1075	; 0xfffffbcd
    97ec:	3808007d 	stmdacc	r8, {r0, r2, r3, r4, r5, r6}
    97f0:	a408007e 	strge	r0, [r8], #-126	; 0xffffff82
    97f4:	01000052 	qaddeq	r0, r2, r0
    97f8:	00000b50 	andeq	r0, r0, r0, asr fp
    97fc:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    9800:	04330100 	ldrteq	r0, [r3], #-256	; 0xffffff00
    9804:	0000052c 	andeq	r0, r0, ip, lsr #10
    9808:	156c9102 	strbne	r9, [ip, #-258]!	; 0xfffffefe
    980c:	0000403b 	andeq	r4, r0, fp, lsr r0
    9810:	45043301 	strmi	r3, [r4, #-769]	; 0xfffffcff
    9814:	02000000 	andeq	r0, r0, #0
    9818:	07156a91 			; <UNDEFINED> instruction: 0x07156a91
    981c:	01000040 	tsteq	r0, r0, asr #32
    9820:	00450433 	subeq	r0, r5, r3, lsr r4
    9824:	91020000 	mrsls	r0, (UNDEF: 2)
    9828:	44c71568 	strbmi	r1, [r7], #1384	; 0x568
    982c:	34010000 	strcc	r0, [r1], #-0
    9830:	00004504 	andeq	r4, r0, r4, lsl #10
    9834:	66910200 	ldrvs	r0, [r1], r0, lsl #4
    9838:	003fff16 	eorseq	pc, pc, r6, lsl pc	; <UNPREDICTABLE>
    983c:	04360100 	ldrteq	r0, [r6], #-256	; 0xffffff00
    9840:	00000045 	andeq	r0, r0, r5, asr #32
    9844:	00769102 	rsbseq	r9, r6, r2, lsl #2
    9848:	42dc0117 	sbcsmi	r0, ip, #-1073741819	; 0xc0000005
    984c:	5d010000 	stcpl	0, cr0, [r1, #-0]
    9850:	7e380104 	rsfvce	f0, f0, f4
    9854:	7e6a0800 	cdpvc	8, 6, cr0, cr10, cr0, {0}
    9858:	52dc0800 	sbcspl	r0, ip, #0, 16
    985c:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    9860:	1500000b 	strne	r0, [r0, #-11]
    9864:	00003f49 	andeq	r3, r0, r9, asr #30
    9868:	2c045d01 	stccs	13, cr5, [r4], {1}
    986c:	02000005 	andeq	r0, r0, #5
    9870:	3b157491 	blcc	566abc <__Stack_Size+0x5668bc>
    9874:	01000040 	tsteq	r0, r0, asr #32
    9878:	0045045d 	subeq	r0, r5, sp, asr r4
    987c:	91020000 	mrsls	r0, (UNDEF: 2)
    9880:	40071572 	andmi	r1, r7, r2, ror r5
    9884:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    9888:	00004504 	andeq	r4, r0, r4, lsl #10
    988c:	70910200 	addsvc	r0, r1, r0, lsl #4
    9890:	0044c715 	subeq	ip, r4, r5, lsl r7
    9894:	045e0100 	ldrbeq	r0, [lr], #-256	; 0xffffff00
    9898:	00000045 	andeq	r0, r0, r5, asr #32
    989c:	006e9102 	rsbeq	r9, lr, r2, lsl #2
    98a0:	45070114 	strmi	r0, [r7, #-276]	; 0xfffffeec
    98a4:	7c010000 	stcvc	0, cr0, [r1], {-0}
    98a8:	7e6c0104 	powvce	f0, f4, f4
    98ac:	7eb60800 	cdpvc	8, 11, cr0, cr6, cr0, {0}
    98b0:	53140800 	tstpl	r4, #0, 16
    98b4:	0f010000 	svceq	0x00010000
    98b8:	1500000c 	strne	r0, [r0, #-12]
    98bc:	00003f49 	andeq	r3, r0, r9, asr #30
    98c0:	2c047c01 	stccs	12, cr7, [r4], {1}
    98c4:	02000005 	andeq	r0, r0, #5
    98c8:	3b156c91 	blcc	564b14 <__Stack_Size+0x564914>
    98cc:	01000040 	tsteq	r0, r0, asr #32
    98d0:	0045047c 	subeq	r0, r5, ip, ror r4
    98d4:	91020000 	mrsls	r0, (UNDEF: 2)
    98d8:	4007156a 	andmi	r1, r7, sl, ror #10
    98dc:	7c010000 	stcvc	0, cr0, [r1], {-0}
    98e0:	00004504 	andeq	r4, r0, r4, lsl #10
    98e4:	68910200 	ldmvs	r1, {r9}
    98e8:	0044c715 	subeq	ip, r4, r5, lsl r7
    98ec:	047d0100 	ldrbteq	r0, [sp], #-256	; 0xffffff00
    98f0:	00000045 	andeq	r0, r0, r5, asr #32
    98f4:	16669102 	strbtne	r9, [r6], -r2, lsl #2
    98f8:	00003fff 	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
    98fc:	45047f01 	strmi	r7, [r4, #-3841]	; 0xfffff0ff
    9900:	02000000 	andeq	r0, r0, #0
    9904:	14007691 	strne	r7, [r0], #-1681	; 0xfffff96f
    9908:	00420401 	subeq	r0, r2, r1, lsl #8
    990c:	04980100 	ldreq	r0, [r8], #256	; 0x100
    9910:	007eb801 	rsbseq	fp, lr, r1, lsl #16
    9914:	007ede08 	rsbseq	sp, lr, r8, lsl #28
    9918:	00534c08 	subseq	r4, r3, r8, lsl #24
    991c:	0c580100 	ldfeqe	f0, [r8], {-0}
    9920:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    9924:	0100003f 	tsteq	r0, pc, lsr r0
    9928:	052c0498 	streq	r0, [ip, #-1176]!	; 0xfffffb68
    992c:	91020000 	mrsls	r0, (UNDEF: 2)
    9930:	3ff51574 	svccc	0x00f51574
    9934:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
    9938:	00004504 	andeq	r4, r0, r4, lsl #10
    993c:	72910200 	addsvc	r0, r1, #0, 4
    9940:	003fd915 	eorseq	sp, pc, r5, lsl r9	; <UNPREDICTABLE>
    9944:	04980100 	ldreq	r0, [r8], #256	; 0x100
    9948:	00000045 	andeq	r0, r0, r5, asr #32
    994c:	00709102 	rsbseq	r9, r0, r2, lsl #2
    9950:	3c770114 	ldfcce	f0, [r7], #-80	; 0xffffffb0
    9954:	af010000 	svcge	0x00010000
    9958:	7ee00104 	cdpvc	1, 14, cr0, cr0, cr4, {0}
    995c:	7f180800 	svcvc	0x00180800
    9960:	53840800 	orrpl	r0, r4, #0, 16
    9964:	a1010000 	mrsge	r0, (UNDEF: 1)
    9968:	1500000c 	strne	r0, [r0, #-12]
    996c:	00003f49 	andeq	r3, r0, r9, asr #30
    9970:	2c04af01 	stccs	15, cr10, [r4], {1}
    9974:	02000005 	andeq	r0, r0, #5
    9978:	fa156c91 	blx	564bc4 <__Stack_Size+0x5649c4>
    997c:	0100003a 	tsteq	r0, sl, lsr r0
    9980:	004504af 	subeq	r0, r5, pc, lsr #9
    9984:	91020000 	mrsls	r0, (UNDEF: 2)
    9988:	402d166a 	eormi	r1, sp, sl, ror #12
    998c:	b1010000 	mrslt	r0, (UNDEF: 1)
    9990:	00004504 	andeq	r4, r0, r4, lsl #10
    9994:	76910200 	ldrvc	r0, [r1], r0, lsl #4
    9998:	8b011400 	blhi	4e9a0 <__Stack_Size+0x4e7a0>
    999c:	0100003b 	tsteq	r0, fp, lsr r0
    99a0:	180104cd 	stmdane	r1, {r0, r2, r3, r6, r7, sl}
    99a4:	5008007f 	andpl	r0, r8, pc, ror r0
    99a8:	bc08007f 	stclt	0, cr0, [r8], {127}	; 0x7f
    99ac:	01000053 	qaddeq	r0, r3, r0
    99b0:	00000cea 	andeq	r0, r0, sl, ror #25
    99b4:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    99b8:	04cd0100 	strbeq	r0, [sp], #256	; 0x100
    99bc:	0000052c 	andeq	r0, r0, ip, lsr #10
    99c0:	156c9102 	strbne	r9, [ip, #-258]!	; 0xfffffefe
    99c4:	00003ad4 	ldrdeq	r3, [r0], -r4
    99c8:	4504cd01 	strmi	ip, [r4, #-3329]	; 0xfffff2ff
    99cc:	02000000 	andeq	r0, r0, #0
    99d0:	ff166a91 			; <UNDEFINED> instruction: 0xff166a91
    99d4:	0100003f 	tsteq	r0, pc, lsr r0
    99d8:	004504cf 	subeq	r0, r5, pc, asr #9
    99dc:	91020000 	mrsls	r0, (UNDEF: 2)
    99e0:	01140076 	tsteq	r4, r6, ror r0
    99e4:	00003c02 	andeq	r3, r0, r2, lsl #24
    99e8:	0104f001 	tsteq	r4, r1
    99ec:	08007f50 	stmdaeq	r0, {r4, r6, r8, r9, sl, fp, ip, sp, lr}
    99f0:	08007fe2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}
    99f4:	000053f4 	strdeq	r5, [r0], -r4
    99f8:	000d6f01 	andeq	r6, sp, r1, lsl #30
    99fc:	3f491500 	svccc	0x00491500
    9a00:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
    9a04:	00052c04 	andeq	r2, r5, r4, lsl #24
    9a08:	6c910200 	lfmvs	f0, 4, [r1], {0}
    9a0c:	003f4e15 	eorseq	r4, pc, r5, lsl lr	; <UNPREDICTABLE>
    9a10:	04f00100 	ldrbteq	r0, [r0], #256	; 0x100
    9a14:	00000045 	andeq	r0, r0, r5, asr #32
    9a18:	156a9102 	strbne	r9, [sl, #-258]!	; 0xfffffefe
    9a1c:	00003c44 	andeq	r3, r0, r4, asr #24
    9a20:	4504f101 	strmi	pc, [r4, #-257]	; 0xfffffeff
    9a24:	02000000 	andeq	r0, r0, #0
    9a28:	47156891 			; <UNDEFINED> instruction: 0x47156891
    9a2c:	0100003b 	tsteq	r0, fp, lsr r0
    9a30:	004504f1 	strdeq	r0, [r5], #-65	; 0xffffffbf
    9a34:	91020000 	mrsls	r0, (UNDEF: 2)
    9a38:	3fff1666 	svccc	0x00ff1666
    9a3c:	f3010000 	vhadd.u8	d0, d1, d0
    9a40:	00004504 	andeq	r4, r0, r4, lsl #10
    9a44:	76910200 	ldrvc	r0, [r1], r0, lsl #4
    9a48:	003b7916 	eorseq	r7, fp, r6, lsl r9
    9a4c:	04f40100 	ldrbteq	r0, [r4], #256	; 0x100
    9a50:	00000045 	andeq	r0, r0, r5, asr #32
    9a54:	16749102 	ldrbtne	r9, [r4], -r2, lsl #2
    9a58:	00003dfa 	strdeq	r3, [r0], -sl
    9a5c:	4504f501 	strmi	pc, [r4, #-1281]	; 0xfffffaff
    9a60:	02000000 	andeq	r0, r0, #0
    9a64:	14007291 	strne	r7, [r0], #-657	; 0xfffffd6f
    9a68:	00408c01 	subeq	r8, r0, r1, lsl #24
    9a6c:	05230100 	streq	r0, [r3, #-256]!	; 0xffffff00
    9a70:	007fe401 	rsbseq	lr, pc, r1, lsl #8
    9a74:	00801c08 	addeq	r1, r0, r8, lsl #24
    9a78:	00542c08 	subseq	r2, r4, r8, lsl #24
    9a7c:	0db80100 	ldfeqs	f0, [r8]
    9a80:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    9a84:	0100003f 	tsteq	r0, pc, lsr r0
    9a88:	052c0523 	streq	r0, [ip, #-1315]!	; 0xfffffadd
    9a8c:	91020000 	mrsls	r0, (UNDEF: 2)
    9a90:	3c8d156c 	cfstr32cc	mvfx1, [sp], {108}	; 0x6c
    9a94:	23010000 	movwcs	r0, #4096	; 0x1000
    9a98:	00004505 	andeq	r4, r0, r5, lsl #10
    9a9c:	6a910200 	bvs	fe44a2a4 <BootRAM+0xc63aa45>
    9aa0:	003b7916 	eorseq	r7, fp, r6, lsl r9
    9aa4:	05250100 	streq	r0, [r5, #-256]!	; 0xffffff00
    9aa8:	00000045 	andeq	r0, r0, r5, asr #32
    9aac:	00769102 	rsbseq	r9, r6, r2, lsl #2
    9ab0:	3a990114 	bcc	fe649f08 <BootRAM+0xc83a6a9>
    9ab4:	3b010000 	blcc	49abc <__Stack_Size+0x498bc>
    9ab8:	801c0105 	andshi	r0, ip, r5, lsl #2
    9abc:	805a0800 	subshi	r0, sl, r0, lsl #16
    9ac0:	54640800 	strbtpl	r0, [r4], #-2048	; 0xfffff800
    9ac4:	01010000 	mrseq	r0, (UNDEF: 1)
    9ac8:	1500000e 	strne	r0, [r0, #-14]
    9acc:	00003f49 	andeq	r3, r0, r9, asr #30
    9ad0:	2c053b01 	stccs	11, cr3, [r5], {1}
    9ad4:	02000005 	andeq	r0, r0, #5
    9ad8:	8d156c91 	ldchi	12, cr6, [r5, #-580]	; 0xfffffdbc
    9adc:	0100003c 	tsteq	r0, ip, lsr r0
    9ae0:	0045053b 	subeq	r0, r5, fp, lsr r5
    9ae4:	91020000 	mrsls	r0, (UNDEF: 2)
    9ae8:	3b79166a 	blcc	1e4f498 <__Stack_Size+0x1e4f298>
    9aec:	3d010000 	stccc	0, cr0, [r1, #-0]
    9af0:	00004505 	andeq	r4, r0, r5, lsl #10
    9af4:	76910200 	ldrvc	r0, [r1], r0, lsl #4
    9af8:	a0011400 	andge	r1, r1, r0, lsl #8
    9afc:	01000040 	tsteq	r0, r0, asr #32
    9b00:	5c010553 	cfstr32pl	mvfx0, [r1], {83}	; 0x53
    9b04:	94080080 	strls	r0, [r8], #-128	; 0xffffff80
    9b08:	9c080080 	stcls	0, cr0, [r8], {128}	; 0x80
    9b0c:	01000054 	qaddeq	r0, r4, r0
    9b10:	00000e4a 	andeq	r0, r0, sl, asr #28
    9b14:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    9b18:	05530100 	ldrbeq	r0, [r3, #-256]	; 0xffffff00
    9b1c:	0000052c 	andeq	r0, r0, ip, lsr #10
    9b20:	156c9102 	strbne	r9, [ip, #-258]!	; 0xfffffefe
    9b24:	00003c8d 	andeq	r3, r0, sp, lsl #25
    9b28:	45055301 	strmi	r5, [r5, #-769]	; 0xfffffcff
    9b2c:	02000000 	andeq	r0, r0, #0
    9b30:	82166a91 	andshi	r6, r6, #593920	; 0x91000
    9b34:	0100003b 	tsteq	r0, fp, lsr r0
    9b38:	00450555 	subeq	r0, r5, r5, asr r5
    9b3c:	91020000 	mrsls	r0, (UNDEF: 2)
    9b40:	01140076 	tsteq	r4, r6, ror r0
    9b44:	00003b0a 	andeq	r3, r0, sl, lsl #22
    9b48:	01056b01 	tsteq	r5, r1, lsl #22
    9b4c:	08008094 	stmdaeq	r0, {r2, r4, r7, pc}
    9b50:	080080d2 	stmdaeq	r0, {r1, r4, r6, r7, pc}
    9b54:	000054d4 	ldrdeq	r5, [r0], -r4
    9b58:	000e9301 	andeq	r9, lr, r1, lsl #6
    9b5c:	3f491500 	svccc	0x00491500
    9b60:	6b010000 	blvs	49b68 <__Stack_Size+0x49968>
    9b64:	00052c05 	andeq	r2, r5, r5, lsl #24
    9b68:	6c910200 	lfmvs	f0, 4, [r1], {0}
    9b6c:	003c8d15 	eorseq	r8, ip, r5, lsl sp
    9b70:	056b0100 	strbeq	r0, [fp, #-256]!	; 0xffffff00
    9b74:	00000045 	andeq	r0, r0, r5, asr #32
    9b78:	166a9102 	strbtne	r9, [sl], -r2, lsl #2
    9b7c:	00003b82 	andeq	r3, r0, r2, lsl #23
    9b80:	45056d01 	strmi	r6, [r5, #-3329]	; 0xfffff2ff
    9b84:	02000000 	andeq	r0, r0, #0
    9b88:	14007691 	strne	r7, [r0], #-1681	; 0xfffff96f
    9b8c:	003bdd01 	eorseq	sp, fp, r1, lsl #26
    9b90:	05810100 	streq	r0, [r1, #256]	; 0x100
    9b94:	0080d401 	addeq	sp, r0, r1, lsl #8
    9b98:	00811208 	addeq	r1, r1, r8, lsl #4
    9b9c:	00550c08 	subseq	r0, r5, r8, lsl #24
    9ba0:	0ecd0100 	poleqe	f0, f5, f0
    9ba4:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    9ba8:	0100003f 	tsteq	r0, pc, lsr r0
    9bac:	052c0581 	streq	r0, [ip, #-1409]!	; 0xfffffa7f
    9bb0:	91020000 	mrsls	r0, (UNDEF: 2)
    9bb4:	03f41574 	mvnseq	r1, #116, 10	; 0x1d000000
    9bb8:	81010000 	mrshi	r0, (UNDEF: 1)
    9bbc:	0000dc05 	andeq	sp, r0, r5, lsl #24
    9bc0:	73910200 	orrsvc	r0, r1, #0, 4
    9bc4:	ec011400 	cfstrs	mvf1, [r1], {-0}
    9bc8:	0100003d 	tsteq	r0, sp, lsr r0
    9bcc:	14010599 	strne	r0, [r1], #-1433	; 0xfffffa67
    9bd0:	52080081 	andpl	r0, r8, #129	; 0x81
    9bd4:	44080081 	strmi	r0, [r8], #-129	; 0xffffff7f
    9bd8:	01000055 	qaddeq	r0, r5, r0
    9bdc:	00000f07 	andeq	r0, r0, r7, lsl #30
    9be0:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    9be4:	05990100 	ldreq	r0, [r9, #256]	; 0x100
    9be8:	0000052c 	andeq	r0, r0, ip, lsr #10
    9bec:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    9bf0:	000003f4 	strdeq	r0, [r0], -r4
    9bf4:	dc059901 	stcle	9, cr9, [r5], {1}
    9bf8:	02000000 	andeq	r0, r0, #0
    9bfc:	14007391 	strne	r7, [r0], #-913	; 0xfffffc6f
    9c00:	003d6a01 	eorseq	r6, sp, r1, lsl #20
    9c04:	05b20100 	ldreq	r0, [r2, #256]!	; 0x100
    9c08:	00815401 	addeq	r5, r1, r1, lsl #8
    9c0c:	00819208 	addeq	r9, r1, r8, lsl #4
    9c10:	00557c08 	subseq	r7, r5, r8, lsl #24
    9c14:	0f410100 	svceq	0x00410100
    9c18:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    9c1c:	0100003f 	tsteq	r0, pc, lsr r0
    9c20:	052c05b2 	streq	r0, [ip, #-1458]!	; 0xfffffa4e
    9c24:	91020000 	mrsls	r0, (UNDEF: 2)
    9c28:	03f41574 	mvnseq	r1, #116, 10	; 0x1d000000
    9c2c:	b2010000 	andlt	r0, r1, #0
    9c30:	0000dc05 	andeq	sp, r0, r5, lsl #24
    9c34:	73910200 	orrsvc	r0, r1, #0, 4
    9c38:	01011400 	tsteq	r1, r0, lsl #8
    9c3c:	01000044 	tsteq	r0, r4, asr #32
    9c40:	940105cb 	strls	r0, [r1], #-1483	; 0xfffffa35
    9c44:	d2080081 	andle	r0, r8, #129	; 0x81
    9c48:	b4080081 	strlt	r0, [r8], #-129	; 0xffffff7f
    9c4c:	01000055 	qaddeq	r0, r5, r0
    9c50:	00000f7b 	andeq	r0, r0, fp, ror pc
    9c54:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    9c58:	05cb0100 	strbeq	r0, [fp, #256]	; 0x100
    9c5c:	0000052c 	andeq	r0, r0, ip, lsr #10
    9c60:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    9c64:	000003f4 	strdeq	r0, [r0], -r4
    9c68:	dc05cb01 	stcle	11, cr12, [r5], {1}
    9c6c:	02000000 	andeq	r0, r0, #0
    9c70:	14007391 	strne	r7, [r0], #-913	; 0xfffffc6f
    9c74:	003d9601 	eorseq	r9, sp, r1, lsl #12
    9c78:	05e50100 	strbeq	r0, [r5, #256]!	; 0x100
    9c7c:	0081d401 	addeq	sp, r1, r1, lsl #8
    9c80:	00820c08 	addeq	r0, r2, r8, lsl #24
    9c84:	0055ec08 	subseq	lr, r5, r8, lsl #24
    9c88:	0fc40100 	svceq	0x00c40100
    9c8c:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    9c90:	0100003f 	tsteq	r0, pc, lsr r0
    9c94:	052c05e5 	streq	r0, [ip, #-1509]!	; 0xfffffa1b
    9c98:	91020000 	mrsls	r0, (UNDEF: 2)
    9c9c:	3ca9156c 	cfstr32cc	mvfx1, [r9], #432	; 0x1b0
    9ca0:	e5010000 	str	r0, [r1, #-0]
    9ca4:	00004505 	andeq	r4, r0, r5, lsl #10
    9ca8:	6a910200 	bvs	fe44a4b0 <BootRAM+0xc63ac51>
    9cac:	003b7916 	eorseq	r7, fp, r6, lsl r9
    9cb0:	05e70100 	strbeq	r0, [r7, #256]!	; 0x100
    9cb4:	00000045 	andeq	r0, r0, r5, asr #32
    9cb8:	00769102 	rsbseq	r9, r6, r2, lsl #2
    9cbc:	3c1d0114 	ldfccs	f0, [sp], {20}
    9cc0:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    9cc4:	820c0105 	andhi	r0, ip, #1073741825	; 0x40000001
    9cc8:	824a0800 	subhi	r0, sl, #0, 16
    9ccc:	56240800 	strtpl	r0, [r4], -r0, lsl #16
    9cd0:	0d010000 	stceq	0, cr0, [r1, #-0]
    9cd4:	15000010 	strne	r0, [r0, #-16]
    9cd8:	00003f49 	andeq	r3, r0, r9, asr #30
    9cdc:	2c05fe01 	stccs	14, cr15, [r5], {1}
    9ce0:	02000005 	andeq	r0, r0, #5
    9ce4:	a9156c91 	ldmdbge	r5, {r0, r4, r7, sl, fp, sp, lr}
    9ce8:	0100003c 	tsteq	r0, ip, lsr r0
    9cec:	004505fe 	strdeq	r0, [r5], #-94	; 0xffffffa2
    9cf0:	91020000 	mrsls	r0, (UNDEF: 2)
    9cf4:	3b79166a 	blcc	1e4f6a4 <__Stack_Size+0x1e4f4a4>
    9cf8:	00010000 	andeq	r0, r1, r0
    9cfc:	00004506 	andeq	r4, r0, r6, lsl #10
    9d00:	76910200 	ldrvc	r0, [r1], r0, lsl #4
    9d04:	32011400 	andcc	r1, r1, #0, 8
    9d08:	01000045 	tsteq	r0, r5, asr #32
    9d0c:	4c010616 	stcmi	6, cr0, [r1], {22}
    9d10:	84080082 	strhi	r0, [r8], #-130	; 0xffffff7e
    9d14:	5c080082 	stcpl	0, cr0, [r8], {130}	; 0x82
    9d18:	01000056 	qaddeq	r0, r6, r0
    9d1c:	00001056 	andeq	r1, r0, r6, asr r0
    9d20:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    9d24:	06160100 	ldreq	r0, [r6], -r0, lsl #2
    9d28:	0000052c 	andeq	r0, r0, ip, lsr #10
    9d2c:	156c9102 	strbne	r9, [ip, #-258]!	; 0xfffffefe
    9d30:	00003ca9 	andeq	r3, r0, r9, lsr #25
    9d34:	45061601 	strmi	r1, [r6, #-1537]	; 0xfffff9ff
    9d38:	02000000 	andeq	r0, r0, #0
    9d3c:	82166a91 	andshi	r6, r6, #593920	; 0x91000
    9d40:	0100003b 	tsteq	r0, fp, lsr r0
    9d44:	00450618 	subeq	r0, r5, r8, lsl r6
    9d48:	91020000 	mrsls	r0, (UNDEF: 2)
    9d4c:	01140076 	tsteq	r4, r6, ror r0
    9d50:	000043aa 	andeq	r4, r0, sl, lsr #7
    9d54:	01062e01 	tsteq	r6, r1, lsl #28
    9d58:	08008284 	stmdaeq	r0, {r2, r7, r9, pc}
    9d5c:	080082c2 	stmdaeq	r0, {r1, r6, r7, r9, pc}
    9d60:	00005694 	muleq	r0, r4, r6
    9d64:	00109f01 	andseq	r9, r0, r1, lsl #30
    9d68:	3f491500 	svccc	0x00491500
    9d6c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    9d70:	00052c06 	andeq	r2, r5, r6, lsl #24
    9d74:	6c910200 	lfmvs	f0, 4, [r1], {0}
    9d78:	003ca915 	eorseq	sl, ip, r5, lsl r9
    9d7c:	062e0100 	strteq	r0, [lr], -r0, lsl #2
    9d80:	00000045 	andeq	r0, r0, r5, asr #32
    9d84:	166a9102 	strbtne	r9, [sl], -r2, lsl #2
    9d88:	00003b82 	andeq	r3, r0, r2, lsl #23
    9d8c:	45063001 	strmi	r3, [r6, #-1]
    9d90:	02000000 	andeq	r0, r0, #0
    9d94:	14007691 	strne	r7, [r0], #-1681	; 0xfffff96f
    9d98:	00455b01 	subeq	r5, r5, r1, lsl #22
    9d9c:	06460100 	strbeq	r0, [r6], -r0, lsl #2
    9da0:	0082c401 	addeq	ip, r2, r1, lsl #8
    9da4:	0082fc08 	addeq	pc, r2, r8, lsl #24
    9da8:	0056cc08 	subseq	ip, r6, r8, lsl #24
    9dac:	10e80100 	rscne	r0, r8, r0, lsl #2
    9db0:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    9db4:	0100003f 	tsteq	r0, pc, lsr r0
    9db8:	052c0646 	streq	r0, [ip, #-1606]!	; 0xfffff9ba
    9dbc:	91020000 	mrsls	r0, (UNDEF: 2)
    9dc0:	3c54156c 	cfldr64cc	mvdx1, [r4], {108}	; 0x6c
    9dc4:	46010000 	strmi	r0, [r1], -r0
    9dc8:	00004506 	andeq	r4, r0, r6, lsl #10
    9dcc:	6a910200 	bvs	fe44a5d4 <BootRAM+0xc63ad75>
    9dd0:	003b7916 	eorseq	r7, fp, r6, lsl r9
    9dd4:	06480100 	strbeq	r0, [r8], -r0, lsl #2
    9dd8:	00000045 	andeq	r0, r0, r5, asr #32
    9ddc:	00769102 	rsbseq	r9, r6, r2, lsl #2
    9de0:	42a80114 	adcmi	r0, r8, #20, 2
    9de4:	60010000 	andvs	r0, r1, r0
    9de8:	82fc0106 	rscshi	r0, ip, #-2147483647	; 0x80000001
    9dec:	833a0800 	teqhi	sl, #0, 16
    9df0:	57040800 	strpl	r0, [r4, -r0, lsl #16]
    9df4:	31010000 	mrscc	r0, (UNDEF: 1)
    9df8:	15000011 	strne	r0, [r0, #-17]	; 0xffffffef
    9dfc:	00003f49 	andeq	r3, r0, r9, asr #30
    9e00:	2c066001 	stccs	0, cr6, [r6], {1}
    9e04:	02000005 	andeq	r0, r0, #5
    9e08:	54156c91 	ldrpl	r6, [r5], #-3217	; 0xfffff36f
    9e0c:	0100003c 	tsteq	r0, ip, lsr r0
    9e10:	00450660 	subeq	r0, r5, r0, ror #12
    9e14:	91020000 	mrsls	r0, (UNDEF: 2)
    9e18:	3b79166a 	blcc	1e4f7c8 <__Stack_Size+0x1e4f5c8>
    9e1c:	62010000 	andvs	r0, r1, #0
    9e20:	00004506 	andeq	r4, r0, r6, lsl #10
    9e24:	76910200 	ldrvc	r0, [r1], r0, lsl #4
    9e28:	20011400 	andcs	r1, r1, r0, lsl #8
    9e2c:	01000045 	tsteq	r0, r5, asr #32
    9e30:	3c010679 	stccc	6, cr0, [r1], {121}	; 0x79
    9e34:	74080083 	strvc	r0, [r8], #-131	; 0xffffff7d
    9e38:	3c080083 	stccc	0, cr0, [r8], {131}	; 0x83
    9e3c:	01000057 	qaddeq	r0, r7, r0
    9e40:	0000117a 	andeq	r1, r0, sl, ror r1
    9e44:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    9e48:	06790100 	ldrbteq	r0, [r9], -r0, lsl #2
    9e4c:	0000052c 	andeq	r0, r0, ip, lsr #10
    9e50:	156c9102 	strbne	r9, [ip, #-258]!	; 0xfffffefe
    9e54:	00003c54 	andeq	r3, r0, r4, asr ip
    9e58:	45067901 	strmi	r7, [r6, #-2305]	; 0xfffff6ff
    9e5c:	02000000 	andeq	r0, r0, #0
    9e60:	82166a91 	andshi	r6, r6, #593920	; 0x91000
    9e64:	0100003b 	tsteq	r0, fp, lsr r0
    9e68:	0045067b 	subeq	r0, r5, fp, ror r6
    9e6c:	91020000 	mrsls	r0, (UNDEF: 2)
    9e70:	01140076 	tsteq	r4, r6, ror r0
    9e74:	000042ba 			; <UNDEFINED> instruction: 0x000042ba
    9e78:	01069201 	tsteq	r6, r1, lsl #4
    9e7c:	08008374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, pc}
    9e80:	080083b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, pc}
    9e84:	00005774 	andeq	r5, r0, r4, ror r7
    9e88:	0011c301 	andseq	ip, r1, r1, lsl #6
    9e8c:	3f491500 	svccc	0x00491500
    9e90:	92010000 	andls	r0, r1, #0
    9e94:	00052c06 	andeq	r2, r5, r6, lsl #24
    9e98:	6c910200 	lfmvs	f0, 4, [r1], {0}
    9e9c:	003c5415 	eorseq	r5, ip, r5, lsl r4
    9ea0:	06920100 	ldreq	r0, [r2], r0, lsl #2
    9ea4:	00000045 	andeq	r0, r0, r5, asr #32
    9ea8:	166a9102 	strbtne	r9, [sl], -r2, lsl #2
    9eac:	00003b82 	andeq	r3, r0, r2, lsl #23
    9eb0:	45069401 	strmi	r9, [r6, #-1025]	; 0xfffffbff
    9eb4:	02000000 	andeq	r0, r0, #0
    9eb8:	14007691 	strne	r7, [r0], #-1681	; 0xfffff96f
    9ebc:	003b1e01 	eorseq	r1, fp, r1, lsl #28
    9ec0:	06ab0100 	strteq	r0, [fp], r0, lsl #2
    9ec4:	0083b401 	addeq	fp, r3, r1, lsl #8
    9ec8:	0083ec08 	addeq	lr, r3, r8, lsl #24
    9ecc:	0057ac08 	subseq	sl, r7, r8, lsl #24
    9ed0:	120c0100 	andne	r0, ip, #0, 2
    9ed4:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    9ed8:	0100003f 	tsteq	r0, pc, lsr r0
    9edc:	052c06ab 	streq	r0, [ip, #-1707]!	; 0xfffff955
    9ee0:	91020000 	mrsls	r0, (UNDEF: 2)
    9ee4:	44f1156c 	ldrbtmi	r1, [r1], #1388	; 0x56c
    9ee8:	ab010000 	blge	49ef0 <__Stack_Size+0x49cf0>
    9eec:	00004506 	andeq	r4, r0, r6, lsl #10
    9ef0:	6a910200 	bvs	fe44a6f8 <BootRAM+0xc63ae99>
    9ef4:	003b7916 	eorseq	r7, fp, r6, lsl r9
    9ef8:	06ad0100 	strteq	r0, [sp], r0, lsl #2
    9efc:	00000045 	andeq	r0, r0, r5, asr #32
    9f00:	00769102 	rsbseq	r9, r6, r2, lsl #2
    9f04:	44b70114 	ldrtmi	r0, [r7], #276	; 0x114
    9f08:	c5010000 	strgt	r0, [r1, #-0]
    9f0c:	83ec0106 	mvnhi	r0, #-2147483647	; 0x80000001
    9f10:	842e0800 	strthi	r0, [lr], #-2048	; 0xfffff800
    9f14:	57e40800 	strbpl	r0, [r4, r0, lsl #16]!
    9f18:	55010000 	strpl	r0, [r1, #-0]
    9f1c:	15000012 	strne	r0, [r0, #-18]	; 0xffffffee
    9f20:	00003f49 	andeq	r3, r0, r9, asr #30
    9f24:	2c06c501 	cfstr32cs	mvfx12, [r6], {1}
    9f28:	02000005 	andeq	r0, r0, #5
    9f2c:	f1156c91 			; <UNDEFINED> instruction: 0xf1156c91
    9f30:	01000044 	tsteq	r0, r4, asr #32
    9f34:	004506c5 	subeq	r0, r5, r5, asr #13
    9f38:	91020000 	mrsls	r0, (UNDEF: 2)
    9f3c:	3b79166a 	blcc	1e4f8ec <__Stack_Size+0x1e4f6ec>
    9f40:	c7010000 	strgt	r0, [r1, -r0]
    9f44:	00004506 	andeq	r4, r0, r6, lsl #10
    9f48:	76910200 	ldrvc	r0, [r1], r0, lsl #4
    9f4c:	59011400 	stmdbpl	r1, {sl, ip}
    9f50:	01000040 	tsteq	r0, r0, asr #32
    9f54:	300106dd 	ldrdcc	r0, [r1], -sp
    9f58:	68080084 	stmdavs	r8, {r2, r7}
    9f5c:	1c080084 	stcne	0, cr0, [r8], {132}	; 0x84
    9f60:	01000058 	qaddeq	r0, r8, r0
    9f64:	0000129e 	muleq	r0, lr, r2
    9f68:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    9f6c:	06dd0100 	ldrbeq	r0, [sp], r0, lsl #2
    9f70:	0000052c 	andeq	r0, r0, ip, lsr #10
    9f74:	156c9102 	strbne	r9, [ip, #-258]!	; 0xfffffefe
    9f78:	000044f1 	strdeq	r4, [r0], -r1
    9f7c:	4506dd01 	strmi	sp, [r6, #-3329]	; 0xfffff2ff
    9f80:	02000000 	andeq	r0, r0, #0
    9f84:	82166a91 	andshi	r6, r6, #593920	; 0x91000
    9f88:	0100003b 	tsteq	r0, fp, lsr r0
    9f8c:	004506df 	ldrdeq	r0, [r5], #-111	; 0xffffff91
    9f90:	91020000 	mrsls	r0, (UNDEF: 2)
    9f94:	01140076 	tsteq	r4, r6, ror r0
    9f98:	00003d86 	andeq	r3, r0, r6, lsl #27
    9f9c:	0106f501 	tsteq	r6, r1, lsl #10
    9fa0:	08008468 	stmdaeq	r0, {r3, r5, r6, sl, pc}
    9fa4:	080084aa 	stmdaeq	r0, {r1, r3, r5, r7, sl, pc}
    9fa8:	00005854 	andeq	r5, r0, r4, asr r8
    9fac:	0012e701 	andseq	lr, r2, r1, lsl #14
    9fb0:	3f491500 	svccc	0x00491500
    9fb4:	f5010000 			; <UNDEFINED> instruction: 0xf5010000
    9fb8:	00052c06 	andeq	r2, r5, r6, lsl #24
    9fbc:	6c910200 	lfmvs	f0, 4, [r1], {0}
    9fc0:	0044f115 	subeq	pc, r4, r5, lsl r1	; <UNPREDICTABLE>
    9fc4:	06f50100 	ldrbteq	r0, [r5], r0, lsl #2
    9fc8:	00000045 	andeq	r0, r0, r5, asr #32
    9fcc:	166a9102 	strbtne	r9, [sl], -r2, lsl #2
    9fd0:	00003b82 	andeq	r3, r0, r2, lsl #23
    9fd4:	4506f701 	strmi	pc, [r6, #-1793]	; 0xfffff8ff
    9fd8:	02000000 	andeq	r0, r0, #0
    9fdc:	14007691 	strne	r7, [r0], #-1681	; 0xfffff96f
    9fe0:	00407601 	subeq	r7, r0, r1, lsl #12
    9fe4:	070d0100 	streq	r0, [sp, -r0, lsl #2]
    9fe8:	0084ac01 	addeq	sl, r4, r1, lsl #24
    9fec:	0084e408 	addeq	lr, r4, r8, lsl #8
    9ff0:	00588c08 	subseq	r8, r8, r8, lsl #24
    9ff4:	13300100 	teqne	r0, #0, 2
    9ff8:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    9ffc:	0100003f 	tsteq	r0, pc, lsr r0
    a000:	052c070d 	streq	r0, [ip, #-1805]!	; 0xfffff8f3
    a004:	91020000 	mrsls	r0, (UNDEF: 2)
    a008:	3e4a156c 	cdpcc	5, 4, cr1, cr10, cr12, {3}
    a00c:	0d010000 	stceq	0, cr0, [r1, #-0]
    a010:	00004507 	andeq	r4, r0, r7, lsl #10
    a014:	6a910200 	bvs	fe44a81c <BootRAM+0xc63afbd>
    a018:	003dfa16 	eorseq	pc, sp, r6, lsl sl	; <UNPREDICTABLE>
    a01c:	070f0100 	streq	r0, [pc, -r0, lsl #2]
    a020:	00000045 	andeq	r0, r0, r5, asr #32
    a024:	00769102 	rsbseq	r9, r6, r2, lsl #2
    a028:	43ea0114 	mvnmi	r0, #20, 2
    a02c:	24010000 	strcs	r0, [r1], #-0
    a030:	84e40107 	strbthi	r0, [r4], #263	; 0x107
    a034:	851c0800 	ldrhi	r0, [ip, #-2048]	; 0xfffff800
    a038:	58c40800 	stmiapl	r4, {fp}^
    a03c:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    a040:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
    a044:	00003f49 	andeq	r3, r0, r9, asr #30
    a048:	2c072401 	cfstrscs	mvf2, [r7], {1}
    a04c:	02000005 	andeq	r0, r0, #5
    a050:	cc156c91 	ldcgt	12, cr6, [r5], {145}	; 0x91
    a054:	01000042 	tsteq	r0, r2, asr #32
    a058:	00450724 	subeq	r0, r5, r4, lsr #14
    a05c:	91020000 	mrsls	r0, (UNDEF: 2)
    a060:	3dfa166a 	ldclcc	6, cr1, [sl, #424]!	; 0x1a8
    a064:	26010000 	strcs	r0, [r1], -r0
    a068:	00004507 	andeq	r4, r0, r7, lsl #10
    a06c:	76910200 	ldrvc	r0, [r1], r0, lsl #4
    a070:	c7011400 	strgt	r1, [r1, -r0, lsl #8]
    a074:	0100003b 	tsteq	r0, fp, lsr r0
    a078:	1c01073c 	stcne	7, cr0, [r1], {60}	; 0x3c
    a07c:	5a080085 	bpl	20a298 <__Stack_Size+0x20a098>
    a080:	fc080085 	stc2	0, cr0, [r8], {133}	; 0x85
    a084:	01000058 	qaddeq	r0, r8, r0
    a088:	000013c2 	andeq	r1, r0, r2, asr #7
    a08c:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    a090:	073c0100 	ldreq	r0, [ip, -r0, lsl #2]!
    a094:	0000052c 	andeq	r0, r0, ip, lsr #10
    a098:	156c9102 	strbne	r9, [ip, #-258]!	; 0xfffffefe
    a09c:	00003e4a 	andeq	r3, r0, sl, asr #28
    a0a0:	45073c01 	strmi	r3, [r7, #-3073]	; 0xfffff3ff
    a0a4:	02000000 	andeq	r0, r0, #0
    a0a8:	fa166a91 	blx	5a4af4 <__Stack_Size+0x5a48f4>
    a0ac:	0100003d 	tsteq	r0, sp, lsr r0
    a0b0:	0045073e 	subeq	r0, r5, lr, lsr r7
    a0b4:	91020000 	mrsls	r0, (UNDEF: 2)
    a0b8:	01140076 	tsteq	r4, r6, ror r0
    a0bc:	00003e02 	andeq	r3, r0, r2, lsl #28
    a0c0:	01075301 	tsteq	r7, r1, lsl #6
    a0c4:	0800855c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, pc}
    a0c8:	0800859a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl, pc}
    a0cc:	00005934 	andeq	r5, r0, r4, lsr r9
    a0d0:	00140b01 	andseq	r0, r4, r1, lsl #22
    a0d4:	3f491500 	svccc	0x00491500
    a0d8:	53010000 	movwpl	r0, #4096	; 0x1000
    a0dc:	00052c07 	andeq	r2, r5, r7, lsl #24
    a0e0:	6c910200 	lfmvs	f0, 4, [r1], {0}
    a0e4:	0042cc15 	subeq	ip, r2, r5, lsl ip
    a0e8:	07530100 	ldrbeq	r0, [r3, -r0, lsl #2]
    a0ec:	00000045 	andeq	r0, r0, r5, asr #32
    a0f0:	166a9102 	strbtne	r9, [sl], -r2, lsl #2
    a0f4:	00003dfa 	strdeq	r3, [r0], -sl
    a0f8:	45075501 	strmi	r5, [r7, #-1281]	; 0xfffffaff
    a0fc:	02000000 	andeq	r0, r0, #0
    a100:	14007691 	strne	r7, [r0], #-1681	; 0xfffff96f
    a104:	00445901 	subeq	r5, r4, r1, lsl #18
    a108:	076b0100 	strbeq	r0, [fp, -r0, lsl #2]!
    a10c:	00859c01 	addeq	r9, r5, r1, lsl #24
    a110:	0085da08 	addeq	sp, r5, r8, lsl #20
    a114:	00596c08 	subseq	r6, r9, r8, lsl #24
    a118:	14540100 	ldrbne	r0, [r4], #-256	; 0xffffff00
    a11c:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    a120:	0100003f 	tsteq	r0, pc, lsr r0
    a124:	052c076b 	streq	r0, [ip, #-1899]!	; 0xfffff895
    a128:	91020000 	mrsls	r0, (UNDEF: 2)
    a12c:	3e4a156c 	cdpcc	5, 4, cr1, cr10, cr12, {3}
    a130:	6b010000 	blvs	4a138 <__Stack_Size+0x49f38>
    a134:	00004507 	andeq	r4, r0, r7, lsl #10
    a138:	6a910200 	bvs	fe44a940 <BootRAM+0xc63b0e1>
    a13c:	003dfa16 	eorseq	pc, sp, r6, lsl sl	; <UNPREDICTABLE>
    a140:	076d0100 	strbeq	r0, [sp, -r0, lsl #2]!
    a144:	00000045 	andeq	r0, r0, r5, asr #32
    a148:	00769102 	rsbseq	r9, r6, r2, lsl #2
    a14c:	42340114 	eorsmi	r0, r4, #20, 2
    a150:	82010000 	andhi	r0, r1, #0
    a154:	85dc0107 	ldrbhi	r0, [ip, #263]	; 0x107
    a158:	861a0800 	ldrhi	r0, [sl], -r0, lsl #16
    a15c:	59a40800 	stmibpl	r4!, {fp}
    a160:	9d010000 	stcls	0, cr0, [r1, #-0]
    a164:	15000014 	strne	r0, [r0, #-20]	; 0xffffffec
    a168:	00003f49 	andeq	r3, r0, r9, asr #30
    a16c:	2c078201 	sfmcs	f0, 1, [r7], {1}
    a170:	02000005 	andeq	r0, r0, #5
    a174:	cc156c91 	ldcgt	12, cr6, [r5], {145}	; 0x91
    a178:	01000042 	tsteq	r0, r2, asr #32
    a17c:	00450782 	subeq	r0, r5, r2, lsl #15
    a180:	91020000 	mrsls	r0, (UNDEF: 2)
    a184:	3dfa166a 	ldclcc	6, cr1, [sl, #424]!	; 0x1a8
    a188:	84010000 	strhi	r0, [r1], #-0
    a18c:	00004507 	andeq	r4, r0, r7, lsl #10
    a190:	76910200 	ldrvc	r0, [r1], r0, lsl #4
    a194:	5e011400 	cfcpyspl	mvf1, mvf1
    a198:	0100003f 	tsteq	r0, pc, lsr r0
    a19c:	1c01079b 	stcne	7, cr0, [r1], {155}	; 0x9b
    a1a0:	5a080086 	bpl	20a3c0 <__Stack_Size+0x20a1c0>
    a1a4:	dc080086 	stcle	0, cr0, [r8], {134}	; 0x86
    a1a8:	01000059 	qaddeq	r0, r9, r0
    a1ac:	000014e6 	andeq	r1, r0, r6, ror #9
    a1b0:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    a1b4:	079b0100 	ldreq	r0, [fp, r0, lsl #2]
    a1b8:	0000052c 	andeq	r0, r0, ip, lsr #10
    a1bc:	156c9102 	strbne	r9, [ip, #-258]!	; 0xfffffefe
    a1c0:	00003e4a 	andeq	r3, r0, sl, asr #28
    a1c4:	45079b01 	strmi	r9, [r7, #-2817]	; 0xfffff4ff
    a1c8:	02000000 	andeq	r0, r0, #0
    a1cc:	fa166a91 	blx	5a4c18 <__Stack_Size+0x5a4a18>
    a1d0:	0100003d 	tsteq	r0, sp, lsr r0
    a1d4:	0045079d 	umaaleq	r0, r5, sp, r7
    a1d8:	91020000 	mrsls	r0, (UNDEF: 2)
    a1dc:	01140076 	tsteq	r4, r6, ror r0
    a1e0:	00003c9e 	muleq	r0, lr, ip
    a1e4:	0107b601 	tsteq	r7, r1, lsl #12
    a1e8:	0800865c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, pc}
    a1ec:	080086b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, sl, pc}
    a1f0:	00005a14 	andeq	r5, r0, r4, lsl sl
    a1f4:	00153e01 	andseq	r3, r5, r1, lsl #28
    a1f8:	3f491500 	svccc	0x00491500
    a1fc:	b6010000 	strlt	r0, [r1], -r0
    a200:	00052c07 	andeq	r2, r5, r7, lsl #24
    a204:	6c910200 	lfmvs	f0, 4, [r1], {0}
    a208:	003c5f15 	eorseq	r5, ip, r5, lsl pc
    a20c:	07b60100 	ldreq	r0, [r6, r0, lsl #2]!
    a210:	00000045 	andeq	r0, r0, r5, asr #32
    a214:	156a9102 	strbne	r9, [sl, #-258]!	; 0xfffffefe
    a218:	0000415b 	andeq	r4, r0, fp, asr r1
    a21c:	4507b601 	strmi	fp, [r7, #-1537]	; 0xfffff9ff
    a220:	02000000 	andeq	r0, r0, #0
    a224:	74186891 	ldrvc	r6, [r8], #-2193	; 0xfffff76f
    a228:	0100706d 	tsteq	r0, sp, rrx
    a22c:	004507b8 	strheq	r0, [r5], #-120	; 0xffffff88
    a230:	91020000 	mrsls	r0, (UNDEF: 2)
    a234:	01140076 	tsteq	r4, r6, ror r0
    a238:	000040c4 	andeq	r4, r0, r4, asr #1
    a23c:	0107d401 	tsteq	r7, r1, lsl #8
    a240:	080086b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, pc}
    a244:	08008712 	stmdaeq	r0, {r1, r4, r8, r9, sl, pc}
    a248:	00005a4c 	andeq	r5, r0, ip, asr #20
    a24c:	00159601 	andseq	r9, r5, r1, lsl #12
    a250:	3f491500 	svccc	0x00491500
    a254:	d4010000 	strle	r0, [r1], #-0
    a258:	00052c07 	andeq	r2, r5, r7, lsl #24
    a25c:	6c910200 	lfmvs	f0, 4, [r1], {0}
    a260:	003c5f15 	eorseq	r5, ip, r5, lsl pc
    a264:	07d40100 	ldrbeq	r0, [r4, r0, lsl #2]
    a268:	00000045 	andeq	r0, r0, r5, asr #32
    a26c:	156a9102 	strbne	r9, [sl, #-258]!	; 0xfffffefe
    a270:	00003d61 	andeq	r3, r0, r1, ror #26
    a274:	4507d401 	strmi	sp, [r7, #-1025]	; 0xfffffbff
    a278:	02000000 	andeq	r0, r0, #0
    a27c:	74186891 	ldrvc	r6, [r8], #-2193	; 0xfffff76f
    a280:	0100706d 	tsteq	r0, sp, rrx
    a284:	004507d6 	ldrdeq	r0, [r5], #-118	; 0xffffff8a
    a288:	91020000 	mrsls	r0, (UNDEF: 2)
    a28c:	01140076 	tsteq	r4, r6, ror r0
    a290:	00004383 	andeq	r4, r0, r3, lsl #7
    a294:	0107fd01 	tsteq	r7, r1, lsl #26
    a298:	08008714 	stmdaeq	r0, {r2, r4, r8, r9, sl, pc}
    a29c:	080087ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, sl, pc}
    a2a0:	00005a84 	andeq	r5, r0, r4, lsl #21
    a2a4:	0015fd01 	andseq	pc, r5, r1, lsl #26
    a2a8:	3f491500 	svccc	0x00491500
    a2ac:	fd010000 	stc2	0, cr0, [r1, #-0]
    a2b0:	00052c07 	andeq	r2, r5, r7, lsl #24
    a2b4:	6c910200 	lfmvs	f0, 4, [r1], {0}
    a2b8:	003c5f15 	eorseq	r5, ip, r5, lsl pc
    a2bc:	07fd0100 	ldrbeq	r0, [sp, r0, lsl #2]!
    a2c0:	00000045 	andeq	r0, r0, r5, asr #32
    a2c4:	156a9102 	strbne	r9, [sl, #-258]!	; 0xfffffefe
    a2c8:	000043cd 	andeq	r4, r0, sp, asr #7
    a2cc:	4507fd01 	strmi	pc, [r7, #-3329]	; 0xfffff2ff
    a2d0:	02000000 	andeq	r0, r0, #0
    a2d4:	74186891 	ldrvc	r6, [r8], #-2193	; 0xfffff76f
    a2d8:	0100706d 	tsteq	r0, sp, rrx
    a2dc:	005e07ff 	ldrsheq	r0, [lr], #-127	; 0xffffff81
    a2e0:	91020000 	mrsls	r0, (UNDEF: 2)
    a2e4:	26f61674 			; <UNDEFINED> instruction: 0x26f61674
    a2e8:	00010000 	andeq	r0, r1, r0
    a2ec:	00004508 	andeq	r4, r0, r8, lsl #10
    a2f0:	72910200 	addsvc	r0, r1, #0, 4
    a2f4:	57011400 	strpl	r1, [r1, -r0, lsl #8]
    a2f8:	0100003b 	tsteq	r0, fp, lsr r0
    a2fc:	d001082c 	andle	r0, r1, ip, lsr #16
    a300:	0e080087 	cdpeq	0, 0, cr0, cr8, cr7, {4}
    a304:	bc080088 	stclt	0, cr0, [r8], {136}	; 0x88
    a308:	0100005a 	qaddeq	r0, sl, r0
    a30c:	00001637 	andeq	r1, r0, r7, lsr r6
    a310:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    a314:	082c0100 	stmdaeq	ip!, {r8}
    a318:	0000052c 	andeq	r0, r0, ip, lsr #10
    a31c:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    a320:	000003f4 	strdeq	r0, [r0], -r4
    a324:	dc082c01 	stcle	12, cr2, [r8], {1}
    a328:	02000000 	andeq	r0, r0, #0
    a32c:	14007391 	strne	r7, [r0], #-913	; 0xfffffc6f
    a330:	00439201 	subeq	r9, r3, r1, lsl #4
    a334:	08480100 	stmdaeq	r8, {r8}^
    a338:	00881001 	addeq	r1, r8, r1
    a33c:	00884e08 	addeq	r4, r8, r8, lsl #28
    a340:	005af408 	subseq	pc, sl, r8, lsl #8
    a344:	16710100 	ldrbtne	r0, [r1], -r0, lsl #2
    a348:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    a34c:	0100003f 	tsteq	r0, pc, lsr r0
    a350:	052c0848 	streq	r0, [ip, #-2120]!	; 0xfffff7b8
    a354:	91020000 	mrsls	r0, (UNDEF: 2)
    a358:	3d501574 	cfldr64cc	mvdx1, [r0, #-464]	; 0xfffffe30
    a35c:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    a360:	00004508 	andeq	r4, r0, r8, lsl #10
    a364:	72910200 	addsvc	r0, r1, #0, 4
    a368:	91011400 	tstls	r1, r0, lsl #8
    a36c:	01000044 	tsteq	r0, r4, asr #32
    a370:	50010860 	andpl	r0, r1, r0, ror #16
    a374:	8e080088 	cdphi	0, 0, cr0, cr8, cr8, {4}
    a378:	2c080088 	stccs	0, cr0, [r8], {136}	; 0x88
    a37c:	0100005b 	qaddeq	r0, fp, r0
    a380:	000016ab 	andeq	r1, r0, fp, lsr #13
    a384:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    a388:	08600100 	stmdaeq	r0!, {r8}^
    a38c:	0000052c 	andeq	r0, r0, ip, lsr #10
    a390:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    a394:	000003f4 	strdeq	r0, [r0], -r4
    a398:	dc086001 	stcle	0, cr6, [r8], {1}
    a39c:	02000000 	andeq	r0, r0, #0
    a3a0:	14007391 	strne	r7, [r0], #-913	; 0xfffffc6f
    a3a4:	003aad01 	eorseq	sl, sl, r1, lsl #26
    a3a8:	087a0100 	ldmdaeq	sl!, {r8}^
    a3ac:	00889001 	addeq	r9, r8, r1
    a3b0:	0088c608 	addeq	ip, r8, r8, lsl #12
    a3b4:	005b6408 	subseq	r6, fp, r8, lsl #8
    a3b8:	16e50100 	strbtne	r0, [r5], r0, lsl #2
    a3bc:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    a3c0:	0100003f 	tsteq	r0, pc, lsr r0
    a3c4:	052c087a 	streq	r0, [ip, #-2170]!	; 0xfffff786
    a3c8:	91020000 	mrsls	r0, (UNDEF: 2)
    a3cc:	3a8e1574 	bcc	fe38f9a4 <BootRAM+0xc580145>
    a3d0:	7a010000 	bvc	4a3d8 <__Stack_Size+0x4a1d8>
    a3d4:	00004508 	andeq	r4, r0, r8, lsl #10
    a3d8:	72910200 	addsvc	r0, r1, #0, 4
    a3dc:	88011400 	stmdahi	r1, {sl, ip}
    a3e0:	0100003f 	tsteq	r0, pc, lsr r0
    a3e4:	c801089a 	stmdagt	r1, {r1, r3, r4, r7, fp}
    a3e8:	fe080088 	cdp2	0, 0, cr0, cr8, cr8, {4}
    a3ec:	9c080088 	stcls	0, cr0, [r8], {136}	; 0x88
    a3f0:	0100005b 	qaddeq	r0, fp, r0
    a3f4:	0000171f 	andeq	r1, r0, pc, lsl r7
    a3f8:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    a3fc:	089a0100 	ldmeq	sl, {r8}
    a400:	0000052c 	andeq	r0, r0, ip, lsr #10
    a404:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    a408:	00003aeb 	andeq	r3, r0, fp, ror #21
    a40c:	45089a01 	strmi	r9, [r8, #-2561]	; 0xfffff5ff
    a410:	02000000 	andeq	r0, r0, #0
    a414:	14007291 	strne	r7, [r0], #-657	; 0xfffffd6f
    a418:	003ed101 	eorseq	sp, lr, r1, lsl #2
    a41c:	08b10100 	ldmeq	r1!, {r8}
    a420:	00890001 	addeq	r0, r9, r1
    a424:	00893608 	addeq	r3, r9, r8, lsl #12
    a428:	005bd408 	subseq	sp, fp, r8, lsl #8
    a42c:	17590100 	ldrbne	r0, [r9, -r0, lsl #2]
    a430:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    a434:	0100003f 	tsteq	r0, pc, lsr r0
    a438:	052c08b1 	streq	r0, [ip, #-2225]!	; 0xfffff74f
    a43c:	91020000 	mrsls	r0, (UNDEF: 2)
    a440:	43bf1574 			; <UNDEFINED> instruction: 0x43bf1574
    a444:	b1010000 	mrslt	r0, (UNDEF: 1)
    a448:	00004508 	andeq	r4, r0, r8, lsl #10
    a44c:	72910200 	addsvc	r0, r1, #0, 4
    a450:	e5011400 	str	r1, [r1, #-1024]	; 0xfffffc00
    a454:	0100003e 	tsteq	r0, lr, lsr r0
    a458:	380108c6 	stmdacc	r1, {r1, r2, r6, r7, fp}
    a45c:	6e080089 	cdpvs	0, 0, cr0, cr8, cr9, {4}
    a460:	0c080089 	stceq	0, cr0, [r8], {137}	; 0x89
    a464:	0100005c 	qaddeq	r0, ip, r0
    a468:	00001793 	muleq	r0, r3, r7
    a46c:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    a470:	08c60100 	stmiaeq	r6, {r8}^
    a474:	0000052c 	andeq	r0, r0, ip, lsr #10
    a478:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    a47c:	00003ebd 			; <UNDEFINED> instruction: 0x00003ebd
    a480:	4508c601 	strmi	ip, [r8, #-1537]	; 0xfffff9ff
    a484:	02000000 	andeq	r0, r0, #0
    a488:	14007291 	strne	r7, [r0], #-657	; 0xfffffd6f
    a48c:	00444a01 	subeq	r4, r4, r1, lsl #20
    a490:	08d80100 	ldmeq	r8, {r8}^
    a494:	00897001 	addeq	r7, r9, r1
    a498:	00898c08 	addeq	r8, r9, r8, lsl #24
    a49c:	005c4408 	subseq	r4, ip, r8, lsl #8
    a4a0:	17cd0100 	strbne	r0, [sp, r0, lsl #2]
    a4a4:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    a4a8:	0100003f 	tsteq	r0, pc, lsr r0
    a4ac:	052c08d8 	streq	r0, [ip, #-2264]!	; 0xfffff728
    a4b0:	91020000 	mrsls	r0, (UNDEF: 2)
    a4b4:	19cc1574 	stmibne	ip, {r2, r4, r5, r6, r8, sl, ip}^
    a4b8:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    a4bc:	00004508 	andeq	r4, r0, r8, lsl #10
    a4c0:	72910200 	addsvc	r0, r1, #0, 4
    a4c4:	de011400 	cfcpysle	mvf1, mvf1
    a4c8:	0100003c 	tsteq	r0, ip, lsr r0
    a4cc:	8c0108e6 	stchi	8, cr0, [r1], {230}	; 0xe6
    a4d0:	a8080089 	stmdage	r8, {r0, r3, r7}
    a4d4:	7c080089 	stcvc	0, cr0, [r8], {137}	; 0x89
    a4d8:	0100005c 	qaddeq	r0, ip, r0
    a4dc:	00001807 	andeq	r1, r0, r7, lsl #16
    a4e0:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    a4e4:	08e60100 	stmiaeq	r6!, {r8}^
    a4e8:	0000052c 	andeq	r0, r0, ip, lsr #10
    a4ec:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    a4f0:	00003ce5 	andeq	r3, r0, r5, ror #25
    a4f4:	4508e601 	strmi	lr, [r8, #-1537]	; 0xfffff9ff
    a4f8:	02000000 	andeq	r0, r0, #0
    a4fc:	14007291 	strne	r7, [r0], #-657	; 0xfffffd6f
    a500:	003b3701 	eorseq	r3, fp, r1, lsl #14
    a504:	08f40100 	ldmeq	r4!, {r8}^
    a508:	0089a801 	addeq	sl, r9, r1, lsl #16
    a50c:	0089c408 	addeq	ip, r9, r8, lsl #8
    a510:	005cb408 	subseq	fp, ip, r8, lsl #8
    a514:	18410100 	stmdane	r1, {r8}^
    a518:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    a51c:	0100003f 	tsteq	r0, pc, lsr r0
    a520:	052c08f4 	streq	r0, [ip, #-2292]!	; 0xfffff70c
    a524:	91020000 	mrsls	r0, (UNDEF: 2)
    a528:	3b3e1574 	blcc	f8fb00 <__Stack_Size+0xf8f900>
    a52c:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    a530:	00004508 	andeq	r4, r0, r8, lsl #10
    a534:	72910200 	addsvc	r0, r1, #0, 4
    a538:	cc011400 	cfstrsgt	mvf1, [r1], {-0}
    a53c:	0100003d 	tsteq	r0, sp, lsr r0
    a540:	c4010902 	strgt	r0, [r1], #-2306	; 0xfffff6fe
    a544:	e0080089 	and	r0, r8, r9, lsl #1
    a548:	ec080089 	stc	0, cr0, [r8], {137}	; 0x89
    a54c:	0100005c 	qaddeq	r0, ip, r0
    a550:	0000187b 	andeq	r1, r0, fp, ror r8
    a554:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    a558:	09020100 	stmdbeq	r2, {r8}
    a55c:	0000052c 	andeq	r0, r0, ip, lsr #10
    a560:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    a564:	00003dd3 	ldrdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    a568:	45090201 	strmi	r0, [r9, #-513]	; 0xfffffdff
    a56c:	02000000 	andeq	r0, r0, #0
    a570:	14007291 	strne	r7, [r0], #-657	; 0xfffffd6f
    a574:	003ddc01 	eorseq	sp, sp, r1, lsl #24
    a578:	09100100 	ldmdbeq	r0, {r8}
    a57c:	0089e001 	addeq	lr, r9, r1
    a580:	0089fc08 	addeq	pc, r9, r8, lsl #24
    a584:	005d2408 	subseq	r2, sp, r8, lsl #8
    a588:	18b50100 	ldmne	r5!, {r8}
    a58c:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    a590:	0100003f 	tsteq	r0, pc, lsr r0
    a594:	052c0910 	streq	r0, [ip, #-2320]!	; 0xfffff6f0
    a598:	91020000 	mrsls	r0, (UNDEF: 2)
    a59c:	3de31574 	cfstr64cc	mvdx1, [r3, #464]!	; 0x1d0
    a5a0:	10010000 	andne	r0, r1, r0
    a5a4:	00004509 	andeq	r4, r0, r9, lsl #10
    a5a8:	72910200 	addsvc	r0, r1, #0, 4
    a5ac:	01011400 	tsteq	r1, r0, lsl #8
    a5b0:	01000041 	tsteq	r0, r1, asr #32
    a5b4:	fc01091e 	stc2	9, cr0, [r1], {30}
    a5b8:	1a080089 	bne	20a7e4 <__Stack_Size+0x20a5e4>
    a5bc:	5c08008a 	stcpl	0, cr0, [r8], {138}	; 0x8a
    a5c0:	0100005d 	qaddeq	r0, sp, r0
    a5c4:	000018ef 	andeq	r1, r0, pc, ror #17
    a5c8:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    a5cc:	091e0100 	ldmdbeq	lr, {r8}
    a5d0:	0000052c 	andeq	r0, r0, ip, lsr #10
    a5d4:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    a5d8:	00004108 	andeq	r4, r0, r8, lsl #2
    a5dc:	45091e01 	strmi	r1, [r9, #-3585]	; 0xfffff1ff
    a5e0:	02000000 	andeq	r0, r0, #0
    a5e4:	14007291 	strne	r7, [r0], #-657	; 0xfffffd6f
    a5e8:	003feb01 	eorseq	lr, pc, r1, lsl #22
    a5ec:	09310100 	ldmdbeq	r1!, {r8}
    a5f0:	008a1c01 	addeq	r1, sl, r1, lsl #24
    a5f4:	008a5208 	addeq	r5, sl, r8, lsl #4
    a5f8:	005d9408 	subseq	r9, sp, r8, lsl #8
    a5fc:	19290100 	stmdbne	r9!, {r8}
    a600:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    a604:	0100003f 	tsteq	r0, pc, lsr r0
    a608:	052c0931 	streq	r0, [ip, #-2353]!	; 0xfffff6cf
    a60c:	91020000 	mrsls	r0, (UNDEF: 2)
    a610:	44fd1574 	ldrbtmi	r1, [sp], #1396	; 0x574
    a614:	31010000 	mrscc	r0, (UNDEF: 1)
    a618:	00004509 	andeq	r4, r0, r9, lsl #10
    a61c:	72910200 	addsvc	r0, r1, #0, 4
    a620:	f0011400 			; <UNDEFINED> instruction: 0xf0011400
    a624:	01000041 	tsteq	r0, r1, asr #32
    a628:	54010947 	strpl	r0, [r1], #-2375	; 0xfffff6b9
    a62c:	9008008a 	andls	r0, r8, sl, lsl #1
    a630:	cc08008a 	stcgt	0, cr0, [r8], {138}	; 0x8a
    a634:	0100005d 	qaddeq	r0, sp, r0
    a638:	00001963 	andeq	r1, r0, r3, ror #18
    a63c:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    a640:	09470100 	stmdbeq	r7, {r8}^
    a644:	0000052c 	andeq	r0, r0, ip, lsr #10
    a648:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    a64c:	000044fd 	strdeq	r4, [r0], -sp
    a650:	45094701 	strmi	r4, [r9, #-1793]	; 0xfffff8ff
    a654:	02000000 	andeq	r0, r0, #0
    a658:	14007291 	strne	r7, [r0], #-657	; 0xfffffd6f
    a65c:	00430101 	subeq	r0, r3, r1, lsl #2
    a660:	095d0100 	ldmdbeq	sp, {r8}^
    a664:	008a9001 	addeq	r9, sl, r1
    a668:	008ac608 	addeq	ip, sl, r8, lsl #12
    a66c:	005e0408 	subseq	r0, lr, r8, lsl #8
    a670:	199d0100 	ldmibne	sp, {r8}
    a674:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    a678:	0100003f 	tsteq	r0, pc, lsr r0
    a67c:	052c095d 	streq	r0, [ip, #-2397]!	; 0xfffff6a3
    a680:	91020000 	mrsls	r0, (UNDEF: 2)
    a684:	44fd1574 	ldrbtmi	r1, [sp], #1396	; 0x574
    a688:	5d010000 	stcpl	0, cr0, [r1, #-0]
    a68c:	00004509 	andeq	r4, r0, r9, lsl #10
    a690:	72910200 	addsvc	r0, r1, #0, 4
    a694:	47011400 	strmi	r1, [r1, -r0, lsl #8]
    a698:	01000045 	tsteq	r0, r5, asr #32
    a69c:	c8010973 	stmdagt	r1, {r0, r1, r4, r5, r6, r8, fp}
    a6a0:	0408008a 	streq	r0, [r8], #-138	; 0xffffff76
    a6a4:	3c08008b 	stccc	0, cr0, [r8], {139}	; 0x8b
    a6a8:	0100005e 	qaddeq	r0, lr, r0
    a6ac:	000019d7 	ldrdeq	r1, [r0], -r7
    a6b0:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    a6b4:	09730100 	ldmdbeq	r3!, {r8}^
    a6b8:	0000052c 	andeq	r0, r0, ip, lsr #10
    a6bc:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    a6c0:	000044fd 	strdeq	r4, [r0], -sp
    a6c4:	45097301 	strmi	r7, [r9, #-769]	; 0xfffffcff
    a6c8:	02000000 	andeq	r0, r0, #0
    a6cc:	14007291 	strne	r7, [r0], #-657	; 0xfffffd6f
    a6d0:	00414601 	subeq	r4, r1, r1, lsl #12
    a6d4:	09890100 	stmibeq	r9, {r8}
    a6d8:	008b0401 	addeq	r0, fp, r1, lsl #8
    a6dc:	008b3a08 	addeq	r3, fp, r8, lsl #20
    a6e0:	005e7408 	subseq	r7, lr, r8, lsl #8
    a6e4:	1a110100 	bne	44aaec <__Stack_Size+0x44a8ec>
    a6e8:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    a6ec:	0100003f 	tsteq	r0, pc, lsr r0
    a6f0:	052c0989 	streq	r0, [ip, #-2441]!	; 0xfffff677
    a6f4:	91020000 	mrsls	r0, (UNDEF: 2)
    a6f8:	3cd61574 	cfldr64cc	mvdx1, [r6], {116}	; 0x74
    a6fc:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    a700:	00004509 	andeq	r4, r0, r9, lsl #10
    a704:	72910200 	addsvc	r0, r1, #0, 4
    a708:	ad011900 	stcge	9, cr1, [r1, #-0]
    a70c:	0100003e 	tsteq	r0, lr, lsr r0
    a710:	45010999 	strmi	r0, [r1, #-2457]	; 0xfffff667
    a714:	3c000000 	stccc	0, cr0, [r0], {-0}
    a718:	5608008b 	strpl	r0, [r8], -fp, lsl #1
    a71c:	ac08008b 	stcge	0, cr0, [r8], {139}	; 0x8b
    a720:	0100005e 	qaddeq	r0, lr, r0
    a724:	00001a40 	andeq	r1, r0, r0, asr #20
    a728:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    a72c:	09990100 	ldmibeq	r9, {r8}
    a730:	0000052c 	andeq	r0, r0, ip, lsr #10
    a734:	00749102 	rsbseq	r9, r4, r2, lsl #2
    a738:	3d010119 	stfccs	f0, [r1, #-100]	; 0xffffff9c
    a73c:	a6010000 	strge	r0, [r1], -r0
    a740:	00450109 	subeq	r0, r5, r9, lsl #2
    a744:	8b580000 	blhi	160a74c <__Stack_Size+0x160a54c>
    a748:	8b720800 	blhi	1c8c750 <__Stack_Size+0x1c8c550>
    a74c:	5ee40800 	cdppl	8, 14, cr0, cr4, cr0, {0}
    a750:	6f010000 	svcvs	0x00010000
    a754:	1500001a 	strne	r0, [r0, #-26]	; 0xffffffe6
    a758:	00003f49 	andeq	r3, r0, r9, asr #30
    a75c:	2c09a601 	stccs	6, cr10, [r9], {1}
    a760:	02000005 	andeq	r0, r0, #5
    a764:	19007491 	stmdbne	r0, {r0, r4, r7, sl, ip, sp, lr}
    a768:	003d1101 	eorseq	r1, sp, r1, lsl #2
    a76c:	09b30100 	ldmibeq	r3!, {r8}
    a770:	00004501 	andeq	r4, r0, r1, lsl #10
    a774:	008b7400 	addeq	r7, fp, r0, lsl #8
    a778:	008b8e08 	addeq	r8, fp, r8, lsl #28
    a77c:	005f1c08 	subseq	r1, pc, r8, lsl #24
    a780:	1a9e0100 	bne	fe78ab88 <BootRAM+0xc97b329>
    a784:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    a788:	0100003f 	tsteq	r0, pc, lsr r0
    a78c:	052c09b3 	streq	r0, [ip, #-2483]!	; 0xfffff64d
    a790:	91020000 	mrsls	r0, (UNDEF: 2)
    a794:	01190074 	tsteq	r9, r4, ror r0
    a798:	00003d21 	andeq	r3, r0, r1, lsr #26
    a79c:	0109c001 	tsteq	r9, r1
    a7a0:	00000045 	andeq	r0, r0, r5, asr #32
    a7a4:	08008b90 	stmdaeq	r0, {r4, r7, r8, r9, fp, pc}
    a7a8:	08008bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp, pc}
    a7ac:	00005f54 	andeq	r5, r0, r4, asr pc
    a7b0:	001acd01 	andseq	ip, sl, r1, lsl #26
    a7b4:	3f491500 	svccc	0x00491500
    a7b8:	c0010000 	andgt	r0, r1, r0
    a7bc:	00052c09 	andeq	r2, r5, r9, lsl #24
    a7c0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    a7c4:	87011900 	strhi	r1, [r1, -r0, lsl #18]
    a7c8:	0100003e 	tsteq	r0, lr, lsr r0
    a7cc:	450109cd 	strmi	r0, [r1, #-2509]	; 0xfffff633
    a7d0:	ac000000 	stcge	0, cr0, [r0], {-0}
    a7d4:	c608008b 	strgt	r0, [r8], -fp, lsl #1
    a7d8:	8c08008b 	stchi	0, cr0, [r8], {139}	; 0x8b
    a7dc:	0100005f 	qaddeq	r0, pc, r0	; <UNPREDICTABLE>
    a7e0:	00001afc 	strdeq	r1, [r0], -ip
    a7e4:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    a7e8:	09cd0100 	stmibeq	sp, {r8}^
    a7ec:	0000052c 	andeq	r0, r0, ip, lsr #10
    a7f0:	00749102 	rsbseq	r9, r4, r2, lsl #2
    a7f4:	3e760119 	mrccc	1, 3, r0, cr6, cr9, {0}
    a7f8:	da010000 	ble	4a800 <__Stack_Size+0x4a600>
    a7fc:	00450109 	subeq	r0, r5, r9, lsl #2
    a800:	8bc80000 	blhi	ff20a808 <BootRAM+0xd3fafa9>
    a804:	8be20800 	blhi	ff88c80c <BootRAM+0xda7cfad>
    a808:	5fc40800 	svcpl	0x00c40800
    a80c:	2b010000 	blcs	4a814 <__Stack_Size+0x4a614>
    a810:	1500001b 	strne	r0, [r0, #-27]	; 0xffffffe5
    a814:	00003f49 	andeq	r3, r0, r9, asr #30
    a818:	2c09da01 	stccs	10, cr13, [r9], {1}
    a81c:	02000005 	andeq	r0, r0, #5
    a820:	19007491 	stmdbne	r0, {r0, r4, r7, sl, ip, sp, lr}
    a824:	003eff01 	eorseq	pc, lr, r1, lsl #30
    a828:	09fc0100 	ldmibeq	ip!, {r8}^
    a82c:	0000ae01 	andeq	sl, r0, r1, lsl #28
    a830:	008be400 	addeq	lr, fp, r0, lsl #8
    a834:	008c2208 	addeq	r2, ip, r8, lsl #4
    a838:	005ffc08 	subseq	pc, pc, r8, lsl #24
    a83c:	1b780100 	blne	1e0ac44 <__Stack_Size+0x1e0aa44>
    a840:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    a844:	0100003f 	tsteq	r0, pc, lsr r0
    a848:	052c09fc 	streq	r0, [ip, #-2556]!	; 0xfffff604
    a84c:	91020000 	mrsls	r0, (UNDEF: 2)
    a850:	3b2e156c 	blcc	b8fe08 <__Stack_Size+0xb8fc08>
    a854:	fc010000 	stc2	0, cr0, [r1], {-0}
    a858:	00004509 	andeq	r4, r0, r9, lsl #10
    a85c:	6a910200 	bvs	fe44b064 <BootRAM+0xc63b805>
    a860:	000fe116 	andeq	lr, pc, r6, lsl r1	; <UNPREDICTABLE>
    a864:	09fe0100 	ldmibeq	lr!, {r8}^
    a868:	000000ba 	strheq	r0, [r0], -sl
    a86c:	00779102 	rsbseq	r9, r7, r2, lsl #2
    a870:	3dbe0114 	ldfccs	f0, [lr, #80]!	; 0x50
    a874:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    a878:	8c24010a 	stfhis	f0, [r4], #-40	; 0xffffffd8
    a87c:	8c460800 	mcrrhi	8, 0, r0, r6, cr0
    a880:	60340800 	eorsvs	r0, r4, r0, lsl #16
    a884:	b2010000 	andlt	r0, r1, #0
    a888:	1500001b 	strne	r0, [r0, #-27]	; 0xffffffe5
    a88c:	00003f49 	andeq	r3, r0, r9, asr #30
    a890:	2c0a2801 	stccs	8, cr2, [sl], {1}
    a894:	02000005 	andeq	r0, r0, #5
    a898:	2e157491 	cfcmpscs	r7, mvf5, mvf1
    a89c:	0100003b 	tsteq	r0, fp, lsr r0
    a8a0:	00450a28 	subeq	r0, r5, r8, lsr #20
    a8a4:	91020000 	mrsls	r0, (UNDEF: 2)
    a8a8:	01190072 	tsteq	r9, r2, ror r0
    a8ac:	00004111 	andeq	r4, r0, r1, lsl r1
    a8b0:	010a4801 	tsteq	sl, r1, lsl #16
    a8b4:	000000ba 	strheq	r0, [r0], -sl
    a8b8:	08008c48 	stmdaeq	r0, {r3, r6, sl, fp, pc}
    a8bc:	08008ca6 	stmdaeq	r0, {r1, r2, r5, r7, sl, fp, pc}
    a8c0:	0000606c 	andeq	r6, r0, ip, rrx
    a8c4:	001c1d01 	andseq	r1, ip, r1, lsl #26
    a8c8:	3f491500 	svccc	0x00491500
    a8cc:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    a8d0:	00052c0a 	andeq	r2, r5, sl, lsl #24
    a8d4:	6c910200 	lfmvs	f0, 4, [r1], {0}
    a8d8:	00425915 	subeq	r5, r2, r5, lsl r9
    a8dc:	0a480100 	beq	120ace4 <__Stack_Size+0x120aae4>
    a8e0:	00000045 	andeq	r0, r0, r5, asr #32
    a8e4:	166a9102 	strbtne	r9, [sl], -r2, lsl #2
    a8e8:	00000fe1 	andeq	r0, r0, r1, ror #31
    a8ec:	ba0a4a01 	blt	29d0f8 <__Stack_Size+0x29cef8>
    a8f0:	02000000 	andeq	r0, r0, #0
    a8f4:	e2167791 	ands	r7, r6, #38010880	; 0x2440000
    a8f8:	0100000f 	tsteq	r0, pc
    a8fc:	00450a4b 	subeq	r0, r5, fp, asr #20
    a900:	91020000 	mrsls	r0, (UNDEF: 2)
    a904:	23571674 	cmpcs	r7, #116, 12	; 0x7400000
    a908:	4b010000 	blmi	4a910 <__Stack_Size+0x4a710>
    a90c:	0000450a 	andeq	r4, r0, sl, lsl #10
    a910:	72910200 	addsvc	r0, r1, #0, 4
    a914:	44011400 	strmi	r1, [r1], #-1024	; 0xfffffc00
    a918:	01000043 	tsteq	r0, r3, asr #32
    a91c:	a8010a74 	stmdage	r1, {r2, r4, r5, r6, r9, fp}
    a920:	ca08008c 	bgt	20ab58 <__Stack_Size+0x20a958>
    a924:	a408008c 	strge	r0, [r8], #-140	; 0xffffff74
    a928:	01000060 	tsteq	r0, r0, rrx
    a92c:	00001c57 	andeq	r1, r0, r7, asr ip
    a930:	003f4915 	eorseq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    a934:	0a740100 	beq	1d0ad3c <__Stack_Size+0x1d0ab3c>
    a938:	0000052c 	andeq	r0, r0, ip, lsr #10
    a93c:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    a940:	00004259 	andeq	r4, r0, r9, asr r2
    a944:	450a7401 	strmi	r7, [sl, #-1025]	; 0xfffffbff
    a948:	02000000 	andeq	r0, r0, #0
    a94c:	1a007291 	bne	27398 <__Stack_Size+0x27198>
    a950:	00003e6b 	andeq	r3, r0, fp, ror #28
    a954:	010a8d01 	tsteq	sl, r1, lsl #26
    a958:	08008ccc 	stmdaeq	r0, {r2, r3, r6, r7, sl, fp, pc}
    a95c:	08008da8 	stmdaeq	r0, {r3, r5, r7, r8, sl, fp, pc}
    a960:	000060dc 	ldrdeq	r6, [r0], -ip
    a964:	001ccc01 	andseq	ip, ip, r1, lsl #24
    a968:	3f491500 	svccc	0x00491500
    a96c:	8d010000 	stchi	0, cr0, [r1, #-0]
    a970:	00052c0a 	andeq	r2, r5, sl, lsl #24
    a974:	6c910200 	lfmvs	f0, 4, [r1], {0}
    a978:	00418315 	subeq	r8, r1, r5, lsl r3
    a97c:	0a8d0100 	beq	fe34ad84 <BootRAM+0xc53b525>
    a980:	00000045 	andeq	r0, r0, r5, asr #32
    a984:	156a9102 	strbne	r9, [sl, #-258]!	; 0xfffffefe
    a988:	00003bf2 	strdeq	r3, [r0], -r2
    a98c:	450a8d01 	strmi	r8, [sl, #-3329]	; 0xfffff2ff
    a990:	02000000 	andeq	r0, r0, #0
    a994:	a2156891 	andsge	r6, r5, #9502720	; 0x910000
    a998:	0100003b 	tsteq	r0, fp, lsr r0
    a99c:	00450a8e 	subeq	r0, r5, lr, lsl #21
    a9a0:	91020000 	mrsls	r0, (UNDEF: 2)
    a9a4:	3b791666 	blcc	1e50344 <__Stack_Size+0x1e50144>
    a9a8:	90010000 	andls	r0, r1, r0
    a9ac:	0000450a 	andeq	r4, r0, sl, lsl #10
    a9b0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    a9b4:	003dfa16 	eorseq	pc, sp, r6, lsl sl	; <UNPREDICTABLE>
    a9b8:	0a900100 	beq	fe40adc0 <BootRAM+0xc5fb561>
    a9bc:	00000045 	andeq	r0, r0, r5, asr #32
    a9c0:	00769102 	rsbseq	r9, r6, r2, lsl #2
    a9c4:	00429d1a 	subeq	r9, r2, sl, lsl sp
    a9c8:	0abc0100 	beq	fef0add0 <BootRAM+0xd0fb571>
    a9cc:	008da801 	addeq	sl, sp, r1, lsl #16
    a9d0:	008ea008 	addeq	sl, lr, r8
    a9d4:	00611408 	rsbeq	r1, r1, r8, lsl #8
    a9d8:	1d500100 	ldfnee	f0, [r0, #-0]
    a9dc:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    a9e0:	0100003f 	tsteq	r0, pc, lsr r0
    a9e4:	052c0abc 	streq	r0, [ip, #-2748]!	; 0xfffff544
    a9e8:	91020000 	mrsls	r0, (UNDEF: 2)
    a9ec:	4183156c 	orrmi	r1, r3, ip, ror #10
    a9f0:	bc010000 	stclt	0, cr0, [r1], {-0}
    a9f4:	0000450a 	andeq	r4, r0, sl, lsl #10
    a9f8:	6a910200 	bvs	fe44b200 <BootRAM+0xc63b9a1>
    a9fc:	003bf215 	eorseq	pc, fp, r5, lsl r2	; <UNPREDICTABLE>
    aa00:	0abc0100 	beq	fef0ae08 <BootRAM+0xd0fb5a9>
    aa04:	00000045 	andeq	r0, r0, r5, asr #32
    aa08:	15689102 	strbne	r9, [r8, #-258]!	; 0xfffffefe
    aa0c:	00003ba2 	andeq	r3, r0, r2, lsr #23
    aa10:	450abd01 	strmi	fp, [sl, #-3329]	; 0xfffff2ff
    aa14:	02000000 	andeq	r0, r0, #0
    aa18:	79166691 	ldmdbvc	r6, {r0, r4, r7, r9, sl, sp, lr}
    aa1c:	0100003b 	tsteq	r0, fp, lsr r0
    aa20:	00450abf 	strheq	r0, [r5], #-175	; 0xffffff51
    aa24:	91020000 	mrsls	r0, (UNDEF: 2)
    aa28:	3dfa1674 	ldclcc	6, cr1, [sl, #464]!	; 0x1d0
    aa2c:	bf010000 	svclt	0x00010000
    aa30:	0000450a 	andeq	r4, r0, sl, lsl #10
    aa34:	76910200 	ldrvc	r0, [r1], r0, lsl #4
    aa38:	706d7418 	rsbvc	r7, sp, r8, lsl r4
    aa3c:	0abf0100 	beq	fefcae44 <BootRAM+0xd1bb5e5>
    aa40:	00000045 	andeq	r0, r0, r5, asr #32
    aa44:	00729102 	rsbseq	r9, r2, r2, lsl #2
    aa48:	003faf1a 	eorseq	sl, pc, sl, lsl pc	; <UNPREDICTABLE>
    aa4c:	0aed0100 	beq	ffb4ae54 <BootRAM+0xdd3b5f5>
    aa50:	008ea001 	addeq	sl, lr, r1
    aa54:	008f8808 	addeq	r8, pc, r8, lsl #16
    aa58:	00614c08 	rsbeq	r4, r1, r8, lsl #24
    aa5c:	1dd40100 	ldfnee	f0, [r4]
    aa60:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    aa64:	0100003f 	tsteq	r0, pc, lsr r0
    aa68:	052c0aed 	streq	r0, [ip, #-2797]!	; 0xfffff513
    aa6c:	91020000 	mrsls	r0, (UNDEF: 2)
    aa70:	4183156c 	orrmi	r1, r3, ip, ror #10
    aa74:	ed010000 	stc	0, cr0, [r1, #-0]
    aa78:	0000450a 	andeq	r4, r0, sl, lsl #10
    aa7c:	6a910200 	bvs	fe44b284 <BootRAM+0xc63ba25>
    aa80:	003bf215 	eorseq	pc, fp, r5, lsl r2	; <UNPREDICTABLE>
    aa84:	0aed0100 	beq	ffb4ae8c <BootRAM+0xdd3b62d>
    aa88:	00000045 	andeq	r0, r0, r5, asr #32
    aa8c:	15689102 	strbne	r9, [r8, #-258]!	; 0xfffffefe
    aa90:	00003ba2 	andeq	r3, r0, r2, lsr #23
    aa94:	450aee01 	strmi	lr, [sl, #-3585]	; 0xfffff1ff
    aa98:	02000000 	andeq	r0, r0, #0
    aa9c:	82166691 	andshi	r6, r6, #152043520	; 0x9100000
    aaa0:	0100003b 	tsteq	r0, fp, lsr r0
    aaa4:	00450af0 	strdeq	r0, [r5], #-160	; 0xffffff60
    aaa8:	91020000 	mrsls	r0, (UNDEF: 2)
    aaac:	3dfa1674 	ldclcc	6, cr1, [sl, #464]!	; 0x1d0
    aab0:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
    aab4:	0000450a 	andeq	r4, r0, sl, lsl #10
    aab8:	76910200 	ldrvc	r0, [r1], r0, lsl #4
    aabc:	706d7418 	rsbvc	r7, sp, r8, lsl r4
    aac0:	0af00100 	beq	ffc0aec8 <BootRAM+0xddfb669>
    aac4:	00000045 	andeq	r0, r0, r5, asr #32
    aac8:	00729102 	rsbseq	r9, r2, r2, lsl #2
    aacc:	003e3f1a 	eorseq	r3, lr, sl, lsl pc
    aad0:	0b1d0100 	bleq	74aed8 <__Stack_Size+0x74acd8>
    aad4:	008f8801 	addeq	r8, pc, r1, lsl #16
    aad8:	00908808 	addseq	r8, r0, r8, lsl #16
    aadc:	00618408 	rsbeq	r8, r1, r8, lsl #8
    aae0:	1e580100 	rdfnee	f0, f0, f0
    aae4:	49150000 	ldmdbmi	r5, {}	; <UNPREDICTABLE>
    aae8:	0100003f 	tsteq	r0, pc, lsr r0
    aaec:	052c0b1d 	streq	r0, [ip, #-2845]!	; 0xfffff4e3
    aaf0:	91020000 	mrsls	r0, (UNDEF: 2)
    aaf4:	4183156c 	orrmi	r1, r3, ip, ror #10
    aaf8:	1d010000 	stcne	0, cr0, [r1, #-0]
    aafc:	0000450b 	andeq	r4, r0, fp, lsl #10
    ab00:	6a910200 	bvs	fe44b308 <BootRAM+0xc63baa9>
    ab04:	003bf215 	eorseq	pc, fp, r5, lsl r2	; <UNPREDICTABLE>
    ab08:	0b1d0100 	bleq	74af10 <__Stack_Size+0x74ad10>
    ab0c:	00000045 	andeq	r0, r0, r5, asr #32
    ab10:	15689102 	strbne	r9, [r8, #-258]!	; 0xfffffefe
    ab14:	00003ba2 	andeq	r3, r0, r2, lsr #23
    ab18:	450b1e01 	strmi	r1, [fp, #-3585]	; 0xfffff1ff
    ab1c:	02000000 	andeq	r0, r0, #0
    ab20:	82166691 	andshi	r6, r6, #152043520	; 0x9100000
    ab24:	0100003b 	tsteq	r0, fp, lsr r0
    ab28:	00450b20 	subeq	r0, r5, r0, lsr #22
    ab2c:	91020000 	mrsls	r0, (UNDEF: 2)
    ab30:	3dfa1674 	ldclcc	6, cr1, [sl, #464]!	; 0x1d0
    ab34:	20010000 	andcs	r0, r1, r0
    ab38:	0000450b 	andeq	r4, r0, fp, lsl #10
    ab3c:	76910200 	ldrvc	r0, [r1], r0, lsl #4
    ab40:	706d7418 	rsbvc	r7, sp, r8, lsl r4
    ab44:	0b200100 	bleq	80af4c <__Stack_Size+0x80ad4c>
    ab48:	00000045 	andeq	r0, r0, r5, asr #32
    ab4c:	00729102 	rsbseq	r9, r2, r2, lsl #2
    ab50:	0002641b 	andeq	r6, r2, fp, lsl r4
    ab54:	06ce0500 	strbeq	r0, [lr], r0, lsl #10
    ab58:	00001e66 	andeq	r1, r0, r6, ror #28
    ab5c:	7e050101 	adfvcs	f0, f5, f1
    ab60:	00000000 	andeq	r0, r0, r0
    ab64:	00000a7e 	andeq	r0, r0, lr, ror sl
    ab68:	20b30002 	adcscs	r0, r3, r2
    ab6c:	01040000 	mrseq	r0, (UNDEF: 4)
    ab70:	00000165 	andeq	r0, r0, r5, ror #2
    ab74:	00469101 	subeq	r9, r6, r1, lsl #2
    ab78:	0000ba00 	andeq	fp, r0, r0, lsl #20
    ab7c:	00908800 	addseq	r8, r0, r0, lsl #16
    ab80:	009a2208 	addseq	r2, sl, r8, lsl #4
    ab84:	00295b08 	eoreq	r5, r9, r8, lsl #22
    ab88:	06010200 	streq	r0, [r1], -r0, lsl #4
    ab8c:	000000a0 	andeq	r0, r0, r0, lsr #1
    ab90:	00011c03 	andeq	r1, r1, r3, lsl #24
    ab94:	372a0200 	strcc	r0, [sl, -r0, lsl #4]!
    ab98:	02000000 	andeq	r0, r0, #0
    ab9c:	009e0801 	addseq	r0, lr, r1, lsl #16
    aba0:	02020000 	andeq	r0, r2, #0
    aba4:	00018605 	andeq	r8, r1, r5, lsl #12
    aba8:	01900300 	orrseq	r0, r0, r0, lsl #6
    abac:	36020000 	strcc	r0, [r2], -r0
    abb0:	00000050 	andeq	r0, r0, r0, asr r0
    abb4:	dc070202 	sfmle	f0, 4, [r7], {2}
    abb8:	02000000 	andeq	r0, r0, #0
    abbc:	01480504 	cmpeq	r8, r4, lsl #10
    abc0:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    abc4:	02000001 	andeq	r0, r0, #1
    abc8:	00006950 	andeq	r6, r0, r0, asr r9
    abcc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    abd0:	0000010a 	andeq	r0, r0, sl, lsl #2
    abd4:	43050802 	movwmi	r0, #22530	; 0x5802
    abd8:	02000001 	andeq	r0, r0, #1
    abdc:	01050708 	tsteq	r5, r8, lsl #14
    abe0:	04040000 	streq	r0, [r4], #-0
    abe4:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    abe8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    abec:	0000010f 	andeq	r0, r0, pc, lsl #2
    abf0:	b8070402 	stmdalt	r7, {r1, sl}
    abf4:	05000002 	streq	r0, [r0, #-2]
    abf8:	00000045 	andeq	r0, r0, r5, asr #32
    abfc:	36317506 	ldrtcc	r7, [r1], -r6, lsl #10
    ac00:	01f80300 	mvnseq	r0, r0, lsl #6
    ac04:	00000045 	andeq	r0, r0, r5, asr #32
    ac08:	07030107 	streq	r0, [r3, -r7, lsl #2]
    ac0c:	0000ba02 	andeq	fp, r0, r2, lsl #20
    ac10:	25d80800 	ldrbcs	r0, [r8, #2048]	; 0x800
    ac14:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    ac18:	00544553 	subseq	r4, r4, r3, asr r5
    ac1c:	910a0001 	tstls	sl, r1
    ac20:	03000019 	movweq	r0, #25
    ac24:	00a40207 	adceq	r0, r4, r7, lsl #4
    ac28:	180a0000 	stmdane	sl, {}	; <UNPREDICTABLE>
    ac2c:	03000012 	movweq	r0, #18
    ac30:	00a40207 	adceq	r0, r4, r7, lsl #4
    ac34:	01070000 	mrseq	r0, (UNDEF: 7)
    ac38:	e8020903 	stmda	r2, {r0, r1, r8, fp}
    ac3c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    ac40:	00000316 	andeq	r0, r0, r6, lsl r3
    ac44:	024c0800 	subeq	r0, ip, #0, 16
    ac48:	00010000 	andeq	r0, r1, r0
    ac4c:	0005160a 	andeq	r1, r5, sl, lsl #12
    ac50:	02090300 	andeq	r0, r9, #0, 6
    ac54:	000000d2 	ldrdeq	r0, [r0], -r2
    ac58:	d2031c0b 	andle	r1, r3, #2816	; 0xb00
    ac5c:	0001ce04 	andeq	ip, r1, r4, lsl #28
    ac60:	52530c00 	subspl	r0, r3, #0, 24
    ac64:	04d40300 	ldrbeq	r0, [r4], #768	; 0x300
    ac68:	00000093 	muleq	r0, r3, r0
    ac6c:	0d002302 	stceq	3, cr2, [r0, #-8]
    ac70:	000003d7 	ldrdeq	r0, [r0], -r7
    ac74:	4504d503 	strmi	sp, [r4, #-1283]	; 0xfffffafd
    ac78:	02000000 	andeq	r0, r0, #0
    ac7c:	440c0223 	strmi	r0, [ip], #-547	; 0xfffffddd
    ac80:	d6030052 			; <UNDEFINED> instruction: 0xd6030052
    ac84:	00009304 	andeq	r9, r0, r4, lsl #6
    ac88:	04230200 	strteq	r0, [r3], #-512	; 0xfffffe00
    ac8c:	000c6b0d 	andeq	r6, ip, sp, lsl #22
    ac90:	04d70300 	ldrbeq	r0, [r7], #768	; 0x300
    ac94:	00000045 	andeq	r0, r0, r5, asr #32
    ac98:	0c062302 	stceq	3, cr2, [r6], {2}
    ac9c:	00525242 	subseq	r5, r2, r2, asr #4
    aca0:	9304d803 	movwls	sp, #18435	; 0x4803
    aca4:	02000000 	andeq	r0, r0, #0
    aca8:	cc0d0823 	stcgt	8, cr0, [sp], {35}	; 0x23
    acac:	03000004 	movweq	r0, #4
    acb0:	004504d9 	ldrdeq	r0, [r5], #-73	; 0xffffffb7
    acb4:	23020000 	movwcs	r0, #8192	; 0x2000
    acb8:	52430c0a 	subpl	r0, r3, #2560	; 0xa00
    acbc:	da030031 	ble	cad88 <__Stack_Size+0xcab88>
    acc0:	00009304 	andeq	r9, r0, r4, lsl #6
    acc4:	0c230200 	sfmeq	f0, 4, [r3], #-0
    acc8:	0004d60d 	andeq	sp, r4, sp, lsl #12
    accc:	04db0300 	ldrbeq	r0, [fp], #768	; 0x300
    acd0:	00000045 	andeq	r0, r0, r5, asr #32
    acd4:	0c0e2302 	stceq	3, cr2, [lr], {2}
    acd8:	00325243 	eorseq	r5, r2, r3, asr #4
    acdc:	9304dc03 	movwls	sp, #19459	; 0x4c03
    ace0:	02000000 	andeq	r0, r0, #0
    ace4:	e00d1023 	and	r1, sp, r3, lsr #32
    ace8:	03000004 	movweq	r0, #4
    acec:	004504dd 	ldrdeq	r0, [r5], #-77	; 0xffffffb3
    acf0:	23020000 	movwcs	r0, #8192	; 0x2000
    acf4:	52430c12 	subpl	r0, r3, #4608	; 0x1200
    acf8:	de030033 	mcrle	0, 0, r0, cr3, cr3, {1}
    acfc:	00009304 	andeq	r9, r0, r4, lsl #6
    ad00:	14230200 	strtne	r0, [r3], #-512	; 0xfffffe00
    ad04:	0004ea0d 	andeq	lr, r4, sp, lsl #20
    ad08:	04df0300 	ldrbeq	r0, [pc], #768	; ad10 <__Stack_Size+0xab10>
    ad0c:	00000045 	andeq	r0, r0, r5, asr #32
    ad10:	0d162302 	ldceq	3, cr2, [r6, #-8]
    ad14:	00004587 	andeq	r4, r0, r7, lsl #11
    ad18:	9304e003 	movwls	lr, #16387	; 0x4003
    ad1c:	02000000 	andeq	r0, r0, #0
    ad20:	750d1823 	strvc	r1, [sp, #-2083]	; 0xfffff7dd
    ad24:	0300000c 	movweq	r0, #12
    ad28:	004504e1 	subeq	r0, r5, r1, ror #9
    ad2c:	23020000 	movwcs	r0, #8192	; 0x2000
    ad30:	db0a001a 	blle	28ada0 <__Stack_Size+0x28aba0>
    ad34:	03000045 	movweq	r0, #69	; 0x45
    ad38:	00f404e2 	rscseq	r0, r4, r2, ror #9
    ad3c:	140e0000 	strne	r0, [lr], #-0
    ad40:	02292e04 	eoreq	r2, r9, #4, 28	; 0x40
    ad44:	920f0000 	andls	r0, pc, #0
    ad48:	0400002a 	streq	r0, [r0], #-42	; 0xffffffd6
    ad4c:	00005e30 	andeq	r5, r0, r0, lsr lr
    ad50:	00230200 	eoreq	r0, r3, r0, lsl #4
    ad54:	0028450f 	eoreq	r4, r8, pc, lsl #10
    ad58:	5e310400 	cfabsspl	mvf0, mvf1
    ad5c:	02000000 	andeq	r0, r0, #0
    ad60:	0a0f0423 	beq	3cbdf4 <__Stack_Size+0x3cbbf4>
    ad64:	0400002b 	streq	r0, [r0], #-43	; 0xffffffd5
    ad68:	00005e32 	andeq	r5, r0, r2, lsr lr
    ad6c:	08230200 	stmdaeq	r3!, {r9}
    ad70:	002b250f 	eoreq	r2, fp, pc, lsl #10
    ad74:	5e330400 	cfabsspl	mvf0, mvf3
    ad78:	02000000 	andeq	r0, r0, #0
    ad7c:	620f0c23 	andvs	r0, pc, #8960	; 0x2300
    ad80:	0400002a 	streq	r0, [r0], #-42	; 0xffffffd6
    ad84:	00005e34 	andeq	r5, r0, r4, lsr lr
    ad88:	10230200 	eorne	r0, r3, r0, lsl #4
    ad8c:	28b00300 	ldmcs	r0!, {r8, r9}
    ad90:	35040000 	strcc	r0, [r4, #-0]
    ad94:	000001da 	ldrdeq	r0, [r0], -sl
    ad98:	3205100e 	andcc	r1, r5, #14
    ad9c:	00000291 	muleq	r0, r1, r2
    ada0:	0046730f 	subeq	r7, r6, pc, lsl #6
    ada4:	5e340500 	cfabs32pl	mvfx0, mvfx4
    ada8:	02000000 	andeq	r0, r0, #0
    adac:	470f0023 	strmi	r0, [pc, -r3, lsr #32]
    adb0:	05000046 	streq	r0, [r0, #-70]	; 0xffffffba
    adb4:	00004539 	andeq	r4, r0, r9, lsr r5
    adb8:	04230200 	strteq	r0, [r3], #-512	; 0xfffffe00
    adbc:	0049360f 	subeq	r3, r9, pc, lsl #12
    adc0:	453c0500 	ldrmi	r0, [ip, #-1280]!	; 0xfffffb00
    adc4:	02000000 	andeq	r0, r0, #0
    adc8:	e90f0623 	stmdb	pc, {r0, r1, r5, r9, sl}	; <UNPREDICTABLE>
    adcc:	05000045 	streq	r0, [r0, #-69]	; 0xffffffbb
    add0:	0000453f 	andeq	r4, r0, pc, lsr r5
    add4:	08230200 	stmdaeq	r3!, {r9}
    add8:	0047f40f 	subeq	pc, r7, pc, lsl #8
    addc:	45460500 	strbmi	r0, [r6, #-1280]	; 0xfffffb00
    ade0:	02000000 	andeq	r0, r0, #0
    ade4:	da0f0a23 	ble	3cd678 <__Stack_Size+0x3cd478>
    ade8:	05000047 	streq	r0, [r0, #-71]	; 0xffffffb9
    adec:	00004549 	andeq	r4, r0, r9, asr #10
    adf0:	0c230200 	sfmeq	f0, 4, [r3], #-0
    adf4:	47ab0300 	strmi	r0, [fp, r0, lsl #6]!
    adf8:	4c050000 	stcmi	0, cr0, [r5], {-0}
    adfc:	00000234 	andeq	r0, r0, r4, lsr r2
    ae00:	5205080e 	andpl	r0, r5, #917504	; 0xe0000
    ae04:	000002dd 	ldrdeq	r0, [r0], -sp
    ae08:	0048580f 	subeq	r5, r8, pc, lsl #16
    ae0c:	45550500 	ldrbmi	r0, [r5, #-1280]	; 0xfffffb00
    ae10:	02000000 	andeq	r0, r0, #0
    ae14:	550f0023 	strpl	r0, [pc, #-35]	; adf9 <__Stack_Size+0xabf9>
    ae18:	05000049 	streq	r0, [r0, #-73]	; 0xffffffb7
    ae1c:	00004558 	andeq	r4, r0, r8, asr r5
    ae20:	02230200 	eoreq	r0, r3, #0, 4
    ae24:	00457c0f 	subeq	r7, r5, pc, lsl #24
    ae28:	455b0500 	ldrbmi	r0, [fp, #-1280]	; 0xfffffb00
    ae2c:	02000000 	andeq	r0, r0, #0
    ae30:	650f0423 	strvs	r0, [pc, #-1059]	; aa15 <__Stack_Size+0xa815>
    ae34:	05000046 	streq	r0, [r0, #-70]	; 0xffffffba
    ae38:	0000455e 	andeq	r4, r0, lr, asr r5
    ae3c:	06230200 	strteq	r0, [r3], -r0, lsl #4
    ae40:	45f60300 	ldrbmi	r0, [r6, #768]!	; 0x300
    ae44:	61050000 	mrsvs	r0, (UNDEF: 5)
    ae48:	0000029c 	muleq	r0, ip, r2
    ae4c:	47160110 			; <UNDEFINED> instruction: 0x47160110
    ae50:	82010000 	andhi	r0, r1, #0
    ae54:	00908801 	addseq	r8, r0, r1, lsl #16
    ae58:	00915408 	addseq	r5, r1, r8, lsl #8
    ae5c:	0061bc08 	rsbeq	fp, r1, r8, lsl #24
    ae60:	03110100 	tsteq	r1, #0, 2
    ae64:	cc110000 	ldcgt	0, cr0, [r1], {-0}
    ae68:	01000047 	tsteq	r0, r7, asr #32
    ae6c:	00031182 	andeq	r1, r3, r2, lsl #3
    ae70:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    ae74:	ce041200 	cdpgt	2, 0, cr1, cr4, cr0, {0}
    ae78:	10000001 	andne	r0, r0, r1
    ae7c:	00459f01 	subeq	r9, r5, r1, lsl #30
    ae80:	01b00100 	lslseq	r0, r0, #2
    ae84:	08009154 	stmdaeq	r0, {r2, r4, r6, r8, ip, pc}
    ae88:	080092f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, ip, pc}
    ae8c:	000061f4 	strdeq	r6, [r0], -r4
    ae90:	0003a201 	andeq	sl, r3, r1, lsl #4
    ae94:	47cc1100 	strbmi	r1, [ip, r0, lsl #2]
    ae98:	b0010000 	andlt	r0, r1, r0
    ae9c:	00000311 	andeq	r0, r0, r1, lsl r3
    aea0:	114c9102 	cmpne	ip, r2, lsl #2
    aea4:	000047ff 	strdeq	r4, [r0], -pc	; <UNPREDICTABLE>
    aea8:	03a2b001 			; <UNDEFINED> instruction: 0x03a2b001
    aeac:	91020000 	mrsls	r0, (UNDEF: 2)
    aeb0:	07c31348 	strbeq	r1, [r3, r8, asr #6]
    aeb4:	b2010000 	andlt	r0, r1, #0
    aeb8:	0000005e 	andeq	r0, r0, lr, asr r0
    aebc:	13749102 	cmnne	r4, #-2147483648	; 0x80000000
    aec0:	000046b9 			; <UNDEFINED> instruction: 0x000046b9
    aec4:	005eb201 	subseq	fp, lr, r1, lsl #4
    aec8:	91020000 	mrsls	r0, (UNDEF: 2)
    aecc:	456d1370 	strbmi	r1, [sp, #-880]!	; 0xfffffc90
    aed0:	b3010000 	movwlt	r0, #4096	; 0x1000
    aed4:	0000005e 	andeq	r0, r0, lr, asr r0
    aed8:	136c9102 	cmnne	ip, #-2147483648	; 0x80000000
    aedc:	00004897 	muleq	r0, r7, r8
    aee0:	005eb401 	subseq	fp, lr, r1, lsl #8
    aee4:	91020000 	mrsls	r0, (UNDEF: 2)
    aee8:	475c1368 	ldrbmi	r1, [ip, -r8, ror #6]
    aeec:	b5010000 	strlt	r0, [r1, #-0]
    aef0:	0000005e 	andeq	r0, r0, lr, asr r0
    aef4:	13649102 	cmnne	r4, #-2147483648	; 0x80000000
    aef8:	000048f0 	strdeq	r4, [r0], -r0
    aefc:	0229b601 	eoreq	fp, r9, #1048576	; 0x100000
    af00:	91020000 	mrsls	r0, (UNDEF: 2)
    af04:	04120050 	ldreq	r0, [r2], #-80	; 0xffffffb0
    af08:	00000291 	muleq	r0, r1, r2
    af0c:	49690114 	stmdbmi	r9!, {r2, r4, r8}^
    af10:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    af14:	92f00101 	rscsls	r0, r0, #1073741824	; 0x40000000
    af18:	93320800 	teqls	r2, #0, 16
    af1c:	622c0800 	eorvs	r0, ip, #0, 16
    af20:	d3010000 	movwle	r0, #4096	; 0x1000
    af24:	15000003 	strne	r0, [r0, #-3]
    af28:	000047ff 	strdeq	r4, [r0], -pc	; <UNPREDICTABLE>
    af2c:	a2011901 	andge	r1, r1, #16384	; 0x4000
    af30:	02000003 	andeq	r0, r0, #3
    af34:	14007491 	strne	r7, [r0], #-1169	; 0xfffffb6f
    af38:	00490101 	subeq	r0, r9, r1, lsl #2
    af3c:	012e0100 	teqeq	lr, r0, lsl #2
    af40:	00933401 	addseq	r3, r3, r1, lsl #8
    af44:	00938a08 	addseq	r8, r3, r8, lsl #20
    af48:	00626408 	rsbeq	r6, r2, r8, lsl #8
    af4c:	041c0100 	ldreq	r0, [ip], #-256	; 0xffffff00
    af50:	cc150000 	ldcgt	0, cr0, [r5], {-0}
    af54:	01000047 	tsteq	r0, r7, asr #32
    af58:	0311012e 	tsteq	r1, #-2147483637	; 0x8000000b
    af5c:	91020000 	mrsls	r0, (UNDEF: 2)
    af60:	4723156c 	strmi	r1, [r3, -ip, ror #10]!
    af64:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    af68:	00041c01 	andeq	r1, r4, r1, lsl #24
    af6c:	68910200 	ldmvs	r1, {r9}
    af70:	0007c316 	andeq	ip, r7, r6, lsl r3
    af74:	01300100 	teqeq	r0, r0, lsl #2
    af78:	0000005e 	andeq	r0, r0, lr, asr r0
    af7c:	00749102 	rsbseq	r9, r4, r2, lsl #2
    af80:	02dd0412 	sbcseq	r0, sp, #301989888	; 0x12000000
    af84:	01140000 	tsteq	r4, r0
    af88:	00004746 	andeq	r4, r0, r6, asr #14
    af8c:	01014d01 	tsteq	r1, r1, lsl #26
    af90:	0800938c 	stmdaeq	r0, {r2, r3, r7, r8, r9, ip, pc}
    af94:	080093be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, ip, pc}
    af98:	0000629c 	muleq	r0, ip, r2
    af9c:	00044d01 	andeq	r4, r4, r1, lsl #26
    afa0:	47231500 	strmi	r1, [r3, -r0, lsl #10]!
    afa4:	4d010000 	stcmi	0, cr0, [r1, #-0]
    afa8:	00041c01 	andeq	r1, r4, r1, lsl #24
    afac:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    afb0:	0d011400 	cfstrseq	mvf1, [r1, #-0]
    afb4:	01000046 	tsteq	r0, r6, asr #32
    afb8:	c001015f 	andgt	r0, r1, pc, asr r1
    afbc:	fe080093 	mcr2	0, 0, r0, cr8, cr3, {4}
    afc0:	d4080093 	strle	r0, [r8], #-147	; 0xffffff6d
    afc4:	01000062 	tsteq	r0, r2, rrx
    afc8:	00000487 	andeq	r0, r0, r7, lsl #9
    afcc:	0047cc15 	subeq	ip, r7, r5, lsl ip
    afd0:	015f0100 	cmpeq	pc, r0, lsl #2
    afd4:	00000311 	andeq	r0, r0, r1, lsl r3
    afd8:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    afdc:	000003f4 	strdeq	r0, [r0], -r4
    afe0:	e8015f01 	stmda	r1, {r0, r8, r9, sl, fp, ip, lr}
    afe4:	02000000 	andeq	r0, r0, #0
    afe8:	14007391 	strne	r7, [r0], #-913	; 0xfffffc6f
    afec:	0047bd01 	subeq	fp, r7, r1, lsl #26
    aff0:	01840100 	orreq	r0, r4, r0, lsl #2
    aff4:	00940001 	addseq	r0, r4, r1
    aff8:	0094a208 	addseq	sl, r4, r8, lsl #4
    affc:	00630c08 	rsbeq	r0, r3, r8, lsl #24
    b000:	050c0100 	streq	r0, [ip, #-256]	; 0xffffff00
    b004:	cc150000 	ldcgt	0, cr0, [r5], {-0}
    b008:	01000047 	tsteq	r0, r7, asr #32
    b00c:	03110184 	tsteq	r1, #132, 2	; 0x21
    b010:	91020000 	mrsls	r0, (UNDEF: 2)
    b014:	48e71564 	stmiami	r7!, {r2, r5, r6, r8, sl, ip}^
    b018:	84010000 	strhi	r0, [r1], #-0
    b01c:	00004501 	andeq	r4, r0, r1, lsl #10
    b020:	62910200 	addsvs	r0, r1, #0, 4
    b024:	0003f415 	andeq	pc, r3, r5, lsl r4	; <UNPREDICTABLE>
    b028:	01840100 	orreq	r0, r4, r0, lsl #2
    b02c:	000000e8 	andeq	r0, r0, r8, ror #1
    b030:	16619102 	strbtne	r9, [r1], -r2, lsl #2
    b034:	00004960 	andeq	r4, r0, r0, ror #18
    b038:	5e018601 	cfmadd32pl	mvax0, mvfx8, mvfx1, mvfx1
    b03c:	02000000 	andeq	r0, r0, #0
    b040:	d4167091 	ldrle	r7, [r6], #-145	; 0xffffff6f
    b044:	01000047 	tsteq	r0, r7, asr #32
    b048:	005e0186 	subseq	r0, lr, r6, lsl #3
    b04c:	91020000 	mrsls	r0, (UNDEF: 2)
    b050:	0a3e166c 	beq	f90a08 <__Stack_Size+0xf90808>
    b054:	86010000 	strhi	r0, [r1], -r0
    b058:	00005e01 	andeq	r5, r0, r1, lsl #28
    b05c:	68910200 	ldmvs	r1, {r9}
    b060:	00475c16 	subeq	r5, r7, r6, lsl ip
    b064:	01870100 	orreq	r0, r7, r0, lsl #2
    b068:	0000005e 	andeq	r0, r0, lr, asr r0
    b06c:	00749102 	rsbseq	r9, r4, r2, lsl #2
    b070:	46580114 			; <UNDEFINED> instruction: 0x46580114
    b074:	c0010000 	andgt	r0, r1, r0
    b078:	94a40101 	strtls	r0, [r4], #257	; 0x101
    b07c:	94ec0800 	strbtls	r0, [ip], #2048	; 0x800
    b080:	63440800 	movtvs	r0, #18432	; 0x4800
    b084:	55010000 	strpl	r0, [r1, #-0]
    b088:	15000005 	strne	r0, [r0, #-5]
    b08c:	000047cc 	andeq	r4, r0, ip, asr #15
    b090:	1101c001 	tstne	r1, r1
    b094:	02000003 	andeq	r0, r0, #3
    b098:	39157491 	ldmdbcc	r5, {r0, r4, r7, sl, ip, sp, lr}
    b09c:	01000047 	tsteq	r0, r7, asr #32
    b0a0:	004501c0 	subeq	r0, r5, r0, asr #3
    b0a4:	91020000 	mrsls	r0, (UNDEF: 2)
    b0a8:	03f41572 	mvnseq	r1, #478150656	; 0x1c800000
    b0ac:	c0010000 	andgt	r0, r1, r0
    b0b0:	0000e801 	andeq	lr, r0, r1, lsl #16
    b0b4:	71910200 	orrsvc	r0, r1, r0, lsl #4
    b0b8:	77011400 	strvc	r1, [r1, -r0, lsl #8]
    b0bc:	01000047 	tsteq	r0, r7, asr #32
    b0c0:	ec0101dc 	stfs	f0, [r1], {220}	; 0xdc
    b0c4:	24080094 	strcs	r0, [r8], #-148	; 0xffffff6c
    b0c8:	7c080095 	stcvc	0, cr0, [r8], {149}	; 0x95
    b0cc:	01000063 	tsteq	r0, r3, rrx
    b0d0:	0000058f 	andeq	r0, r0, pc, lsl #11
    b0d4:	0047cc15 	subeq	ip, r7, r5, lsl ip
    b0d8:	01dc0100 	bicseq	r0, ip, r0, lsl #2
    b0dc:	00000311 	andeq	r0, r0, r1, lsl r3
    b0e0:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    b0e4:	00004810 	andeq	r4, r0, r0, lsl r8
    b0e8:	2c01dc01 	stccs	12, cr13, [r1], {1}
    b0ec:	02000000 	andeq	r0, r0, #0
    b0f0:	14007391 	strne	r7, [r0], #-913	; 0xfffffc6f
    b0f4:	00491101 	subeq	r1, r9, r1, lsl #2
    b0f8:	01f30100 	mvnseq	r0, r0, lsl #2
    b0fc:	00952401 	addseq	r2, r5, r1, lsl #8
    b100:	00955a08 	addseq	r5, r5, r8, lsl #20
    b104:	0063b408 	rsbeq	fp, r3, r8, lsl #8
    b108:	05c90100 	strbeq	r0, [r9, #256]	; 0x100
    b10c:	cc150000 	ldcgt	0, cr0, [r5], {-0}
    b110:	01000047 	tsteq	r0, r7, asr #32
    b114:	031101f3 	tsteq	r1, #-1073741764	; 0xc000003c
    b118:	91020000 	mrsls	r0, (UNDEF: 2)
    b11c:	463a1574 			; <UNDEFINED> instruction: 0x463a1574
    b120:	f3010000 	vhadd.u8	d0, d1, d0
    b124:	00004501 	andeq	r4, r0, r1, lsl #10
    b128:	72910200 	addsvc	r0, r1, #0, 4
    b12c:	64011400 	strvs	r1, [r1], #-1024	; 0xfffffc00
    b130:	01000048 	tsteq	r0, r8, asr #32
    b134:	5c010206 	sfmpl	f0, 4, [r1], {6}
    b138:	9a080095 	bls	20b394 <__Stack_Size+0x20b194>
    b13c:	ec080095 	stc	0, cr0, [r8], {149}	; 0x95
    b140:	01000063 	tsteq	r0, r3, rrx
    b144:	00000603 	andeq	r0, r0, r3, lsl #12
    b148:	0047cc15 	subeq	ip, r7, r5, lsl ip
    b14c:	02060100 	andeq	r0, r6, #0, 2
    b150:	00000311 	andeq	r0, r0, r1, lsl r3
    b154:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    b158:	000003f4 	strdeq	r0, [r0], -r4
    b15c:	e8020601 	stmda	r2, {r0, r9, sl}
    b160:	02000000 	andeq	r0, r0, #0
    b164:	14007391 	strne	r7, [r0], #-913	; 0xfffffc6f
    b168:	0046ea01 	subeq	lr, r6, r1, lsl #20
    b16c:	02230100 	eoreq	r0, r3, #0, 2
    b170:	00959c01 	addseq	r9, r5, r1, lsl #24
    b174:	0095d208 	addseq	sp, r5, r8, lsl #4
    b178:	00642408 	rsbeq	r2, r4, r8, lsl #8
    b17c:	063d0100 	ldrteq	r0, [sp], -r0, lsl #2
    b180:	cc150000 	ldcgt	0, cr0, [r5], {-0}
    b184:	01000047 	tsteq	r0, r7, asr #32
    b188:	03110223 	tsteq	r1, #805306370	; 0x30000002
    b18c:	91020000 	mrsls	r0, (UNDEF: 2)
    b190:	45aa1574 	strmi	r1, [sl, #1396]!	; 0x574
    b194:	23010000 	movwcs	r0, #4096	; 0x1000
    b198:	00004502 	andeq	r4, r0, r2, lsl #10
    b19c:	72910200 	addsvc	r0, r1, #0, 4
    b1a0:	8a011400 	bhi	501a8 <__Stack_Size+0x4ffa8>
    b1a4:	01000048 	tsteq	r0, r8, asr #32
    b1a8:	d4010236 	strle	r0, [r1], #-566	; 0xfffffdca
    b1ac:	12080095 	andne	r0, r8, #149	; 0x95
    b1b0:	5c080096 	stcpl	0, cr0, [r8], {150}	; 0x96
    b1b4:	01000064 	tsteq	r0, r4, rrx
    b1b8:	00000677 	andeq	r0, r0, r7, ror r6
    b1bc:	0047cc15 	subeq	ip, r7, r5, lsl ip
    b1c0:	02360100 	eorseq	r0, r6, #0, 2
    b1c4:	00000311 	andeq	r0, r0, r1, lsl r3
    b1c8:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    b1cc:	000003f4 	strdeq	r0, [r0], -r4
    b1d0:	e8023601 	stmda	r2, {r0, r9, sl, ip, sp}
    b1d4:	02000000 	andeq	r0, r0, #0
    b1d8:	14007391 	strne	r7, [r0], #-913	; 0xfffffc6f
    b1dc:	00461701 	subeq	r1, r6, r1, lsl #14
    b1e0:	02500100 	subseq	r0, r0, #0, 2
    b1e4:	00961401 	addseq	r1, r6, r1, lsl #8
    b1e8:	00963a08 	addseq	r3, r6, r8, lsl #20
    b1ec:	00649408 	rsbeq	r9, r4, r8, lsl #8
    b1f0:	06b10100 	ldrteq	r0, [r1], r0, lsl #2
    b1f4:	cc150000 	ldcgt	0, cr0, [r5], {-0}
    b1f8:	01000047 	tsteq	r0, r7, asr #32
    b1fc:	03110250 	tsteq	r1, #80, 4
    b200:	91020000 	mrsls	r0, (UNDEF: 2)
    b204:	16801574 			; <UNDEFINED> instruction: 0x16801574
    b208:	50010000 	andpl	r0, r1, r0
    b20c:	00004502 	andeq	r4, r0, r2, lsl #10
    b210:	72910200 	addsvc	r0, r1, #0, 4
    b214:	24011700 	strcs	r1, [r1], #-1792	; 0xfffff900
    b218:	01000049 	tsteq	r0, r9, asr #32
    b21c:	45010261 	strmi	r0, [r1, #-609]	; 0xfffffd9f
    b220:	3c000000 	stccc	0, cr0, [r0], {-0}
    b224:	60080096 	mulvs	r8, r6, r0
    b228:	cc080096 	stcgt	0, cr0, [r8], {150}	; 0x96
    b22c:	01000064 	tsteq	r0, r4, rrx
    b230:	000006e0 	andeq	r0, r0, r0, ror #13
    b234:	0047cc15 	subeq	ip, r7, r5, lsl ip
    b238:	02610100 	rsbeq	r0, r1, #0, 2
    b23c:	00000311 	andeq	r0, r0, r1, lsl r3
    b240:	00749102 	rsbseq	r9, r4, r2, lsl #2
    b244:	479b0114 			; <UNDEFINED> instruction: 0x479b0114
    b248:	71010000 	mrsvc	r0, (UNDEF: 1)
    b24c:	96600102 	strbtls	r0, [r0], -r2, lsl #2
    b250:	96820800 	strls	r0, [r2], r0, lsl #16
    b254:	65040800 	strvs	r0, [r4, #-2048]	; 0xfffff800
    b258:	0b010000 	bleq	4b260 <__Stack_Size+0x4b060>
    b25c:	15000007 	strne	r0, [r0, #-7]
    b260:	000047cc 	andeq	r4, r0, ip, asr #15
    b264:	11027101 	tstne	r2, r1, lsl #2
    b268:	02000003 	andeq	r0, r0, #3
    b26c:	14007491 	strne	r7, [r0], #-1169	; 0xfffffb6f
    b270:	00478801 	subeq	r8, r7, r1, lsl #16
    b274:	02810100 	addeq	r0, r1, #0, 2
    b278:	00968401 	addseq	r8, r6, r1, lsl #8
    b27c:	0096c008 	addseq	ip, r6, r8
    b280:	00653c08 	rsbeq	r3, r5, r8, lsl #24
    b284:	07450100 	strbeq	r0, [r5, -r0, lsl #2]
    b288:	cc150000 	ldcgt	0, cr0, [r5], {-0}
    b28c:	01000047 	tsteq	r0, r7, asr #32
    b290:	03110281 	tsteq	r1, #268435464	; 0x10000008
    b294:	91020000 	mrsls	r0, (UNDEF: 2)
    b298:	46da1574 			; <UNDEFINED> instruction: 0x46da1574
    b29c:	81010000 	mrshi	r0, (UNDEF: 1)
    b2a0:	00002c02 	andeq	r2, r0, r2, lsl #24
    b2a4:	73910200 	orrsvc	r0, r1, #0, 4
    b2a8:	8c011400 	cfstrshi	mvf1, [r1], {-0}
    b2ac:	01000045 	tsteq	r0, r5, asr #32
    b2b0:	c0010295 	mulgt	r1, r5, r2
    b2b4:	f8080096 			; <UNDEFINED> instruction: 0xf8080096
    b2b8:	74080096 	strvc	r0, [r8], #-150	; 0xffffff6a
    b2bc:	01000065 	tsteq	r0, r5, rrx
    b2c0:	0000077f 	andeq	r0, r0, pc, ror r7
    b2c4:	0047cc15 	subeq	ip, r7, r5, lsl ip
    b2c8:	02950100 	addseq	r0, r5, #0, 2
    b2cc:	00000311 	andeq	r0, r0, r1, lsl r3
    b2d0:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    b2d4:	00004945 	andeq	r4, r0, r5, asr #18
    b2d8:	2c029501 	cfstr32cs	mvfx9, [r2], {1}
    b2dc:	02000000 	andeq	r0, r0, #0
    b2e0:	14007391 	strne	r7, [r0], #-913	; 0xfffffc6f
    b2e4:	0048d401 	subeq	sp, r8, r1, lsl #8
    b2e8:	02a80100 	adceq	r0, r8, #0, 2
    b2ec:	0096f801 	addseq	pc, r6, r1, lsl #16
    b2f0:	00973608 	addseq	r3, r7, r8, lsl #12
    b2f4:	0065ac08 	rsbeq	sl, r5, r8, lsl #24
    b2f8:	07b90100 	ldreq	r0, [r9, r0, lsl #2]!
    b2fc:	cc150000 	ldcgt	0, cr0, [r5], {-0}
    b300:	01000047 	tsteq	r0, r7, asr #32
    b304:	031102a8 	tsteq	r1, #168, 4	; 0x8000000a
    b308:	91020000 	mrsls	r0, (UNDEF: 2)
    b30c:	03f41574 	mvnseq	r1, #116, 10	; 0x1d000000
    b310:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    b314:	0000e802 	andeq	lr, r0, r2, lsl #16
    b318:	73910200 	orrsvc	r0, r1, #0, 4
    b31c:	a9011400 	stmdbge	r1, {sl, ip}
    b320:	01000048 	tsteq	r0, r8, asr #32
    b324:	380102c1 	stmdacc	r1, {r0, r6, r7, r9}
    b328:	76080097 			; <UNDEFINED> instruction: 0x76080097
    b32c:	e4080097 	str	r0, [r8], #-151	; 0xffffff69
    b330:	01000065 	tsteq	r0, r5, rrx
    b334:	000007f3 	strdeq	r0, [r0], -r3
    b338:	0047cc15 	subeq	ip, r7, r5, lsl ip
    b33c:	02c10100 	sbceq	r0, r1, #0, 2
    b340:	00000311 	andeq	r0, r0, r1, lsl r3
    b344:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    b348:	000003f4 	strdeq	r0, [r0], -r4
    b34c:	e802c101 	stmda	r2, {r0, r8, lr, pc}
    b350:	02000000 	andeq	r0, r0, #0
    b354:	14007391 	strne	r7, [r0], #-913	; 0xfffffc6f
    b358:	00462601 	subeq	r2, r6, r1, lsl #12
    b35c:	02db0100 	sbcseq	r0, fp, #0, 2
    b360:	00977801 	addseq	r7, r7, r1, lsl #16
    b364:	0097b608 	addseq	fp, r7, r8, lsl #12
    b368:	00661c08 	rsbeq	r1, r6, r8, lsl #24
    b36c:	082d0100 	stmdaeq	sp!, {r8}
    b370:	cc150000 	ldcgt	0, cr0, [r5], {-0}
    b374:	01000047 	tsteq	r0, r7, asr #32
    b378:	031102db 	tsteq	r1, #-1342177267	; 0xb000000d
    b37c:	91020000 	mrsls	r0, (UNDEF: 2)
    b380:	03f41574 	mvnseq	r1, #116, 10	; 0x1d000000
    b384:	db010000 	blle	4b38c <__Stack_Size+0x4b18c>
    b388:	0000e802 	andeq	lr, r0, r2, lsl #16
    b38c:	73910200 	orrsvc	r0, r1, #0, 4
    b390:	1e011400 	cfcpysne	mvf1, mvf1
    b394:	01000048 	tsteq	r0, r8, asr #32
    b398:	b80102fa 	stmdalt	r1, {r1, r3, r4, r5, r6, r7, r9}
    b39c:	fe080097 	mcr2	0, 0, r0, cr8, cr7, {4}
    b3a0:	54080097 	strpl	r0, [r8], #-151	; 0xffffff69
    b3a4:	01000066 	tsteq	r0, r6, rrx
    b3a8:	00000867 	andeq	r0, r0, r7, ror #16
    b3ac:	0047cc15 	subeq	ip, r7, r5, lsl ip
    b3b0:	02fa0100 	rscseq	r0, sl, #0, 2
    b3b4:	00000311 	andeq	r0, r0, r1, lsl r3
    b3b8:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    b3bc:	000003f4 	strdeq	r0, [r0], -r4
    b3c0:	e802fa01 	stmda	r2, {r0, r9, fp, ip, sp, lr, pc}
    b3c4:	02000000 	andeq	r0, r0, #0
    b3c8:	14007391 	strne	r7, [r0], #-913	; 0xfffffc6f
    b3cc:	0045c501 	subeq	ip, r5, r1, lsl #10
    b3d0:	03150100 	tsteq	r5, #0, 2
    b3d4:	00980001 	addseq	r0, r8, r1
    b3d8:	00983e08 	addseq	r3, r8, r8, lsl #28
    b3dc:	00668c08 	rsbeq	r8, r6, r8, lsl #24
    b3e0:	08a10100 	stmiaeq	r1!, {r8}
    b3e4:	cc150000 	ldcgt	0, cr0, [r5], {-0}
    b3e8:	01000047 	tsteq	r0, r7, asr #32
    b3ec:	03110315 	tsteq	r1, #1409286144	; 0x54000000
    b3f0:	91020000 	mrsls	r0, (UNDEF: 2)
    b3f4:	03f41574 	mvnseq	r1, #116, 10	; 0x1d000000
    b3f8:	15010000 	strne	r0, [r1, #-0]
    b3fc:	0000e803 	andeq	lr, r0, r3, lsl #16
    b400:	73910200 	orrsvc	r0, r1, #0, 4
    b404:	47011400 	strmi	r1, [r1, -r0, lsl #8]
    b408:	01000048 	tsteq	r0, r8, asr #32
    b40c:	40010332 	andmi	r0, r1, r2, lsr r3
    b410:	76080098 			; <UNDEFINED> instruction: 0x76080098
    b414:	c4080098 	strgt	r0, [r8], #-152	; 0xffffff68
    b418:	01000066 	tsteq	r0, r6, rrx
    b41c:	000008db 	ldrdeq	r0, [r0], -fp
    b420:	0047cc15 	subeq	ip, r7, r5, lsl ip
    b424:	03320100 	teqeq	r2, #0, 2
    b428:	00000311 	andeq	r0, r0, r1, lsl r3
    b42c:	15749102 	ldrbne	r9, [r4, #-258]!	; 0xfffffefe
    b430:	00004682 	andeq	r4, r0, r2, lsl #13
    b434:	45033201 	strmi	r3, [r3, #-513]	; 0xfffffdff
    b438:	02000000 	andeq	r0, r0, #0
    b43c:	14007291 	strne	r7, [r0], #-657	; 0xfffffd6f
    b440:	00487c01 	subeq	r7, r8, r1, lsl #24
    b444:	03450100 	movteq	r0, #20736	; 0x5100
    b448:	00987801 	addseq	r7, r8, r1, lsl #16
    b44c:	0098b608 	addseq	fp, r8, r8, lsl #12
    b450:	0066fc08 	rsbeq	pc, r6, r8, lsl #24
    b454:	09150100 	ldmdbeq	r5, {r8}
    b458:	cc150000 	ldcgt	0, cr0, [r5], {-0}
    b45c:	01000047 	tsteq	r0, r7, asr #32
    b460:	03110345 	tsteq	r1, #335544321	; 0x14000001
    b464:	91020000 	mrsls	r0, (UNDEF: 2)
    b468:	03f41574 	mvnseq	r1, #116, 10	; 0x1d000000
    b46c:	45010000 	strmi	r0, [r1, #-0]
    b470:	0000e803 	andeq	lr, r0, r3, lsl #16
    b474:	73910200 	orrsvc	r0, r1, #0, 4
    b478:	c0011700 	andgt	r1, r1, r0, lsl #14
    b47c:	01000048 	tsteq	r0, r8, asr #32
    b480:	ba01036a 	blt	4c230 <__Stack_Size+0x4c030>
    b484:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    b488:	f6080098 			; <UNDEFINED> instruction: 0xf6080098
    b48c:	34080098 	strcc	r0, [r8], #-152	; 0xffffff68
    b490:	01000067 	tsteq	r0, r7, rrx
    b494:	00000962 	andeq	r0, r0, r2, ror #18
    b498:	0047cc15 	subeq	ip, r7, r5, lsl ip
    b49c:	036a0100 	cmneq	sl, #0, 2
    b4a0:	00000311 	andeq	r0, r0, r1, lsl r3
    b4a4:	156c9102 	strbne	r9, [ip, #-258]!	; 0xfffffefe
    b4a8:	0000470b 	andeq	r4, r0, fp, lsl #14
    b4ac:	45036a01 	strmi	r6, [r3, #-2561]	; 0xfffff5ff
    b4b0:	02000000 	andeq	r0, r0, #0
    b4b4:	e1166a91 			; <UNDEFINED> instruction: 0xe1166a91
    b4b8:	0100000f 	tsteq	r0, pc
    b4bc:	00ba036c 	adcseq	r0, sl, ip, ror #6
    b4c0:	91020000 	mrsls	r0, (UNDEF: 2)
    b4c4:	01140077 	tsteq	r4, r7, ror r0
    b4c8:	00004767 	andeq	r4, r0, r7, ror #14
    b4cc:	01039b01 	tsteq	r3, r1, lsl #22
    b4d0:	080098f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, fp, ip, pc}
    b4d4:	0800991a 	stmdaeq	r0, {r1, r3, r4, r8, fp, ip, pc}
    b4d8:	0000676c 	andeq	r6, r0, ip, ror #14
    b4dc:	00099c01 	andeq	r9, r9, r1, lsl #24
    b4e0:	47cc1500 	strbmi	r1, [ip, r0, lsl #10]
    b4e4:	9b010000 	blls	4b4ec <__Stack_Size+0x4b2ec>
    b4e8:	00031103 	andeq	r1, r3, r3, lsl #2
    b4ec:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    b4f0:	00470b15 	subeq	r0, r7, r5, lsl fp
    b4f4:	039b0100 	orrseq	r0, fp, #0, 2
    b4f8:	00000045 	andeq	r0, r0, r5, asr #32
    b4fc:	00729102 	rsbseq	r9, r2, r2, lsl #2
    b500:	48350117 	ldmdami	r5!, {r0, r1, r2, r4, r8}
    b504:	bc010000 	stclt	0, cr0, [r1], {-0}
    b508:	00c60103 	sbceq	r0, r6, r3, lsl #2
    b50c:	991c0000 	ldmdbls	ip, {}	; <UNPREDICTABLE>
    b510:	99de0800 	ldmibls	lr, {fp}^
    b514:	67a40800 	strvs	r0, [r4, r0, lsl #16]!
    b518:	16010000 	strne	r0, [r1], -r0
    b51c:	1500000a 	strne	r0, [r0, #-10]
    b520:	000047cc 	andeq	r4, r0, ip, asr #15
    b524:	1103bc01 	tstne	r3, r1, lsl #24
    b528:	02000003 	andeq	r0, r0, #3
    b52c:	e7156491 			; <UNDEFINED> instruction: 0xe7156491
    b530:	01000048 	tsteq	r0, r8, asr #32
    b534:	004503bc 	strheq	r0, [r5], #-60	; 0xffffffc4
    b538:	91020000 	mrsls	r0, (UNDEF: 2)
    b53c:	47d31662 	ldrbmi	r1, [r3, r2, ror #12]
    b540:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    b544:	00005e03 	andeq	r5, r0, r3, lsl #28
    b548:	6c910200 	lfmvs	f0, 4, [r1], {0}
    b54c:	000a3e16 	andeq	r3, sl, r6, lsl lr
    b550:	03be0100 			; <UNDEFINED> instruction: 0x03be0100
    b554:	0000005e 	andeq	r0, r0, lr, asr r0
    b558:	16749102 	ldrbtne	r9, [r4], -r2, lsl #2
    b55c:	00004960 	andeq	r4, r0, r0, ror #18
    b560:	5e03be01 	cdppl	14, 0, cr11, cr3, cr1, {0}
    b564:	02000000 	andeq	r0, r0, #0
    b568:	e1166891 			; <UNDEFINED> instruction: 0xe1166891
    b56c:	0100000f 	tsteq	r0, pc
    b570:	00c603bf 	strheq	r0, [r6], #63	; 0x3f
    b574:	91020000 	mrsls	r0, (UNDEF: 2)
    b578:	01140073 	tsteq	r4, r3, ror r0
    b57c:	000046c2 	andeq	r4, r0, r2, asr #13
    b580:	01040601 	tsteq	r4, r1, lsl #12
    b584:	080099e0 	stmdaeq	r0, {r5, r6, r7, r8, fp, ip, pc}
    b588:	08009a22 	stmdaeq	r0, {r1, r5, r9, fp, ip, pc}
    b58c:	000067dc 	ldrdeq	r6, [r0], -ip
    b590:	000a6e01 	andeq	r6, sl, r1, lsl #28
    b594:	47cc1500 	strbmi	r1, [ip, r0, lsl #10]
    b598:	06010000 	streq	r0, [r1], -r0
    b59c:	00031104 	andeq	r1, r3, r4, lsl #2
    b5a0:	6c910200 	lfmvs	f0, 4, [r1], {0}
    b5a4:	0048e715 	subeq	lr, r8, r5, lsl r7
    b5a8:	04060100 	streq	r0, [r6], #-256	; 0xffffff00
    b5ac:	00000045 	andeq	r0, r0, r5, asr #32
    b5b0:	166a9102 	strbtne	r9, [sl], -r2, lsl #2
    b5b4:	000047d3 	ldrdeq	r4, [r0], -r3
    b5b8:	45040801 	strmi	r0, [r4, #-2049]	; 0xfffff7ff
    b5bc:	02000000 	andeq	r0, r0, #0
    b5c0:	3e167691 	mrccc	6, 0, r7, cr6, cr1, {4}
    b5c4:	0100000a 	tsteq	r0, sl
    b5c8:	00450408 	subeq	r0, r5, r8, lsl #8
    b5cc:	91020000 	mrsls	r0, (UNDEF: 2)
    b5d0:	64180074 	ldrvs	r0, [r8], #-116	; 0xffffff8c
    b5d4:	06000002 	streq	r0, [r0], -r2
    b5d8:	0a7c06ce 	beq	1f0d118 <__Stack_Size+0x1f0cf18>
    b5dc:	01010000 	mrseq	r0, (UNDEF: 1)
    b5e0:	00007e05 	andeq	r7, r0, r5, lsl #28
    b5e4:	02320000 	eorseq	r0, r2, #0
    b5e8:	00020000 	andeq	r0, r2, r0
    b5ec:	00002217 	andeq	r2, r0, r7, lsl r2
    b5f0:	01650104 	cmneq	r5, r4, lsl #2
    b5f4:	c6010000 	strgt	r0, [r1], -r0
    b5f8:	ba000049 	blt	b724 <__Stack_Size+0xb524>
    b5fc:	24000000 	strcs	r0, [r0], #-0
    b600:	4408009a 	strmi	r0, [r8], #-154	; 0xffffff66
    b604:	9708009b 			; <UNDEFINED> instruction: 0x9708009b
    b608:	0200002b 	andeq	r0, r0, #43	; 0x2b
    b60c:	00a00601 	adceq	r0, r0, r1, lsl #12
    b610:	1c030000 	stcne	0, cr0, [r3], {-0}
    b614:	02000001 	andeq	r0, r0, #1
    b618:	0000372a 	andeq	r3, r0, sl, lsr #14
    b61c:	08010200 	stmdaeq	r1, {r9}
    b620:	0000009e 	muleq	r0, lr, r0
    b624:	86050202 	strhi	r0, [r5], -r2, lsl #4
    b628:	02000001 	andeq	r0, r0, #1
    b62c:	00dc0702 	sbcseq	r0, ip, r2, lsl #14
    b630:	04020000 	streq	r0, [r2], #-0
    b634:	00014805 	andeq	r4, r1, r5, lsl #16
    b638:	01990300 	orrseq	r0, r9, r0, lsl #6
    b63c:	50020000 	andpl	r0, r2, r0
    b640:	0000005e 	andeq	r0, r0, lr, asr r0
    b644:	0a070402 	beq	1cc654 <__Stack_Size+0x1cc454>
    b648:	02000001 	andeq	r0, r0, #1
    b64c:	01430508 	cmpeq	r3, r8, lsl #10
    b650:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    b654:	00010507 	andeq	r0, r1, r7, lsl #10
    b658:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    b65c:	00746e69 	rsbseq	r6, r4, r9, ror #28
    b660:	0f070402 	svceq	0x00070402
    b664:	02000001 	andeq	r0, r0, #1
    b668:	02b80704 	adcseq	r0, r8, #4, 14	; 0x100000
    b66c:	53050000 	movwpl	r0, #20480	; 0x5000
    b670:	06000000 	streq	r0, [r0], -r0
    b674:	02070301 	andeq	r0, r7, #67108864	; 0x4000000
    b678:	000000a3 	andeq	r0, r0, r3, lsr #1
    b67c:	0025d807 	eoreq	sp, r5, r7, lsl #16
    b680:	53080000 	movwpl	r0, #32768	; 0x8000
    b684:	01005445 	tsteq	r0, r5, asr #8
    b688:	19910900 	ldmibne	r1, {r8, fp}
    b68c:	07030000 	streq	r0, [r3, -r0]
    b690:	00008d02 	andeq	r8, r0, r2, lsl #26
    b694:	03010600 	movweq	r0, #5632	; 0x1600
    b698:	00c50209 	sbceq	r0, r5, r9, lsl #4
    b69c:	16070000 	strne	r0, [r7], -r0
    b6a0:	00000003 	andeq	r0, r0, r3
    b6a4:	00024c07 	andeq	r4, r2, r7, lsl #24
    b6a8:	0a000100 	beq	bab0 <__Stack_Size+0xb8b0>
    b6ac:	04e8030c 	strbteq	r0, [r8], #780	; 0x30c
    b6b0:	000000fa 	strdeq	r0, [r0], -sl
    b6b4:	0052430b 	subseq	r4, r2, fp, lsl #6
    b6b8:	8804ea03 	stmdahi	r4, {r0, r1, r9, fp, sp, lr, pc}
    b6bc:	02000000 	andeq	r0, r0, #0
    b6c0:	430b0023 	movwmi	r0, #45091	; 0xb023
    b6c4:	03005246 	movweq	r5, #582	; 0x246
    b6c8:	008804eb 	addeq	r0, r8, fp, ror #9
    b6cc:	23020000 	movwcs	r0, #8192	; 0x2000
    b6d0:	52530b04 	subspl	r0, r3, #4, 22	; 0x1000
    b6d4:	04ec0300 	strbteq	r0, [ip], #768	; 0x300
    b6d8:	00000088 	andeq	r0, r0, r8, lsl #1
    b6dc:	00082302 	andeq	r2, r8, r2, lsl #6
    b6e0:	00497a09 	subeq	r7, r9, r9, lsl #20
    b6e4:	04ed0300 	strbteq	r0, [sp], #768	; 0x300
    b6e8:	000000c5 	andeq	r0, r0, r5, asr #1
    b6ec:	4a2f010c 	bmi	bcbb24 <__Stack_Size+0xbcb924>
    b6f0:	66010000 	strvs	r0, [r1], -r0
    b6f4:	009a2401 	addseq	r2, sl, r1, lsl #8
    b6f8:	009a4208 	addseq	r4, sl, r8, lsl #4
    b6fc:	00681408 	rsbeq	r1, r8, r8, lsl #8
    b700:	010d0100 	mrseq	r0, (UNDEF: 29)
    b704:	000049b4 			; <UNDEFINED> instruction: 0x000049b4
    b708:	44017601 	strmi	r7, [r1], #-1537	; 0xfffff9ff
    b70c:	7808009a 	stmdavc	r8, {r1, r3, r4, r7}
    b710:	4008009a 	mulmi	r8, sl, r0
    b714:	01000068 	tsteq	r0, r8, rrx
    b718:	00000153 	andeq	r0, r0, r3, asr r1
    b71c:	0049fd0e 	subeq	pc, r9, lr, lsl #26
    b720:	53760100 	cmnpl	r6, #0, 2
    b724:	02000000 	andeq	r0, r0, #0
    b728:	c30f6c91 	movwgt	r6, #64657	; 0xfc91
    b72c:	01000007 	tsteq	r0, r7
    b730:	00005378 	andeq	r5, r0, r8, ror r3
    b734:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    b738:	1b010d00 	blne	4eb40 <__Stack_Size+0x4e940>
    b73c:	0100004a 	tsteq	r0, sl, asr #32
    b740:	9a780189 	bls	1e0bd6c <__Stack_Size+0x1e0bb6c>
    b744:	9ab40800 	bls	fed0d74c <BootRAM+0xcefdeed>
    b748:	68780800 	ldmdavs	r8!, {fp}^
    b74c:	8a010000 	bhi	4b754 <__Stack_Size+0x4b554>
    b750:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    b754:	00004a23 	andeq	r4, r0, r3, lsr #20
    b758:	002c8901 	eoreq	r8, ip, r1, lsl #18
    b75c:	91020000 	mrsls	r0, (UNDEF: 2)
    b760:	07c30f6f 	strbeq	r0, [r3, pc, ror #30]
    b764:	8b010000 	blhi	4b76c <__Stack_Size+0x4b56c>
    b768:	00000088 	andeq	r0, r0, r8, lsl #1
    b76c:	00749102 	rsbseq	r9, r4, r2, lsl #2
    b770:	49930110 	ldmibmi	r3, {r4, r8}
    b774:	9f010000 	svcls	0x00010000
    b778:	009ab401 	addseq	fp, sl, r1, lsl #8
    b77c:	009acc08 	addseq	ip, sl, r8, lsl #24
    b780:	0068b008 	rsbeq	fp, r8, r8
    b784:	010d0100 	mrseq	r0, (UNDEF: 29)
    b788:	000049ed 	andeq	r4, r0, sp, ror #19
    b78c:	cc01aa01 	stcgt	10, cr10, [r1], {1}
    b790:	f008009a 			; <UNDEFINED> instruction: 0xf008009a
    b794:	dc08009a 	stcle	0, cr0, [r8], {154}	; 0x9a
    b798:	01000068 	tsteq	r0, r8, rrx
    b79c:	000001c9 	andeq	r0, r0, r9, asr #3
    b7a0:	0019cc0e 	andseq	ip, r9, lr, lsl #24
    b7a4:	2caa0100 	stfcss	f0, [sl]
    b7a8:	02000000 	andeq	r0, r0, #0
    b7ac:	0d007791 	stceq	7, cr7, [r0, #-580]	; 0xfffffdbc
    b7b0:	00498701 	subeq	r8, r9, r1, lsl #14
    b7b4:	01b90100 			; <UNDEFINED> instruction: 0x01b90100
    b7b8:	08009af0 	stmdaeq	r0, {r4, r5, r6, r7, r9, fp, ip, pc}
    b7bc:	08009b14 	stmdaeq	r0, {r2, r4, r8, r9, fp, ip, pc}
    b7c0:	00006914 	andeq	r6, r0, r4, lsl r9
    b7c4:	0001f201 	andeq	pc, r1, r1, lsl #4
    b7c8:	19cc0e00 	stmibne	ip, {r9, sl, fp}^
    b7cc:	b9010000 	stmdblt	r1, {}	; <UNPREDICTABLE>
    b7d0:	0000002c 	andeq	r0, r0, ip, lsr #32
    b7d4:	00779102 	rsbseq	r9, r7, r2, lsl #2
    b7d8:	49a10111 	stmibmi	r1!, {r0, r4, r8}
    b7dc:	c5010000 	strgt	r0, [r1, #-0]
    b7e0:	0000a301 	andeq	sl, r0, r1, lsl #6
    b7e4:	009b1400 	addseq	r1, fp, r0, lsl #8
    b7e8:	009b2c08 	addseq	r2, fp, r8, lsl #24
    b7ec:	00694c08 	rsbeq	r4, r9, r8, lsl #24
    b7f0:	01100100 	tsteq	r0, r0, lsl #2
    b7f4:	00004a0c 	andeq	r4, r0, ip, lsl #20
    b7f8:	2c01cf01 	stccs	15, cr12, [r1], {1}
    b7fc:	4408009b 	strmi	r0, [r8], #-155	; 0xffffff65
    b800:	7808009b 	stmdavc	r8, {r0, r1, r3, r4, r7}
    b804:	01000069 	tsteq	r0, r9, rrx
    b808:	00026412 	andeq	r6, r2, r2, lsl r4
    b80c:	06ce0400 	strbeq	r0, [lr], r0, lsl #8
    b810:	00000230 	andeq	r0, r0, r0, lsr r2
    b814:	73050101 	movwvc	r0, #20737	; 0x5101
    b818:	00000000 	andeq	r0, r0, r0
    b81c:	000001d5 	ldrdeq	r0, [r0], -r5
    b820:	23300002 	teqcs	r0, #2
    b824:	01040000 	mrseq	r0, (UNDEF: 4)
    b828:	00000165 	andeq	r0, r0, r5, ror #2
    b82c:	004a4601 	subeq	r4, sl, r1, lsl #12
    b830:	0000ba00 	andeq	fp, r0, r0, lsl #20
    b834:	009b4400 	addseq	r4, fp, r0, lsl #8
    b838:	009c6c08 	addseq	r6, ip, r8, lsl #24
    b83c:	002ca008 	eoreq	sl, ip, r8
    b840:	06010200 	streq	r0, [r1], -r0, lsl #4
    b844:	000000a0 	andeq	r0, r0, r0, lsr #1
    b848:	00011c03 	andeq	r1, r1, r3, lsl #24
    b84c:	372a0200 	strcc	r0, [sl, -r0, lsl #4]!
    b850:	02000000 	andeq	r0, r0, #0
    b854:	009e0801 	addseq	r0, lr, r1, lsl #16
    b858:	02020000 	andeq	r0, r2, #0
    b85c:	00018605 	andeq	r8, r1, r5, lsl #12
    b860:	01900300 	orrseq	r0, r0, r0, lsl #6
    b864:	36020000 	strcc	r0, [r2], -r0
    b868:	00000050 	andeq	r0, r0, r0, asr r0
    b86c:	dc070202 	sfmle	f0, 4, [r7], {2}
    b870:	02000000 	andeq	r0, r0, #0
    b874:	01480504 	cmpeq	r8, r4, lsl #10
    b878:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    b87c:	02000001 	andeq	r0, r0, #1
    b880:	00006950 	andeq	r6, r0, r0, asr r9
    b884:	07040200 	streq	r0, [r4, -r0, lsl #4]
    b888:	0000010a 	andeq	r0, r0, sl, lsl #2
    b88c:	43050802 	movwmi	r0, #22530	; 0x5802
    b890:	02000001 	andeq	r0, r0, #1
    b894:	01050708 	tsteq	r5, r8, lsl #14
    b898:	04040000 	streq	r0, [r4], #-0
    b89c:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    b8a0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    b8a4:	0000010f 	andeq	r0, r0, pc, lsl #2
    b8a8:	b8070402 	stmdalt	r7, {r1, sl}
    b8ac:	05000002 	streq	r0, [r0, #-2]
    b8b0:	0000005e 	andeq	r0, r0, lr, asr r0
    b8b4:	00009306 	andeq	r9, r0, r6, lsl #6
    b8b8:	03100700 	tsteq	r0, #0, 14
    b8bc:	00e3016d 	rsceq	r0, r3, sp, ror #2
    b8c0:	64080000 	strvs	r0, [r8], #-0
    b8c4:	03000034 	movweq	r0, #52	; 0x34
    b8c8:	0093016f 	addseq	r0, r3, pc, ror #2
    b8cc:	23020000 	movwcs	r0, #8192	; 0x2000
    b8d0:	05330800 	ldreq	r0, [r3, #-2048]!	; 0xfffff800
    b8d4:	70030000 	andvc	r0, r3, r0
    b8d8:	00009301 	andeq	r9, r0, r1, lsl #6
    b8dc:	04230200 	strteq	r0, [r3], #-512	; 0xfffffe00
    b8e0:	4c415609 	mcrrmi	6, 0, r5, r1, cr9
    b8e4:	01710300 	cmneq	r1, r0, lsl #6
    b8e8:	00000093 	muleq	r0, r3, r0
    b8ec:	08082302 	stmdaeq	r8, {r1, r8, r9, sp}
    b8f0:	0000040b 	andeq	r0, r0, fp, lsl #8
    b8f4:	98017203 	stmdals	r1, {r0, r1, r9, ip, sp, lr}
    b8f8:	02000000 	andeq	r0, r0, #0
    b8fc:	0a000c23 	beq	e990 <__Stack_Size+0xe790>
    b900:	00000465 	andeq	r0, r0, r5, ror #8
    b904:	9d017303 	stcls	3, cr7, [r1, #-12]
    b908:	0b000000 	bleq	b910 <__Stack_Size+0xb710>
    b90c:	00323375 	eorseq	r3, r2, r5, ror r3
    b910:	5e01f704 	cdppl	7, 0, cr15, cr1, cr4, {0}
    b914:	0b000000 	bleq	b91c <__Stack_Size+0xb71c>
    b918:	00363175 	eorseq	r3, r6, r5, ror r1
    b91c:	4501f804 	strmi	pc, [r1, #-2052]	; 0xfffff7fc
    b920:	0b000000 	bleq	b928 <__Stack_Size+0xb728>
    b924:	04003875 	streq	r3, [r0], #-2165	; 0xfffff78b
    b928:	002c01f9 	strdeq	r0, [ip], -r9	; <UNPREDICTABLE>
    b92c:	010c0000 	mrseq	r0, (UNDEF: 12)
    b930:	00004a3b 	andeq	r4, r0, fp, lsr sl
    b934:	44013601 	strmi	r3, [r1], #-1537	; 0xfffff9ff
    b938:	9408009b 	strls	r0, [r8], #-155	; 0xffffff65
    b93c:	a408009b 	strge	r0, [r8], #-155	; 0xffffff65
    b940:	01000069 	tsteq	r0, r9, rrx
    b944:	4a72010d 	bmi	1c8bd80 <__Stack_Size+0x1c8bb80>
    b948:	74010000 	strvc	r0, [r1], #-0
    b94c:	009b9401 	addseq	r9, fp, r1, lsl #8
    b950:	009c0008 	addseq	r0, ip, r8
    b954:	0069d008 	rsbeq	sp, r9, r8
    b958:	015f0100 	cmpeq	pc, r0, lsl #2
    b95c:	6e0e0000 	cdpvs	0, 0, cr0, cr14, cr0, {0}
    b960:	01007375 	tsteq	r0, r5, ror r3
    b964:	0000ef74 	andeq	lr, r0, r4, ror pc
    b968:	6c910200 	lfmvs	f0, 4, [r1], {0}
    b96c:	004a660f 	subeq	r6, sl, pc, lsl #12
    b970:	ef760100 	svc	0x00760100
    b974:	02000000 	andeq	r0, r0, #0
    b978:	0d007491 	cfstrseq	mvf7, [r0, #-580]	; 0xfffffdbc
    b97c:	004a5d01 	subeq	r5, sl, r1, lsl #26
    b980:	01880100 	orreq	r0, r8, r0, lsl #2
    b984:	08009c00 	stmdaeq	r0, {sl, fp, ip, pc}
    b988:	08009c6c 	stmdaeq	r0, {r2, r3, r5, r6, sl, fp, ip, pc}
    b98c:	00006a08 	andeq	r6, r0, r8, lsl #20
    b990:	00019601 	andeq	r9, r1, r1, lsl #12
    b994:	6d6e0e00 	stclvs	14, cr0, [lr, #-0]
    b998:	88010073 	stmdahi	r1, {r0, r1, r4, r5, r6}
    b99c:	000000fb 	strdeq	r0, [r0], -fp
    b9a0:	0f6e9102 	svceq	0x006e9102
    b9a4:	00004a66 	andeq	r4, r0, r6, ror #20
    b9a8:	00ef8a01 	rsceq	r8, pc, r1, lsl #20
    b9ac:	91020000 	mrsls	r0, (UNDEF: 2)
    b9b0:	7b0f0074 	blvc	3cbb88 <__Stack_Size+0x3cb988>
    b9b4:	0100004a 	tsteq	r0, sl, asr #32
    b9b8:	00010726 	andeq	r0, r1, r6, lsr #14
    b9bc:	28030500 	stmdacs	r3, {r8, sl}
    b9c0:	0f600000 	svceq	0x00600000
    b9c4:	00004a6b 	andeq	r4, r0, fp, ror #20
    b9c8:	00fb2701 	rscseq	r2, fp, r1, lsl #14
    b9cc:	03050000 	movweq	r0, #20480	; 0x5000
    b9d0:	6000002a 	andvs	r0, r0, sl, lsr #32
    b9d4:	00026410 	andeq	r6, r2, r0, lsl r4
    b9d8:	06ce0300 	strbeq	r0, [lr], r0, lsl #6
    b9dc:	000001c6 	andeq	r0, r0, r6, asr #3
    b9e0:	7e050101 	adfvcs	f0, f5, f1
    b9e4:	11000000 	mrsne	r0, (UNDEF: 0)
    b9e8:	00004a82 	andeq	r4, r0, r2, lsl #21
    b9ec:	005e3505 	subseq	r3, lr, r5, lsl #10
    b9f0:	01010000 	mrseq	r0, (UNDEF: 1)
    b9f4:	0000a300 	andeq	sl, r0, r0, lsl #6
    b9f8:	2c000200 	sfmcs	f0, 4, [r0], {-0}
    b9fc:	04000024 	streq	r0, [r0], #-36	; 0xffffffdc
    ba00:	00016501 	andeq	r6, r1, r1, lsl #10
    ba04:	4a920100 	bmi	fe48be0c <BootRAM+0xc67c5ad>
    ba08:	00ba0000 	adcseq	r0, sl, r0
    ba0c:	9c6c0000 	stclls	0, cr0, [ip], #-0
    ba10:	9c7a0800 	ldclls	8, cr0, [sl], #-0
    ba14:	2db20800 	ldccs	8, cr0, [r2]
    ba18:	01020000 	mrseq	r0, (UNDEF: 2)
    ba1c:	0000a006 	andeq	sl, r0, r6
    ba20:	08010200 	stmdaeq	r1, {r9}
    ba24:	0000009e 	muleq	r0, lr, r0
    ba28:	86050202 	strhi	r0, [r5], -r2, lsl #4
    ba2c:	02000001 	andeq	r0, r0, #1
    ba30:	00dc0702 	sbcseq	r0, ip, r2, lsl #14
    ba34:	04020000 	streq	r0, [r2], #-0
    ba38:	00014805 	andeq	r4, r1, r5, lsl #16
    ba3c:	01990300 	orrseq	r0, r9, r0, lsl #6
    ba40:	50020000 	andpl	r0, r2, r0
    ba44:	00000053 	andeq	r0, r0, r3, asr r0
    ba48:	0a070402 	beq	1cca58 <__Stack_Size+0x1cc858>
    ba4c:	02000001 	andeq	r0, r0, #1
    ba50:	01430508 	cmpeq	r3, r8, lsl #10
    ba54:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    ba58:	00010507 	andeq	r0, r1, r7, lsl #10
    ba5c:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    ba60:	00746e69 	rsbseq	r6, r4, r9, ror #28
    ba64:	0f070402 	svceq	0x00070402
    ba68:	02000001 	andeq	r0, r0, #1
    ba6c:	02b80704 	adcseq	r0, r8, #4, 14	; 0x100000
    ba70:	01050000 	mrseq	r0, (UNDEF: 5)
    ba74:	00004aa5 	andeq	r4, r0, r5, lsr #21
    ba78:	6c010f01 	stcvs	15, cr0, [r1], {1}
    ba7c:	7a08009c 	bvc	20bcf4 <__Stack_Size+0x20baf4>
    ba80:	4008009c 	mulmi	r8, ip, r0
    ba84:	0100006a 	tsteq	r0, sl, rrx
    ba88:	00026406 	andeq	r6, r2, r6, lsl #8
    ba8c:	06ce0300 	strbeq	r0, [lr], r0, lsl #6
    ba90:	000000a1 	andeq	r0, r0, r1, lsr #1
    ba94:	68070101 	stmdavs	r7, {r0, r8}
    ba98:	00000000 	andeq	r0, r0, r0
    ba9c:	00000ece 	andeq	r0, r0, lr, asr #29
    baa0:	24930002 	ldrcs	r0, [r3], #2
    baa4:	01040000 	mrseq	r0, (UNDEF: 4)
    baa8:	00000165 	andeq	r0, r0, r5, ror #2
    baac:	004cc701 	subeq	ip, ip, r1, lsl #14
    bab0:	0000ba00 	andeq	fp, r0, r0, lsl #20
    bab4:	009c7c00 	addseq	r7, ip, r0, lsl #24
    bab8:	009e4008 	addseq	r4, lr, r8
    babc:	002e6e08 	eoreq	r6, lr, r8, lsl #28
    bac0:	4ffb0200 	svcmi	0x00fb0200
    bac4:	03010000 	movweq	r0, #4096	; 0x1000
    bac8:	0001caa7 	andeq	ip, r1, r7, lsr #21
    bacc:	4d4b0300 	stclmi	3, cr0, [fp, #-0]
    bad0:	03720000 	cmneq	r2, #0
    bad4:	00004d6e 	andeq	r4, r0, lr, ror #26
    bad8:	4e240374 	mcrmi	3, 1, r0, cr4, cr4, {3}
    badc:	03750000 	cmneq	r5, #0
    bae0:	00004c81 	andeq	r4, r0, r1, lsl #25
    bae4:	4ea20376 	mcrmi	3, 5, r0, cr2, cr6, {3}
    bae8:	037b0000 	cmneq	fp, #0
    baec:	000050e0 	andeq	r5, r0, r0, ror #1
    baf0:	5211037c 	andspl	r0, r1, #124, 6	; 0xf0000001
    baf4:	037e0000 	cmneq	lr, #0
    baf8:	00004c19 	andeq	r4, r0, r9, lsl ip
    bafc:	4d5f037f 	ldclmi	3, cr0, [pc, #-508]	; b908 <__Stack_Size+0xb708>
    bb00:	03000000 	movweq	r0, #0
    bb04:	000050af 	andeq	r5, r0, pc, lsr #1
    bb08:	4be40301 	blmi	ff90c714 <BootRAM+0xdafceb5>
    bb0c:	03020000 	movweq	r0, #8192	; 0x2000
    bb10:	0000526a 	andeq	r5, r0, sl, ror #4
    bb14:	4b3e0303 	blmi	f8c728 <__Stack_Size+0xf8c528>
    bb18:	03040000 	movweq	r0, #16384	; 0x4000
    bb1c:	00005127 	andeq	r5, r0, r7, lsr #2
    bb20:	50cf0305 	sbcpl	r0, pc, r5, lsl #6
    bb24:	03060000 	movweq	r0, #24576	; 0x6000
    bb28:	00004d40 	andeq	r4, r0, r0, asr #26
    bb2c:	4ab80307 	bmi	fee0c750 <BootRAM+0xcffcef1>
    bb30:	03080000 	movweq	r0, #32768	; 0x8000
    bb34:	00005206 	andeq	r5, r0, r6, lsl #4
    bb38:	4f020309 	svcmi	0x00020309
    bb3c:	030a0000 	movweq	r0, #40960	; 0xa000
    bb40:	00004c51 	andeq	r4, r0, r1, asr ip
    bb44:	515d030b 	cmppl	sp, fp, lsl #6
    bb48:	030c0000 	movweq	r0, #49152	; 0xc000
    bb4c:	00005107 	andeq	r5, r0, r7, lsl #2
    bb50:	4d84030d 	stcmi	3, cr0, [r4, #52]	; 0x34
    bb54:	030e0000 	movweq	r0, #57344	; 0xe000
    bb58:	00004af2 	strdeq	r4, [r0], -r2
    bb5c:	5241030f 	subpl	r0, r1, #1006632960	; 0x3c000000
    bb60:	03100000 	tsteq	r0, #0
    bb64:	00004f39 	andeq	r4, r0, r9, lsr pc
    bb68:	51390311 	teqpl	r9, r1, lsl r3
    bb6c:	03120000 	tsteq	r2, #0
    bb70:	00004c91 	muleq	r0, r1, ip
    bb74:	50f20313 	rscspl	r0, r2, r3, lsl r3
    bb78:	03140000 	tsteq	r4, #0
    bb7c:	000051b3 			; <UNDEFINED> instruction: 0x000051b3
    bb80:	4daa0315 	stcmi	3, cr0, [sl, #84]!	; 0x54
    bb84:	03160000 	tsteq	r6, #0
    bb88:	000051c1 	andeq	r5, r0, r1, asr #3
    bb8c:	4c640317 	stclmi	3, cr0, [r4], #-92	; 0xffffffa4
    bb90:	03180000 	tsteq	r8, #0
    bb94:	0000519e 	muleq	r0, lr, r1
    bb98:	4fd10319 	svcmi	0x00d10319
    bb9c:	031a0000 	tsteq	sl, #0
    bba0:	00004d33 	andeq	r4, r0, r3, lsr sp
    bba4:	4b55031b 	blmi	154c818 <__Stack_Size+0x154c618>
    bba8:	031c0000 	tsteq	ip, #0
    bbac:	0000503c 	andeq	r5, r0, ip, lsr r0
    bbb0:	4cde031d 	ldclmi	3, cr0, [lr], {29}
    bbb4:	031e0000 	tsteq	lr, #0
    bbb8:	00004cf4 	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    bbbc:	4c44031f 	mcrrmi	3, 1, r0, r4, cr15
    bbc0:	03200000 	teqeq	r0, #0
    bbc4:	00004f0d 	andeq	r4, r0, sp, lsl #30
    bbc8:	4dfd0321 	ldclmi	3, cr0, [sp, #132]!	; 0x84
    bbcc:	03220000 	teqeq	r2, #0
    bbd0:	00004e90 	muleq	r0, r0, lr
    bbd4:	4b8f0323 	blmi	fe3cc868 <BootRAM+0xc5bd009>
    bbd8:	03240000 	teqeq	r4, #0
    bbdc:	00005046 	andeq	r5, r0, r6, asr #32
    bbe0:	4ce80325 	stclmi	3, cr0, [r8], #148	; 0x94
    bbe4:	03260000 	teqeq	r6, #0
    bbe8:	00004c38 	andeq	r4, r0, r8, lsr ip
    bbec:	4ff10327 	svcmi	0x00f10327
    bbf0:	03280000 	teqeq	r8, #0
    bbf4:	00004ee9 	andeq	r4, r0, r9, ror #29
    bbf8:	4cb80329 	ldcmi	3, cr0, [r8], #164	; 0xa4
    bbfc:	032a0000 	teqeq	sl, #0
    bc00:	00004fc3 	andeq	r4, r0, r3, asr #31
    bc04:	4df0032b 	ldclmi	3, cr0, [r0, #172]!	; 0xac
    bc08:	032c0000 	teqeq	ip, #0
    bc0c:	00005098 	muleq	r0, r8, r0
    bc10:	51e5032d 	mvnpl	r0, sp, lsr #6
    bc14:	032e0000 	teqeq	lr, #0
    bc18:	00004e6d 	andeq	r4, r0, sp, ror #28
    bc1c:	50c5032f 	sbcpl	r0, r5, pc, lsr #6
    bc20:	03300000 	teqeq	r0, #0
    bc24:	000051f2 	strdeq	r5, [r0], -r2
    bc28:	4c770331 	ldclmi	3, cr0, [r7], #-196	; 0xffffff3c
    bc2c:	03320000 	teqeq	r2, #0
    bc30:	00004b34 	andeq	r4, r0, r4, lsr fp
    bc34:	4ef70333 	mrcmi	3, 7, r0, cr7, cr3, {1}
    bc38:	03340000 	teqeq	r4, #0
    bc3c:	00004e3b 	andeq	r4, r0, fp, lsr lr
    bc40:	51770335 	cmnpl	r7, r5, lsr r3
    bc44:	03360000 	teqeq	r6, #0
    bc48:	00004e51 	andeq	r4, r0, r1, asr lr
    bc4c:	4dca0337 	stclmi	3, cr0, [sl, #220]	; 0xdc
    bc50:	03380000 	teqeq	r8, #0
    bc54:	00004d18 	andeq	r4, r0, r8, lsl sp
    bc58:	52730339 	rsbspl	r0, r3, #-469762048	; 0xe4000000
    bc5c:	033a0000 	teqeq	sl, #0
    bc60:	00005006 	andeq	r5, r0, r6
    bc64:	0104003b 	tsteq	r4, fp, lsr r0
    bc68:	0000a006 	andeq	sl, r0, r6
    bc6c:	011c0500 	tsteq	ip, r0, lsl #10
    bc70:	2a020000 	bcs	8bc78 <__Stack_Size+0x8ba78>
    bc74:	000001dc 	ldrdeq	r0, [r0], -ip
    bc78:	9e080104 	adflse	f0, f0, f4
    bc7c:	04000000 	streq	r0, [r0], #-0
    bc80:	01860502 	orreq	r0, r6, r2, lsl #10
    bc84:	90050000 	andls	r0, r5, r0
    bc88:	02000001 	andeq	r0, r0, #1
    bc8c:	0001f536 	andeq	pc, r1, r6, lsr r5	; <UNPREDICTABLE>
    bc90:	07020400 	streq	r0, [r2, -r0, lsl #8]
    bc94:	000000dc 	ldrdeq	r0, [r0], -ip
    bc98:	48050404 	stmdami	r5, {r2, sl}
    bc9c:	05000001 	streq	r0, [r0, #-1]
    bca0:	00000199 	muleq	r0, r9, r1
    bca4:	020e5002 	andeq	r5, lr, #2
    bca8:	04040000 	streq	r0, [r4], #-0
    bcac:	00010a07 	andeq	r0, r1, r7, lsl #20
    bcb0:	05080400 	streq	r0, [r8, #-1024]	; 0xfffffc00
    bcb4:	00000143 	andeq	r0, r0, r3, asr #2
    bcb8:	05070804 	streq	r0, [r7, #-2052]	; 0xfffff7fc
    bcbc:	06000001 	streq	r0, [r0], -r1
    bcc0:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    bcc4:	04040074 	streq	r0, [r4], #-116	; 0xffffff8c
    bcc8:	00010f07 	andeq	r0, r1, r7, lsl #30
    bccc:	07040400 	streq	r0, [r4, -r0, lsl #8]
    bcd0:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    bcd4:	00020307 	andeq	r0, r2, r7, lsl #6
    bcd8:	01ea0700 	mvneq	r0, r0, lsl #14
    bcdc:	75080000 	strvc	r0, [r8, #-0]
    bce0:	03003233 	movweq	r3, #563	; 0x233
    bce4:	020301f7 	andeq	r0, r3, #-1073741763	; 0xc000003d
    bce8:	75080000 	strvc	r0, [r8, #-0]
    bcec:	03003631 	movweq	r3, #1585	; 0x631
    bcf0:	01ea01f8 	strdeq	r0, [sl, #24]!
    bcf4:	75080000 	strvc	r0, [r8, #-0]
    bcf8:	f9030038 			; <UNDEFINED> instruction: 0xf9030038
    bcfc:	0001d101 	andeq	sp, r1, r1, lsl #2
    bd00:	03010900 	movweq	r0, #6400	; 0x1900
    bd04:	027b0207 	rsbseq	r0, fp, #1879048192	; 0x70000000
    bd08:	d8030000 	stmdale	r3, {}	; <UNPREDICTABLE>
    bd0c:	00000025 	andeq	r0, r0, r5, lsr #32
    bd10:	5445530a 	strbpl	r5, [r5], #-778	; 0xfffffcf6
    bd14:	09000100 	stmdbeq	r0, {r8}
    bd18:	02090301 	andeq	r0, r9, #67108864	; 0x4000000
    bd1c:	00000291 	muleq	r0, r1, r2
    bd20:	00031603 	andeq	r1, r3, r3, lsl #12
    bd24:	4c030000 	stcmi	0, cr0, [r3], {-0}
    bd28:	01000002 	tsteq	r0, r2
    bd2c:	05160b00 	ldreq	r0, [r6, #-2816]	; 0xfffff500
    bd30:	09030000 	stmdbeq	r3, {}	; <UNPREDICTABLE>
    bd34:	00027b02 	andeq	r7, r2, r2, lsl #22
    bd38:	031c0c00 	tsteq	ip, #0, 24
    bd3c:	031003e9 	tsteq	r0, #-1543503869	; 0xa4000003
    bd40:	430d0000 	movwmi	r0, #53248	; 0xd000
    bd44:	03004c52 	movweq	r4, #3154	; 0xc52
    bd48:	023803eb 	eorseq	r0, r8, #-1409286141	; 0xac000003
    bd4c:	23020000 	movwcs	r0, #8192	; 0x2000
    bd50:	52430d00 	subpl	r0, r3, #0, 26
    bd54:	ec030048 	stc	0, cr0, [r3], {72}	; 0x48
    bd58:	00023803 	andeq	r3, r2, r3, lsl #16
    bd5c:	04230200 	strteq	r0, [r3], #-512	; 0xfffffe00
    bd60:	5244490d 	subpl	r4, r4, #212992	; 0x34000
    bd64:	03ed0300 	mvneq	r0, #0, 6
    bd68:	00000238 	andeq	r0, r0, r8, lsr r2
    bd6c:	0d082302 	stceq	3, cr2, [r8, #-8]
    bd70:	0052444f 	subseq	r4, r2, pc, asr #8
    bd74:	3803ee03 	stmdacc	r3, {r0, r1, r9, sl, fp, sp, lr, pc}
    bd78:	02000002 	andeq	r0, r0, #2
    bd7c:	2f0e0c23 	svccs	0x000e0c23
    bd80:	03000002 	movweq	r0, #2
    bd84:	023803ef 	eorseq	r0, r8, #-1140850685	; 0xbc000003
    bd88:	23020000 	movwcs	r0, #8192	; 0x2000
    bd8c:	52420d10 	subpl	r0, r2, #16, 26	; 0x400
    bd90:	f0030052 			; <UNDEFINED> instruction: 0xf0030052
    bd94:	00023803 	andeq	r3, r2, r3, lsl #16
    bd98:	14230200 	strtne	r0, [r3], #-512	; 0xfffffe00
    bd9c:	0001e10e 	andeq	lr, r1, lr, lsl #2
    bda0:	03f10300 	mvnseq	r0, #0, 6
    bda4:	00000238 	andeq	r0, r0, r8, lsr r2
    bda8:	00182302 	andseq	r2, r8, r2, lsl #6
    bdac:	0002710b 	andeq	r7, r2, fp, lsl #2
    bdb0:	03f20300 	mvnseq	r0, #0, 6
    bdb4:	0000029d 	muleq	r0, sp, r2
    bdb8:	d2031c0c 	andle	r1, r3, #12, 24	; 0xc00
    bdbc:	0003f604 	andeq	pc, r3, r4, lsl #12
    bdc0:	52530d00 	subspl	r0, r3, #0, 26
    bdc4:	04d40300 	ldrbeq	r0, [r4], #768	; 0x300
    bdc8:	0000023d 	andeq	r0, r0, sp, lsr r2
    bdcc:	0e002302 	cdpeq	3, 0, cr2, cr0, cr2, {0}
    bdd0:	000003d7 	ldrdeq	r0, [r0], -r7
    bdd4:	ea04d503 	b	1411e8 <__Stack_Size+0x140fe8>
    bdd8:	02000001 	andeq	r0, r0, #1
    bddc:	440d0223 	strmi	r0, [sp], #-547	; 0xfffffddd
    bde0:	d6030052 			; <UNDEFINED> instruction: 0xd6030052
    bde4:	00023d04 	andeq	r3, r2, r4, lsl #26
    bde8:	04230200 	strteq	r0, [r3], #-512	; 0xfffffe00
    bdec:	000c6b0e 	andeq	r6, ip, lr, lsl #22
    bdf0:	04d70300 	ldrbeq	r0, [r7], #768	; 0x300
    bdf4:	000001ea 	andeq	r0, r0, sl, ror #3
    bdf8:	0d062302 	stceq	3, cr2, [r6, #-8]
    bdfc:	00525242 	subseq	r5, r2, r2, asr #4
    be00:	3d04d803 	stccc	8, cr13, [r4, #-12]
    be04:	02000002 	andeq	r0, r0, #2
    be08:	cc0e0823 	stcgt	8, cr0, [lr], {35}	; 0x23
    be0c:	03000004 	movweq	r0, #4
    be10:	01ea04d9 	ldrdeq	r0, [sl, #73]!	; 0x49
    be14:	23020000 	movwcs	r0, #8192	; 0x2000
    be18:	52430d0a 	subpl	r0, r3, #640	; 0x280
    be1c:	da030031 	ble	cbee8 <__Stack_Size+0xcbce8>
    be20:	00023d04 	andeq	r3, r2, r4, lsl #26
    be24:	0c230200 	sfmeq	f0, 4, [r3], #-0
    be28:	0004d60e 	andeq	sp, r4, lr, lsl #12
    be2c:	04db0300 	ldrbeq	r0, [fp], #768	; 0x300
    be30:	000001ea 	andeq	r0, r0, sl, ror #3
    be34:	0d0e2302 	stceq	3, cr2, [lr, #-8]
    be38:	00325243 	eorseq	r5, r2, r3, asr #4
    be3c:	3d04dc03 	stccc	12, cr13, [r4, #-12]
    be40:	02000002 	andeq	r0, r0, #2
    be44:	e00e1023 	and	r1, lr, r3, lsr #32
    be48:	03000004 	movweq	r0, #4
    be4c:	01ea04dd 	ldrdeq	r0, [sl, #77]!	; 0x4d
    be50:	23020000 	movwcs	r0, #8192	; 0x2000
    be54:	52430d12 	subpl	r0, r3, #1152	; 0x480
    be58:	de030033 	mcrle	0, 0, r0, cr3, cr3, {1}
    be5c:	00023d04 	andeq	r3, r2, r4, lsl #26
    be60:	14230200 	strtne	r0, [r3], #-512	; 0xfffffe00
    be64:	0004ea0e 	andeq	lr, r4, lr, lsl #20
    be68:	04df0300 	ldrbeq	r0, [pc], #768	; be70 <__Stack_Size+0xbc70>
    be6c:	000001ea 	andeq	r0, r0, sl, ror #3
    be70:	0e162302 	cdpeq	3, 1, cr2, cr6, cr2, {0}
    be74:	00004587 	andeq	r4, r0, r7, lsl #11
    be78:	3d04e003 	stccc	0, cr14, [r4, #-12]
    be7c:	02000002 	andeq	r0, r0, #2
    be80:	750e1823 	strvc	r1, [lr, #-2083]	; 0xfffff7dd
    be84:	0300000c 	movweq	r0, #12
    be88:	01ea04e1 	mvneq	r0, r1, ror #9
    be8c:	23020000 	movwcs	r0, #8192	; 0x2000
    be90:	db0b001a 	blle	2cbf00 <__Stack_Size+0x2cbd00>
    be94:	03000045 	movweq	r0, #69	; 0x45
    be98:	031c04e2 	tsteq	ip, #-503316480	; 0xe2000000
    be9c:	010f0000 	mrseq	r0, CPSR
    bea0:	041d3b04 	ldreq	r3, [sp], #-2820	; 0xfffff4fc
    bea4:	53030000 	movwpl	r0, #12288	; 0x3000
    bea8:	01000002 	tsteq	r0, r2
    beac:	00027e03 	andeq	r7, r2, r3, lsl #28
    beb0:	8e030200 	cdphi	2, 0, cr0, cr3, cr0, {0}
    beb4:	03000002 	movweq	r0, #2
    beb8:	03040500 	movweq	r0, #17664	; 0x4500
    bebc:	3f040000 	svccc	0x00040000
    bec0:	00000402 	andeq	r0, r0, r2, lsl #8
    bec4:	4804010f 	stmdami	r4, {r0, r1, r2, r3, r8}
    bec8:	00000462 	andeq	r0, r0, r2, ror #8
    becc:	0002f603 	andeq	pc, r2, r3, lsl #12
    bed0:	e6030000 	str	r0, [r3], -r0
    bed4:	04000001 	streq	r0, [r0], #-1
    bed8:	00022103 	andeq	r2, r2, r3, lsl #2
    bedc:	34032800 	strcc	r2, [r3], #-2048	; 0xfffff800
    bee0:	c8000002 	stmdagt	r0, {r1}
    bee4:	03270300 	teqeq	r7, #0, 6
    bee8:	03140000 	tsteq	r4, #0
    beec:	000002d4 	ldrdeq	r0, [r0], -r4
    bef0:	01fc0310 	mvnseq	r0, r0, lsl r3
    bef4:	031c0000 	tsteq	ip, #0
    bef8:	0000029f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    befc:	38050018 	stmdacc	r5, {r3, r4}
    bf00:	04000003 	streq	r0, [r0], #-3
    bf04:	00042850 	andeq	r2, r4, r0, asr r8
    bf08:	04041000 	streq	r1, [r4], #-0
    bf0c:	0004a05b 	andeq	sl, r4, fp, asr r0
    bf10:	02af1100 	adceq	r1, pc, #0, 2
    bf14:	5d040000 	stcpl	0, cr0, [r4, #-0]
    bf18:	000001ea 	andeq	r0, r0, sl, ror #3
    bf1c:	11002302 	tstne	r0, r2, lsl #6
    bf20:	000001d6 	ldrdeq	r0, [r0], -r6
    bf24:	041d6004 	ldreq	r6, [sp], #-4
    bf28:	23020000 	movwcs	r0, #8192	; 0x2000
    bf2c:	02421102 	subeq	r1, r2, #-2147483648	; 0x80000000
    bf30:	63040000 	movwvs	r0, #16384	; 0x4000
    bf34:	00000462 	andeq	r0, r0, r2, ror #8
    bf38:	00032302 	andeq	r2, r3, r2, lsl #6
    bf3c:	0002e505 	andeq	lr, r2, r5, lsl #10
    bf40:	6d650400 	cfstrdvs	mvd0, [r5, #-0]
    bf44:	10000004 	andne	r0, r0, r4
    bf48:	08320510 	ldmdaeq	r2!, {r4, r8, sl}
    bf4c:	11000005 	tstne	r0, r5
    bf50:	00004673 	andeq	r4, r0, r3, ror r6
    bf54:	02033405 	andeq	r3, r3, #83886080	; 0x5000000
    bf58:	23020000 	movwcs	r0, #8192	; 0x2000
    bf5c:	46471100 	strbmi	r1, [r7], -r0, lsl #2
    bf60:	39050000 	stmdbcc	r5, {}	; <UNPREDICTABLE>
    bf64:	000001ea 	andeq	r0, r0, sl, ror #3
    bf68:	11042302 	tstne	r4, r2, lsl #6
    bf6c:	00004936 	andeq	r4, r0, r6, lsr r9
    bf70:	01ea3c05 	mvneq	r3, r5, lsl #24
    bf74:	23020000 	movwcs	r0, #8192	; 0x2000
    bf78:	45e91106 	strbmi	r1, [r9, #262]!	; 0x106
    bf7c:	3f050000 	svccc	0x00050000
    bf80:	000001ea 	andeq	r0, r0, sl, ror #3
    bf84:	11082302 	tstne	r8, r2, lsl #6
    bf88:	000047f4 	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    bf8c:	01ea4605 	mvneq	r4, r5, lsl #12
    bf90:	23020000 	movwcs	r0, #8192	; 0x2000
    bf94:	47da110a 	ldrbmi	r1, [sl, sl, lsl #2]
    bf98:	49050000 	stmdbmi	r5, {}	; <UNPREDICTABLE>
    bf9c:	000001ea 	andeq	r0, r0, sl, ror #3
    bfa0:	000c2302 	andeq	r2, ip, r2, lsl #6
    bfa4:	0047ab05 	subeq	sl, r7, r5, lsl #22
    bfa8:	ab4c0500 	blge	130d3b0 <__Stack_Size+0x130d1b0>
    bfac:	10000004 	andne	r0, r0, r4
    bfb0:	54320604 	ldrtpl	r0, [r2], #-1540	; 0xfffff9fc
    bfb4:	11000005 	tstne	r0, r5
    bfb8:	0000048d 	andeq	r0, r0, sp, lsl #9
    bfbc:	01d13406 	bicseq	r3, r1, r6, lsl #8
    bfc0:	23020000 	movwcs	r0, #8192	; 0x2000
    bfc4:	04f41100 	ldrbteq	r1, [r4], #256	; 0x100
    bfc8:	39060000 	stmdbcc	r6, {}	; <UNPREDICTABLE>
    bfcc:	000001d1 	ldrdeq	r0, [r0], -r1
    bfd0:	11012302 	tstne	r1, r2, lsl #6
    bfd4:	0000049d 	muleq	r0, sp, r4
    bfd8:	01d13d06 	bicseq	r3, r1, r6, lsl #26
    bfdc:	23020000 	movwcs	r0, #8192	; 0x2000
    bfe0:	035f1102 	cmpeq	pc, #-2147483648	; 0x80000000
    bfe4:	41060000 	mrsmi	r0, (UNDEF: 6)
    bfe8:	00000291 	muleq	r0, r1, r2
    bfec:	00032302 	andeq	r2, r3, r2, lsl #6
    bff0:	00034e05 	andeq	r4, r3, r5, lsl #28
    bff4:	13440600 	movtne	r0, #17920	; 0x4600
    bff8:	12000005 	andne	r0, r0, #5
    bffc:	4db80504 	cfldr32mi	mvfx0, [r8, #16]!
    c000:	07070000 	streq	r0, [r7, -r0]
    c004:	00000223 	andeq	r0, r0, r3, lsr #4
    c008:	004fb405 	subeq	fp, pc, r5, lsl #8
    c00c:	fc2c0800 	stc2	8, cr0, [ip], #-0
    c010:	0b000001 	bleq	c01c <__Stack_Size+0xbe1c>
    c014:	000050b8 	strheq	r5, [r0], -r8
    c018:	2a016209 	bcs	64844 <__Stack_Size+0x64644>
    c01c:	13000002 	movwne	r0, #2
    c020:	a24c0804 	subge	r0, ip, #4, 16	; 0x40000
    c024:	14000005 	strne	r0, [r0], #-5
    c028:	00004b7f 	andeq	r4, r0, pc, ror fp
    c02c:	05774e08 	ldrbeq	r4, [r7, #-3592]!	; 0xfffff1f8
    c030:	bc140000 	ldclt	0, cr0, [r4], {-0}
    c034:	0800004f 	stmdaeq	r0, {r0, r1, r2, r3, r6}
    c038:	0005a24f 	andeq	sl, r5, pc, asr #4
    c03c:	dc150000 	ldcle	0, cr0, [r5], {-0}
    c040:	b2000001 	andlt	r0, r0, #1
    c044:	16000005 	strne	r0, [r0], -r5
    c048:	00000231 	andeq	r0, r0, r1, lsr r2
    c04c:	08100003 	ldmdaeq	r0, {r0, r1}
    c050:	05d74908 	ldrbeq	r4, [r7, #2312]	; 0x908
    c054:	8e110000 	cdphi	0, 1, cr0, cr1, cr0, {0}
    c058:	0800004f 	stmdaeq	r0, {r0, r1, r2, r3, r6}
    c05c:	0002234b 	andeq	r2, r2, fp, asr #6
    c060:	00230200 	eoreq	r0, r3, r0, lsl #4
    c064:	004ac311 	subeq	ip, sl, r1, lsl r3
    c068:	83500800 	cmphi	r0, #0, 16
    c06c:	02000005 	andeq	r0, r0, #5
    c070:	05000423 	streq	r0, [r0, #-1059]	; 0xfffffbdd
    c074:	0000508d 	andeq	r5, r0, sp, lsl #1
    c078:	05b25108 	ldreq	r5, [r2, #264]!	; 0x108
    c07c:	7d050000 	stcvc	0, cr0, [r5, #-0]
    c080:	08000050 	stmdaeq	r0, {r4, r6}
    c084:	00056155 	andeq	r6, r5, r5, asr r1
    c088:	51960500 	orrspl	r0, r6, r0, lsl #10
    c08c:	150a0000 	strne	r0, [sl, #-0]
    c090:	0000020e 	andeq	r0, r0, lr, lsl #4
    c094:	004e0a17 	subeq	r0, lr, r7, lsl sl
    c098:	2c0a1800 	stccs	8, cr1, [sl], {-0}
    c09c:	00000657 	andeq	r0, r0, r7, asr r6
    c0a0:	004f7011 	subeq	r7, pc, r1, lsl r0	; <UNPREDICTABLE>
    c0a4:	572e0a00 	strpl	r0, [lr, -r0, lsl #20]!
    c0a8:	02000006 	andeq	r0, r0, #6
    c0ac:	5f180023 	svcpl	0x00180023
    c0b0:	2f0a006b 	svccs	0x000a006b
    c0b4:	00000223 	andeq	r0, r0, r3, lsr #4
    c0b8:	11042302 	tstne	r4, r2, lsl #6
    c0bc:	00004e12 	andeq	r4, r0, r2, lsl lr
    c0c0:	02232f0a 	eoreq	r2, r3, #10, 30	; 0x28
    c0c4:	23020000 	movwcs	r0, #8192	; 0x2000
    c0c8:	4ee31108 	cdpmi	1, 14, cr1, cr3, cr8, {0}
    c0cc:	2f0a0000 	svccs	0x000a0000
    c0d0:	00000223 	andeq	r0, r0, r3, lsr #4
    c0d4:	110c2302 	tstne	ip, r2, lsl #6
    c0d8:	00004d09 	andeq	r4, r0, r9, lsl #26
    c0dc:	02232f0a 	eoreq	r2, r3, #10, 30	; 0x28
    c0e0:	23020000 	movwcs	r0, #8192	; 0x2000
    c0e4:	785f1810 	ldmdavc	pc, {r4, fp, ip}^	; <UNPREDICTABLE>
    c0e8:	5d300a00 	vldmdbpl	r0!, {s0-s-1}
    c0ec:	02000006 	andeq	r0, r0, #6
    c0f0:	19001423 	stmdbne	r0, {r0, r1, r5, sl, ip}
    c0f4:	0005f804 	andeq	pc, r5, r4, lsl #16
    c0f8:	05ed1500 	strbeq	r1, [sp, #1280]!	; 0x500
    c0fc:	066d0000 	strbteq	r0, [sp], -r0
    c100:	31160000 	tstcc	r6, r0
    c104:	00000002 	andeq	r0, r0, r2
    c108:	4b051700 	blmi	151d10 <__Stack_Size+0x151b10>
    c10c:	0a240000 	beq	90c114 <__Stack_Size+0x90bf14>
    c110:	0006f834 	andeq	pc, r6, r4, lsr r8	; <UNPREDICTABLE>
    c114:	4b211100 	blmi	85051c <__Stack_Size+0x85031c>
    c118:	360a0000 	strcc	r0, [sl], -r0
    c11c:	00000223 	andeq	r0, r0, r3, lsr #4
    c120:	11002302 	tstne	r0, r2, lsl #6
    c124:	00005254 	andeq	r5, r0, r4, asr r2
    c128:	0223370a 	eoreq	r3, r3, #2621440	; 0x280000
    c12c:	23020000 	movwcs	r0, #8192	; 0x2000
    c130:	51d31104 	bicspl	r1, r3, r4, lsl #2
    c134:	380a0000 	stmdacc	sl, {}	; <UNPREDICTABLE>
    c138:	00000223 	andeq	r0, r0, r3, lsr #4
    c13c:	11082302 	tstne	r8, r2, lsl #6
    c140:	00004f29 	andeq	r4, r0, r9, lsr #30
    c144:	0223390a 	eoreq	r3, r3, #163840	; 0x28000
    c148:	23020000 	movwcs	r0, #8192	; 0x2000
    c14c:	4bf0110c 	blmi	ffc10584 <BootRAM+0xde00d25>
    c150:	3a0a0000 	bcc	28c158 <__Stack_Size+0x28bf58>
    c154:	00000223 	andeq	r0, r0, r3, lsr #4
    c158:	11102302 	tstne	r0, r2, lsl #6
    c15c:	00005145 	andeq	r5, r0, r5, asr #2
    c160:	02233b0a 	eoreq	r3, r3, #10240	; 0x2800
    c164:	23020000 	movwcs	r0, #8192	; 0x2000
    c168:	51fc1114 	mvnspl	r1, r4, lsl r1
    c16c:	3c0a0000 	stccc	0, cr0, [sl], {-0}
    c170:	00000223 	andeq	r0, r0, r3, lsr #4
    c174:	11182302 	tstne	r8, r2, lsl #6
    c178:	00004f96 	muleq	r0, r6, pc	; <UNPREDICTABLE>
    c17c:	02233d0a 	eoreq	r3, r3, #640	; 0x280
    c180:	23020000 	movwcs	r0, #8192	; 0x2000
    c184:	5236111c 	eorspl	r1, r6, #28, 2
    c188:	3e0a0000 	cdpcc	0, 0, cr0, cr10, cr0, {0}
    c18c:	00000223 	andeq	r0, r0, r3, lsr #4
    c190:	00202302 	eoreq	r2, r0, r2, lsl #6
    c194:	004b9f1a 	subeq	r9, fp, sl, lsl pc
    c198:	0a010800 	beq	4e1a0 <__Stack_Size+0x4dfa0>
    c19c:	00074147 	andeq	r4, r7, r7, asr #2
    c1a0:	522e1100 	eorpl	r1, lr, #0, 2
    c1a4:	480a0000 	stmdami	sl, {}	; <UNPREDICTABLE>
    c1a8:	00000741 	andeq	r0, r0, r1, asr #14
    c1ac:	11002302 	tstne	r0, r2, lsl #6
    c1b0:	0000501b 	andeq	r5, r0, fp, lsl r0
    c1b4:	0741490a 	strbeq	r4, [r1, -sl, lsl #18]
    c1b8:	23030000 	movwcs	r0, #12288	; 0x3000
    c1bc:	30110180 	andscc	r0, r1, r0, lsl #3
    c1c0:	0a000051 	beq	c30c <__Stack_Size+0xc10c>
    c1c4:	0005ed4b 	andeq	lr, r5, fp, asr #26
    c1c8:	80230300 	eorhi	r0, r3, r0, lsl #6
    c1cc:	51811102 	orrpl	r1, r1, r2, lsl #2
    c1d0:	4e0a0000 	cdpmi	0, 0, cr0, cr10, cr0, {0}
    c1d4:	000005ed 	andeq	r0, r0, sp, ror #11
    c1d8:	02842303 	addeq	r2, r4, #201326592	; 0xc000000
    c1dc:	055f1500 	ldrbeq	r1, [pc, #-1280]	; bce4 <__Stack_Size+0xbae4>
    c1e0:	07510000 	ldrbeq	r0, [r1, -r0]
    c1e4:	31160000 	tstcc	r6, r0
    c1e8:	1f000002 	svcne	0x00000002
    c1ec:	4f861700 	svcmi	0x00861700
    c1f0:	0a8c0000 	beq	fe30c1f8 <BootRAM+0xc4fc999>
    c1f4:	00079752 	andeq	r9, r7, r2, asr r7
    c1f8:	4f701100 	svcmi	0x00701100
    c1fc:	530a0000 	movwpl	r0, #40960	; 0xa000
    c200:	00000797 	muleq	r0, r7, r7
    c204:	11002302 	tstne	r0, r2, lsl #6
    c208:	00004c72 	andeq	r4, r0, r2, ror ip
    c20c:	0223540a 	eoreq	r5, r3, #167772160	; 0xa000000
    c210:	23020000 	movwcs	r0, #8192	; 0x2000
    c214:	4ca51104 	stfmis	f1, [r5], #16
    c218:	550a0000 	strpl	r0, [sl, #-0]
    c21c:	0000079d 	muleq	r0, sp, r7
    c220:	11082302 	tstne	r8, r2, lsl #6
    c224:	00004e5b 	andeq	r4, r0, fp, asr lr
    c228:	07b5560a 	ldreq	r5, [r5, sl, lsl #12]!
    c22c:	23030000 	movwcs	r0, #12288	; 0x3000
    c230:	19000188 	stmdbne	r0, {r3, r7, r8}
    c234:	00075104 	andeq	r5, r7, r4, lsl #2
    c238:	07af1500 	streq	r1, [pc, r0, lsl #10]!
    c23c:	07ad0000 	streq	r0, [sp, r0]!
    c240:	31160000 	tstcc	r6, r0
    c244:	1f000002 	svcne	0x00000002
    c248:	19011b00 	stmdbne	r1, {r8, r9, fp, ip}
    c24c:	0007ad04 	andeq	sl, r7, r4, lsl #26
    c250:	f8041900 			; <UNDEFINED> instruction: 0xf8041900
    c254:	17000006 	strne	r0, [r0, -r6]
    c258:	00005170 	andeq	r5, r0, r0, ror r1
    c25c:	e4690a08 	strbt	r0, [r9], #-2568	; 0xfffff5f8
    c260:	11000007 	tstne	r0, r7
    c264:	0000505b 	andeq	r5, r0, fp, asr r0
    c268:	07e46a0a 	strbeq	r6, [r4, sl, lsl #20]!
    c26c:	23020000 	movwcs	r0, #8192	; 0x2000
    c270:	4bc51100 	blmi	ff150678 <BootRAM+0xd340e19>
    c274:	6b0a0000 	blvs	28c27c <__Stack_Size+0x28c07c>
    c278:	00000223 	andeq	r0, r0, r3, lsr #4
    c27c:	00042302 	andeq	r2, r4, r2, lsl #6
    c280:	01dc0419 	bicseq	r0, ip, r9, lsl r4
    c284:	121c0000 	andsne	r0, ip, #0
    c288:	f000004c 			; <UNDEFINED> instruction: 0xf000004c
    c28c:	64017b0a 	strvs	r7, [r1], #-2826	; 0xfffff4f6
    c290:	0e000009 	cdpeq	0, 0, cr0, cr0, cr9, {0}
    c294:	00004ddd 	ldrdeq	r4, [r0], -sp
    c298:	23017f0a 	movwcs	r7, #7946	; 0x1f0a
    c29c:	02000002 	andeq	r0, r0, #2
    c2a0:	b10e0023 	tstlt	lr, r3, lsr #32
    c2a4:	0a00004c 	beq	c3dc <__Stack_Size+0xc1dc>
    c2a8:	0bd30184 	bleq	ff4cc8c0 <BootRAM+0xd6bd061>
    c2ac:	23020000 	movwcs	r0, #8192	; 0x2000
    c2b0:	4f7e0e04 	svcmi	0x007e0e04
    c2b4:	840a0000 	strhi	r0, [sl], #-0
    c2b8:	000bd301 	andeq	sp, fp, r1, lsl #6
    c2bc:	08230200 	stmdaeq	r3!, {r9}
    c2c0:	004f4c0e 	subeq	r4, pc, lr, lsl #24
    c2c4:	01840a00 	orreq	r0, r4, r0, lsl #20
    c2c8:	00000bd3 	ldrdeq	r0, [r0], -r3
    c2cc:	0e0c2302 	cdpeq	3, 0, cr2, cr12, cr2, {0}
    c2d0:	00005158 	andeq	r5, r0, r8, asr r1
    c2d4:	2301860a 	movwcs	r8, #5642	; 0x160a
    c2d8:	02000002 	andeq	r0, r0, #2
    c2dc:	460e1023 	strmi	r1, [lr], -r3, lsr #32
    c2e0:	0a00004e 	beq	c420 <__Stack_Size+0xc220>
    c2e4:	0ae30188 	beq	ff8cc90c <BootRAM+0xdabd0ad>
    c2e8:	23020000 	movwcs	r0, #8192	; 0x2000
    c2ec:	4d970e14 	ldcmi	14, cr0, [r7, #80]	; 0x50
    c2f0:	8a0a0000 	bhi	28c2f8 <__Stack_Size+0x28c0f8>
    c2f4:	00022301 	andeq	r2, r2, r1, lsl #6
    c2f8:	18230200 	stmdane	r3!, {r9}
    c2fc:	004c260e 	subeq	r2, ip, lr, lsl #12
    c300:	018c0a00 	orreq	r0, ip, r0, lsl #20
    c304:	00000223 	andeq	r0, r0, r3, lsr #4
    c308:	0e1c2302 	cdpeq	3, 1, cr2, cr12, cr2, {0}
    c30c:	00004ebd 			; <UNDEFINED> instruction: 0x00004ebd
    c310:	15018d0a 	strne	r8, [r1, #-3338]	; 0xfffff2f6
    c314:	0200000b 	andeq	r0, r0, #11
    c318:	5f0d2023 	svcpl	0x000d2023
    c31c:	0a00706d 	beq	284d8 <__Stack_Size+0x282d8>
    c320:	0d46018f 	stfeqe	f0, [r6, #-572]	; 0xfffffdc4
    c324:	23020000 	movwcs	r0, #8192	; 0x2000
    c328:	4e1a0e24 	cdpmi	14, 1, cr0, cr10, cr4, {1}
    c32c:	910a0000 	mrsls	r0, (UNDEF: 10)
    c330:	000d5801 	andeq	r5, sp, r1, lsl #16
    c334:	28230200 	stmdacs	r3!, {r9}
    c338:	004eae0e 	subeq	sl, lr, lr, lsl #28
    c33c:	01930a00 	orrseq	r0, r3, r0, lsl #20
    c340:	00000223 	andeq	r0, r0, r3, lsr #4
    c344:	0e2c2302 	cdpeq	3, 2, cr2, cr12, cr2, {0}
    c348:	00004aea 	andeq	r4, r0, sl, ror #21
    c34c:	2301960a 	movwcs	r9, #5642	; 0x160a
    c350:	02000002 	andeq	r0, r0, #2
    c354:	2b0e3023 	blcs	3983e8 <__Stack_Size+0x3981e8>
    c358:	0a00004d 	beq	c494 <__Stack_Size+0xc294>
    c35c:	0ae30197 	beq	ff8cc9c0 <BootRAM+0xdabd161>
    c360:	23020000 	movwcs	r0, #8192	; 0x2000
    c364:	50aa0e34 	adcpl	r0, sl, r4, lsr lr
    c368:	990a0000 	stmdbls	sl, {}	; <UNPREDICTABLE>
    c36c:	000d5e01 	andeq	r5, sp, r1, lsl #28
    c370:	38230200 	stmdacc	r3!, {r9}
    c374:	004bd50e 	subeq	sp, fp, lr, lsl #10
    c378:	019a0a00 	orrseq	r0, sl, r0, lsl #20
    c37c:	00000d64 	andeq	r0, r0, r4, ror #26
    c380:	0e3c2302 	cdpeq	3, 3, cr2, cr12, cr2, {0}
    c384:	00004add 	ldrdeq	r4, [r0], -sp
    c388:	e3019b0a 	movw	r9, #6922	; 0x1b0a
    c38c:	0200000a 	andeq	r0, r0, #10
    c390:	0e0e4023 	cdpeq	0, 0, cr4, cr14, cr3, {1}
    c394:	0a00004d 	beq	c4d0 <__Stack_Size+0xc2d0>
    c398:	0d76019e 	ldfeqe	f0, [r6, #-632]!	; 0xfffffd88
    c39c:	23020000 	movwcs	r0, #8192	; 0x2000
    c3a0:	4f860e44 	svcmi	0x00860e44
    c3a4:	a10a0000 	mrsge	r0, (UNDEF: 10)
    c3a8:	00079701 	andeq	r9, r7, r1, lsl #14
    c3ac:	48230200 	stmdami	r3!, {r9}
    c3b0:	004e320e 	subeq	r3, lr, lr, lsl #4
    c3b4:	01a20a00 			; <UNDEFINED> instruction: 0x01a20a00
    c3b8:	00000751 	andeq	r0, r0, r1, asr r7
    c3bc:	0e4c2302 	cdpeq	3, 4, cr2, cr12, cr2, {0}
    c3c0:	00004e9a 	muleq	r0, sl, lr
    c3c4:	9201a40a 	andls	sl, r1, #167772160	; 0xa000000
    c3c8:	0300000b 	movweq	r0, #11
    c3cc:	0e01d823 	cdpeq	8, 0, cr13, cr1, cr3, {1}
    c3d0:	00004acb 	andeq	r4, r0, fp, asr #21
    c3d4:	d301a50a 	movwle	sl, #5386	; 0x150a
    c3d8:	0300000b 	movweq	r0, #11
    c3dc:	0e01e423 	cdpeq	4, 0, cr14, cr1, cr3, {1}
    c3e0:	00005190 	muleq	r0, r0, r1
    c3e4:	8201a60a 	andhi	sl, r1, #10485760	; 0xa00000
    c3e8:	0300000d 	movweq	r0, #13
    c3ec:	0e01e823 	cdpeq	8, 0, cr14, cr1, cr3, {1}
    c3f0:	00004de4 	andeq	r4, r0, r4, ror #27
    c3f4:	e301a70a 	movw	sl, #5898	; 0x170a
    c3f8:	0300000a 	movweq	r0, #10
    c3fc:	0001ec23 	andeq	lr, r1, r3, lsr #24
    c400:	07ea0419 			; <UNDEFINED> instruction: 0x07ea0419
    c404:	dd170000 	ldcle	0, cr0, [r7, #-0]
    c408:	68000051 	stmdavs	r0, {r0, r4, r6}
    c40c:	0ac4b30a 	beq	ff13903c <BootRAM+0xd3297dd>
    c410:	5f180000 	svcpl	0x00180000
    c414:	b40a0070 	strlt	r0, [sl], #-112	; 0xffffff90
    c418:	000007e4 	andeq	r0, r0, r4, ror #15
    c41c:	18002302 	stmdane	r0, {r1, r8, r9, sp}
    c420:	0a00725f 	beq	28da4 <__Stack_Size+0x28ba4>
    c424:	000223b5 			; <UNDEFINED> instruction: 0x000223b5
    c428:	04230200 	strteq	r0, [r3], #-512	; 0xfffffe00
    c42c:	00775f18 	rsbseq	r5, r7, r8, lsl pc
    c430:	0223b60a 	eoreq	fp, r3, #10485760	; 0xa00000
    c434:	23020000 	movwcs	r0, #8192	; 0x2000
    c438:	4f761108 	svcmi	0x00761108
    c43c:	b70a0000 	strlt	r0, [sl, -r0]
    c440:	000001e3 	andeq	r0, r0, r3, ror #3
    c444:	110c2302 	tstne	ip, r2, lsl #6
    c448:	00004b99 	muleq	r0, r9, fp
    c44c:	01e3b80a 	mvneq	fp, sl, lsl #16
    c450:	23020000 	movwcs	r0, #8192	; 0x2000
    c454:	625f180e 	subsvs	r1, pc, #917504	; 0xe0000
    c458:	b90a0066 	stmdblt	sl, {r1, r2, r5, r6}
    c45c:	000007bb 			; <UNDEFINED> instruction: 0x000007bb
    c460:	11102302 	tstne	r0, r2, lsl #6
    c464:	0000514f 	andeq	r5, r0, pc, asr #2
    c468:	0223ba0a 	eoreq	fp, r3, #40960	; 0xa000
    c46c:	23020000 	movwcs	r0, #8192	; 0x2000
    c470:	50bf1118 	adcspl	r1, pc, r8, lsl r1	; <UNPREDICTABLE>
    c474:	bd0a0000 	stclt	0, cr0, [sl, #-0]
    c478:	00000964 	andeq	r0, r0, r4, ror #18
    c47c:	111c2302 	tstne	ip, r2, lsl #6
    c480:	00004d01 	andeq	r4, r0, r1, lsl #26
    c484:	055fc10a 	ldrbeq	ip, [pc, #-266]	; c382 <__Stack_Size+0xc182>
    c488:	23020000 	movwcs	r0, #8192	; 0x2000
    c48c:	4ad01120 	bmi	ff410914 <BootRAM+0xd6010b5>
    c490:	c30a0000 	movwgt	r0, #40960	; 0xa000
    c494:	00000af0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c498:	11242302 	teqne	r4, r2, lsl #6
    c49c:	00004ad6 	ldrdeq	r4, [r0], -r6
    c4a0:	0b20c50a 	bleq	83d8d0 <__Stack_Size+0x83d6d0>
    c4a4:	23020000 	movwcs	r0, #8192	; 0x2000
    c4a8:	4fa61128 	svcmi	0x00a61128
    c4ac:	c70a0000 	strgt	r0, [sl, -r0]
    c4b0:	00000b45 	andeq	r0, r0, r5, asr #22
    c4b4:	112c2302 	teqne	ip, r2, lsl #6
    c4b8:	00004caa 	andeq	r4, r0, sl, lsr #25
    c4bc:	0b60c80a 	bleq	183e4ec <__Stack_Size+0x183e2ec>
    c4c0:	23020000 	movwcs	r0, #8192	; 0x2000
    c4c4:	755f1830 	ldrbvc	r1, [pc, #-2096]	; bc9c <__Stack_Size+0xba9c>
    c4c8:	cb0a0062 	blgt	28c658 <__Stack_Size+0x28c458>
    c4cc:	000007bb 			; <UNDEFINED> instruction: 0x000007bb
    c4d0:	18342302 	ldmdane	r4!, {r1, r8, r9, sp}
    c4d4:	0070755f 	rsbseq	r7, r0, pc, asr r5
    c4d8:	07e4cc0a 	strbeq	ip, [r4, sl, lsl #24]!
    c4dc:	23020000 	movwcs	r0, #8192	; 0x2000
    c4e0:	755f183c 	ldrbvc	r1, [pc, #-2108]	; bcac <__Stack_Size+0xbaac>
    c4e4:	cd0a0072 	stcgt	0, cr0, [sl, #-456]	; 0xfffffe38
    c4e8:	00000223 	andeq	r0, r0, r3, lsr #4
    c4ec:	11402302 	cmpne	r0, r2, lsl #6
    c4f0:	00004f33 	andeq	r4, r0, r3, lsr pc
    c4f4:	0b66d00a 	bleq	19c0524 <__Stack_Size+0x19c0324>
    c4f8:	23020000 	movwcs	r0, #8192	; 0x2000
    c4fc:	4b1b1144 	blmi	6d0a14 <__Stack_Size+0x6d0814>
    c500:	d10a0000 	mrsle	r0, (UNDEF: 10)
    c504:	00000b76 	andeq	r0, r0, r6, ror fp
    c508:	18472302 	stmdane	r7, {r1, r8, r9, sp}^
    c50c:	00626c5f 	rsbeq	r6, r2, pc, asr ip
    c510:	07bbd40a 	ldreq	sp, [fp, sl, lsl #8]!
    c514:	23020000 	movwcs	r0, #8192	; 0x2000
    c518:	50521148 	subspl	r1, r2, r8, asr #2
    c51c:	d70a0000 	strle	r0, [sl, -r0]
    c520:	00000223 	andeq	r0, r0, r3, lsr #4
    c524:	11502302 	cmpne	r0, r2, lsl #6
    c528:	00004fac 	andeq	r4, r0, ip, lsr #31
    c52c:	0223d80a 	eoreq	sp, r3, #655360	; 0xa0000
    c530:	23020000 	movwcs	r0, #8192	; 0x2000
    c534:	4b491154 	blmi	1250a8c <__Stack_Size+0x125088c>
    c538:	df0a0000 	svcle	0x000a0000
    c53c:	000005e2 	andeq	r0, r0, r2, ror #11
    c540:	11582302 	cmpne	r8, r2, lsl #6
    c544:	00004f62 	andeq	r4, r0, r2, ror #30
    c548:	05d7e10a 	ldrbeq	lr, [r7, #266]	; 0x10a
    c54c:	23020000 	movwcs	r0, #8192	; 0x2000
    c550:	4da2115c 	stfmis	f1, [r2, #368]!	; 0x170
    c554:	e20a0000 	and	r0, sl, #0
    c558:	00000223 	andeq	r0, r0, r3, lsr #4
    c55c:	00642302 	rsbeq	r2, r4, r2, lsl #6
    c560:	0223011d 	eoreq	r0, r3, #1073741831	; 0x40000007
    c564:	0ae30000 	beq	ff8cc56c <BootRAM+0xdabcd0d>
    c568:	641e0000 	ldrvs	r0, [lr], #-0
    c56c:	1e000009 	cdpne	0, 0, cr0, cr0, cr9, {0}
    c570:	0000055f 	andeq	r0, r0, pc, asr r5
    c574:	000ae31e 	andeq	lr, sl, lr, lsl r3
    c578:	02231e00 	eoreq	r1, r3, #0, 28
    c57c:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    c580:	000ae904 	andeq	lr, sl, r4, lsl #18
    c584:	08010400 	stmdaeq	r1, {sl}
    c588:	000000a7 	andeq	r0, r0, r7, lsr #1
    c58c:	0ac40419 	beq	ff10d5f8 <BootRAM+0xd2fdd99>
    c590:	011d0000 	tsteq	sp, r0
    c594:	00000223 	andeq	r0, r0, r3, lsr #4
    c598:	00000b15 	andeq	r0, r0, r5, lsl fp
    c59c:	0009641e 	andeq	r6, r9, lr, lsl r4
    c5a0:	055f1e00 	ldrbeq	r1, [pc, #-3584]	; b7a8 <__Stack_Size+0xb5a8>
    c5a4:	151e0000 	ldrne	r0, [lr, #-0]
    c5a8:	1e00000b 	cdpne	0, 0, cr0, cr0, cr11, {0}
    c5ac:	00000223 	andeq	r0, r0, r3, lsr #4
    c5b0:	1b041900 	blne	1129b8 <__Stack_Size+0x1127b8>
    c5b4:	1f00000b 	svcne	0x0000000b
    c5b8:	00000ae9 	andeq	r0, r0, r9, ror #21
    c5bc:	0af60419 	beq	ffd8d628 <BootRAM+0xdf7ddc9>
    c5c0:	011d0000 	tsteq	sp, r0
    c5c4:	0000056c 	andeq	r0, r0, ip, ror #10
    c5c8:	00000b45 	andeq	r0, r0, r5, asr #22
    c5cc:	0009641e 	andeq	r6, r9, lr, lsl r4
    c5d0:	055f1e00 	ldrbeq	r1, [pc, #-3584]	; b7d8 <__Stack_Size+0xb5d8>
    c5d4:	6c1e0000 	ldcvs	0, cr0, [lr], {-0}
    c5d8:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    c5dc:	00000223 	andeq	r0, r0, r3, lsr #4
    c5e0:	26041900 	strcs	r1, [r4], -r0, lsl #18
    c5e4:	1d00000b 	stcne	0, cr0, [r0, #-44]	; 0xffffffd4
    c5e8:	00022301 	andeq	r2, r2, r1, lsl #6
    c5ec:	000b6000 	andeq	r6, fp, r0
    c5f0:	09641e00 	stmdbeq	r4!, {r9, sl, fp, ip}^
    c5f4:	5f1e0000 	svcpl	0x001e0000
    c5f8:	00000005 	andeq	r0, r0, r5
    c5fc:	0b4b0419 	bleq	12cd668 <__Stack_Size+0x12cd468>
    c600:	dc150000 	ldcle	0, cr0, [r5], {-0}
    c604:	76000001 	strvc	r0, [r0], -r1
    c608:	1600000b 	strne	r0, [r0], -fp
    c60c:	00000231 	andeq	r0, r0, r1, lsr r2
    c610:	dc150002 	ldcle	0, cr0, [r5], {2}
    c614:	86000001 	strhi	r0, [r0], -r1
    c618:	1600000b 	strne	r0, [r0], -fp
    c61c:	00000231 	andeq	r0, r0, r1, lsr r2
    c620:	860b0000 	strhi	r0, [fp], -r0
    c624:	0a000050 	beq	c76c <__Stack_Size+0xc56c>
    c628:	096a011e 	stmdbeq	sl!, {r1, r2, r3, r4, r8}^
    c62c:	dd1c0000 	ldcle	0, cr0, [ip, #-0]
    c630:	0c00004e 	stceq	0, cr0, [r0], {78}	; 0x4e
    c634:	cd01220a 	sfmgt	f2, 4, [r1, #-40]	; 0xffffffd8
    c638:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    c63c:	00004f70 	andeq	r4, r0, r0, ror pc
    c640:	cd01240a 	cfstrsgt	mvf2, [r1, #-40]	; 0xffffffd8
    c644:	0200000b 	andeq	r0, r0, #11
    c648:	770e0023 	strvc	r0, [lr, -r3, lsr #32]
    c64c:	0a00004e 	beq	c78c <__Stack_Size+0xc58c>
    c650:	02230125 	eoreq	r0, r3, #1073741833	; 0x40000009
    c654:	23020000 	movwcs	r0, #8192	; 0x2000
    c658:	4ed70e04 	cdpmi	14, 13, cr0, cr7, cr4, {0}
    c65c:	260a0000 	strcs	r0, [sl], -r0
    c660:	000bd301 	andeq	sp, fp, r1, lsl #6
    c664:	08230200 	stmdaeq	r3!, {r9}
    c668:	92041900 	andls	r1, r4, #0, 18
    c66c:	1900000b 	stmdbne	r0, {r0, r1, r3}
    c670:	000b8604 	andeq	r8, fp, r4, lsl #12
    c674:	50271c00 	eorpl	r1, r7, r0, lsl #24
    c678:	0a180000 	beq	60c680 <__Stack_Size+0x60c480>
    c67c:	0c23013e 	stfeqs	f0, [r3], #-248	; 0xffffff08
    c680:	a00e0000 	andge	r0, lr, r0
    c684:	0a00004f 	beq	c7c8 <__Stack_Size+0xc5c8>
    c688:	0c23013f 	stfeqs	f0, [r3], #-252	; 0xffffff04
    c68c:	23020000 	movwcs	r0, #8192	; 0x2000
    c690:	4b4f0e00 	blmi	13cfe98 <__Stack_Size+0x13cfc98>
    c694:	400a0000 	andmi	r0, sl, r0
    c698:	000c2301 	andeq	r2, ip, r1, lsl #6
    c69c:	06230200 	strteq	r0, [r3], -r0, lsl #4
    c6a0:	0051ce0e 	subseq	ip, r1, lr, lsl #28
    c6a4:	01410a00 	cmpeq	r1, r0, lsl #20
    c6a8:	000001f5 	strdeq	r0, [r0], -r5
    c6ac:	0e0c2302 	cdpeq	3, 0, cr2, cr12, cr2, {0}
    c6b0:	00004f6b 	andeq	r4, r0, fp, ror #30
    c6b4:	1c01440a 	cfstrsne	mvf4, [r1], {10}
    c6b8:	02000002 	andeq	r0, r0, #2
    c6bc:	15001023 	strne	r1, [r0, #-35]	; 0xffffffdd
    c6c0:	000001f5 	strdeq	r0, [r0], -r5
    c6c4:	00000c33 	andeq	r0, r0, r3, lsr ip
    c6c8:	00023116 	andeq	r3, r2, r6, lsl r1
    c6cc:	1c000200 	sfmne	f0, 4, [r0], {-0}
    c6d0:	00005189 	andeq	r5, r0, r9, lsl #3
    c6d4:	015f0a10 	cmpeq	pc, r0, lsl sl	; <UNPREDICTABLE>
    c6d8:	00000c7d 	andeq	r0, r0, sp, ror ip
    c6dc:	0051ab0e 	subseq	sl, r1, lr, lsl #22
    c6e0:	01620a00 	cmneq	r2, r0, lsl #20
    c6e4:	00000657 	andeq	r0, r0, r7, asr r6
    c6e8:	0e002302 	cdpeq	3, 0, cr2, cr0, cr2, {0}
    c6ec:	00004bbb 			; <UNDEFINED> instruction: 0x00004bbb
    c6f0:	2301630a 	movwcs	r6, #4874	; 0x130a
    c6f4:	02000002 	andeq	r0, r0, #2
    c6f8:	690e0423 	stmdbvs	lr, {r0, r1, r5, sl}
    c6fc:	0a00004d 	beq	c838 <__Stack_Size+0xc638>
    c700:	06570164 	ldrbeq	r0, [r7], -r4, ror #2
    c704:	23020000 	movwcs	r0, #8192	; 0x2000
    c708:	4ecd0e08 	cdpmi	14, 12, cr0, cr13, cr8, {0}
    c70c:	650a0000 	strvs	r0, [sl, #-0]
    c710:	000c7d01 	andeq	r7, ip, r1, lsl #26
    c714:	0c230200 	sfmeq	f0, 4, [r3], #-0
    c718:	57041900 	strpl	r1, [r4, -r0, lsl #18]
    c71c:	1c000006 	stcne	0, cr0, [r0], {6}
    c720:	00004c0d 	andeq	r4, r0, sp, lsl #24
    c724:	01690a50 	cmneq	r9, r0, asr sl
    c728:	00000d36 	andeq	r0, r0, r6, lsr sp
    c72c:	0050610e 	subseq	r6, r0, lr, lsl #2
    c730:	016c0a00 	cmneq	ip, r0, lsl #20
    c734:	00000ae3 	andeq	r0, r0, r3, ror #21
    c738:	0e002302 	cdpeq	3, 0, cr2, cr0, cr2, {0}
    c73c:	0000511a 	andeq	r5, r0, sl, lsl r1
    c740:	d7016d0a 	strle	r6, [r1, -sl, lsl #26]
    c744:	02000005 	andeq	r0, r0, #5
    c748:	540e0423 	strpl	r0, [lr], #-1059	; 0xfffffbdd
    c74c:	0a00004f 	beq	c890 <__Stack_Size+0xc690>
    c750:	05d7016e 	ldrbeq	r0, [r7, #366]	; 0x16e
    c754:	23020000 	movwcs	r0, #8192	; 0x2000
    c758:	4fe30e0c 	svcmi	0x00e30e0c
    c75c:	6f0a0000 	svcvs	0x000a0000
    c760:	0005d701 	andeq	sp, r5, r1, lsl #14
    c764:	14230200 	strtne	r0, [r3], #-512	; 0xfffffe00
    c768:	004b2a0e 	subeq	r2, fp, lr, lsl #20
    c76c:	01700a00 	cmneq	r0, r0, lsl #20
    c770:	00000d36 	andeq	r0, r0, r6, lsr sp
    c774:	0e1c2302 	cdpeq	3, 1, cr2, cr12, cr2, {0}
    c778:	0000525d 	andeq	r5, r0, sp, asr r2
    c77c:	2301710a 	movwcs	r7, #4362	; 0x110a
    c780:	02000002 	andeq	r0, r0, #2
    c784:	ad0e2423 	cfstrsge	mvf2, [lr, #-140]	; 0xffffff74
    c788:	0a00004b 	beq	c8bc <__Stack_Size+0xc6bc>
    c78c:	05d70172 	ldrbeq	r0, [r7, #370]	; 0x172
    c790:	23020000 	movwcs	r0, #8192	; 0x2000
    c794:	506e0e28 	rsbpl	r0, lr, r8, lsr #28
    c798:	730a0000 	movwvc	r0, #40960	; 0xa000
    c79c:	0005d701 	andeq	sp, r5, r1, lsl #14
    c7a0:	30230200 	eorcc	r0, r3, r0, lsl #4
    c7a4:	00521d0e 	subseq	r1, r2, lr, lsl #26
    c7a8:	01740a00 	cmneq	r4, r0, lsl #20
    c7ac:	000005d7 	ldrdeq	r0, [r0], -r7
    c7b0:	0e382302 	cdpeq	3, 3, cr2, cr8, cr2, {0}
    c7b4:	00004f1a 	andeq	r4, r0, sl, lsl pc
    c7b8:	d701750a 	strle	r7, [r1, -sl, lsl #10]
    c7bc:	02000005 	andeq	r0, r0, #5
    c7c0:	0a0e4023 	beq	39c854 <__Stack_Size+0x39c654>
    c7c4:	0a00004b 	beq	c8f8 <__Stack_Size+0xc6f8>
    c7c8:	05d70176 	ldrbeq	r0, [r7, #374]	; 0x176
    c7cc:	23020000 	movwcs	r0, #8192	; 0x2000
    c7d0:	e9150048 	ldmdb	r5, {r3, r6}
    c7d4:	4600000a 	strmi	r0, [r0], -sl
    c7d8:	1600000d 	strne	r0, [r0], -sp
    c7dc:	00000231 	andeq	r0, r0, r1, lsr r2
    c7e0:	04190007 	ldreq	r0, [r9], #-7
    c7e4:	00000c33 	andeq	r0, r0, r3, lsr ip
    c7e8:	0d580120 	ldfeqe	f0, [r8, #-128]	; 0xffffff80
    c7ec:	641e0000 	ldrvs	r0, [lr], #-0
    c7f0:	00000009 	andeq	r0, r0, r9
    c7f4:	0d4c0419 	cfstrdeq	mvd0, [ip, #-100]	; 0xffffff9c
    c7f8:	04190000 	ldreq	r0, [r9], #-0
    c7fc:	00000bd9 	ldrdeq	r0, [r0], -r9
    c800:	066d0419 			; <UNDEFINED> instruction: 0x066d0419
    c804:	01200000 	teqeq	r0, r0
    c808:	00000d76 	andeq	r0, r0, r6, ror sp
    c80c:	0002231e 	andeq	r2, r2, lr, lsl r3
    c810:	04190000 	ldreq	r0, [r9], #-0
    c814:	00000d7c 	andeq	r0, r0, ip, ror sp
    c818:	0d6a0419 	cfstrdeq	mvd0, [sl, #-100]!	; 0xffffff9c
    c81c:	04190000 	ldreq	r0, [r9], #-0
    c820:	00000c83 	andeq	r0, r0, r3, lsl #25
    c824:	00508805 	subseq	r8, r0, r5, lsl #16
    c828:	86320b00 	ldrthi	r0, [r2], -r0, lsl #22
    c82c:	2100000b 	tstcs	r0, fp
    c830:	004b8501 	subeq	r8, fp, r1, lsl #10
    c834:	01300100 	teqeq	r0, r0, lsl #2
    c838:	00000223 	andeq	r0, r0, r3, lsr #4
    c83c:	08009c7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, fp, ip, pc}
    c840:	08009c90 	stmdaeq	r0, {r4, r7, sl, fp, ip, pc}
    c844:	00006a6c 	andeq	r6, r0, ip, ror #20
    c848:	000dbe01 	andeq	fp, sp, r1, lsl #28
    c84c:	00782200 	rsbseq	r2, r8, r0, lsl #4
    c850:	02233001 	eoreq	r3, r3, #1
    c854:	91020000 	mrsls	r0, (UNDEF: 2)
    c858:	01210074 	teqeq	r1, r4, ror r0
    c85c:	000050da 	ldrdeq	r5, [r0], -sl
    c860:	2301e90b 	movwcs	lr, #6411	; 0x190b
    c864:	90000002 	andls	r0, r0, r2
    c868:	c408009c 	strgt	r0, [r8], #-156	; 0xffffff64
    c86c:	a408009c 	strge	r0, [r8], #-156	; 0xffffff64
    c870:	0100006a 	tsteq	r0, sl, rrx
    c874:	00000df6 	strdeq	r0, [r0], -r6
    c878:	00686322 	rsbeq	r6, r8, r2, lsr #6
    c87c:	02233501 	eoreq	r3, r3, #4194304	; 0x400000
    c880:	91020000 	mrsls	r0, (UNDEF: 2)
    c884:	00662274 	rsbeq	r2, r6, r4, ror r2
    c888:	0df63501 	cfldr64eq	mvdx3, [r6, #4]!
    c88c:	91020000 	mrsls	r0, (UNDEF: 2)
    c890:	04190070 	ldreq	r0, [r9], #-112	; 0xffffff90
    c894:	00000d88 	andeq	r0, r0, r8, lsl #27
    c898:	4bcb0123 	blmi	ff2ccd2c <BootRAM+0xd4bd4cd>
    c89c:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
    c8a0:	009cc401 	addseq	ip, ip, r1, lsl #8
    c8a4:	009d8808 	addseq	r8, sp, r8, lsl #16
    c8a8:	006adc08 	rsbeq	sp, sl, r8, lsl #24
    c8ac:	0e4f0100 	dvfeqe	f0, f7, f0
    c8b0:	00240000 	eoreq	r0, r4, r0
    c8b4:	01000050 	qaddeq	r0, r0, r0
    c8b8:	00024259 	andeq	r4, r2, r9, asr r2
    c8bc:	5c910200 	lfmpl	f0, 4, [r1], {0}
    c8c0:	0002c125 	andeq	ip, r2, r5, lsr #2
    c8c4:	a05b0100 	subsge	r0, fp, r0, lsl #2
    c8c8:	02000004 	andeq	r0, r0, #4
    c8cc:	f9257491 			; <UNDEFINED> instruction: 0xf9257491
    c8d0:	0100004b 	tsteq	r0, fp, asr #32
    c8d4:	0005085c 	andeq	r0, r5, ip, asr r8
    c8d8:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    c8dc:	004b6c25 	subeq	r6, fp, r5, lsr #24
    c8e0:	545d0100 	ldrbpl	r0, [sp], #-256	; 0xffffff00
    c8e4:	02000005 	andeq	r0, r0, #5
    c8e8:	23006091 	movwcs	r6, #145	; 0x91
    c8ec:	004e7e01 	subeq	r7, lr, r1, lsl #28
    c8f0:	01820100 	orreq	r0, r2, r0, lsl #2
    c8f4:	08009d88 	stmdaeq	r0, {r3, r7, r8, sl, fp, ip, pc}
    c8f8:	08009e40 	stmdaeq	r0, {r6, r9, sl, fp, ip, pc}
    c8fc:	00006b14 	andeq	r6, r0, r4, lsl fp
    c900:	000e7801 	andeq	r7, lr, r1, lsl #16
    c904:	65522600 	ldrbvs	r2, [r2, #-1536]	; 0xfffffa00
    c908:	84010073 	strhi	r0, [r1], #-115	; 0xffffff8d
    c90c:	0000025a 	andeq	r0, r0, sl, asr r2
    c910:	00779102 	rsbseq	r9, r7, r2, lsl #2
    c914:	00026427 	andeq	r6, r2, r7, lsr #8
    c918:	06ce0c00 	strbeq	r0, [lr], r0, lsl #24
    c91c:	00000e86 	andeq	r0, r0, r6, lsl #29
    c920:	23070101 	movwcs	r0, #28929	; 0x7101
    c924:	15000002 	strne	r0, [r0, #-2]
    c928:	0000025a 	andeq	r0, r0, sl, asr r2
    c92c:	00000e9b 	muleq	r0, fp, lr
    c930:	00023116 	andeq	r3, r2, r6, lsl r1
    c934:	2800c700 	stmdacs	r0, {r8, r9, sl, lr, pc}
    c938:	0000502f 	andeq	r5, r0, pc, lsr #32
    c93c:	0e8b5201 	cdpeq	2, 8, cr5, cr11, cr1, {0}
    c940:	05010000 	streq	r0, [r1, #-0]
    c944:	00003003 	andeq	r3, r0, r3
    c948:	4b5f2860 	blmi	17d6ad0 <__Stack_Size+0x17d68d0>
    c94c:	57010000 	strpl	r0, [r1, -r0]
    c950:	0000024e 	andeq	r0, r0, lr, asr #4
    c954:	2c030501 	cfstr32cs	mvfx0, [r3], {1}
    c958:	28600000 	stmdacs	r0!, {}^	; <UNPREDICTABLE>
    c95c:	00004f7d 	andeq	r4, r0, sp, ror pc
    c960:	0d882e01 	stceq	14, cr2, [r8, #4]
    c964:	05010000 	streq	r0, [r1, #-0]
    c968:	0000f803 	andeq	pc, r0, r3, lsl #16
    c96c:	01360060 	teqeq	r6, r0, rrx
    c970:	00020000 	andeq	r0, r2, r0
    c974:	000026a2 	andeq	r2, r0, r2, lsr #13
    c978:	01650104 	cmneq	r5, r4, lsl #2
    c97c:	86010000 	strhi	r0, [r1], -r0
    c980:	ba000052 	blt	cad0 <__Stack_Size+0xc8d0>
    c984:	40000000 	andmi	r0, r0, r0
    c988:	9008009e 	mulls	r8, lr, r0
    c98c:	a308009e 	movwge	r0, #32926	; 0x809e
    c990:	02000030 	andeq	r0, r0, #48	; 0x30
    c994:	00a00601 	adceq	r0, r0, r1, lsl #12
    c998:	01020000 	mrseq	r0, (UNDEF: 2)
    c99c:	00009e08 	andeq	r9, r0, r8, lsl #28
    c9a0:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    c9a4:	00000186 	andeq	r0, r0, r6, lsl #3
    c9a8:	00019003 	andeq	r9, r1, r3
    c9ac:	45360200 	ldrmi	r0, [r6, #-512]!	; 0xfffffe00
    c9b0:	02000000 	andeq	r0, r0, #0
    c9b4:	00dc0702 	sbcseq	r0, ip, r2, lsl #14
    c9b8:	04020000 	streq	r0, [r2], #-0
    c9bc:	00014805 	andeq	r4, r1, r5, lsl #16
    c9c0:	01990300 	orrseq	r0, r9, r0, lsl #6
    c9c4:	50020000 	andpl	r0, r2, r0
    c9c8:	0000005e 	andeq	r0, r0, lr, asr r0
    c9cc:	0a070402 	beq	1cd9dc <__Stack_Size+0x1cd7dc>
    c9d0:	02000001 	andeq	r0, r0, #1
    c9d4:	01430508 	cmpeq	r3, r8, lsl #10
    c9d8:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    c9dc:	00010507 	andeq	r0, r1, r7, lsl #10
    c9e0:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    c9e4:	00746e69 	rsbseq	r6, r4, r9, ror #28
    c9e8:	0f070402 	svceq	0x00070402
    c9ec:	02000001 	andeq	r0, r0, #1
    c9f0:	02b80704 	adcseq	r0, r8, #4, 14	; 0x100000
    c9f4:	53050000 	movwpl	r0, #20480	; 0x5000
    c9f8:	06000000 	streq	r0, [r0], -r0
    c9fc:	03e9031c 	mvneq	r0, #28, 6	; 0x70000000
    ca00:	00000100 	andeq	r0, r0, r0, lsl #2
    ca04:	4c524307 	mrrcmi	3, 0, r4, r2, cr7
    ca08:	03eb0300 	mvneq	r0, #0, 6
    ca0c:	00000088 	andeq	r0, r0, r8, lsl #1
    ca10:	07002302 	streq	r2, [r0, -r2, lsl #6]
    ca14:	00485243 	subeq	r5, r8, r3, asr #4
    ca18:	8803ec03 	stmdahi	r3, {r0, r1, sl, fp, sp, lr, pc}
    ca1c:	02000000 	andeq	r0, r0, #0
    ca20:	49070423 	stmdbmi	r7, {r0, r1, r5, sl}
    ca24:	03005244 	movweq	r5, #580	; 0x244
    ca28:	008803ed 	addeq	r0, r8, sp, ror #7
    ca2c:	23020000 	movwcs	r0, #8192	; 0x2000
    ca30:	444f0708 	strbmi	r0, [pc], #-1800	; ca38 <__Stack_Size+0xc838>
    ca34:	ee030052 	mcr	0, 0, r0, cr3, cr2, {2}
    ca38:	00008803 	andeq	r8, r0, r3, lsl #16
    ca3c:	0c230200 	sfmeq	f0, 4, [r3], #-0
    ca40:	00022f08 	andeq	r2, r2, r8, lsl #30
    ca44:	03ef0300 	mvneq	r0, #0, 6
    ca48:	00000088 	andeq	r0, r0, r8, lsl #1
    ca4c:	07102302 	ldreq	r2, [r0, -r2, lsl #6]
    ca50:	00525242 	subseq	r5, r2, r2, asr #4
    ca54:	8803f003 	stmdahi	r3, {r0, r1, ip, sp, lr, pc}
    ca58:	02000000 	andeq	r0, r0, #0
    ca5c:	e1081423 	tst	r8, r3, lsr #8
    ca60:	03000001 	movweq	r0, #1
    ca64:	008803f1 	strdeq	r0, [r8], r1
    ca68:	23020000 	movwcs	r0, #8192	; 0x2000
    ca6c:	71090018 	tstvc	r9, r8, lsl r0
    ca70:	03000002 	movweq	r0, #2
    ca74:	008d03f2 	strdeq	r0, [sp], r2
    ca78:	010a0000 	mrseq	r0, (UNDEF: 10)
    ca7c:	00005294 	muleq	r0, r4, r2
    ca80:	73010801 	movwvc	r0, #6145	; 0x1801
    ca84:	40000000 	andmi	r0, r0, r0
    ca88:	9008009e 	mulls	r8, lr, r0
    ca8c:	4c08009e 	stcmi	0, cr0, [r8], {158}	; 0x9e
    ca90:	0100006b 	tsteq	r0, fp, rrx
    ca94:	0002640b 	andeq	r6, r2, fp, lsl #8
    ca98:	06ce0400 	strbeq	r0, [lr], r0, lsl #8
    ca9c:	00000134 	andeq	r0, r0, r4, lsr r1
    caa0:	73050101 	movwvc	r0, #20737	; 0x5101
    caa4:	00000000 	andeq	r0, r0, r0
    caa8:	00000148 	andeq	r0, r0, r8, asr #2
    caac:	27430002 	strbcs	r0, [r3, -r2]
    cab0:	01040000 	mrseq	r0, (UNDEF: 4)
    cab4:	00000165 	andeq	r0, r0, r5, ror #2
    cab8:	00529901 	subseq	r9, r2, r1, lsl #18
    cabc:	0000ba00 	andeq	fp, r0, r0, lsl #20
    cac0:	009e9000 	addseq	r9, lr, r0
    cac4:	009eea08 	addseq	lr, lr, r8, lsl #20
    cac8:	00318f08 	eorseq	r8, r1, r8, lsl #30
    cacc:	06010200 	streq	r0, [r1], -r0, lsl #4
    cad0:	000000a0 	andeq	r0, r0, r0, lsr #1
    cad4:	9e080102 	adflse	f0, f0, f2
    cad8:	02000000 	andeq	r0, r0, #0
    cadc:	01860502 	orreq	r0, r6, r2, lsl #10
    cae0:	02020000 	andeq	r0, r2, #0
    cae4:	0000dc07 	andeq	sp, r0, r7, lsl #24
    cae8:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    caec:	00000148 	andeq	r0, r0, r8, asr #2
    caf0:	0a070402 	beq	1cdb00 <__Stack_Size+0x1cd900>
    caf4:	02000001 	andeq	r0, r0, #1
    caf8:	01430508 	cmpeq	r3, r8, lsl #10
    cafc:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    cb00:	00010507 	andeq	r0, r1, r7, lsl #10
    cb04:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
    cb08:	00746e69 	rsbseq	r6, r4, r9, ror #28
    cb0c:	0f070402 	svceq	0x00070402
    cb10:	02000001 	andeq	r0, r0, #1
    cb14:	02b80704 	adcseq	r0, r8, #4, 14	; 0x100000
    cb18:	01040000 	mrseq	r0, (UNDEF: 4)
    cb1c:	000052e5 	andeq	r5, r0, r5, ror #5
    cb20:	90011d01 	andls	r1, r1, r1, lsl #26
    cb24:	9a08009e 	bls	20cda4 <__Stack_Size+0x20cba4>
    cb28:	7808009e 	stmdavc	r8, {r1, r2, r3, r4, r7}
    cb2c:	0100006b 	tsteq	r0, fp, rrx
    cb30:	52d30104 	sbcspl	r0, r3, #4, 2
    cb34:	21010000 	mrscs	r0, (UNDEF: 1)
    cb38:	009e9c01 	addseq	r9, lr, r1, lsl #24
    cb3c:	009ea208 	addseq	sl, lr, r8, lsl #4
    cb40:	006ba408 	rsbeq	sl, fp, r8, lsl #8
    cb44:	01040100 	mrseq	r0, (UNDEF: 20)
    cb48:	00005300 	andeq	r5, r0, r0, lsl #6
    cb4c:	a4012901 	strge	r2, [r1], #-2305	; 0xfffff6ff
    cb50:	aa08009e 	bge	20cdd0 <__Stack_Size+0x20cbd0>
    cb54:	d008009e 	mulle	r8, lr, r0
    cb58:	0100006b 	tsteq	r0, fp, rrx
    cb5c:	52c20104 	sbcpl	r0, r2, #4, 2
    cb60:	32010000 	andcc	r0, r1, #0
    cb64:	009eac01 	addseq	sl, lr, r1, lsl #24
    cb68:	009eb208 	addseq	fp, lr, r8, lsl #4
    cb6c:	006bfc08 	rsbeq	pc, fp, r8, lsl #24
    cb70:	01040100 	mrseq	r0, (UNDEF: 20)
    cb74:	000052af 	andeq	r5, r0, pc, lsr #5
    cb78:	b4013a01 	strlt	r3, [r1], #-2561	; 0xfffff5ff
    cb7c:	ba08009e 	blt	20cdfc <__Stack_Size+0x20cbfc>
    cb80:	2808009e 	stmdacs	r8, {r1, r2, r3, r4, r7}
    cb84:	0100006c 	tsteq	r0, ip, rrx
    cb88:	53220104 	teqpl	r2, #4, 2
    cb8c:	42010000 	andmi	r0, r1, #0
    cb90:	009ebc01 	addseq	fp, lr, r1, lsl #24
    cb94:	009ec608 	addseq	ip, lr, r8, lsl #12
    cb98:	006c5408 	rsbeq	r5, ip, r8, lsl #8
    cb9c:	01040100 	mrseq	r0, (UNDEF: 20)
    cba0:	0000532e 	andeq	r5, r0, lr, lsr #6
    cba4:	c8014601 	stmdagt	r1, {r0, r9, sl, lr}
    cba8:	d208009e 	andle	r0, r8, #158	; 0x9e
    cbac:	8008009e 	mulhi	r8, lr, r0
    cbb0:	0100006c 	tsteq	r0, ip, rrx
    cbb4:	52f10104 	rscspl	r0, r1, #4, 2
    cbb8:	4a010000 	bmi	4cbc0 <__Stack_Size+0x4c9c0>
    cbbc:	009ed401 	addseq	sp, lr, r1, lsl #8
    cbc0:	009ede08 	addseq	sp, lr, r8, lsl #28
    cbc4:	006cac08 	rsbeq	sl, ip, r8, lsl #24
    cbc8:	01040100 	mrseq	r0, (UNDEF: 20)
    cbcc:	00005312 	andeq	r5, r0, r2, lsl r3
    cbd0:	e0014e01 	and	r4, r1, r1, lsl #28
    cbd4:	ea08009e 	b	20ce54 <__Stack_Size+0x20cc54>
    cbd8:	d808009e 	stmdale	r8, {r1, r2, r3, r4, r7}
    cbdc:	0100006c 	tsteq	r0, ip, rrx
    cbe0:	00026405 	andeq	r6, r2, r5, lsl #8
    cbe4:	06ce0200 	strbeq	r0, [lr], r0, lsl #4
    cbe8:	00000146 	andeq	r0, r0, r6, asr #2
    cbec:	5d060101 	stfpls	f0, [r6, #-4]
    cbf0:	00000000 	andeq	r0, r0, r0
    cbf4:	00000475 	andeq	r0, r0, r5, ror r4
    cbf8:	279d0002 	ldrcs	r0, [sp, r2]
    cbfc:	01040000 	mrseq	r0, (UNDEF: 4)
    cc00:	00000165 	andeq	r0, r0, r5, ror #2
    cc04:	00537c01 	subseq	r7, r3, r1, lsl #24
    cc08:	0000ba00 	andeq	fp, r0, r0, lsl #20
    cc0c:	009eec00 	addseq	lr, lr, r0, lsl #24
    cc10:	00a14c08 	adceq	r4, r1, r8, lsl #24
    cc14:	00320808 	eorseq	r0, r2, r8, lsl #16
    cc18:	06010200 	streq	r0, [r1], -r0, lsl #4
    cc1c:	000000a0 	andeq	r0, r0, r0, lsr #1
    cc20:	00011c03 	andeq	r1, r1, r3, lsl #24
    cc24:	372a0200 	strcc	r0, [sl, -r0, lsl #4]!
    cc28:	02000000 	andeq	r0, r0, #0
    cc2c:	009e0801 	addseq	r0, lr, r1, lsl #16
    cc30:	02020000 	andeq	r0, r2, #0
    cc34:	00018605 	andeq	r8, r1, r5, lsl #12
    cc38:	01900300 	orrseq	r0, r0, r0, lsl #6
    cc3c:	36020000 	strcc	r0, [r2], -r0
    cc40:	00000050 	andeq	r0, r0, r0, asr r0
    cc44:	dc070202 	sfmle	f0, 4, [r7], {2}
    cc48:	02000000 	andeq	r0, r0, #0
    cc4c:	01480504 	cmpeq	r8, r4, lsl #10
    cc50:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    cc54:	02000001 	andeq	r0, r0, #1
    cc58:	00006950 	andeq	r6, r0, r0, asr r9
    cc5c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    cc60:	0000010a 	andeq	r0, r0, sl, lsl #2
    cc64:	43050802 	movwmi	r0, #22530	; 0x5802
    cc68:	02000001 	andeq	r0, r0, #1
    cc6c:	01050708 	tsteq	r5, r8, lsl #14
    cc70:	04040000 	streq	r0, [r4], #-0
    cc74:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    cc78:	07040200 	streq	r0, [r4, -r0, lsl #4]
    cc7c:	0000010f 	andeq	r0, r0, pc, lsl #2
    cc80:	b8070402 	stmdalt	r7, {r1, sl}
    cc84:	05000002 	streq	r0, [r0, #-2]
    cc88:	0000005e 	andeq	r0, r0, lr, asr r0
    cc8c:	9b037406 	blls	e9cac <__Stack_Size+0xe9aac>
    cc90:	000001ab 	andeq	r0, r0, fp, lsr #3
    cc94:	0003d107 	andeq	sp, r3, r7, lsl #2
    cc98:	ab9d0300 	blge	fe74d8a0 <BootRAM+0xc93e041>
    cc9c:	02000001 	andeq	r0, r0, #1
    cca0:	67070023 	strvs	r0, [r7, -r3, lsr #32]
    cca4:	03000005 	movweq	r0, #5
    cca8:	0000939e 	muleq	r0, lr, r3
    ccac:	04230200 	strteq	r0, [r3], #-512	; 0xfffffe00
    ccb0:	00041107 	andeq	r1, r4, r7, lsl #2
    ccb4:	939f0300 	orrsls	r0, pc, #0, 6
    ccb8:	02000000 	andeq	r0, r0, #0
    ccbc:	20070823 	andcs	r0, r7, r3, lsr #16
    ccc0:	03000004 	movweq	r0, #4
    ccc4:	000093a0 	andeq	r9, r0, r0, lsr #7
    ccc8:	0c230200 	sfmeq	f0, 4, [r3], #-0
    cccc:	52435308 	subpl	r5, r3, #8, 6	; 0x20000000
    ccd0:	93a10300 			; <UNDEFINED> instruction: 0x93a10300
    ccd4:	02000000 	andeq	r0, r0, #0
    ccd8:	43081023 	movwmi	r1, #32803	; 0x8023
    ccdc:	03005243 	movweq	r5, #579	; 0x243
    cce0:	000093a2 	andeq	r9, r0, r2, lsr #7
    cce4:	14230200 	strtne	r0, [r3], #-512	; 0xfffffe00
    cce8:	50485308 	subpl	r5, r8, r8, lsl #6
    ccec:	c0a30300 	adcgt	r0, r3, r0, lsl #6
    ccf0:	02000001 	andeq	r0, r0, #1
    ccf4:	3e071823 	cdpcc	8, 0, cr1, cr7, cr3, {1}
    ccf8:	03000004 	movweq	r0, #4
    ccfc:	000093a4 	andeq	r9, r0, r4, lsr #7
    cd00:	24230200 	strtcs	r0, [r3], #-512	; 0xfffffe00
    cd04:	00041b07 	andeq	r1, r4, r7, lsl #22
    cd08:	93a50300 			; <UNDEFINED> instruction: 0x93a50300
    cd0c:	02000000 	andeq	r0, r0, #0
    cd10:	b8072823 	stmdalt	r7, {r0, r1, r5, fp, sp}
    cd14:	03000004 	movweq	r0, #4
    cd18:	000093a6 	andeq	r9, r0, r6, lsr #7
    cd1c:	2c230200 	sfmcs	f0, 4, [r3], #-0
    cd20:	00048807 	andeq	r8, r4, r7, lsl #16
    cd24:	93a70300 			; <UNDEFINED> instruction: 0x93a70300
    cd28:	02000000 	andeq	r0, r0, #0
    cd2c:	44073023 	strmi	r3, [r7], #-35	; 0xffffffdd
    cd30:	03000004 	movweq	r0, #4
    cd34:	000093a8 	andeq	r9, r0, r8, lsr #7
    cd38:	34230200 	strtcc	r0, [r3], #-512	; 0xfffffe00
    cd3c:	00041607 	andeq	r1, r4, r7, lsl #12
    cd40:	93a90300 			; <UNDEFINED> instruction: 0x93a90300
    cd44:	02000000 	andeq	r0, r0, #0
    cd48:	55073823 	strpl	r3, [r7, #-2083]	; 0xfffff7dd
    cd4c:	03000005 	movweq	r0, #5
    cd50:	000093aa 	andeq	r9, r0, sl, lsr #7
    cd54:	3c230200 	sfmcc	f0, 4, [r3], #-0
    cd58:	52465008 	subpl	r5, r6, #8
    cd5c:	d5ab0300 	strle	r0, [fp, #768]!	; 0x300
    cd60:	02000001 	andeq	r0, r0, #1
    cd64:	44084023 	strmi	r4, [r8], #-35	; 0xffffffdd
    cd68:	03005246 	movweq	r5, #582	; 0x246
    cd6c:	0001abac 	andeq	sl, r1, ip, lsr #23
    cd70:	48230200 	stmdami	r3!, {r9}
    cd74:	52444108 	subpl	r4, r4, #8, 2
    cd78:	abad0300 	blge	feb4d980 <BootRAM+0xcd3e121>
    cd7c:	02000001 	andeq	r0, r0, #1
    cd80:	c2074c23 	andgt	r4, r7, #8960	; 0x2300
    cd84:	03000004 	movweq	r0, #4
    cd88:	0001efae 	andeq	lr, r1, lr, lsr #31
    cd8c:	50230200 	eorpl	r0, r3, r0, lsl #4
    cd90:	00047e07 	andeq	r7, r4, r7, lsl #28
    cd94:	09af0300 	stmibeq	pc!, {r8, r9}	; <UNPREDICTABLE>
    cd98:	02000002 	andeq	r0, r0, #2
    cd9c:	09006023 	stmdbeq	r0, {r0, r1, r5, sp, lr}
    cda0:	00000093 	muleq	r0, r3, r0
    cda4:	00002c0a 	andeq	r2, r0, sl, lsl #24
    cda8:	0001c000 	andeq	ip, r1, r0
    cdac:	008c0b00 	addeq	r0, ip, r0, lsl #22
    cdb0:	000b0000 	andeq	r0, fp, r0
    cdb4:	0001b005 	andeq	fp, r1, r5
    cdb8:	005e0a00 	subseq	r0, lr, r0, lsl #20
    cdbc:	01d50000 	bicseq	r0, r5, r0
    cdc0:	8c0b0000 	stchi	0, cr0, [fp], {-0}
    cdc4:	01000000 	mrseq	r0, (UNDEF: 0)
    cdc8:	01da0900 	bicseq	r0, sl, r0, lsl #18
    cdcc:	c5050000 	strgt	r0, [r5, #-0]
    cdd0:	0a000001 	beq	cddc <__Stack_Size+0xcbdc>
    cdd4:	0000005e 	andeq	r0, r0, lr, asr r0
    cdd8:	000001ef 	andeq	r0, r0, pc, ror #3
    cddc:	00008c0b 	andeq	r8, r0, fp, lsl #24
    cde0:	09000300 	stmdbeq	r0, {r8, r9}
    cde4:	000001f4 	strdeq	r0, [r0], -r4
    cde8:	0001df05 	andeq	sp, r1, r5, lsl #30
    cdec:	005e0a00 	subseq	r0, lr, r0, lsl #20
    cdf0:	02090000 	andeq	r0, r9, #0
    cdf4:	8c0b0000 	stchi	0, cr0, [fp], {-0}
    cdf8:	04000000 	streq	r0, [r0], #-0
    cdfc:	020e0900 	andeq	r0, lr, #0, 18
    ce00:	f9050000 			; <UNDEFINED> instruction: 0xf9050000
    ce04:	03000001 	movweq	r0, #1
    ce08:	00000426 	andeq	r0, r0, r6, lsr #8
    ce0c:	0098b003 	addseq	fp, r8, r3
    ce10:	010c0000 	mrseq	r0, (UNDEF: 12)
    ce14:	34020704 	strcc	r0, [r2], #-1796	; 0xfffff8fc
    ce18:	0d000002 	stceq	0, cr0, [r0, #-8]
    ce1c:	000025d8 	ldrdeq	r2, [r0], -r8
    ce20:	45530e00 	ldrbmi	r0, [r3, #-3584]	; 0xfffff200
    ce24:	00010054 	andeq	r0, r1, r4, asr r0
    ce28:	8504240f 	strhi	r2, [r4, #-1039]	; 0xfffffbf1
    ce2c:	0002c203 	andeq	ip, r2, r3, lsl #4
    ce30:	43411000 	movtmi	r1, #4096	; 0x1000
    ce34:	87040052 	smlsdhi	r4, r2, r0, r0
    ce38:	00009303 	andeq	r9, r0, r3, lsl #6
    ce3c:	00230200 	eoreq	r0, r3, r0, lsl #4
    ce40:	001d3111 	andseq	r3, sp, r1, lsl r1
    ce44:	03880400 	orreq	r0, r8, #0, 8
    ce48:	00000093 	muleq	r0, r3, r0
    ce4c:	11042302 	tstne	r4, r2, lsl #6
    ce50:	00001d2e 	andeq	r1, r0, lr, lsr #26
    ce54:	93038904 	movwls	r8, #14596	; 0x3904
    ce58:	02000000 	andeq	r0, r0, #0
    ce5c:	53100823 	tstpl	r0, #2293760	; 0x230000
    ce60:	8a040052 	bhi	10cfb0 <__Stack_Size+0x10cdb0>
    ce64:	00009303 	andeq	r9, r0, r3, lsl #6
    ce68:	0c230200 	sfmeq	f0, 4, [r3], #-0
    ce6c:	00524310 	subseq	r4, r2, r0, lsl r3
    ce70:	93038b04 	movwls	r8, #15108	; 0x3b04
    ce74:	02000000 	andeq	r0, r0, #0
    ce78:	41101023 	tstmi	r0, r3, lsr #32
    ce7c:	8c040052 	stchi	0, cr0, [r4], {82}	; 0x52
    ce80:	00009303 	andeq	r9, r0, r3, lsl #6
    ce84:	14230200 	strtne	r0, [r3], #-512	; 0xfffffe00
    ce88:	001f8211 	andseq	r8, pc, r1, lsl r2	; <UNPREDICTABLE>
    ce8c:	038d0400 	orreq	r0, sp, #0, 8
    ce90:	00000093 	muleq	r0, r3, r0
    ce94:	10182302 	andsne	r2, r8, r2, lsl #6
    ce98:	0052424f 	subseq	r4, r2, pc, asr #4
    ce9c:	93038e04 	movwls	r8, #15876	; 0x3e04
    cea0:	02000000 	andeq	r0, r0, #0
    cea4:	71111c23 	tstvc	r1, r3, lsr #24
    cea8:	0400001c 	streq	r0, [r0], #-28	; 0xffffffe4
    ceac:	0093038f 	addseq	r0, r3, pc, lsl #7
    ceb0:	23020000 	movwcs	r0, #8192	; 0x2000
    ceb4:	8b120020 	blhi	48cf3c <__Stack_Size+0x48cd3c>
    ceb8:	0400001f 	streq	r0, [r0], #-31	; 0xffffffe1
    cebc:	02340398 	eorseq	r0, r4, #152, 6	; 0x60000002
    cec0:	280f0000 	stmdacs	pc, {}	; <UNPREDICTABLE>
    cec4:	6d043404 	cfstrsvs	mvf3, [r4, #-16]
    cec8:	10000003 	andne	r0, r0, r3
    cecc:	04005243 	streq	r5, [r0], #-579	; 0xfffffdbd
    ced0:	00930436 	addseq	r0, r3, r6, lsr r4
    ced4:	23020000 	movwcs	r0, #8192	; 0x2000
    ced8:	394c1100 	stmdbcc	ip, {r8, ip}^
    cedc:	37040000 	strcc	r0, [r4, -r0]
    cee0:	00009304 	andeq	r9, r0, r4, lsl #6
    cee4:	04230200 	strteq	r0, [r3], #-512	; 0xfffffe00
    cee8:	52494310 	subpl	r4, r9, #16, 6	; 0x40000000
    ceec:	04380400 	ldrteq	r0, [r8], #-1024	; 0xfffffc00
    cef0:	00000093 	muleq	r0, r3, r0
    cef4:	11082302 	tstne	r8, r2, lsl #6
    cef8:	00002f3f 	andeq	r2, r0, pc, lsr pc
    cefc:	93043904 	movwls	r3, #18692	; 0x4904
    cf00:	02000000 	andeq	r0, r0, #0
    cf04:	e2110c23 	ands	r0, r1, #8960	; 0x2300
    cf08:	0400002d 	streq	r0, [r0], #-45	; 0xffffffd3
    cf0c:	0093043a 	addseq	r0, r3, sl, lsr r4
    cf10:	23020000 	movwcs	r0, #8192	; 0x2000
    cf14:	2f611110 	svccs	0x00611110
    cf18:	3b040000 	blcc	10cf20 <__Stack_Size+0x10cd20>
    cf1c:	00009304 	andeq	r9, r0, r4, lsl #6
    cf20:	14230200 	strtne	r0, [r3], #-512	; 0xfffffe00
    cf24:	002f9911 	eoreq	r9, pc, r1, lsl r9	; <UNPREDICTABLE>
    cf28:	043c0400 	ldrteq	r0, [ip], #-1024	; 0xfffffc00
    cf2c:	00000093 	muleq	r0, r3, r0
    cf30:	11182302 	tstne	r8, r2, lsl #6
    cf34:	00002e94 	muleq	r0, r4, lr
    cf38:	93043d04 	movwls	r3, #19716	; 0x4d04
    cf3c:	02000000 	andeq	r0, r0, #0
    cf40:	4a111c23 	bmi	453fd4 <__Stack_Size+0x453dd4>
    cf44:	0400002e 	streq	r0, [r0], #-46	; 0xffffffd2
    cf48:	0093043e 	addseq	r0, r3, lr, lsr r4
    cf4c:	23020000 	movwcs	r0, #8192	; 0x2000
    cf50:	53431020 	movtpl	r1, #12320	; 0x3020
    cf54:	3f040052 	svccc	0x00040052
    cf58:	00009304 	andeq	r9, r0, r4, lsl #6
    cf5c:	24230200 	strtcs	r0, [r3], #-512	; 0xfffffe00
    cf60:	2db01200 	lfmcs	f1, 4, [r0]
    cf64:	4a040000 	bmi	10cf6c <__Stack_Size+0x10cd6c>
    cf68:	0002ce04 	andeq	ip, r2, r4, lsl #28
    cf6c:	4f011300 	svcmi	0x00011300
    cf70:	01000053 	qaddeq	r0, r3, r0
    cf74:	9eec01d4 	mcrls	1, 7, r0, cr12, cr4, {6}
    cf78:	9f540800 	svcls	0x00540800
    cf7c:	6d040800 	stcvs	8, cr0, [r4, #-0]
    cf80:	14010000 	strne	r0, [r1], #-0
    cf84:	00535a01 	subseq	r5, r3, r1, lsl #20
    cf88:	01320100 	teqeq	r2, r0, lsl #2
    cf8c:	009f5401 	addseq	r5, pc, r1, lsl #8
    cf90:	00a03808 	adceq	r3, r0, r8, lsl #16
    cf94:	006d3008 	rsbeq	r3, sp, r8
    cf98:	03d80100 	bicseq	r0, r8, #0, 2
    cf9c:	74150000 	ldrvc	r0, [r5], #-0
    cfa0:	0100706d 	tsteq	r0, sp, rrx
    cfa4:	005e0134 	subseq	r0, lr, r4, lsr r1
    cfa8:	91020000 	mrsls	r0, (UNDEF: 2)
    cfac:	2f071674 	svccs	0x00071674
    cfb0:	34010000 	strcc	r0, [r1], #-0
    cfb4:	00005e01 	andeq	r5, r0, r1, lsl #28
    cfb8:	70910200 	addsvc	r0, r1, r0, lsl #4
    cfbc:	002f5716 	eoreq	r5, pc, r6, lsl r7	; <UNPREDICTABLE>
    cfc0:	01340100 	teqeq	r4, r0, lsl #2
    cfc4:	0000005e 	andeq	r0, r0, lr, asr r0
    cfc8:	006c9102 	rsbeq	r9, ip, r2, lsl #2
    cfcc:	00537017 	subseq	r7, r3, r7, lsl r0
    cfd0:	01a30100 			; <UNDEFINED> instruction: 0x01a30100
    cfd4:	00a03801 	adceq	r3, r0, r1, lsl #16
    cfd8:	00a04208 	adceq	r4, r0, r8, lsl #4
    cfdc:	006d6808 	rsbeq	r6, sp, r8, lsl #16
    cfe0:	3f180100 	svccc	0x00180100
    cfe4:	01000053 	qaddeq	r0, r3, r0
    cfe8:	440103db 	strmi	r0, [r1], #-987	; 0xfffffc25
    cfec:	4c0800a0 	stcmi	0, cr0, [r8], {160}	; 0xa0
    cff0:	940800a1 	strls	r0, [r8], #-161	; 0xffffff5f
    cff4:	0100006d 	tsteq	r0, sp, rrx
    cff8:	00000427 	andeq	r0, r0, r7, lsr #8
    cffc:	002fa116 	eoreq	sl, pc, r6, lsl r1	; <UNPREDICTABLE>
    d000:	03dd0100 	bicseq	r0, sp, #0, 2
    d004:	00000093 	muleq	r0, r3, r0
    d008:	16749102 	ldrbtne	r9, [r4], -r2, lsl #2
    d00c:	00003038 	andeq	r3, r0, r8, lsr r0
    d010:	9303dd01 	movwls	sp, #15617	; 0x3d01
    d014:	02000000 	andeq	r0, r0, #0
    d018:	19007091 	stmdbne	r0, {r0, r4, r7, ip, sp, lr}
    d01c:	00000264 	andeq	r0, r0, r4, ror #4
    d020:	3506ce03 	strcc	ip, [r6, #-3587]	; 0xfffff1fd
    d024:	01000004 	tsteq	r0, r4
    d028:	007e0501 	rsbseq	r0, lr, r1, lsl #10
    d02c:	821a0000 	andshi	r0, sl, #0
    d030:	0100004a 	tsteq	r0, sl, asr #32
    d034:	00005ea2 	andeq	r5, r0, r2, lsr #29
    d038:	03050100 	movweq	r0, #20736	; 0x5100
    d03c:	60000014 	andvs	r0, r0, r4, lsl r0
    d040:	00002c0a 	andeq	r2, r0, sl, lsl #24
    d044:	00045c00 	andeq	r5, r4, r0, lsl #24
    d048:	008c0b00 	addeq	r0, ip, r0, lsl #22
    d04c:	000f0000 	andeq	r0, pc, r0
    d050:	0030a91a 	eorseq	sl, r0, sl, lsl r9
    d054:	6ea70100 	fdvvss	f0, f7, f0
    d058:	01000004 	tsteq	r0, r4
    d05c:	00180305 	andseq	r0, r8, r5, lsl #6
    d060:	73096000 	movwvc	r6, #36864	; 0x9000
    d064:	05000004 	streq	r0, [r0, #-4]
    d068:	0000044c 	andeq	r0, r0, ip, asr #8
    d06c:	00006100 	andeq	r6, r0, r0, lsl #2
    d070:	16000200 	strne	r0, [r0], -r0, lsl #4
    d074:	04000029 	streq	r0, [r0], #-41	; 0xffffffd7
    d078:	00334801 	eorseq	r4, r3, r1, lsl #16
    d07c:	00000000 	andeq	r0, r0, r0
    d080:	435c2e00 	cmpmi	ip, #0, 28
    d084:	2f45524f 	svccs	0x0045524f
    d088:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
    d08c:	5f707574 	svcpl	0x00707574
    d090:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    d094:	30316632 	eorscc	r6, r1, r2, lsr r6
    d098:	64685f78 	strbtvs	r5, [r8], #-3960	; 0xfffff088
    d09c:	4300732e 	movwmi	r7, #814	; 0x32e
    d0a0:	73555c3a 	cmpvc	r5, #14848	; 0x3a00
    d0a4:	5c737265 	lfmpl	f7, 2, [r3], #-404	; 0xfffffe6c
    d0a8:	676e6179 			; <UNDEFINED> instruction: 0x676e6179
    d0ac:	7365745c 	cmnvc	r5, #92, 8	; 0x5c000000
    d0b0:	74735c74 	ldrbtvc	r5, [r3], #-3188	; 0xfffff38c
    d0b4:	5c32336d 	ldcpl	3, cr3, [r2], #-436	; 0xfffffe4c
    d0b8:	74736574 	ldrbtvc	r6, [r3], #-1396	; 0xfffffa8c
    d0bc:	64656c5f 	strbtvs	r6, [r5], #-3167	; 0xfffff3a1
    d0c0:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
    d0c4:	20534120 	subscs	r4, r3, r0, lsr #2
    d0c8:	33322e32 	teqcc	r2, #800	; 0x320
    d0cc:	0032352e 	eorseq	r3, r2, lr, lsr #10
    d0d0:	Address 0x0000d0d0 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10011201 	andne	r1, r1, r1, lsl #4
      10:	02000006 	andeq	r0, r0, #6
      14:	0b0b0024 	bleq	2c00ac <__Stack_Size+0x2bfeac>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
      20:	3a0e0300 	bcc	380c28 <__Stack_Size+0x380a28>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
      2c:	0b0b0024 	bleq	2c00c4 <__Stack_Size+0x2bfec4>
      30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
      34:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
      38:	030c3f01 	movweq	r3, #52993	; 0xcf01
      3c:	3b0b3a0e 	blcc	2ce87c <__Stack_Size+0x2ce67c>
      40:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
      44:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
      48:	970a4001 	strls	r4, [sl, -r1]
      4c:	13010c42 	movwne	r0, #7234	; 0x1c42
      50:	34060000 	strcc	r0, [r6], #-0
      54:	3a0e0300 	bcc	380c5c <__Stack_Size+0x380a5c>
      58:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      5c:	000a0213 	andeq	r0, sl, r3, lsl r2
      60:	012e0700 	teqeq	lr, r0, lsl #14
      64:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
      68:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
      6c:	01110c27 	tsteq	r1, r7, lsr #24
      70:	0a400112 	beq	10004c0 <__Stack_Size+0x10002c0>
      74:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
      78:	08000013 	stmdaeq	r0, {r0, r1, r4}
      7c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
      80:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
      84:	0a021349 	beq	84db0 <__Stack_Size+0x84bb0>
      88:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
      8c:	030c3f01 	movweq	r3, #52993	; 0xcf01
      90:	3b0b3a0e 	blcc	2ce8d0 <__Stack_Size+0x2ce6d0>
      94:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
      98:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
      9c:	97064001 	strls	r4, [r6, -r1]
      a0:	13010c42 	movwne	r0, #7234	; 0x1c42
      a4:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
      a8:	030c3f01 	movweq	r3, #52993	; 0xcf01
      ac:	3b0b3a0e 	blcc	2ce8ec <__Stack_Size+0x2ce6ec>
      b0:	110c2705 	tstne	ip, r5, lsl #14
      b4:	40011201 	andmi	r1, r1, r1, lsl #4
      b8:	0c429706 	mcrreq	7, 0, r9, r2, cr6
      bc:	00001301 	andeq	r1, r0, r1, lsl #6
      c0:	0b000f0b 	bleq	3cf4 <__Stack_Size+0x3af4>
      c4:	0013490b 	andseq	r4, r3, fp, lsl #18
      c8:	012e0c00 	teqeq	lr, r0, lsl #24
      cc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
      d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
      d4:	13490c27 	movtne	r0, #39975	; 0x9c27
      d8:	01120111 	tsteq	r2, r1, lsl r1
      dc:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
      e0:	0000000c 	andeq	r0, r0, ip
      e4:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
      e8:	030b130e 	movweq	r1, #45838	; 0xb30e
      ec:	110e1b0e 	tstne	lr, lr, lsl #22
      f0:	10011201 	andne	r1, r1, r1, lsl #4
      f4:	02000006 	andeq	r0, r0, #6
      f8:	0b0b0024 	bleq	2c0190 <__Stack_Size+0x2bff90>
      fc:	0e030b3e 	vmoveq.16	d3[0], r0
     100:	16030000 	strne	r0, [r3], -r0
     104:	3a0e0300 	bcc	380d0c <__Stack_Size+0x380b0c>
     108:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     10c:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
     110:	0b0b0024 	bleq	2c01a8 <__Stack_Size+0x2bffa8>
     114:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     118:	35050000 	strcc	r0, [r5, #-0]
     11c:	00134900 	andseq	r4, r3, r0, lsl #18
     120:	01040600 	tsteq	r4, r0, lsl #12
     124:	0b3a0b0b 	bleq	e82d58 <__Stack_Size+0xe82b58>
     128:	1301053b 	movwne	r0, #5435	; 0x153b
     12c:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
     130:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     134:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     138:	0b0b0113 	bleq	2c058c <__Stack_Size+0x2c038c>
     13c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     140:	00001301 	andeq	r1, r0, r1, lsl #6
     144:	03000d09 	movweq	r0, #3337	; 0xd09
     148:	3b0b3a08 	blcc	2ce970 <__Stack_Size+0x2ce770>
     14c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     150:	0a00000a 	beq	180 <_Minimum_Stack_Size+0x80>
     154:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     158:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     15c:	0a381349 	beq	e04e88 <__Stack_Size+0xe04c88>
     160:	160b0000 	strne	r0, [fp], -r0
     164:	3a0e0300 	bcc	380d6c <__Stack_Size+0x380b6c>
     168:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     16c:	0c000013 	stceq	0, cr0, [r0], {19}
     170:	0b0b0104 	bleq	2c0588 <__Stack_Size+0x2c0388>
     174:	0b3b0b3a 	bleq	ec2e64 <__Stack_Size+0xec2c64>
     178:	00001301 	andeq	r1, r0, r1, lsl #6
     17c:	0b01130d 	bleq	44db8 <__Stack_Size+0x44bb8>
     180:	3b0b3a0b 	blcc	2ce9b4 <__Stack_Size+0x2ce7b4>
     184:	0013010b 	andseq	r0, r3, fp, lsl #2
     188:	000d0e00 	andeq	r0, sp, r0, lsl #28
     18c:	0b3a0e03 	bleq	e839a0 <__Stack_Size+0xe837a0>
     190:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     194:	00000a38 	andeq	r0, r0, r8, lsr sl
     198:	3f012e0f 	svccc	0x00012e0f
     19c:	3a0e030c 	bcc	380dd4 <__Stack_Size+0x380bd4>
     1a0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     1a4:	1201110c 	andne	r1, r1, #12, 2
     1a8:	96064001 	strls	r4, [r6], -r1
     1ac:	13010c42 	movwne	r0, #7234	; 0x1c42
     1b0:	34100000 	ldrcc	r0, [r0], #-0
     1b4:	3a0e0300 	bcc	380dbc <__Stack_Size+0x380bbc>
     1b8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     1bc:	000a0213 	andeq	r0, sl, r3, lsl r2
     1c0:	00341100 	eorseq	r1, r4, r0, lsl #2
     1c4:	0b3a0e03 	bleq	e839d8 <__Stack_Size+0xe837d8>
     1c8:	1349053b 	movtne	r0, #38203	; 0x953b
     1cc:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252	; 0xffffff04
     1d0:	01000000 	mrseq	r0, (UNDEF: 0)
     1d4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     1d8:	0e030b13 	vmoveq.32	d3[0], r0
     1dc:	01110e1b 	tsteq	r1, fp, lsl lr
     1e0:	06100112 			; <UNDEFINED> instruction: 0x06100112
     1e4:	24020000 	strcs	r0, [r2], #-0
     1e8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     1ec:	000e030b 	andeq	r0, lr, fp, lsl #6
     1f0:	00160300 	andseq	r0, r6, r0, lsl #6
     1f4:	0b3a0e03 	bleq	e83a08 <__Stack_Size+0xe83808>
     1f8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     1fc:	24040000 	strcs	r0, [r4], #-0
     200:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     204:	0008030b 	andeq	r0, r8, fp, lsl #6
     208:	01130500 	tsteq	r3, r0, lsl #10
     20c:	0b3a050b 	bleq	e81640 <__Stack_Size+0xe81440>
     210:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     214:	0d060000 	stceq	0, cr0, [r6, #-0]
     218:	3a0e0300 	bcc	380e20 <__Stack_Size+0x380c20>
     21c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     220:	000a3813 	andeq	r3, sl, r3, lsl r8
     224:	000d0700 	andeq	r0, sp, r0, lsl #14
     228:	0b3a0803 	bleq	e8223c <__Stack_Size+0xe8203c>
     22c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     230:	00000a38 	andeq	r0, r0, r8, lsr sl
     234:	49010108 	stmdbmi	r1, {r3, r8}
     238:	00130113 	andseq	r0, r3, r3, lsl r1
     23c:	00210900 	eoreq	r0, r1, r0, lsl #18
     240:	0b2f1349 	bleq	bc4f6c <__Stack_Size+0xbc4d6c>
     244:	350a0000 	strcc	r0, [sl, #-0]
     248:	00134900 	andseq	r4, r3, r0, lsl #18
     24c:	00210b00 	eoreq	r0, r1, r0, lsl #22
     250:	052f1349 	streq	r1, [pc, #-841]!	; ffffff0f <BootRAM+0xe1f06b0>
     254:	130c0000 	movwne	r0, #49152	; 0xc000
     258:	3a0b0b01 	bcc	2c2e64 <__Stack_Size+0x2c2c64>
     25c:	010b3b0b 	tsteq	fp, fp, lsl #22
     260:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     264:	13490026 	movtne	r0, #36902	; 0x9026
     268:	130e0000 	movwne	r0, #57344	; 0xe000
     26c:	3a0b0b01 	bcc	2c2e78 <__Stack_Size+0x2c2c78>
     270:	01053b0b 	tsteq	r5, fp, lsl #22
     274:	0f000013 	svceq	0x00000013
     278:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     27c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     280:	0a381349 	beq	e04fac <__Stack_Size+0xe04dac>
     284:	0d100000 	ldceq	0, cr0, [r0, #-0]
     288:	3a080300 	bcc	200e90 <__Stack_Size+0x200c90>
     28c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     290:	000a3813 	andeq	r3, sl, r3, lsl r8
     294:	00161100 	andseq	r1, r6, r0, lsl #2
     298:	0b3a0e03 	bleq	e83aac <__Stack_Size+0xe838ac>
     29c:	1349053b 	movtne	r0, #38203	; 0x953b
     2a0:	04120000 	ldreq	r0, [r2], #-0
     2a4:	3a0b0b01 	bcc	2c2eb0 <__Stack_Size+0x2c2cb0>
     2a8:	01053b0b 	tsteq	r5, fp, lsl #22
     2ac:	13000013 	movwne	r0, #19
     2b0:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     2b4:	00000d1c 	andeq	r0, r0, ip, lsl sp
     2b8:	3f012e14 	svccc	0x00012e14
     2bc:	3a0e030c 	bcc	380ef4 <__Stack_Size+0x380cf4>
     2c0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     2c4:	1201110c 	andne	r1, r1, #12, 2
     2c8:	97064001 	strls	r4, [r6, -r1]
     2cc:	13010c42 	movwne	r0, #7234	; 0x1c42
     2d0:	05150000 	ldreq	r0, [r5, #-0]
     2d4:	3a0e0300 	bcc	380edc <__Stack_Size+0x380cdc>
     2d8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     2dc:	000a0213 	andeq	r0, sl, r3, lsl r2
     2e0:	00341600 	eorseq	r1, r4, r0, lsl #12
     2e4:	0b3a0e03 	bleq	e83af8 <__Stack_Size+0xe838f8>
     2e8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     2ec:	00000a02 	andeq	r0, r0, r2, lsl #20
     2f0:	0b000f17 	bleq	3f54 <__Stack_Size+0x3d54>
     2f4:	0013490b 	andseq	r4, r3, fp, lsl #18
     2f8:	00341800 	eorseq	r1, r4, r0, lsl #16
     2fc:	0b3a0e03 	bleq	e83b10 <__Stack_Size+0xe83910>
     300:	1349053b 	movtne	r0, #38203	; 0x953b
     304:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252	; 0xffffff04
     308:	01000000 	mrseq	r0, (UNDEF: 0)
     30c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     310:	0e030b13 	vmoveq.32	d3[0], r0
     314:	01110e1b 	tsteq	r1, fp, lsl lr
     318:	06100112 			; <UNDEFINED> instruction: 0x06100112
     31c:	24020000 	strcs	r0, [r2], #-0
     320:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     324:	000e030b 	andeq	r0, lr, fp, lsl #6
     328:	00160300 	andseq	r0, r6, r0, lsl #6
     32c:	0b3a0e03 	bleq	e83b40 <__Stack_Size+0xe83940>
     330:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     334:	24040000 	strcs	r0, [r4], #-0
     338:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     33c:	0008030b 	andeq	r0, r8, fp, lsl #6
     340:	00350500 	eorseq	r0, r5, r0, lsl #10
     344:	00001349 	andeq	r1, r0, r9, asr #6
     348:	0b010406 	bleq	41368 <__Stack_Size+0x41168>
     34c:	3b0b3a0b 	blcc	2ceb80 <__Stack_Size+0x2ce980>
     350:	00130105 	andseq	r0, r3, r5, lsl #2
     354:	00280700 	eoreq	r0, r8, r0, lsl #14
     358:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     35c:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
     360:	1c080300 	stcne	3, cr0, [r8], {-0}
     364:	0900000d 	stmdbeq	r0, {r0, r2, r3}
     368:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     36c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     370:	00001349 	andeq	r1, r0, r9, asr #6
     374:	0b01130a 	bleq	44fa4 <__Stack_Size+0x44da4>
     378:	3b0b3a0b 	blcc	2cebac <__Stack_Size+0x2ce9ac>
     37c:	00130105 	andseq	r0, r3, r5, lsl #2
     380:	000d0b00 	andeq	r0, sp, r0, lsl #22
     384:	0b3a0803 	bleq	e82398 <__Stack_Size+0xe82198>
     388:	1349053b 	movtne	r0, #38203	; 0x953b
     38c:	00000a38 	andeq	r0, r0, r8, lsr sl
     390:	03000d0c 	movweq	r0, #3340	; 0xd0c
     394:	3b0b3a0e 	blcc	2cebd4 <__Stack_Size+0x2ce9d4>
     398:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     39c:	0d00000a 	stceq	0, cr0, [r0, #-40]	; 0xffffffd8
     3a0:	0b0b0113 	bleq	2c07f4 <__Stack_Size+0x2c05f4>
     3a4:	0b3b0b3a 	bleq	ec3094 <__Stack_Size+0xec2e94>
     3a8:	00001301 	andeq	r1, r0, r1, lsl #6
     3ac:	03000d0e 	movweq	r0, #3342	; 0xd0e
     3b0:	3b0b3a0e 	blcc	2cebf0 <__Stack_Size+0x2ce9f0>
     3b4:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     3b8:	0f00000a 	svceq	0x0000000a
     3bc:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 30c <__Stack_Size+0x10c>
     3c0:	0b3a0e03 	bleq	e83bd4 <__Stack_Size+0xe839d4>
     3c4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     3c8:	01120111 	tsteq	r2, r1, lsl r1
     3cc:	42960640 	addsmi	r0, r6, #64, 12	; 0x4000000
     3d0:	0013010c 	andseq	r0, r3, ip, lsl #2
     3d4:	00051000 	andeq	r1, r5, r0
     3d8:	0b3a0e03 	bleq	e83bec <__Stack_Size+0xe839ec>
     3dc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     3e0:	00000a02 	andeq	r0, r0, r2, lsl #20
     3e4:	0b000f11 	bleq	4030 <__Stack_Size+0x3e30>
     3e8:	0013490b 	andseq	r4, r3, fp, lsl #18
     3ec:	012e1200 	teqeq	lr, r0, lsl #4
     3f0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     3f4:	0b3b0b3a 	bleq	ec30e4 <__Stack_Size+0xec2ee4>
     3f8:	01110c27 	tsteq	r1, r7, lsr #24
     3fc:	06400112 			; <UNDEFINED> instruction: 0x06400112
     400:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
     404:	13000013 	movwne	r0, #19
     408:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     40c:	0b3b0b3a 	bleq	ec30fc <__Stack_Size+0xec2efc>
     410:	0a021349 	beq	8513c <__Stack_Size+0x84f3c>
     414:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
     418:	030c3f01 	movweq	r3, #52993	; 0xcf01
     41c:	3b0b3a0e 	blcc	2cec5c <__Stack_Size+0x2cea5c>
     420:	110c2705 	tstne	ip, r5, lsl #14
     424:	40011201 	andmi	r1, r1, r1, lsl #4
     428:	0c429706 	mcrreq	7, 0, r9, r2, cr6
     42c:	00001301 	andeq	r1, r0, r1, lsl #6
     430:	03000515 	movweq	r0, #1301	; 0x515
     434:	3b0b3a0e 	blcc	2cec74 <__Stack_Size+0x2cea74>
     438:	02134905 	andseq	r4, r3, #81920	; 0x14000
     43c:	1600000a 	strne	r0, [r0], -sl
     440:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     444:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     448:	0a021349 	beq	85174 <__Stack_Size+0x84f74>
     44c:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
     450:	030c3f01 	movweq	r3, #52993	; 0xcf01
     454:	3b0b3a0e 	blcc	2cec94 <__Stack_Size+0x2cea94>
     458:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     45c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     460:	97064001 	strls	r4, [r6, -r1]
     464:	13010c42 	movwne	r0, #7234	; 0x1c42
     468:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
     46c:	030c3f00 	movweq	r3, #52992	; 0xcf00
     470:	3b0b3a0e 	blcc	2cecb0 <__Stack_Size+0x2ceab0>
     474:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     478:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     47c:	97064001 	strls	r4, [r6, -r1]
     480:	00000c42 	andeq	r0, r0, r2, asr #24
     484:	03003419 	movweq	r3, #1049	; 0x419
     488:	3b0b3a08 	blcc	2cecb0 <__Stack_Size+0x2ceab0>
     48c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     490:	1a00000a 	bne	4c0 <__Stack_Size+0x2c0>
     494:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     498:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     49c:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 380 <__Stack_Size+0x180>
     4a0:	00000c3c 	andeq	r0, r0, ip, lsr ip
     4a4:	01110100 	tsteq	r1, r0, lsl #2
     4a8:	0b130e25 	bleq	4c3d44 <__Stack_Size+0x4c3b44>
     4ac:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     4b0:	01120111 	tsteq	r2, r1, lsl r1
     4b4:	00000610 	andeq	r0, r0, r0, lsl r6
     4b8:	0b002402 	bleq	94c8 <__Stack_Size+0x92c8>
     4bc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     4c0:	0300000e 	movweq	r0, #14
     4c4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     4c8:	0b3b0b3a 	bleq	ec31b8 <__Stack_Size+0xec2fb8>
     4cc:	00001349 	andeq	r1, r0, r9, asr #6
     4d0:	0b002404 	bleq	94e8 <__Stack_Size+0x92e8>
     4d4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     4d8:	05000008 	streq	r0, [r0, #-8]
     4dc:	13490035 	movtne	r0, #36917	; 0x9035
     4e0:	04060000 	streq	r0, [r6], #-0
     4e4:	3a0b0b01 	bcc	2c30f0 <__Stack_Size+0x2c2ef0>
     4e8:	01053b0b 	tsteq	r5, fp, lsl #22
     4ec:	07000013 	smladeq	r0, r3, r0, r0
     4f0:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     4f4:	00000d1c 	andeq	r0, r0, ip, lsl sp
     4f8:	03002808 	movweq	r2, #2056	; 0x808
     4fc:	000d1c08 	andeq	r1, sp, r8, lsl #24
     500:	00160900 	andseq	r0, r6, r0, lsl #18
     504:	0b3a0e03 	bleq	e83d18 <__Stack_Size+0xe83b18>
     508:	1349053b 	movtne	r0, #38203	; 0x953b
     50c:	130a0000 	movwne	r0, #40960	; 0xa000
     510:	3a0b0b01 	bcc	2c311c <__Stack_Size+0x2c2f1c>
     514:	01053b0b 	tsteq	r5, fp, lsl #22
     518:	0b000013 	bleq	56c <__Stack_Size+0x36c>
     51c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     520:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     524:	0a381349 	beq	e05250 <__Stack_Size+0xe05050>
     528:	0d0c0000 	stceq	0, cr0, [ip, #-0]
     52c:	3a080300 	bcc	201134 <__Stack_Size+0x200f34>
     530:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     534:	000a3813 	andeq	r3, sl, r3, lsl r8
     538:	01010d00 	tsteq	r1, r0, lsl #26
     53c:	13011349 	movwne	r1, #4937	; 0x1349
     540:	210e0000 	mrscs	r0, (UNDEF: 14)
     544:	2f134900 	svccs	0x00134900
     548:	0f00000b 	svceq	0x0000000b
     54c:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 49c <__Stack_Size+0x29c>
     550:	0b3a0e03 	bleq	e83d64 <__Stack_Size+0xe83b64>
     554:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     558:	01120111 	tsteq	r2, r1, lsl r1
     55c:	42960640 	addsmi	r0, r6, #64, 12	; 0x4000000
     560:	1000000c 	andne	r0, r0, ip
     564:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 4b4 <__Stack_Size+0x2b4>
     568:	0b3a0e03 	bleq	e83d7c <__Stack_Size+0xe83b7c>
     56c:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     570:	01120111 	tsteq	r2, r1, lsl r1
     574:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
     578:	0013010c 	andseq	r0, r3, ip, lsl #2
     57c:	00051100 	andeq	r1, r5, r0, lsl #2
     580:	0b3a0e03 	bleq	e83d94 <__Stack_Size+0xe83b94>
     584:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     588:	00000a02 	andeq	r0, r0, r2, lsl #20
     58c:	03003412 	movweq	r3, #1042	; 0x412
     590:	3b0b3a0e 	blcc	2cedd0 <__Stack_Size+0x2cebd0>
     594:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     598:	1300000a 	movwne	r0, #10
     59c:	08030034 	stmdaeq	r3, {r2, r4, r5}
     5a0:	0b3b0b3a 	bleq	ec3290 <__Stack_Size+0xec3090>
     5a4:	0a021349 	beq	852d0 <__Stack_Size+0x850d0>
     5a8:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
     5ac:	030c3f01 	movweq	r3, #52993	; 0xcf01
     5b0:	3b0b3a0e 	blcc	2cedf0 <__Stack_Size+0x2cebf0>
     5b4:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     5b8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     5bc:	97064001 	strls	r4, [r6, -r1]
     5c0:	13010c42 	movwne	r0, #7234	; 0x1c42
     5c4:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     5c8:	030c3f00 	movweq	r3, #52992	; 0xcf00
     5cc:	3b0b3a0e 	blcc	2cee0c <__Stack_Size+0x2cec0c>
     5d0:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     5d4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     5d8:	97064001 	strls	r4, [r6, -r1]
     5dc:	00000c42 	andeq	r0, r0, r2, asr #24
     5e0:	3f002e16 	svccc	0x00002e16
     5e4:	3a0e030c 	bcc	38121c <__Stack_Size+0x38101c>
     5e8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     5ec:	1201110c 	andne	r1, r1, #12, 2
     5f0:	97064001 	strls	r4, [r6, -r1]
     5f4:	00000c42 	andeq	r0, r0, r2, asr #24
     5f8:	03003417 	movweq	r3, #1047	; 0x417
     5fc:	3b0b3a0e 	blcc	2cee3c <__Stack_Size+0x2cec3c>
     600:	3f134905 	svccc	0x00134905
     604:	000c3c0c 	andeq	r3, ip, ip, lsl #24
     608:	11010000 	mrsne	r0, (UNDEF: 1)
     60c:	130e2501 	movwne	r2, #58625	; 0xe501
     610:	1b0e030b 	blne	381244 <__Stack_Size+0x381044>
     614:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     618:	00061001 	andeq	r1, r6, r1
     61c:	00240200 	eoreq	r0, r4, r0, lsl #4
     620:	0b3e0b0b 	bleq	f83254 <__Stack_Size+0xf83054>
     624:	00000e03 	andeq	r0, r0, r3, lsl #28
     628:	03001603 	movweq	r1, #1539	; 0x603
     62c:	3b0b3a0e 	blcc	2cee6c <__Stack_Size+0x2cec6c>
     630:	0013490b 	andseq	r4, r3, fp, lsl #18
     634:	00240400 	eoreq	r0, r4, r0, lsl #8
     638:	0b3e0b0b 	bleq	f8326c <__Stack_Size+0xf8306c>
     63c:	00000803 	andeq	r0, r0, r3, lsl #16
     640:	49010105 	stmdbmi	r1, {r0, r2, r8}
     644:	00130113 	andseq	r0, r3, r3, lsl r1
     648:	00210600 	eoreq	r0, r1, r0, lsl #12
     64c:	0b2f1349 	bleq	bc5378 <__Stack_Size+0xbc5178>
     650:	35070000 	strcc	r0, [r7, #-0]
     654:	00134900 	andseq	r4, r3, r0, lsl #18
     658:	01040800 	tsteq	r4, r0, lsl #16
     65c:	0b3a0b0b 	bleq	e83290 <__Stack_Size+0xe83090>
     660:	1301053b 	movwne	r0, #5435	; 0x153b
     664:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
     668:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     66c:	0a00000d 	beq	6a8 <__Stack_Size+0x4a8>
     670:	08030028 	stmdaeq	r3, {r3, r5}
     674:	00000d1c 	andeq	r0, r0, ip, lsl sp
     678:	0300160b 	movweq	r1, #1547	; 0x60b
     67c:	3b0b3a0e 	blcc	2ceebc <__Stack_Size+0x2cecbc>
     680:	00134905 	andseq	r4, r3, r5, lsl #18
     684:	01130c00 	tsteq	r3, r0, lsl #24
     688:	0b3a0b0b 	bleq	e832bc <__Stack_Size+0xe830bc>
     68c:	1301053b 	movwne	r0, #5435	; 0x153b
     690:	0d0d0000 	stceq	0, cr0, [sp, #-0]
     694:	3a080300 	bcc	20129c <__Stack_Size+0x20109c>
     698:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     69c:	000a3813 	andeq	r3, sl, r3, lsl r8
     6a0:	000d0e00 	andeq	r0, sp, r0, lsl #28
     6a4:	0b3a0e03 	bleq	e83eb8 <__Stack_Size+0xe83cb8>
     6a8:	1349053b 	movtne	r0, #38203	; 0x953b
     6ac:	00000a38 	andeq	r0, r0, r8, lsr sl
     6b0:	0b01130f 	bleq	452f4 <__Stack_Size+0x450f4>
     6b4:	3b0b3a05 	blcc	2ceed0 <__Stack_Size+0x2cecd0>
     6b8:	00130105 	andseq	r0, r3, r5, lsl #2
     6bc:	01131000 	tsteq	r3, r0
     6c0:	0b3a0b0b 	bleq	e832f4 <__Stack_Size+0xe830f4>
     6c4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     6c8:	0d110000 	ldceq	0, cr0, [r1, #-0]
     6cc:	3a0e0300 	bcc	3812d4 <__Stack_Size+0x3810d4>
     6d0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     6d4:	000a3813 	andeq	r3, sl, r3, lsl r8
     6d8:	000d1200 	andeq	r1, sp, r0, lsl #4
     6dc:	0b3a0803 	bleq	e826f0 <__Stack_Size+0xe824f0>
     6e0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     6e4:	00000a38 	andeq	r0, r0, r8, lsr sl
     6e8:	3f012e13 	svccc	0x00012e13
     6ec:	3a0e030c 	bcc	381324 <__Stack_Size+0x381124>
     6f0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     6f4:	1201110c 	andne	r1, r1, #12, 2
     6f8:	96064001 	strls	r4, [r6], -r1
     6fc:	13010c42 	movwne	r0, #7234	; 0x1c42
     700:	05140000 	ldreq	r0, [r4, #-0]
     704:	3a0e0300 	bcc	38130c <__Stack_Size+0x38110c>
     708:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     70c:	000a0213 	andeq	r0, sl, r3, lsl r2
     710:	000f1500 	andeq	r1, pc, r0, lsl #10
     714:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     718:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
     71c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     720:	3b0b3a0e 	blcc	2cef60 <__Stack_Size+0x2ced60>
     724:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     728:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     72c:	97064001 	strls	r4, [r6, -r1]
     730:	13010c42 	movwne	r0, #7234	; 0x1c42
     734:	34170000 	ldrcc	r0, [r7], #-0
     738:	3a0e0300 	bcc	381340 <__Stack_Size+0x381140>
     73c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     740:	000a0213 	andeq	r0, sl, r3, lsl r2
     744:	012e1800 	teqeq	lr, r0, lsl #16
     748:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     74c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     750:	01110c27 	tsteq	r1, r7, lsr #24
     754:	06400112 			; <UNDEFINED> instruction: 0x06400112
     758:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
     75c:	19000013 	stmdbne	r0, {r0, r1, r4}
     760:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     764:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     768:	0a021349 	beq	85494 <__Stack_Size+0x85294>
     76c:	341a0000 	ldrcc	r0, [sl], #-0
     770:	3a0e0300 	bcc	381378 <__Stack_Size+0x381178>
     774:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     778:	000a0213 	andeq	r0, sl, r3, lsl r2
     77c:	012e1b00 	teqeq	lr, r0, lsl #22
     780:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     784:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     788:	13490c27 	movtne	r0, #39975	; 0x9c27
     78c:	01120111 	tsteq	r2, r1, lsl r1
     790:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
     794:	0013010c 	andseq	r0, r3, ip, lsl #2
     798:	012e1c00 	teqeq	lr, r0, lsl #24
     79c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     7a0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     7a4:	13490c27 	movtne	r0, #39975	; 0x9c27
     7a8:	01120111 	tsteq	r2, r1, lsl r1
     7ac:	42960640 	addsmi	r0, r6, #64, 12	; 0x4000000
     7b0:	0013010c 	andseq	r0, r3, ip, lsl #2
     7b4:	012e1d00 	teqeq	lr, r0, lsl #26
     7b8:	0b3a0e03 	bleq	e83fcc <__Stack_Size+0xe83dcc>
     7bc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     7c0:	01111349 	tsteq	r1, r9, asr #6
     7c4:	06400112 			; <UNDEFINED> instruction: 0x06400112
     7c8:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
     7cc:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     7d0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     7d4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     7d8:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 6bc <__Stack_Size+0x4bc>
     7dc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     7e0:	01110100 	tsteq	r1, r0, lsl #2
     7e4:	0b130e25 	bleq	4c4080 <__Stack_Size+0x4c3e80>
     7e8:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     7ec:	01120111 	tsteq	r2, r1, lsl r1
     7f0:	00000610 	andeq	r0, r0, r0, lsl r6
     7f4:	0b002402 	bleq	9804 <__Stack_Size+0x9604>
     7f8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     7fc:	0300000e 	movweq	r0, #14
     800:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     804:	0b3b0b3a 	bleq	ec34f4 <__Stack_Size+0xec32f4>
     808:	00001349 	andeq	r1, r0, r9, asr #6
     80c:	0b002404 	bleq	9824 <__Stack_Size+0x9624>
     810:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     814:	05000008 	streq	r0, [r0, #-8]
     818:	13490035 	movtne	r0, #36917	; 0x9035
     81c:	04060000 	streq	r0, [r6], #-0
     820:	3a0b0b01 	bcc	2c342c <__Stack_Size+0x2c322c>
     824:	01053b0b 	tsteq	r5, fp, lsl #22
     828:	07000013 	smladeq	r0, r3, r0, r0
     82c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     830:	00000d1c 	andeq	r0, r0, ip, lsl sp
     834:	03002808 	movweq	r2, #2056	; 0x808
     838:	000d1c08 	andeq	r1, sp, r8, lsl #24
     83c:	00160900 	andseq	r0, r6, r0, lsl #18
     840:	0b3a0e03 	bleq	e84054 <__Stack_Size+0xe83e54>
     844:	1349053b 	movtne	r0, #38203	; 0x953b
     848:	130a0000 	movwne	r0, #40960	; 0xa000
     84c:	3a0b0b01 	bcc	2c3458 <__Stack_Size+0x2c3258>
     850:	01053b0b 	tsteq	r5, fp, lsl #22
     854:	0b000013 	bleq	8a8 <__Stack_Size+0x6a8>
     858:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     85c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     860:	0a381349 	beq	e0558c <__Stack_Size+0xe0538c>
     864:	0d0c0000 	stceq	0, cr0, [ip, #-0]
     868:	3a080300 	bcc	201470 <__Stack_Size+0x201270>
     86c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     870:	000a3813 	andeq	r3, sl, r3, lsl r8
     874:	01130d00 	tsteq	r3, r0, lsl #26
     878:	0b3a0b0b 	bleq	e834ac <__Stack_Size+0xe832ac>
     87c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     880:	0d0e0000 	stceq	0, cr0, [lr, #-0]
     884:	3a0e0300 	bcc	38148c <__Stack_Size+0x38128c>
     888:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     88c:	000a3813 	andeq	r3, sl, r3, lsl r8
     890:	002e0f00 	eoreq	r0, lr, r0, lsl #30
     894:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     898:	0b3b0b3a 	bleq	ec3588 <__Stack_Size+0xec3388>
     89c:	01110c27 	tsteq	r1, r7, lsr #24
     8a0:	06400112 			; <UNDEFINED> instruction: 0x06400112
     8a4:	000c4296 	muleq	ip, r6, r2
     8a8:	012e1000 	teqeq	lr, r0
     8ac:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     8b0:	0b3b0b3a 	bleq	ec35a0 <__Stack_Size+0xec33a0>
     8b4:	01110c27 	tsteq	r1, r7, lsr #24
     8b8:	06400112 			; <UNDEFINED> instruction: 0x06400112
     8bc:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
     8c0:	11000013 	tstne	r0, r3, lsl r0
     8c4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     8c8:	0b3b0b3a 	bleq	ec35b8 <__Stack_Size+0xec33b8>
     8cc:	0a021349 	beq	855f8 <__Stack_Size+0x853f8>
     8d0:	34120000 	ldrcc	r0, [r2], #-0
     8d4:	3a0e0300 	bcc	3814dc <__Stack_Size+0x3812dc>
     8d8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     8dc:	000a0213 	andeq	r0, sl, r3, lsl r2
     8e0:	000f1300 	andeq	r1, pc, r0, lsl #6
     8e4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     8e8:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
     8ec:	030c3f00 	movweq	r3, #52992	; 0xcf00
     8f0:	3b0b3a0e 	blcc	2cf130 <__Stack_Size+0x2cef30>
     8f4:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     8f8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     8fc:	97064001 	strls	r4, [r6, -r1]
     900:	00000c42 	andeq	r0, r0, r2, asr #24
     904:	3f002e15 	svccc	0x00002e15
     908:	3a0e030c 	bcc	381540 <__Stack_Size+0x381340>
     90c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     910:	1201110c 	andne	r1, r1, #12, 2
     914:	97064001 	strls	r4, [r6, -r1]
     918:	00000c42 	andeq	r0, r0, r2, asr #24
     91c:	3f012e16 	svccc	0x00012e16
     920:	3a0e030c 	bcc	381558 <__Stack_Size+0x381358>
     924:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     928:	1201110c 	andne	r1, r1, #12, 2
     92c:	97064001 	strls	r4, [r6, -r1]
     930:	13010c42 	movwne	r0, #7234	; 0x1c42
     934:	05170000 	ldreq	r0, [r7, #-0]
     938:	3a0e0300 	bcc	381540 <__Stack_Size+0x381340>
     93c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     940:	000a0213 	andeq	r0, sl, r3, lsl r2
     944:	012e1800 	teqeq	lr, r0, lsl #16
     948:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     94c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     950:	13490c27 	movtne	r0, #39975	; 0x9c27
     954:	01120111 	tsteq	r2, r1, lsl r1
     958:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
     95c:	0013010c 	andseq	r0, r3, ip, lsl #2
     960:	00341900 	eorseq	r1, r4, r0, lsl #18
     964:	0b3a0e03 	bleq	e84178 <__Stack_Size+0xe83f78>
     968:	1349053b 	movtne	r0, #38203	; 0x953b
     96c:	00000a02 	andeq	r0, r0, r2, lsl #20
     970:	0300341a 	movweq	r3, #1050	; 0x41a
     974:	3b0b3a08 	blcc	2cf19c <__Stack_Size+0x2cef9c>
     978:	02134905 	andseq	r4, r3, #81920	; 0x14000
     97c:	1b00000a 	blne	9ac <__Stack_Size+0x7ac>
     980:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     984:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     988:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 86c <__Stack_Size+0x66c>
     98c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     990:	01110100 	tsteq	r1, r0, lsl #2
     994:	0b130e25 	bleq	4c4230 <__Stack_Size+0x4c4030>
     998:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     99c:	01120111 	tsteq	r2, r1, lsl r1
     9a0:	00000610 	andeq	r0, r0, r0, lsl r6
     9a4:	0b002402 	bleq	99b4 <__Stack_Size+0x97b4>
     9a8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     9ac:	0300000e 	movweq	r0, #14
     9b0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     9b4:	0b3b0b3a 	bleq	ec36a4 <__Stack_Size+0xec34a4>
     9b8:	00001349 	andeq	r1, r0, r9, asr #6
     9bc:	0b002404 	bleq	99d4 <__Stack_Size+0x97d4>
     9c0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     9c4:	05000008 	streq	r0, [r0, #-8]
     9c8:	13490035 	movtne	r0, #36917	; 0x9035
     9cc:	13060000 	movwne	r0, #24576	; 0x6000
     9d0:	3a0b0b01 	bcc	2c35dc <__Stack_Size+0x2c33dc>
     9d4:	01053b0b 	tsteq	r5, fp, lsl #22
     9d8:	07000013 	smladeq	r0, r3, r0, r0
     9dc:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     9e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     9e4:	0a381349 	beq	e05710 <__Stack_Size+0xe05510>
     9e8:	0d080000 	stceq	0, cr0, [r8, #-0]
     9ec:	3a0e0300 	bcc	3815f4 <__Stack_Size+0x3813f4>
     9f0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     9f4:	000a3813 	andeq	r3, sl, r3, lsl r8
     9f8:	00160900 	andseq	r0, r6, r0, lsl #18
     9fc:	0b3a0e03 	bleq	e84210 <__Stack_Size+0xe84010>
     a00:	1349053b 	movtne	r0, #38203	; 0x953b
     a04:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
     a08:	030c3f00 	movweq	r3, #52992	; 0xcf00
     a0c:	3b0b3a0e 	blcc	2cf24c <__Stack_Size+0x2cf04c>
     a10:	110c270b 	tstne	ip, fp, lsl #14
     a14:	40011201 	andmi	r1, r1, r1, lsl #4
     a18:	0c429706 	mcrreq	7, 0, r9, r2, cr6
     a1c:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
     a20:	030c3f01 	movweq	r3, #52993	; 0xcf01
     a24:	3b0b3a0e 	blcc	2cf264 <__Stack_Size+0x2cf064>
     a28:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     a2c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     a30:	97064001 	strls	r4, [r6, -r1]
     a34:	13010c42 	movwne	r0, #7234	; 0x1c42
     a38:	050c0000 	streq	r0, [ip, #-0]
     a3c:	3a0e0300 	bcc	381644 <__Stack_Size+0x381444>
     a40:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     a44:	000a0213 	andeq	r0, sl, r3, lsl r2
     a48:	00340d00 	eorseq	r0, r4, r0, lsl #26
     a4c:	0b3a0e03 	bleq	e84260 <__Stack_Size+0xe84060>
     a50:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     a54:	00000a02 	andeq	r0, r0, r2, lsl #20
     a58:	0b000f0e 	bleq	4698 <__Stack_Size+0x4498>
     a5c:	0013490b 	andseq	r4, r3, fp, lsl #18
     a60:	002e0f00 	eoreq	r0, lr, r0, lsl #30
     a64:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     a68:	0b3b0b3a 	bleq	ec3758 <__Stack_Size+0xec3558>
     a6c:	13490c27 	movtne	r0, #39975	; 0x9c27
     a70:	01120111 	tsteq	r2, r1, lsl r1
     a74:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
     a78:	1000000c 	andne	r0, r0, ip
     a7c:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 9cc <__Stack_Size+0x7cc>
     a80:	0b3a0e03 	bleq	e84294 <__Stack_Size+0xe84094>
     a84:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     a88:	01120111 	tsteq	r2, r1, lsl r1
     a8c:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
     a90:	0013010c 	andseq	r0, r3, ip, lsl #2
     a94:	00341100 	eorseq	r1, r4, r0, lsl #2
     a98:	0b3a0e03 	bleq	e842ac <__Stack_Size+0xe840ac>
     a9c:	1349053b 	movtne	r0, #38203	; 0x953b
     aa0:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252	; 0xffffff04
     aa4:	01000000 	mrseq	r0, (UNDEF: 0)
     aa8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     aac:	0e030b13 	vmoveq.32	d3[0], r0
     ab0:	01110e1b 	tsteq	r1, fp, lsl lr
     ab4:	06100112 			; <UNDEFINED> instruction: 0x06100112
     ab8:	24020000 	strcs	r0, [r2], #-0
     abc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     ac0:	000e030b 	andeq	r0, lr, fp, lsl #6
     ac4:	00160300 	andseq	r0, r6, r0, lsl #6
     ac8:	0b3a0e03 	bleq	e842dc <__Stack_Size+0xe840dc>
     acc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ad0:	24040000 	strcs	r0, [r4], #-0
     ad4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     ad8:	0008030b 	andeq	r0, r8, fp, lsl #6
     adc:	00350500 	eorseq	r0, r5, r0, lsl #10
     ae0:	00001349 	andeq	r1, r0, r9, asr #6
     ae4:	0b010406 	bleq	41b04 <__Stack_Size+0x41904>
     ae8:	3b0b3a0b 	blcc	2cf31c <__Stack_Size+0x2cf11c>
     aec:	00130105 	andseq	r0, r3, r5, lsl #2
     af0:	00280700 	eoreq	r0, r8, r0, lsl #14
     af4:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     af8:	16080000 	strne	r0, [r8], -r0
     afc:	3a0e0300 	bcc	381704 <__Stack_Size+0x381504>
     b00:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     b04:	09000013 	stmdbeq	r0, {r0, r1, r4}
     b08:	0b0b0113 	bleq	2c0f5c <__Stack_Size+0x2c0d5c>
     b0c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     b10:	00001301 	andeq	r1, r0, r1, lsl #6
     b14:	03000d0a 	movweq	r0, #3338	; 0xd0a
     b18:	3b0b3a08 	blcc	2cf340 <__Stack_Size+0x2cf140>
     b1c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     b20:	0b00000a 	bleq	b50 <__Stack_Size+0x950>
     b24:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     b28:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     b2c:	0a381349 	beq	e05858 <__Stack_Size+0xe05658>
     b30:	130c0000 	movwne	r0, #49152	; 0xc000
     b34:	3a0b0b01 	bcc	2c3740 <__Stack_Size+0x2c3540>
     b38:	010b3b0b 	tsteq	fp, fp, lsl #22
     b3c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     b40:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     b44:	0b3b0b3a 	bleq	ec3834 <__Stack_Size+0xec3634>
     b48:	0a381349 	beq	e05874 <__Stack_Size+0xe05674>
     b4c:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
     b50:	030c3f00 	movweq	r3, #52992	; 0xcf00
     b54:	3b0b3a0e 	blcc	2cf394 <__Stack_Size+0x2cf194>
     b58:	110c270b 	tstne	ip, fp, lsl #14
     b5c:	40011201 	andmi	r1, r1, r1, lsl #4
     b60:	0c429606 	mcrreq	6, 0, r9, r2, cr6
     b64:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     b68:	030c3f01 	movweq	r3, #52993	; 0xcf01
     b6c:	3b0b3a0e 	blcc	2cf3ac <__Stack_Size+0x2cf1ac>
     b70:	110c270b 	tstne	ip, fp, lsl #14
     b74:	40011201 	andmi	r1, r1, r1, lsl #4
     b78:	0c429706 	mcrreq	7, 0, r9, r2, cr6
     b7c:	00001301 	andeq	r1, r0, r1, lsl #6
     b80:	03000510 	movweq	r0, #1296	; 0x510
     b84:	3b0b3a0e 	blcc	2cf3c4 <__Stack_Size+0x2cf1c4>
     b88:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     b8c:	1100000a 	tstne	r0, sl
     b90:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     b94:	0b3b0b3a 	bleq	ec3884 <__Stack_Size+0xec3684>
     b98:	0a021349 	beq	858c4 <__Stack_Size+0x856c4>
     b9c:	0f120000 	svceq	0x00120000
     ba0:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     ba4:	13000013 	movwne	r0, #19
     ba8:	0c3f012e 	ldfeqs	f0, [pc], #-184	; af8 <__Stack_Size+0x8f8>
     bac:	0b3a0e03 	bleq	e843c0 <__Stack_Size+0xe841c0>
     bb0:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     bb4:	01120111 	tsteq	r2, r1, lsl r1
     bb8:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
     bbc:	0013010c 	andseq	r0, r3, ip, lsl #2
     bc0:	00051400 	andeq	r1, r5, r0, lsl #8
     bc4:	0b3a0e03 	bleq	e843d8 <__Stack_Size+0xe841d8>
     bc8:	1349053b 	movtne	r0, #38203	; 0x953b
     bcc:	00000a02 	andeq	r0, r0, r2, lsl #20
     bd0:	03003415 	movweq	r3, #1045	; 0x415
     bd4:	3b0b3a08 	blcc	2cf3fc <__Stack_Size+0x2cf1fc>
     bd8:	02134905 	andseq	r4, r3, #81920	; 0x14000
     bdc:	1600000a 	strne	r0, [r0], -sl
     be0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     be4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     be8:	0a021349 	beq	85914 <__Stack_Size+0x85714>
     bec:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
     bf0:	030c3f01 	movweq	r3, #52993	; 0xcf01
     bf4:	3b0b3a0e 	blcc	2cf434 <__Stack_Size+0x2cf234>
     bf8:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     bfc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     c00:	97064001 	strls	r4, [r6, -r1]
     c04:	13010c42 	movwne	r0, #7234	; 0x1c42
     c08:	34180000 	ldrcc	r0, [r8], #-0
     c0c:	3a0e0300 	bcc	381814 <__Stack_Size+0x381614>
     c10:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c14:	3c0c3f13 	stccc	15, cr3, [ip], {19}
     c18:	0000000c 	andeq	r0, r0, ip
     c1c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     c20:	030b130e 	movweq	r1, #45838	; 0xb30e
     c24:	110e1b0e 	tstne	lr, lr, lsl #22
     c28:	10011201 	andne	r1, r1, r1, lsl #4
     c2c:	02000006 	andeq	r0, r0, #6
     c30:	0b0b0024 	bleq	2c0cc8 <__Stack_Size+0x2c0ac8>
     c34:	0e030b3e 	vmoveq.16	d3[0], r0
     c38:	16030000 	strne	r0, [r3], -r0
     c3c:	3a0e0300 	bcc	381844 <__Stack_Size+0x381644>
     c40:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c44:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
     c48:	0b0b0024 	bleq	2c0ce0 <__Stack_Size+0x2c0ae0>
     c4c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     c50:	35050000 	strcc	r0, [r5, #-0]
     c54:	00134900 	andseq	r4, r3, r0, lsl #18
     c58:	01040600 	tsteq	r4, r0, lsl #12
     c5c:	0b3a0b0b 	bleq	e83890 <__Stack_Size+0xe83690>
     c60:	1301053b 	movwne	r0, #5435	; 0x153b
     c64:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
     c68:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     c6c:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     c70:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     c74:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     c78:	00001349 	andeq	r1, r0, r9, asr #6
     c7c:	0b011309 	bleq	458a8 <__Stack_Size+0x456a8>
     c80:	3b0b3a0b 	blcc	2cf4b4 <__Stack_Size+0x2cf2b4>
     c84:	00130105 	andseq	r0, r3, r5, lsl #2
     c88:	000d0a00 	andeq	r0, sp, r0, lsl #20
     c8c:	0b3a0e03 	bleq	e844a0 <__Stack_Size+0xe842a0>
     c90:	1349053b 	movtne	r0, #38203	; 0x953b
     c94:	00000a38 	andeq	r0, r0, r8, lsr sl
     c98:	03000d0b 	movweq	r0, #3339	; 0xd0b
     c9c:	3b0b3a08 	blcc	2cf4c4 <__Stack_Size+0x2cf2c4>
     ca0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     ca4:	0c00000a 	stceq	0, cr0, [r0], {10}
     ca8:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; bf8 <__Stack_Size+0x9f8>
     cac:	0b3a0e03 	bleq	e844c0 <__Stack_Size+0xe842c0>
     cb0:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     cb4:	01111349 	tsteq	r1, r9, asr #6
     cb8:	06400112 			; <UNDEFINED> instruction: 0x06400112
     cbc:	000c4297 	muleq	ip, r7, r2
     cc0:	012e0d00 	teqeq	lr, r0, lsl #26
     cc4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     cc8:	0b3b0b3a 	bleq	ec39b8 <__Stack_Size+0xec37b8>
     ccc:	01110c27 	tsteq	r1, r7, lsr #24
     cd0:	06400112 			; <UNDEFINED> instruction: 0x06400112
     cd4:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
     cd8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     cdc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     ce0:	0b3b0b3a 	bleq	ec39d0 <__Stack_Size+0xec37d0>
     ce4:	0a021349 	beq	85a10 <__Stack_Size+0x85810>
     ce8:	340f0000 	strcc	r0, [pc], #-0	; cf0 <__Stack_Size+0xaf0>
     cec:	3a0e0300 	bcc	3818f4 <__Stack_Size+0x3816f4>
     cf0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     cf4:	3c0c3f13 	stccc	15, cr3, [ip], {19}
     cf8:	0000000c 	andeq	r0, r0, ip
     cfc:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     d00:	030b130e 	movweq	r1, #45838	; 0xb30e
     d04:	110e1b0e 	tstne	lr, lr, lsl #22
     d08:	10011201 	andne	r1, r1, r1, lsl #4
     d0c:	02000006 	andeq	r0, r0, #6
     d10:	0b0b0024 	bleq	2c0da8 <__Stack_Size+0x2c0ba8>
     d14:	0e030b3e 	vmoveq.16	d3[0], r0
     d18:	16030000 	strne	r0, [r3], -r0
     d1c:	3a0e0300 	bcc	381924 <__Stack_Size+0x381724>
     d20:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d24:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
     d28:	0b0b0024 	bleq	2c0dc0 <__Stack_Size+0x2c0bc0>
     d2c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     d30:	35050000 	strcc	r0, [r5, #-0]
     d34:	00134900 	andseq	r4, r3, r0, lsl #18
     d38:	01040600 	tsteq	r4, r0, lsl #12
     d3c:	0b3a0b0b 	bleq	e83970 <__Stack_Size+0xe83770>
     d40:	1301053b 	movwne	r0, #5435	; 0x153b
     d44:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
     d48:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     d4c:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     d50:	08030028 	stmdaeq	r3, {r3, r5}
     d54:	00000d1c 	andeq	r0, r0, ip, lsl sp
     d58:	03001609 	movweq	r1, #1545	; 0x609
     d5c:	3b0b3a0e 	blcc	2cf59c <__Stack_Size+0x2cf39c>
     d60:	00134905 	andseq	r4, r3, r5, lsl #18
     d64:	01130a00 	tsteq	r3, r0, lsl #20
     d68:	0b3a0b0b 	bleq	e8399c <__Stack_Size+0xe8379c>
     d6c:	1301053b 	movwne	r0, #5435	; 0x153b
     d70:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     d74:	3a080300 	bcc	20197c <__Stack_Size+0x20177c>
     d78:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     d7c:	000a3813 	andeq	r3, sl, r3, lsl r8
     d80:	000d0c00 	andeq	r0, sp, r0, lsl #24
     d84:	0b3a0e03 	bleq	e84598 <__Stack_Size+0xe84398>
     d88:	1349053b 	movtne	r0, #38203	; 0x953b
     d8c:	00000a38 	andeq	r0, r0, r8, lsr sl
     d90:	0b01130d 	bleq	459cc <__Stack_Size+0x457cc>
     d94:	3b0b3a0b 	blcc	2cf5c8 <__Stack_Size+0x2cf3c8>
     d98:	0013010b 	andseq	r0, r3, fp, lsl #2
     d9c:	000d0e00 	andeq	r0, sp, r0, lsl #28
     da0:	0b3a0e03 	bleq	e845b4 <__Stack_Size+0xe843b4>
     da4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     da8:	00000a38 	andeq	r0, r0, r8, lsr sl
     dac:	3f012e0f 	svccc	0x00012e0f
     db0:	3a0e030c 	bcc	3819e8 <__Stack_Size+0x3817e8>
     db4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     db8:	1201110c 	andne	r1, r1, #12, 2
     dbc:	97064001 	strls	r4, [r6, -r1]
     dc0:	13010c42 	movwne	r0, #7234	; 0x1c42
     dc4:	05100000 	ldreq	r0, [r0, #-0]
     dc8:	3a0e0300 	bcc	3819d0 <__Stack_Size+0x3817d0>
     dcc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     dd0:	000a0213 	andeq	r0, sl, r3, lsl r2
     dd4:	000f1100 	andeq	r1, pc, r0, lsl #2
     dd8:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     ddc:	34120000 	ldrcc	r0, [r2], #-0
     de0:	3a0e0300 	bcc	3819e8 <__Stack_Size+0x3817e8>
     de4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     de8:	000a0213 	andeq	r0, sl, r3, lsl r2
     dec:	012e1300 	teqeq	lr, r0, lsl #6
     df0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     df4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     df8:	01110c27 	tsteq	r1, r7, lsr #24
     dfc:	06400112 			; <UNDEFINED> instruction: 0x06400112
     e00:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
     e04:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
     e08:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     e0c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     e10:	0a021349 	beq	85b3c <__Stack_Size+0x8593c>
     e14:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     e18:	030c3f01 	movweq	r3, #52993	; 0xcf01
     e1c:	3b0b3a0e 	blcc	2cf65c <__Stack_Size+0x2cf45c>
     e20:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     e24:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     e28:	97064001 	strls	r4, [r6, -r1]
     e2c:	13010c42 	movwne	r0, #7234	; 0x1c42
     e30:	34160000 	ldrcc	r0, [r6], #-0
     e34:	3a0e0300 	bcc	381a3c <__Stack_Size+0x38183c>
     e38:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e3c:	000a0213 	andeq	r0, sl, r3, lsl r2
     e40:	00341700 	eorseq	r1, r4, r0, lsl #14
     e44:	0b3a0e03 	bleq	e84658 <__Stack_Size+0xe84458>
     e48:	1349053b 	movtne	r0, #38203	; 0x953b
     e4c:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252	; 0xffffff04
     e50:	01000000 	mrseq	r0, (UNDEF: 0)
     e54:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     e58:	0e030b13 	vmoveq.32	d3[0], r0
     e5c:	01110e1b 	tsteq	r1, fp, lsl lr
     e60:	06100112 			; <UNDEFINED> instruction: 0x06100112
     e64:	24020000 	strcs	r0, [r2], #-0
     e68:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     e6c:	000e030b 	andeq	r0, lr, fp, lsl #6
     e70:	00160300 	andseq	r0, r6, r0, lsl #6
     e74:	0b3a0e03 	bleq	e84688 <__Stack_Size+0xe84488>
     e78:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e7c:	24040000 	strcs	r0, [r4], #-0
     e80:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     e84:	0008030b 	andeq	r0, r8, fp, lsl #6
     e88:	00350500 	eorseq	r0, r5, r0, lsl #10
     e8c:	00001349 	andeq	r1, r0, r9, asr #6
     e90:	0b010406 	bleq	41eb0 <__Stack_Size+0x41cb0>
     e94:	3b0b3a0b 	blcc	2cf6c8 <__Stack_Size+0x2cf4c8>
     e98:	00130105 	andseq	r0, r3, r5, lsl #2
     e9c:	00280700 	eoreq	r0, r8, r0, lsl #14
     ea0:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     ea4:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
     ea8:	1c080300 	stcne	3, cr0, [r8], {-0}
     eac:	0900000d 	stmdbeq	r0, {r0, r2, r3}
     eb0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     eb4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     eb8:	00001349 	andeq	r1, r0, r9, asr #6
     ebc:	0b01130a 	bleq	45aec <__Stack_Size+0x458ec>
     ec0:	3b0b3a0b 	blcc	2cf6f4 <__Stack_Size+0x2cf4f4>
     ec4:	00130105 	andseq	r0, r3, r5, lsl #2
     ec8:	000d0b00 	andeq	r0, sp, r0, lsl #22
     ecc:	0b3a0803 	bleq	e82ee0 <__Stack_Size+0xe82ce0>
     ed0:	1349053b 	movtne	r0, #38203	; 0x953b
     ed4:	00000a38 	andeq	r0, r0, r8, lsr sl
     ed8:	03000d0c 	movweq	r0, #3340	; 0xd0c
     edc:	3b0b3a0e 	blcc	2cf71c <__Stack_Size+0x2cf51c>
     ee0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     ee4:	0d00000a 	stceq	0, cr0, [r0, #-40]	; 0xffffffd8
     ee8:	0b0b0104 	bleq	2c1300 <__Stack_Size+0x2c1100>
     eec:	0b3b0b3a 	bleq	ec3bdc <__Stack_Size+0xec39dc>
     ef0:	00001301 	andeq	r1, r0, r1, lsl #6
     ef4:	0b01130e 	bleq	45b34 <__Stack_Size+0x45934>
     ef8:	3b0b3a0b 	blcc	2cf72c <__Stack_Size+0x2cf52c>
     efc:	0013010b 	andseq	r0, r3, fp, lsl #2
     f00:	000d0f00 	andeq	r0, sp, r0, lsl #30
     f04:	0b3a0e03 	bleq	e84718 <__Stack_Size+0xe84518>
     f08:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     f0c:	00000a38 	andeq	r0, r0, r8, lsr sl
     f10:	3f002e10 	svccc	0x00002e10
     f14:	3a0e030c 	bcc	381b4c <__Stack_Size+0x38194c>
     f18:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f1c:	1201110c 	andne	r1, r1, #12, 2
     f20:	97064001 	strls	r4, [r6, -r1]
     f24:	00000c42 	andeq	r0, r0, r2, asr #24
     f28:	3f012e11 	svccc	0x00012e11
     f2c:	3a0e030c 	bcc	381b64 <__Stack_Size+0x381964>
     f30:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f34:	1201110c 	andne	r1, r1, #12, 2
     f38:	97064001 	strls	r4, [r6, -r1]
     f3c:	13010c42 	movwne	r0, #7234	; 0x1c42
     f40:	05120000 	ldreq	r0, [r2, #-0]
     f44:	3a0e0300 	bcc	381b4c <__Stack_Size+0x38194c>
     f48:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f4c:	000a0213 	andeq	r0, sl, r3, lsl r2
     f50:	00341300 	eorseq	r1, r4, r0, lsl #6
     f54:	0b3a0803 	bleq	e82f68 <__Stack_Size+0xe82d68>
     f58:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     f5c:	00000a02 	andeq	r0, r0, r2, lsl #20
     f60:	0b000f14 	bleq	4bb8 <__Stack_Size+0x49b8>
     f64:	0013490b 	andseq	r4, r3, fp, lsl #18
     f68:	012e1500 	teqeq	lr, r0, lsl #10
     f6c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     f70:	0b3b0b3a 	bleq	ec3c60 <__Stack_Size+0xec3a60>
     f74:	13490c27 	movtne	r0, #39975	; 0x9c27
     f78:	01120111 	tsteq	r2, r1, lsl r1
     f7c:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
     f80:	0013010c 	andseq	r0, r3, ip, lsl #2
     f84:	00341600 	eorseq	r1, r4, r0, lsl #12
     f88:	0b3a0e03 	bleq	e8479c <__Stack_Size+0xe8459c>
     f8c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     f90:	00000a02 	andeq	r0, r0, r2, lsl #20
     f94:	03003417 	movweq	r3, #1047	; 0x417
     f98:	3b0b3a0e 	blcc	2cf7d8 <__Stack_Size+0x2cf5d8>
     f9c:	3f134905 	svccc	0x00134905
     fa0:	000c3c0c 	andeq	r3, ip, ip, lsl #24
     fa4:	11010000 	mrsne	r0, (UNDEF: 1)
     fa8:	130e2501 	movwne	r2, #58625	; 0xe501
     fac:	1b0e030b 	blne	381be0 <__Stack_Size+0x3819e0>
     fb0:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     fb4:	00061001 	andeq	r1, r6, r1
     fb8:	00240200 	eoreq	r0, r4, r0, lsl #4
     fbc:	0b3e0b0b 	bleq	f83bf0 <__Stack_Size+0xf839f0>
     fc0:	00000e03 	andeq	r0, r0, r3, lsl #28
     fc4:	03001603 	movweq	r1, #1539	; 0x603
     fc8:	3b0b3a0e 	blcc	2cf808 <__Stack_Size+0x2cf608>
     fcc:	0013490b 	andseq	r4, r3, fp, lsl #18
     fd0:	00240400 	eoreq	r0, r4, r0, lsl #8
     fd4:	0b3e0b0b 	bleq	f83c08 <__Stack_Size+0xf83a08>
     fd8:	00000803 	andeq	r0, r0, r3, lsl #16
     fdc:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     fe0:	06000013 			; <UNDEFINED> instruction: 0x06000013
     fe4:	0b0b0104 	bleq	2c13fc <__Stack_Size+0x2c11fc>
     fe8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     fec:	00001301 	andeq	r1, r0, r1, lsl #6
     ff0:	03002807 	movweq	r2, #2055	; 0x807
     ff4:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     ff8:	00280800 	eoreq	r0, r8, r0, lsl #16
     ffc:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    1000:	16090000 	strne	r0, [r9], -r0
    1004:	3a0e0300 	bcc	381c0c <__Stack_Size+0x381a0c>
    1008:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    100c:	0a000013 	beq	1060 <__Stack_Size+0xe60>
    1010:	0b0b0113 	bleq	2c1464 <__Stack_Size+0x2c1264>
    1014:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1018:	00001301 	andeq	r1, r0, r1, lsl #6
    101c:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1020:	3b0b3a08 	blcc	2cf848 <__Stack_Size+0x2cf648>
    1024:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1028:	0c00000a 	stceq	0, cr0, [r0], {10}
    102c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1030:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1034:	0a381349 	beq	e05d60 <__Stack_Size+0xe05b60>
    1038:	040d0000 	streq	r0, [sp], #-0
    103c:	3a0b0b01 	bcc	2c3c48 <__Stack_Size+0x2c3a48>
    1040:	010b3b0b 	tsteq	fp, fp, lsl #22
    1044:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1048:	0c3f012e 	ldfeqs	f0, [pc], #-184	; f98 <__Stack_Size+0xd98>
    104c:	0b3a0e03 	bleq	e84860 <__Stack_Size+0xe84660>
    1050:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    1054:	01120111 	tsteq	r2, r1, lsl r1
    1058:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
    105c:	0013010c 	andseq	r0, r3, ip, lsl #2
    1060:	00050f00 	andeq	r0, r5, r0, lsl #30
    1064:	0b3a0e03 	bleq	e84878 <__Stack_Size+0xe84678>
    1068:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    106c:	00000a02 	andeq	r0, r0, r2, lsl #20
    1070:	03003410 	movweq	r3, #1040	; 0x410
    1074:	3b0b3a0e 	blcc	2cf8b4 <__Stack_Size+0x2cf6b4>
    1078:	02134905 	andseq	r4, r3, #81920	; 0x14000
    107c:	1100000a 	tstne	r0, sl
    1080:	0c3f012e 	ldfeqs	f0, [pc], #-184	; fd0 <__Stack_Size+0xdd0>
    1084:	0b3a0e03 	bleq	e84898 <__Stack_Size+0xe84698>
    1088:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    108c:	01120111 	tsteq	r2, r1, lsl r1
    1090:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
    1094:	0013010c 	andseq	r0, r3, ip, lsl #2
    1098:	00051200 	andeq	r1, r5, r0, lsl #4
    109c:	0b3a0e03 	bleq	e848b0 <__Stack_Size+0xe846b0>
    10a0:	1349053b 	movtne	r0, #38203	; 0x953b
    10a4:	00000a02 	andeq	r0, r0, r2, lsl #20
    10a8:	3f002e13 	svccc	0x00002e13
    10ac:	3a0e030c 	bcc	381ce4 <__Stack_Size+0x381ae4>
    10b0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    10b4:	1201110c 	andne	r1, r1, #12, 2
    10b8:	97064001 	strls	r4, [r6, -r1]
    10bc:	00000c42 	andeq	r0, r0, r2, asr #24
    10c0:	3f012e14 	svccc	0x00012e14
    10c4:	3a0e030c 	bcc	381cfc <__Stack_Size+0x381afc>
    10c8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    10cc:	1113490c 	tstne	r3, ip, lsl #18
    10d0:	40011201 	andmi	r1, r1, r1, lsl #4
    10d4:	0c429606 	mcrreq	6, 0, r9, r2, cr6
    10d8:	00001301 	andeq	r1, r0, r1, lsl #6
    10dc:	03003415 	movweq	r3, #1045	; 0x415
    10e0:	3b0b3a08 	blcc	2cf908 <__Stack_Size+0x2cf708>
    10e4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    10e8:	1600000a 	strne	r0, [r0], -sl
    10ec:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 103c <__Stack_Size+0xe3c>
    10f0:	0b3a0e03 	bleq	e84904 <__Stack_Size+0xe84704>
    10f4:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    10f8:	01111349 	tsteq	r1, r9, asr #6
    10fc:	06400112 			; <UNDEFINED> instruction: 0x06400112
    1100:	000c4297 	muleq	ip, r7, r2
    1104:	012e1700 	teqeq	lr, r0, lsl #14
    1108:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    110c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1110:	13490c27 	movtne	r0, #39975	; 0x9c27
    1114:	01120111 	tsteq	r2, r1, lsl r1
    1118:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
    111c:	0013010c 	andseq	r0, r3, ip, lsl #2
    1120:	00341800 	eorseq	r1, r4, r0, lsl #16
    1124:	0b3a0e03 	bleq	e84938 <__Stack_Size+0xe84738>
    1128:	1349053b 	movtne	r0, #38203	; 0x953b
    112c:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252	; 0xffffff04
    1130:	01000000 	mrseq	r0, (UNDEF: 0)
    1134:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1138:	0e030b13 	vmoveq.32	d3[0], r0
    113c:	01110e1b 	tsteq	r1, fp, lsl lr
    1140:	06100112 			; <UNDEFINED> instruction: 0x06100112
    1144:	24020000 	strcs	r0, [r2], #-0
    1148:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    114c:	000e030b 	andeq	r0, lr, fp, lsl #6
    1150:	00160300 	andseq	r0, r6, r0, lsl #6
    1154:	0b3a0e03 	bleq	e84968 <__Stack_Size+0xe84768>
    1158:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    115c:	24040000 	strcs	r0, [r4], #-0
    1160:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1164:	0008030b 	andeq	r0, r8, fp, lsl #6
    1168:	01010500 	tsteq	r1, r0, lsl #10
    116c:	13011349 	movwne	r1, #4937	; 0x1349
    1170:	21060000 	mrscs	r0, (UNDEF: 6)
    1174:	2f134900 	svccs	0x00134900
    1178:	0700000b 	streq	r0, [r0, -fp]
    117c:	13490035 	movtne	r0, #36917	; 0x9035
    1180:	04080000 	streq	r0, [r8], #-0
    1184:	3a0b0b01 	bcc	2c3d90 <__Stack_Size+0x2c3b90>
    1188:	01053b0b 	tsteq	r5, fp, lsl #22
    118c:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1190:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1194:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1198:	0300280a 	movweq	r2, #2058	; 0x80a
    119c:	000d1c08 	andeq	r1, sp, r8, lsl #24
    11a0:	00160b00 	andseq	r0, r6, r0, lsl #22
    11a4:	0b3a0e03 	bleq	e849b8 <__Stack_Size+0xe847b8>
    11a8:	1349053b 	movtne	r0, #38203	; 0x953b
    11ac:	130c0000 	movwne	r0, #49152	; 0xc000
    11b0:	3a0b0b01 	bcc	2c3dbc <__Stack_Size+0x2c3bbc>
    11b4:	01053b0b 	tsteq	r5, fp, lsl #22
    11b8:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    11bc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    11c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    11c4:	0a381349 	beq	e05ef0 <__Stack_Size+0xe05cf0>
    11c8:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    11cc:	3a080300 	bcc	201dd4 <__Stack_Size+0x201bd4>
    11d0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    11d4:	000a3813 	andeq	r3, sl, r3, lsl r8
    11d8:	01130f00 	tsteq	r3, r0, lsl #30
    11dc:	0b3a0b0b 	bleq	e83e10 <__Stack_Size+0xe83c10>
    11e0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    11e4:	0d100000 	ldceq	0, cr0, [r0, #-0]
    11e8:	3a0e0300 	bcc	381df0 <__Stack_Size+0x381bf0>
    11ec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    11f0:	000a3813 	andeq	r3, sl, r3, lsl r8
    11f4:	000f1100 	andeq	r1, pc, r0, lsl #2
    11f8:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    11fc:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
    1200:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1204:	3b0b3a0e 	blcc	2cfa44 <__Stack_Size+0x2cf844>
    1208:	110c270b 	tstne	ip, fp, lsl #14
    120c:	40011201 	andmi	r1, r1, r1, lsl #4
    1210:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    1214:	00001301 	andeq	r1, r0, r1, lsl #6
    1218:	03000513 	movweq	r0, #1299	; 0x513
    121c:	3b0b3a0e 	blcc	2cfa5c <__Stack_Size+0x2cf85c>
    1220:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1224:	1400000a 	strne	r0, [r0], #-10
    1228:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 1178 <__Stack_Size+0xf78>
    122c:	0b3a0e03 	bleq	e84a40 <__Stack_Size+0xe84840>
    1230:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    1234:	01120111 	tsteq	r2, r1, lsl r1
    1238:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
    123c:	1500000c 	strne	r0, [r0, #-12]
    1240:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 1190 <__Stack_Size+0xf90>
    1244:	0b3a0e03 	bleq	e84a58 <__Stack_Size+0xe84858>
    1248:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    124c:	01120111 	tsteq	r2, r1, lsl r1
    1250:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
    1254:	0013010c 	andseq	r0, r3, ip, lsl #2
    1258:	00051600 	andeq	r1, r5, r0, lsl #12
    125c:	0b3a0e03 	bleq	e84a70 <__Stack_Size+0xe84870>
    1260:	1349053b 	movtne	r0, #38203	; 0x953b
    1264:	00000a02 	andeq	r0, r0, r2, lsl #20
    1268:	03003417 	movweq	r3, #1047	; 0x417
    126c:	3b0b3a0e 	blcc	2cfaac <__Stack_Size+0x2cf8ac>
    1270:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1274:	1800000a 	stmdane	r0, {r1, r3}
    1278:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 11c8 <__Stack_Size+0xfc8>
    127c:	0b3a0e03 	bleq	e84a90 <__Stack_Size+0xe84890>
    1280:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    1284:	01111349 	tsteq	r1, r9, asr #6
    1288:	06400112 			; <UNDEFINED> instruction: 0x06400112
    128c:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    1290:	19000013 	stmdbne	r0, {r0, r1, r4}
    1294:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1298:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    129c:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 1180 <__Stack_Size+0xf80>
    12a0:	00000c3c 	andeq	r0, r0, ip, lsr ip
    12a4:	01110100 	tsteq	r1, r0, lsl #2
    12a8:	0b130e25 	bleq	4c4b44 <__Stack_Size+0x4c4944>
    12ac:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    12b0:	01120111 	tsteq	r2, r1, lsl r1
    12b4:	00000610 	andeq	r0, r0, r0, lsl r6
    12b8:	0b002402 	bleq	a2c8 <__Stack_Size+0xa0c8>
    12bc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    12c0:	0300000e 	movweq	r0, #14
    12c4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    12c8:	0b3b0b3a 	bleq	ec3fb8 <__Stack_Size+0xec3db8>
    12cc:	00001349 	andeq	r1, r0, r9, asr #6
    12d0:	0b002404 	bleq	a2e8 <__Stack_Size+0xa0e8>
    12d4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    12d8:	05000008 	streq	r0, [r0, #-8]
    12dc:	13490035 	movtne	r0, #36917	; 0x9035
    12e0:	01060000 	mrseq	r0, (UNDEF: 6)
    12e4:	01134901 	tsteq	r3, r1, lsl #18
    12e8:	07000013 	smladeq	r0, r3, r0, r0
    12ec:	13490021 	movtne	r0, #36897	; 0x9021
    12f0:	00000b2f 	andeq	r0, r0, pc, lsr #22
    12f4:	03001608 	movweq	r1, #1544	; 0x608
    12f8:	3b0b3a08 	blcc	2cfb20 <__Stack_Size+0x2cf920>
    12fc:	00134905 	andseq	r4, r3, r5, lsl #18
    1300:	01040900 	tsteq	r4, r0, lsl #18
    1304:	0b3a0b0b 	bleq	e83f38 <__Stack_Size+0xe83d38>
    1308:	1301053b 	movwne	r0, #5435	; 0x153b
    130c:	280a0000 	stmdacs	sl, {}	; <UNPREDICTABLE>
    1310:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1314:	0b00000d 	bleq	1350 <__Stack_Size+0x1150>
    1318:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    131c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1320:	00001349 	andeq	r1, r0, r9, asr #6
    1324:	0b01130c 	bleq	45f5c <__Stack_Size+0x45d5c>
    1328:	3b0b3a0b 	blcc	2cfb5c <__Stack_Size+0x2cf95c>
    132c:	00130105 	andseq	r0, r3, r5, lsl #2
    1330:	000d0d00 	andeq	r0, sp, r0, lsl #26
    1334:	0b3a0803 	bleq	e83348 <__Stack_Size+0xe83148>
    1338:	1349053b 	movtne	r0, #38203	; 0x953b
    133c:	00000a38 	andeq	r0, r0, r8, lsr sl
    1340:	03000d0e 	movweq	r0, #3342	; 0xd0e
    1344:	3b0b3a0e 	blcc	2cfb84 <__Stack_Size+0x2cf984>
    1348:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    134c:	0f00000a 	svceq	0x0000000a
    1350:	0b0b0104 	bleq	2c1768 <__Stack_Size+0x2c1568>
    1354:	0b3b0b3a 	bleq	ec4044 <__Stack_Size+0xec3e44>
    1358:	00001301 	andeq	r1, r0, r1, lsl #6
    135c:	0b011310 	bleq	45fa4 <__Stack_Size+0x45da4>
    1360:	3b0b3a0b 	blcc	2cfb94 <__Stack_Size+0x2cf994>
    1364:	0013010b 	andseq	r0, r3, fp, lsl #2
    1368:	000d1100 	andeq	r1, sp, r0, lsl #2
    136c:	0b3a0e03 	bleq	e84b80 <__Stack_Size+0xe84980>
    1370:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1374:	00000a38 	andeq	r0, r0, r8, lsr sl
    1378:	3f012e12 	svccc	0x00012e12
    137c:	3a0e030c 	bcc	381fb4 <__Stack_Size+0x381db4>
    1380:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1384:	1201110c 	andne	r1, r1, #12, 2
    1388:	96064001 	strls	r4, [r6], -r1
    138c:	13010c42 	movwne	r0, #7234	; 0x1c42
    1390:	05130000 	ldreq	r0, [r3, #-0]
    1394:	3a0e0300 	bcc	381f9c <__Stack_Size+0x381d9c>
    1398:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    139c:	000a0213 	andeq	r0, sl, r3, lsl r2
    13a0:	000f1400 	andeq	r1, pc, r0, lsl #8
    13a4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    13a8:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    13ac:	030c3f00 	movweq	r3, #52992	; 0xcf00
    13b0:	3b0b3a0e 	blcc	2cfbf0 <__Stack_Size+0x2cf9f0>
    13b4:	110c270b 	tstne	ip, fp, lsl #14
    13b8:	40011201 	andmi	r1, r1, r1, lsl #4
    13bc:	0c429606 	mcrreq	6, 0, r9, r2, cr6
    13c0:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
    13c4:	030c3f01 	movweq	r3, #52993	; 0xcf01
    13c8:	3b0b3a0e 	blcc	2cfc08 <__Stack_Size+0x2cfa08>
    13cc:	110c270b 	tstne	ip, fp, lsl #14
    13d0:	40011201 	andmi	r1, r1, r1, lsl #4
    13d4:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    13d8:	00001301 	andeq	r1, r0, r1, lsl #6
    13dc:	03003417 	movweq	r3, #1047	; 0x417
    13e0:	3b0b3a0e 	blcc	2cfc20 <__Stack_Size+0x2cfa20>
    13e4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    13e8:	1800000a 	stmdane	r0, {r1, r3}
    13ec:	08030034 	stmdaeq	r3, {r2, r4, r5}
    13f0:	0b3b0b3a 	bleq	ec40e0 <__Stack_Size+0xec3ee0>
    13f4:	0a021349 	beq	86120 <__Stack_Size+0x85f20>
    13f8:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
    13fc:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1400:	3b0b3a0e 	blcc	2cfc40 <__Stack_Size+0x2cfa40>
    1404:	110c2705 	tstne	ip, r5, lsl #14
    1408:	40011201 	andmi	r1, r1, r1, lsl #4
    140c:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    1410:	00001301 	andeq	r1, r0, r1, lsl #6
    1414:	0300051a 	movweq	r0, #1306	; 0x51a
    1418:	3b0b3a0e 	blcc	2cfc58 <__Stack_Size+0x2cfa58>
    141c:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1420:	1b00000a 	blne	1450 <__Stack_Size+0x1250>
    1424:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 1374 <__Stack_Size+0x1174>
    1428:	0b3a0e03 	bleq	e84c3c <__Stack_Size+0xe84a3c>
    142c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    1430:	01111349 	tsteq	r1, r9, asr #6
    1434:	06400112 			; <UNDEFINED> instruction: 0x06400112
    1438:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    143c:	1c000013 	stcne	0, cr0, [r0], {19}
    1440:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1444:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1448:	0a021349 	beq	86174 <__Stack_Size+0x85f74>
    144c:	341d0000 	ldrcc	r0, [sp], #-0
    1450:	3a080300 	bcc	202058 <__Stack_Size+0x201e58>
    1454:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1458:	000a0213 	andeq	r0, sl, r3, lsl r2
    145c:	00341e00 	eorseq	r1, r4, r0, lsl #28
    1460:	0b3a0e03 	bleq	e84c74 <__Stack_Size+0xe84a74>
    1464:	1349053b 	movtne	r0, #38203	; 0x953b
    1468:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252	; 0xffffff04
    146c:	01000000 	mrseq	r0, (UNDEF: 0)
    1470:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1474:	0e030b13 	vmoveq.32	d3[0], r0
    1478:	01110e1b 	tsteq	r1, fp, lsl lr
    147c:	06100112 			; <UNDEFINED> instruction: 0x06100112
    1480:	24020000 	strcs	r0, [r2], #-0
    1484:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1488:	000e030b 	andeq	r0, lr, fp, lsl #6
    148c:	00160300 	andseq	r0, r6, r0, lsl #6
    1490:	0b3a0e03 	bleq	e84ca4 <__Stack_Size+0xe84aa4>
    1494:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1498:	24040000 	strcs	r0, [r4], #-0
    149c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    14a0:	0008030b 	andeq	r0, r8, fp, lsl #6
    14a4:	00350500 	eorseq	r0, r5, r0, lsl #10
    14a8:	00001349 	andeq	r1, r0, r9, asr #6
    14ac:	0b010406 	bleq	424cc <__Stack_Size+0x422cc>
    14b0:	3b0b3a0b 	blcc	2cfce4 <__Stack_Size+0x2cfae4>
    14b4:	00130105 	andseq	r0, r3, r5, lsl #2
    14b8:	00280700 	eoreq	r0, r8, r0, lsl #14
    14bc:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    14c0:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    14c4:	1c080300 	stcne	3, cr0, [r8], {-0}
    14c8:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    14cc:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    14d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    14d4:	00001349 	andeq	r1, r0, r9, asr #6
    14d8:	0b01130a 	bleq	46108 <__Stack_Size+0x45f08>
    14dc:	3b0b3a0b 	blcc	2cfd10 <__Stack_Size+0x2cfb10>
    14e0:	00130105 	andseq	r0, r3, r5, lsl #2
    14e4:	000d0b00 	andeq	r0, sp, r0, lsl #22
    14e8:	0b3a0803 	bleq	e834fc <__Stack_Size+0xe832fc>
    14ec:	1349053b 	movtne	r0, #38203	; 0x953b
    14f0:	00000a38 	andeq	r0, r0, r8, lsr sl
    14f4:	03000d0c 	movweq	r0, #3340	; 0xd0c
    14f8:	3b0b3a0e 	blcc	2cfd38 <__Stack_Size+0x2cfb38>
    14fc:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1500:	0d00000a 	stceq	0, cr0, [r0, #-40]	; 0xffffffd8
    1504:	0b0b0113 	bleq	2c1958 <__Stack_Size+0x2c1758>
    1508:	0b3b0b3a 	bleq	ec41f8 <__Stack_Size+0xec3ff8>
    150c:	00001301 	andeq	r1, r0, r1, lsl #6
    1510:	03000d0e 	movweq	r0, #3342	; 0xd0e
    1514:	3b0b3a0e 	blcc	2cfd54 <__Stack_Size+0x2cfb54>
    1518:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    151c:	0f00000a 	svceq	0x0000000a
    1520:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 1470 <__Stack_Size+0x1270>
    1524:	0b3a0e03 	bleq	e84d38 <__Stack_Size+0xe84b38>
    1528:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    152c:	01120111 	tsteq	r2, r1, lsl r1
    1530:	42960640 	addsmi	r0, r6, #64, 12	; 0x4000000
    1534:	0013010c 	andseq	r0, r3, ip, lsl #2
    1538:	00051000 	andeq	r1, r5, r0
    153c:	0b3a0e03 	bleq	e84d50 <__Stack_Size+0xe84b50>
    1540:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1544:	00000a02 	andeq	r0, r0, r2, lsl #20
    1548:	0b000f11 	bleq	5194 <__Stack_Size+0x4f94>
    154c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1550:	00341200 	eorseq	r1, r4, r0, lsl #4
    1554:	0b3a0e03 	bleq	e84d68 <__Stack_Size+0xe84b68>
    1558:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    155c:	00000a02 	andeq	r0, r0, r2, lsl #20
    1560:	3f012e13 	svccc	0x00012e13
    1564:	3a0e030c 	bcc	38219c <__Stack_Size+0x381f9c>
    1568:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    156c:	1201110c 	andne	r1, r1, #12, 2
    1570:	97064001 	strls	r4, [r6, -r1]
    1574:	13010c42 	movwne	r0, #7234	; 0x1c42
    1578:	05140000 	ldreq	r0, [r4, #-0]
    157c:	3a0e0300 	bcc	382184 <__Stack_Size+0x381f84>
    1580:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1584:	000a0213 	andeq	r0, sl, r3, lsl r2
    1588:	00341500 	eorseq	r1, r4, r0, lsl #10
    158c:	0b3a0e03 	bleq	e84da0 <__Stack_Size+0xe84ba0>
    1590:	1349053b 	movtne	r0, #38203	; 0x953b
    1594:	00000a02 	andeq	r0, r0, r2, lsl #20
    1598:	3f012e16 	svccc	0x00012e16
    159c:	3a0e030c 	bcc	3821d4 <__Stack_Size+0x381fd4>
    15a0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    15a4:	1113490c 	tstne	r3, ip, lsl #18
    15a8:	40011201 	andmi	r1, r1, r1, lsl #4
    15ac:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    15b0:	00001301 	andeq	r1, r0, r1, lsl #6
    15b4:	03003417 	movweq	r3, #1047	; 0x417
    15b8:	3b0b3a08 	blcc	2cfde0 <__Stack_Size+0x2cfbe0>
    15bc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    15c0:	1800000a 	stmdane	r0, {r1, r3}
    15c4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    15c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    15cc:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 14b0 <__Stack_Size+0x12b0>
    15d0:	00000c3c 	andeq	r0, r0, ip, lsr ip
    15d4:	01110100 	tsteq	r1, r0, lsl #2
    15d8:	0b130e25 	bleq	4c4e74 <__Stack_Size+0x4c4c74>
    15dc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    15e0:	01120111 	tsteq	r2, r1, lsl r1
    15e4:	00000610 	andeq	r0, r0, r0, lsl r6
    15e8:	0b002402 	bleq	a5f8 <__Stack_Size+0xa3f8>
    15ec:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    15f0:	0300000e 	movweq	r0, #14
    15f4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    15f8:	0b3b0b3a 	bleq	ec42e8 <__Stack_Size+0xec40e8>
    15fc:	00001349 	andeq	r1, r0, r9, asr #6
    1600:	0b002404 	bleq	a618 <__Stack_Size+0xa418>
    1604:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1608:	05000008 	streq	r0, [r0, #-8]
    160c:	13490035 	movtne	r0, #36917	; 0x9035
    1610:	04060000 	streq	r0, [r6], #-0
    1614:	3a0b0b01 	bcc	2c4220 <__Stack_Size+0x2c4020>
    1618:	01053b0b 	tsteq	r5, fp, lsl #22
    161c:	07000013 	smladeq	r0, r3, r0, r0
    1620:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1624:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1628:	03002808 	movweq	r2, #2056	; 0x808
    162c:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1630:	00160900 	andseq	r0, r6, r0, lsl #18
    1634:	0b3a0e03 	bleq	e84e48 <__Stack_Size+0xe84c48>
    1638:	1349053b 	movtne	r0, #38203	; 0x953b
    163c:	130a0000 	movwne	r0, #40960	; 0xa000
    1640:	3a0b0b01 	bcc	2c424c <__Stack_Size+0x2c404c>
    1644:	01053b0b 	tsteq	r5, fp, lsl #22
    1648:	0b000013 	bleq	169c <__Stack_Size+0x149c>
    164c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1650:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1654:	0a381349 	beq	e06380 <__Stack_Size+0xe06180>
    1658:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
    165c:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1660:	3b0b3a0e 	blcc	2cfea0 <__Stack_Size+0x2cfca0>
    1664:	110c270b 	tstne	ip, fp, lsl #14
    1668:	40011201 	andmi	r1, r1, r1, lsl #4
    166c:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    1670:	00001301 	andeq	r1, r0, r1, lsl #6
    1674:	0300050d 	movweq	r0, #1293	; 0x50d
    1678:	3b0b3a0e 	blcc	2cfeb8 <__Stack_Size+0x2cfcb8>
    167c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1680:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
    1684:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 15d4 <__Stack_Size+0x13d4>
    1688:	0b3a0e03 	bleq	e84e9c <__Stack_Size+0xe84c9c>
    168c:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    1690:	01120111 	tsteq	r2, r1, lsl r1
    1694:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
    1698:	0f00000c 	svceq	0x0000000c
    169c:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 15ec <__Stack_Size+0x13ec>
    16a0:	0b3a0e03 	bleq	e84eb4 <__Stack_Size+0xe84cb4>
    16a4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    16a8:	01111349 	tsteq	r1, r9, asr #6
    16ac:	06400112 			; <UNDEFINED> instruction: 0x06400112
    16b0:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    16b4:	10000013 	andne	r0, r0, r3, lsl r0
    16b8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    16bc:	0b3b0b3a 	bleq	ec43ac <__Stack_Size+0xec41ac>
    16c0:	0a021349 	beq	863ec <__Stack_Size+0x861ec>
    16c4:	34110000 	ldrcc	r0, [r1], #-0
    16c8:	3a0e0300 	bcc	3822d0 <__Stack_Size+0x3820d0>
    16cc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    16d0:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    16d4:	0000000c 	andeq	r0, r0, ip
    16d8:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    16dc:	030b130e 	movweq	r1, #45838	; 0xb30e
    16e0:	110e1b0e 	tstne	lr, lr, lsl #22
    16e4:	10011201 	andne	r1, r1, r1, lsl #4
    16e8:	02000006 	andeq	r0, r0, #6
    16ec:	0b0b0024 	bleq	2c1784 <__Stack_Size+0x2c1584>
    16f0:	0e030b3e 	vmoveq.16	d3[0], r0
    16f4:	16030000 	strne	r0, [r3], -r0
    16f8:	3a0e0300 	bcc	382300 <__Stack_Size+0x382100>
    16fc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1700:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
    1704:	0b0b0024 	bleq	2c179c <__Stack_Size+0x2c159c>
    1708:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    170c:	35050000 	strcc	r0, [r5, #-0]
    1710:	00134900 	andseq	r4, r3, r0, lsl #18
    1714:	01130600 	tsteq	r3, r0, lsl #12
    1718:	0b3a0b0b 	bleq	e8434c <__Stack_Size+0xe8414c>
    171c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1720:	0d070000 	stceq	0, cr0, [r7, #-0]
    1724:	3a0e0300 	bcc	38232c <__Stack_Size+0x38212c>
    1728:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    172c:	000a3813 	andeq	r3, sl, r3, lsl r8
    1730:	000d0800 	andeq	r0, sp, r0, lsl #16
    1734:	0b3a0803 	bleq	e83748 <__Stack_Size+0xe83548>
    1738:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    173c:	00000a38 	andeq	r0, r0, r8, lsr sl
    1740:	49002609 	stmdbmi	r0, {r0, r3, r9, sl, sp}
    1744:	0a000013 	beq	1798 <__Stack_Size+0x1598>
    1748:	13490101 	movtne	r0, #37121	; 0x9101
    174c:	00001301 	andeq	r1, r0, r1, lsl #6
    1750:	4900210b 	stmdbmi	r0, {r0, r1, r3, r8, sp}
    1754:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1758:	01040c00 	tsteq	r4, r0, lsl #24
    175c:	0b3a0b0b 	bleq	e84390 <__Stack_Size+0xe84190>
    1760:	1301053b 	movwne	r0, #5435	; 0x153b
    1764:	280d0000 	stmdacs	sp, {}	; <UNPREDICTABLE>
    1768:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    176c:	0e00000d 	cdpeq	0, 0, cr0, cr0, cr13, {0}
    1770:	08030028 	stmdaeq	r3, {r3, r5}
    1774:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1778:	0300160f 	movweq	r1, #1551	; 0x60f
    177c:	3b0b3a0e 	blcc	2cffbc <__Stack_Size+0x2cfdbc>
    1780:	00134905 	andseq	r4, r3, r5, lsl #18
    1784:	01131000 	tsteq	r3, r0
    1788:	0b3a0b0b 	bleq	e843bc <__Stack_Size+0xe841bc>
    178c:	1301053b 	movwne	r0, #5435	; 0x153b
    1790:	0d110000 	ldceq	0, cr0, [r1, #-0]
    1794:	3a080300 	bcc	20239c <__Stack_Size+0x20219c>
    1798:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    179c:	000a3813 	andeq	r3, sl, r3, lsl r8
    17a0:	002e1200 	eoreq	r1, lr, r0, lsl #4
    17a4:	0b3a0e03 	bleq	e84fb8 <__Stack_Size+0xe84db8>
    17a8:	0111053b 	tsteq	r1, fp, lsr r5
    17ac:	06400112 			; <UNDEFINED> instruction: 0x06400112
    17b0:	000c4297 	muleq	ip, r7, r2
    17b4:	002e1300 	eoreq	r1, lr, r0, lsl #6
    17b8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    17bc:	0b3b0b3a 	bleq	ec44ac <__Stack_Size+0xec42ac>
    17c0:	01110c27 	tsteq	r1, r7, lsr #24
    17c4:	06400112 			; <UNDEFINED> instruction: 0x06400112
    17c8:	000c4296 	muleq	ip, r6, r2
    17cc:	012e1400 	teqeq	lr, r0, lsl #8
    17d0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    17d4:	0b3b0b3a 	bleq	ec44c4 <__Stack_Size+0xec42c4>
    17d8:	01110c27 	tsteq	r1, r7, lsr #24
    17dc:	06400112 			; <UNDEFINED> instruction: 0x06400112
    17e0:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    17e4:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
    17e8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    17ec:	0b3b0b3a 	bleq	ec44dc <__Stack_Size+0xec42dc>
    17f0:	0a021349 	beq	8651c <__Stack_Size+0x8631c>
    17f4:	34160000 	ldrcc	r0, [r6], #-0
    17f8:	3a0e0300 	bcc	382400 <__Stack_Size+0x382200>
    17fc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1800:	000a0213 	andeq	r0, sl, r3, lsl r2
    1804:	012e1700 	teqeq	lr, r0, lsl #14
    1808:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    180c:	0b3b0b3a 	bleq	ec44fc <__Stack_Size+0xec42fc>
    1810:	01110c27 	tsteq	r1, r7, lsr #24
    1814:	06400112 			; <UNDEFINED> instruction: 0x06400112
    1818:	010c4296 			; <UNDEFINED> instruction: 0x010c4296
    181c:	18000013 	stmdane	r0, {r0, r1, r4}
    1820:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 1770 <__Stack_Size+0x1570>
    1824:	0b3a0e03 	bleq	e85038 <__Stack_Size+0xe84e38>
    1828:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    182c:	01111349 	tsteq	r1, r9, asr #6
    1830:	06400112 			; <UNDEFINED> instruction: 0x06400112
    1834:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    1838:	19000013 	stmdbne	r0, {r0, r1, r4}
    183c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1840:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1844:	0a021349 	beq	86570 <__Stack_Size+0x86370>
    1848:	341a0000 	ldrcc	r0, [sl], #-0
    184c:	3a0e0300 	bcc	382454 <__Stack_Size+0x382254>
    1850:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1854:	000a0213 	andeq	r0, sl, r3, lsl r2
    1858:	012e1b00 	teqeq	lr, r0, lsl #22
    185c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1860:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1864:	01110c27 	tsteq	r1, r7, lsr #24
    1868:	06400112 			; <UNDEFINED> instruction: 0x06400112
    186c:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    1870:	1c000013 	stcne	0, cr0, [r0], {19}
    1874:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1878:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    187c:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 1760 <__Stack_Size+0x1560>
    1880:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1884:	01110100 	tsteq	r1, r0, lsl #2
    1888:	0b130e25 	bleq	4c5124 <__Stack_Size+0x4c4f24>
    188c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1890:	01120111 	tsteq	r2, r1, lsl r1
    1894:	00000610 	andeq	r0, r0, r0, lsl r6
    1898:	0b002402 	bleq	a8a8 <__Stack_Size+0xa6a8>
    189c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    18a0:	0300000e 	movweq	r0, #14
    18a4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    18a8:	0b3b0b3a 	bleq	ec4598 <__Stack_Size+0xec4398>
    18ac:	00001349 	andeq	r1, r0, r9, asr #6
    18b0:	0b002404 	bleq	a8c8 <__Stack_Size+0xa6c8>
    18b4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    18b8:	05000008 	streq	r0, [r0, #-8]
    18bc:	13490035 	movtne	r0, #36917	; 0x9035
    18c0:	04060000 	streq	r0, [r6], #-0
    18c4:	3a0b0b01 	bcc	2c44d0 <__Stack_Size+0x2c42d0>
    18c8:	01053b0b 	tsteq	r5, fp, lsl #22
    18cc:	07000013 	smladeq	r0, r3, r0, r0
    18d0:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    18d4:	00000d1c 	andeq	r0, r0, ip, lsl sp
    18d8:	03002808 	movweq	r2, #2056	; 0x808
    18dc:	000d1c08 	andeq	r1, sp, r8, lsl #24
    18e0:	00160900 	andseq	r0, r6, r0, lsl #18
    18e4:	0b3a0e03 	bleq	e850f8 <__Stack_Size+0xe84ef8>
    18e8:	1349053b 	movtne	r0, #38203	; 0x953b
    18ec:	130a0000 	movwne	r0, #40960	; 0xa000
    18f0:	3a0b0b01 	bcc	2c44fc <__Stack_Size+0x2c42fc>
    18f4:	01053b0b 	tsteq	r5, fp, lsl #22
    18f8:	0b000013 	bleq	194c <__Stack_Size+0x174c>
    18fc:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1900:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1904:	0a381349 	beq	e06630 <__Stack_Size+0xe06430>
    1908:	0d0c0000 	stceq	0, cr0, [ip, #-0]
    190c:	3a0e0300 	bcc	382514 <__Stack_Size+0x382314>
    1910:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1914:	000a3813 	andeq	r3, sl, r3, lsl r8
    1918:	01130d00 	tsteq	r3, r0, lsl #26
    191c:	0b3a0b0b 	bleq	e84550 <__Stack_Size+0xe84350>
    1920:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1924:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    1928:	3a0e0300 	bcc	382530 <__Stack_Size+0x382330>
    192c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1930:	000a3813 	andeq	r3, sl, r3, lsl r8
    1934:	002e0f00 	eoreq	r0, lr, r0, lsl #30
    1938:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    193c:	0b3b0b3a 	bleq	ec462c <__Stack_Size+0xec442c>
    1940:	01110c27 	tsteq	r1, r7, lsr #24
    1944:	06400112 			; <UNDEFINED> instruction: 0x06400112
    1948:	000c4297 	muleq	ip, r7, r2
    194c:	012e1000 	teqeq	lr, r0
    1950:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1954:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1958:	01110c27 	tsteq	r1, r7, lsr #24
    195c:	06400112 			; <UNDEFINED> instruction: 0x06400112
    1960:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    1964:	11000013 	tstne	r0, r3, lsl r0
    1968:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    196c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1970:	0a021349 	beq	8669c <__Stack_Size+0x8649c>
    1974:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
    1978:	030c3f01 	movweq	r3, #52993	; 0xcf01
    197c:	3b0b3a0e 	blcc	2d01bc <__Stack_Size+0x2cffbc>
    1980:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    1984:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1988:	96064001 	strls	r4, [r6], -r1
    198c:	13010c42 	movwne	r0, #7234	; 0x1c42
    1990:	34130000 	ldrcc	r0, [r3], #-0
    1994:	3a0e0300 	bcc	38259c <__Stack_Size+0x38239c>
    1998:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    199c:	000a0213 	andeq	r0, sl, r3, lsl r2
    19a0:	002e1400 	eoreq	r1, lr, r0, lsl #8
    19a4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    19a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    19ac:	13490c27 	movtne	r0, #39975	; 0x9c27
    19b0:	01120111 	tsteq	r2, r1, lsl r1
    19b4:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
    19b8:	1500000c 	strne	r0, [r0, #-12]
    19bc:	08030034 	stmdaeq	r3, {r2, r4, r5}
    19c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    19c4:	0a021349 	beq	866f0 <__Stack_Size+0x864f0>
    19c8:	0f160000 	svceq	0x00160000
    19cc:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    19d0:	17000013 	smladne	r0, r3, r0, r0
    19d4:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 1924 <__Stack_Size+0x1724>
    19d8:	0b3a0e03 	bleq	e851ec <__Stack_Size+0xe84fec>
    19dc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    19e0:	01111349 	tsteq	r1, r9, asr #6
    19e4:	06400112 			; <UNDEFINED> instruction: 0x06400112
    19e8:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    19ec:	18000013 	stmdane	r0, {r0, r1, r4}
    19f0:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 1940 <__Stack_Size+0x1740>
    19f4:	0b3a0e03 	bleq	e85208 <__Stack_Size+0xe85008>
    19f8:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    19fc:	01120111 	tsteq	r2, r1, lsl r1
    1a00:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
    1a04:	1900000c 	stmdbne	r0, {r2, r3}
    1a08:	13490101 	movtne	r0, #37121	; 0x9101
    1a0c:	00001301 	andeq	r1, r0, r1, lsl #6
    1a10:	4900211a 	stmdbmi	r0, {r1, r3, r4, r8, sp}
    1a14:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1a18:	00341b00 	eorseq	r1, r4, r0, lsl #22
    1a1c:	0b3a0e03 	bleq	e85230 <__Stack_Size+0xe85030>
    1a20:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1a24:	00000a02 	andeq	r0, r0, r2, lsl #20
    1a28:	4900261c 	stmdbmi	r0, {r2, r3, r4, r9, sl, sp}
    1a2c:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    1a30:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1a34:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1a38:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 191c <__Stack_Size+0x171c>
    1a3c:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1a40:	01110100 	tsteq	r1, r0, lsl #2
    1a44:	0b130e25 	bleq	4c52e0 <__Stack_Size+0x4c50e0>
    1a48:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1a4c:	01120111 	tsteq	r2, r1, lsl r1
    1a50:	00000610 	andeq	r0, r0, r0, lsl r6
    1a54:	0b002402 	bleq	aa64 <__Stack_Size+0xa864>
    1a58:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1a5c:	0300000e 	movweq	r0, #14
    1a60:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1a64:	0b3b0b3a 	bleq	ec4754 <__Stack_Size+0xec4554>
    1a68:	00001349 	andeq	r1, r0, r9, asr #6
    1a6c:	0b002404 	bleq	aa84 <__Stack_Size+0xa884>
    1a70:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1a74:	05000008 	streq	r0, [r0, #-8]
    1a78:	13490035 	movtne	r0, #36917	; 0x9035
    1a7c:	04060000 	streq	r0, [r6], #-0
    1a80:	3a0b0b01 	bcc	2c468c <__Stack_Size+0x2c448c>
    1a84:	01053b0b 	tsteq	r5, fp, lsl #22
    1a88:	07000013 	smladeq	r0, r3, r0, r0
    1a8c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1a90:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1a94:	03002808 	movweq	r2, #2056	; 0x808
    1a98:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1a9c:	00160900 	andseq	r0, r6, r0, lsl #18
    1aa0:	0b3a0e03 	bleq	e852b4 <__Stack_Size+0xe850b4>
    1aa4:	1349053b 	movtne	r0, #38203	; 0x953b
    1aa8:	130a0000 	movwne	r0, #40960	; 0xa000
    1aac:	3a0b0b01 	bcc	2c46b8 <__Stack_Size+0x2c44b8>
    1ab0:	01053b0b 	tsteq	r5, fp, lsl #22
    1ab4:	0b000013 	bleq	1b08 <__Stack_Size+0x1908>
    1ab8:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1abc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1ac0:	0a381349 	beq	e067ec <__Stack_Size+0xe065ec>
    1ac4:	0d0c0000 	stceq	0, cr0, [ip, #-0]
    1ac8:	3a0e0300 	bcc	3826d0 <__Stack_Size+0x3824d0>
    1acc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ad0:	000a3813 	andeq	r3, sl, r3, lsl r8
    1ad4:	012e0d00 	teqeq	lr, r0, lsl #26
    1ad8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1adc:	0b3b0b3a 	bleq	ec47cc <__Stack_Size+0xec45cc>
    1ae0:	01110c27 	tsteq	r1, r7, lsr #24
    1ae4:	06400112 			; <UNDEFINED> instruction: 0x06400112
    1ae8:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    1aec:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1af0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1af4:	0b3b0b3a 	bleq	ec47e4 <__Stack_Size+0xec45e4>
    1af8:	0a021349 	beq	86824 <__Stack_Size+0x86624>
    1afc:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
    1b00:	030c3f00 	movweq	r3, #52992	; 0xcf00
    1b04:	3b0b3a0e 	blcc	2d0344 <__Stack_Size+0x2d0144>
    1b08:	110c270b 	tstne	ip, fp, lsl #14
    1b0c:	40011201 	andmi	r1, r1, r1, lsl #4
    1b10:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    1b14:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
    1b18:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1b1c:	3b0b3a0e 	blcc	2d035c <__Stack_Size+0x2d015c>
    1b20:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    1b24:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1b28:	97064001 	strls	r4, [r6, -r1]
    1b2c:	13010c42 	movwne	r0, #7234	; 0x1c42
    1b30:	34110000 	ldrcc	r0, [r1], #-0
    1b34:	3a080300 	bcc	20273c <__Stack_Size+0x20253c>
    1b38:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b3c:	000a0213 	andeq	r0, sl, r3, lsl r2
    1b40:	012e1200 	teqeq	lr, r0, lsl #4
    1b44:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1b48:	0b3b0b3a 	bleq	ec4838 <__Stack_Size+0xec4638>
    1b4c:	01110c27 	tsteq	r1, r7, lsr #24
    1b50:	06400112 			; <UNDEFINED> instruction: 0x06400112
    1b54:	010c4296 			; <UNDEFINED> instruction: 0x010c4296
    1b58:	13000013 	movwne	r0, #19
    1b5c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1b60:	0b3b0b3a 	bleq	ec4850 <__Stack_Size+0xec4650>
    1b64:	0a021349 	beq	86890 <__Stack_Size+0x86690>
    1b68:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
    1b6c:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1b70:	3b0b3a0e 	blcc	2d03b0 <__Stack_Size+0x2d01b0>
    1b74:	110c2705 	tstne	ip, r5, lsl #14
    1b78:	40011201 	andmi	r1, r1, r1, lsl #4
    1b7c:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    1b80:	00001301 	andeq	r1, r0, r1, lsl #6
    1b84:	03000515 	movweq	r0, #1301	; 0x515
    1b88:	3b0b3a0e 	blcc	2d03c8 <__Stack_Size+0x2d01c8>
    1b8c:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1b90:	1600000a 	strne	r0, [r0], -sl
    1b94:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 1ae4 <__Stack_Size+0x18e4>
    1b98:	0b3a0e03 	bleq	e853ac <__Stack_Size+0xe851ac>
    1b9c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    1ba0:	01111349 	tsteq	r1, r9, asr #6
    1ba4:	06400112 			; <UNDEFINED> instruction: 0x06400112
    1ba8:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    1bac:	17000013 	smladne	r0, r3, r0, r0
    1bb0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1bb4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1bb8:	0a021349 	beq	868e4 <__Stack_Size+0x866e4>
    1bbc:	34180000 	ldrcc	r0, [r8], #-0
    1bc0:	3a0e0300 	bcc	3827c8 <__Stack_Size+0x3825c8>
    1bc4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1bc8:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    1bcc:	0000000c 	andeq	r0, r0, ip
    1bd0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    1bd4:	030b130e 	movweq	r1, #45838	; 0xb30e
    1bd8:	110e1b0e 	tstne	lr, lr, lsl #22
    1bdc:	10011201 	andne	r1, r1, r1, lsl #4
    1be0:	02000006 	andeq	r0, r0, #6
    1be4:	0b0b0024 	bleq	2c1c7c <__Stack_Size+0x2c1a7c>
    1be8:	0e030b3e 	vmoveq.16	d3[0], r0
    1bec:	16030000 	strne	r0, [r3], -r0
    1bf0:	3a0e0300 	bcc	3827f8 <__Stack_Size+0x3825f8>
    1bf4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1bf8:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
    1bfc:	0b0b0024 	bleq	2c1c94 <__Stack_Size+0x2c1a94>
    1c00:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1c04:	35050000 	strcc	r0, [r5, #-0]
    1c08:	00134900 	andseq	r4, r3, r0, lsl #18
    1c0c:	00260600 	eoreq	r0, r6, r0, lsl #12
    1c10:	00001349 	andeq	r1, r0, r9, asr #6
    1c14:	49010107 	stmdbmi	r1, {r0, r1, r2, r8}
    1c18:	00130113 	andseq	r0, r3, r3, lsl r1
    1c1c:	00210800 	eoreq	r0, r1, r0, lsl #16
    1c20:	0b2f1349 	bleq	bc694c <__Stack_Size+0xbc674c>
    1c24:	04090000 	streq	r0, [r9], #-0
    1c28:	3a0b0b01 	bcc	2c4834 <__Stack_Size+0x2c4634>
    1c2c:	01053b0b 	tsteq	r5, fp, lsl #22
    1c30:	0a000013 	beq	1c84 <__Stack_Size+0x1a84>
    1c34:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1c38:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1c3c:	0300280b 	movweq	r2, #2059	; 0x80b
    1c40:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1c44:	00160c00 	andseq	r0, r6, r0, lsl #24
    1c48:	0b3a0e03 	bleq	e8545c <__Stack_Size+0xe8525c>
    1c4c:	1349053b 	movtne	r0, #38203	; 0x953b
    1c50:	130d0000 	movwne	r0, #53248	; 0xd000
    1c54:	3a0b0b01 	bcc	2c4860 <__Stack_Size+0x2c4660>
    1c58:	01053b0b 	tsteq	r5, fp, lsl #22
    1c5c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1c60:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1c64:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1c68:	0a381349 	beq	e06994 <__Stack_Size+0xe06794>
    1c6c:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 1c74 <__Stack_Size+0x1a74>
    1c70:	3a080300 	bcc	202878 <__Stack_Size+0x202678>
    1c74:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c78:	000a3813 	andeq	r3, sl, r3, lsl r8
    1c7c:	01131000 	tsteq	r3, r0
    1c80:	0b3a0b0b 	bleq	e848b4 <__Stack_Size+0xe846b4>
    1c84:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1c88:	0d110000 	ldceq	0, cr0, [r1, #-0]
    1c8c:	3a0e0300 	bcc	382894 <__Stack_Size+0x382694>
    1c90:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c94:	000a3813 	andeq	r3, sl, r3, lsl r8
    1c98:	002e1200 	eoreq	r1, lr, r0, lsl #4
    1c9c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1ca0:	0b3b0b3a 	bleq	ec4990 <__Stack_Size+0xec4790>
    1ca4:	01110c27 	tsteq	r1, r7, lsr #24
    1ca8:	06400112 			; <UNDEFINED> instruction: 0x06400112
    1cac:	000c4297 	muleq	ip, r7, r2
    1cb0:	012e1300 	teqeq	lr, r0, lsl #6
    1cb4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1cb8:	0b3b0b3a 	bleq	ec49a8 <__Stack_Size+0xec47a8>
    1cbc:	01110c27 	tsteq	r1, r7, lsr #24
    1cc0:	06400112 			; <UNDEFINED> instruction: 0x06400112
    1cc4:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    1cc8:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
    1ccc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1cd0:	0b3b0b3a 	bleq	ec49c0 <__Stack_Size+0xec47c0>
    1cd4:	0a021349 	beq	86a00 <__Stack_Size+0x86800>
    1cd8:	34150000 	ldrcc	r0, [r5], #-0
    1cdc:	3a0e0300 	bcc	3828e4 <__Stack_Size+0x3826e4>
    1ce0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ce4:	000a0213 	andeq	r0, sl, r3, lsl r2
    1ce8:	000f1600 	andeq	r1, pc, r0, lsl #12
    1cec:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1cf0:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
    1cf4:	030c3f00 	movweq	r3, #52992	; 0xcf00
    1cf8:	3b0b3a0e 	blcc	2d0538 <__Stack_Size+0x2d0338>
    1cfc:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    1d00:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1d04:	97064001 	strls	r4, [r6, -r1]
    1d08:	00000c42 	andeq	r0, r0, r2, asr #24
    1d0c:	3f012e18 	svccc	0x00012e18
    1d10:	3a0e030c 	bcc	382948 <__Stack_Size+0x382748>
    1d14:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1d18:	1201110c 	andne	r1, r1, #12, 2
    1d1c:	97064001 	strls	r4, [r6, -r1]
    1d20:	13010c42 	movwne	r0, #7234	; 0x1c42
    1d24:	05190000 	ldreq	r0, [r9, #-0]
    1d28:	3a0e0300 	bcc	382930 <__Stack_Size+0x382730>
    1d2c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d30:	000a0213 	andeq	r0, sl, r3, lsl r2
    1d34:	00341a00 	eorseq	r1, r4, r0, lsl #20
    1d38:	0b3a0e03 	bleq	e8554c <__Stack_Size+0xe8534c>
    1d3c:	1349053b 	movtne	r0, #38203	; 0x953b
    1d40:	00000a02 	andeq	r0, r0, r2, lsl #20
    1d44:	3f012e1b 	svccc	0x00012e1b
    1d48:	3a0e030c 	bcc	382980 <__Stack_Size+0x382780>
    1d4c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1d50:	1113490c 	tstne	r3, ip, lsl #18
    1d54:	40011201 	andmi	r1, r1, r1, lsl #4
    1d58:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    1d5c:	00001301 	andeq	r1, r0, r1, lsl #6
    1d60:	0300341c 	movweq	r3, #1052	; 0x41c
    1d64:	3b0b3a08 	blcc	2d058c <__Stack_Size+0x2d038c>
    1d68:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1d6c:	1d00000a 	stcne	0, cr0, [r0, #-40]	; 0xffffffd8
    1d70:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1d74:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1d78:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 1c5c <__Stack_Size+0x1a5c>
    1d7c:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1d80:	01110100 	tsteq	r1, r0, lsl #2
    1d84:	0b130e25 	bleq	4c5620 <__Stack_Size+0x4c5420>
    1d88:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1d8c:	01120111 	tsteq	r2, r1, lsl r1
    1d90:	00000610 	andeq	r0, r0, r0, lsl r6
    1d94:	0b002402 	bleq	ada4 <__Stack_Size+0xaba4>
    1d98:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1d9c:	0300000e 	movweq	r0, #14
    1da0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1da4:	0b3b0b3a 	bleq	ec4a94 <__Stack_Size+0xec4894>
    1da8:	00001349 	andeq	r1, r0, r9, asr #6
    1dac:	0b002404 	bleq	adc4 <__Stack_Size+0xabc4>
    1db0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1db4:	05000008 	streq	r0, [r0, #-8]
    1db8:	13490035 	movtne	r0, #36917	; 0x9035
    1dbc:	04060000 	streq	r0, [r6], #-0
    1dc0:	3a0b0b01 	bcc	2c49cc <__Stack_Size+0x2c47cc>
    1dc4:	01053b0b 	tsteq	r5, fp, lsl #22
    1dc8:	07000013 	smladeq	r0, r3, r0, r0
    1dcc:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1dd0:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1dd4:	03002808 	movweq	r2, #2056	; 0x808
    1dd8:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1ddc:	00160900 	andseq	r0, r6, r0, lsl #18
    1de0:	0b3a0e03 	bleq	e855f4 <__Stack_Size+0xe853f4>
    1de4:	1349053b 	movtne	r0, #38203	; 0x953b
    1de8:	130a0000 	movwne	r0, #40960	; 0xa000
    1dec:	3a0b0b01 	bcc	2c49f8 <__Stack_Size+0x2c47f8>
    1df0:	01053b0b 	tsteq	r5, fp, lsl #22
    1df4:	0b000013 	bleq	1e48 <__Stack_Size+0x1c48>
    1df8:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1dfc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1e00:	0a381349 	beq	e06b2c <__Stack_Size+0xe0692c>
    1e04:	0d0c0000 	stceq	0, cr0, [ip, #-0]
    1e08:	3a0e0300 	bcc	382a10 <__Stack_Size+0x382810>
    1e0c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e10:	000a3813 	andeq	r3, sl, r3, lsl r8
    1e14:	01130d00 	tsteq	r3, r0, lsl #26
    1e18:	0b3a0b0b 	bleq	e84a4c <__Stack_Size+0xe8484c>
    1e1c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1e20:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    1e24:	3a0e0300 	bcc	382a2c <__Stack_Size+0x38282c>
    1e28:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e2c:	000a3813 	andeq	r3, sl, r3, lsl r8
    1e30:	012e0f00 	teqeq	lr, r0, lsl #30
    1e34:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1e38:	0b3b0b3a 	bleq	ec4b28 <__Stack_Size+0xec4928>
    1e3c:	01110c27 	tsteq	r1, r7, lsr #24
    1e40:	06400112 			; <UNDEFINED> instruction: 0x06400112
    1e44:	010c4296 			; <UNDEFINED> instruction: 0x010c4296
    1e48:	10000013 	andne	r0, r0, r3, lsl r0
    1e4c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1e50:	0b3b0b3a 	bleq	ec4b40 <__Stack_Size+0xec4940>
    1e54:	0a021349 	beq	86b80 <__Stack_Size+0x86980>
    1e58:	0f110000 	svceq	0x00110000
    1e5c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1e60:	12000013 	andne	r0, r0, #19
    1e64:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 1db4 <__Stack_Size+0x1bb4>
    1e68:	0b3a0e03 	bleq	e8567c <__Stack_Size+0xe8547c>
    1e6c:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    1e70:	01120111 	tsteq	r2, r1, lsl r1
    1e74:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
    1e78:	0013010c 	andseq	r0, r3, ip, lsl #2
    1e7c:	00341300 	eorseq	r1, r4, r0, lsl #6
    1e80:	0b3a0e03 	bleq	e85694 <__Stack_Size+0xe85494>
    1e84:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1e88:	00000a02 	andeq	r0, r0, r2, lsl #20
    1e8c:	03003414 	movweq	r3, #1044	; 0x414
    1e90:	3b0b3a08 	blcc	2d06b8 <__Stack_Size+0x2d04b8>
    1e94:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1e98:	1500000a 	strne	r0, [r0, #-10]
    1e9c:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 1dec <__Stack_Size+0x1bec>
    1ea0:	0b3a0e03 	bleq	e856b4 <__Stack_Size+0xe854b4>
    1ea4:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    1ea8:	01120111 	tsteq	r2, r1, lsl r1
    1eac:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
    1eb0:	0013010c 	andseq	r0, r3, ip, lsl #2
    1eb4:	00051600 	andeq	r1, r5, r0, lsl #12
    1eb8:	0b3a0e03 	bleq	e856cc <__Stack_Size+0xe854cc>
    1ebc:	1349053b 	movtne	r0, #38203	; 0x953b
    1ec0:	00000a02 	andeq	r0, r0, r2, lsl #20
    1ec4:	03003417 	movweq	r3, #1047	; 0x417
    1ec8:	3b0b3a0e 	blcc	2d0708 <__Stack_Size+0x2d0508>
    1ecc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1ed0:	1800000a 	stmdane	r0, {r1, r3}
    1ed4:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 1e24 <__Stack_Size+0x1c24>
    1ed8:	0b3a0e03 	bleq	e856ec <__Stack_Size+0xe854ec>
    1edc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    1ee0:	01111349 	tsteq	r1, r9, asr #6
    1ee4:	06400112 			; <UNDEFINED> instruction: 0x06400112
    1ee8:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    1eec:	19000013 	stmdbne	r0, {r0, r1, r4}
    1ef0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1ef4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1ef8:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 1ddc <__Stack_Size+0x1bdc>
    1efc:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1f00:	01110100 	tsteq	r1, r0, lsl #2
    1f04:	0b130e25 	bleq	4c57a0 <__Stack_Size+0x4c55a0>
    1f08:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1f0c:	01120111 	tsteq	r2, r1, lsl r1
    1f10:	00000610 	andeq	r0, r0, r0, lsl r6
    1f14:	0b002402 	bleq	af24 <__Stack_Size+0xad24>
    1f18:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1f1c:	0300000e 	movweq	r0, #14
    1f20:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1f24:	0b3b0b3a 	bleq	ec4c14 <__Stack_Size+0xec4a14>
    1f28:	00001349 	andeq	r1, r0, r9, asr #6
    1f2c:	0b002404 	bleq	af44 <__Stack_Size+0xad44>
    1f30:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1f34:	05000008 	streq	r0, [r0, #-8]
    1f38:	13490035 	movtne	r0, #36917	; 0x9035
    1f3c:	04060000 	streq	r0, [r6], #-0
    1f40:	3a0b0b01 	bcc	2c4b4c <__Stack_Size+0x2c494c>
    1f44:	01053b0b 	tsteq	r5, fp, lsl #22
    1f48:	07000013 	smladeq	r0, r3, r0, r0
    1f4c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1f50:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1f54:	03002808 	movweq	r2, #2056	; 0x808
    1f58:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1f5c:	00160900 	andseq	r0, r6, r0, lsl #18
    1f60:	0b3a0e03 	bleq	e85774 <__Stack_Size+0xe85574>
    1f64:	1349053b 	movtne	r0, #38203	; 0x953b
    1f68:	130a0000 	movwne	r0, #40960	; 0xa000
    1f6c:	3a0b0b01 	bcc	2c4b78 <__Stack_Size+0x2c4978>
    1f70:	01053b0b 	tsteq	r5, fp, lsl #22
    1f74:	0b000013 	bleq	1fc8 <__Stack_Size+0x1dc8>
    1f78:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1f7c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1f80:	0a381349 	beq	e06cac <__Stack_Size+0xe06aac>
    1f84:	0d0c0000 	stceq	0, cr0, [ip, #-0]
    1f88:	3a0e0300 	bcc	382b90 <__Stack_Size+0x382990>
    1f8c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f90:	000a3813 	andeq	r3, sl, r3, lsl r8
    1f94:	01130d00 	tsteq	r3, r0, lsl #26
    1f98:	0b3a0b0b 	bleq	e84bcc <__Stack_Size+0xe849cc>
    1f9c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1fa0:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    1fa4:	3a0e0300 	bcc	382bac <__Stack_Size+0x3829ac>
    1fa8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1fac:	000a3813 	andeq	r3, sl, r3, lsl r8
    1fb0:	012e0f00 	teqeq	lr, r0, lsl #30
    1fb4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1fb8:	0b3b0b3a 	bleq	ec4ca8 <__Stack_Size+0xec4aa8>
    1fbc:	01110c27 	tsteq	r1, r7, lsr #24
    1fc0:	06400112 			; <UNDEFINED> instruction: 0x06400112
    1fc4:	010c4296 			; <UNDEFINED> instruction: 0x010c4296
    1fc8:	10000013 	andne	r0, r0, r3, lsl r0
    1fcc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1fd0:	0b3b0b3a 	bleq	ec4cc0 <__Stack_Size+0xec4ac0>
    1fd4:	0a021349 	beq	86d00 <__Stack_Size+0x86b00>
    1fd8:	0f110000 	svceq	0x00110000
    1fdc:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1fe0:	12000013 	andne	r0, r0, #19
    1fe4:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 1f34 <__Stack_Size+0x1d34>
    1fe8:	0b3a0e03 	bleq	e857fc <__Stack_Size+0xe855fc>
    1fec:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    1ff0:	01120111 	tsteq	r2, r1, lsl r1
    1ff4:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
    1ff8:	0013010c 	andseq	r0, r3, ip, lsl #2
    1ffc:	00341300 	eorseq	r1, r4, r0, lsl #6
    2000:	0b3a0e03 	bleq	e85814 <__Stack_Size+0xe85614>
    2004:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2008:	00000a02 	andeq	r0, r0, r2, lsl #20
    200c:	3f012e14 	svccc	0x00012e14
    2010:	3a0e030c 	bcc	382c48 <__Stack_Size+0x382a48>
    2014:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2018:	1201110c 	andne	r1, r1, #12, 2
    201c:	97064001 	strls	r4, [r6, -r1]
    2020:	13010c42 	movwne	r0, #7234	; 0x1c42
    2024:	05150000 	ldreq	r0, [r5, #-0]
    2028:	3a0e0300 	bcc	382c30 <__Stack_Size+0x382a30>
    202c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2030:	000a0213 	andeq	r0, sl, r3, lsl r2
    2034:	00341600 	eorseq	r1, r4, r0, lsl #12
    2038:	0b3a0e03 	bleq	e8584c <__Stack_Size+0xe8564c>
    203c:	1349053b 	movtne	r0, #38203	; 0x953b
    2040:	00000a02 	andeq	r0, r0, r2, lsl #20
    2044:	3f012e17 	svccc	0x00012e17
    2048:	3a0e030c 	bcc	382c80 <__Stack_Size+0x382a80>
    204c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2050:	1201110c 	andne	r1, r1, #12, 2
    2054:	96064001 	strls	r4, [r6], -r1
    2058:	13010c42 	movwne	r0, #7234	; 0x1c42
    205c:	34180000 	ldrcc	r0, [r8], #-0
    2060:	3a080300 	bcc	202c68 <__Stack_Size+0x202a68>
    2064:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2068:	000a0213 	andeq	r0, sl, r3, lsl r2
    206c:	012e1900 	teqeq	lr, r0, lsl #18
    2070:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2074:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    2078:	13490c27 	movtne	r0, #39975	; 0x9c27
    207c:	01120111 	tsteq	r2, r1, lsl r1
    2080:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
    2084:	0013010c 	andseq	r0, r3, ip, lsl #2
    2088:	012e1a00 	teqeq	lr, r0, lsl #20
    208c:	0b3a0e03 	bleq	e858a0 <__Stack_Size+0xe856a0>
    2090:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    2094:	01120111 	tsteq	r2, r1, lsl r1
    2098:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
    209c:	0013010c 	andseq	r0, r3, ip, lsl #2
    20a0:	00341b00 	eorseq	r1, r4, r0, lsl #22
    20a4:	0b3a0e03 	bleq	e858b8 <__Stack_Size+0xe856b8>
    20a8:	1349053b 	movtne	r0, #38203	; 0x953b
    20ac:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252	; 0xffffff04
    20b0:	01000000 	mrseq	r0, (UNDEF: 0)
    20b4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    20b8:	0e030b13 	vmoveq.32	d3[0], r0
    20bc:	01110e1b 	tsteq	r1, fp, lsl lr
    20c0:	06100112 			; <UNDEFINED> instruction: 0x06100112
    20c4:	24020000 	strcs	r0, [r2], #-0
    20c8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    20cc:	000e030b 	andeq	r0, lr, fp, lsl #6
    20d0:	00160300 	andseq	r0, r6, r0, lsl #6
    20d4:	0b3a0e03 	bleq	e858e8 <__Stack_Size+0xe856e8>
    20d8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    20dc:	24040000 	strcs	r0, [r4], #-0
    20e0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    20e4:	0008030b 	andeq	r0, r8, fp, lsl #6
    20e8:	00350500 	eorseq	r0, r5, r0, lsl #10
    20ec:	00001349 	andeq	r1, r0, r9, asr #6
    20f0:	03001606 	movweq	r1, #1542	; 0x606
    20f4:	3b0b3a08 	blcc	2d091c <__Stack_Size+0x2d071c>
    20f8:	00134905 	andseq	r4, r3, r5, lsl #18
    20fc:	01040700 	tsteq	r4, r0, lsl #14
    2100:	0b3a0b0b 	bleq	e84d34 <__Stack_Size+0xe84b34>
    2104:	1301053b 	movwne	r0, #5435	; 0x153b
    2108:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    210c:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    2110:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    2114:	08030028 	stmdaeq	r3, {r3, r5}
    2118:	00000d1c 	andeq	r0, r0, ip, lsl sp
    211c:	0300160a 	movweq	r1, #1546	; 0x60a
    2120:	3b0b3a0e 	blcc	2d0960 <__Stack_Size+0x2d0760>
    2124:	00134905 	andseq	r4, r3, r5, lsl #18
    2128:	01130b00 	tsteq	r3, r0, lsl #22
    212c:	0b3a0b0b 	bleq	e84d60 <__Stack_Size+0xe84b60>
    2130:	1301053b 	movwne	r0, #5435	; 0x153b
    2134:	0d0c0000 	stceq	0, cr0, [ip, #-0]
    2138:	3a080300 	bcc	202d40 <__Stack_Size+0x202b40>
    213c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2140:	000a3813 	andeq	r3, sl, r3, lsl r8
    2144:	000d0d00 	andeq	r0, sp, r0, lsl #26
    2148:	0b3a0e03 	bleq	e8595c <__Stack_Size+0xe8575c>
    214c:	1349053b 	movtne	r0, #38203	; 0x953b
    2150:	00000a38 	andeq	r0, r0, r8, lsr sl
    2154:	0b01130e 	bleq	46d94 <__Stack_Size+0x46b94>
    2158:	3b0b3a0b 	blcc	2d098c <__Stack_Size+0x2d078c>
    215c:	0013010b 	andseq	r0, r3, fp, lsl #2
    2160:	000d0f00 	andeq	r0, sp, r0, lsl #30
    2164:	0b3a0e03 	bleq	e85978 <__Stack_Size+0xe85778>
    2168:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    216c:	00000a38 	andeq	r0, r0, r8, lsr sl
    2170:	3f012e10 	svccc	0x00012e10
    2174:	3a0e030c 	bcc	382dac <__Stack_Size+0x382bac>
    2178:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    217c:	1201110c 	andne	r1, r1, #12, 2
    2180:	96064001 	strls	r4, [r6], -r1
    2184:	13010c42 	movwne	r0, #7234	; 0x1c42
    2188:	05110000 	ldreq	r0, [r1, #-0]
    218c:	3a0e0300 	bcc	382d94 <__Stack_Size+0x382b94>
    2190:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2194:	000a0213 	andeq	r0, sl, r3, lsl r2
    2198:	000f1200 	andeq	r1, pc, r0, lsl #4
    219c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    21a0:	34130000 	ldrcc	r0, [r3], #-0
    21a4:	3a0e0300 	bcc	382dac <__Stack_Size+0x382bac>
    21a8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    21ac:	000a0213 	andeq	r0, sl, r3, lsl r2
    21b0:	012e1400 	teqeq	lr, r0, lsl #8
    21b4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    21b8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    21bc:	01110c27 	tsteq	r1, r7, lsr #24
    21c0:	06400112 			; <UNDEFINED> instruction: 0x06400112
    21c4:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    21c8:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
    21cc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    21d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    21d4:	0a021349 	beq	86f00 <__Stack_Size+0x86d00>
    21d8:	34160000 	ldrcc	r0, [r6], #-0
    21dc:	3a0e0300 	bcc	382de4 <__Stack_Size+0x382be4>
    21e0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    21e4:	000a0213 	andeq	r0, sl, r3, lsl r2
    21e8:	012e1700 	teqeq	lr, r0, lsl #14
    21ec:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    21f0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    21f4:	13490c27 	movtne	r0, #39975	; 0x9c27
    21f8:	01120111 	tsteq	r2, r1, lsl r1
    21fc:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
    2200:	0013010c 	andseq	r0, r3, ip, lsl #2
    2204:	00341800 	eorseq	r1, r4, r0, lsl #16
    2208:	0b3a0e03 	bleq	e85a1c <__Stack_Size+0xe8581c>
    220c:	1349053b 	movtne	r0, #38203	; 0x953b
    2210:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252	; 0xffffff04
    2214:	01000000 	mrseq	r0, (UNDEF: 0)
    2218:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    221c:	0e030b13 	vmoveq.32	d3[0], r0
    2220:	01110e1b 	tsteq	r1, fp, lsl lr
    2224:	06100112 			; <UNDEFINED> instruction: 0x06100112
    2228:	24020000 	strcs	r0, [r2], #-0
    222c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    2230:	000e030b 	andeq	r0, lr, fp, lsl #6
    2234:	00160300 	andseq	r0, r6, r0, lsl #6
    2238:	0b3a0e03 	bleq	e85a4c <__Stack_Size+0xe8584c>
    223c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2240:	24040000 	strcs	r0, [r4], #-0
    2244:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    2248:	0008030b 	andeq	r0, r8, fp, lsl #6
    224c:	00350500 	eorseq	r0, r5, r0, lsl #10
    2250:	00001349 	andeq	r1, r0, r9, asr #6
    2254:	0b010406 	bleq	43274 <__Stack_Size+0x43074>
    2258:	3b0b3a0b 	blcc	2d0a8c <__Stack_Size+0x2d088c>
    225c:	00130105 	andseq	r0, r3, r5, lsl #2
    2260:	00280700 	eoreq	r0, r8, r0, lsl #14
    2264:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    2268:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    226c:	1c080300 	stcne	3, cr0, [r8], {-0}
    2270:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    2274:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    2278:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    227c:	00001349 	andeq	r1, r0, r9, asr #6
    2280:	0b01130a 	bleq	46eb0 <__Stack_Size+0x46cb0>
    2284:	3b0b3a0b 	blcc	2d0ab8 <__Stack_Size+0x2d08b8>
    2288:	00130105 	andseq	r0, r3, r5, lsl #2
    228c:	000d0b00 	andeq	r0, sp, r0, lsl #22
    2290:	0b3a0803 	bleq	e842a4 <__Stack_Size+0xe840a4>
    2294:	1349053b 	movtne	r0, #38203	; 0x953b
    2298:	00000a38 	andeq	r0, r0, r8, lsr sl
    229c:	3f002e0c 	svccc	0x00002e0c
    22a0:	3a0e030c 	bcc	382ed8 <__Stack_Size+0x382cd8>
    22a4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    22a8:	1201110c 	andne	r1, r1, #12, 2
    22ac:	96064001 	strls	r4, [r6], -r1
    22b0:	00000c42 	andeq	r0, r0, r2, asr #24
    22b4:	3f012e0d 	svccc	0x00012e0d
    22b8:	3a0e030c 	bcc	382ef0 <__Stack_Size+0x382cf0>
    22bc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    22c0:	1201110c 	andne	r1, r1, #12, 2
    22c4:	97064001 	strls	r4, [r6, -r1]
    22c8:	13010c42 	movwne	r0, #7234	; 0x1c42
    22cc:	050e0000 	streq	r0, [lr, #-0]
    22d0:	3a0e0300 	bcc	382ed8 <__Stack_Size+0x382cd8>
    22d4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    22d8:	000a0213 	andeq	r0, sl, r3, lsl r2
    22dc:	00340f00 	eorseq	r0, r4, r0, lsl #30
    22e0:	0b3a0e03 	bleq	e85af4 <__Stack_Size+0xe858f4>
    22e4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    22e8:	00000a02 	andeq	r0, r0, r2, lsl #20
    22ec:	3f002e10 	svccc	0x00002e10
    22f0:	3a0e030c 	bcc	382f28 <__Stack_Size+0x382d28>
    22f4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    22f8:	1201110c 	andne	r1, r1, #12, 2
    22fc:	97064001 	strls	r4, [r6, -r1]
    2300:	00000c42 	andeq	r0, r0, r2, asr #24
    2304:	3f002e11 	svccc	0x00002e11
    2308:	3a0e030c 	bcc	382f40 <__Stack_Size+0x382d40>
    230c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2310:	1113490c 	tstne	r3, ip, lsl #18
    2314:	40011201 	andmi	r1, r1, r1, lsl #4
    2318:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    231c:	34120000 	ldrcc	r0, [r2], #-0
    2320:	3a0e0300 	bcc	382f28 <__Stack_Size+0x382d28>
    2324:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2328:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    232c:	0000000c 	andeq	r0, r0, ip
    2330:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    2334:	030b130e 	movweq	r1, #45838	; 0xb30e
    2338:	110e1b0e 	tstne	lr, lr, lsl #22
    233c:	10011201 	andne	r1, r1, r1, lsl #4
    2340:	02000006 	andeq	r0, r0, #6
    2344:	0b0b0024 	bleq	2c23dc <__Stack_Size+0x2c21dc>
    2348:	0e030b3e 	vmoveq.16	d3[0], r0
    234c:	16030000 	strne	r0, [r3], -r0
    2350:	3a0e0300 	bcc	382f58 <__Stack_Size+0x382d58>
    2354:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2358:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
    235c:	0b0b0024 	bleq	2c23f4 <__Stack_Size+0x2c21f4>
    2360:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    2364:	35050000 	strcc	r0, [r5, #-0]
    2368:	00134900 	andseq	r4, r3, r0, lsl #18
    236c:	00260600 	eoreq	r0, r6, r0, lsl #12
    2370:	00001349 	andeq	r1, r0, r9, asr #6
    2374:	0b011307 	bleq	46f98 <__Stack_Size+0x46d98>
    2378:	3b0b3a0b 	blcc	2d0bac <__Stack_Size+0x2d09ac>
    237c:	00130105 	andseq	r0, r3, r5, lsl #2
    2380:	000d0800 	andeq	r0, sp, r0, lsl #16
    2384:	0b3a0e03 	bleq	e85b98 <__Stack_Size+0xe85998>
    2388:	1349053b 	movtne	r0, #38203	; 0x953b
    238c:	00000a38 	andeq	r0, r0, r8, lsr sl
    2390:	03000d09 	movweq	r0, #3337	; 0xd09
    2394:	3b0b3a08 	blcc	2d0bbc <__Stack_Size+0x2d09bc>
    2398:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    239c:	0a00000a 	beq	23cc <__Stack_Size+0x21cc>
    23a0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    23a4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    23a8:	00001349 	andeq	r1, r0, r9, asr #6
    23ac:	0300160b 	movweq	r1, #1547	; 0x60b
    23b0:	3b0b3a08 	blcc	2d0bd8 <__Stack_Size+0x2d09d8>
    23b4:	00134905 	andseq	r4, r3, r5, lsl #18
    23b8:	002e0c00 	eoreq	r0, lr, r0, lsl #24
    23bc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    23c0:	0b3b0b3a 	bleq	ec50b0 <__Stack_Size+0xec4eb0>
    23c4:	01110c27 	tsteq	r1, r7, lsr #24
    23c8:	06400112 			; <UNDEFINED> instruction: 0x06400112
    23cc:	000c4296 	muleq	ip, r6, r2
    23d0:	012e0d00 	teqeq	lr, r0, lsl #26
    23d4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    23d8:	0b3b0b3a 	bleq	ec50c8 <__Stack_Size+0xec4ec8>
    23dc:	01110c27 	tsteq	r1, r7, lsr #24
    23e0:	06400112 			; <UNDEFINED> instruction: 0x06400112
    23e4:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    23e8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    23ec:	08030005 	stmdaeq	r3, {r0, r2}
    23f0:	0b3b0b3a 	bleq	ec50e0 <__Stack_Size+0xec4ee0>
    23f4:	0a021349 	beq	87120 <__Stack_Size+0x86f20>
    23f8:	340f0000 	strcc	r0, [pc], #-0	; 2400 <__Stack_Size+0x2200>
    23fc:	3a0e0300 	bcc	383004 <__Stack_Size+0x382e04>
    2400:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2404:	000a0213 	andeq	r0, sl, r3, lsl r2
    2408:	00341000 	eorseq	r1, r4, r0
    240c:	0b3a0e03 	bleq	e85c20 <__Stack_Size+0xe85a20>
    2410:	1349053b 	movtne	r0, #38203	; 0x953b
    2414:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252	; 0xffffff04
    2418:	34110000 	ldrcc	r0, [r1], #-0
    241c:	3a0e0300 	bcc	383024 <__Stack_Size+0x382e24>
    2420:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2424:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    2428:	0000000c 	andeq	r0, r0, ip
    242c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    2430:	030b130e 	movweq	r1, #45838	; 0xb30e
    2434:	110e1b0e 	tstne	lr, lr, lsl #22
    2438:	10011201 	andne	r1, r1, r1, lsl #4
    243c:	02000006 	andeq	r0, r0, #6
    2440:	0b0b0024 	bleq	2c24d8 <__Stack_Size+0x2c22d8>
    2444:	0e030b3e 	vmoveq.16	d3[0], r0
    2448:	16030000 	strne	r0, [r3], -r0
    244c:	3a0e0300 	bcc	383054 <__Stack_Size+0x382e54>
    2450:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2454:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
    2458:	0b0b0024 	bleq	2c24f0 <__Stack_Size+0x2c22f0>
    245c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    2460:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
    2464:	030c3f00 	movweq	r3, #52992	; 0xcf00
    2468:	3b0b3a0e 	blcc	2d0ca8 <__Stack_Size+0x2d0aa8>
    246c:	110c270b 	tstne	ip, fp, lsl #14
    2470:	40011201 	andmi	r1, r1, r1, lsl #4
    2474:	0c429606 	mcrreq	6, 0, r9, r2, cr6
    2478:	34060000 	strcc	r0, [r6], #-0
    247c:	3a0e0300 	bcc	383084 <__Stack_Size+0x382e84>
    2480:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2484:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    2488:	0700000c 	streq	r0, [r0, -ip]
    248c:	13490035 	movtne	r0, #36917	; 0x9035
    2490:	01000000 	mrseq	r0, (UNDEF: 0)
    2494:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    2498:	0e030b13 	vmoveq.32	d3[0], r0
    249c:	01110e1b 	tsteq	r1, fp, lsl lr
    24a0:	06100112 			; <UNDEFINED> instruction: 0x06100112
    24a4:	04020000 	streq	r0, [r2], #-0
    24a8:	0b0e0301 	bleq	3830b4 <__Stack_Size+0x382eb4>
    24ac:	3b0b3a0b 	blcc	2d0ce0 <__Stack_Size+0x2d0ae0>
    24b0:	0013010b 	andseq	r0, r3, fp, lsl #2
    24b4:	00280300 	eoreq	r0, r8, r0, lsl #6
    24b8:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    24bc:	24040000 	strcs	r0, [r4], #-0
    24c0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    24c4:	000e030b 	andeq	r0, lr, fp, lsl #6
    24c8:	00160500 	andseq	r0, r6, r0, lsl #10
    24cc:	0b3a0e03 	bleq	e85ce0 <__Stack_Size+0xe85ae0>
    24d0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    24d4:	24060000 	strcs	r0, [r6], #-0
    24d8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    24dc:	0008030b 	andeq	r0, r8, fp, lsl #6
    24e0:	00350700 	eorseq	r0, r5, r0, lsl #14
    24e4:	00001349 	andeq	r1, r0, r9, asr #6
    24e8:	03001608 	movweq	r1, #1544	; 0x608
    24ec:	3b0b3a08 	blcc	2d0d14 <__Stack_Size+0x2d0b14>
    24f0:	00134905 	andseq	r4, r3, r5, lsl #18
    24f4:	01040900 	tsteq	r4, r0, lsl #18
    24f8:	0b3a0b0b 	bleq	e8512c <__Stack_Size+0xe84f2c>
    24fc:	1301053b 	movwne	r0, #5435	; 0x153b
    2500:	280a0000 	stmdacs	sl, {}	; <UNPREDICTABLE>
    2504:	1c080300 	stcne	3, cr0, [r8], {-0}
    2508:	0b00000d 	bleq	2544 <__Stack_Size+0x2344>
    250c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    2510:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    2514:	00001349 	andeq	r1, r0, r9, asr #6
    2518:	0b01130c 	bleq	47150 <__Stack_Size+0x46f50>
    251c:	3b0b3a0b 	blcc	2d0d50 <__Stack_Size+0x2d0b50>
    2520:	00130105 	andseq	r0, r3, r5, lsl #2
    2524:	000d0d00 	andeq	r0, sp, r0, lsl #26
    2528:	0b3a0803 	bleq	e8453c <__Stack_Size+0xe8433c>
    252c:	1349053b 	movtne	r0, #38203	; 0x953b
    2530:	00000a38 	andeq	r0, r0, r8, lsr sl
    2534:	03000d0e 	movweq	r0, #3342	; 0xd0e
    2538:	3b0b3a0e 	blcc	2d0d78 <__Stack_Size+0x2d0b78>
    253c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    2540:	0f00000a 	svceq	0x0000000a
    2544:	0b0b0104 	bleq	2c295c <__Stack_Size+0x2c275c>
    2548:	0b3b0b3a 	bleq	ec5238 <__Stack_Size+0xec5038>
    254c:	00001301 	andeq	r1, r0, r1, lsl #6
    2550:	0b011310 	bleq	47198 <__Stack_Size+0x46f98>
    2554:	3b0b3a0b 	blcc	2d0d88 <__Stack_Size+0x2d0b88>
    2558:	0013010b 	andseq	r0, r3, fp, lsl #2
    255c:	000d1100 	andeq	r1, sp, r0, lsl #2
    2560:	0b3a0e03 	bleq	e85d74 <__Stack_Size+0xe85b74>
    2564:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2568:	00000a38 	andeq	r0, r0, r8, lsr sl
    256c:	0b000f12 	bleq	61bc <__Stack_Size+0x5fbc>
    2570:	1300000b 	movwne	r0, #11
    2574:	0b0b0117 	bleq	2c29d8 <__Stack_Size+0x2c27d8>
    2578:	0b3b0b3a 	bleq	ec5268 <__Stack_Size+0xec5068>
    257c:	00001301 	andeq	r1, r0, r1, lsl #6
    2580:	03000d14 	movweq	r0, #3348	; 0xd14
    2584:	3b0b3a0e 	blcc	2d0dc4 <__Stack_Size+0x2d0bc4>
    2588:	0013490b 	andseq	r4, r3, fp, lsl #18
    258c:	01011500 	tsteq	r1, r0, lsl #10
    2590:	13011349 	movwne	r1, #4937	; 0x1349
    2594:	21160000 	tstcs	r6, r0
    2598:	2f134900 	svccs	0x00134900
    259c:	1700000b 	strne	r0, [r0, -fp]
    25a0:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    25a4:	0b3a0b0b 	bleq	e851d8 <__Stack_Size+0xe84fd8>
    25a8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    25ac:	0d180000 	ldceq	0, cr0, [r8, #-0]
    25b0:	3a080300 	bcc	2031b8 <__Stack_Size+0x202fb8>
    25b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    25b8:	000a3813 	andeq	r3, sl, r3, lsl r8
    25bc:	000f1900 	andeq	r1, pc, r0, lsl #18
    25c0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    25c4:	131a0000 	tstne	sl, #0
    25c8:	0b0e0301 	bleq	3831d4 <__Stack_Size+0x382fd4>
    25cc:	3b0b3a05 	blcc	2d0de8 <__Stack_Size+0x2d0be8>
    25d0:	0013010b 	andseq	r0, r3, fp, lsl #2
    25d4:	00151b00 	andseq	r1, r5, r0, lsl #22
    25d8:	00000c27 	andeq	r0, r0, r7, lsr #24
    25dc:	0301131c 	movweq	r1, #4892	; 0x131c
    25e0:	3a0b0b0e 	bcc	2c5220 <__Stack_Size+0x2c5020>
    25e4:	01053b0b 	tsteq	r5, fp, lsl #22
    25e8:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    25ec:	0c270115 	stfeqs	f0, [r7], #-84	; 0xffffffac
    25f0:	13011349 	movwne	r1, #4937	; 0x1349
    25f4:	051e0000 	ldreq	r0, [lr, #-0]
    25f8:	00134900 	andseq	r4, r3, r0, lsl #18
    25fc:	00261f00 	eoreq	r1, r6, r0, lsl #30
    2600:	00001349 	andeq	r1, r0, r9, asr #6
    2604:	27011520 	strcs	r1, [r1, -r0, lsr #10]
    2608:	0013010c 	andseq	r0, r3, ip, lsl #2
    260c:	012e2100 	teqeq	lr, r0, lsl #2
    2610:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2614:	0b3b0b3a 	bleq	ec5304 <__Stack_Size+0xec5104>
    2618:	13490c27 	movtne	r0, #39975	; 0x9c27
    261c:	01120111 	tsteq	r2, r1, lsl r1
    2620:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
    2624:	0013010c 	andseq	r0, r3, ip, lsl #2
    2628:	00052200 	andeq	r2, r5, r0, lsl #4
    262c:	0b3a0803 	bleq	e84640 <__Stack_Size+0xe84440>
    2630:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2634:	00000a02 	andeq	r0, r0, r2, lsl #20
    2638:	3f012e23 	svccc	0x00012e23
    263c:	3a0e030c 	bcc	383274 <__Stack_Size+0x383074>
    2640:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2644:	1201110c 	andne	r1, r1, #12, 2
    2648:	96064001 	strls	r4, [r6], -r1
    264c:	13010c42 	movwne	r0, #7234	; 0x1c42
    2650:	05240000 	streq	r0, [r4, #-0]!
    2654:	3a0e0300 	bcc	38325c <__Stack_Size+0x38305c>
    2658:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    265c:	000a0213 	andeq	r0, sl, r3, lsl r2
    2660:	00342500 	eorseq	r2, r4, r0, lsl #10
    2664:	0b3a0e03 	bleq	e85e78 <__Stack_Size+0xe85c78>
    2668:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    266c:	00000a02 	andeq	r0, r0, r2, lsl #20
    2670:	03003426 	movweq	r3, #1062	; 0x426
    2674:	3b0b3a08 	blcc	2d0e9c <__Stack_Size+0x2d0c9c>
    2678:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    267c:	2700000a 	strcs	r0, [r0, -sl]
    2680:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2684:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    2688:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 256c <__Stack_Size+0x236c>
    268c:	00000c3c 	andeq	r0, r0, ip, lsr ip
    2690:	03003428 	movweq	r3, #1064	; 0x428
    2694:	3b0b3a0e 	blcc	2d0ed4 <__Stack_Size+0x2d0cd4>
    2698:	3f13490b 	svccc	0x0013490b
    269c:	000a020c 	andeq	r0, sl, ip, lsl #4
    26a0:	11010000 	mrsne	r0, (UNDEF: 1)
    26a4:	130e2501 	movwne	r2, #58625	; 0xe501
    26a8:	1b0e030b 	blne	3832dc <__Stack_Size+0x3830dc>
    26ac:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    26b0:	00061001 	andeq	r1, r6, r1
    26b4:	00240200 	eoreq	r0, r4, r0, lsl #4
    26b8:	0b3e0b0b 	bleq	f852ec <__Stack_Size+0xf850ec>
    26bc:	00000e03 	andeq	r0, r0, r3, lsl #28
    26c0:	03001603 	movweq	r1, #1539	; 0x603
    26c4:	3b0b3a0e 	blcc	2d0f04 <__Stack_Size+0x2d0d04>
    26c8:	0013490b 	andseq	r4, r3, fp, lsl #18
    26cc:	00240400 	eoreq	r0, r4, r0, lsl #8
    26d0:	0b3e0b0b 	bleq	f85304 <__Stack_Size+0xf85104>
    26d4:	00000803 	andeq	r0, r0, r3, lsl #16
    26d8:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    26dc:	06000013 			; <UNDEFINED> instruction: 0x06000013
    26e0:	0b0b0113 	bleq	2c2b34 <__Stack_Size+0x2c2934>
    26e4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    26e8:	00001301 	andeq	r1, r0, r1, lsl #6
    26ec:	03000d07 	movweq	r0, #3335	; 0xd07
    26f0:	3b0b3a08 	blcc	2d0f18 <__Stack_Size+0x2d0d18>
    26f4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    26f8:	0800000a 	stmdaeq	r0, {r1, r3}
    26fc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    2700:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    2704:	0a381349 	beq	e07430 <__Stack_Size+0xe07230>
    2708:	16090000 	strne	r0, [r9], -r0
    270c:	3a0e0300 	bcc	383314 <__Stack_Size+0x383114>
    2710:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2714:	0a000013 	beq	2768 <__Stack_Size+0x2568>
    2718:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 2668 <__Stack_Size+0x2468>
    271c:	0b3a0e03 	bleq	e85f30 <__Stack_Size+0xe85d30>
    2720:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    2724:	01111349 	tsteq	r1, r9, asr #6
    2728:	06400112 			; <UNDEFINED> instruction: 0x06400112
    272c:	000c4296 	muleq	ip, r6, r2
    2730:	00340b00 	eorseq	r0, r4, r0, lsl #22
    2734:	0b3a0e03 	bleq	e85f48 <__Stack_Size+0xe85d48>
    2738:	1349053b 	movtne	r0, #38203	; 0x953b
    273c:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252	; 0xffffff04
    2740:	01000000 	mrseq	r0, (UNDEF: 0)
    2744:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    2748:	0e030b13 	vmoveq.32	d3[0], r0
    274c:	01110e1b 	tsteq	r1, fp, lsl lr
    2750:	06100112 			; <UNDEFINED> instruction: 0x06100112
    2754:	24020000 	strcs	r0, [r2], #-0
    2758:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    275c:	000e030b 	andeq	r0, lr, fp, lsl #6
    2760:	00240300 	eoreq	r0, r4, r0, lsl #6
    2764:	0b3e0b0b 	bleq	f85398 <__Stack_Size+0xf85198>
    2768:	00000803 	andeq	r0, r0, r3, lsl #16
    276c:	3f002e04 	svccc	0x00002e04
    2770:	3a0e030c 	bcc	3833a8 <__Stack_Size+0x3831a8>
    2774:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2778:	1201110c 	andne	r1, r1, #12, 2
    277c:	97064001 	strls	r4, [r6, -r1]
    2780:	00000c42 	andeq	r0, r0, r2, asr #24
    2784:	03003405 	movweq	r3, #1029	; 0x405
    2788:	3b0b3a0e 	blcc	2d0fc8 <__Stack_Size+0x2d0dc8>
    278c:	3f134905 	svccc	0x00134905
    2790:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    2794:	00350600 	eorseq	r0, r5, r0, lsl #12
    2798:	00001349 	andeq	r1, r0, r9, asr #6
    279c:	01110100 	tsteq	r1, r0, lsl #2
    27a0:	0b130e25 	bleq	4c603c <__Stack_Size+0x4c5e3c>
    27a4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    27a8:	01120111 	tsteq	r2, r1, lsl r1
    27ac:	00000610 	andeq	r0, r0, r0, lsl r6
    27b0:	0b002402 	bleq	b7c0 <__Stack_Size+0xb5c0>
    27b4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    27b8:	0300000e 	movweq	r0, #14
    27bc:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    27c0:	0b3b0b3a 	bleq	ec54b0 <__Stack_Size+0xec52b0>
    27c4:	00001349 	andeq	r1, r0, r9, asr #6
    27c8:	0b002404 	bleq	b7e0 <__Stack_Size+0xb5e0>
    27cc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    27d0:	05000008 	streq	r0, [r0, #-8]
    27d4:	13490035 	movtne	r0, #36917	; 0x9035
    27d8:	13060000 	movwne	r0, #24576	; 0x6000
    27dc:	3a0b0b01 	bcc	2c53e8 <__Stack_Size+0x2c51e8>
    27e0:	010b3b0b 	tsteq	fp, fp, lsl #22
    27e4:	07000013 	smladeq	r0, r3, r0, r0
    27e8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    27ec:	0b3b0b3a 	bleq	ec54dc <__Stack_Size+0xec52dc>
    27f0:	0a381349 	beq	e0751c <__Stack_Size+0xe0731c>
    27f4:	0d080000 	stceq	0, cr0, [r8, #-0]
    27f8:	3a080300 	bcc	203400 <__Stack_Size+0x203200>
    27fc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2800:	000a3813 	andeq	r3, sl, r3, lsl r8
    2804:	00260900 	eoreq	r0, r6, r0, lsl #18
    2808:	00001349 	andeq	r1, r0, r9, asr #6
    280c:	4901010a 	stmdbmi	r1, {r1, r3, r8}
    2810:	00130113 	andseq	r0, r3, r3, lsl r1
    2814:	00210b00 	eoreq	r0, r1, r0, lsl #22
    2818:	0b2f1349 	bleq	bc7544 <__Stack_Size+0xbc7344>
    281c:	040c0000 	streq	r0, [ip], #-0
    2820:	3a0b0b01 	bcc	2c542c <__Stack_Size+0x2c522c>
    2824:	01053b0b 	tsteq	r5, fp, lsl #22
    2828:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    282c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    2830:	00000d1c 	andeq	r0, r0, ip, lsl sp
    2834:	0300280e 	movweq	r2, #2062	; 0x80e
    2838:	000d1c08 	andeq	r1, sp, r8, lsl #24
    283c:	01130f00 	tsteq	r3, r0, lsl #30
    2840:	0b3a0b0b 	bleq	e85474 <__Stack_Size+0xe85274>
    2844:	1301053b 	movwne	r0, #5435	; 0x153b
    2848:	0d100000 	ldceq	0, cr0, [r0, #-0]
    284c:	3a080300 	bcc	203454 <__Stack_Size+0x203254>
    2850:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2854:	000a3813 	andeq	r3, sl, r3, lsl r8
    2858:	000d1100 	andeq	r1, sp, r0, lsl #2
    285c:	0b3a0e03 	bleq	e86070 <__Stack_Size+0xe85e70>
    2860:	1349053b 	movtne	r0, #38203	; 0x953b
    2864:	00000a38 	andeq	r0, r0, r8, lsr sl
    2868:	03001612 	movweq	r1, #1554	; 0x612
    286c:	3b0b3a0e 	blcc	2d10ac <__Stack_Size+0x2d0eac>
    2870:	00134905 	andseq	r4, r3, r5, lsl #18
    2874:	002e1300 	eoreq	r1, lr, r0, lsl #6
    2878:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    287c:	0b3b0b3a 	bleq	ec556c <__Stack_Size+0xec536c>
    2880:	01110c27 	tsteq	r1, r7, lsr #24
    2884:	06400112 			; <UNDEFINED> instruction: 0x06400112
    2888:	000c4296 	muleq	ip, r6, r2
    288c:	012e1400 	teqeq	lr, r0, lsl #8
    2890:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2894:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    2898:	01110c27 	tsteq	r1, r7, lsr #24
    289c:	06400112 			; <UNDEFINED> instruction: 0x06400112
    28a0:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    28a4:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
    28a8:	08030034 	stmdaeq	r3, {r2, r4, r5}
    28ac:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    28b0:	0a021349 	beq	875dc <__Stack_Size+0x873dc>
    28b4:	34160000 	ldrcc	r0, [r6], #-0
    28b8:	3a0e0300 	bcc	3834c0 <__Stack_Size+0x3832c0>
    28bc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    28c0:	000a0213 	andeq	r0, sl, r3, lsl r2
    28c4:	002e1700 	eoreq	r1, lr, r0, lsl #14
    28c8:	0b3a0e03 	bleq	e860dc <__Stack_Size+0xe85edc>
    28cc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    28d0:	01120111 	tsteq	r2, r1, lsl r1
    28d4:	42960640 	addsmi	r0, r6, #64, 12	; 0x4000000
    28d8:	1800000c 	stmdane	r0, {r2, r3}
    28dc:	0e03012e 	adfeqsp	f0, f3, #0.5
    28e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    28e4:	01110c27 	tsteq	r1, r7, lsr #24
    28e8:	06400112 			; <UNDEFINED> instruction: 0x06400112
    28ec:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    28f0:	19000013 	stmdbne	r0, {r0, r1, r4}
    28f4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    28f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    28fc:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 27e0 <__Stack_Size+0x25e0>
    2900:	00000c3c 	andeq	r0, r0, ip, lsr ip
    2904:	0300341a 	movweq	r3, #1050	; 0x41a
    2908:	3b0b3a0e 	blcc	2d1148 <__Stack_Size+0x2d0f48>
    290c:	3f13490b 	svccc	0x0013490b
    2910:	000a020c 	andeq	r0, sl, ip, lsl #4
    2914:	11010000 	mrsne	r0, (UNDEF: 1)
    2918:	55061000 	strpl	r1, [r6, #-0]
    291c:	1b080306 	blne	20353c <__Stack_Size+0x20333c>
    2920:	13082508 	movwne	r2, #34056	; 0x8508
    2924:	00000005 	andeq	r0, r0, r5

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	0000012e 	andeq	r0, r0, lr, lsr #2
       4:	008d0002 	addeq	r0, sp, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
      1c:	524f435c 	subpl	r4, pc, #92, 6	; 0x70000001
      20:	3a630045 	bcc	18c013c <__Stack_Size+0x18bff3c>
      24:	6f6f745c 	svcvs	0x006f745c
      28:	615c736c 	cmpvs	ip, ip, ror #6
      2c:	30326d72 	eorscc	r6, r2, r2, ror sp
      30:	302e3331 	eorcc	r3, lr, r1, lsr r3
      34:	69625c35 	stmdbvs	r2!, {r0, r2, r4, r5, sl, fp, ip, lr}^
      38:	2e2e5c6e 	cdpcs	12, 2, cr5, cr14, cr14, {3}
      3c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
      40:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
      44:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
      48:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
      4c:	61652d65 	cmnvs	r5, r5, ror #26
      50:	342f6962 	strtcc	r6, [pc], #-2402	; 58 <_Minimum_Stack_Size-0xa8>
      54:	332e372e 	teqcc	lr, #12058624	; 0xb80000
      58:	2f2e2e2f 	svccs	0x002e2e2f
      5c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      60:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      64:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
      68:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
      6c:	61652d65 	cmnvs	r5, r5, ror #26
      70:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
      74:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
      78:	00006564 	andeq	r6, r0, r4, ror #10
      7c:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
      80:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
      84:	0100632e 	tsteq	r0, lr, lsr #6
      88:	74730000 	ldrbtvc	r0, [r3], #-0
      8c:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
      90:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
      94:	00000000 	andeq	r0, r0, r0
      98:	01e40205 	mvneq	r0, r5, lsl #4
      9c:	bb030800 	bllt	c20a4 <__Stack_Size+0xc1ea4>
      a0:	30130103 	andscc	r0, r3, r3, lsl #2
      a4:	0c03214d 	stfeqs	f2, [r3], {77}	; 0x4d
      a8:	033e2120 	teqeq	lr, #32, 2
      ac:	3013010c 	andscc	r0, r3, ip, lsl #2
      b0:	0c03214d 	stfeqs	f2, [r3], {77}	; 0x4d
      b4:	033e2120 	teqeq	lr, #32, 2
      b8:	3e3d010a 	rsfcce	f0, f5, #2.0
      bc:	0a03213d 	beq	c85b8 <__Stack_Size+0xc83b8>
      c0:	033d4b66 	teqeq	sp, #104448	; 0x19800
      c4:	3e3d580a 	cdpcc	8, 3, cr5, cr13, cr10, {0}
      c8:	0a03213d 	beq	c85c4 <__Stack_Size+0xc83c4>
      cc:	033d4b66 	teqeq	sp, #104448	; 0x19800
      d0:	3e3d580a 	cdpcc	8, 3, cr5, cr13, cr10, {0}
      d4:	0a03213d 	beq	c85d0 <__Stack_Size+0xc83d0>
      d8:	033d4b66 	teqeq	sp, #104448	; 0x19800
      dc:	3e3d580a 	cdpcc	8, 3, cr5, cr13, cr10, {0}
      e0:	0a03213d 	beq	c85dc <__Stack_Size+0xc83dc>
      e4:	033d4b66 	teqeq	sp, #104448	; 0x19800
      e8:	3e4b580c 	cdpcc	8, 4, cr5, cr11, cr12, {0}
      ec:	0b03213d 	bleq	c85e8 <__Stack_Size+0xc83e8>
      f0:	3d3e5974 	ldccc	9, cr5, [lr, #-464]!	; 0xfffffe30
      f4:	660b0321 	strvs	r0, [fp], -r1, lsr #6
      f8:	213d3e59 	teqcs	sp, r9, asr lr
      fc:	4b660b03 	blmi	1982d10 <__Stack_Size+0x1982b10>
     100:	03214b3e 	teqeq	r1, #63488	; 0xf800
     104:	3e4b660b 	cdpcc	6, 4, cr6, cr11, cr11, {0}
     108:	0b03214b 	bleq	c863c <__Stack_Size+0xc843c>
     10c:	4b3e4b66 	blmi	f92eac <__Stack_Size+0xf92cac>
     110:	660b0321 	strvs	r0, [fp], -r1, lsr #6
     114:	214b3e4b 	cmpcs	fp, fp, asr #28
     118:	67660c03 	strbvs	r0, [r6, -r3, lsl #24]!
     11c:	0321593e 	teqeq	r1, #1015808	; 0xf8000
     120:	3e67740c 	cdpcc	4, 6, cr7, cr7, cr12, {0}
     124:	0c032159 	stfeqs	f2, [r3], {89}	; 0x59
     128:	593e5974 	ldmdbpl	lr!, {r2, r4, r5, r6, r8, fp, ip, lr}
     12c:	00060221 	andeq	r0, r6, r1, lsr #4
     130:	00fe0101 	rscseq	r0, lr, r1, lsl #2
     134:	00020000 	andeq	r0, r2, r0
     138:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     13c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     140:	0101000d 	tsteq	r1, sp
     144:	00000101 	andeq	r0, r0, r1, lsl #2
     148:	00000100 	andeq	r0, r0, r0, lsl #2
     14c:	485c2e01 	ldmdami	ip, {r0, r9, sl, fp, sp}^
     150:	57445241 	strbpl	r5, [r4, -r1, asr #4]
     154:	5c455241 	sfmpl	f5, 2, [r5], {65}	; 0x41
     158:	0044454c 	subeq	r4, r4, ip, asr #10
     15c:	745c3a63 	ldrbvc	r3, [ip], #-2659	; 0xfffff59d
     160:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
     164:	6d72615c 	ldfvse	f6, [r2, #-368]!	; 0xfffffe90
     168:	33313032 	teqcc	r1, #50	; 0x32
     16c:	5c35302e 	ldcpl	0, cr3, [r5], #-184	; 0xffffff48
     170:	5c6e6962 	stclpl	9, cr6, [lr], #-392	; 0xfffffe78
     174:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; c4 <_Minimum_Stack_Size-0x3c>
     178:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
     17c:	612f6363 	teqvs	pc, r3, ror #6
     180:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     184:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     188:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     18c:	372e342f 	strcc	r3, [lr, -pc, lsr #8]!
     190:	2e2f332e 	cdpcs	3, 2, cr3, cr15, cr14, {1}
     194:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
     198:	2f2e2e2f 	svccs	0x002e2e2f
     19c:	612f2e2e 	teqvs	pc, lr, lsr #28
     1a0:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     1a4:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     1a8:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     1ac:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     1b0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     1b4:	45535500 	ldrbmi	r5, [r3, #-1280]	; 0xfffffb00
     1b8:	54530052 	ldrbpl	r0, [r3], #-82	; 0xffffffae
     1bc:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
     1c0:	5f783031 	svcpl	0x00783031
     1c4:	694c5746 	stmdbvs	ip, {r1, r2, r6, r8, r9, sl, ip, lr}^
     1c8:	6e695c62 	cdpvs	12, 6, cr5, cr9, cr2, {3}
     1cc:	4f430063 	svcmi	0x00430063
     1d0:	00004552 	andeq	r4, r0, r2, asr r5
     1d4:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
     1d8:	00010063 	andeq	r0, r1, r3, rrx
     1dc:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
     1e0:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
     1e4:	00020068 	andeq	r0, r2, r8, rrx
     1e8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     1ec:	31663233 	cmncc	r6, r3, lsr r2
     1f0:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
     1f4:	00000300 	andeq	r0, r0, r0, lsl #6
     1f8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     1fc:	30316632 	eorscc	r6, r1, r2, lsr r6
     200:	70675f78 	rsbvc	r5, r7, r8, ror pc
     204:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     208:	00000400 	andeq	r0, r0, r0, lsl #8
     20c:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
     210:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
     214:	0500682e 	streq	r6, [r0, #-2094]	; 0xfffff7d2
     218:	00000000 	andeq	r0, r0, r0
     21c:	04700205 	ldrbteq	r0, [r0], #-517	; 0xfffffdfb
     220:	12030800 	andne	r0, r3, #0, 16
     224:	3d684001 	stclcc	0, cr4, [r8, #-4]!
     228:	5a673d3d 	bpl	19cf724 <__Stack_Size+0x19cf524>
     22c:	0259673d 	subseq	r6, r9, #15990784	; 0xf40000
     230:	01010009 	tsteq	r1, r9
     234:	0000011b 	andeq	r0, r0, fp, lsl r1
     238:	00dd0002 	sbcseq	r0, sp, r2
     23c:	01020000 	mrseq	r0, (UNDEF: 2)
     240:	000d0efb 	strdeq	r0, [sp], -fp
     244:	01010101 	tsteq	r1, r1, lsl #2
     248:	01000000 	mrseq	r0, (UNDEF: 0)
     24c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
     250:	4d54535c 	ldclmi	3, cr5, [r4, #-368]	; 0xfffffe90
     254:	31463233 	cmpcc	r6, r3, lsr r2
     258:	465f7830 			; <UNDEFINED> instruction: 0x465f7830
     25c:	62694c57 	rsbvs	r4, r9, #22272	; 0x5700
     260:	6372735c 	cmnvs	r2, #92, 6	; 0x70000001
     264:	5c3a6300 	ldcpl	3, cr6, [sl], #-0
     268:	6c6f6f74 	stclvs	15, cr6, [pc], #-464	; a0 <_Minimum_Stack_Size-0x60>
     26c:	72615c73 	rsbvc	r5, r1, #29440	; 0x7300
     270:	3130326d 	teqcc	r0, sp, ror #4
     274:	35302e33 	ldrcc	r2, [r0, #-3635]!	; 0xfffff1cd
     278:	6e69625c 	mcrvs	2, 3, r6, cr9, cr12, {2}
     27c:	2f2e2e5c 	svccs	0x002e2e5c
     280:	2f62696c 	svccs	0x0062696c
     284:	2f636367 	svccs	0x00636367
     288:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     28c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     290:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     294:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
     298:	2f332e37 	svccs	0x00332e37
     29c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
     2a0:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
     2a4:	2f2e2e2f 	svccs	0x002e2e2f
     2a8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     2ac:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     2b0:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     2b4:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     2b8:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     2bc:	4f430065 	svcmi	0x00430065
     2c0:	55004552 	strpl	r4, [r0, #-1362]	; 0xfffffaae
     2c4:	00524553 	subseq	r4, r2, r3, asr r5
     2c8:	334d5453 	movtcc	r5, #54355	; 0xd453
     2cc:	30314632 	eorscc	r4, r1, r2, lsr r6
     2d0:	57465f78 	smlsldxpl	r5, r6, r8, pc	; <UNPREDICTABLE>
     2d4:	5c62694c 	stclpl	9, cr6, [r2], #-304	; 0xfffffed0
     2d8:	00636e69 	rsbeq	r6, r3, r9, ror #28
     2dc:	73696d00 	cmnvc	r9, #0, 26
     2e0:	00632e63 	rsbeq	r2, r3, r3, ror #28
     2e4:	73000001 	movwvc	r0, #1
     2e8:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
     2ec:	00682e74 	rsbeq	r2, r8, r4, ror lr
     2f0:	63000002 	movwvs	r0, #2
     2f4:	5f65726f 	svcpl	0x0065726f
     2f8:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
     2fc:	00030068 	andeq	r0, r3, r8, rrx
     300:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     304:	31663233 	cmncc	r6, r3, lsr r2
     308:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
     30c:	00000400 	andeq	r0, r0, r0, lsl #8
     310:	6373696d 	cmnvs	r3, #1785856	; 0x1b4000
     314:	0500682e 	streq	r6, [r0, #-2094]	; 0xfffff7d2
     318:	00000000 	andeq	r0, r0, r0
     31c:	04d80205 	ldrbeq	r0, [r8], #517	; 0x205
     320:	e0030800 	and	r0, r3, r0, lsl #16
     324:	754f0100 	strbvc	r0, [pc, #-256]	; 22c <__Stack_Size+0x2c>
     328:	4b740a03 	blmi	1d02b3c <__Stack_Size+0x1d0293c>
     32c:	4b914d97 	blmi	fe453990 <BootRAM+0xc644131>
     330:	4c83755a 	cfstr32mi	mvfx7, [r3], {90}	; 0x5a
     334:	42816785 	addmi	r6, r1, #34865152	; 0x2140000
     338:	034d8167 	movteq	r8, #53607	; 0xd167
     33c:	915d900d 	cmpls	sp, sp
     340:	79820d03 	stmibvc	r2, {r0, r1, r8, sl, fp}
     344:	0384783e 	orreq	r7, r4, #4063232	; 0x3e0000
     348:	3e4d740b 	cdpcc	4, 4, cr7, cr13, cr11, {0}
     34c:	08026878 	stmdaeq	r2, {r3, r4, r5, r6, fp, sp, lr}
     350:	55010100 	strpl	r0, [r1, #-256]	; 0xffffff00
     354:	02000002 	andeq	r0, r0, #2
     358:	0000ef00 	andeq	lr, r0, r0, lsl #30
     35c:	fb010200 	blx	40b66 <__Stack_Size+0x40966>
     360:	01000d0e 	tsteq	r0, lr, lsl #26
     364:	00010101 	andeq	r0, r1, r1, lsl #2
     368:	00010000 	andeq	r0, r1, r0
     36c:	5c2e0100 	stfpls	f0, [lr], #-0
     370:	334d5453 	movtcc	r5, #54355	; 0xd453
     374:	30314632 	eorscc	r4, r1, r2, lsr r6
     378:	57465f78 	smlsldxpl	r5, r6, r8, pc	; <UNPREDICTABLE>
     37c:	5c62694c 	stclpl	9, cr6, [r2], #-304	; 0xfffffed0
     380:	00637273 	rsbeq	r7, r3, r3, ror r2
     384:	745c3a63 	ldrbvc	r3, [ip], #-2659	; 0xfffff59d
     388:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
     38c:	6d72615c 	ldfvse	f6, [r2, #-368]!	; 0xfffffe90
     390:	33313032 	teqcc	r1, #50	; 0x32
     394:	5c35302e 	ldcpl	0, cr3, [r5], #-184	; 0xffffff48
     398:	5c6e6962 	stclpl	9, cr6, [lr], #-392	; 0xfffffe78
     39c:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 2ec <__Stack_Size+0xec>
     3a0:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
     3a4:	612f6363 	teqvs	pc, r3, ror #6
     3a8:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     3ac:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     3b0:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     3b4:	372e342f 	strcc	r3, [lr, -pc, lsr #8]!
     3b8:	2e2f332e 	cdpcs	3, 2, cr3, cr15, cr14, {1}
     3bc:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
     3c0:	2f2e2e2f 	svccs	0x002e2e2f
     3c4:	612f2e2e 	teqvs	pc, lr, lsr #28
     3c8:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     3cc:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     3d0:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     3d4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     3d8:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     3dc:	45535500 	ldrbmi	r5, [r3, #-1280]	; 0xfffffb00
     3e0:	54530052 	ldrbpl	r0, [r3], #-82	; 0xffffffae
     3e4:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
     3e8:	5f783031 	svcpl	0x00783031
     3ec:	694c5746 	stmdbvs	ip, {r1, r2, r6, r8, r9, sl, ip, lr}^
     3f0:	6e695c62 	cdpvs	12, 6, cr5, cr9, cr2, {3}
     3f4:	4f430063 	svcmi	0x00430063
     3f8:	00004552 	andeq	r4, r0, r2, asr r5
     3fc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     400:	30316632 	eorscc	r6, r1, r2, lsr r6
     404:	64615f78 	strbtvs	r5, [r1], #-3960	; 0xfffff088
     408:	00632e63 	rsbeq	r2, r3, r3, ror #28
     40c:	73000001 	movwvc	r0, #1
     410:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
     414:	00682e74 	rsbeq	r2, r8, r4, ror lr
     418:	73000002 	movwvc	r0, #2
     41c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     420:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     424:	0300682e 	movweq	r6, #2094	; 0x82e
     428:	74730000 	ldrbtvc	r0, [r3], #-0
     42c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     430:	5f783031 	svcpl	0x00783031
     434:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
     438:	00040068 	andeq	r0, r4, r8, rrx
     43c:	726f6300 	rsbvc	r6, pc, #0, 6
     440:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
     444:	00682e33 	rsbeq	r2, r8, r3, lsr lr
     448:	00000005 	andeq	r0, r0, r5
     44c:	74020500 	strvc	r0, [r2], #-1280	; 0xfffffb00
     450:	03080006 	movweq	r0, #32774	; 0x8006
     454:	4e0101b3 	mcrmi	1, 0, r0, cr1, cr3, {5}
     458:	4d76684d 	ldclmi	8, cr6, [r6, #-308]!	; 0xfffffecc
     45c:	684d7868 	stmdavs	sp, {r3, r5, r6, fp, ip, sp, lr}^
     460:	9e0b0369 	cdpls	3, 0, cr0, cr11, cr9, {3}
     464:	0c033d59 	stceq	13, cr3, [r3], {89}	; 0x59
     468:	a06a3e3c 	rsbge	r3, sl, ip, lsr lr
     46c:	594f3e40 	stmdbpl	pc, {r6, r9, sl, fp, ip, sp}^	; <UNPREDICTABLE>
     470:	3e404d49 	cdpcc	13, 4, cr4, cr0, cr9, {2}
     474:	3d68834d 	stclcc	3, cr8, [r8, #-308]!	; 0xfffffecc
     478:	4c4c4d8a 	mcrrmi	13, 8, r4, ip, cr10
     47c:	4b4c4c4c 	blmi	13135b4 <__Stack_Size+0x13133b4>
     480:	6a660a03 	bvs	1982c94 <__Stack_Size+0x1982a94>
     484:	0368793f 	cmneq	r8, #1032192	; 0xfc000
     488:	3f6a660b 	svccc	0x006a660b
     48c:	0f036879 	svceq	0x00036879
     490:	2f428366 	svccs	0x00428366
     494:	6084793f 	addvs	r7, r4, pc, lsr r9
     498:	4b6e674e 	blmi	1b9a1d8 <__Stack_Size+0x1b99fd8>
     49c:	3f4f6940 	svccc	0x004f6940
     4a0:	674e7c21 	strbvs	r7, [lr, -r1, lsr #24]
     4a4:	69404b6e 	stmdbvs	r0, {r1, r2, r3, r5, r6, r8, r9, fp, lr}^
     4a8:	03213f4f 	teqeq	r1, #316	; 0x13c
     4ac:	406a740a 	rsbmi	r7, sl, sl, lsl #8
     4b0:	4b6e687a 	blmi	1b9a6a0 <__Stack_Size+0x1b9a4a0>
     4b4:	3f4f6940 	svccc	0x004f6940
     4b8:	740b0321 	strvc	r0, [fp], #-801	; 0xfffffcdf
     4bc:	3e413d67 	cdpcc	13, 4, cr3, cr1, cr7, {3}
     4c0:	3d684b4c 	vstmdbcc	r8!, {d20-<overflow reg d57>}
     4c4:	6a660c03 	bvs	19834d8 <__Stack_Size+0x19832d8>
     4c8:	0368793f 	cmneq	r8, #1032192	; 0xfc000
     4cc:	6d756628 	ldclvs	6, cr6, [r5, #-160]!	; 0xffffff60
     4d0:	68bc3e3f 	ldmvs	ip!, {r0, r1, r2, r3, r4, r5, r9, sl, fp, ip, sp}
     4d4:	3e4f4cae 	cdpcc	12, 4, cr4, cr15, cr14, {5}
     4d8:	4c9268a0 	ldcmi	8, cr6, [r2], {160}	; 0xa0
     4dc:	bc3e3f3f 	ldclt	15, cr3, [lr], #-252	; 0xffffff04
     4e0:	4d4cae68 	stclmi	14, cr10, [ip, #-416]	; 0xfffffe60
     4e4:	68bc3e3f 	ldmvs	ip!, {r0, r1, r2, r3, r4, r5, r9, sl, fp, ip, sp}
     4e8:	3e504cae 	cdpcc	12, 5, cr4, cr0, cr14, {5}
     4ec:	4cae68bc 	stcmi	8, cr6, [lr], #752	; 0x2f0
     4f0:	660a033e 			; <UNDEFINED> instruction: 0x660a033e
     4f4:	68793f6a 	ldmdavs	r9!, {r1, r3, r5, r6, r8, r9, sl, fp, ip, sp}^
     4f8:	7b3d4e6e 	blvc	f53eb8 <__Stack_Size+0xf53cb8>
     4fc:	0b032f30 	bleq	cc1c4 <__Stack_Size+0xcbfc4>
     500:	793f6a66 	ldmdbvc	pc!, {r1, r2, r5, r6, r9, fp, sp, lr}	; <UNPREDICTABLE>
     504:	660c0368 	strvs	r0, [ip], -r8, ror #6
     508:	68793f6a 	ldmdavs	r9!, {r1, r3, r5, r6, r8, r9, sl, fp, ip, sp}^
     50c:	59661903 	stmdbpl	r6!, {r0, r1, r8, fp, ip}^
     510:	4c4c3e41 	mcrrmi	14, 4, r3, ip, cr1
     514:	660c033d 			; <UNDEFINED> instruction: 0x660c033d
     518:	68793f6a 	ldmdavs	r9!, {r1, r3, r5, r6, r8, r9, sl, fp, ip, sp}^
     51c:	6a660b03 	bvs	1983130 <__Stack_Size+0x1982f30>
     520:	6e687a40 	vnmulvs.f32	s15, s16, s0
     524:	4f69404b 	svcmi	0x0069404b
     528:	2803213f 	stmdacs	r3, {r0, r1, r2, r3, r4, r5, r8, sp}
     52c:	3f977574 	svccc	0x00977574
     530:	ae68bc3e 	mcrge	12, 3, fp, cr8, cr14, {1}
     534:	a03e4f4c 	eorsge	r4, lr, ip, asr #30
     538:	404c9268 	submi	r9, ip, r8, ror #4
     53c:	4c08683e 	stcmi	8, cr6, [r8], {62}	; 0x3e
     540:	4c3e0868 	ldcmi	8, cr0, [lr], #-416	; 0xfffffe60
     544:	580a033d 	stmdapl	sl, {r0, r2, r3, r4, r5, r8, r9}
     548:	3e423d67 	cdpcc	13, 4, cr3, cr2, cr7, {3}
     54c:	3d684b4c 	vstmdbcc	r8!, {d20-<overflow reg d57>}
     550:	83661003 	cmnhi	r6, #3
     554:	3d4d2f43 	stclcc	15, cr2, [sp, #-268]	; 0xfffffef4
     558:	67660e03 	strbvs	r0, [r6, -r3, lsl #28]!
     55c:	3d692f42 	stclcc	15, cr2, [r9, #-264]!	; 0xfffffef8
     560:	59661203 	stmdbpl	r6!, {r0, r1, r9, ip}^
     564:	4c683e41 	stclmi	14, cr3, [r8], #-260	; 0xfffffefc
     568:	660d033d 			; <UNDEFINED> instruction: 0x660d033d
     56c:	033d3e88 	teqeq	sp, #136, 28	; 0x880
     570:	4167661c 	cmnmi	r7, ip, lsl r6
     574:	3d4c4c3e 	stclcc	12, cr4, [ip, #-248]	; 0xffffff08
     578:	5b580903 	blpl	160298c <__Stack_Size+0x160278c>
     57c:	0368793f 	cmneq	r8, #1032192	; 0xfc000
     580:	4167740f 	cmnmi	r7, pc, lsl #8
     584:	213f4f69 	teqcs	pc, r9, ror #30
     588:	6b740f03 	blvs	1d0419c <__Stack_Size+0x1d03f9c>
     58c:	580d0359 	stmdapl	sp, {r0, r3, r4, r6, r8, r9}
     590:	5a6b3d67 	bpl	1acfb34 <__Stack_Size+0x1acf934>
     594:	04020068 	streq	r0, [r2], #-104	; 0xffffff98
     598:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     59c:	213f4f3f 	teqcs	pc, pc, lsr pc	; <UNPREDICTABLE>
     5a0:	67740d03 	ldrbvs	r0, [r4, -r3, lsl #26]!
     5a4:	02595a41 	subseq	r5, r9, #266240	; 0x41000
     5a8:	01010005 	tsteq	r1, r5
     5ac:	0000011e 	andeq	r0, r0, lr, lsl r1
     5b0:	00c80002 	sbceq	r0, r8, r2
     5b4:	01020000 	mrseq	r0, (UNDEF: 2)
     5b8:	000d0efb 	strdeq	r0, [sp], -fp
     5bc:	01010101 	tsteq	r1, r1, lsl #2
     5c0:	01000000 	mrseq	r0, (UNDEF: 0)
     5c4:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
     5c8:	4d54535c 	ldclmi	3, cr5, [r4, #-368]	; 0xfffffe90
     5cc:	31463233 	cmpcc	r6, r3, lsr r2
     5d0:	465f7830 			; <UNDEFINED> instruction: 0x465f7830
     5d4:	62694c57 	rsbvs	r4, r9, #22272	; 0x5700
     5d8:	6372735c 	cmnvs	r2, #92, 6	; 0x70000001
     5dc:	5c3a6300 	ldcpl	3, cr6, [sl], #-0
     5e0:	6c6f6f74 	stclvs	15, cr6, [pc], #-464	; 418 <__Stack_Size+0x218>
     5e4:	72615c73 	rsbvc	r5, r1, #29440	; 0x7300
     5e8:	3130326d 	teqcc	r0, sp, ror #4
     5ec:	35302e33 	ldrcc	r2, [r0, #-3635]!	; 0xfffff1cd
     5f0:	6e69625c 	mcrvs	2, 3, r6, cr9, cr12, {2}
     5f4:	2f2e2e5c 	svccs	0x002e2e5c
     5f8:	2f62696c 	svccs	0x0062696c
     5fc:	2f636367 	svccs	0x00636367
     600:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     604:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     608:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     60c:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
     610:	2f332e37 	svccs	0x00332e37
     614:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
     618:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
     61c:	2f2e2e2f 	svccs	0x002e2e2f
     620:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     624:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     628:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     62c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     630:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     634:	53550065 	cmppl	r5, #101	; 0x65
     638:	43005245 	movwmi	r5, #581	; 0x245
     63c:	0045524f 	subeq	r5, r5, pc, asr #4
     640:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     644:	31663233 	cmncc	r6, r3, lsr r2
     648:	625f7830 	subsvs	r7, pc, #48, 16	; 0x300000
     64c:	632e706b 	teqvs	lr, #107	; 0x6b
     650:	00000100 	andeq	r0, r0, r0, lsl #2
     654:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
     658:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     65c:	00000200 	andeq	r0, r0, r0, lsl #4
     660:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     664:	30316632 	eorscc	r6, r1, r2, lsr r6
     668:	00682e78 	rsbeq	r2, r8, r8, ror lr
     66c:	63000003 	movwvs	r0, #3
     670:	5f65726f 	svcpl	0x0065726f
     674:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
     678:	00040068 	andeq	r0, r4, r8, rrx
     67c:	05000000 	streq	r0, [r0, #-0]
     680:	00117402 	andseq	r7, r1, r2, lsl #8
     684:	00f80308 	rscseq	r0, r8, r8, lsl #6
     688:	4b4b2f01 	blmi	12cc294 <__Stack_Size+0x12cc094>
     68c:	5b2e0b03 	blpl	b832a0 <__Stack_Size+0xb830a0>
     690:	8209033d 	andhi	r0, r9, #-201326592	; 0xf4000000
     694:	09033d5b 	stmdbeq	r3, {r0, r1, r3, r4, r6, r8, sl, fp, ip, sp}
     698:	033d5b82 	teqeq	sp, #133120	; 0x20800
     69c:	3f598210 	svccc	0x00598210
     6a0:	3d4c4d3e 	stclcc	13, cr4, [ip, #-248]	; 0xffffff08
     6a4:	59820903 	stmibpl	r2, {r0, r1, r8, fp}
     6a8:	5a4c3e3f 	bpl	130ffac <__Stack_Size+0x130fdac>
     6ac:	740a033d 	strvc	r0, [sl], #-829	; 0xfffffcc3
     6b0:	4c2f4175 	stfmis	f4, [pc], #-468	; 4e4 <__Stack_Size+0x2e4>
     6b4:	7409033d 	strvc	r0, [r9], #-829	; 0xfffffcc3
     6b8:	4c2f4159 	stfmis	f4, [pc], #-356	; 55c <__Stack_Size+0x35c>
     6bc:	3d2f983d 	stccc	8, cr9, [pc, #-244]!	; 5d0 <__Stack_Size+0x3d0>
     6c0:	6e83307c 	mcrvs	0, 4, r3, cr3, cr12, {3}
     6c4:	307c3d2f 	rsbscc	r3, ip, pc, lsr #26
     6c8:	00060283 	andeq	r0, r6, r3, lsl #5
     6cc:	032b0101 	teqeq	fp, #1073741824	; 0x40000000
     6d0:	00020000 	andeq	r0, r2, r0
     6d4:	000000ef 	andeq	r0, r0, pc, ror #1
     6d8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     6dc:	0101000d 	tsteq	r1, sp
     6e0:	00000101 	andeq	r0, r0, r1, lsl #2
     6e4:	00000100 	andeq	r0, r0, r0, lsl #2
     6e8:	535c2e01 	cmppl	ip, #1, 28
     6ec:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
     6f0:	78303146 	ldmdavc	r0!, {r1, r2, r6, r8, ip, sp}
     6f4:	4c57465f 	mrrcmi	6, 5, r4, r7, cr15
     6f8:	735c6269 	cmpvc	ip, #-1879048186	; 0x90000006
     6fc:	63006372 	movwvs	r6, #882	; 0x372
     700:	6f745c3a 	svcvs	0x00745c3a
     704:	5c736c6f 	ldclpl	12, cr6, [r3], #-444	; 0xfffffe44
     708:	326d7261 	rsbcc	r7, sp, #268435462	; 0x10000006
     70c:	2e333130 	mrccs	1, 1, r3, cr3, cr0, {1}
     710:	625c3530 	subsvs	r3, ip, #48, 10	; 0xc000000
     714:	2e5c6e69 	cdpcs	14, 5, cr6, cr12, cr9, {3}
     718:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
     71c:	63672f62 	cmnvs	r7, #392	; 0x188
     720:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
     724:	6f6e2d6d 	svcvs	0x006e2d6d
     728:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     72c:	2f696261 	svccs	0x00696261
     730:	2e372e34 	mrccs	14, 1, r2, cr7, cr4, {1}
     734:	2e2e2f33 	mcrcs	15, 1, r2, cr14, cr3, {1}
     738:	2f2e2e2f 	svccs	0x002e2e2f
     73c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
     740:	72612f2e 	rsbvc	r2, r1, #46, 30	; 0xb8
     744:	6f6e2d6d 	svcvs	0x006e2d6d
     748:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     74c:	2f696261 	svccs	0x00696261
     750:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
     754:	00656475 	rsbeq	r6, r5, r5, ror r4
     758:	52455355 	subpl	r5, r5, #1409286145	; 0x54000001
     75c:	4d545300 	ldclmi	3, cr5, [r4, #-0]
     760:	31463233 	cmpcc	r6, r3, lsr r2
     764:	465f7830 			; <UNDEFINED> instruction: 0x465f7830
     768:	62694c57 	rsbvs	r4, r9, #22272	; 0x5700
     76c:	636e695c 	cmnvs	lr, #92, 18	; 0x170000
     770:	524f4300 	subpl	r4, pc, #0, 6
     774:	73000045 	movwvc	r0, #69	; 0x45
     778:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     77c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     780:	6e61635f 	mcrvs	3, 3, r6, cr1, cr15, {2}
     784:	0100632e 	tsteq	r0, lr, lsr #6
     788:	74730000 	ldrbtvc	r0, [r3], #-0
     78c:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
     790:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     794:	74730000 	ldrbtvc	r0, [r3], #-0
     798:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     79c:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
     7a0:	00030068 	andeq	r0, r3, r8, rrx
     7a4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     7a8:	31663233 	cmncc	r6, r3, lsr r2
     7ac:	635f7830 	cmpvs	pc, #48, 16	; 0x300000
     7b0:	682e6e61 	stmdavs	lr!, {r0, r5, r6, r9, sl, fp, sp, lr}
     7b4:	00000400 	andeq	r0, r0, r0, lsl #8
     7b8:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
     7bc:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
     7c0:	0500682e 	streq	r6, [r0, #-2094]	; 0xfffff7d2
     7c4:	00000000 	andeq	r0, r0, r0
     7c8:	133c0205 	teqne	ip, #1342177280	; 0x50000000
     7cc:	fa030800 	blx	c27d4 <__Stack_Size+0xc25d4>
     7d0:	4d4e0100 	stfmie	f0, [lr, #-0]
     7d4:	68687968 	stmdavs	r8!, {r3, r5, r6, r8, fp, ip, sp, lr}^
     7d8:	59740e03 	ldmdbpl	r4!, {r0, r1, r9, sl, fp}^
     7dc:	3c10033d 	ldccc	3, cr0, [r0], {61}	; 0x3d
     7e0:	00226969 	eoreq	r6, r2, r9, ror #18
     7e4:	48010402 	stmdami	r1, {r1, sl}
     7e8:	02040200 	andeq	r0, r4, #0, 4
     7ec:	5e066606 	cfmadd32pl	mvax0, mvfx6, mvfx6, mvfx6
     7f0:	784c4f68 	stmdavc	ip, {r3, r5, r6, r8, r9, sl, fp, lr}^
     7f4:	6a784c6a 	bvs	1e139a4 <__Stack_Size+0x1e137a4>
     7f8:	4c6a784c 	stclmi	8, cr7, [sl], #-304	; 0xfffffed0
     7fc:	784c6a78 	stmdavc	ip, {r3, r4, r5, r6, r9, fp, sp, lr}^
     800:	6a784c6a 	bvs	1e139b0 <__Stack_Size+0x1e137b0>
     804:	4922494b 	stmdbmi	r2!, {r0, r1, r3, r6, r8, fp, lr}
     808:	49224922 	stmdbmi	r2!, {r1, r5, r8, fp, lr}
     80c:	3e69351d 	mcrcc	5, 3, r3, cr9, cr13, {0}
     810:	04020022 	streq	r0, [r2], #-34	; 0xffffffde
     814:	02004801 	andeq	r4, r0, #65536	; 0x10000
     818:	66060204 	strvs	r0, [r6], -r4, lsl #4
     81c:	4e685e06 	cdpmi	14, 6, cr5, cr8, cr6, {0}
     820:	0b032141 	bleq	c8d2c <__Stack_Size+0xc8b2c>
     824:	77444b66 	strbvc	r4, [r4, -r6, ror #22]
     828:	a24da185 	subge	sl, sp, #1073741857	; 0x40000021
     82c:	1f2d4b3d 	svcne	0x002d4b3d
     830:	2d4b3d50 	stclcs	13, cr3, [fp, #-320]	; 0xfffffec0
     834:	844d6b1f 	strbhi	r6, [sp], #-2847	; 0xfffff4e1
     838:	1f2d4b3d 	svcne	0x002d4b3d
     83c:	2d4b3d4e 	stclcs	13, cr3, [fp, #-312]	; 0xfffffec8
     840:	b14d6c1f 	cmplt	sp, pc, lsl ip
     844:	4da14d86 	stcmi	13, cr4, [r1, #536]!	; 0x218
     848:	83864c86 	orrhi	r4, r6, #34304	; 0x8600
     84c:	4e740903 	cdpmi	9, 7, cr0, cr4, cr3, {0}
     850:	4d4d4d4d 	stclmi	13, cr4, [sp, #-308]	; 0xfffffecc
     854:	4d4d4d4d 	stclmi	13, cr4, [sp, #-308]	; 0xfffffecc
     858:	034b4d4d 	movteq	r4, #48461	; 0xbd4d
     85c:	855d6609 	ldrbhi	r6, [sp, #-1545]	; 0xfffff9f7
     860:	0383a19f 	orreq	sl, r3, #-1073741785	; 0xc0000027
     864:	3f6b740a 	svccc	0x006b740a
     868:	0f036879 	svceq	0x00036879
     86c:	693f6a66 	ldmdbvs	pc!, {r1, r2, r5, r6, r9, fp, sp, lr}	; <UNPREDICTABLE>
     870:	69958383 	ldmibvs	r5, {r0, r1, r7, r8, r9, pc}
     874:	03848383 	orreq	r8, r4, #201326594	; 0xc000002
     878:	4459660a 	ldrbmi	r6, [r9], #-1546	; 0xfffff9f6
     87c:	4c684c68 	stclmi	12, cr4, [r8], #-416	; 0xfffffe60
     880:	4d3f4e68 	ldcmi	14, cr4, [pc, #-416]!	; 6e8 <__Stack_Size+0x4e8>
     884:	c94d2108 	stmdbgt	sp, {r3, r8, sp}^
     888:	2dc9a42d 	cfstrdcs	mvd10, [r9, #180]	; 0xb4
     88c:	881f2d22 	ldmdahi	pc, {r1, r5, r8, sl, fp, sp}	; <UNPREDICTABLE>
     890:	08210875 	stmdaeq	r1!, {r0, r2, r4, r5, r6, fp}
     894:	22495931 	subcs	r5, r9, #802816	; 0xc4000
     898:	1e2d2249 	cdpne	2, 2, cr2, cr13, cr9, {2}
     89c:	22495978 	subcs	r5, r9, #120, 18	; 0x1e0000
     8a0:	1e2d2249 	cdpne	2, 2, cr2, cr13, cr9, {2}
     8a4:	21220879 	teqcs	r2, r9, ror r8
     8a8:	67660c03 	strbvs	r0, [r6, -r3, lsl #24]!
     8ac:	22597742 	subscs	r7, r9, #17301504	; 0x1080000
     8b0:	22592259 	subscs	r2, r9, #-1879048187	; 0x90000005
     8b4:	9308223d 	movwls	r2, #33341	; 0x823d
     8b8:	213d223d 	teqcs	sp, sp, lsr r2
     8bc:	223d213d 	eorscs	r2, sp, #1073741839	; 0x4000000f
     8c0:	213d213d 	teqcs	sp, sp, lsr r1
     8c4:	223d213d 	eorscs	r2, sp, #1073741839	; 0x4000000f
     8c8:	0809032f 	stmdaeq	r9, {r0, r1, r2, r3, r5, r8, r9}
     8cc:	67766b20 	ldrbvs	r6, [r6, -r0, lsr #22]!
     8d0:	67216721 	strvs	r6, [r1, -r1, lsr #14]!
     8d4:	0c032222 	sfmeq	f2, 4, [r3], {34}	; 0x22
     8d8:	4cd77958 	ldclmi	9, cr7, [r7], {88}	; 0x58
     8dc:	d8d8bdcc 	ldmle	r8, {r2, r3, r6, r7, r8, sl, fp, ip, sp, pc}^
     8e0:	c9c9adca 	stmibgt	r9, {r1, r3, r6, r7, r8, sl, fp, sp, pc}^
     8e4:	c9c9adc9 	stmibgt	r9, {r0, r3, r6, r7, r8, sl, fp, sp, pc}^
     8e8:	68793ecb 	ldmdavs	r9!, {r0, r1, r3, r6, r7, r9, sl, fp, ip, sp}^
     8ec:	6b580903 	blvs	1602d00 <__Stack_Size+0x1602b00>
     8f0:	0368793e 	cmneq	r8, #1015808	; 0xf8000
     8f4:	40676609 	rsbmi	r6, r7, r9, lsl #12
     8f8:	783e763e 	ldmdavc	lr!, {r1, r2, r3, r4, r5, r9, sl, ip, sp, lr}
     8fc:	0d03213e 	stfeqs	f2, [r3, #-248]	; 0xffffff08
     900:	423f6774 	eorsmi	r6, pc, #116, 14	; 0x1d00000
     904:	0022853f 	eoreq	r8, r2, pc, lsr r5
     908:	48010402 	stmdami	r1, {r1, sl}
     90c:	02040200 	andeq	r0, r4, #0, 4
     910:	40066606 	andmi	r6, r6, r6, lsl #12
     914:	3f4d4e68 	svccc	0x004d4e68
     918:	02002269 	andeq	r2, r0, #-1879048186	; 0x90000006
     91c:	00480104 	subeq	r0, r8, r4, lsl #2
     920:	06020402 	streq	r0, [r2], -r2, lsl #8
     924:	68400666 	stmdavs	r0, {r1, r2, r5, r6, r9, sl}^
     928:	853f4d4e 	ldrhi	r4, [pc, #-3406]!	; fffffbe2 <BootRAM+0xe1f0383>
     92c:	04020022 	streq	r0, [r2], #-34	; 0xffffffde
     930:	02004801 	andeq	r4, r0, #65536	; 0x10000
     934:	66060204 	strvs	r0, [r6], -r4, lsl #4
     938:	4e684006 	cdpmi	0, 6, cr4, cr8, cr6, {0}
     93c:	03213f4f 	teqeq	r1, #316	; 0x13c
     940:	424b7409 	submi	r7, fp, #150994944	; 0x9000000
     944:	213f6985 	teqcs	pc, r5, lsl #19
     948:	4b740903 	blmi	1d02d5c <__Stack_Size+0x1d02b5c>
     94c:	2269423d 	rsbcs	r4, r9, #-805306365	; 0xd0000003
     950:	01040200 	mrseq	r0, R12_usr
     954:	04020048 	streq	r0, [r2], #-72	; 0xffffffb8
     958:	06660602 	strbteq	r0, [r6], -r2, lsl #12
     95c:	213f6940 	teqcs	pc, r0, asr #18
     960:	4b661203 	blmi	1985174 <__Stack_Size+0x1984f74>
     964:	03216942 	teqeq	r1, #1081344	; 0x108000
     968:	424b660d 	submi	r6, fp, #13631488	; 0xd00000
     96c:	0903215b 	stmdbeq	r3, {r0, r1, r3, r4, r6, r8, sp}
     970:	77424b74 	smlsldxvc	r4, r2, r4, fp
     974:	741a0321 	ldrvc	r0, [sl], #-801	; 0xfffffcdf
     978:	84793f7a 	ldrbthi	r3, [r9], #-3962	; 0xfffff086
     97c:	59581803 	ldmdbpl	r8, {r0, r1, fp, ip}^
     980:	4fa15b43 	svcmi	0x00a15b43
     984:	4fa15b4d 	svcmi	0x00a15b4d
     988:	4fa15b4d 	svcmi	0x00a15b4d
     98c:	4fa15b4d 	svcmi	0x00a15b4d
     990:	404fa150 	submi	sl, pc, r0, asr r1	; <UNPREDICTABLE>
     994:	66140321 	ldrvs	r0, [r4], -r1, lsr #6
     998:	5c4d4159 	stfple	f4, [sp], {89}	; 0x59
     99c:	5b4c5b68 	blpl	1317744 <__Stack_Size+0x1317544>
     9a0:	3f4f5b4c 	svccc	0x004f5b4c
     9a4:	59741803 	ldmdbpl	r4!, {r0, r1, fp, ip}^
     9a8:	31027742 	tstcc	r2, r2, asr #14
     9ac:	91238316 	teqls	r3, r6, lsl r3
     9b0:	91239123 	teqls	r3, r3, lsr #2
     9b4:	91239123 	teqls	r3, r3, lsr #2
     9b8:	91239123 	teqls	r3, r3, lsr #2
     9bc:	91239123 	teqls	r3, r3, lsr #2
     9c0:	91239123 	teqls	r3, r3, lsr #2
     9c4:	91239123 	teqls	r3, r3, lsr #2
     9c8:	40263d31 	eormi	r3, r6, r1, lsr sp
     9cc:	82150321 	andshi	r0, r5, #-2080374784	; 0x84000000
     9d0:	162c025d 			; <UNDEFINED> instruction: 0x162c025d
     9d4:	234b233d 	movtcs	r2, #45885	; 0xb33d
     9d8:	234b234b 	movtcs	r2, #45899	; 0xb34b
     9dc:	234b234b 	movtcs	r2, #45899	; 0xb34b
     9e0:	234d234b 	movtcs	r2, #54091	; 0xd34b
     9e4:	234d234d 	movtcs	r2, #54093	; 0xd34d
     9e8:	4c234b4c 	stcmi	11, cr4, [r3], #-304	; 0xfffffed0
     9ec:	0322224d 	teqeq	r2, #-805306364	; 0xd0000004
     9f0:	3e597409 	cdpcc	4, 5, cr7, cr9, cr9, {0}
     9f4:	213e4f5b 	teqcs	lr, fp, asr pc
     9f8:	01000602 	tsteq	r0, r2, lsl #12
     9fc:	00016b01 	andeq	r6, r1, r1, lsl #22
     a00:	ef000200 	svc	0x00000200
     a04:	02000000 	andeq	r0, r0, #0
     a08:	0d0efb01 	vstreq	d15, [lr, #-4]
     a0c:	01010100 	mrseq	r0, (UNDEF: 17)
     a10:	00000001 	andeq	r0, r0, r1
     a14:	01000001 	tsteq	r0, r1
     a18:	54535c2e 	ldrbpl	r5, [r3], #-3118	; 0xfffff3d2
     a1c:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
     a20:	5f783031 	svcpl	0x00783031
     a24:	694c5746 	stmdbvs	ip, {r1, r2, r6, r8, r9, sl, ip, lr}^
     a28:	72735c62 	rsbsvc	r5, r3, #25088	; 0x6200
     a2c:	3a630063 	bcc	18c0bc0 <__Stack_Size+0x18c09c0>
     a30:	6f6f745c 	svcvs	0x006f745c
     a34:	615c736c 	cmpvs	ip, ip, ror #6
     a38:	30326d72 	eorscc	r6, r2, r2, ror sp
     a3c:	302e3331 	eorcc	r3, lr, r1, lsr r3
     a40:	69625c35 	stmdbvs	r2!, {r0, r2, r4, r5, sl, fp, ip, lr}^
     a44:	2e2e5c6e 	cdpcs	12, 2, cr5, cr14, cr14, {3}
     a48:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
     a4c:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
     a50:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     a54:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     a58:	61652d65 	cmnvs	r5, r5, ror #26
     a5c:	342f6962 	strtcc	r6, [pc], #-2402	; a64 <__Stack_Size+0x864>
     a60:	332e372e 	teqcc	lr, #12058624	; 0xb80000
     a64:	2f2e2e2f 	svccs	0x002e2e2f
     a68:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
     a6c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
     a70:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     a74:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     a78:	61652d65 	cmnvs	r5, r5, ror #26
     a7c:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
     a80:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     a84:	55006564 	strpl	r6, [r0, #-1380]	; 0xfffffa9c
     a88:	00524553 	subseq	r4, r2, r3, asr r5
     a8c:	334d5453 	movtcc	r5, #54355	; 0xd453
     a90:	30314632 	eorscc	r4, r1, r2, lsr r6
     a94:	57465f78 	smlsldxpl	r5, r6, r8, pc	; <UNPREDICTABLE>
     a98:	5c62694c 	stclpl	9, cr6, [r2], #-304	; 0xfffffed0
     a9c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     aa0:	45524f43 	ldrbmi	r4, [r2, #-3907]	; 0xfffff0bd
     aa4:	74730000 	ldrbtvc	r0, [r3], #-0
     aa8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     aac:	5f783031 	svcpl	0x00783031
     ab0:	2e636563 	cdpcs	5, 6, cr6, cr3, cr3, {3}
     ab4:	00010063 	andeq	r0, r1, r3, rrx
     ab8:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
     abc:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
     ac0:	00020068 	andeq	r0, r2, r8, rrx
     ac4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     ac8:	31663233 	cmncc	r6, r3, lsr r2
     acc:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
     ad0:	00000300 	andeq	r0, r0, r0, lsl #6
     ad4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     ad8:	30316632 	eorscc	r6, r1, r2, lsr r6
     adc:	65635f78 	strbvs	r5, [r3, #-3960]!	; 0xfffff088
     ae0:	00682e63 	rsbeq	r2, r8, r3, ror #28
     ae4:	63000004 	movwvs	r0, #4
     ae8:	5f65726f 	svcpl	0x0065726f
     aec:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
     af0:	00050068 	andeq	r0, r5, r8, rrx
     af4:	05000000 	streq	r0, [r0, #-0]
     af8:	00246c02 	eoreq	r6, r4, r2, lsl #24
     afc:	00f60308 	rscseq	r0, r6, r8, lsl #6
     b00:	67683001 	strbvs	r3, [r8, -r1]!
     b04:	4b2e0c03 	blmi	b83b18 <__Stack_Size+0xb83918>
     b08:	934d3f44 	movtls	r3, #57156	; 0xdf44
     b0c:	8209033e 	andhi	r0, r9, #-134217728	; 0xf8000000
     b10:	003f3e5c 	eorseq	r3, pc, ip, asr lr	; <UNPREDICTABLE>
     b14:	06010402 	streq	r0, [r1], -r2, lsl #8
     b18:	036a0620 	cmneq	sl, #32, 12	; 0x2000000
     b1c:	3d5c9e09 	ldclcc	14, cr9, [ip, #-36]	; 0xffffffdc
     b20:	8a3d5d8a 	bhi	f58150 <__Stack_Size+0xf57f50>
     b24:	5a8a3d5d 	bpl	fe2900a0 <BootRAM+0xc480841>
     b28:	8209033d 	andhi	r0, r9, #-201326592	; 0xf4000000
     b2c:	307c3d30 	rsbscc	r3, ip, r0, lsr sp
     b30:	6609034b 	strvs	r0, [r9], -fp, asr #6
     b34:	17033d5d 	smlsdne	r3, sp, sp, r3
     b38:	6c3d4b82 	ldcvs	11, cr4, [sp], #-520	; 0xfffffdf8
     b3c:	3f4c4d31 	svccc	0x004c4d31
     b40:	694d5d4d 	stmdbvs	sp, {r0, r2, r3, r6, r8, sl, fp, ip, lr}^
     b44:	0321404f 	teqeq	r1, #79	; 0x4f
     b48:	414b900f 	cmpmi	fp, pc
     b4c:	0d03bb5b 	vstreq	d11, [r3, #-364]	; 0xfffffe94
     b50:	423d5982 	eorsmi	r5, sp, #2129920	; 0x208000
     b54:	0402005b 	streq	r0, [r2], #-91	; 0xffffffa5
     b58:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     b5c:	213f4f3f 	teqcs	pc, pc, lsr pc	; <UNPREDICTABLE>
     b60:	59900d03 	ldmibpl	r0, {r0, r1, r8, sl, fp}
     b64:	02bb5b41 	adcseq	r5, fp, #66560	; 0x10400
     b68:	01010007 	tsteq	r1, r7
     b6c:	00000105 	andeq	r0, r0, r5, lsl #2
     b70:	00c80002 	sbceq	r0, r8, r2
     b74:	01020000 	mrseq	r0, (UNDEF: 2)
     b78:	000d0efb 	strdeq	r0, [sp], -fp
     b7c:	01010101 	tsteq	r1, r1, lsl #2
     b80:	01000000 	mrseq	r0, (UNDEF: 0)
     b84:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
     b88:	4d54535c 	ldclmi	3, cr5, [r4, #-368]	; 0xfffffe90
     b8c:	31463233 	cmpcc	r6, r3, lsr r2
     b90:	465f7830 			; <UNDEFINED> instruction: 0x465f7830
     b94:	62694c57 	rsbvs	r4, r9, #22272	; 0x5700
     b98:	6372735c 	cmnvs	r2, #92, 6	; 0x70000001
     b9c:	5c3a6300 	ldcpl	3, cr6, [sl], #-0
     ba0:	6c6f6f74 	stclvs	15, cr6, [pc], #-464	; 9d8 <__Stack_Size+0x7d8>
     ba4:	72615c73 	rsbvc	r5, r1, #29440	; 0x7300
     ba8:	3130326d 	teqcc	r0, sp, ror #4
     bac:	35302e33 	ldrcc	r2, [r0, #-3635]!	; 0xfffff1cd
     bb0:	6e69625c 	mcrvs	2, 3, r6, cr9, cr12, {2}
     bb4:	2f2e2e5c 	svccs	0x002e2e5c
     bb8:	2f62696c 	svccs	0x0062696c
     bbc:	2f636367 	svccs	0x00636367
     bc0:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     bc4:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     bc8:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     bcc:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
     bd0:	2f332e37 	svccs	0x00332e37
     bd4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
     bd8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
     bdc:	2f2e2e2f 	svccs	0x002e2e2f
     be0:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     be4:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     be8:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     bec:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     bf0:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     bf4:	53550065 	cmppl	r5, #101	; 0x65
     bf8:	43005245 	movwmi	r5, #581	; 0x245
     bfc:	0045524f 	subeq	r5, r5, pc, asr #4
     c00:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     c04:	31663233 	cmncc	r6, r3, lsr r2
     c08:	635f7830 	cmpvs	pc, #48, 16	; 0x300000
     c0c:	632e6372 	teqvs	lr, #-939524095	; 0xc8000001
     c10:	00000100 	andeq	r0, r0, r0, lsl #2
     c14:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
     c18:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     c1c:	00000200 	andeq	r0, r0, r0, lsl #4
     c20:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c24:	30316632 	eorscc	r6, r1, r2, lsr r6
     c28:	00682e78 	rsbeq	r2, r8, r8, ror lr
     c2c:	63000003 	movwvs	r0, #3
     c30:	5f65726f 	svcpl	0x0065726f
     c34:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
     c38:	00040068 	andeq	r0, r4, r8, rrx
     c3c:	05000000 	streq	r0, [r0, #-0]
     c40:	00272802 	eoreq	r2, r7, r2, lsl #16
     c44:	00d30308 	sbcseq	r0, r3, r8, lsl #6
     c48:	6e4b3001 	cdpvs	0, 4, cr3, cr11, cr1, {0}
     c4c:	032f3e4b 	teqeq	pc, #1200	; 0x4b0
     c50:	3e599009 	cdpcc	0, 5, cr9, cr9, cr9, {0}
     c54:	02040200 	andeq	r0, r4, #0, 4
     c58:	0402004c 	streq	r0, [r2], #-76	; 0xffffffb4
     c5c:	02008002 	andeq	r8, r0, #2
     c60:	4a060104 	bmi	181078 <__Stack_Size+0x180e78>
     c64:	8a2f4e06 	bhi	bd4484 <__Stack_Size+0xbd4284>
     c68:	596e2f2f 	stmdbpl	lr!, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}^
     c6c:	3d2f8a3d 	vstmdbcc	pc!, {s16-s76}
     c70:	01000702 	tsteq	r0, r2, lsl #14
     c74:	00016401 	andeq	r6, r1, r1, lsl #8
     c78:	ef000200 	svc	0x00000200
     c7c:	02000000 	andeq	r0, r0, #0
     c80:	0d0efb01 	vstreq	d15, [lr, #-4]
     c84:	01010100 	mrseq	r0, (UNDEF: 17)
     c88:	00000001 	andeq	r0, r0, r1
     c8c:	01000001 	tsteq	r0, r1
     c90:	54535c2e 	ldrbpl	r5, [r3], #-3118	; 0xfffff3d2
     c94:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
     c98:	5f783031 	svcpl	0x00783031
     c9c:	694c5746 	stmdbvs	ip, {r1, r2, r6, r8, r9, sl, ip, lr}^
     ca0:	72735c62 	rsbsvc	r5, r3, #25088	; 0x6200
     ca4:	3a630063 	bcc	18c0e38 <__Stack_Size+0x18c0c38>
     ca8:	6f6f745c 	svcvs	0x006f745c
     cac:	615c736c 	cmpvs	ip, ip, ror #6
     cb0:	30326d72 	eorscc	r6, r2, r2, ror sp
     cb4:	302e3331 	eorcc	r3, lr, r1, lsr r3
     cb8:	69625c35 	stmdbvs	r2!, {r0, r2, r4, r5, sl, fp, ip, lr}^
     cbc:	2e2e5c6e 	cdpcs	12, 2, cr5, cr14, cr14, {3}
     cc0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
     cc4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
     cc8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     ccc:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     cd0:	61652d65 	cmnvs	r5, r5, ror #26
     cd4:	342f6962 	strtcc	r6, [pc], #-2402	; cdc <__Stack_Size+0xadc>
     cd8:	332e372e 	teqcc	lr, #12058624	; 0xb80000
     cdc:	2f2e2e2f 	svccs	0x002e2e2f
     ce0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
     ce4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
     ce8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     cec:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     cf0:	61652d65 	cmnvs	r5, r5, ror #26
     cf4:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
     cf8:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     cfc:	55006564 	strpl	r6, [r0, #-1380]	; 0xfffffa9c
     d00:	00524553 	subseq	r4, r2, r3, asr r5
     d04:	334d5453 	movtcc	r5, #54355	; 0xd453
     d08:	30314632 	eorscc	r4, r1, r2, lsr r6
     d0c:	57465f78 	smlsldxpl	r5, r6, r8, pc	; <UNPREDICTABLE>
     d10:	5c62694c 	stclpl	9, cr6, [r2], #-304	; 0xfffffed0
     d14:	00636e69 	rsbeq	r6, r3, r9, ror #28
     d18:	45524f43 	ldrbmi	r4, [r2, #-3907]	; 0xfffff0bd
     d1c:	74730000 	ldrbtvc	r0, [r3], #-0
     d20:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     d24:	5f783031 	svcpl	0x00783031
     d28:	2e636164 	powcssz	f6, f3, f4
     d2c:	00010063 	andeq	r0, r1, r3, rrx
     d30:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
     d34:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
     d38:	00020068 	andeq	r0, r2, r8, rrx
     d3c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     d40:	31663233 	cmncc	r6, r3, lsr r2
     d44:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
     d48:	00000300 	andeq	r0, r0, r0, lsl #6
     d4c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     d50:	30316632 	eorscc	r6, r1, r2, lsr r6
     d54:	61645f78 	smcvs	17912	; 0x45f8
     d58:	00682e63 	rsbeq	r2, r8, r3, ror #28
     d5c:	63000004 	movwvs	r0, #4
     d60:	5f65726f 	svcpl	0x0065726f
     d64:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
     d68:	00050068 	andeq	r0, r5, r8, rrx
     d6c:	05000000 	streq	r0, [r0, #-0]
     d70:	0027fc02 	eoreq	pc, r7, r2, lsl #24
     d74:	00e20308 	rsceq	r0, r2, r8, lsl #6
     d78:	67683001 	strbvs	r3, [r8, -r1]!
     d7c:	592e0e03 	stmdbpl	lr!, {r0, r1, r9, sl, fp}
     d80:	59a53e6e 	stmibpl	r5!, {r1, r2, r3, r5, r6, r9, sl, fp, ip, sp}
     d84:	312d212d 	teqcc	sp, sp, lsr #2
     d88:	09033d76 	stmdbeq	r3, {r1, r2, r4, r5, r6, r8, sl, fp, ip, sp}
     d8c:	4c4c4d82 	mcrrmi	13, 8, r4, ip, cr2
     d90:	0d034b4c 	vstreq	d4, [r3, #-304]	; 0xfffffed0
     d94:	b13f6a66 	teqlt	pc, r6, ror #20
     d98:	822e03bc 	eorhi	r0, lr, #188, 6	; 0xf0000002
     d9c:	bcb13f6a 	ldclt	15, cr3, [r1], #424	; 0x1a8
     da0:	6a820d03 	bvs	fe0841b4 <BootRAM+0xc274955>
     da4:	03d8cd3f 	bicseq	ip, r8, #4032	; 0xfc0
     da8:	3f5b820a 	svccc	0x005b820a
     dac:	11036879 	tstne	r3, r9, ror r8
     db0:	a33f7974 	teqge	pc, #116, 18	; 0x1d0000
     db4:	740d03ae 	strvc	r0, [sp], #-942	; 0xfffffc52
     db8:	692f4267 	stmdbvs	pc!, {r0, r1, r2, r5, r6, r9, lr}	; <UNPREDICTABLE>
     dbc:	820d033d 	andhi	r0, sp, #-201326592	; 0xf4000000
     dc0:	692f4267 	stmdbvs	pc!, {r0, r1, r2, r5, r6, r9, lr}	; <UNPREDICTABLE>
     dc4:	8211033d 	andshi	r0, r1, #-201326592	; 0xf4000000
     dc8:	783e6e83 	ldmdavc	lr!, {r0, r1, r7, r9, sl, fp, sp, lr}
     dcc:	3d692f69 	stclcc	15, cr2, [r9, #-420]!	; 0xfffffe5c
     dd0:	4b740b03 	blmi	1d039e4 <__Stack_Size+0x1d037e4>
     dd4:	3d852f41 	stccc	15, cr2, [r5, #260]	; 0x104
     dd8:	01000802 	tsteq	r0, r2, lsl #16
     ddc:	0000ed01 	andeq	lr, r0, r1, lsl #26
     de0:	cb000200 	blgt	15e8 <__Stack_Size+0x13e8>
     de4:	02000000 	andeq	r0, r0, #0
     de8:	0d0efb01 	vstreq	d15, [lr, #-4]
     dec:	01010100 	mrseq	r0, (UNDEF: 17)
     df0:	00000001 	andeq	r0, r0, r1
     df4:	01000001 	tsteq	r0, r1
     df8:	54535c2e 	ldrbpl	r5, [r3], #-3118	; 0xfffff3d2
     dfc:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
     e00:	5f783031 	svcpl	0x00783031
     e04:	694c5746 	stmdbvs	ip, {r1, r2, r6, r8, r9, sl, ip, lr}^
     e08:	72735c62 	rsbsvc	r5, r3, #25088	; 0x6200
     e0c:	3a630063 	bcc	18c0fa0 <__Stack_Size+0x18c0da0>
     e10:	6f6f745c 	svcvs	0x006f745c
     e14:	615c736c 	cmpvs	ip, ip, ror #6
     e18:	30326d72 	eorscc	r6, r2, r2, ror sp
     e1c:	302e3331 	eorcc	r3, lr, r1, lsr r3
     e20:	69625c35 	stmdbvs	r2!, {r0, r2, r4, r5, sl, fp, ip, lr}^
     e24:	2e2e5c6e 	cdpcs	12, 2, cr5, cr14, cr14, {3}
     e28:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
     e2c:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
     e30:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     e34:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     e38:	61652d65 	cmnvs	r5, r5, ror #26
     e3c:	342f6962 	strtcc	r6, [pc], #-2402	; e44 <__Stack_Size+0xc44>
     e40:	332e372e 	teqcc	lr, #12058624	; 0xb80000
     e44:	2f2e2e2f 	svccs	0x002e2e2f
     e48:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
     e4c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
     e50:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     e54:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     e58:	61652d65 	cmnvs	r5, r5, ror #26
     e5c:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
     e60:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     e64:	55006564 	strpl	r6, [r0, #-1380]	; 0xfffffa9c
     e68:	00524553 	subseq	r4, r2, r3, asr r5
     e6c:	45524f43 	ldrbmi	r4, [r2, #-3907]	; 0xfffff0bd
     e70:	74730000 	ldrbtvc	r0, [r3], #-0
     e74:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     e78:	5f783031 	svcpl	0x00783031
     e7c:	6d676264 	sfmvs	f6, 2, [r7, #-400]!	; 0xfffffe70
     e80:	632e7563 	teqvs	lr, #415236096	; 0x18c00000
     e84:	00000100 	andeq	r0, r0, r0, lsl #2
     e88:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
     e8c:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     e90:	00000200 	andeq	r0, r0, r0, lsl #4
     e94:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     e98:	30316632 	eorscc	r6, r1, r2, lsr r6
     e9c:	00682e78 	rsbeq	r2, r8, r8, ror lr
     ea0:	63000003 	movwvs	r0, #3
     ea4:	5f65726f 	svcpl	0x0065726f
     ea8:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
     eac:	00040068 	andeq	r0, r4, r8, rrx
     eb0:	05000000 	streq	r0, [r0, #-0]
     eb4:	002b4002 	eoreq	r4, fp, r2
     eb8:	00d40308 	sbcseq	r0, r4, r8, lsl #6
     ebc:	6e4b2f01 	cdpvs	15, 4, cr2, cr11, cr1, {0}
     ec0:	2603672f 	strcs	r6, [r3], -pc, lsr #14
     ec4:	783e6b66 	ldmdavc	lr!, {r1, r2, r5, r6, r8, r9, fp, sp, lr}
     ec8:	00080284 	andeq	r0, r8, r4, lsl #5
     ecc:	018e0101 	orreq	r0, lr, r1, lsl #2
     ed0:	00020000 	andeq	r0, r2, r0
     ed4:	000000ef 	andeq	r0, r0, pc, ror #1
     ed8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     edc:	0101000d 	tsteq	r1, sp
     ee0:	00000101 	andeq	r0, r0, r1, lsl #2
     ee4:	00000100 	andeq	r0, r0, r0, lsl #2
     ee8:	535c2e01 	cmppl	ip, #1, 28
     eec:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
     ef0:	78303146 	ldmdavc	r0!, {r1, r2, r6, r8, ip, sp}
     ef4:	4c57465f 	mrrcmi	6, 5, r4, r7, cr15
     ef8:	735c6269 	cmpvc	ip, #-1879048186	; 0x90000006
     efc:	63006372 	movwvs	r6, #882	; 0x372
     f00:	6f745c3a 	svcvs	0x00745c3a
     f04:	5c736c6f 	ldclpl	12, cr6, [r3], #-444	; 0xfffffe44
     f08:	326d7261 	rsbcc	r7, sp, #268435462	; 0x10000006
     f0c:	2e333130 	mrccs	1, 1, r3, cr3, cr0, {1}
     f10:	625c3530 	subsvs	r3, ip, #48, 10	; 0xc000000
     f14:	2e5c6e69 	cdpcs	14, 5, cr6, cr12, cr9, {3}
     f18:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
     f1c:	63672f62 	cmnvs	r7, #392	; 0x188
     f20:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
     f24:	6f6e2d6d 	svcvs	0x006e2d6d
     f28:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     f2c:	2f696261 	svccs	0x00696261
     f30:	2e372e34 	mrccs	14, 1, r2, cr7, cr4, {1}
     f34:	2e2e2f33 	mcrcs	15, 1, r2, cr14, cr3, {1}
     f38:	2f2e2e2f 	svccs	0x002e2e2f
     f3c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
     f40:	72612f2e 	rsbvc	r2, r1, #46, 30	; 0xb8
     f44:	6f6e2d6d 	svcvs	0x006e2d6d
     f48:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     f4c:	2f696261 	svccs	0x00696261
     f50:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
     f54:	00656475 	rsbeq	r6, r5, r5, ror r4
     f58:	52455355 	subpl	r5, r5, #1409286145	; 0x54000001
     f5c:	4d545300 	ldclmi	3, cr5, [r4, #-0]
     f60:	31463233 	cmpcc	r6, r3, lsr r2
     f64:	465f7830 			; <UNDEFINED> instruction: 0x465f7830
     f68:	62694c57 	rsbvs	r4, r9, #22272	; 0x5700
     f6c:	636e695c 	cmnvs	lr, #92, 18	; 0x170000
     f70:	524f4300 	subpl	r4, pc, #0, 6
     f74:	73000045 	movwvc	r0, #69	; 0x45
     f78:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     f7c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f80:	616d645f 	cmnvs	sp, pc, asr r4
     f84:	0100632e 	tsteq	r0, lr, lsr #6
     f88:	74730000 	ldrbtvc	r0, [r3], #-0
     f8c:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
     f90:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f94:	74730000 	ldrbtvc	r0, [r3], #-0
     f98:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f9c:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
     fa0:	00030068 	andeq	r0, r3, r8, rrx
     fa4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     fa8:	31663233 	cmncc	r6, r3, lsr r2
     fac:	645f7830 	ldrbvs	r7, [pc], #-2096	; fb4 <__Stack_Size+0xdb4>
     fb0:	682e616d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, sp, lr}
     fb4:	00000400 	andeq	r0, r0, r0, lsl #8
     fb8:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
     fbc:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
     fc0:	0500682e 	streq	r6, [r0, #-2094]	; 0xfffff7d2
     fc4:	00000000 	andeq	r0, r0, r0
     fc8:	2bb40205 	blcs	fed017e4 <BootRAM+0xcef1f85>
     fcc:	ec030800 	stc	8, cr0, [r3], {-0}
     fd0:	774f0100 	strbvc	r0, [pc, -r0, lsl #2]
     fd4:	4c4d4d4d 	mcrrmi	13, 4, r4, sp, cr13
     fd8:	764d764d 	strbvc	r7, [sp], -sp, asr #12
     fdc:	764d764d 	strbvc	r7, [sp], -sp, asr #12
     fe0:	764d764d 	strbvc	r7, [sp], -sp, asr #12
     fe4:	764d764d 	strbvc	r7, [sp], -sp, asr #12
     fe8:	764d764d 	strbvc	r7, [sp], -sp, asr #12
     fec:	694d784d 	stmdbvs	sp, {r0, r2, r3, r6, fp, ip, sp, lr}^
     ff0:	22020c03 	andcs	r0, r2, #768	; 0x300
     ff4:	10035901 	andne	r5, r3, r1, lsl #18
     ff8:	0a033e3c 	beq	d08f0 <__Stack_Size+0xd06f0>
     ffc:	212d5966 	teqcs	sp, r6, ror #18
    1000:	3d212d3d 	stccc	13, cr2, [r1, #-244]!	; 0xffffff0c
    1004:	4239212d 	eorsmi	r2, r9, #1073741835	; 0x4000000b
    1008:	4b4e4e40 	blmi	1394910 <__Stack_Size+0x1394710>
    100c:	4d660903 	stclmi	9, cr0, [r6, #-12]!
    1010:	4c4c4c4c 	mcrrmi	12, 4, r4, ip, cr12
    1014:	4c4c4c4c 	mcrrmi	12, 4, r4, ip, cr12
    1018:	034b4c4c 	movteq	r4, #48204	; 0xbc4c
    101c:	3f6b660b 	svccc	0x006b660b
    1020:	11037679 	tstne	r3, r9, ror r6
    1024:	793f7958 	ldmdbvc	pc!, {r3, r4, r6, r8, fp, ip, sp, lr}	; <UNPREDICTABLE>
    1028:	580c0384 	stmdapl	ip, {r2, r7, r8, r9}
    102c:	0b033d6c 	bleq	d05e4 <__Stack_Size+0xd03e4>
    1030:	033d4e58 	teqeq	sp, #88, 28	; 0x580
    1034:	3d4b7439 	cfstrdcc	mvd7, [fp, #-228]	; 0xffffff1c
    1038:	404f5b42 	submi	r5, pc, r2, asr #22
    103c:	21404f5b 	cmpcs	r0, fp, asr pc
    1040:	4fac3903 	svcmi	0x00ac3903
    1044:	033e4f5b 	teqeq	lr, #364	; 0x16c
    1048:	3d4b9e39 	stclcc	14, cr9, [fp, #-228]	; 0xffffff1c
    104c:	404f5b42 	submi	r5, pc, r2, asr #22
    1050:	213f4f5b 	teqcs	pc, fp, asr pc	; <UNPREDICTABLE>
    1054:	4fac3903 	svcmi	0x00ac3903
    1058:	023e4f5b 	eorseq	r4, lr, #364	; 0x16c
    105c:	0101000a 	tsteq	r1, sl
    1060:	00000154 	andeq	r0, r0, r4, asr r1
    1064:	00f10002 	rscseq	r0, r1, r2
    1068:	01020000 	mrseq	r0, (UNDEF: 2)
    106c:	000d0efb 	strdeq	r0, [sp], -fp
    1070:	01010101 	tsteq	r1, r1, lsl #2
    1074:	01000000 	mrseq	r0, (UNDEF: 0)
    1078:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    107c:	4d54535c 	ldclmi	3, cr5, [r4, #-368]	; 0xfffffe90
    1080:	31463233 	cmpcc	r6, r3, lsr r2
    1084:	465f7830 			; <UNDEFINED> instruction: 0x465f7830
    1088:	62694c57 	rsbvs	r4, r9, #22272	; 0x5700
    108c:	6372735c 	cmnvs	r2, #92, 6	; 0x70000001
    1090:	5c3a6300 	ldcpl	3, cr6, [sl], #-0
    1094:	6c6f6f74 	stclvs	15, cr6, [pc], #-464	; ecc <__Stack_Size+0xccc>
    1098:	72615c73 	rsbvc	r5, r1, #29440	; 0x7300
    109c:	3130326d 	teqcc	r0, sp, ror #4
    10a0:	35302e33 	ldrcc	r2, [r0, #-3635]!	; 0xfffff1cd
    10a4:	6e69625c 	mcrvs	2, 3, r6, cr9, cr12, {2}
    10a8:	2f2e2e5c 	svccs	0x002e2e5c
    10ac:	2f62696c 	svccs	0x0062696c
    10b0:	2f636367 	svccs	0x00636367
    10b4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    10b8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    10bc:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    10c0:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
    10c4:	2f332e37 	svccs	0x00332e37
    10c8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    10cc:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    10d0:	2f2e2e2f 	svccs	0x002e2e2f
    10d4:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    10d8:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    10dc:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    10e0:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
    10e4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
    10e8:	53550065 	cmppl	r5, #101	; 0x65
    10ec:	53005245 	movwpl	r5, #581	; 0x245
    10f0:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
    10f4:	78303146 	ldmdavc	r0!, {r1, r2, r6, r8, ip, sp}
    10f8:	4c57465f 	mrrcmi	6, 5, r4, r7, cr15
    10fc:	695c6269 	ldmdbvs	ip, {r0, r3, r5, r6, r9, sp, lr}^
    1100:	4300636e 	movwmi	r6, #878	; 0x36e
    1104:	0045524f 	subeq	r5, r5, pc, asr #4
    1108:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    110c:	31663233 	cmncc	r6, r3, lsr r2
    1110:	655f7830 	ldrbvs	r7, [pc, #-2096]	; 8e8 <__Stack_Size+0x6e8>
    1114:	2e697478 	mcrcs	4, 3, r7, cr9, cr8, {3}
    1118:	00010063 	andeq	r0, r1, r3, rrx
    111c:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
    1120:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
    1124:	00020068 	andeq	r0, r2, r8, rrx
    1128:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    112c:	31663233 	cmncc	r6, r3, lsr r2
    1130:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
    1134:	00000300 	andeq	r0, r0, r0, lsl #6
    1138:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    113c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1140:	78655f78 	stmdavc	r5!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1144:	682e6974 	stmdavs	lr!, {r2, r4, r5, r6, r8, fp, sp, lr}
    1148:	00000400 	andeq	r0, r0, r0, lsl #8
    114c:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
    1150:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
    1154:	0500682e 	streq	r6, [r0, #-2094]	; 0xfffff7d2
    1158:	00000000 	andeq	r0, r0, r0
    115c:	2fec0205 	svccs	0x00ec0205
    1160:	d5030800 	strle	r0, [r3, #-2048]	; 0xfffff800
    1164:	4b2f0100 	blmi	bc156c <__Stack_Size+0xbc136c>
    1168:	3d4b4b4b 	vstrcc	d20, [fp, #-300]	; 0xfffffed4
    116c:	4b740a03 	blmi	1d03980 <__Stack_Size+0x1d03780>
    1170:	914d3044 	cmpls	sp, r4, asr #32
    1174:	91775a92 			; <UNDEFINED> instruction: 0x91775a92
    1178:	86754d93 			; <UNDEFINED> instruction: 0x86754d93
    117c:	5b875a2f 	blpl	fe1d7a40 <BootRAM+0xc3c81e1>
    1180:	74090392 	strvc	r0, [r9], #-914	; 0xfffffc6e
    1184:	4b4b4b4b 	blmi	12d3eb8 <__Stack_Size+0x12d3cb8>
    1188:	6609034b 	strvs	r0, [r9], -fp, asr #6
    118c:	0a03674e 	beq	daecc <__Stack_Size+0xdaccc>
    1190:	68404b82 	stmdavs	r0, {r1, r7, r8, r9, fp, lr}^
    1194:	03213e4e 	teqeq	r1, #1248	; 0x4e0
    1198:	3d4e9009 	stclcc	0, cr9, [lr, #-36]	; 0xffffffdc
    119c:	4b740a03 	blmi	1d039b0 <__Stack_Size+0x1d037b0>
    11a0:	0059403d 	subseq	r4, r9, sp, lsr r0
    11a4:	06010402 	streq	r0, [r1], -r2, lsl #8
    11a8:	4e3e0666 	cfmsuba32mi	mvax3, mvax0, mvfx14, mvfx6
    11ac:	0903213e 	stmdbeq	r3, {r1, r2, r3, r4, r5, r8, sp}
    11b0:	023d4e82 	eorseq	r4, sp, #2080	; 0x820
    11b4:	01010007 	tsteq	r1, r7
    11b8:	00000286 	andeq	r0, r0, r6, lsl #5
    11bc:	00f30002 	rscseq	r0, r3, r2
    11c0:	01020000 	mrseq	r0, (UNDEF: 2)
    11c4:	000d0efb 	strdeq	r0, [sp], -fp
    11c8:	01010101 	tsteq	r1, r1, lsl #2
    11cc:	01000000 	mrseq	r0, (UNDEF: 0)
    11d0:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    11d4:	4d54535c 	ldclmi	3, cr5, [r4, #-368]	; 0xfffffe90
    11d8:	31463233 	cmpcc	r6, r3, lsr r2
    11dc:	465f7830 			; <UNDEFINED> instruction: 0x465f7830
    11e0:	62694c57 	rsbvs	r4, r9, #22272	; 0x5700
    11e4:	6372735c 	cmnvs	r2, #92, 6	; 0x70000001
    11e8:	5c3a6300 	ldcpl	3, cr6, [sl], #-0
    11ec:	6c6f6f74 	stclvs	15, cr6, [pc], #-464	; 1024 <__Stack_Size+0xe24>
    11f0:	72615c73 	rsbvc	r5, r1, #29440	; 0x7300
    11f4:	3130326d 	teqcc	r0, sp, ror #4
    11f8:	35302e33 	ldrcc	r2, [r0, #-3635]!	; 0xfffff1cd
    11fc:	6e69625c 	mcrvs	2, 3, r6, cr9, cr12, {2}
    1200:	2f2e2e5c 	svccs	0x002e2e5c
    1204:	2f62696c 	svccs	0x0062696c
    1208:	2f636367 	svccs	0x00636367
    120c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    1210:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    1214:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    1218:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
    121c:	2f332e37 	svccs	0x00332e37
    1220:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1224:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1228:	2f2e2e2f 	svccs	0x002e2e2f
    122c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    1230:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    1234:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    1238:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
    123c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
    1240:	53550065 	cmppl	r5, #101	; 0x65
    1244:	53005245 	movwpl	r5, #581	; 0x245
    1248:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
    124c:	78303146 	ldmdavc	r0!, {r1, r2, r6, r8, ip, sp}
    1250:	4c57465f 	mrrcmi	6, 5, r4, r7, cr15
    1254:	695c6269 	ldmdbvs	ip, {r0, r3, r5, r6, r9, sp, lr}^
    1258:	4300636e 	movwmi	r6, #878	; 0x36e
    125c:	0045524f 	subeq	r5, r5, pc, asr #4
    1260:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1264:	31663233 	cmncc	r6, r3, lsr r2
    1268:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
    126c:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    1270:	0100632e 	tsteq	r0, lr, lsr #6
    1274:	74730000 	ldrbtvc	r0, [r3], #-0
    1278:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
    127c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1280:	74730000 	ldrbtvc	r0, [r3], #-0
    1284:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1288:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
    128c:	00030068 	andeq	r0, r3, r8, rrx
    1290:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1294:	31663233 	cmncc	r6, r3, lsr r2
    1298:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
    129c:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    12a0:	0400682e 	streq	r6, [r0], #-2094	; 0xfffff7d2
    12a4:	6f630000 	svcvs	0x00630000
    12a8:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
    12ac:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
    12b0:	00000500 	andeq	r0, r0, r0, lsl #10
    12b4:	02050000 	andeq	r0, r5, #0
    12b8:	08003228 	stmdaeq	r0, {r3, r5, r9, ip, sp}
    12bc:	0101fe03 	tsteq	r1, r3, lsl #28
    12c0:	4b3f424b 	blmi	fd1bf4 <__Stack_Size+0xfd19f4>
    12c4:	0c033d4d 	stceq	13, cr3, [r3], {77}	; 0x4d
    12c8:	67674f74 			; <UNDEFINED> instruction: 0x67674f74
    12cc:	4f820c03 	svcmi	0x00820c03
    12d0:	0c036767 	stceq	7, cr6, [r3], {103}	; 0x67
    12d4:	433d3082 	teqmi	sp, #130	; 0x82
    12d8:	309e0b03 	addscc	r0, lr, r3, lsl #22
    12dc:	1c033d3d 	stcne	13, cr3, [r3], {61}	; 0x3d
    12e0:	036c309e 	cmneq	ip, #158	; 0x9e
    12e4:	6730660c 	ldrvs	r6, [r0, -ip, lsl #12]!
    12e8:	4b661803 	blmi	19872fc <__Stack_Size+0x19870fc>
    12ec:	683c2b03 	ldmdavs	ip!, {r0, r1, r8, r9, fp, sp}
    12f0:	693d673f 	ldmdbvs	sp!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr}
    12f4:	03217969 	teqeq	r1, #1720320	; 0x1a4000
    12f8:	033d740a 	teqeq	sp, #167772160	; 0xa000000
    12fc:	3f673c20 	svccc	0x00673c20
    1300:	79696967 	stmdbvc	r9!, {r0, r1, r2, r5, r6, r8, fp, sp, lr}^
    1304:	740d0321 	strvc	r0, [sp], #-801	; 0xfffffcdf
    1308:	3f683e3d 	svccc	0x00683e3d
    130c:	77696967 	strbvc	r6, [r9, -r7, ror #18]!
    1310:	742a0321 	strtvc	r0, [sl], #-801	; 0xfffffcdf
    1314:	5a3f3e3d 	bpl	fd0c10 <__Stack_Size+0xfd0a10>
    1318:	3d3f6740 	ldccc	7, cr6, [pc, #-256]!	; 1220 <__Stack_Size+0x1020>
    131c:	6868673f 	stmdavs	r8!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr}^
    1320:	3e68773f 	mcrcc	7, 3, r7, cr8, cr15, {1}
    1324:	3f873f68 	svccc	0x00873f68
    1328:	0b032179 	bleq	c9914 <__Stack_Size+0xc9714>
    132c:	033d59c8 	teqeq	sp, #200, 18	; 0x320000
    1330:	683c0180 	ldmdavs	ip!, {r7, r8}
    1334:	684c6840 	stmdavs	ip, {r6, fp, sp, lr}^
    1338:	69694c40 	stmdbvs	r9!, {r6, sl, fp, lr}^
    133c:	03217a87 	teqeq	r1, #552960	; 0x87000
    1340:	0367740b 	cmneq	r7, #184549376	; 0xb000000
    1344:	3f683c28 	svccc	0x00683c28
    1348:	79693e68 	stmdbvc	r9!, {r3, r5, r6, r9, sl, fp, ip, sp}^
    134c:	740c0321 	strvc	r0, [ip], #-801	; 0xfffffcdf
    1350:	3f683f67 	svccc	0x00683f67
    1354:	4d673e3d 	stclmi	14, cr3, [r7, #-244]!	; 0xffffff0c
    1358:	21783f67 	cmncs	r8, r7, ror #30
    135c:	4bac1503 	blmi	feb06770 <BootRAM+0xccf6f11>
    1360:	4b4b41bc 	blmi	12d1a58 <__Stack_Size+0x12d1858>
    1364:	684d6767 	stmdavs	sp, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr}^
    1368:	673d3d3f 			; <UNDEFINED> instruction: 0x673d3d3f
    136c:	00683f3e 	rsbeq	r3, r8, lr, lsr pc
    1370:	06010402 	streq	r0, [r1], -r2, lsl #8
    1374:	3f3e063c 	svccc	0x003e063c
    1378:	04020068 	streq	r0, [r2], #-104	; 0xffffff98
    137c:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    1380:	00693f3e 	rsbeq	r3, r9, lr, lsr pc
    1384:	06010402 	streq	r0, [r1], -r2, lsl #8
    1388:	3f3e063c 	svccc	0x003e063c
    138c:	21783f69 	cmncs	r8, r9, ror #30
    1390:	59d60d03 	ldmibpl	r6, {r0, r1, r8, sl, fp}^
    1394:	3d3f673f 	ldccc	7, cr6, [pc, #-252]!	; 12a0 <__Stack_Size+0x10a0>
    1398:	6768673d 			; <UNDEFINED> instruction: 0x6768673d
    139c:	3e67763f 	mcrcc	6, 3, r7, cr7, cr15, {1}
    13a0:	3f684d5c 	svccc	0x00684d5c
    13a4:	21793f87 	cmncs	r9, r7, lsl #31
    13a8:	91c81503 	bicls	r1, r8, r3, lsl #10
    13ac:	683f3d44 	ldmdavs	pc!, {r2, r6, r8, sl, fp, ip, sp}	; <UNPREDICTABLE>
    13b0:	67bd683f 			; <UNDEFINED> instruction: 0x67bd683f
    13b4:	0321783f 	teqeq	r1, #4128768	; 0x3f0000
    13b8:	30d600c2 	sbcscc	r0, r6, r2, asr #1
    13bc:	6609034b 	strvs	r0, [r9], -fp, asr #6
    13c0:	09032f30 	stmdbeq	r3, {r4, r5, r8, r9, sl, fp, sp}
    13c4:	683d3d66 	ldmdavs	sp!, {r1, r2, r5, r6, r8, sl, fp, ip, sp}
    13c8:	03213e4e 	teqeq	r1, #1248	; 0x4e0
    13cc:	3e3d8209 	cdpcc	2, 3, cr8, cr13, cr9, {0}
    13d0:	213f4e68 	teqcs	pc, r8, ror #28
    13d4:	03821103 	orreq	r1, r2, #-1073741824	; 0xc0000000
    13d8:	793f6625 	ldmdbvc	pc!, {r0, r2, r5, r9, sl, sp, lr}	; <UNPREDICTABLE>
    13dc:	82130385 	andshi	r0, r3, #335544322	; 0x14000002
    13e0:	3c2c034b 	stccc	3, cr0, [ip], #-300	; 0xfffffed4
    13e4:	4f4e683e 	svcmi	0x004e683e
    13e8:	21424e68 	cmpcs	r2, r8, ror #28
    13ec:	03820f03 	orreq	r0, r2, #3, 30
    13f0:	033e4a15 	teqeq	lr, #86016	; 0x15000
    13f4:	3e3d740b 	cdpcc	4, 3, cr7, cr13, cr11, {0}
    13f8:	4e684e68 	cdpmi	14, 6, cr4, cr8, cr8, {3}
    13fc:	21414e68 	cmpcs	r1, r8, ror #28
    1400:	3d820b03 	vstrcc	d0, [r2, #12]
    1404:	684e683e 	stmdavs	lr, {r1, r2, r3, r4, r5, fp, sp, lr}^
    1408:	414e684e 	cmpmi	lr, lr, asr #16
    140c:	82350321 	eorshi	r0, r5, #-2080374784	; 0x84000000
    1410:	224c3f4b 	subcs	r3, ip, #300	; 0x12c
    1414:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
    1418:	02004701 	andeq	r4, r0, #262144	; 0x40000
    141c:	3c060204 	sfmcc	f0, 4, [r6], {4}
    1420:	3f3e4106 	svccc	0x003e4106
    1424:	580b0321 	stmdapl	fp, {r0, r5, r8, r9}
    1428:	224c3f4b 	subcs	r3, ip, #300	; 0x12c
    142c:	0402004b 	streq	r0, [r2], #-75	; 0xffffffb5
    1430:	02004701 	andeq	r4, r0, #262144	; 0x40000
    1434:	3c060204 	sfmcc	f0, 4, [r6], {4}
    1438:	3f3e4106 	svccc	0x003e4106
    143c:	00050221 	andeq	r0, r5, r1, lsr #4
    1440:	02720101 	rsbseq	r0, r2, #1073741824	; 0x40000000
    1444:	00020000 	andeq	r0, r2, r0
    1448:	000000f1 	strdeq	r0, [r0], -r1
    144c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1450:	0101000d 	tsteq	r1, sp
    1454:	00000101 	andeq	r0, r0, r1, lsl #2
    1458:	00000100 	andeq	r0, r0, r0, lsl #2
    145c:	535c2e01 	cmppl	ip, #1, 28
    1460:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
    1464:	78303146 	ldmdavc	r0!, {r1, r2, r6, r8, ip, sp}
    1468:	4c57465f 	mrrcmi	6, 5, r4, r7, cr15
    146c:	735c6269 	cmpvc	ip, #-1879048186	; 0x90000006
    1470:	63006372 	movwvs	r6, #882	; 0x372
    1474:	6f745c3a 	svcvs	0x00745c3a
    1478:	5c736c6f 	ldclpl	12, cr6, [r3], #-444	; 0xfffffe44
    147c:	326d7261 	rsbcc	r7, sp, #268435462	; 0x10000006
    1480:	2e333130 	mrccs	1, 1, r3, cr3, cr0, {1}
    1484:	625c3530 	subsvs	r3, ip, #48, 10	; 0xc000000
    1488:	2e5c6e69 	cdpcs	14, 5, cr6, cr12, cr9, {3}
    148c:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
    1490:	63672f62 	cmnvs	r7, #392	; 0x188
    1494:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
    1498:	6f6e2d6d 	svcvs	0x006e2d6d
    149c:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    14a0:	2f696261 	svccs	0x00696261
    14a4:	2e372e34 	mrccs	14, 1, r2, cr7, cr4, {1}
    14a8:	2e2e2f33 	mcrcs	15, 1, r2, cr14, cr3, {1}
    14ac:	2f2e2e2f 	svccs	0x002e2e2f
    14b0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    14b4:	72612f2e 	rsbvc	r2, r1, #46, 30	; 0xb8
    14b8:	6f6e2d6d 	svcvs	0x006e2d6d
    14bc:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    14c0:	2f696261 	svccs	0x00696261
    14c4:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
    14c8:	00656475 	rsbeq	r6, r5, r5, ror r4
    14cc:	52455355 	subpl	r5, r5, #1409286145	; 0x54000001
    14d0:	4d545300 	ldclmi	3, cr5, [r4, #-0]
    14d4:	31463233 	cmpcc	r6, r3, lsr r2
    14d8:	465f7830 			; <UNDEFINED> instruction: 0x465f7830
    14dc:	62694c57 	rsbvs	r4, r9, #22272	; 0x5700
    14e0:	636e695c 	cmnvs	lr, #92, 18	; 0x170000
    14e4:	524f4300 	subpl	r4, pc, #0, 6
    14e8:	73000045 	movwvc	r0, #69	; 0x45
    14ec:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    14f0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    14f4:	6d73665f 	ldclvs	6, cr6, [r3, #-380]!	; 0xfffffe84
    14f8:	00632e63 	rsbeq	r2, r3, r3, ror #28
    14fc:	73000001 	movwvc	r0, #1
    1500:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
    1504:	00682e74 	rsbeq	r2, r8, r4, ror lr
    1508:	73000002 	movwvc	r0, #2
    150c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1510:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1514:	0300682e 	movweq	r6, #2094	; 0x82e
    1518:	74730000 	ldrbtvc	r0, [r3], #-0
    151c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1520:	5f783031 	svcpl	0x00783031
    1524:	636d7366 	cmnvs	sp, #-1744830463	; 0x98000001
    1528:	0400682e 	streq	r6, [r0], #-2094	; 0xfffff7d2
    152c:	6f630000 	svcvs	0x00630000
    1530:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
    1534:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
    1538:	00000500 	andeq	r0, r0, r0, lsl #10
    153c:	02050000 	andeq	r0, r5, #0
    1540:	08003c00 	stmdaeq	r0, {sl, fp, ip, sp}
    1544:	0100e603 	tsteq	r0, r3, lsl #12
    1548:	76873e4f 	strvc	r3, [r7], pc, asr #28
    154c:	0b036791 	bleq	db398 <__Stack_Size+0xdb198>
    1550:	4b3f4e74 	blmi	fd4f28 <__Stack_Size+0xfd4d28>
    1554:	4b5e4b4b 	blmi	1794288 <__Stack_Size+0x1794088>
    1558:	a64c4b4b 	strbge	r4, [ip], -fp, asr #22
    155c:	4b4b4b30 	blmi	12d4224 <__Stack_Size+0x12d4024>
    1560:	0b034b4b 	bleq	d4294 <__Stack_Size+0xd4094>
    1564:	4a180366 	bmi	602304 <__Stack_Size+0x602104>
    1568:	222d2f4b 	eorcs	r2, sp, #300	; 0x12c
    156c:	222d222d 	eorcs	r2, sp, #-805306366	; 0xd0000002
    1570:	222d222d 	eorcs	r2, sp, #-805306366	; 0xd0000002
    1574:	222d222d 	eorcs	r2, sp, #-805306366	; 0xd0000002
    1578:	222d222d 	eorcs	r2, sp, #-805306366	; 0xd0000002
    157c:	032d222d 	teqeq	sp, #-805306366	; 0xd0000002
    1580:	0e032075 	mcreq	0, 0, r2, cr3, cr5, {3}
    1584:	67da4c2e 	ldrbvs	r4, [sl, lr, lsr #24]
    1588:	5722573d 			; <UNDEFINED> instruction: 0x5722573d
    158c:	57225722 	strpl	r5, [r2, -r2, lsr #14]!
    1590:	3b225722 	blcc	897220 <__Stack_Size+0x897020>
    1594:	03207a03 	teqeq	r0, #12288	; 0x3000
    1598:	3d602e0b 	stclcc	14, cr2, [r0, #-44]!	; 0xffffffd4
    159c:	5722573d 			; <UNDEFINED> instruction: 0x5722573d
    15a0:	57225722 	strpl	r5, [r2, -r2, lsr #14]!
    15a4:	031b3b22 	tsteq	fp, #34816	; 0x8800
    15a8:	03763c0a 	cmneq	r6, #2560	; 0xa00
    15ac:	034b740b 	movteq	r7, #46091	; 0xb40b
    15b0:	2d309014 	ldccs	0, cr9, [r0, #-80]!	; 0xffffffb0
    15b4:	2d222d22 	stccs	13, cr2, [r2, #-136]!	; 0xffffff78
    15b8:	49224922 	stmdbmi	r2!, {r1, r5, r8, fp, lr}
    15bc:	3c09031b 	stccc	3, cr0, [r9], {27}
    15c0:	5722573d 			; <UNDEFINED> instruction: 0x5722573d
    15c4:	3d345522 	cfldr32cc	mvfx5, [r4, #-136]!	; 0xffffff78
    15c8:	22572257 	subscs	r2, r7, #1879048197	; 0x70000005
    15cc:	3d4d3355 	stclcc	3, cr3, [sp, #-340]	; 0xfffffeac
    15d0:	3d3d4f3d 	ldccc	15, cr4, [sp, #-244]!	; 0xffffff0c
    15d4:	9e0b033e 	mcrls	3, 0, r0, cr11, cr14, {1}
    15d8:	3e4a1503 	cdpcc	5, 4, cr1, cr10, cr3, {0}
    15dc:	3a492249 	bcc	1249f08 <__Stack_Size+0x1249d08>
    15e0:	22574b26 	subscs	r4, r7, #38912	; 0x9800
    15e4:	1e572257 	mrcne	2, 2, r2, cr7, cr7, {2}
    15e8:	22574b26 	subscs	r4, r7, #38912	; 0x9800
    15ec:	1e572257 	mrcne	2, 2, r2, cr7, cr7, {2}
    15f0:	22574b26 	subscs	r4, r7, #38912	; 0x9800
    15f4:	1e572257 	mrcne	2, 2, r2, cr7, cr7, {2}
    15f8:	74090324 	strvc	r0, [r9], #-804	; 0xfffffcdc
    15fc:	4b4b4b4c 	blmi	12d4334 <__Stack_Size+0x12d4134>
    1600:	4b4b4b4b 	blmi	12d4334 <__Stack_Size+0x12d4134>
    1604:	4b4b4b4b 	blmi	12d4338 <__Stack_Size+0x12d4138>
    1608:	59594b4b 	ldmdbpl	r9, {r0, r1, r3, r6, r8, r9, fp, lr}^
    160c:	59595959 	ldmdbpl	r9, {r0, r3, r4, r6, r8, fp, ip, lr}^
    1610:	59595959 	ldmdbpl	r9, {r0, r3, r4, r6, r8, fp, ip, lr}^
    1614:	59595959 	ldmdbpl	r9, {r0, r3, r4, r6, r8, fp, ip, lr}^
    1618:	4c660903 	stclmi	9, cr0, [r6], #-12
    161c:	4b4b4b4b 	blmi	12d4350 <__Stack_Size+0x12d4150>
    1620:	594b4b4b 	stmdbpl	fp, {r0, r1, r3, r6, r8, r9, fp, lr}^
    1624:	59595959 	ldmdbpl	r9, {r0, r3, r4, r6, r8, fp, ip, lr}^
    1628:	03595959 	cmpeq	r9, #1458176	; 0x164000
    162c:	4b4c6609 	blmi	131ae58 <__Stack_Size+0x131ac58>
    1630:	59594b4b 	ldmdbpl	r9, {r0, r1, r3, r6, r8, r9, fp, lr}^
    1634:	59595959 	ldmdbpl	r9, {r0, r3, r4, r6, r8, fp, ip, lr}^
    1638:	59595959 	ldmdbpl	r9, {r0, r3, r4, r6, r8, fp, ip, lr}^
    163c:	0e035959 	mcreq	9, 0, r5, cr3, cr9, {2}
    1640:	cd3f6a66 	vldmdbgt	pc!, {s12-s113}
    1644:	820c03bc 	andhi	r0, ip, #188, 6	; 0xf0000002
    1648:	783e3f6a 	ldmdavc	lr!, {r1, r3, r5, r6, r8, r9, sl, fp, ip, sp}
    164c:	69783e7a 	ldmdbvs	r8!, {r1, r3, r4, r5, r6, r9, sl, fp, ip, sp}^
    1650:	5bba0903 	blpl	fee83a64 <BootRAM+0xd074205>
    1654:	0368793f 	cmneq	r8, #1032192	; 0xfc000
    1658:	3f6a900d 	svccc	0x006a900d
    165c:	3e7a783e 	mrccc	8, 3, r7, cr10, cr14, {1}
    1660:	0b036978 	bleq	dbc48 <__Stack_Size+0xdba48>
    1664:	3f3e4bba 	svccc	0x003e4bba
    1668:	03213f4f 	teqeq	r1, #316	; 0x13c
    166c:	3f799e13 	svccc	0x00799e13
    1670:	794c773e 	stmdbvc	ip, {r1, r2, r3, r4, r5, r8, r9, sl, ip, sp, lr}^
    1674:	4c933f7a 	ldcmi	15, cr3, [r3], {122}	; 0x7a
    1678:	12038595 	andne	r8, r3, #624951296	; 0x25400000
    167c:	423d59ac 	eorsmi	r5, sp, #172, 18	; 0x2b0000
    1680:	4f4c4c3e 	svcmi	0x004c4c3e
    1684:	3f4e5a40 	svccc	0x004e5a40
    1688:	ba110321 	blt	442314 <__Stack_Size+0x442114>
    168c:	4c923e5d 	ldcmi	14, cr3, [r2], {93}	; 0x5d
    1690:	11038495 			; <UNDEFINED> instruction: 0x11038495
    1694:	963d59ba 			; <UNDEFINED> instruction: 0x963d59ba
    1698:	4f4c4c3e 	svcmi	0x004c4c3e
    169c:	00674c3f 	rsbeq	r4, r7, pc, lsr ip
    16a0:	06010402 	streq	r0, [r1], -r2, lsl #8
    16a4:	4e3e063c 	mrcmi	6, 1, r0, cr14, cr12, {1}
    16a8:	1103213e 	tstne	r3, lr, lsr r1
    16ac:	ae3e5dc8 	cdpge	13, 3, cr5, cr14, cr8, {6}
    16b0:	02a0b14c 	adceq	fp, r0, #76, 2
    16b4:	0101000c 	tsteq	r1, ip
    16b8:	000001d9 	ldrdeq	r0, [r0], -r9
    16bc:	00f10002 	rscseq	r0, r1, r2
    16c0:	01020000 	mrseq	r0, (UNDEF: 2)
    16c4:	000d0efb 	strdeq	r0, [sp], -fp
    16c8:	01010101 	tsteq	r1, r1, lsl #2
    16cc:	01000000 	mrseq	r0, (UNDEF: 0)
    16d0:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    16d4:	4d54535c 	ldclmi	3, cr5, [r4, #-368]	; 0xfffffe90
    16d8:	31463233 	cmpcc	r6, r3, lsr r2
    16dc:	465f7830 			; <UNDEFINED> instruction: 0x465f7830
    16e0:	62694c57 	rsbvs	r4, r9, #22272	; 0x5700
    16e4:	6372735c 	cmnvs	r2, #92, 6	; 0x70000001
    16e8:	5c3a6300 	ldcpl	3, cr6, [sl], #-0
    16ec:	6c6f6f74 	stclvs	15, cr6, [pc], #-464	; 1524 <__Stack_Size+0x1324>
    16f0:	72615c73 	rsbvc	r5, r1, #29440	; 0x7300
    16f4:	3130326d 	teqcc	r0, sp, ror #4
    16f8:	35302e33 	ldrcc	r2, [r0, #-3635]!	; 0xfffff1cd
    16fc:	6e69625c 	mcrvs	2, 3, r6, cr9, cr12, {2}
    1700:	2f2e2e5c 	svccs	0x002e2e5c
    1704:	2f62696c 	svccs	0x0062696c
    1708:	2f636367 	svccs	0x00636367
    170c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    1710:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    1714:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    1718:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
    171c:	2f332e37 	svccs	0x00332e37
    1720:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1724:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1728:	2f2e2e2f 	svccs	0x002e2e2f
    172c:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    1730:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    1734:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    1738:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
    173c:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
    1740:	53550065 	cmppl	r5, #101	; 0x65
    1744:	53005245 	movwpl	r5, #581	; 0x245
    1748:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
    174c:	78303146 	ldmdavc	r0!, {r1, r2, r6, r8, ip, sp}
    1750:	4c57465f 	mrrcmi	6, 5, r4, r7, cr15
    1754:	695c6269 	ldmdbvs	ip, {r0, r3, r5, r6, r9, sp, lr}^
    1758:	4300636e 	movwmi	r6, #878	; 0x36e
    175c:	0045524f 	subeq	r5, r5, pc, asr #4
    1760:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1764:	31663233 	cmncc	r6, r3, lsr r2
    1768:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
    176c:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
    1770:	00010063 	andeq	r0, r1, r3, rrx
    1774:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
    1778:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
    177c:	00020068 	andeq	r0, r2, r8, rrx
    1780:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1784:	31663233 	cmncc	r6, r3, lsr r2
    1788:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
    178c:	00000300 	andeq	r0, r0, r0, lsl #6
    1790:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1794:	30316632 	eorscc	r6, r1, r2, lsr r6
    1798:	70675f78 	rsbvc	r5, r7, r8, ror pc
    179c:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
    17a0:	00000400 	andeq	r0, r0, r0, lsl #8
    17a4:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
    17a8:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
    17ac:	0500682e 	streq	r6, [r0, #-2094]	; 0xfffff7d2
    17b0:	00000000 	andeq	r0, r0, r0
    17b4:	463c0205 	ldrtmi	r0, [ip], -r5, lsl #4
    17b8:	ec030800 	stc	8, cr0, [r3], {-0}
    17bc:	4c4e0100 	stfmie	f0, [lr], {-0}
    17c0:	674c7667 	strbvs	r7, [ip, -r7, ror #12]
    17c4:	76674c76 			; <UNDEFINED> instruction: 0x76674c76
    17c8:	4c76674c 	ldclmi	7, cr6, [r6], #-304	; 0xfffffed0
    17cc:	674c7667 	strbvs	r7, [ip, -r7, ror #12]
    17d0:	69674c78 	stmdbvs	r7!, {r3, r4, r5, r6, sl, fp, lr}^
    17d4:	20080903 	andcs	r0, r8, r3, lsl #18
    17d8:	0367672f 	cmneq	r7, #12320768	; 0xbc0000
    17dc:	bb592e0b 	bllt	164d010 <__Stack_Size+0x164ce10>
    17e0:	5c6b596d 	stclpl	9, cr5, [fp], #-436	; 0xfffffe4c
    17e4:	684c3d5a 	stmdavs	ip, {r1, r3, r4, r6, r8, sl, fp, ip, sp}^
    17e8:	674c4c67 	strbvs	r4, [ip, -r7, ror #24]
    17ec:	874c7668 	strbhi	r7, [ip, -r8, ror #12]
    17f0:	7469034c 	strbtvc	r0, [r9], #-844	; 0xfffffcb4
    17f4:	01040200 	mrseq	r0, R12_usr
    17f8:	03064a06 	movweq	r4, #27142	; 0x6a06
    17fc:	4c403c1c 	mcrrmi	12, 1, r3, r0, cr12
    1800:	67844c3d 			; <UNDEFINED> instruction: 0x67844c3d
    1804:	68674c4c 	stmdavs	r7!, {r2, r3, r6, sl, fp, lr}^
    1808:	4c934c76 	ldcmi	12, cr4, [r3], {118}	; 0x76
    180c:	00906b03 	addseq	r6, r0, r3, lsl #22
    1810:	06010402 	streq	r0, [r1], -r2, lsl #8
    1814:	1903064a 	stmdbne	r3, {r1, r3, r6, r9, sl}
    1818:	09033e3c 	stmdbeq	r3, {r2, r3, r4, r5, r9, sl, fp, ip, sp}
    181c:	4b4b4c58 	blmi	12d4984 <__Stack_Size+0x12d4784>
    1820:	660a034b 	strvs	r0, [sl], -fp, asr #6
    1824:	4e684267 	cdpmi	2, 6, cr4, cr8, cr7, {3}
    1828:	4e7c213e 	mrcmi	1, 3, r2, cr12, cr14, {1}
    182c:	740a033d 	strvc	r0, [sl], #-829	; 0xfffffcc3
    1830:	4e684167 	powmiez	f4, f0, f7
    1834:	4e7c213e 	mrcmi	1, 3, r2, cr12, cr14, {1}
    1838:	740a033d 	strvc	r0, [sl], #-829	; 0xfffffcc3
    183c:	0a033d6b 	beq	d0df0 <__Stack_Size+0xd0bf0>
    1840:	033d6b58 	teqeq	sp, #88, 22	; 0x16000
    1844:	3e88580e 	cdpcc	8, 8, cr5, cr8, cr14, {0}
    1848:	09033e4e 	stmdbeq	r3, {r1, r2, r3, r6, r9, sl, fp, ip, sp}
    184c:	033d6a66 	teqeq	sp, #417792	; 0x66000
    1850:	4267580a 	rsbmi	r5, r7, #655360	; 0xa0000
    1854:	3e3e3e4c 	cdpcc	14, 3, cr3, cr14, cr12, {2}
    1858:	0c033d3e 	stceq	13, cr3, [r3], {62}	; 0x3e
    185c:	3e417566 	cdpcc	5, 4, cr7, cr1, cr6, {3}
    1860:	3d4b6759 	stclcc	7, cr6, [fp, #-356]	; 0xfffffe9c
    1864:	5c740903 	ldclpl	9, cr0, [r4], #-12
    1868:	823d033d 	eorshi	r0, sp, #-201326592	; 0xf4000000
    186c:	4e3ec067 	cdpmi	0, 3, cr12, cr14, cr7, {3}
    1870:	6868673f 	stmdavs	r8!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, sp, lr}^
    1874:	675a764b 	ldrbvs	r7, [sl, -fp, asr #12]
    1878:	4dc95c67 	stclmi	12, cr5, [r9, #412]	; 0x19c
    187c:	4e3eaf3e 	mrcmi	15, 1, sl, cr14, cr14, {1}
    1880:	820b033e 	andhi	r0, fp, #-134217728	; 0xf8000000
    1884:	089f4175 	ldmeq	pc, {r0, r2, r4, r5, r6, r8, lr}	; <UNPREDICTABLE>
    1888:	039f0859 	orrseq	r0, pc, #5832704	; 0x590000
    188c:	3d4e740c 	cfstrdcc	mvd7, [lr, #-48]	; 0xffffffd0
    1890:	01000702 	tsteq	r0, r2, lsl #14
    1894:	00023d01 	andeq	r3, r2, r1, lsl #26
    1898:	02000200 	andeq	r0, r0, #0, 4
    189c:	02000001 	andeq	r0, r0, #1
    18a0:	0d0efb01 	vstreq	d15, [lr, #-4]
    18a4:	01010100 	mrseq	r0, (UNDEF: 17)
    18a8:	00000001 	andeq	r0, r0, r1
    18ac:	01000001 	tsteq	r0, r1
    18b0:	54535c2e 	ldrbpl	r5, [r3], #-3118	; 0xfffff3d2
    18b4:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
    18b8:	5f783031 	svcpl	0x00783031
    18bc:	694c5746 	stmdbvs	ip, {r1, r2, r6, r8, r9, sl, ip, lr}^
    18c0:	72735c62 	rsbsvc	r5, r3, #25088	; 0x6200
    18c4:	3a630063 	bcc	18c1a58 <__Stack_Size+0x18c1858>
    18c8:	6f6f745c 	svcvs	0x006f745c
    18cc:	615c736c 	cmpvs	ip, ip, ror #6
    18d0:	30326d72 	eorscc	r6, r2, r2, ror sp
    18d4:	302e3331 	eorcc	r3, lr, r1, lsr r3
    18d8:	69625c35 	stmdbvs	r2!, {r0, r2, r4, r5, sl, fp, ip, lr}^
    18dc:	2e2e5c6e 	cdpcs	12, 2, cr5, cr14, cr14, {3}
    18e0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    18e4:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    18e8:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    18ec:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    18f0:	61652d65 	cmnvs	r5, r5, ror #26
    18f4:	342f6962 	strtcc	r6, [pc], #-2402	; 18fc <__Stack_Size+0x16fc>
    18f8:	332e372e 	teqcc	lr, #12058624	; 0xb80000
    18fc:	2f2e2e2f 	svccs	0x002e2e2f
    1900:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1904:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1908:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    190c:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    1910:	61652d65 	cmnvs	r5, r5, ror #26
    1914:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
    1918:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    191c:	55006564 	strpl	r6, [r0, #-1380]	; 0xfffffa9c
    1920:	00524553 	subseq	r4, r2, r3, asr r5
    1924:	334d5453 	movtcc	r5, #54355	; 0xd453
    1928:	30314632 	eorscc	r4, r1, r2, lsr r6
    192c:	57465f78 	smlsldxpl	r5, r6, r8, pc	; <UNPREDICTABLE>
    1930:	5c62694c 	stclpl	9, cr6, [r2], #-304	; 0xfffffed0
    1934:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1938:	45524f43 	ldrbmi	r4, [r2, #-3907]	; 0xfffff0bd
    193c:	74730000 	ldrbtvc	r0, [r3], #-0
    1940:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1944:	5f783031 	svcpl	0x00783031
    1948:	2e633269 	cdpcs	2, 6, cr3, cr3, cr9, {3}
    194c:	00010063 	andeq	r0, r1, r3, rrx
    1950:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
    1954:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
    1958:	00020068 	andeq	r0, r2, r8, rrx
    195c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1960:	31663233 	cmncc	r6, r3, lsr r2
    1964:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
    1968:	00000300 	andeq	r0, r0, r0, lsl #6
    196c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1970:	30316632 	eorscc	r6, r1, r2, lsr r6
    1974:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    1978:	00682e63 	rsbeq	r2, r8, r3, ror #28
    197c:	73000004 	movwvc	r0, #4
    1980:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1984:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1988:	6332695f 	teqvs	r2, #1556480	; 0x17c000
    198c:	0400682e 	streq	r6, [r0], #-2094	; 0xfffff7d2
    1990:	6f630000 	svcvs	0x00630000
    1994:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
    1998:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
    199c:	00000500 	andeq	r0, r0, r0, lsl #10
    19a0:	02050000 	andeq	r0, r5, #0
    19a4:	08004ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp, lr}
    19a8:	0101a203 	tsteq	r1, r3, lsl #4
    19ac:	79684d4e 	stmdbvc	r8!, {r1, r2, r3, r6, r8, sl, fp, lr}^
    19b0:	0b036868 	bleq	dbb58 <__Stack_Size+0xdb958>
    19b4:	3d675974 	stclcc	9, cr5, [r7, #-464]!	; 0xfffffe30
    19b8:	3e2e0d03 	cdpcc	13, 2, cr0, cr14, cr3, {0}
    19bc:	7530594c 	ldrvc	r5, [r0, #-2380]!	; 0xfffff6b4
    19c0:	3f85404c 	svccc	0x0085404c
    19c4:	3f3f845b 	svccc	0x003f845b
    19c8:	b169794c 	cmnlt	r9, ip, asr #18
    19cc:	4d774eca 	ldclmi	14, cr4, [r7, #-808]!	; 0xfffffcd8
    19d0:	3e320892 	mrccc	8, 1, r0, cr2, cr2, {4}
    19d4:	926a3e86 	rsbls	r3, sl, #2144	; 0x860
    19d8:	4dc28340 	stclmi	3, cr8, [r2, #256]	; 0x100
    19dc:	4c4c4c4c 	mcrrmi	12, 4, r4, ip, cr12
    19e0:	0a034b4c 	beq	d4718 <__Stack_Size+0xd4518>
    19e4:	953f6a66 	ldrls	r6, [pc, #-2662]!	; f86 <__Stack_Size+0xd86>
    19e8:	660a0384 	strvs	r0, [sl], -r4, lsl #7
    19ec:	84953f6a 	ldrhi	r3, [r5], #3946	; 0xf6a
    19f0:	6a660a03 	bvs	1984204 <__Stack_Size+0x1984004>
    19f4:	0384953f 	orreq	r9, r4, #264241152	; 0xfc00000
    19f8:	3f6a660a 	svccc	0x006a660a
    19fc:	0a038495 	beq	e2c58 <__Stack_Size+0xe2a58>
    1a00:	953f6a66 	ldrls	r6, [pc, #-2662]!	; fa2 <__Stack_Size+0xda2>
    1a04:	660a0384 	strvs	r0, [sl], -r4, lsl #7
    1a08:	84953f6a 	ldrhi	r3, [r5], #3946	; 0xf6a
    1a0c:	67660903 	strbvs	r0, [r6, -r3, lsl #18]!
    1a10:	934d3f42 	movtls	r3, #57154	; 0xdf42
    1a14:	660a033d 			; <UNDEFINED> instruction: 0x660a033d
    1a18:	84953f6a 	ldrhi	r3, [r5], #3946	; 0xf6a
    1a1c:	6a660a03 	bvs	1984230 <__Stack_Size+0x1984030>
    1a20:	0384953f 	orreq	r9, r4, #264241152	; 0xfc00000
    1a24:	3f88660f 	svccc	0x0088660f
    1a28:	0903ae95 	stmdbeq	r3, {r0, r2, r4, r7, r9, sl, fp, sp, pc}
    1a2c:	6e4b6a58 	mcrvs	10, 2, r6, cr11, cr8, {2}
    1a30:	0d034b4e 	vstreq	d4, [r3, #-312]	; 0xfffffec8
    1a34:	5d3f8766 	ldcpl	7, cr8, [pc, #-408]!	; 18a4 <__Stack_Size+0x16a4>
    1a38:	12034b4d 	andne	r4, r3, #78848	; 0x13400
    1a3c:	2f426766 	svccs	0x00426766
    1a40:	0a033d4d 	beq	d0f7c <__Stack_Size+0xd0d7c>
    1a44:	b13f6a66 	teqlt	pc, r6, ror #20
    1a48:	661803a0 	ldrvs	r0, [r8], -r0, lsr #7
    1a4c:	84954d6c 	ldrhi	r4, [r5], #3436	; 0xd6c
    1a50:	6a580c03 	bvs	1604a64 <__Stack_Size+0x1604864>
    1a54:	0384954d 	orreq	r9, r4, #322961408	; 0x13400000
    1a58:	3f6a580a 	svccc	0x006a580a
    1a5c:	11038495 			; <UNDEFINED> instruction: 0x11038495
    1a60:	954d6a66 	strbls	r6, [sp, #-2662]	; 0xfffff59a
    1a64:	580a0384 	stmdapl	sl, {r2, r7, r8, r9}
    1a68:	84953f6a 	ldrhi	r3, [r5], #3946	; 0xf6a
    1a6c:	03754e6e 	cmneq	r5, #1760	; 0x6e0
    1a70:	3f6a740a 	svccc	0x006a740a
    1a74:	0a038495 	beq	e2cd0 <__Stack_Size+0xe2ad0>
    1a78:	953f6a66 	ldrls	r6, [pc, #-2662]!	; 101a <__Stack_Size+0xe1a>
    1a7c:	660c0384 	strvs	r0, [ip], -r4, lsl #7
    1a80:	84954d6a 	ldrhi	r4, [r5], #3434	; 0xd6a
    1a84:	5800fe03 	stmdapl	r0, {r0, r1, r9, sl, fp, ip, sp, lr, pc}
    1a88:	43673d59 	cmnmi	r7, #5696	; 0x1640
    1a8c:	694d4b4b 	stmdbvs	sp, {r0, r1, r3, r6, r8, r9, fp, lr}^
    1a90:	213f4f69 	teqcs	pc, r9, ror #30
    1a94:	4b741203 	blmi	1d062a8 <__Stack_Size+0x1d060a8>
    1a98:	4b4b6c3d 	blmi	12dcb94 <__Stack_Size+0x12dc994>
    1a9c:	0321694d 	teqeq	r1, #1261568	; 0x134000
    1aa0:	3d596626 	ldclcc	6, cr6, [r9, #-152]	; 0xffffff68
    1aa4:	4c4d316d 	stfmie	f3, [sp], {109}	; 0x6d
    1aa8:	4d4c5d3f 	stclmi	13, cr5, [ip, #-252]	; 0xffffff04
    1aac:	21404f69 	cmpcs	r0, r9, ror #30
    1ab0:	59662403 	stmdbpl	r6!, {r0, r1, sl, sp}^
    1ab4:	03754c41 	cmneq	r5, #16640	; 0x4100
    1ab8:	3d595819 	ldclcc	8, cr5, [r9, #-100]	; 0xffffff9c
    1abc:	004da143 	subeq	sl, sp, r3, asr #2
    1ac0:	06010402 	streq	r0, [r1], -r2, lsl #8
    1ac4:	4f3f0682 	svcmi	0x003f0682
    1ac8:	2203213f 	andcs	r2, r3, #-1073741809	; 0xc000000f
    1acc:	4c415966 	mcrrmi	9, 6, r5, r1, cr6
    1ad0:	00050275 	andeq	r0, r5, r5, ror r2
    1ad4:	00fc0101 	rscseq	r0, ip, r1, lsl #2
    1ad8:	00020000 	andeq	r0, r2, r0
    1adc:	000000c9 	andeq	r0, r0, r9, asr #1
    1ae0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1ae4:	0101000d 	tsteq	r1, sp
    1ae8:	00000101 	andeq	r0, r0, r1, lsl #2
    1aec:	00000100 	andeq	r0, r0, r0, lsl #2
    1af0:	535c2e01 	cmppl	ip, #1, 28
    1af4:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
    1af8:	78303146 	ldmdavc	r0!, {r1, r2, r6, r8, ip, sp}
    1afc:	4c57465f 	mrrcmi	6, 5, r4, r7, cr15
    1b00:	735c6269 	cmpvc	ip, #-1879048186	; 0x90000006
    1b04:	63006372 	movwvs	r6, #882	; 0x372
    1b08:	6f745c3a 	svcvs	0x00745c3a
    1b0c:	5c736c6f 	ldclpl	12, cr6, [r3], #-444	; 0xfffffe44
    1b10:	326d7261 	rsbcc	r7, sp, #268435462	; 0x10000006
    1b14:	2e333130 	mrccs	1, 1, r3, cr3, cr0, {1}
    1b18:	625c3530 	subsvs	r3, ip, #48, 10	; 0xc000000
    1b1c:	2e5c6e69 	cdpcs	14, 5, cr6, cr12, cr9, {3}
    1b20:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
    1b24:	63672f62 	cmnvs	r7, #392	; 0x188
    1b28:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
    1b2c:	6f6e2d6d 	svcvs	0x006e2d6d
    1b30:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    1b34:	2f696261 	svccs	0x00696261
    1b38:	2e372e34 	mrccs	14, 1, r2, cr7, cr4, {1}
    1b3c:	2e2e2f33 	mcrcs	15, 1, r2, cr14, cr3, {1}
    1b40:	2f2e2e2f 	svccs	0x002e2e2f
    1b44:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1b48:	72612f2e 	rsbvc	r2, r1, #46, 30	; 0xb8
    1b4c:	6f6e2d6d 	svcvs	0x006e2d6d
    1b50:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    1b54:	2f696261 	svccs	0x00696261
    1b58:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
    1b5c:	00656475 	rsbeq	r6, r5, r5, ror r4
    1b60:	52455355 	subpl	r5, r5, #1409286145	; 0x54000001
    1b64:	524f4300 	subpl	r4, pc, #0, 6
    1b68:	73000045 	movwvc	r0, #69	; 0x45
    1b6c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1b70:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1b74:	6477695f 	ldrbtvs	r6, [r7], #-2399	; 0xfffff6a1
    1b78:	00632e67 	rsbeq	r2, r3, r7, ror #28
    1b7c:	73000001 	movwvc	r0, #1
    1b80:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
    1b84:	00682e74 	rsbeq	r2, r8, r4, ror lr
    1b88:	73000002 	movwvc	r0, #2
    1b8c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1b90:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1b94:	0300682e 	movweq	r6, #2094	; 0x82e
    1b98:	6f630000 	svcvs	0x00630000
    1b9c:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
    1ba0:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
    1ba4:	00000400 	andeq	r0, r0, r0, lsl #8
    1ba8:	02050000 	andeq	r0, r5, #0
    1bac:	080056b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, ip, lr}
    1bb0:	0100dc03 	tsteq	r0, r3, lsl #24
    1bb4:	10033d5b 	andne	r3, r3, fp, asr sp
    1bb8:	033d5b82 	teqeq	sp, #133120	; 0x20800
    1bbc:	3d5b8209 	lfmcc	f0, 3, [fp, #-36]	; 0xffffffdc
    1bc0:	2f820903 	svccs	0x00820903
    1bc4:	4b2f6e4b 	blmi	bdd4f8 <__Stack_Size+0xbdd2f8>
    1bc8:	59660b03 	stmdbpl	r6!, {r0, r1, r8, r9, fp}^
    1bcc:	3f4e683f 	svccc	0x004e683f
    1bd0:	00080221 	andeq	r0, r8, r1, lsr #4
    1bd4:	01240101 	teqeq	r4, r1, lsl #2
    1bd8:	00020000 	andeq	r0, r2, r0
    1bdc:	000000c8 	andeq	r0, r0, r8, asr #1
    1be0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1be4:	0101000d 	tsteq	r1, sp
    1be8:	00000101 	andeq	r0, r0, r1, lsl #2
    1bec:	00000100 	andeq	r0, r0, r0, lsl #2
    1bf0:	524f4301 	subpl	r4, pc, #67108864	; 0x4000000
    1bf4:	5c2e0045 	stcpl	0, cr0, [lr], #-276	; 0xfffffeec
    1bf8:	334d5453 	movtcc	r5, #54355	; 0xd453
    1bfc:	30314632 	eorscc	r4, r1, r2, lsr r6
    1c00:	57465f78 	smlsldxpl	r5, r6, r8, pc	; <UNPREDICTABLE>
    1c04:	5c62694c 	stclpl	9, cr6, [r2], #-304	; 0xfffffed0
    1c08:	00637273 	rsbeq	r7, r3, r3, ror r2
    1c0c:	745c3a63 	ldrbvc	r3, [ip], #-2659	; 0xfffff59d
    1c10:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
    1c14:	6d72615c 	ldfvse	f6, [r2, #-368]!	; 0xfffffe90
    1c18:	33313032 	teqcc	r1, #50	; 0x32
    1c1c:	5c35302e 	ldcpl	0, cr3, [r5], #-184	; 0xffffff48
    1c20:	5c6e6962 	stclpl	9, cr6, [lr], #-392	; 0xfffffe78
    1c24:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 1b74 <__Stack_Size+0x1974>
    1c28:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
    1c2c:	612f6363 	teqvs	pc, r3, ror #6
    1c30:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    1c34:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    1c38:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    1c3c:	372e342f 	strcc	r3, [lr, -pc, lsr #8]!
    1c40:	2e2f332e 	cdpcs	3, 2, cr3, cr15, cr14, {1}
    1c44:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1c48:	2f2e2e2f 	svccs	0x002e2e2f
    1c4c:	612f2e2e 	teqvs	pc, lr, lsr #28
    1c50:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    1c54:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    1c58:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    1c5c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1c60:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    1c64:	45535500 	ldrbmi	r5, [r3, #-1280]	; 0xfffffb00
    1c68:	63000052 	movwvs	r0, #82	; 0x52
    1c6c:	5f65726f 	svcpl	0x0065726f
    1c70:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
    1c74:	00010068 	andeq	r0, r1, r8, rrx
    1c78:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1c7c:	31663233 	cmncc	r6, r3, lsr r2
    1c80:	705f7830 	subsvc	r7, pc, r0, lsr r8	; <UNPREDICTABLE>
    1c84:	632e7277 	teqvs	lr, #1879048199	; 0x70000007
    1c88:	00000200 	andeq	r0, r0, r0, lsl #4
    1c8c:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    1c90:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    1c94:	00000300 	andeq	r0, r0, r0, lsl #6
    1c98:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1c9c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1ca0:	00682e78 	rsbeq	r2, r8, r8, ror lr
    1ca4:	00000004 	andeq	r0, r0, r4
    1ca8:	84020500 	strhi	r0, [r2], #-1280	; 0xfffffb00
    1cac:	03080057 	movweq	r0, #32855	; 0x8057
    1cb0:	2e0109ba 	mcrcs	9, 0, r0, cr1, cr10, {5}
    1cb4:	02042e4b 	andeq	r2, r4, #1200	; 0x4b0
    1cb8:	4a77b503 	bmi	1def0cc <__Stack_Size+0x1deeecc>
    1cbc:	0367672f 	cmneq	r7, #12320768	; 0xbc0000
    1cc0:	3d5b2e09 	ldclcc	14, cr2, [fp, #-36]	; 0xffffffdc
    1cc4:	5b820903 	blpl	fe0840d8 <BootRAM+0xc274879>
    1cc8:	8211033d 	andshi	r0, r1, #-201326592	; 0xf4000000
    1ccc:	4c3e3f4b 	ldcmi	15, cr3, [lr], #-300	; 0xfffffed4
    1cd0:	09033d4c 	stmdbeq	r3, {r2, r3, r6, r8, sl, fp, ip, sp}
    1cd4:	033d5b74 	teqeq	sp, #116, 22	; 0x1d000
    1cd8:	4267820f 	rsbmi	r8, r7, #-268435456	; 0xf0000000
    1cdc:	3e4c4c3e 	mcrcc	12, 2, r4, cr12, cr14, {1}
    1ce0:	32413f69 	subcc	r3, r1, #420	; 0x1a4
    1ce4:	68309867 	ldmdavs	r0!, {r0, r1, r2, r5, r6, fp, ip, pc}
    1ce8:	032f6c68 	teqeq	pc, #104, 24	; 0x6800
    1cec:	404b660c 	submi	r6, fp, ip, lsl #12
    1cf0:	213f4e68 	teqcs	pc, r8, ror #28
    1cf4:	4e900b03 	vfnmsmi.f64	d0, d0, d3
    1cf8:	00080283 	andeq	r0, r8, r3, lsl #5
    1cfc:	02350101 	eorseq	r0, r5, #1073741824	; 0x40000000
    1d00:	00020000 	andeq	r0, r2, r0
    1d04:	000000ef 	andeq	r0, r0, pc, ror #1
    1d08:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1d0c:	0101000d 	tsteq	r1, sp
    1d10:	00000101 	andeq	r0, r0, r1, lsl #2
    1d14:	00000100 	andeq	r0, r0, r0, lsl #2
    1d18:	535c2e01 	cmppl	ip, #1, 28
    1d1c:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
    1d20:	78303146 	ldmdavc	r0!, {r1, r2, r6, r8, ip, sp}
    1d24:	4c57465f 	mrrcmi	6, 5, r4, r7, cr15
    1d28:	735c6269 	cmpvc	ip, #-1879048186	; 0x90000006
    1d2c:	63006372 	movwvs	r6, #882	; 0x372
    1d30:	6f745c3a 	svcvs	0x00745c3a
    1d34:	5c736c6f 	ldclpl	12, cr6, [r3], #-444	; 0xfffffe44
    1d38:	326d7261 	rsbcc	r7, sp, #268435462	; 0x10000006
    1d3c:	2e333130 	mrccs	1, 1, r3, cr3, cr0, {1}
    1d40:	625c3530 	subsvs	r3, ip, #48, 10	; 0xc000000
    1d44:	2e5c6e69 	cdpcs	14, 5, cr6, cr12, cr9, {3}
    1d48:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
    1d4c:	63672f62 	cmnvs	r7, #392	; 0x188
    1d50:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
    1d54:	6f6e2d6d 	svcvs	0x006e2d6d
    1d58:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    1d5c:	2f696261 	svccs	0x00696261
    1d60:	2e372e34 	mrccs	14, 1, r2, cr7, cr4, {1}
    1d64:	2e2e2f33 	mcrcs	15, 1, r2, cr14, cr3, {1}
    1d68:	2f2e2e2f 	svccs	0x002e2e2f
    1d6c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1d70:	72612f2e 	rsbvc	r2, r1, #46, 30	; 0xb8
    1d74:	6f6e2d6d 	svcvs	0x006e2d6d
    1d78:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    1d7c:	2f696261 	svccs	0x00696261
    1d80:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
    1d84:	00656475 	rsbeq	r6, r5, r5, ror r4
    1d88:	52455355 	subpl	r5, r5, #1409286145	; 0x54000001
    1d8c:	4d545300 	ldclmi	3, cr5, [r4, #-0]
    1d90:	31463233 	cmpcc	r6, r3, lsr r2
    1d94:	465f7830 			; <UNDEFINED> instruction: 0x465f7830
    1d98:	62694c57 	rsbvs	r4, r9, #22272	; 0x5700
    1d9c:	636e695c 	cmnvs	lr, #92, 18	; 0x170000
    1da0:	524f4300 	subpl	r4, pc, #0, 6
    1da4:	73000045 	movwvc	r0, #69	; 0x45
    1da8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1dac:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1db0:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    1db4:	0100632e 	tsteq	r0, lr, lsr #6
    1db8:	74730000 	ldrbtvc	r0, [r3], #-0
    1dbc:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
    1dc0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1dc4:	74730000 	ldrbtvc	r0, [r3], #-0
    1dc8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1dcc:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
    1dd0:	00030068 	andeq	r0, r3, r8, rrx
    1dd4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1dd8:	31663233 	cmncc	r6, r3, lsr r2
    1ddc:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    1de0:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1de4:	00000400 	andeq	r0, r0, r0, lsl #8
    1de8:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
    1dec:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
    1df0:	0500682e 	streq	r6, [r0, #-2094]	; 0xfffff7d2
    1df4:	00000000 	andeq	r0, r0, r0
    1df8:	59580205 	ldmdbpl	r8, {r0, r2, r9}^
    1dfc:	d9030800 	stmdble	r3, {fp}
    1e00:	6a300101 	bvs	c0220c <__Stack_Size+0xc0200c>
    1e04:	0369856c 	cmneq	r9, #108, 10	; 0x1b000000
    1e08:	034d6613 	movteq	r6, #54803	; 0xd613
    1e0c:	684f820d 	stmdavs	pc, {r0, r2, r3, r9, pc}^	; <UNPREDICTABLE>
    1e10:	24678668 	strbtcs	r8, [r7], #-1640	; 0xfffff998
    1e14:	03222367 	teqeq	r2, #-1677721599	; 0x9c000001
    1e18:	3d3d740a 	cfldrscc	mvf7, [sp, #-40]!	; 0xffffffd8
    1e1c:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
    1e20:	02004101 	andeq	r4, r0, #1073741824	; 0x40000000
    1e24:	00670104 	rsbeq	r0, r7, r4, lsl #2
    1e28:	4b010402 	blmi	42e38 <__Stack_Size+0x42c38>
    1e2c:	3e4e7676 	mcrcc	6, 2, r7, cr14, cr6, {3}
    1e30:	66090321 	strvs	r0, [r9], -r1, lsr #6
    1e34:	4c3e3f59 	ldcmi	15, cr3, [lr], #-356	; 0xfffffe9c
    1e38:	09033d68 	stmdbeq	r3, {r3, r5, r6, r8, sl, fp, ip, sp}
    1e3c:	033d5b82 	teqeq	sp, #133120	; 0x20800
    1e40:	42598214 	subsmi	r8, r9, #20, 4	; 0x40000001
    1e44:	3d684c3e 	stclcc	12, cr4, [r8, #-248]!	; 0xffffff08
    1e48:	5c820903 	stcpl	9, cr0, [r2], {3}
    1e4c:	019e033d 	orrseq	r0, lr, sp, lsr r3
    1e50:	3e3f4b82 	vaddcc.f64	d4, d31, d2
    1e54:	033d4c4c 	teqeq	sp, #76, 24	; 0x4c00
    1e58:	672f740c 	strvs	r7, [pc, -ip, lsl #8]!
    1e5c:	4b661303 	blmi	1986a70 <__Stack_Size+0x1986870>
    1e60:	4c4c3e3f 	mcrrmi	14, 3, r3, ip, cr15
    1e64:	740f033d 	strvc	r0, [pc], #-829	; 1e6c <__Stack_Size+0x1c6c>
    1e68:	4c3e3f4b 	ldcmi	15, cr3, [lr], #-300	; 0xfffffed4
    1e6c:	0f033d4c 	svceq	0x00033d4c
    1e70:	3e3f4b74 	vmovcc.s16	r4, d15[3]
    1e74:	033d684c 	teqeq	sp, #76, 16	; 0x4c0000
    1e78:	3f78741d 	svccc	0x0078741d
    1e7c:	0e03ae95 	mcreq	14, 0, sl, cr3, cr5, {4}
    1e80:	033d4e82 	teqeq	sp, #2080	; 0x820
    1e84:	3f4b7421 	svccc	0x004b7421
    1e88:	3d4c4c3e 	stclcc	12, cr4, [ip, #-248]	; 0xffffff08
    1e8c:	5d743403 	cfldrdpl	mvd3, [r4, #-12]!
    1e90:	4b6a4c4c 	blmi	1a94fc8 <__Stack_Size+0x1a94dc8>
    1e94:	22234b24 	eorcs	r4, r3, #36, 22	; 0x9000
    1e98:	5b820903 	blpl	fe0842ac <BootRAM+0xc274a4d>
    1e9c:	820d033d 	andhi	r0, sp, #-201326592	; 0xf4000000
    1ea0:	0903674e 	stmdbeq	r3, {r1, r2, r3, r6, r8, r9, sl, sp, lr}
    1ea4:	033d5b82 	teqeq	sp, #133120	; 0x20800
    1ea8:	034b820b 	movteq	r8, #45579	; 0xb20b
    1eac:	775aba0b 	ldrbvc	fp, [sl, -fp, lsl #20]
    1eb0:	243d223d 	ldrtcs	r2, [sp], #-573	; 0xfffffdc3
    1eb4:	3e685b59 	vmovcc.8	d8[6], r5
    1eb8:	03663903 	cmneq	r6, #49152	; 0xc000
    1ebc:	03682051 	cmneq	r8, #81	; 0x51
    1ec0:	5703662d 	strpl	r6, [r3, -sp, lsr #12]
    1ec4:	66290320 	strtvs	r0, [r9], -r0, lsr #6
    1ec8:	59253d23 	stmdbpl	r5!, {r0, r1, r5, r8, sl, fp, ip, sp}
    1ecc:	5976684b 	ldmdbpl	r6!, {r0, r1, r3, r6, fp, sp, lr}^
    1ed0:	5976684b 	ldmdbpl	r6!, {r0, r1, r3, r6, fp, sp, lr}^
    1ed4:	5976684b 	ldmdbpl	r6!, {r0, r1, r3, r6, fp, sp, lr}^
    1ed8:	0375684b 	cmneq	r5, #4915200	; 0x4b0000
    1edc:	3e6bf222 	cdpcc	2, 6, cr15, cr11, cr2, {1}
    1ee0:	12038478 	andne	r8, r3, #120, 8	; 0x78000000
    1ee4:	783e6a82 	ldmdavc	lr!, {r1, r7, r9, fp, sp, lr}
    1ee8:	82130384 	andshi	r0, r3, #132, 6	; 0x10000002
    1eec:	84783e6a 	ldrbthi	r3, [r8], #-3690	; 0xfffff196
    1ef0:	6a822f03 	bvs	fe08db04 <BootRAM+0xc27e2a5>
    1ef4:	0384783e 	orreq	r7, r4, #4063232	; 0x3e0000
    1ef8:	3e6a8213 	mcrcc	2, 3, r8, cr10, cr3, {0}
    1efc:	09038478 	stmdbeq	r3, {r3, r4, r5, r6, sl, pc}
    1f00:	033d5b82 	teqeq	sp, #133120	; 0x20800
    1f04:	3d5b8209 	lfmcc	f0, 3, [fp, #-36]	; 0xffffffdc
    1f08:	5d821c03 	stcpl	12, cr1, [r2, #12]
    1f0c:	8226033d 	eorhi	r0, r6, #-201326592	; 0xf4000000
    1f10:	413d3d59 	teqmi	sp, r9, asr sp
    1f14:	3e4c3e59 	mcrcc	14, 2, r3, cr12, cr9, {2}
    1f18:	844b404e 	strbhi	r4, [fp], #-78	; 0xffffffb2
    1f1c:	0321404e 	teqeq	r1, #78	; 0x4e
    1f20:	6730820a 	ldrvs	r8, [r0, -sl, lsl #4]!
    1f24:	59661c03 	stmdbpl	r6!, {r0, r1, sl, fp, ip}^
    1f28:	404e6841 	submi	r6, lr, r1, asr #16
    1f2c:	821d0321 	andshi	r0, sp, #-2080374784	; 0x84000000
    1f30:	08023d5e 	stmdaeq	r2, {r1, r2, r3, r4, r6, r8, sl, fp, ip, sp}
    1f34:	42010100 	andmi	r0, r1, #0, 2
    1f38:	02000001 	andeq	r0, r0, #1
    1f3c:	0000c800 	andeq	ip, r0, r0, lsl #16
    1f40:	fb010200 	blx	4274a <__Stack_Size+0x4254a>
    1f44:	01000d0e 	tsteq	r0, lr, lsl #26
    1f48:	00010101 	andeq	r0, r1, r1, lsl #2
    1f4c:	00010000 	andeq	r0, r1, r0
    1f50:	5c2e0100 	stfpls	f0, [lr], #-0
    1f54:	334d5453 	movtcc	r5, #54355	; 0xd453
    1f58:	30314632 	eorscc	r4, r1, r2, lsr r6
    1f5c:	57465f78 	smlsldxpl	r5, r6, r8, pc	; <UNPREDICTABLE>
    1f60:	5c62694c 	stclpl	9, cr6, [r2], #-304	; 0xfffffed0
    1f64:	00637273 	rsbeq	r7, r3, r3, ror r2
    1f68:	745c3a63 	ldrbvc	r3, [ip], #-2659	; 0xfffff59d
    1f6c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
    1f70:	6d72615c 	ldfvse	f6, [r2, #-368]!	; 0xfffffe90
    1f74:	33313032 	teqcc	r1, #50	; 0x32
    1f78:	5c35302e 	ldcpl	0, cr3, [r5], #-184	; 0xffffff48
    1f7c:	5c6e6962 	stclpl	9, cr6, [lr], #-392	; 0xfffffe78
    1f80:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 1ed0 <__Stack_Size+0x1cd0>
    1f84:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
    1f88:	612f6363 	teqvs	pc, r3, ror #6
    1f8c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    1f90:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    1f94:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    1f98:	372e342f 	strcc	r3, [lr, -pc, lsr #8]!
    1f9c:	2e2f332e 	cdpcs	3, 2, cr3, cr15, cr14, {1}
    1fa0:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1fa4:	2f2e2e2f 	svccs	0x002e2e2f
    1fa8:	612f2e2e 	teqvs	pc, lr, lsr #28
    1fac:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    1fb0:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    1fb4:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    1fb8:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1fbc:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    1fc0:	45535500 	ldrbmi	r5, [r3, #-1280]	; 0xfffffb00
    1fc4:	4f430052 	svcmi	0x00430052
    1fc8:	00004552 	andeq	r4, r0, r2, asr r5
    1fcc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1fd0:	30316632 	eorscc	r6, r1, r2, lsr r6
    1fd4:	74725f78 	ldrbtvc	r5, [r2], #-3960	; 0xfffff088
    1fd8:	00632e63 	rsbeq	r2, r3, r3, ror #28
    1fdc:	73000001 	movwvc	r0, #1
    1fe0:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
    1fe4:	00682e74 	rsbeq	r2, r8, r4, ror lr
    1fe8:	73000002 	movwvc	r0, #2
    1fec:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1ff0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1ff4:	0300682e 	movweq	r6, #2094	; 0x82e
    1ff8:	6f630000 	svcvs	0x00630000
    1ffc:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
    2000:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
    2004:	00000400 	andeq	r0, r0, r0, lsl #8
    2008:	02050000 	andeq	r0, r5, #0
    200c:	08006198 	stmdaeq	r0, {r3, r4, r7, r8, sp, lr}
    2010:	0100da03 	tsteq	r0, r3, lsl #20
    2014:	ae943e79 	mrcge	14, 4, r3, cr4, cr9, {3}
    2018:	6e83308a 	cdpvs	0, 8, cr3, cr3, cr10, {4}
    201c:	3d6e8330 	stclcc	3, cr8, [lr, #-192]!	; 0xffffff40
    2020:	8a753d3d 	bhi	1d5151c <__Stack_Size+0x1d5131c>
    2024:	4b68304b 	blmi	1a0e158 <__Stack_Size+0x1a0df58>
    2028:	304e6e2f 	subcc	r6, lr, pc, lsr #28
    202c:	6e2f4b84 	vmulvs.f64	d4, d31, d4
    2030:	4b68304b 	blmi	1a0e164 <__Stack_Size+0x1a0df64>
    2034:	3d3d6e2f 	ldccc	14, cr6, [sp, #-188]!	; 0xffffff44
    2038:	03216783 	teqeq	r1, #34340864	; 0x20c0000
    203c:	00309009 	eorseq	r9, r0, r9
    2040:	06010402 	streq	r0, [r1], -r2, lsl #8
    2044:	03770620 	cmneq	r7, #32, 12	; 0x2000000
    2048:	8430660b 	ldrthi	r6, [r0], #-1547	; 0xfffff9f5
    204c:	01040200 	mrseq	r0, R12_usr
    2050:	77062006 	strvc	r2, [r6, -r6]
    2054:	59660e03 	stmdbpl	r6!, {r0, r1, r9, sl, fp}^
    2058:	3e4e8441 	cdpcc	4, 4, cr8, cr14, cr1, {2}
    205c:	820e0321 	andhi	r0, lr, #-2080374784	; 0x84000000
    2060:	0c03ad5d 	stceq	13, cr10, [r3], {93}	; 0x5d
    2064:	83405982 	movthi	r5, #2434	; 0x982
    2068:	01040200 	mrseq	r0, R12_usr
    206c:	3e068206 	cdpcc	2, 0, cr8, cr6, cr6, {0}
    2070:	03213e4e 	teqeq	r1, #1248	; 0x4e0
    2074:	ad5d900c 	ldclge	0, cr9, [sp, #-48]	; 0xffffffd0
    2078:	01000802 	tsteq	r0, r2, lsl #16
    207c:	0001cd01 	andeq	ip, r1, r1, lsl #26
    2080:	f1000200 			; <UNDEFINED> instruction: 0xf1000200
    2084:	02000000 	andeq	r0, r0, #0
    2088:	0d0efb01 	vstreq	d15, [lr, #-4]
    208c:	01010100 	mrseq	r0, (UNDEF: 17)
    2090:	00000001 	andeq	r0, r0, r1
    2094:	01000001 	tsteq	r0, r1
    2098:	54535c2e 	ldrbpl	r5, [r3], #-3118	; 0xfffff3d2
    209c:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
    20a0:	5f783031 	svcpl	0x00783031
    20a4:	694c5746 	stmdbvs	ip, {r1, r2, r6, r8, r9, sl, ip, lr}^
    20a8:	72735c62 	rsbsvc	r5, r3, #25088	; 0x6200
    20ac:	3a630063 	bcc	18c2240 <__Stack_Size+0x18c2040>
    20b0:	6f6f745c 	svcvs	0x006f745c
    20b4:	615c736c 	cmpvs	ip, ip, ror #6
    20b8:	30326d72 	eorscc	r6, r2, r2, ror sp
    20bc:	302e3331 	eorcc	r3, lr, r1, lsr r3
    20c0:	69625c35 	stmdbvs	r2!, {r0, r2, r4, r5, sl, fp, ip, lr}^
    20c4:	2e2e5c6e 	cdpcs	12, 2, cr5, cr14, cr14, {3}
    20c8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    20cc:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    20d0:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    20d4:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    20d8:	61652d65 	cmnvs	r5, r5, ror #26
    20dc:	342f6962 	strtcc	r6, [pc], #-2402	; 20e4 <__Stack_Size+0x1ee4>
    20e0:	332e372e 	teqcc	lr, #12058624	; 0xb80000
    20e4:	2f2e2e2f 	svccs	0x002e2e2f
    20e8:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    20ec:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    20f0:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    20f4:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    20f8:	61652d65 	cmnvs	r5, r5, ror #26
    20fc:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
    2100:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    2104:	55006564 	strpl	r6, [r0, #-1380]	; 0xfffffa9c
    2108:	00524553 	subseq	r4, r2, r3, asr r5
    210c:	334d5453 	movtcc	r5, #54355	; 0xd453
    2110:	30314632 	eorscc	r4, r1, r2, lsr r6
    2114:	57465f78 	smlsldxpl	r5, r6, r8, pc	; <UNPREDICTABLE>
    2118:	5c62694c 	stclpl	9, cr6, [r2], #-304	; 0xfffffed0
    211c:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2120:	45524f43 	ldrbmi	r4, [r2, #-3907]	; 0xfffff0bd
    2124:	74730000 	ldrbtvc	r0, [r3], #-0
    2128:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    212c:	5f783031 	svcpl	0x00783031
    2130:	6f696473 	svcvs	0x00696473
    2134:	0100632e 	tsteq	r0, lr, lsr #6
    2138:	74730000 	ldrbtvc	r0, [r3], #-0
    213c:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
    2140:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2144:	74730000 	ldrbtvc	r0, [r3], #-0
    2148:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    214c:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
    2150:	00030068 	andeq	r0, r3, r8, rrx
    2154:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2158:	31663233 	cmncc	r6, r3, lsr r2
    215c:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
    2160:	2e6f6964 	cdpcs	9, 6, cr6, cr15, cr4, {3}
    2164:	00040068 	andeq	r0, r4, r8, rrx
    2168:	726f6300 	rsbvc	r6, pc, #0, 6
    216c:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
    2170:	00682e33 	rsbeq	r2, r8, r3, lsr lr
    2174:	00000005 	andeq	r0, r0, r5
    2178:	6c020500 	cfstr32vs	mvfx0, [r2], {-0}
    217c:	03080064 	movweq	r0, #32868	; 0x8064
    2180:	2f0101a1 	svccs	0x000101a1
    2184:	4b4b4b4b 	blmi	12d4eb8 <__Stack_Size+0x12d4cb8>
    2188:	3d4b4b4b 	vstrcc	d20, [fp, #-300]	; 0xfffffed4
    218c:	740a034b 	strvc	r0, [sl], #-843	; 0xfffffcb5
    2190:	3c0b034b 	stccc	3, cr0, [fp], {75}	; 0x4b
    2194:	2d676e3f 	stclcs	14, cr6, [r7, #-252]!	; 0xffffff04
    2198:	212d3d21 	teqcs	sp, r1, lsr #26
    219c:	033d413a 	teqeq	sp, #-2147483634	; 0x8000000e
    21a0:	4b4c8209 	blmi	13229cc <__Stack_Size+0x13227cc>
    21a4:	4b4b4b4b 	blmi	12d4ed8 <__Stack_Size+0x12d4cd8>
    21a8:	3d5c6e4b 	ldclcc	14, cr6, [ip, #-300]	; 0xfffffed4
    21ac:	4e820b03 	vdivmi.f64	d0, d2, d3
    21b0:	0c036767 	stceq	7, cr6, [r3], {103}	; 0x67
    21b4:	034b2f82 	movteq	r2, #49026	; 0xbf82
    21b8:	3f6b6624 	svccc	0x006b6624
    21bc:	09038479 	stmdbeq	r3, {r0, r3, r4, r5, r6, sl, pc}
    21c0:	033d5c82 	teqeq	sp, #33280	; 0x8200
    21c4:	034b820a 	movteq	r8, #45578	; 0xb20a
    21c8:	3e4e3c0a 	cdpcc	12, 4, cr3, cr14, cr10, {0}
    21cc:	4065596b 	rsbmi	r5, r5, fp, ror #18
    21d0:	7409033d 	strvc	r0, [r9], #-829	; 0xfffffcc3
    21d4:	4b4b4b4c 	blmi	12d4f0c <__Stack_Size+0x12d4d0c>
    21d8:	2f6e4b4b 	svccs	0x006e4b4b
    21dc:	740d033d 	strvc	r0, [sp], #-829	; 0xfffffcc3
    21e0:	2f4c414b 	svccs	0x004c414b
    21e4:	4b900a03 	blmi	fe4049f8 <BootRAM+0xc5f5199>
    21e8:	4e3c0b03 	vaddmi.f64	d0, d12, d3
    21ec:	594f3e4e 	stmdbpl	pc, {r1, r2, r3, r6, r9, sl, fp, ip, sp}^	; <UNPREDICTABLE>
    21f0:	033d4065 	teqeq	sp, #101	; 0x65
    21f4:	4b4c7409 	blmi	131f220 <__Stack_Size+0x131f020>
    21f8:	4b4b4b4b 	blmi	12d4f2c <__Stack_Size+0x12d4d2c>
    21fc:	2f2f6e4b 	svccs	0x002f6e4b
    2200:	7c3d2f6e 	ldcvc	15, cr2, [sp], #-440	; 0xfffffe48
    2204:	2f8a4b4b 	svccs	0x008a4b4b
    2208:	6609032f 	strvs	r0, [r9], -pc, lsr #6
    220c:	09033d5c 	stmdbeq	r3, {r2, r3, r4, r6, r8, sl, fp, ip, sp}
    2210:	033d5c82 	teqeq	sp, #33280	; 0x8200
    2214:	3d4e820b 	sfmcc	f0, 3, [lr, #-44]	; 0xffffffd4
    2218:	5c740903 	ldclpl	9, cr0, [r4], #-12
    221c:	8209033d 	andhi	r0, r9, #-201326592	; 0xf4000000
    2220:	09033d5c 	stmdbeq	r3, {r2, r3, r4, r6, r8, sl, fp, ip, sp}
    2224:	8a3d5c82 	bhi	f59434 <__Stack_Size+0xf59234>
    2228:	5c7c9f5c 	ldclpl	15, cr9, [ip], #-368	; 0xfffffe90
    222c:	8222033d 	eorhi	r0, r2, #-201326592	; 0xf4000000
    2230:	4e68414b 	powmiem	f4, f0, #3.0
    2234:	1703213e 	smladxne	r3, lr, r1, r2
    2238:	033d4e90 	teqeq	sp, #144, 28	; 0x900
    223c:	404b7422 	submi	r7, fp, r2, lsr #8
    2240:	213e4e68 	teqcs	lr, r8, ror #28
    2244:	4e901603 	cdpmi	6, 9, cr1, cr0, cr3, {0}
    2248:	0007023d 	andeq	r0, r7, sp, lsr r2
    224c:	02070101 	andeq	r0, r7, #1073741824	; 0x40000000
    2250:	00020000 	andeq	r0, r2, r0
    2254:	00000102 	andeq	r0, r0, r2, lsl #2
    2258:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    225c:	0101000d 	tsteq	r1, sp
    2260:	00000101 	andeq	r0, r0, r1, lsl #2
    2264:	00000100 	andeq	r0, r0, r0, lsl #2
    2268:	535c2e01 	cmppl	ip, #1, 28
    226c:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
    2270:	78303146 	ldmdavc	r0!, {r1, r2, r6, r8, ip, sp}
    2274:	4c57465f 	mrrcmi	6, 5, r4, r7, cr15
    2278:	735c6269 	cmpvc	ip, #-1879048186	; 0x90000006
    227c:	63006372 	movwvs	r6, #882	; 0x372
    2280:	6f745c3a 	svcvs	0x00745c3a
    2284:	5c736c6f 	ldclpl	12, cr6, [r3], #-444	; 0xfffffe44
    2288:	326d7261 	rsbcc	r7, sp, #268435462	; 0x10000006
    228c:	2e333130 	mrccs	1, 1, r3, cr3, cr0, {1}
    2290:	625c3530 	subsvs	r3, ip, #48, 10	; 0xc000000
    2294:	2e5c6e69 	cdpcs	14, 5, cr6, cr12, cr9, {3}
    2298:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
    229c:	63672f62 	cmnvs	r7, #392	; 0x188
    22a0:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
    22a4:	6f6e2d6d 	svcvs	0x006e2d6d
    22a8:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    22ac:	2f696261 	svccs	0x00696261
    22b0:	2e372e34 	mrccs	14, 1, r2, cr7, cr4, {1}
    22b4:	2e2e2f33 	mcrcs	15, 1, r2, cr14, cr3, {1}
    22b8:	2f2e2e2f 	svccs	0x002e2e2f
    22bc:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    22c0:	72612f2e 	rsbvc	r2, r1, #46, 30	; 0xb8
    22c4:	6f6e2d6d 	svcvs	0x006e2d6d
    22c8:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    22cc:	2f696261 	svccs	0x00696261
    22d0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
    22d4:	00656475 	rsbeq	r6, r5, r5, ror r4
    22d8:	52455355 	subpl	r5, r5, #1409286145	; 0x54000001
    22dc:	4d545300 	ldclmi	3, cr5, [r4, #-0]
    22e0:	31463233 	cmpcc	r6, r3, lsr r2
    22e4:	465f7830 			; <UNDEFINED> instruction: 0x465f7830
    22e8:	62694c57 	rsbvs	r4, r9, #22272	; 0x5700
    22ec:	636e695c 	cmnvs	lr, #92, 18	; 0x170000
    22f0:	524f4300 	subpl	r4, pc, #0, 6
    22f4:	73000045 	movwvc	r0, #69	; 0x45
    22f8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    22fc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2300:	6970735f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
    2304:	0100632e 	tsteq	r0, lr, lsr #6
    2308:	74730000 	ldrbtvc	r0, [r3], #-0
    230c:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
    2310:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2314:	74730000 	ldrbtvc	r0, [r3], #-0
    2318:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    231c:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
    2320:	00030068 	andeq	r0, r3, r8, rrx
    2324:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2328:	31663233 	cmncc	r6, r3, lsr r2
    232c:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    2330:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    2334:	00000400 	andeq	r0, r0, r0, lsl #8
    2338:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    233c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2340:	70735f78 	rsbsvc	r5, r3, r8, ror pc
    2344:	00682e69 	rsbeq	r2, r8, r9, ror #28
    2348:	63000004 	movwvs	r0, #4
    234c:	5f65726f 	svcpl	0x0065726f
    2350:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
    2354:	00050068 	andeq	r0, r5, r8, rrx
    2358:	05000000 	streq	r0, [r0, #-0]
    235c:	0069c002 	rsbeq	ip, r9, r2
    2360:	00f70308 	rscseq	r0, r7, r8, lsl #6
    2364:	684d4e01 	stmdavs	sp, {r0, r9, sl, fp, lr}^
    2368:	78684d76 	stmdavc	r8!, {r1, r2, r4, r5, r6, r8, sl, fp, lr}^
    236c:	0369684d 	cmneq	r9, #5046272	; 0x4d0000
    2370:	03599e0b 	cmpeq	r9, #11, 28	; 0xb0
    2374:	033e3c12 	teqeq	lr, #4608	; 0x1200
    2378:	2d674a09 	vstmdbcs	r7!, {s9-s17}
    237c:	2c302d2f 	ldccs	13, cr2, [r0], #-188	; 0xffffff44
    2380:	2b312c30 	blcs	c4d448 <__Stack_Size+0xc4d248>
    2384:	3f5d2b31 	svccc	0x005d2b31
    2388:	12034b86 	andne	r4, r3, #137216	; 0x21800
    238c:	3ebb5958 	mrccc	9, 5, r5, cr11, cr8, {2}
    2390:	9f3c0d03 	svcls	0x003c0d03
    2394:	3d4c3f4d 	stclcc	15, cr3, [ip, #-308]	; 0xfffffecc
    2398:	404f4d50 	submi	r4, pc, r0, asr sp	; <UNPREDICTABLE>
    239c:	29034f4d 	stmdbcs	r3, {r0, r2, r3, r6, r8, r9, sl, fp, lr}
    23a0:	5b325b3c 	blpl	c99098 <__Stack_Size+0xc98e98>
    23a4:	5c084108 	stfpls	f4, [r8], {8}
    23a8:	4e695b77 	vmovmi.8	d9[7], r5
    23ac:	01040200 	mrseq	r0, R12_usr
    23b0:	3f063c06 	svccc	0x00063c06
    23b4:	2fa1403d 	svccs	0x00a1403d
    23b8:	87492d4b 	strbhi	r2, [r9, -fp, asr #26]
    23bc:	4c4d8a3d 	vmovmi	s27, s28, r8, sp
    23c0:	4c4c4c4c 	mcrrmi	12, 4, r4, ip, cr12
    23c4:	4b4c4c4c 	blmi	13154fc <__Stack_Size+0x13152fc>
    23c8:	4d4d4d6e 	stclmi	13, cr4, [sp, #-440]	; 0xfffffe48
    23cc:	4b4d4d4d 	blmi	1355908 <__Stack_Size+0x1355708>
    23d0:	6a660a03 	bvs	1984be4 <__Stack_Size+0x19849e4>
    23d4:	0384953f 	orreq	r9, r4, #264241152	; 0xfc00000
    23d8:	3f6a660a 	svccc	0x006a660a
    23dc:	11038495 			; <UNDEFINED> instruction: 0x11038495
    23e0:	5b6d8366 	blpl	1b63180 <__Stack_Size+0x1b62f80>
    23e4:	ae953f68 	cdpge	15, 9, cr3, cr5, cr8, {3}
    23e8:	87661003 	strbhi	r1, [r6, -r3]!
    23ec:	03ae953f 			; <UNDEFINED> instruction: 0x03ae953f
    23f0:	3d6b580b 	stclcc	8, cr5, [fp, #-44]!	; 0xffffffd4
    23f4:	4f580a03 	svcmi	0x00580a03
    23f8:	740c033d 	strvc	r0, [ip], #-829	; 0xfffffcc3
    23fc:	84955b6a 	ldrhi	r5, [r5], #2922	; 0xb6a
    2400:	6a660a03 	bvs	1984c14 <__Stack_Size+0x1984a14>
    2404:	0384953f 	orreq	r9, r4, #264241152	; 0xfc00000
    2408:	846b660c 	strbthi	r6, [fp], #-1548	; 0xfffff9f4
    240c:	834f6e83 	movthi	r6, #65155	; 0xfe83
    2410:	6a660a03 	bvs	1984c24 <__Stack_Size+0x1984a24>
    2414:	0384953f 	orreq	r9, r4, #264241152	; 0xfc00000
    2418:	4067660c 	rsbmi	r6, r7, ip, lsl #12
    241c:	213f4f3f 	teqcs	pc, pc, lsr pc	; <UNPREDICTABLE>
    2420:	033d4f6e 	teqeq	sp, #440	; 0x1b8
    2424:	4d6a740c 	cfstrdmi	mvd7, [sl, #-48]!	; 0xffffffd0
    2428:	14038495 	strne	r8, [r3], #-1173	; 0xfffffb6b
    242c:	85416758 	strbhi	r6, [r1, #-1880]	; 0xfffff8a8
    2430:	03213f4f 	teqeq	r1, #316	; 0x13c
    2434:	676c7414 			; <UNDEFINED> instruction: 0x676c7414
    2438:	67661203 	strbvs	r1, [r6, -r3, lsl #4]!
    243c:	5b85973d 	blpl	fe168138 <BootRAM+0xc3588d9>
    2440:	02006969 	andeq	r6, r0, #1720320	; 0x1a4000
    2444:	82060104 	andhi	r0, r6, #4, 2
    2448:	3f4f3f06 	svccc	0x004f3f06
    244c:	66150321 	ldrvs	r0, [r5], -r1, lsr #6
    2450:	67854267 	strvs	r4, [r5, r7, ror #4]
    2454:	01000502 	tsteq	r0, r2, lsl #10
    2458:	0004fe01 	andeq	pc, r4, r1, lsl #28
    245c:	ef000200 	svc	0x00000200
    2460:	02000000 	andeq	r0, r0, #0
    2464:	0d0efb01 	vstreq	d15, [lr, #-4]
    2468:	01010100 	mrseq	r0, (UNDEF: 17)
    246c:	00000001 	andeq	r0, r0, r1
    2470:	01000001 	tsteq	r0, r1
    2474:	54535c2e 	ldrbpl	r5, [r3], #-3118	; 0xfffff3d2
    2478:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
    247c:	5f783031 	svcpl	0x00783031
    2480:	694c5746 	stmdbvs	ip, {r1, r2, r6, r8, r9, sl, ip, lr}^
    2484:	72735c62 	rsbsvc	r5, r3, #25088	; 0x6200
    2488:	3a630063 	bcc	18c261c <__Stack_Size+0x18c241c>
    248c:	6f6f745c 	svcvs	0x006f745c
    2490:	615c736c 	cmpvs	ip, ip, ror #6
    2494:	30326d72 	eorscc	r6, r2, r2, ror sp
    2498:	302e3331 	eorcc	r3, lr, r1, lsr r3
    249c:	69625c35 	stmdbvs	r2!, {r0, r2, r4, r5, sl, fp, ip, lr}^
    24a0:	2e2e5c6e 	cdpcs	12, 2, cr5, cr14, cr14, {3}
    24a4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    24a8:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    24ac:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    24b0:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    24b4:	61652d65 	cmnvs	r5, r5, ror #26
    24b8:	342f6962 	strtcc	r6, [pc], #-2402	; 24c0 <__Stack_Size+0x22c0>
    24bc:	332e372e 	teqcc	lr, #12058624	; 0xb80000
    24c0:	2f2e2e2f 	svccs	0x002e2e2f
    24c4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    24c8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    24cc:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    24d0:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    24d4:	61652d65 	cmnvs	r5, r5, ror #26
    24d8:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
    24dc:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    24e0:	55006564 	strpl	r6, [r0, #-1380]	; 0xfffffa9c
    24e4:	00524553 	subseq	r4, r2, r3, asr r5
    24e8:	334d5453 	movtcc	r5, #54355	; 0xd453
    24ec:	30314632 	eorscc	r4, r1, r2, lsr r6
    24f0:	57465f78 	smlsldxpl	r5, r6, r8, pc	; <UNPREDICTABLE>
    24f4:	5c62694c 	stclpl	9, cr6, [r2], #-304	; 0xfffffed0
    24f8:	00636e69 	rsbeq	r6, r3, r9, ror #28
    24fc:	45524f43 	ldrbmi	r4, [r2, #-3907]	; 0xfffff0bd
    2500:	74730000 	ldrbtvc	r0, [r3], #-0
    2504:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2508:	5f783031 	svcpl	0x00783031
    250c:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    2510:	00010063 	andeq	r0, r1, r3, rrx
    2514:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
    2518:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
    251c:	00020068 	andeq	r0, r2, r8, rrx
    2520:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2524:	31663233 	cmncc	r6, r3, lsr r2
    2528:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
    252c:	00000300 	andeq	r0, r0, r0, lsl #6
    2530:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2534:	30316632 	eorscc	r6, r1, r2, lsr r6
    2538:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    253c:	00682e6d 	rsbeq	r2, r8, sp, ror #28
    2540:	63000004 	movwvs	r0, #4
    2544:	5f65726f 	svcpl	0x0065726f
    2548:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
    254c:	00050068 	andeq	r0, r5, r8, rrx
    2550:	05000000 	streq	r0, [r0, #-0]
    2554:	00713c02 	rsbseq	r3, r1, r2, lsl #24
    2558:	00fa0308 	rscseq	r0, sl, r8, lsl #6
    255c:	674c4e01 	strbvs	r4, [ip, -r1, lsl #28]
    2560:	76674c76 			; <UNDEFINED> instruction: 0x76674c76
    2564:	4c76674c 	ldclmi	7, cr6, [r6], #-304	; 0xfffffed0
    2568:	674c7667 	strbvs	r7, [ip, -r7, ror #12]
    256c:	76674c76 			; <UNDEFINED> instruction: 0x76674c76
    2570:	4c76674c 	ldclmi	7, cr6, [r6], #-304	; 0xfffffed0
    2574:	674c7667 	strbvs	r7, [ip, -r7, ror #12]
    2578:	76674c76 			; <UNDEFINED> instruction: 0x76674c76
    257c:	4c76674c 	ldclmi	7, cr6, [r6], #-304	; 0xfffffed0
    2580:	674c7667 	strbvs	r7, [ip, -r7, ror #12]
    2584:	76674c76 			; <UNDEFINED> instruction: 0x76674c76
    2588:	4c76674c 	ldclmi	7, cr6, [r6], #-304	; 0xfffffed0
    258c:	674c7867 	strbvs	r7, [ip, -r7, ror #16]
    2590:	020c0369 	andeq	r0, ip, #-1543503871	; 0xa4000001
    2594:	43590124 	cmpmi	r9, #36, 2
    2598:	0402003e 	streq	r0, [r2], #-62	; 0xffffffc2
    259c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    25a0:	5b4b4df3 	blpl	12d5d74 <__Stack_Size+0x12d5b74>
    25a4:	01040200 	mrseq	r0, R12_usr
    25a8:	4d064a06 	vstrmi	s8, [r6, #-24]	; 0xffffffe8
    25ac:	4d3f5b4b 	fldmdbxmi	pc!, {d5-d41}	;@ Deprecated
    25b0:	0402004c 	streq	r0, [r2], #-76	; 0xffffffb4
    25b4:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    25b8:	034b5df5 	movteq	r5, #48629	; 0xbdf5
    25bc:	5982080b 	stmibpl	r2, {r0, r1, r3, fp}
    25c0:	3f3e8498 	svccc	0x003e8498
    25c4:	5b4d4b3f 	blpl	13552c8 <__Stack_Size+0x13550c8>
    25c8:	005a5b4c 	subseq	r5, sl, ip, asr #22
    25cc:	06010402 	streq	r0, [r1], -r2, lsl #8
    25d0:	52bb064a 	adcspl	r0, fp, #77594624	; 0x4a00000
    25d4:	5b4c5b4c 	blpl	131930c <__Stack_Size+0x131910c>
    25d8:	5b5a4d4b 	blpl	1695b0c <__Stack_Size+0x169590c>
    25dc:	3d4d3f3f 	stclcc	15, cr3, [sp, #-252]	; 0xffffff04
    25e0:	59e40c03 	stmibpl	r4!, {r0, r1, sl, fp}^
    25e4:	3f3e8598 	svccc	0x003e8598
    25e8:	854d4b3f 	strbhi	r4, [sp, #-2879]	; 0xfffff4c1
    25ec:	0084854c 	addeq	r8, r4, ip, asr #10
    25f0:	06010402 	streq	r0, [r1], -r2, lsl #8
    25f4:	4c52064a 	mrrcmi	6, 4, r0, r2, cr10
    25f8:	4b854c85 	blmi	fe155814 <BootRAM+0xc345fb5>
    25fc:	3f85844d 	svccc	0x0085844d
    2600:	033d4d3f 	teqeq	sp, #4032	; 0xfc0
    2604:	98599e0b 	ldmdals	r9, {r0, r1, r3, r9, sl, fp, ip, pc}^
    2608:	3f3f3e85 	svccc	0x003f3e85
    260c:	4c5b4c4b 	mrrcmi	12, 4, r4, fp, cr11
    2610:	02008485 	andeq	r8, r0, #-2063597568	; 0x85000000
    2614:	4a060104 	bmi	182a2c <__Stack_Size+0x18282c>
    2618:	844c5206 	strbhi	r5, [ip], #-518	; 0xfffffdfa
    261c:	4c4b844d 	cfstrdmi	mvd8, [fp], {77}	; 0x4d
    2620:	3f3f8584 	svccc	0x003f8584
    2624:	0b033d4d 	bleq	d1b60 <__Stack_Size+0xd1960>
    2628:	85985990 	ldrhi	r5, [r8, #2448]	; 0x990
    262c:	4b3f3f3e 	blmi	fd232c <__Stack_Size+0xfd212c>
    2630:	854c854d 	strbhi	r8, [ip, #-1357]	; 0xfffffab3
    2634:	04020084 	streq	r0, [r2], #-132	; 0xffffff7c
    2638:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    263c:	3f854c4e 	svccc	0x00854c4e
    2640:	033d5b3f 	teqeq	sp, #64512	; 0xfc00
    2644:	1003900b 	andne	r9, r3, fp
    2648:	1f2f4e58 	svcne	0x002f4e58
    264c:	764e1e22 	strbvc	r1, [lr], -r2, lsr #28
    2650:	221f2f4e 	andscs	r2, pc, #312	; 0x138
    2654:	4e764e1e 	mrcmi	14, 3, r4, cr6, cr14, {0}
    2658:	1e221f2f 	cdpne	15, 2, cr1, cr2, cr15, {1}
    265c:	1f2f7a4e 	svcne	0x002f7a4e
    2660:	684e1e22 	stmdavs	lr, {r1, r5, r9, sl, fp, ip}^
    2664:	594a0b03 	stmdbpl	sl, {r0, r1, r8, r9, fp}^
    2668:	4e4c403d 	mcrmi	0, 2, r4, cr12, cr13, {1}
    266c:	3e4e4c3f 	mcrcc	12, 2, r4, cr14, cr15, {1}
    2670:	4d1f4b4d 	vldrmi	d4, [pc, #-308]	; 2544 <__Stack_Size+0x2344>
    2674:	4b797668 	blmi	1e6001c <__Stack_Size+0x1e5fe1c>
    2678:	76684d1f 			; <UNDEFINED> instruction: 0x76684d1f
    267c:	4a0b0368 	bmi	2c3424 <__Stack_Size+0x2c3224>
    2680:	67580b03 	ldrbvs	r0, [r8, -r3, lsl #22]
    2684:	302d2f2d 	eorcc	r2, sp, sp, lsr #30
    2688:	312c302c 	teqcc	ip, ip, lsr #32
    268c:	09035c2b 	stmdbeq	r3, {r0, r1, r3, r5, sl, fp, ip, lr}
    2690:	4b4b4c66 	blmi	12d5830 <__Stack_Size+0x12d5630>
    2694:	034b4b4b 	movteq	r4, #47947	; 0xbb4b
    2698:	4b4c6609 	blmi	131bec4 <__Stack_Size+0x131bcc4>
    269c:	4b4b4b4b 	blmi	12d53d0 <__Stack_Size+0x12d51d0>
    26a0:	034b4b4b 	movteq	r4, #47947	; 0xbb4b
    26a4:	4b4c6609 	blmi	131bed0 <__Stack_Size+0x131bcd0>
    26a8:	4b4b4b4b 	blmi	12d53dc <__Stack_Size+0x12d51dc>
    26ac:	4c660903 	stclmi	9, cr0, [r6], #-12
    26b0:	4b4b4b4b 	blmi	12d53e4 <__Stack_Size+0x12d51e4>
    26b4:	034b4b4b 	movteq	r4, #47947	; 0xbb4b
    26b8:	3f6b660a 	svccc	0x006b660a
    26bc:	0a038495 	beq	e3918 <__Stack_Size+0xe3718>
    26c0:	cd3f6a66 	vldmdbgt	pc!, {s12-s113}
    26c4:	661b03bc 			; <UNDEFINED> instruction: 0x661b03bc
    26c8:	ae953f88 	cdpge	15, 9, cr3, cr5, cr8, {4}
    26cc:	6c581503 	cfldr64vs	mvdx1, [r8], {3}
    26d0:	5815033d 	ldmdapl	r5, {r0, r2, r3, r4, r5, r8, r9}
    26d4:	14037588 	strne	r7, [r3], #-1416	; 0xfffffa78
    26d8:	953f8858 	ldrls	r8, [pc, #-2136]!	; 1e88 <__Stack_Size+0x1c88>
    26dc:	580903ae 	stmdapl	r9, {r1, r2, r3, r5, r7, r8, r9}
    26e0:	0e03834e 	cdpeq	3, 0, cr8, cr3, cr14, {2}
    26e4:	835a6b66 	cmphi	sl, #104448	; 0x19800
    26e8:	7b581403 	blvc	16076fc <__Stack_Size+0x16074fc>
    26ec:	5a85943e 	bpl	fe1677ec <BootRAM+0xc357f8d>
    26f0:	4a150383 	bmi	543504 <__Stack_Size+0x543304>
    26f4:	3e694375 	mcrcc	3, 3, r4, cr9, cr5, {3}
    26f8:	4c4b4c4c 	mcrrmi	12, 4, r4, fp, cr12
    26fc:	4a15033d 	bmi	5433f8 <__Stack_Size+0x5431f8>
    2700:	0383687b 	orreq	r6, r3, #8060928	; 0x7b0000
    2704:	42755815 	rsbsmi	r5, r5, #1376256	; 0x150000
    2708:	3dca3e3e 	stclcc	14, cr3, [sl, #248]	; 0xf8
    270c:	87660d03 	strbhi	r0, [r6, -r3, lsl #26]!
    2710:	0f033d3e 	svceq	0x00033d3e
    2714:	3e406766 	cdpcc	7, 4, cr6, cr0, cr6, {3}
    2718:	033d4c4c 	teqeq	sp, #76, 24	; 0x4c00
    271c:	41675812 	cmnmi	r7, r2, lsl r8
    2720:	3d4c4c3e 	stclcc	12, cr4, [ip, #-248]	; 0xffffff08
    2724:	75581703 	ldrbvc	r1, [r8, #-1795]	; 0xfffff8fd
    2728:	09033d3d 	stmdbeq	r3, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp}
    272c:	3f3f3f3c 	svccc	0x003f3f3c
    2730:	69674d4b 	stmdbvs	r7!, {r0, r1, r3, r6, r8, sl, fp, lr}^
    2734:	3e3ea14b 	rndccem	f2, #3.0
    2738:	660c033d 			; <UNDEFINED> instruction: 0x660c033d
    273c:	4c3e4067 	ldcmi	0, cr4, [lr], #-412	; 0xfffffe64
    2740:	0c033d4c 	stceq	13, cr3, [r3], {76}	; 0x4c
    2744:	3e406758 	mcrcc	7, 2, r6, cr0, cr8, {2}
    2748:	033d764c 	teqeq	sp, #76, 12	; 0x4c00000
    274c:	4067660c 	rsbmi	r6, r7, ip, lsl #12
    2750:	3d4c4c3e 	stclcc	12, cr4, [ip, #-248]	; 0xffffff08
    2754:	67580c03 	ldrbvs	r0, [r8, -r3, lsl #24]
    2758:	764c3e40 	strbvc	r3, [ip], -r0, asr #28
    275c:	660a033d 			; <UNDEFINED> instruction: 0x660a033d
    2760:	84953f6a 	ldrhi	r3, [r5], #3946	; 0xf6a
    2764:	6a660a03 	bvs	1984f78 <__Stack_Size+0x1984d78>
    2768:	0384953f 	orreq	r9, r4, #264241152	; 0xfc00000
    276c:	3f6a660b 	svccc	0x006a660b
    2770:	0b038495 	bleq	e39cc <__Stack_Size+0xe37cc>
    2774:	953f6a66 	ldrls	r6, [pc, #-2662]!	; 1d16 <__Stack_Size+0x1b16>
    2778:	660c0384 	strvs	r0, [ip], -r4, lsl #7
    277c:	4c3e4067 	ldcmi	0, cr4, [lr], #-412	; 0xfffffe64
    2780:	0d033d4c 	stceq	13, cr3, [r3, #-304]	; 0xfffffed0
    2784:	3e406758 	mcrcc	7, 2, r6, cr0, cr8, {2}
    2788:	033d764c 	teqeq	sp, #76, 12	; 0x4c00000
    278c:	4067660c 	rsbmi	r6, r7, ip, lsl #12
    2790:	3d4c4c3e 	stclcc	12, cr4, [ip, #-248]	; 0xffffff08
    2794:	67580c03 	ldrbvs	r0, [r8, -r3, lsl #24]
    2798:	764c3e40 	strbvc	r3, [ip], -r0, asr #28
    279c:	660c033d 			; <UNDEFINED> instruction: 0x660c033d
    27a0:	4c3e4167 	ldfmis	f4, [lr], #-412	; 0xfffffe64
    27a4:	0d033d4c 	stceq	13, cr3, [r3, #-304]	; 0xfffffed0
    27a8:	3e416758 	mcrcc	7, 2, r6, cr1, cr8, {2}
    27ac:	033d764c 	teqeq	sp, #76, 12	; 0x4c00000
    27b0:	4167660c 	cmnmi	r7, ip, lsl #12
    27b4:	3d4c4c3e 	stclcc	12, cr4, [ip, #-248]	; 0xffffff08
    27b8:	67580c03 	ldrbvs	r0, [r8, -r3, lsl #24]
    27bc:	764c3e41 	strbvc	r3, [ip], -r1, asr #28
    27c0:	660c033d 			; <UNDEFINED> instruction: 0x660c033d
    27c4:	4c3f4167 	ldfmis	f4, [pc], #-412	; 2630 <__Stack_Size+0x2430>
    27c8:	0c033d4c 	stceq	13, cr3, [r3], {76}	; 0x4c
    27cc:	3e406758 	mcrcc	7, 2, r6, cr0, cr8, {2}
    27d0:	033d7668 	teqeq	sp, #104, 12	; 0x6800000
    27d4:	4067660c 	rsbmi	r6, r7, ip, lsl #12
    27d8:	3d4c4c3e 	stclcc	12, cr4, [ip, #-248]	; 0xffffff08
    27dc:	67580c03 	ldrbvs	r0, [r8, -r3, lsl #24]
    27e0:	76683e40 	strbtvc	r3, [r8], -r0, asr #28
    27e4:	660c033d 			; <UNDEFINED> instruction: 0x660c033d
    27e8:	4b3e4067 	blmi	f9298c <__Stack_Size+0xf9278c>
    27ec:	0c033d4c 	stceq	13, cr3, [r3], {76}	; 0x4c
    27f0:	3e416758 	mcrcc	7, 2, r6, cr1, cr8, {2}
    27f4:	033d4c4b 	teqeq	sp, #19200	; 0x4b00
    27f8:	4067580c 	rsbmi	r5, r7, ip, lsl #16
    27fc:	3d764b3e 	vldmdbcc	r6!, {d20-<overflow reg d50>}
    2800:	67660c03 	strbvs	r0, [r6, -r3, lsl #24]!
    2804:	764b3e41 	strbvc	r3, [fp], -r1, asr #28
    2808:	660c033d 			; <UNDEFINED> instruction: 0x660c033d
    280c:	4b3e4067 	blmi	f929b0 <__Stack_Size+0xf927b0>
    2810:	0c033d76 	stceq	13, cr3, [r3], {118}	; 0x76
    2814:	3e426766 	cdpcc	7, 4, cr6, cr2, cr6, {3}
    2818:	033d764b 	teqeq	sp, #78643200	; 0x4b00000
    281c:	4067660c 	rsbmi	r6, r7, ip, lsl #12
    2820:	3d764b3e 	vldmdbcc	r6!, {d20-<overflow reg d50>}
    2824:	83661003 	cmnhi	r6, #3
    2828:	bbaf6943 	bllt	febdcd3c <BootRAM+0xcdcd4dd>
    282c:	83660f03 	cmnhi	r6, #3, 30
    2830:	bbaf6943 	bllt	febdcd44 <BootRAM+0xcdcd4e5>
    2834:	83661a03 	cmnhi	r6, #12288	; 0x3000
    2838:	4c2f433d 	stcmi	3, cr4, [pc], #-244	; 274c <__Stack_Size+0x254c>
    283c:	0200ae69 	andeq	sl, r0, #1680	; 0x690
    2840:	3c060104 	stfccs	f0, [r6], {4}
    2844:	69773e06 	ldmdbvs	r7!, {r1, r2, r9, sl, fp, ip, sp}^
    2848:	9269a178 	rsbls	sl, r9, #120, 2
    284c:	6a660a03 	bvs	1985060 <__Stack_Size+0x1984e60>
    2850:	0384953f 	orreq	r9, r4, #264241152	; 0xfc00000
    2854:	3f6a660e 	svccc	0x006a660e
    2858:	0a038495 	beq	e3ab4 <__Stack_Size+0xe38b4>
    285c:	953f6a66 	ldrls	r6, [pc, #-2662]!	; 1dfe <__Stack_Size+0x1bfe>
    2860:	660c0384 	strvs	r0, [ip], -r4, lsl #7
    2864:	0383846b 	orreq	r8, r3, #1795162112	; 0x6b000000
    2868:	846b6618 	strbthi	r6, [fp], #-1560	; 0xfffff9e8
    286c:	660f0383 	strvs	r0, [pc], -r3, lsl #7
    2870:	0383846b 	orreq	r8, r3, #1795162112	; 0x6b000000
    2874:	856b660d 	strbhi	r6, [fp, #-1549]!	; 0xfffff9f3
    2878:	66090383 	strvs	r0, [r9], -r3, lsl #7
    287c:	09033d6a 	stmdbeq	r3, {r1, r3, r5, r6, r8, sl, fp, ip, sp}
    2880:	033d6a58 	teqeq	sp, #88, 20	; 0x58000
    2884:	3d6a5809 	stclcc	8, cr5, [sl, #-36]!	; 0xffffffdc
    2888:	6a580903 	bvs	1604c9c <__Stack_Size+0x1604a9c>
    288c:	5809033d 	stmdapl	r9, {r0, r2, r3, r4, r5, r8, r9}
    2890:	09033d6a 	stmdbeq	r3, {r1, r3, r5, r6, r8, sl, fp, ip, sp}
    2894:	034b6a58 	movteq	r6, #47704	; 0xba58
    2898:	846b660e 	strbthi	r6, [fp], #-1550	; 0xfffff9f2
    289c:	660e0383 	strvs	r0, [lr], -r3, lsl #7
    28a0:	03ad846b 			; <UNDEFINED> instruction: 0x03ad846b
    28a4:	846b580e 	strbthi	r5, [fp], #-2062	; 0xfffff7f2
    28a8:	660e0383 	strvs	r0, [lr], -r3, lsl #7
    28ac:	03ad846b 			; <UNDEFINED> instruction: 0x03ad846b
    28b0:	846b580e 	strbthi	r5, [fp], #-2062	; 0xfffff7f2
    28b4:	3d4e6e83 	stclcc	14, cr6, [lr, #-524]	; 0xfffffdf4
    28b8:	7c3d4e7c 	ldcvc	14, cr4, [sp], #-496	; 0xfffffe10
    28bc:	4e7c3d4e 	cdpmi	13, 7, cr3, cr12, cr14, {2}
    28c0:	3d4e6e4b 	stclcc	14, cr6, [lr, #-300]	; 0xfffffed4
    28c4:	033d4e7c 	teqeq	sp, #124, 28	; 0x7c0
    28c8:	4167741d 	cmnmi	r7, sp, lsl r4
    28cc:	213e4e84 	teqcs	lr, r4, lsl #29
    28d0:	6c741d03 	ldclvs	13, cr1, [r4], #-12
    28d4:	66190367 	ldrvs	r0, [r9], -r7, ror #6
    28d8:	686b3d67 	stmdavs	fp!, {r0, r1, r2, r5, r6, r8, sl, fp, ip, sp}^
    28dc:	04020067 	streq	r0, [r2], #-103	; 0xffffff99
    28e0:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    28e4:	213e4e3e 	teqcs	lr, lr, lsr lr
    28e8:	6b741903 	blvs	1d08cfc <__Stack_Size+0x1d08afc>
    28ec:	66140367 	ldrvs	r0, [r4], -r7, ror #6
    28f0:	3d836875 	stccc	8, cr6, [r3, #468]	; 0x1d4
    28f4:	00a04b3e 	adceq	r4, r0, lr, lsr fp
    28f8:	06010402 	streq	r0, [r1], -r2, lsl #8
    28fc:	4df3064a 	ldclmi	6, cr0, [r3, #296]!	; 0x128
    2900:	784b874b 	stmdavc	fp, {r0, r1, r3, r6, r8, r9, sl, pc}^
    2904:	14033d3d 	strne	r3, [r3], #-3389	; 0xfffff2c3
    2908:	839275f2 	orrshi	r7, r2, #1015021568	; 0x3c800000
    290c:	834c3d3d 	movthi	r3, #52541	; 0xcd3d
    2910:	02007675 	andeq	r7, r0, #122683392	; 0x7500000
    2914:	4a060104 	bmi	182d2c <__Stack_Size+0x182b2c>
    2918:	4b4df306 	blmi	137f538 <__Stack_Size+0x137f338>
    291c:	3d784b87 	fldmdbxcc	r8!, {d20-d86}	;@ Deprecated
    2920:	e414033d 	ldr	r0, [r4], #-829	; 0xfffffcc3
    2924:	3d839275 	sfmcc	f1, 1, [r3, #468]	; 0x1d4
    2928:	a04b4c3d 	subge	r4, fp, sp, lsr ip
    292c:	01040200 	mrseq	r0, R12_usr
    2930:	f3064a06 	vpmax.u8	d4, d6, d6
    2934:	4b874b4d 	blmi	fe1d5670 <BootRAM+0xc3c5e11>
    2938:	033d3d78 	teqeq	sp, #120, 26	; 0x1e00
    293c:	9375e414 	cmnls	r5, #20, 8	; 0x14000000
    2940:	4c3d3d83 	ldcmi	13, cr3, [sp], #-524	; 0xfffffdf4
    2944:	00767583 	rsbseq	r7, r6, r3, lsl #11
    2948:	06010402 	streq	r0, [r1], -r2, lsl #8
    294c:	4df3064a 	ldclmi	6, cr0, [r3, #296]!	; 0x128
    2950:	7783874b 	strvc	r8, [r3, fp, asr #14]
    2954:	0f023d3d 	svceq	0x00023d3d
    2958:	38010100 	stmdacc	r1, {r8}
    295c:	02000002 	andeq	r0, r0, #2
    2960:	00010600 	andeq	r0, r1, r0, lsl #12
    2964:	fb010200 	blx	4316e <__Stack_Size+0x42f6e>
    2968:	01000d0e 	tsteq	r0, lr, lsl #26
    296c:	00010101 	andeq	r0, r1, r1, lsl #2
    2970:	00010000 	andeq	r0, r1, r0
    2974:	5c2e0100 	stfpls	f0, [lr], #-0
    2978:	334d5453 	movtcc	r5, #54355	; 0xd453
    297c:	30314632 	eorscc	r4, r1, r2, lsr r6
    2980:	57465f78 	smlsldxpl	r5, r6, r8, pc	; <UNPREDICTABLE>
    2984:	5c62694c 	stclpl	9, cr6, [r2], #-304	; 0xfffffed0
    2988:	00637273 	rsbeq	r7, r3, r3, ror r2
    298c:	745c3a63 	ldrbvc	r3, [ip], #-2659	; 0xfffff59d
    2990:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
    2994:	6d72615c 	ldfvse	f6, [r2, #-368]!	; 0xfffffe90
    2998:	33313032 	teqcc	r1, #50	; 0x32
    299c:	5c35302e 	ldcpl	0, cr3, [r5], #-184	; 0xffffff48
    29a0:	5c6e6962 	stclpl	9, cr6, [lr], #-392	; 0xfffffe78
    29a4:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 28f4 <__Stack_Size+0x26f4>
    29a8:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
    29ac:	612f6363 	teqvs	pc, r3, ror #6
    29b0:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    29b4:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    29b8:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    29bc:	372e342f 	strcc	r3, [lr, -pc, lsr #8]!
    29c0:	2e2f332e 	cdpcs	3, 2, cr3, cr15, cr14, {1}
    29c4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    29c8:	2f2e2e2f 	svccs	0x002e2e2f
    29cc:	612f2e2e 	teqvs	pc, lr, lsr #28
    29d0:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    29d4:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    29d8:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    29dc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    29e0:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    29e4:	45535500 	ldrbmi	r5, [r3, #-1280]	; 0xfffffb00
    29e8:	54530052 	ldrbpl	r0, [r3], #-82	; 0xffffffae
    29ec:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
    29f0:	5f783031 	svcpl	0x00783031
    29f4:	694c5746 	stmdbvs	ip, {r1, r2, r6, r8, r9, sl, ip, lr}^
    29f8:	6e695c62 	cdpvs	12, 6, cr5, cr9, cr2, {3}
    29fc:	4f430063 	svcmi	0x00430063
    2a00:	00004552 	andeq	r4, r0, r2, asr r5
    2a04:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2a08:	30316632 	eorscc	r6, r1, r2, lsr r6
    2a0c:	73755f78 	cmnvc	r5, #120, 30	; 0x1e0
    2a10:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    2a14:	00010063 	andeq	r0, r1, r3, rrx
    2a18:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
    2a1c:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
    2a20:	00020068 	andeq	r0, r2, r8, rrx
    2a24:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2a28:	31663233 	cmncc	r6, r3, lsr r2
    2a2c:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
    2a30:	00000300 	andeq	r0, r0, r0, lsl #6
    2a34:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2a38:	30316632 	eorscc	r6, r1, r2, lsr r6
    2a3c:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    2a40:	00682e63 	rsbeq	r2, r8, r3, ror #28
    2a44:	73000004 	movwvc	r0, #4
    2a48:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2a4c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2a50:	6173755f 	cmnvs	r3, pc, asr r5
    2a54:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
    2a58:	00000400 	andeq	r0, r0, r0, lsl #8
    2a5c:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
    2a60:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
    2a64:	0500682e 	streq	r6, [r0, #-2094]	; 0xfffff7d2
    2a68:	00000000 	andeq	r0, r0, r0
    2a6c:	90880205 	addls	r0, r8, r5, lsl #4
    2a70:	82030800 	andhi	r0, r3, #0, 16
    2a74:	4c4e0101 	stfmie	f0, [lr], {1}
    2a78:	674c7667 	strbvs	r7, [ip, -r7, ror #12]
    2a7c:	76674c76 			; <UNDEFINED> instruction: 0x76674c76
    2a80:	4c78674c 	ldclmi	7, cr6, [r8], #-304	; 0xfffffed0
    2a84:	0e036967 	cdpeq	9, 0, cr6, cr3, cr7, {3}
    2a88:	3d6759d6 	stclcc	9, cr5, [r7, #-856]!	; 0xfffffca8
    2a8c:	3c10033d 	ldccc	3, cr0, [r0], {61}	; 0x3d
    2a90:	5b5b4c31 	blpl	16d5b5c <__Stack_Size+0x16d595c>
    2a94:	675d4c4d 	ldrbvs	r4, [sp, -sp, asr #24]
    2a98:	4c4d5b2d 	mcrrmi	11, 2, r5, sp, cr13
    2a9c:	594e5a5b 	stmdbpl	lr, {r0, r1, r3, r4, r6, r9, fp, ip, lr}^
    2aa0:	7732404c 	ldrvc	r4, [r2, -ip, asr #32]!
    2aa4:	a193e6f7 			; <UNDEFINED> instruction: 0xa193e6f7
    2aa8:	4be8f676 	blmi	ffa40488 <BootRAM+0xdc30c29>
    2aac:	4c900903 	ldcmi	9, cr0, [r0], {3}
    2ab0:	4b4b4b4b 	blmi	12d57e4 <__Stack_Size+0x12d55e4>
    2ab4:	0d034b4b 	vstreq	d4, [r3, #-300]	; 0xfffffed4
    2ab8:	09035966 	stmdbeq	r3, {r1, r2, r5, r6, r8, fp, ip, lr}
    2abc:	4b5e4c3c 	blmi	1795bb4 <__Stack_Size+0x17959b4>
    2ac0:	034b3f9d 	movteq	r3, #49053	; 0xbf9d
    2ac4:	4b4c6609 	blmi	131c2f0 <__Stack_Size+0x131c0f0>
    2ac8:	034b4b4b 	movteq	r4, #47947	; 0xbb4b
    2acc:	3f6b660c 	svccc	0x006b660c
    2ad0:	16038495 			; <UNDEFINED> instruction: 0x16038495
    2ad4:	03918366 	orrseq	r8, r1, #-1744830463	; 0x98000001
    2ad8:	69313c0b 	ldmdbvs	r1!, {r0, r1, r3, sl, fp, ip, sp}
    2adc:	5a3e684b 	bpl	f9cc10 <__Stack_Size+0xf9ca10>
    2ae0:	3e4c5c3e 	mcrcc	12, 2, r5, cr12, cr14, {1}
    2ae4:	12038478 	andne	r8, r3, #120, 8	; 0x78000000
    2ae8:	96408766 	strbls	r8, [r0], -r6, ror #14
    2aec:	580b03ae 	stmdapl	fp, {r1, r2, r3, r5, r7, r8, r9}
    2af0:	0391846c 	orrseq	r8, r1, #108, 8	; 0x6c000000
    2af4:	836b580e 	cmnhi	fp, #917504	; 0xe0000
    2af8:	660c0383 	strvs	r0, [ip], -r3, lsl #7
    2afc:	84953f6b 	ldrhi	r3, [r5], #3947	; 0xf6b
    2b00:	6b660e03 	blvs	1986314 <__Stack_Size+0x1986114>
    2b04:	0c038383 	stceq	3, cr8, [r3], {131}	; 0x83
    2b08:	953f6b66 	ldrls	r6, [pc, #-2918]!	; 1faa <__Stack_Size+0x1daa>
    2b0c:	660b0384 	strvs	r0, [fp], -r4, lsl #7
    2b10:	0a03836c 	beq	e38c8 <__Stack_Size+0xe36c8>
    2b14:	03834f66 	orreq	r4, r3, #408	; 0x198
    2b18:	834f660a 	movthi	r6, #62986	; 0xf60a
    2b1c:	6b660a03 	blvs	1985330 <__Stack_Size+0x1985130>
    2b20:	0c03bb76 	stceq	11, cr11, [r3], {118}	; 0x76
    2b24:	91846b58 	orrls	r6, r4, r8, asr fp
    2b28:	6a580b03 	bvs	160573c <__Stack_Size+0x160553c>
    2b2c:	0384953f 	orreq	r9, r4, #264241152	; 0xfc00000
    2b30:	3f6a660b 	svccc	0x006a660b
    2b34:	0c038495 	cfstrseq	mvf8, [r3], {149}	; 0x95
    2b38:	953f6b66 	ldrls	r6, [pc, #-2918]!	; 1fda <__Stack_Size+0x1dda>
    2b3c:	66100384 	ldrvs	r0, [r0], -r4, lsl #7
    2b40:	a0b13f6b 	adcsge	r3, r1, fp, ror #30
    2b44:	6b660c03 	blvs	1985b58 <__Stack_Size+0x1985958>
    2b48:	0384953f 	orreq	r9, r4, #264241152	; 0xfc00000
    2b4c:	836b660e 	cmnhi	fp, #14680064	; 0xe00000
    2b50:	660c0383 	strvs	r0, [ip], -r3, lsl #7
    2b54:	84953f6b 	ldrhi	r3, [r5], #3947	; 0xf6b
    2b58:	67661603 	strbvs	r1, [r6, -r3, lsl #12]!
    2b5c:	843c0a03 	ldrthi	r0, [ip], #-2563	; 0xfffff5fd
    2b60:	03213e4e 	teqeq	r1, #1248	; 0x4e0
    2b64:	0a03741d 	beq	dfbe0 <__Stack_Size+0xdf9e0>
    2b68:	16036766 	strne	r6, [r3], -r6, ror #14
    2b6c:	03916766 	orrseq	r6, r1, #26738688	; 0x1980000
    2b70:	4b683c0b 	blmi	1a11ba4 <__Stack_Size+0x1a119a4>
    2b74:	3e763e68 	cdpcc	14, 7, cr3, cr6, cr8, {3}
    2b78:	67596978 			; <UNDEFINED> instruction: 0x67596978
    2b7c:	04020067 	streq	r0, [r2], #-103	; 0xffffff99
    2b80:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    2b84:	213f4e3e 	teqcs	pc, lr, lsr lr	; <UNPREDICTABLE>
    2b88:	67741e03 	ldrbvs	r1, [r4, -r3, lsl #28]!
    2b8c:	4b660a03 	blmi	19853a0 <__Stack_Size+0x19851a0>
    2b90:	05026767 	streq	r6, [r2, #-1895]	; 0xfffff899
    2b94:	05010100 	streq	r0, [r1, #-256]	; 0xffffff00
    2b98:	02000001 	andeq	r0, r0, #1
    2b9c:	0000c900 	andeq	ip, r0, r0, lsl #18
    2ba0:	fb010200 	blx	433aa <__Stack_Size+0x431aa>
    2ba4:	01000d0e 	tsteq	r0, lr, lsl #26
    2ba8:	00010101 	andeq	r0, r1, r1, lsl #2
    2bac:	00010000 	andeq	r0, r1, r0
    2bb0:	5c2e0100 	stfpls	f0, [lr], #-0
    2bb4:	334d5453 	movtcc	r5, #54355	; 0xd453
    2bb8:	30314632 	eorscc	r4, r1, r2, lsr r6
    2bbc:	57465f78 	smlsldxpl	r5, r6, r8, pc	; <UNPREDICTABLE>
    2bc0:	5c62694c 	stclpl	9, cr6, [r2], #-304	; 0xfffffed0
    2bc4:	00637273 	rsbeq	r7, r3, r3, ror r2
    2bc8:	745c3a63 	ldrbvc	r3, [ip], #-2659	; 0xfffff59d
    2bcc:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
    2bd0:	6d72615c 	ldfvse	f6, [r2, #-368]!	; 0xfffffe90
    2bd4:	33313032 	teqcc	r1, #50	; 0x32
    2bd8:	5c35302e 	ldcpl	0, cr3, [r5], #-184	; 0xffffff48
    2bdc:	5c6e6962 	stclpl	9, cr6, [lr], #-392	; 0xfffffe78
    2be0:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 2b30 <__Stack_Size+0x2930>
    2be4:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
    2be8:	612f6363 	teqvs	pc, r3, ror #6
    2bec:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    2bf0:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    2bf4:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    2bf8:	372e342f 	strcc	r3, [lr, -pc, lsr #8]!
    2bfc:	2e2f332e 	cdpcs	3, 2, cr3, cr15, cr14, {1}
    2c00:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2c04:	2f2e2e2f 	svccs	0x002e2e2f
    2c08:	612f2e2e 	teqvs	pc, lr, lsr #28
    2c0c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    2c10:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    2c14:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    2c18:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2c1c:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    2c20:	45535500 	ldrbmi	r5, [r3, #-1280]	; 0xfffffb00
    2c24:	4f430052 	svcmi	0x00430052
    2c28:	00004552 	andeq	r4, r0, r2, asr r5
    2c2c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2c30:	30316632 	eorscc	r6, r1, r2, lsr r6
    2c34:	77775f78 			; <UNDEFINED> instruction: 0x77775f78
    2c38:	632e6764 	teqvs	lr, #100, 14	; 0x1900000
    2c3c:	00000100 	andeq	r0, r0, r0, lsl #2
    2c40:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    2c44:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    2c48:	00000200 	andeq	r0, r0, r0, lsl #4
    2c4c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2c50:	30316632 	eorscc	r6, r1, r2, lsr r6
    2c54:	00682e78 	rsbeq	r2, r8, r8, ror lr
    2c58:	63000003 	movwvs	r0, #3
    2c5c:	5f65726f 	svcpl	0x0065726f
    2c60:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
    2c64:	00040068 	andeq	r0, r4, r8, rrx
    2c68:	05000000 	streq	r0, [r0, #-0]
    2c6c:	009a2402 	addseq	r2, sl, r2, lsl #8
    2c70:	00e60308 	rsceq	r0, r6, r8, lsl #6
    2c74:	67672f01 	strbvs	r2, [r7, -r1, lsl #30]!
    2c78:	4b2e0d03 	blmi	b8608c <__Stack_Size+0xb85e8c>
    2c7c:	3d4c5a40 	vstrcc	s11, [ip, #-256]	; 0xffffff00
    2c80:	59740903 	ldmdbpl	r4!, {r0, r1, r8, fp}^
    2c84:	3d695b42 	vstmdbcc	r9!, {d21-<overflow reg d53>}
    2c88:	034b2f8a 	movteq	r2, #49034	; 0xbf8a
    2c8c:	595d6609 	ldmdbpl	sp, {r0, r3, r9, sl, sp, lr}^
    2c90:	5b820903 	blpl	fe0850a4 <BootRAM+0xc275845>
    2c94:	3d2f7c67 	stccc	12, cr7, [pc, #-412]!	; 2b00 <__Stack_Size+0x2900>
    2c98:	024b2f7c 	subeq	r2, fp, #124, 30	; 0x1f0
    2c9c:	01010006 	tsteq	r1, r6
    2ca0:	0000010e 	andeq	r0, r0, lr, lsl #2
    2ca4:	00cf0002 	sbceq	r0, pc, r2
    2ca8:	01020000 	mrseq	r0, (UNDEF: 2)
    2cac:	000d0efb 	strdeq	r0, [sp], -fp
    2cb0:	01010101 	tsteq	r1, r1, lsl #2
    2cb4:	01000000 	mrseq	r0, (UNDEF: 0)
    2cb8:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    2cbc:	5359535c 	cmppl	r9, #92, 6	; 0x70000001
    2cc0:	5c4d4554 	cfstr64pl	mvdx4, [sp], {84}	; 0x54
    2cc4:	616c6564 	cmnvs	ip, r4, ror #10
    2cc8:	3a630079 	bcc	18c2eb4 <__Stack_Size+0x18c2cb4>
    2ccc:	6f6f745c 	svcvs	0x006f745c
    2cd0:	615c736c 	cmpvs	ip, ip, ror #6
    2cd4:	30326d72 	eorscc	r6, r2, r2, ror sp
    2cd8:	302e3331 	eorcc	r3, lr, r1, lsr r3
    2cdc:	69625c35 	stmdbvs	r2!, {r0, r2, r4, r5, sl, fp, ip, lr}^
    2ce0:	2e2e5c6e 	cdpcs	12, 2, cr5, cr14, cr14, {3}
    2ce4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    2ce8:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    2cec:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    2cf0:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    2cf4:	61652d65 	cmnvs	r5, r5, ror #26
    2cf8:	342f6962 	strtcc	r6, [pc], #-2402	; 2d00 <__Stack_Size+0x2b00>
    2cfc:	332e372e 	teqcc	lr, #12058624	; 0xb80000
    2d00:	2f2e2e2f 	svccs	0x002e2e2f
    2d04:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2d08:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2d0c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    2d10:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    2d14:	61652d65 	cmnvs	r5, r5, ror #26
    2d18:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
    2d1c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    2d20:	43006564 	movwmi	r6, #1380	; 0x564
    2d24:	0045524f 	subeq	r5, r5, pc, asr #4
    2d28:	52455355 	subpl	r5, r5, #1409286145	; 0x54000001
    2d2c:	65640000 	strbvs	r0, [r4, #-0]!
    2d30:	2e79616c 	rpwcsez	f6, f1, #4.0
    2d34:	00010063 	andeq	r0, r1, r3, rrx
    2d38:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
    2d3c:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
    2d40:	00020068 	andeq	r0, r2, r8, rrx
    2d44:	726f6300 	rsbvc	r6, pc, #0, 6
    2d48:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
    2d4c:	00682e33 	rsbeq	r2, r8, r3, lsr lr
    2d50:	73000003 	movwvc	r0, #3
    2d54:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2d58:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2d5c:	0400682e 	streq	r6, [r0], #-2094	; 0xfffff7d2
    2d60:	79730000 	ldmdbvc	r3!, {}^	; <UNPREDICTABLE>
    2d64:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    2d68:	6d74735f 	ldclvs	3, cr7, [r4, #-380]!	; 0xfffffe84
    2d6c:	31663233 	cmncc	r6, r3, lsr r2
    2d70:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
    2d74:	00000400 	andeq	r0, r0, r0, lsl #8
    2d78:	02050000 	andeq	r0, r5, #0
    2d7c:	08009b44 	stmdaeq	r0, {r2, r6, r8, r9, fp, ip, pc}
    2d80:	33013603 	movwcc	r3, #5635	; 0x1603
    2d84:	9e0b034b 	cdpls	3, 0, cr0, cr11, cr11, {2}
    2d88:	9e2b03d8 	mcrls	3, 1, r0, cr11, cr8, {6}
    2d8c:	004b754c 	subeq	r7, fp, ip, asr #10
    2d90:	69010402 	stmdbvs	r1, {r1, sl}
    2d94:	01040200 	mrseq	r0, R12_usr
    2d98:	4b679f3e 	blmi	19eaa98 <__Stack_Size+0x19ea898>
    2d9c:	4b755aa6 	blmi	1d5983c <__Stack_Size+0x1d5963c>
    2da0:	01040200 	mrseq	r0, R12_usr
    2da4:	04020069 	streq	r0, [r2], #-105	; 0xffffff97
    2da8:	679f3e01 	ldrvs	r3, [pc, r1, lsl #28]
    2dac:	0009024b 	andeq	r0, r9, fp, asr #4
    2db0:	00b80101 	adcseq	r0, r8, r1, lsl #2
    2db4:	00020000 	andeq	r0, r2, r0
    2db8:	000000a1 	andeq	r0, r0, r1, lsr #1
    2dbc:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2dc0:	0101000d 	tsteq	r1, sp
    2dc4:	00000101 	andeq	r0, r0, r1, lsl #2
    2dc8:	00000100 	andeq	r0, r0, r0, lsl #2
    2dcc:	535c2e01 	cmppl	ip, #1, 28
    2dd0:	45545359 	ldrbmi	r5, [r4, #-857]	; 0xfffffca7
    2dd4:	79735c4d 	ldmdbvc	r3!, {r0, r2, r3, r6, sl, fp, ip, lr}^
    2dd8:	3a630073 	bcc	18c2fac <__Stack_Size+0x18c2dac>
    2ddc:	6f6f745c 	svcvs	0x006f745c
    2de0:	615c736c 	cmpvs	ip, ip, ror #6
    2de4:	30326d72 	eorscc	r6, r2, r2, ror sp
    2de8:	302e3331 	eorcc	r3, lr, r1, lsr r3
    2dec:	69625c35 	stmdbvs	r2!, {r0, r2, r4, r5, sl, fp, ip, lr}^
    2df0:	2e2e5c6e 	cdpcs	12, 2, cr5, cr14, cr14, {3}
    2df4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    2df8:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    2dfc:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    2e00:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    2e04:	61652d65 	cmnvs	r5, r5, ror #26
    2e08:	342f6962 	strtcc	r6, [pc], #-2402	; 2e10 <__Stack_Size+0x2c10>
    2e0c:	332e372e 	teqcc	lr, #12058624	; 0xb80000
    2e10:	2f2e2e2f 	svccs	0x002e2e2f
    2e14:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2e18:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2e1c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    2e20:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    2e24:	61652d65 	cmnvs	r5, r5, ror #26
    2e28:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
    2e2c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    2e30:	43006564 	movwmi	r6, #1380	; 0x564
    2e34:	0045524f 	subeq	r5, r5, pc, asr #4
    2e38:	73797300 	cmnvc	r9, #0, 6
    2e3c:	0100632e 	tsteq	r0, lr, lsr #6
    2e40:	74730000 	ldrbtvc	r0, [r3], #-0
    2e44:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
    2e48:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2e4c:	6f630000 	svcvs	0x00630000
    2e50:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
    2e54:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
    2e58:	00000300 	andeq	r0, r0, r0, lsl #6
    2e5c:	02050000 	andeq	r0, r5, #0
    2e60:	08009c6c 	stmdaeq	r0, {r2, r3, r5, r6, sl, fp, ip, pc}
    2e64:	30010f03 	andcc	r0, r1, r3, lsl #30
    2e68:	0001024c 	andeq	r0, r1, ip, asr #4
    2e6c:	02310101 	eorseq	r0, r1, #1073741824	; 0x40000000
    2e70:	00020000 	andeq	r0, r2, r0
    2e74:	000001d4 	ldrdeq	r0, [r0], -r4
    2e78:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2e7c:	0101000d 	tsteq	r1, sp
    2e80:	00000101 	andeq	r0, r0, r1, lsl #2
    2e84:	00000100 	andeq	r0, r0, r0, lsl #2
    2e88:	535c2e01 	cmppl	ip, #1, 28
    2e8c:	45545359 	ldrbmi	r5, [r4, #-857]	; 0xfffffca7
    2e90:	73755c4d 	cmnvc	r5, #19712	; 0x4d00
    2e94:	00747261 	rsbseq	r7, r4, r1, ror #4
    2e98:	745c3a63 	ldrbvc	r3, [ip], #-2659	; 0xfffff59d
    2e9c:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
    2ea0:	6d72615c 	ldfvse	f6, [r2, #-368]!	; 0xfffffe90
    2ea4:	33313032 	teqcc	r1, #50	; 0x32
    2ea8:	5c35302e 	ldcpl	0, cr3, [r5], #-184	; 0xffffff48
    2eac:	5c6e6962 	stclpl	9, cr6, [lr], #-392	; 0xfffffe78
    2eb0:	6c2f2e2e 	stcvs	14, cr2, [pc], #-184	; 2e00 <__Stack_Size+0x2c00>
    2eb4:	672f6269 	strvs	r6, [pc, -r9, ror #4]!
    2eb8:	612f6363 	teqvs	pc, r3, ror #6
    2ebc:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    2ec0:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    2ec4:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    2ec8:	372e342f 	strcc	r3, [lr, -pc, lsr #8]!
    2ecc:	2e2f332e 	cdpcs	3, 2, cr3, cr15, cr14, {1}
    2ed0:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2ed4:	2f2e2e2f 	svccs	0x002e2e2f
    2ed8:	612f2e2e 	teqvs	pc, lr, lsr #28
    2edc:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
    2ee0:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
    2ee4:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    2ee8:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2eec:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
    2ef0:	45535500 	ldrbmi	r5, [r3, #-1280]	; 0xfffffb00
    2ef4:	54530052 	ldrbpl	r0, [r3], #-82	; 0xffffffae
    2ef8:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
    2efc:	5f783031 	svcpl	0x00783031
    2f00:	694c5746 	stmdbvs	ip, {r1, r2, r6, r8, r9, sl, ip, lr}^
    2f04:	6e695c62 	cdpvs	12, 6, cr5, cr9, cr2, {3}
    2f08:	3a630063 	bcc	18c309c <__Stack_Size+0x18c2e9c>
    2f0c:	6f6f745c 	svcvs	0x006f745c
    2f10:	615c736c 	cmpvs	ip, ip, ror #6
    2f14:	30326d72 	eorscc	r6, r2, r2, ror sp
    2f18:	302e3331 	eorcc	r3, lr, r1, lsr r3
    2f1c:	69625c35 	stmdbvs	r2!, {r0, r2, r4, r5, sl, fp, ip, lr}^
    2f20:	2e2e5c6e 	cdpcs	12, 2, cr5, cr14, cr14, {3}
    2f24:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    2f28:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    2f2c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    2f30:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    2f34:	61652d65 	cmnvs	r5, r5, ror #26
    2f38:	342f6962 	strtcc	r6, [pc], #-2402	; 2f40 <__Stack_Size+0x2d40>
    2f3c:	332e372e 	teqcc	lr, #12058624	; 0xb80000
    2f40:	2f2e2e2f 	svccs	0x002e2e2f
    2f44:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2f48:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2f4c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    2f50:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    2f54:	61652d65 	cmnvs	r5, r5, ror #26
    2f58:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
    2f5c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    2f60:	732f6564 	teqvc	pc, #100, 10	; 0x19000000
    2f64:	63007379 	movwvs	r7, #889	; 0x379
    2f68:	6f745c3a 	svcvs	0x00745c3a
    2f6c:	5c736c6f 	ldclpl	12, cr6, [r3], #-444	; 0xfffffe44
    2f70:	326d7261 	rsbcc	r7, sp, #268435462	; 0x10000006
    2f74:	2e333130 	mrccs	1, 1, r3, cr3, cr0, {1}
    2f78:	625c3530 	subsvs	r3, ip, #48, 10	; 0xc000000
    2f7c:	2e5c6e69 	cdpcs	14, 5, cr6, cr12, cr9, {3}
    2f80:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
    2f84:	63672f62 	cmnvs	r7, #392	; 0x188
    2f88:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
    2f8c:	6f6e2d6d 	svcvs	0x006e2d6d
    2f90:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
    2f94:	2f696261 	svccs	0x00696261
    2f98:	2e372e34 	mrccs	14, 1, r2, cr7, cr4, {1}
    2f9c:	6e692f33 	mcrvs	15, 3, r2, cr9, cr3, {1}
    2fa0:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
    2fa4:	4f430065 	svcmi	0x00430065
    2fa8:	00004552 	andeq	r4, r0, r2, asr r5
    2fac:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    2fb0:	00632e74 	rsbeq	r2, r3, r4, ror lr
    2fb4:	73000001 	movwvc	r0, #1
    2fb8:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
    2fbc:	00682e74 	rsbeq	r2, r8, r4, ror lr
    2fc0:	73000002 	movwvc	r0, #2
    2fc4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2fc8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2fcc:	0300682e 	movweq	r6, #2094	; 0x82e
    2fd0:	74730000 	ldrbtvc	r0, [r3], #-0
    2fd4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2fd8:	5f783031 	svcpl	0x00783031
    2fdc:	6f697067 	svcvs	0x00697067
    2fe0:	0400682e 	streq	r6, [r0], #-2094	; 0xfffff7d2
    2fe4:	74730000 	ldrbtvc	r0, [r3], #-0
    2fe8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2fec:	5f783031 	svcpl	0x00783031
    2ff0:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    2ff4:	00682e74 	rsbeq	r2, r8, r4, ror lr
    2ff8:	6d000004 	stcvs	0, cr0, [r0, #-16]
    2ffc:	2e637369 	cdpcs	3, 6, cr7, cr3, cr9, {3}
    3000:	00040068 	andeq	r0, r4, r8, rrx
    3004:	636f6c00 	cmnvs	pc, #0, 24
    3008:	00682e6b 	rsbeq	r2, r8, fp, ror #28
    300c:	5f000005 	svcpl	0x00000005
    3010:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
    3014:	00682e73 	rsbeq	r2, r8, r3, ror lr
    3018:	73000005 	movwvc	r0, #5
    301c:	65646474 	strbvs	r6, [r4, #-1140]!	; 0xfffffb8c
    3020:	00682e66 	rsbeq	r2, r8, r6, ror #28
    3024:	72000006 	andvc	r0, r0, #6
    3028:	746e6565 	strbtvc	r6, [lr], #-1381	; 0xfffffa9b
    302c:	0500682e 	streq	r6, [r0, #-2094]	; 0xfffff7d2
    3030:	74730000 	ldrbtvc	r0, [r3], #-0
    3034:	2e6f6964 	cdpcs	9, 6, cr6, cr15, cr4, {3}
    3038:	00020068 	andeq	r0, r2, r8, rrx
    303c:	726f6300 	rsbvc	r6, pc, #0, 6
    3040:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
    3044:	00682e33 	rsbeq	r2, r8, r3, lsr lr
    3048:	00000007 	andeq	r0, r0, r7
    304c:	7c020500 	cfstr32vc	mvfx0, [r2], {-0}
    3050:	0308009c 	movweq	r0, #32924	; 0x809c
    3054:	694c0130 	stmdbvs	ip, {r4, r5, r8}^
    3058:	04020059 	streq	r0, [r2], #-89	; 0xffffffa7
    305c:	06200601 	strteq	r0, [r0], -r1, lsl #12
    3060:	03214b75 	teqeq	r1, #119808	; 0x1d400
    3064:	6850821f 	ldmdavs	r0, {r0, r1, r2, r3, r4, r9, pc}^
    3068:	693d3d3d 	ldmdbvs	sp!, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp}
    306c:	3d6a3d3d 	stclcc	13, cr3, [sl, #-244]!	; 0xffffff0c
    3070:	5c3d3d3d 	ldcpl	13, cr3, [sp], #-244	; 0xffffff0c
    3074:	3d3d3d2f 	ldccc	13, cr3, [sp, #-188]!	; 0xffffff44
    3078:	75673e3d 	strbvc	r3, [r7, #-3645]!	; 0xfffff1c3
    307c:	8441935a 	strbhi	r9, [r1], #-858	; 0xfffffca6
    3080:	0068685a 	rsbeq	r6, r8, sl, asr r8
    3084:	06010402 	streq	r0, [r1], -r2, lsl #8
    3088:	a259063c 	subsge	r0, r9, #60, 12	; 0x3c00000
    308c:	01040200 	mrseq	r0, R12_usr
    3090:	85063c06 	strhi	r3, [r6, #-3078]	; 0xfffff3fa
    3094:	02007591 	andeq	r7, r0, #608174080	; 0x24400000
    3098:	4a060104 	bmi	1834b0 <__Stack_Size+0x1832b0>
    309c:	0b025206 	bleq	978bc <__Stack_Size+0x976bc>
    30a0:	e8010100 	stmda	r1, {r8}
    30a4:	02000000 	andeq	r0, r0, #0
    30a8:	0000b000 	andeq	fp, r0, r0
    30ac:	fb010200 	blx	438b6 <__Stack_Size+0x436b6>
    30b0:	01000d0e 	tsteq	r0, lr, lsl #26
    30b4:	00010101 	andeq	r0, r1, r1, lsl #2
    30b8:	00010000 	andeq	r0, r1, r0
    30bc:	5c2e0100 	stfpls	f0, [lr], #-0
    30c0:	52455355 	subpl	r5, r5, #1409286145	; 0x54000001
    30c4:	5c3a6300 	ldcpl	3, cr6, [sl], #-0
    30c8:	6c6f6f74 	stclvs	15, cr6, [pc], #-464	; 2f00 <__Stack_Size+0x2d00>
    30cc:	72615c73 	rsbvc	r5, r1, #29440	; 0x7300
    30d0:	3130326d 	teqcc	r0, sp, ror #4
    30d4:	35302e33 	ldrcc	r2, [r0, #-3635]!	; 0xfffff1cd
    30d8:	6e69625c 	mcrvs	2, 3, r6, cr9, cr12, {2}
    30dc:	2f2e2e5c 	svccs	0x002e2e5c
    30e0:	2f62696c 	svccs	0x0062696c
    30e4:	2f636367 	svccs	0x00636367
    30e8:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    30ec:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    30f0:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    30f4:	2e342f69 	cdpcs	15, 3, cr2, cr4, cr9, {3}
    30f8:	2f332e37 	svccs	0x00332e37
    30fc:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3100:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3104:	2f2e2e2f 	svccs	0x002e2e2f
    3108:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
    310c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
    3110:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    3114:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
    3118:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
    311c:	53550065 	cmppl	r5, #101	; 0x65
    3120:	43005245 	movwmi	r5, #581	; 0x245
    3124:	0045524f 	subeq	r5, r5, pc, asr #4
    3128:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
    312c:	00632e6e 	rsbeq	r2, r3, lr, ror #28
    3130:	73000001 	movwvc	r0, #1
    3134:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
    3138:	00682e74 	rsbeq	r2, r8, r4, ror lr
    313c:	73000002 	movwvc	r0, #2
    3140:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    3144:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3148:	0300682e 	movweq	r6, #2094	; 0x82e
    314c:	6f630000 	svcvs	0x00630000
    3150:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
    3154:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
    3158:	00000400 	andeq	r0, r0, r0, lsl #8
    315c:	02050000 	andeq	r0, r5, #0
    3160:	08009e40 	stmdaeq	r0, {r6, r9, sl, fp, ip, pc}
    3164:	002f2f1a 	eoreq	r2, pc, sl, lsl pc	; <UNPREDICTABLE>
    3168:	31010402 	tstcc	r1, r2, lsl #8
    316c:	01040200 	mrseq	r0, R12_usr
    3170:	04020059 	streq	r0, [r2], #-89	; 0xffffffa7
    3174:	02005901 	andeq	r5, r0, #16384	; 0x4000
    3178:	004b0104 	subeq	r0, fp, r4, lsl #2
    317c:	59010402 	stmdbpl	r1, {r1, sl}
    3180:	01040200 	mrseq	r0, R12_usr
    3184:	04020059 	streq	r0, [r2], #-89	; 0xffffffa7
    3188:	06024b01 	streq	r4, [r2], -r1, lsl #22
    318c:	75010100 	strvc	r0, [r1, #-256]	; 0xffffff00
    3190:	02000000 	andeq	r0, r0, #0
    3194:	00003f00 	andeq	r3, r0, r0, lsl #30
    3198:	fb010200 	blx	439a2 <__Stack_Size+0x437a2>
    319c:	01000d0e 	tsteq	r0, lr, lsl #26
    31a0:	00010101 	andeq	r0, r1, r1, lsl #2
    31a4:	00010000 	andeq	r0, r1, r0
    31a8:	5c2e0100 	stfpls	f0, [lr], #-0
    31ac:	52455355 	subpl	r5, r5, #1409286145	; 0x54000001
    31b0:	524f4300 	subpl	r4, pc, #0, 6
    31b4:	73000045 	movwvc	r0, #69	; 0x45
    31b8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    31bc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    31c0:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
    31c4:	00010063 	andeq	r0, r1, r3, rrx
    31c8:	726f6300 	rsbvc	r6, pc, #0, 6
    31cc:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
    31d0:	00682e33 	rsbeq	r2, r8, r3, lsr lr
    31d4:	00000002 	andeq	r0, r0, r2
    31d8:	90020500 	andls	r0, r2, r0, lsl #10
    31dc:	0308009e 	movweq	r0, #32926	; 0x809e
    31e0:	4d2f011d 	stfmis	f0, [pc, #-116]!	; 3174 <__Stack_Size+0x2f74>
    31e4:	01040200 	mrseq	r0, R12_usr
    31e8:	02003232 	andeq	r3, r0, #536870915	; 0x20000003
    31ec:	33320104 	teqcc	r2, #4, 2
    31f0:	01040200 	mrseq	r0, R12_usr
    31f4:	02003232 	andeq	r3, r0, #536870915	; 0x20000003
    31f8:	32320104 	eorscc	r0, r2, #4, 2
    31fc:	4d2f4d2f 	stcmi	13, cr4, [pc, #-188]!	; 3148 <__Stack_Size+0x2f48>
    3200:	022f4d2f 	eoreq	r4, pc, #3008	; 0xbc0
    3204:	01010003 	tsteq	r1, r3
    3208:	0000013c 	andeq	r0, r0, ip, lsr r1
    320c:	00b70002 	adcseq	r0, r7, r2
    3210:	01020000 	mrseq	r0, (UNDEF: 2)
    3214:	000d0efb 	strdeq	r0, [sp], -fp
    3218:	01010101 	tsteq	r1, r1, lsl #2
    321c:	01000000 	mrseq	r0, (UNDEF: 0)
    3220:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    3224:	4553555c 	ldrbmi	r5, [r3, #-1372]	; 0xfffffaa4
    3228:	3a630052 	bcc	18c3378 <__Stack_Size+0x18c3178>
    322c:	6f6f745c 	svcvs	0x006f745c
    3230:	615c736c 	cmpvs	ip, ip, ror #6
    3234:	30326d72 	eorscc	r6, r2, r2, ror sp
    3238:	302e3331 	eorcc	r3, lr, r1, lsr r3
    323c:	69625c35 	stmdbvs	r2!, {r0, r2, r4, r5, sl, fp, ip, lr}^
    3240:	2e2e5c6e 	cdpcs	12, 2, cr5, cr14, cr14, {3}
    3244:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    3248:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    324c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    3250:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    3254:	61652d65 	cmnvs	r5, r5, ror #26
    3258:	342f6962 	strtcc	r6, [pc], #-2402	; 3260 <__Stack_Size+0x3060>
    325c:	332e372e 	teqcc	lr, #12058624	; 0xb80000
    3260:	2f2e2e2f 	svccs	0x002e2e2f
    3264:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3268:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    326c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
    3270:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
    3274:	61652d65 	cmnvs	r5, r5, ror #26
    3278:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
    327c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
    3280:	43006564 	movwmi	r6, #1380	; 0x564
    3284:	0045524f 	subeq	r5, r5, pc, asr #4
    3288:	73797300 	cmnvc	r9, #0, 6
    328c:	5f6d6574 	svcpl	0x006d6574
    3290:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    3294:	30316632 	eorscc	r6, r1, r2, lsr r6
    3298:	00632e78 	rsbeq	r2, r3, r8, ror lr
    329c:	73000001 	movwvc	r0, #1
    32a0:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
    32a4:	00682e74 	rsbeq	r2, r8, r4, ror lr
    32a8:	63000002 	movwvs	r0, #2
    32ac:	5f65726f 	svcpl	0x0065726f
    32b0:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
    32b4:	00030068 	andeq	r0, r3, r8, rrx
    32b8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    32bc:	31663233 	cmncc	r6, r3, lsr r2
    32c0:	682e7830 	stmdavs	lr!, {r4, r5, fp, ip, sp, lr}
    32c4:	00000100 	andeq	r0, r0, r0, lsl #2
    32c8:	02050000 	andeq	r0, r5, #0
    32cc:	08009eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp, ip, pc}
    32d0:	0101d403 	tsteq	r1, r3, lsl #8
    32d4:	856c6a31 	strbhi	r6, [ip, #-2609]!	; 0xfffff5cf
    32d8:	66130369 	ldrvs	r0, [r3], -r9, ror #6
    32dc:	334a0b03 	movtcc	r0, #43779	; 0xab03
    32e0:	8226034c 	eorhi	r0, r6, #76, 6	; 0x30000001
    32e4:	900b033d 	andls	r0, fp, sp, lsr r3
    32e8:	223d775a 	eorscs	r7, sp, #23592960	; 0x1680000
    32ec:	5b59243d 	blpl	164c3e8 <__Stack_Size+0x164c1e8>
    32f0:	3b033f68 	blcc	d3098 <__Stack_Size+0xd2e98>
    32f4:	204f0366 	subcs	r0, pc, r6, ror #6
    32f8:	662f0368 	strtvs	r0, [pc], -r8, ror #6
    32fc:	03205503 	teqeq	r0, #12582912	; 0xc00000
    3300:	3d23662b 	stccc	6, cr6, [r3, #-172]!	; 0xffffff54
    3304:	ec75a025 	ldcl	0, cr10, [r5], #-148	; 0xffffff6c
    3308:	332e0c03 	teqcc	lr, #768	; 0x300
    330c:	2e04a703 	cdpcs	7, 0, cr10, cr4, cr3, {0}
    3310:	02006a3d 	andeq	r6, r0, #249856	; 0x3d000
    3314:	006b0104 	rsbeq	r0, fp, r4, lsl #2
    3318:	59010402 	stmdbpl	r1, {r1, sl}
    331c:	01040200 	mrseq	r0, R12_usr
    3320:	4e68764b 	cdpmi	6, 6, cr7, cr8, cr11, {2}
    3324:	67693f3f 			; <UNDEFINED> instruction: 0x67693f3f
    3328:	034d4d6a 	movteq	r4, #56682	; 0xdd6a
    332c:	6a68661a 	bvs	1a1cb9c <__Stack_Size+0x1a1c99c>
    3330:	04020069 	streq	r0, [r2], #-105	; 0xffffff97
    3334:	06200601 	strteq	r0, [r0], -r1, lsl #12
    3338:	0069676b 	rsbeq	r6, r9, fp, ror #14
    333c:	06010402 	streq	r0, [r1], -r2, lsl #8
    3340:	026e0620 	rsbeq	r0, lr, #32, 12	; 0x2000000
    3344:	01010009 	tsteq	r1, r9
    3348:	00000075 	andeq	r0, r0, r5, ror r0
    334c:	00340002 	eorseq	r0, r4, r2
    3350:	01020000 	mrseq	r0, (UNDEF: 2)
    3354:	000d0efb 	strdeq	r0, [sp], -fp
    3358:	01010101 	tsteq	r1, r1, lsl #2
    335c:	01000000 	mrseq	r0, (UNDEF: 0)
    3360:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    3364:	524f435c 	subpl	r4, pc, #92, 6	; 0x70000001
    3368:	73000045 	movwvc	r0, #69	; 0x45
    336c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
    3370:	735f7075 	cmpvc	pc, #117	; 0x75
    3374:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    3378:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    337c:	2e64685f 	mcrcs	8, 3, r6, cr4, cr15, {2}
    3380:	00010073 	andeq	r0, r1, r3, ror r0
    3384:	05000000 	streq	r0, [r0, #-0]
    3388:	00a16002 	adceq	r6, r1, r2
    338c:	00c50308 	sbceq	r0, r5, r8, lsl #6
    3390:	21312101 	teqcs	r1, r1, lsl #2
    3394:	21232121 	teqcs	r3, r1, lsr #2
    3398:	2f212121 	svccs	0x00212121
    339c:	31213121 	teqcc	r1, r1, lsr #2
    33a0:	30302121 	eorscc	r2, r0, r1, lsr #2
    33a4:	2066032f 	rsbcs	r0, r6, pc, lsr #6
    33a8:	36322f34 	shasxcc	r2, r2, r4
    33ac:	01000202 	tsteq	r0, r2, lsl #4
    33b0:	02050001 	andeq	r0, r5, #1
    33b4:	0800a1ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sp, pc}
    33b8:	0100f003 	tsteq	r0, r3
    33bc:	01000202 	tsteq	r0, r2, lsl #4
    33c0:	Address 0x000033c0 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	080001e4 	stmdaeq	r0, {r2, r5, r6, r7, r8}
      1c:	00000010 	andeq	r0, r0, r0, lsl r0
      20:	0000000c 	andeq	r0, r0, ip
      24:	00000000 	andeq	r0, r0, r0
      28:	080001f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8}
      2c:	00000008 	andeq	r0, r0, r8
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000000 	andeq	r0, r0, r0
      38:	080001fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8}
      3c:	00000010 	andeq	r0, r0, r0, lsl r0
      40:	0000000c 	andeq	r0, r0, ip
      44:	00000000 	andeq	r0, r0, r0
      48:	0800020c 	stmdaeq	r0, {r2, r3, r9}
      4c:	00000008 	andeq	r0, r0, r8
      50:	0000001c 	andeq	r0, r0, ip, lsl r0
      54:	00000000 	andeq	r0, r0, r0
      58:	08000214 	stmdaeq	r0, {r2, r4, r9}
      5c:	00000020 	andeq	r0, r0, r0, lsr #32
      60:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
      64:	41018702 	tstmi	r1, r2, lsl #14
      68:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
      6c:	00000007 	andeq	r0, r0, r7
      70:	00000018 	andeq	r0, r0, r8, lsl r0
      74:	00000000 	andeq	r0, r0, r0
      78:	08000234 	stmdaeq	r0, {r2, r4, r5, r9}
      7c:	00000018 	andeq	r0, r0, r8, lsl r0
      80:	87040e41 	strhi	r0, [r4, -r1, asr #28]
      84:	100e4101 	andne	r4, lr, r1, lsl #2
      88:	00070d41 	andeq	r0, r7, r1, asr #26
      8c:	0000001c 	andeq	r0, r0, ip, lsl r0
      90:	00000000 	andeq	r0, r0, r0
      94:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
      98:	00000020 	andeq	r0, r0, r0, lsr #32
      9c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
      a0:	41018702 	tstmi	r1, r2, lsl #14
      a4:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
      a8:	00000007 	andeq	r0, r0, r7
      ac:	00000018 	andeq	r0, r0, r8, lsl r0
      b0:	00000000 	andeq	r0, r0, r0
      b4:	0800026c 	stmdaeq	r0, {r2, r3, r5, r6, r9}
      b8:	00000018 	andeq	r0, r0, r8, lsl r0
      bc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
      c0:	100e4101 	andne	r4, lr, r1, lsl #2
      c4:	00070d41 	andeq	r0, r7, r1, asr #26
      c8:	0000001c 	andeq	r0, r0, ip, lsl r0
      cc:	00000000 	andeq	r0, r0, r0
      d0:	08000284 	stmdaeq	r0, {r2, r7, r9}
      d4:	00000020 	andeq	r0, r0, r0, lsr #32
      d8:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
      dc:	41018702 	tstmi	r1, r2, lsl #14
      e0:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
      e4:	00000007 	andeq	r0, r0, r7
      e8:	00000018 	andeq	r0, r0, r8, lsl r0
      ec:	00000000 	andeq	r0, r0, r0
      f0:	080002a4 	stmdaeq	r0, {r2, r5, r7, r9}
      f4:	00000018 	andeq	r0, r0, r8, lsl r0
      f8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
      fc:	100e4101 	andne	r4, lr, r1, lsl #2
     100:	00070d41 	andeq	r0, r7, r1, asr #26
     104:	0000001c 	andeq	r0, r0, ip, lsl r0
     108:	00000000 	andeq	r0, r0, r0
     10c:	080002bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9}
     110:	00000020 	andeq	r0, r0, r0, lsr #32
     114:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     118:	41018702 	tstmi	r1, r2, lsl #14
     11c:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
     120:	00000007 	andeq	r0, r0, r7
     124:	00000018 	andeq	r0, r0, r8, lsl r0
     128:	00000000 	andeq	r0, r0, r0
     12c:	080002dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9}
     130:	00000018 	andeq	r0, r0, r8, lsl r0
     134:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     138:	100e4101 	andne	r4, lr, r1, lsl #2
     13c:	00070d41 	andeq	r0, r7, r1, asr #26
     140:	0000001c 	andeq	r0, r0, ip, lsl r0
     144:	00000000 	andeq	r0, r0, r0
     148:	080002f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9}
     14c:	00000022 	andeq	r0, r0, r2, lsr #32
     150:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     154:	41018702 	tstmi	r1, r2, lsl #14
     158:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     15c:	00000007 	andeq	r0, r0, r7
     160:	0000001c 	andeq	r0, r0, ip, lsl r0
     164:	00000000 	andeq	r0, r0, r0
     168:	08000318 	stmdaeq	r0, {r3, r4, r8, r9}
     16c:	00000024 	andeq	r0, r0, r4, lsr #32
     170:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     174:	41018702 	tstmi	r1, r2, lsl #14
     178:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     17c:	00000007 	andeq	r0, r0, r7
     180:	0000001c 	andeq	r0, r0, ip, lsl r0
     184:	00000000 	andeq	r0, r0, r0
     188:	0800033c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9}
     18c:	00000024 	andeq	r0, r0, r4, lsr #32
     190:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     194:	41018702 	tstmi	r1, r2, lsl #14
     198:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     19c:	00000007 	andeq	r0, r0, r7
     1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
     1a4:	00000000 	andeq	r0, r0, r0
     1a8:	08000360 	stmdaeq	r0, {r5, r6, r8, r9}
     1ac:	00000024 	andeq	r0, r0, r4, lsr #32
     1b0:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     1b4:	41018702 	tstmi	r1, r2, lsl #14
     1b8:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     1bc:	00000007 	andeq	r0, r0, r7
     1c0:	0000001c 	andeq	r0, r0, ip, lsl r0
     1c4:	00000000 	andeq	r0, r0, r0
     1c8:	08000384 	stmdaeq	r0, {r2, r7, r8, r9}
     1cc:	00000024 	andeq	r0, r0, r4, lsr #32
     1d0:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     1d4:	41018702 	tstmi	r1, r2, lsl #14
     1d8:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     1dc:	00000007 	andeq	r0, r0, r7
     1e0:	0000001c 	andeq	r0, r0, ip, lsl r0
     1e4:	00000000 	andeq	r0, r0, r0
     1e8:	080003a8 	stmdaeq	r0, {r3, r5, r7, r8, r9}
     1ec:	00000024 	andeq	r0, r0, r4, lsr #32
     1f0:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     1f4:	41018702 	tstmi	r1, r2, lsl #14
     1f8:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     1fc:	00000007 	andeq	r0, r0, r7
     200:	0000001c 	andeq	r0, r0, ip, lsl r0
     204:	00000000 	andeq	r0, r0, r0
     208:	080003cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9}
     20c:	00000024 	andeq	r0, r0, r4, lsr #32
     210:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     214:	41018702 	tstmi	r1, r2, lsl #14
     218:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     21c:	00000007 	andeq	r0, r0, r7
     220:	0000001c 	andeq	r0, r0, ip, lsl r0
     224:	00000000 	andeq	r0, r0, r0
     228:	080003f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9}
     22c:	0000002a 	andeq	r0, r0, sl, lsr #32
     230:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     234:	41018702 	tstmi	r1, r2, lsl #14
     238:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     23c:	00000007 	andeq	r0, r0, r7
     240:	0000001c 	andeq	r0, r0, ip, lsl r0
     244:	00000000 	andeq	r0, r0, r0
     248:	0800041c 	stmdaeq	r0, {r2, r3, r4, sl}
     24c:	0000002a 	andeq	r0, r0, sl, lsr #32
     250:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     254:	41018702 	tstmi	r1, r2, lsl #14
     258:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     25c:	00000007 	andeq	r0, r0, r7
     260:	0000001c 	andeq	r0, r0, ip, lsl r0
     264:	00000000 	andeq	r0, r0, r0
     268:	08000448 	stmdaeq	r0, {r3, r6, sl}
     26c:	00000028 	andeq	r0, r0, r8, lsr #32
     270:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     274:	41018702 	tstmi	r1, r2, lsl #14
     278:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     27c:	00000007 	andeq	r0, r0, r7
     280:	0000000c 	andeq	r0, r0, ip
     284:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     288:	7c020001 	stcvc	0, cr0, [r2], {1}
     28c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     290:	0000001c 	andeq	r0, r0, ip, lsl r0
     294:	00000280 	andeq	r0, r0, r0, lsl #5
     298:	08000470 	stmdaeq	r0, {r4, r5, r6, sl}
     29c:	00000068 	andeq	r0, r0, r8, rrx
     2a0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
     2a4:	41018e02 	tstmi	r1, r2, lsl #28
     2a8:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
     2ac:	00000007 	andeq	r0, r0, r7
     2b0:	0000000c 	andeq	r0, r0, ip
     2b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     2b8:	7c020001 	stcvc	0, cr0, [r2], {1}
     2bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2c0:	00000018 	andeq	r0, r0, r8, lsl r0
     2c4:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
     2c8:	080004d8 	stmdaeq	r0, {r3, r4, r6, r7, sl}
     2cc:	00000024 	andeq	r0, r0, r4, lsr #32
     2d0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     2d4:	100e4101 	andne	r4, lr, r1, lsl #2
     2d8:	00070d41 	andeq	r0, r7, r1, asr #26
     2dc:	00000018 	andeq	r0, r0, r8, lsl r0
     2e0:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
     2e4:	080004fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl}
     2e8:	000000d4 	ldrdeq	r0, [r0], -r4
     2ec:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     2f0:	200e4101 	andcs	r4, lr, r1, lsl #2
     2f4:	00070d41 	andeq	r0, r7, r1, asr #26
     2f8:	00000018 	andeq	r0, r0, r8, lsl r0
     2fc:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
     300:	080005d0 	stmdaeq	r0, {r4, r6, r7, r8, sl}
     304:	0000002c 	andeq	r0, r0, ip, lsr #32
     308:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     30c:	100e4101 	andne	r4, lr, r1, lsl #2
     310:	00070d41 	andeq	r0, r7, r1, asr #26
     314:	00000018 	andeq	r0, r0, r8, lsl r0
     318:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
     31c:	080005fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl}
     320:	00000040 	andeq	r0, r0, r0, asr #32
     324:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     328:	100e4101 	andne	r4, lr, r1, lsl #2
     32c:	00070d41 	andeq	r0, r7, r1, asr #26
     330:	00000018 	andeq	r0, r0, r8, lsl r0
     334:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
     338:	0800063c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl}
     33c:	00000038 	andeq	r0, r0, r8, lsr r0
     340:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     344:	100e4101 	andne	r4, lr, r1, lsl #2
     348:	00070d41 	andeq	r0, r7, r1, asr #26
     34c:	0000000c 	andeq	r0, r0, ip
     350:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     354:	7c020001 	stcvc	0, cr0, [r2], {1}
     358:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     35c:	0000001c 	andeq	r0, r0, ip, lsl r0
     360:	0000034c 	andeq	r0, r0, ip, asr #6
     364:	08000674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl}
     368:	00000080 	andeq	r0, r0, r0, lsl #1
     36c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
     370:	41018e02 	tstmi	r1, r2, lsl #28
     374:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
     378:	00000007 	andeq	r0, r0, r7
     37c:	00000018 	andeq	r0, r0, r8, lsl r0
     380:	0000034c 	andeq	r0, r0, ip, asr #6
     384:	080006f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl}
     388:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
     38c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     390:	180e4101 	stmdane	lr, {r0, r8, lr}
     394:	00070d41 	andeq	r0, r7, r1, asr #26
     398:	00000018 	andeq	r0, r0, r8, lsl r0
     39c:	0000034c 	andeq	r0, r0, ip, asr #6
     3a0:	080007a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl}
     3a4:	00000042 	andeq	r0, r0, r2, asr #32
     3a8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     3ac:	100e4101 	andne	r4, lr, r1, lsl #2
     3b0:	00070d41 	andeq	r0, r7, r1, asr #26
     3b4:	00000018 	andeq	r0, r0, r8, lsl r0
     3b8:	0000034c 	andeq	r0, r0, ip, asr #6
     3bc:	080007e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl}
     3c0:	00000036 	andeq	r0, r0, r6, lsr r0
     3c4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     3c8:	100e4101 	andne	r4, lr, r1, lsl #2
     3cc:	00070d41 	andeq	r0, r7, r1, asr #26
     3d0:	00000018 	andeq	r0, r0, r8, lsl r0
     3d4:	0000034c 	andeq	r0, r0, ip, asr #6
     3d8:	08000820 	stmdaeq	r0, {r5, fp}
     3dc:	00000036 	andeq	r0, r0, r6, lsr r0
     3e0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     3e4:	100e4101 	andne	r4, lr, r1, lsl #2
     3e8:	00070d41 	andeq	r0, r7, r1, asr #26
     3ec:	00000018 	andeq	r0, r0, r8, lsl r0
     3f0:	0000034c 	andeq	r0, r0, ip, asr #6
     3f4:	08000858 	stmdaeq	r0, {r3, r4, r6, fp}
     3f8:	00000048 	andeq	r0, r0, r8, asr #32
     3fc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     400:	180e4101 	stmdane	lr, {r0, r8, lr}
     404:	00070d41 	andeq	r0, r7, r1, asr #26
     408:	00000018 	andeq	r0, r0, r8, lsl r0
     40c:	0000034c 	andeq	r0, r0, ip, asr #6
     410:	080008a0 	stmdaeq	r0, {r5, r7, fp}
     414:	0000001e 	andeq	r0, r0, lr, lsl r0
     418:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     41c:	100e4101 	andne	r4, lr, r1, lsl #2
     420:	00070d41 	andeq	r0, r7, r1, asr #26
     424:	00000018 	andeq	r0, r0, r8, lsl r0
     428:	0000034c 	andeq	r0, r0, ip, asr #6
     42c:	080008c0 	stmdaeq	r0, {r6, r7, fp}
     430:	00000036 	andeq	r0, r0, r6, lsr r0
     434:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     438:	180e4101 	stmdane	lr, {r0, r8, lr}
     43c:	00070d41 	andeq	r0, r7, r1, asr #26
     440:	00000018 	andeq	r0, r0, r8, lsl r0
     444:	0000034c 	andeq	r0, r0, ip, asr #6
     448:	080008f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, fp}
     44c:	0000001e 	andeq	r0, r0, lr, lsl r0
     450:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     454:	100e4101 	andne	r4, lr, r1, lsl #2
     458:	00070d41 	andeq	r0, r7, r1, asr #26
     45c:	00000018 	andeq	r0, r0, r8, lsl r0
     460:	0000034c 	andeq	r0, r0, ip, asr #6
     464:	08000918 	stmdaeq	r0, {r3, r4, r8, fp}
     468:	00000036 	andeq	r0, r0, r6, lsr r0
     46c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     470:	180e4101 	stmdane	lr, {r0, r8, lr}
     474:	00070d41 	andeq	r0, r7, r1, asr #26
     478:	00000018 	andeq	r0, r0, r8, lsl r0
     47c:	0000034c 	andeq	r0, r0, ip, asr #6
     480:	08000950 	stmdaeq	r0, {r4, r6, r8, fp}
     484:	00000036 	andeq	r0, r0, r6, lsr r0
     488:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     48c:	100e4101 	andne	r4, lr, r1, lsl #2
     490:	00070d41 	andeq	r0, r7, r1, asr #26
     494:	00000018 	andeq	r0, r0, r8, lsl r0
     498:	0000034c 	andeq	r0, r0, ip, asr #6
     49c:	08000988 	stmdaeq	r0, {r3, r7, r8, fp}
     4a0:	00000036 	andeq	r0, r0, r6, lsr r0
     4a4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     4a8:	180e4101 	stmdane	lr, {r0, r8, lr}
     4ac:	00070d41 	andeq	r0, r7, r1, asr #26
     4b0:	00000018 	andeq	r0, r0, r8, lsl r0
     4b4:	0000034c 	andeq	r0, r0, ip, asr #6
     4b8:	080009c0 	stmdaeq	r0, {r6, r7, r8, fp}
     4bc:	0000004a 	andeq	r0, r0, sl, asr #32
     4c0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     4c4:	180e4101 	stmdane	lr, {r0, r8, lr}
     4c8:	00070d41 	andeq	r0, r7, r1, asr #26
     4cc:	00000018 	andeq	r0, r0, r8, lsl r0
     4d0:	0000034c 	andeq	r0, r0, ip, asr #6
     4d4:	08000a0c 	stmdaeq	r0, {r2, r3, r9, fp}
     4d8:	00000036 	andeq	r0, r0, r6, lsr r0
     4dc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     4e0:	100e4101 	andne	r4, lr, r1, lsl #2
     4e4:	00070d41 	andeq	r0, r7, r1, asr #26
     4e8:	00000018 	andeq	r0, r0, r8, lsl r0
     4ec:	0000034c 	andeq	r0, r0, ip, asr #6
     4f0:	08000a44 	stmdaeq	r0, {r2, r6, r9, fp}
     4f4:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
     4f8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     4fc:	180e4101 	stmdane	lr, {r0, r8, lr}
     500:	00070d41 	andeq	r0, r7, r1, asr #26
     504:	00000018 	andeq	r0, r0, r8, lsl r0
     508:	0000034c 	andeq	r0, r0, ip, asr #6
     50c:	08000c00 	stmdaeq	r0, {sl, fp}
     510:	00000036 	andeq	r0, r0, r6, lsr r0
     514:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     518:	100e4101 	andne	r4, lr, r1, lsl #2
     51c:	00070d41 	andeq	r0, r7, r1, asr #26
     520:	00000018 	andeq	r0, r0, r8, lsl r0
     524:	0000034c 	andeq	r0, r0, ip, asr #6
     528:	08000c38 	stmdaeq	r0, {r3, r4, r5, sl, fp}
     52c:	0000001a 	andeq	r0, r0, sl, lsl r0
     530:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     534:	100e4101 	andne	r4, lr, r1, lsl #2
     538:	00070d41 	andeq	r0, r7, r1, asr #26
     53c:	00000014 	andeq	r0, r0, r4, lsl r0
     540:	0000034c 	andeq	r0, r0, ip, asr #6
     544:	08000c54 	stmdaeq	r0, {r2, r4, r6, sl, fp}
     548:	00000014 	andeq	r0, r0, r4, lsl r0
     54c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     550:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     554:	00000018 	andeq	r0, r0, r8, lsl r0
     558:	0000034c 	andeq	r0, r0, ip, asr #6
     55c:	08000c68 	stmdaeq	r0, {r3, r5, r6, sl, fp}
     560:	00000036 	andeq	r0, r0, r6, lsr r0
     564:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     568:	100e4101 	andne	r4, lr, r1, lsl #2
     56c:	00070d41 	andeq	r0, r7, r1, asr #26
     570:	00000018 	andeq	r0, r0, r8, lsl r0
     574:	0000034c 	andeq	r0, r0, ip, asr #6
     578:	08000ca0 	stmdaeq	r0, {r5, r7, sl, fp}
     57c:	00000036 	andeq	r0, r0, r6, lsr r0
     580:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     584:	100e4101 	andne	r4, lr, r1, lsl #2
     588:	00070d41 	andeq	r0, r7, r1, asr #26
     58c:	00000018 	andeq	r0, r0, r8, lsl r0
     590:	0000034c 	andeq	r0, r0, ip, asr #6
     594:	08000cd8 	stmdaeq	r0, {r3, r4, r6, r7, sl, fp}
     598:	00000036 	andeq	r0, r0, r6, lsr r0
     59c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     5a0:	180e4101 	stmdane	lr, {r0, r8, lr}
     5a4:	00070d41 	andeq	r0, r7, r1, asr #26
     5a8:	00000018 	andeq	r0, r0, r8, lsl r0
     5ac:	0000034c 	andeq	r0, r0, ip, asr #6
     5b0:	08000d10 	stmdaeq	r0, {r4, r8, sl, fp}
     5b4:	00000036 	andeq	r0, r0, r6, lsr r0
     5b8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     5bc:	100e4101 	andne	r4, lr, r1, lsl #2
     5c0:	00070d41 	andeq	r0, r7, r1, asr #26
     5c4:	00000018 	andeq	r0, r0, r8, lsl r0
     5c8:	0000034c 	andeq	r0, r0, ip, asr #6
     5cc:	08000d48 	stmdaeq	r0, {r3, r6, r8, sl, fp}
     5d0:	00000036 	andeq	r0, r0, r6, lsr r0
     5d4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     5d8:	100e4101 	andne	r4, lr, r1, lsl #2
     5dc:	00070d41 	andeq	r0, r7, r1, asr #26
     5e0:	00000018 	andeq	r0, r0, r8, lsl r0
     5e4:	0000034c 	andeq	r0, r0, ip, asr #6
     5e8:	08000d80 	stmdaeq	r0, {r7, r8, sl, fp}
     5ec:	00000036 	andeq	r0, r0, r6, lsr r0
     5f0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     5f4:	180e4101 	stmdane	lr, {r0, r8, lr}
     5f8:	00070d41 	andeq	r0, r7, r1, asr #26
     5fc:	00000018 	andeq	r0, r0, r8, lsl r0
     600:	0000034c 	andeq	r0, r0, ip, asr #6
     604:	08000db8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, fp}
     608:	00000144 	andeq	r0, r0, r4, asr #2
     60c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     610:	200e4101 	andcs	r4, lr, r1, lsl #2
     614:	00070d41 	andeq	r0, r7, r1, asr #26
     618:	00000018 	andeq	r0, r0, r8, lsl r0
     61c:	0000034c 	andeq	r0, r0, ip, asr #6
     620:	08000efc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp}
     624:	0000004a 	andeq	r0, r0, sl, asr #32
     628:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     62c:	180e4101 	stmdane	lr, {r0, r8, lr}
     630:	00070d41 	andeq	r0, r7, r1, asr #26
     634:	00000018 	andeq	r0, r0, r8, lsl r0
     638:	0000034c 	andeq	r0, r0, ip, asr #6
     63c:	08000f48 	stmdaeq	r0, {r3, r6, r8, r9, sl, fp}
     640:	00000032 	andeq	r0, r0, r2, lsr r0
     644:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     648:	180e4101 	stmdane	lr, {r0, r8, lr}
     64c:	00070d41 	andeq	r0, r7, r1, asr #26
     650:	00000018 	andeq	r0, r0, r8, lsl r0
     654:	0000034c 	andeq	r0, r0, ip, asr #6
     658:	08000f7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, fp}
     65c:	00000034 	andeq	r0, r0, r4, lsr r0
     660:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     664:	180e4101 	stmdane	lr, {r0, r8, lr}
     668:	00070d41 	andeq	r0, r7, r1, asr #26
     66c:	00000018 	andeq	r0, r0, r8, lsl r0
     670:	0000034c 	andeq	r0, r0, ip, asr #6
     674:	08000fb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, fp}
     678:	0000003a 	andeq	r0, r0, sl, lsr r0
     67c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     680:	180e4101 	stmdane	lr, {r0, r8, lr}
     684:	00070d41 	andeq	r0, r7, r1, asr #26
     688:	00000018 	andeq	r0, r0, r8, lsl r0
     68c:	0000034c 	andeq	r0, r0, ip, asr #6
     690:	08000fec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, fp}
     694:	00000026 	andeq	r0, r0, r6, lsr #32
     698:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     69c:	100e4101 	andne	r4, lr, r1, lsl #2
     6a0:	00070d41 	andeq	r0, r7, r1, asr #26
     6a4:	00000018 	andeq	r0, r0, r8, lsl r0
     6a8:	0000034c 	andeq	r0, r0, ip, asr #6
     6ac:	08001014 	stmdaeq	r0, {r2, r4, ip}
     6b0:	00000038 	andeq	r0, r0, r8, lsr r0
     6b4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     6b8:	180e4101 	stmdane	lr, {r0, r8, lr}
     6bc:	00070d41 	andeq	r0, r7, r1, asr #26
     6c0:	00000018 	andeq	r0, r0, r8, lsl r0
     6c4:	0000034c 	andeq	r0, r0, ip, asr #6
     6c8:	0800104c 	stmdaeq	r0, {r2, r3, r6, ip}
     6cc:	00000038 	andeq	r0, r0, r8, lsr r0
     6d0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     6d4:	100e4101 	andne	r4, lr, r1, lsl #2
     6d8:	00070d41 	andeq	r0, r7, r1, asr #26
     6dc:	00000018 	andeq	r0, r0, r8, lsl r0
     6e0:	0000034c 	andeq	r0, r0, ip, asr #6
     6e4:	08001084 	stmdaeq	r0, {r2, r7, ip}
     6e8:	0000003a 	andeq	r0, r0, sl, lsr r0
     6ec:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     6f0:	180e4101 	stmdane	lr, {r0, r8, lr}
     6f4:	00070d41 	andeq	r0, r7, r1, asr #26
     6f8:	00000018 	andeq	r0, r0, r8, lsl r0
     6fc:	0000034c 	andeq	r0, r0, ip, asr #6
     700:	080010c0 	stmdaeq	r0, {r6, r7, ip}
     704:	00000020 	andeq	r0, r0, r0, lsr #32
     708:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     70c:	100e4101 	andne	r4, lr, r1, lsl #2
     710:	00070d41 	andeq	r0, r7, r1, asr #26
     714:	00000018 	andeq	r0, r0, r8, lsl r0
     718:	0000034c 	andeq	r0, r0, ip, asr #6
     71c:	080010e0 	stmdaeq	r0, {r5, r6, r7, ip}
     720:	00000062 	andeq	r0, r0, r2, rrx
     724:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     728:	200e4101 	andcs	r4, lr, r1, lsl #2
     72c:	00070d41 	andeq	r0, r7, r1, asr #26
     730:	00000018 	andeq	r0, r0, r8, lsl r0
     734:	0000034c 	andeq	r0, r0, ip, asr #6
     738:	08001144 	stmdaeq	r0, {r2, r6, r8, ip}
     73c:	00000030 	andeq	r0, r0, r0, lsr r0
     740:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     744:	180e4101 	stmdane	lr, {r0, r8, lr}
     748:	00070d41 	andeq	r0, r7, r1, asr #26
     74c:	0000000c 	andeq	r0, r0, ip
     750:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     754:	7c020001 	stcvc	0, cr0, [r2], {1}
     758:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     75c:	00000018 	andeq	r0, r0, r8, lsl r0
     760:	0000074c 	andeq	r0, r0, ip, asr #14
     764:	08001174 	stmdaeq	r0, {r2, r4, r5, r6, r8, ip}
     768:	00000016 	andeq	r0, r0, r6, lsl r0
     76c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
     770:	41018e02 	tstmi	r1, r2, lsl #28
     774:	0000070d 	andeq	r0, r0, sp, lsl #14
     778:	00000018 	andeq	r0, r0, r8, lsl r0
     77c:	0000074c 	andeq	r0, r0, ip, asr #14
     780:	0800118c 	stmdaeq	r0, {r2, r3, r7, r8, ip}
     784:	00000020 	andeq	r0, r0, r0, lsr #32
     788:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     78c:	100e4101 	andne	r4, lr, r1, lsl #2
     790:	00070d41 	andeq	r0, r7, r1, asr #26
     794:	00000018 	andeq	r0, r0, r8, lsl r0
     798:	0000074c 	andeq	r0, r0, ip, asr #14
     79c:	080011ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip}
     7a0:	00000020 	andeq	r0, r0, r0, lsr #32
     7a4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     7a8:	100e4101 	andne	r4, lr, r1, lsl #2
     7ac:	00070d41 	andeq	r0, r7, r1, asr #26
     7b0:	00000018 	andeq	r0, r0, r8, lsl r0
     7b4:	0000074c 	andeq	r0, r0, ip, asr #14
     7b8:	080011cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, ip}
     7bc:	00000020 	andeq	r0, r0, r0, lsr #32
     7c0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     7c4:	100e4101 	andne	r4, lr, r1, lsl #2
     7c8:	00070d41 	andeq	r0, r7, r1, asr #26
     7cc:	00000018 	andeq	r0, r0, r8, lsl r0
     7d0:	0000074c 	andeq	r0, r0, ip, asr #14
     7d4:	080011ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, ip}
     7d8:	0000003c 	andeq	r0, r0, ip, lsr r0
     7dc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     7e0:	180e4101 	stmdane	lr, {r0, r8, lr}
     7e4:	00070d41 	andeq	r0, r7, r1, asr #26
     7e8:	00000018 	andeq	r0, r0, r8, lsl r0
     7ec:	0000074c 	andeq	r0, r0, ip, asr #14
     7f0:	08001228 	stmdaeq	r0, {r3, r5, r9, ip}
     7f4:	0000003c 	andeq	r0, r0, ip, lsr r0
     7f8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     7fc:	180e4101 	stmdane	lr, {r0, r8, lr}
     800:	00070d41 	andeq	r0, r7, r1, asr #26
     804:	00000018 	andeq	r0, r0, r8, lsl r0
     808:	0000074c 	andeq	r0, r0, ip, asr #14
     80c:	08001264 	stmdaeq	r0, {r2, r5, r6, r9, ip}
     810:	00000034 	andeq	r0, r0, r4, lsr r0
     814:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     818:	180e4101 	stmdane	lr, {r0, r8, lr}
     81c:	00070d41 	andeq	r0, r7, r1, asr #26
     820:	00000018 	andeq	r0, r0, r8, lsl r0
     824:	0000074c 	andeq	r0, r0, ip, asr #14
     828:	08001298 	stmdaeq	r0, {r3, r4, r7, r9, ip}
     82c:	00000034 	andeq	r0, r0, r4, lsr r0
     830:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     834:	180e4101 	stmdane	lr, {r0, r8, lr}
     838:	00070d41 	andeq	r0, r7, r1, asr #26
     83c:	00000014 	andeq	r0, r0, r4, lsl r0
     840:	0000074c 	andeq	r0, r0, ip, asr #14
     844:	080012cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, ip}
     848:	00000018 	andeq	r0, r0, r8, lsl r0
     84c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     850:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     854:	00000014 	andeq	r0, r0, r4, lsl r0
     858:	0000074c 	andeq	r0, r0, ip, asr #14
     85c:	080012e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, ip}
     860:	00000020 	andeq	r0, r0, r0, lsr #32
     864:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     868:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     86c:	00000014 	andeq	r0, r0, r4, lsl r0
     870:	0000074c 	andeq	r0, r0, ip, asr #14
     874:	08001304 	stmdaeq	r0, {r2, r8, r9, ip}
     878:	00000018 	andeq	r0, r0, r8, lsl r0
     87c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     880:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     884:	00000014 	andeq	r0, r0, r4, lsl r0
     888:	0000074c 	andeq	r0, r0, ip, asr #14
     88c:	0800131c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip}
     890:	00000020 	andeq	r0, r0, r0, lsr #32
     894:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     898:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     89c:	0000000c 	andeq	r0, r0, ip
     8a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     8a4:	7c020001 	stcvc	0, cr0, [r2], {1}
     8a8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     8ac:	0000001c 	andeq	r0, r0, ip, lsl r0
     8b0:	0000089c 	muleq	r0, ip, r8
     8b4:	0800133c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, ip}
     8b8:	00000050 	andeq	r0, r0, r0, asr r0
     8bc:	87080e41 	strhi	r0, [r8, -r1, asr #28]
     8c0:	41018e02 	tstmi	r1, r2, lsl #28
     8c4:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
     8c8:	00000007 	andeq	r0, r0, r7
     8cc:	00000018 	andeq	r0, r0, r8, lsl r0
     8d0:	0000089c 	muleq	r0, ip, r8
     8d4:	0800138c 	stmdaeq	r0, {r2, r3, r7, r8, r9, ip}
     8d8:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     8dc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     8e0:	180e4101 	stmdane	lr, {r0, r8, lr}
     8e4:	00070d41 	andeq	r0, r7, r1, asr #26
     8e8:	00000018 	andeq	r0, r0, r8, lsl r0
     8ec:	0000089c 	muleq	r0, ip, r8
     8f0:	08001548 	stmdaeq	r0, {r3, r6, r8, sl, ip}
     8f4:	00000184 	andeq	r0, r0, r4, lsl #3
     8f8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     8fc:	180e4101 	stmdane	lr, {r0, r8, lr}
     900:	00070d41 	andeq	r0, r7, r1, asr #26
     904:	00000018 	andeq	r0, r0, r8, lsl r0
     908:	0000089c 	muleq	r0, ip, r8
     90c:	080016cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, ip}
     910:	0000006a 	andeq	r0, r0, sl, rrx
     914:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     918:	100e4101 	andne	r4, lr, r1, lsl #2
     91c:	00070d41 	andeq	r0, r7, r1, asr #26
     920:	00000018 	andeq	r0, r0, r8, lsl r0
     924:	0000089c 	muleq	r0, ip, r8
     928:	08001738 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl, ip}
     92c:	00000060 	andeq	r0, r0, r0, rrx
     930:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     934:	100e4101 	andne	r4, lr, r1, lsl #2
     938:	00070d41 	andeq	r0, r7, r1, asr #26
     93c:	00000018 	andeq	r0, r0, r8, lsl r0
     940:	0000089c 	muleq	r0, ip, r8
     944:	08001798 	stmdaeq	r0, {r3, r4, r7, r8, r9, sl, ip}
     948:	00000036 	andeq	r0, r0, r6, lsr r0
     94c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     950:	100e4101 	andne	r4, lr, r1, lsl #2
     954:	00070d41 	andeq	r0, r7, r1, asr #26
     958:	00000018 	andeq	r0, r0, r8, lsl r0
     95c:	0000089c 	muleq	r0, ip, r8
     960:	080017d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, ip}
     964:	00000096 	muleq	r0, r6, r0
     968:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     96c:	100e4101 	andne	r4, lr, r1, lsl #2
     970:	00070d41 	andeq	r0, r7, r1, asr #26
     974:	00000018 	andeq	r0, r0, r8, lsl r0
     978:	0000089c 	muleq	r0, ip, r8
     97c:	08001868 	stmdaeq	r0, {r3, r5, r6, fp, ip}
     980:	000001dc 	ldrdeq	r0, [r0], -ip
     984:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     988:	180e4101 	stmdane	lr, {r0, r8, lr}
     98c:	00070d41 	andeq	r0, r7, r1, asr #26
     990:	00000018 	andeq	r0, r0, r8, lsl r0
     994:	0000089c 	muleq	r0, ip, r8
     998:	08001a44 	stmdaeq	r0, {r2, r6, r9, fp, ip}
     99c:	000000e8 	andeq	r0, r0, r8, ror #1
     9a0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     9a4:	180e4101 	stmdane	lr, {r0, r8, lr}
     9a8:	00070d41 	andeq	r0, r7, r1, asr #26
     9ac:	00000018 	andeq	r0, r0, r8, lsl r0
     9b0:	0000089c 	muleq	r0, ip, r8
     9b4:	08001b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp, ip}
     9b8:	00000050 	andeq	r0, r0, r0, asr r0
     9bc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     9c0:	100e4101 	andne	r4, lr, r1, lsl #2
     9c4:	00070d41 	andeq	r0, r7, r1, asr #26
     9c8:	00000018 	andeq	r0, r0, r8, lsl r0
     9cc:	0000089c 	muleq	r0, ip, r8
     9d0:	08001b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, ip}
     9d4:	000001a8 	andeq	r0, r0, r8, lsr #3
     9d8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     9dc:	180e4101 	stmdane	lr, {r0, r8, lr}
     9e0:	00070d41 	andeq	r0, r7, r1, asr #26
     9e4:	00000018 	andeq	r0, r0, r8, lsl r0
     9e8:	0000089c 	muleq	r0, ip, r8
     9ec:	08001d24 	stmdaeq	r0, {r2, r5, r8, sl, fp, ip}
     9f0:	00000036 	andeq	r0, r0, r6, lsr r0
     9f4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     9f8:	100e4101 	andne	r4, lr, r1, lsl #2
     9fc:	00070d41 	andeq	r0, r7, r1, asr #26
     a00:	00000018 	andeq	r0, r0, r8, lsl r0
     a04:	0000089c 	muleq	r0, ip, r8
     a08:	08001d5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, fp, ip}
     a0c:	0000004e 	andeq	r0, r0, lr, asr #32
     a10:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     a14:	180e4101 	stmdane	lr, {r0, r8, lr}
     a18:	00070d41 	andeq	r0, r7, r1, asr #26
     a1c:	00000018 	andeq	r0, r0, r8, lsl r0
     a20:	0000089c 	muleq	r0, ip, r8
     a24:	08001dac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, fp, ip}
     a28:	00000112 	andeq	r0, r0, r2, lsl r1
     a2c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     a30:	180e4101 	stmdane	lr, {r0, r8, lr}
     a34:	00070d41 	andeq	r0, r7, r1, asr #26
     a38:	00000018 	andeq	r0, r0, r8, lsl r0
     a3c:	0000089c 	muleq	r0, ip, r8
     a40:	08001ec0 	stmdaeq	r0, {r6, r7, r9, sl, fp, ip}
     a44:	0000003e 	andeq	r0, r0, lr, lsr r0
     a48:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     a4c:	180e4101 	stmdane	lr, {r0, r8, lr}
     a50:	00070d41 	andeq	r0, r7, r1, asr #26
     a54:	00000018 	andeq	r0, r0, r8, lsl r0
     a58:	0000089c 	muleq	r0, ip, r8
     a5c:	08001f00 	stmdaeq	r0, {r8, r9, sl, fp, ip}
     a60:	0000005c 	andeq	r0, r0, ip, asr r0
     a64:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     a68:	180e4101 	stmdane	lr, {r0, r8, lr}
     a6c:	00070d41 	andeq	r0, r7, r1, asr #26
     a70:	00000018 	andeq	r0, r0, r8, lsl r0
     a74:	0000089c 	muleq	r0, ip, r8
     a78:	08001f5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, fp, ip}
     a7c:	00000028 	andeq	r0, r0, r8, lsr #32
     a80:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     a84:	180e4101 	stmdane	lr, {r0, r8, lr}
     a88:	00070d41 	andeq	r0, r7, r1, asr #26
     a8c:	00000018 	andeq	r0, r0, r8, lsl r0
     a90:	0000089c 	muleq	r0, ip, r8
     a94:	08001f84 	stmdaeq	r0, {r2, r7, r8, r9, sl, fp, ip}
     a98:	00000026 	andeq	r0, r0, r6, lsr #32
     a9c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     aa0:	180e4101 	stmdane	lr, {r0, r8, lr}
     aa4:	00070d41 	andeq	r0, r7, r1, asr #26
     aa8:	00000018 	andeq	r0, r0, r8, lsl r0
     aac:	0000089c 	muleq	r0, ip, r8
     ab0:	08001fac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, fp, ip}
     ab4:	0000002a 	andeq	r0, r0, sl, lsr #32
     ab8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     abc:	180e4101 	stmdane	lr, {r0, r8, lr}
     ac0:	00070d41 	andeq	r0, r7, r1, asr #26
     ac4:	00000018 	andeq	r0, r0, r8, lsl r0
     ac8:	0000089c 	muleq	r0, ip, r8
     acc:	08001fd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, fp, ip}
     ad0:	0000003c 	andeq	r0, r0, ip, lsr r0
     ad4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     ad8:	180e4101 	stmdane	lr, {r0, r8, lr}
     adc:	00070d41 	andeq	r0, r7, r1, asr #26
     ae0:	00000018 	andeq	r0, r0, r8, lsl r0
     ae4:	0000089c 	muleq	r0, ip, r8
     ae8:	08002014 	stmdaeq	r0, {r2, r4, sp}
     aec:	000000f8 	strdeq	r0, [r0], -r8
     af0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     af4:	180e4101 	stmdane	lr, {r0, r8, lr}
     af8:	00070d41 	andeq	r0, r7, r1, asr #26
     afc:	00000018 	andeq	r0, r0, r8, lsl r0
     b00:	0000089c 	muleq	r0, ip, r8
     b04:	0800210c 	stmdaeq	r0, {r2, r3, r8, sp}
     b08:	00000078 	andeq	r0, r0, r8, ror r0
     b0c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     b10:	180e4101 	stmdane	lr, {r0, r8, lr}
     b14:	00070d41 	andeq	r0, r7, r1, asr #26
     b18:	0000001c 	andeq	r0, r0, ip, lsl r0
     b1c:	0000089c 	muleq	r0, ip, r8
     b20:	08002184 	stmdaeq	r0, {r2, r7, r8, sp}
     b24:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
     b28:	87080e41 	strhi	r0, [r8, -r1, asr #28]
     b2c:	41018e02 	tstmi	r1, r2, lsl #28
     b30:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
     b34:	00000007 	andeq	r0, r0, r7
     b38:	00000018 	andeq	r0, r0, r8, lsl r0
     b3c:	0000089c 	muleq	r0, ip, r8
     b40:	0800233c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sp}
     b44:	000000f8 	strdeq	r0, [r0], -r8
     b48:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     b4c:	100e4101 	andne	r4, lr, r1, lsl #2
     b50:	00070d41 	andeq	r0, r7, r1, asr #26
     b54:	00000018 	andeq	r0, r0, r8, lsl r0
     b58:	0000089c 	muleq	r0, ip, r8
     b5c:	08002434 	stmdaeq	r0, {r2, r4, r5, sl, sp}
     b60:	00000036 	andeq	r0, r0, r6, lsr r0
     b64:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     b68:	180e4101 	stmdane	lr, {r0, r8, lr}
     b6c:	00070d41 	andeq	r0, r7, r1, asr #26
     b70:	0000000c 	andeq	r0, r0, ip
     b74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b78:	7c020001 	stcvc	0, cr0, [r2], {1}
     b7c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b80:	00000018 	andeq	r0, r0, r8, lsl r0
     b84:	00000b70 	andeq	r0, r0, r0, ror fp
     b88:	0800246c 	stmdaeq	r0, {r2, r3, r5, r6, sl, sp}
     b8c:	0000001e 	andeq	r0, r0, lr, lsl r0
     b90:	87080e41 	strhi	r0, [r8, -r1, asr #28]
     b94:	41018e02 	tstmi	r1, r2, lsl #28
     b98:	0000070d 	andeq	r0, r0, sp, lsl #14
     b9c:	00000018 	andeq	r0, r0, r8, lsl r0
     ba0:	00000b70 	andeq	r0, r0, r0, ror fp
     ba4:	0800248c 	stmdaeq	r0, {r2, r3, r7, sl, sp}
     ba8:	00000044 	andeq	r0, r0, r4, asr #32
     bac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     bb0:	180e4101 	stmdane	lr, {r0, r8, lr}
     bb4:	00070d41 	andeq	r0, r7, r1, asr #26
     bb8:	00000018 	andeq	r0, r0, r8, lsl r0
     bbc:	00000b70 	andeq	r0, r0, r0, ror fp
     bc0:	080024d0 	stmdaeq	r0, {r4, r6, r7, sl, sp}
     bc4:	00000038 	andeq	r0, r0, r8, lsr r0
     bc8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     bcc:	100e4101 	andne	r4, lr, r1, lsl #2
     bd0:	00070d41 	andeq	r0, r7, r1, asr #26
     bd4:	00000018 	andeq	r0, r0, r8, lsl r0
     bd8:	00000b70 	andeq	r0, r0, r0, ror fp
     bdc:	08002508 	stmdaeq	r0, {r3, r8, sl, sp}
     be0:	00000020 	andeq	r0, r0, r0, lsr #32
     be4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     be8:	100e4101 	andne	r4, lr, r1, lsl #2
     bec:	00070d41 	andeq	r0, r7, r1, asr #26
     bf0:	00000018 	andeq	r0, r0, r8, lsl r0
     bf4:	00000b70 	andeq	r0, r0, r0, ror fp
     bf8:	08002528 	stmdaeq	r0, {r3, r5, r8, sl, sp}
     bfc:	00000020 	andeq	r0, r0, r0, lsr #32
     c00:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     c04:	100e4101 	andne	r4, lr, r1, lsl #2
     c08:	00070d41 	andeq	r0, r7, r1, asr #26
     c0c:	00000018 	andeq	r0, r0, r8, lsl r0
     c10:	00000b70 	andeq	r0, r0, r0, ror fp
     c14:	08002548 	stmdaeq	r0, {r3, r6, r8, sl, sp}
     c18:	00000020 	andeq	r0, r0, r0, lsr #32
     c1c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     c20:	100e4101 	andne	r4, lr, r1, lsl #2
     c24:	00070d41 	andeq	r0, r7, r1, asr #26
     c28:	00000018 	andeq	r0, r0, r8, lsl r0
     c2c:	00000b70 	andeq	r0, r0, r0, ror fp
     c30:	08002568 	stmdaeq	r0, {r3, r5, r6, r8, sl, sp}
     c34:	00000020 	andeq	r0, r0, r0, lsr #32
     c38:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     c3c:	100e4101 	andne	r4, lr, r1, lsl #2
     c40:	00070d41 	andeq	r0, r7, r1, asr #26
     c44:	00000014 	andeq	r0, r0, r4, lsl r0
     c48:	00000b70 	andeq	r0, r0, r0, ror fp
     c4c:	08002588 	stmdaeq	r0, {r3, r7, r8, sl, sp}
     c50:	00000018 	andeq	r0, r0, r8, lsl r0
     c54:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     c58:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     c5c:	00000014 	andeq	r0, r0, r4, lsl r0
     c60:	00000b70 	andeq	r0, r0, r0, ror fp
     c64:	080025a0 	stmdaeq	r0, {r5, r7, r8, sl, sp}
     c68:	00000018 	andeq	r0, r0, r8, lsl r0
     c6c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     c70:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     c74:	00000018 	andeq	r0, r0, r8, lsl r0
     c78:	00000b70 	andeq	r0, r0, r0, ror fp
     c7c:	080025b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, sp}
     c80:	00000020 	andeq	r0, r0, r0, lsr #32
     c84:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     c88:	100e4101 	andne	r4, lr, r1, lsl #2
     c8c:	00070d41 	andeq	r0, r7, r1, asr #26
     c90:	00000018 	andeq	r0, r0, r8, lsl r0
     c94:	00000b70 	andeq	r0, r0, r0, ror fp
     c98:	080025d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sl, sp}
     c9c:	0000007c 	andeq	r0, r0, ip, ror r0
     ca0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     ca4:	200e4101 	andcs	r4, lr, r1, lsl #2
     ca8:	00070d41 	andeq	r0, r7, r1, asr #26
     cac:	00000018 	andeq	r0, r0, r8, lsl r0
     cb0:	00000b70 	andeq	r0, r0, r0, ror fp
     cb4:	08002654 	stmdaeq	r0, {r2, r4, r6, r9, sl, sp}
     cb8:	00000040 	andeq	r0, r0, r0, asr #32
     cbc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     cc0:	180e4101 	stmdane	lr, {r0, r8, lr}
     cc4:	00070d41 	andeq	r0, r7, r1, asr #26
     cc8:	00000018 	andeq	r0, r0, r8, lsl r0
     ccc:	00000b70 	andeq	r0, r0, r0, ror fp
     cd0:	08002694 	stmdaeq	r0, {r2, r4, r7, r9, sl, sp}
     cd4:	00000054 	andeq	r0, r0, r4, asr r0
     cd8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     cdc:	180e4101 	stmdane	lr, {r0, r8, lr}
     ce0:	00070d41 	andeq	r0, r7, r1, asr #26
     ce4:	00000018 	andeq	r0, r0, r8, lsl r0
     ce8:	00000b70 	andeq	r0, r0, r0, ror fp
     cec:	080026e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, sp}
     cf0:	00000040 	andeq	r0, r0, r0, asr #32
     cf4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     cf8:	180e4101 	stmdane	lr, {r0, r8, lr}
     cfc:	00070d41 	andeq	r0, r7, r1, asr #26
     d00:	0000000c 	andeq	r0, r0, ip
     d04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d08:	7c020001 	stcvc	0, cr0, [r2], {1}
     d0c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d10:	00000014 	andeq	r0, r0, r4, lsl r0
     d14:	00000d00 	andeq	r0, r0, r0, lsl #26
     d18:	08002728 	stmdaeq	r0, {r3, r5, r8, r9, sl, sp}
     d1c:	00000018 	andeq	r0, r0, r8, lsl r0
     d20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     d24:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     d28:	00000018 	andeq	r0, r0, r8, lsl r0
     d2c:	00000d00 	andeq	r0, r0, r0, lsl #26
     d30:	08002740 	stmdaeq	r0, {r6, r8, r9, sl, sp}
     d34:	00000024 	andeq	r0, r0, r4, lsr #32
     d38:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     d3c:	100e4101 	andne	r4, lr, r1, lsl #2
     d40:	00070d41 	andeq	r0, r7, r1, asr #26
     d44:	00000018 	andeq	r0, r0, r8, lsl r0
     d48:	00000d00 	andeq	r0, r0, r0, lsl #26
     d4c:	08002764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, sp}
     d50:	0000004c 	andeq	r0, r0, ip, asr #32
     d54:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     d58:	180e4101 	stmdane	lr, {r0, r8, lr}
     d5c:	00070d41 	andeq	r0, r7, r1, asr #26
     d60:	00000014 	andeq	r0, r0, r4, lsl r0
     d64:	00000d00 	andeq	r0, r0, r0, lsl #26
     d68:	080027b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, sp}
     d6c:	00000014 	andeq	r0, r0, r4, lsl r0
     d70:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     d74:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     d78:	00000018 	andeq	r0, r0, r8, lsl r0
     d7c:	00000d00 	andeq	r0, r0, r0, lsl #26
     d80:	080027c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, sp}
     d84:	00000020 	andeq	r0, r0, r0, lsr #32
     d88:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     d8c:	100e4101 	andne	r4, lr, r1, lsl #2
     d90:	00070d41 	andeq	r0, r7, r1, asr #26
     d94:	00000014 	andeq	r0, r0, r4, lsl r0
     d98:	00000d00 	andeq	r0, r0, r0, lsl #26
     d9c:	080027e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, sp}
     da0:	00000018 	andeq	r0, r0, r8, lsl r0
     da4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     da8:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     dac:	0000000c 	andeq	r0, r0, ip
     db0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     db4:	7c020001 	stcvc	0, cr0, [r2], {1}
     db8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     dbc:	00000018 	andeq	r0, r0, r8, lsl r0
     dc0:	00000dac 	andeq	r0, r0, ip, lsr #27
     dc4:	080027fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, sp}
     dc8:	0000001e 	andeq	r0, r0, lr, lsl r0
     dcc:	87080e41 	strhi	r0, [r8, -r1, asr #28]
     dd0:	41018e02 	tstmi	r1, r2, lsl #28
     dd4:	0000070d 	andeq	r0, r0, sp, lsl #14
     dd8:	00000018 	andeq	r0, r0, r8, lsl r0
     ddc:	00000dac 	andeq	r0, r0, ip, lsr #27
     de0:	0800281c 	stmdaeq	r0, {r2, r3, r4, fp, sp}
     de4:	0000006c 	andeq	r0, r0, ip, rrx
     de8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     dec:	180e4101 	stmdane	lr, {r0, r8, lr}
     df0:	00070d41 	andeq	r0, r7, r1, asr #26
     df4:	00000018 	andeq	r0, r0, r8, lsl r0
     df8:	00000dac 	andeq	r0, r0, ip, lsr #27
     dfc:	08002888 	stmdaeq	r0, {r3, r7, fp, sp}
     e00:	00000032 	andeq	r0, r0, r2, lsr r0
     e04:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     e08:	100e4101 	andne	r4, lr, r1, lsl #2
     e0c:	00070d41 	andeq	r0, r7, r1, asr #26
     e10:	00000018 	andeq	r0, r0, r8, lsl r0
     e14:	00000dac 	andeq	r0, r0, ip, lsr #27
     e18:	080028bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, fp, sp}
     e1c:	00000050 	andeq	r0, r0, r0, asr r0
     e20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     e24:	100e4101 	andne	r4, lr, r1, lsl #2
     e28:	00070d41 	andeq	r0, r7, r1, asr #26
     e2c:	00000018 	andeq	r0, r0, r8, lsl r0
     e30:	00000dac 	andeq	r0, r0, ip, lsr #27
     e34:	0800290c 	stmdaeq	r0, {r2, r3, r8, fp, sp}
     e38:	00000050 	andeq	r0, r0, r0, asr r0
     e3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     e40:	100e4101 	andne	r4, lr, r1, lsl #2
     e44:	00070d41 	andeq	r0, r7, r1, asr #26
     e48:	00000018 	andeq	r0, r0, r8, lsl r0
     e4c:	00000dac 	andeq	r0, r0, ip, lsr #27
     e50:	0800295c 	stmdaeq	r0, {r2, r3, r4, r6, r8, fp, sp}
     e54:	00000058 	andeq	r0, r0, r8, asr r0
     e58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     e5c:	100e4101 	andne	r4, lr, r1, lsl #2
     e60:	00070d41 	andeq	r0, r7, r1, asr #26
     e64:	00000018 	andeq	r0, r0, r8, lsl r0
     e68:	00000dac 	andeq	r0, r0, ip, lsr #27
     e6c:	080029b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, fp, sp}
     e70:	00000038 	andeq	r0, r0, r8, lsr r0
     e74:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     e78:	100e4101 	andne	r4, lr, r1, lsl #2
     e7c:	00070d41 	andeq	r0, r7, r1, asr #26
     e80:	00000018 	andeq	r0, r0, r8, lsl r0
     e84:	00000dac 	andeq	r0, r0, ip, lsr #27
     e88:	080029ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, fp, sp}
     e8c:	0000004c 	andeq	r0, r0, ip, asr #32
     e90:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     e94:	180e4101 	stmdane	lr, {r0, r8, lr}
     e98:	00070d41 	andeq	r0, r7, r1, asr #26
     e9c:	00000018 	andeq	r0, r0, r8, lsl r0
     ea0:	00000dac 	andeq	r0, r0, ip, lsr #27
     ea4:	08002a38 	stmdaeq	r0, {r3, r4, r5, r9, fp, sp}
     ea8:	00000038 	andeq	r0, r0, r8, lsr r0
     eac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     eb0:	180e4101 	stmdane	lr, {r0, r8, lr}
     eb4:	00070d41 	andeq	r0, r7, r1, asr #26
     eb8:	00000018 	andeq	r0, r0, r8, lsl r0
     ebc:	00000dac 	andeq	r0, r0, ip, lsr #27
     ec0:	08002a70 	stmdaeq	r0, {r4, r5, r6, r9, fp, sp}
     ec4:	00000038 	andeq	r0, r0, r8, lsr r0
     ec8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     ecc:	180e4101 	stmdane	lr, {r0, r8, lr}
     ed0:	00070d41 	andeq	r0, r7, r1, asr #26
     ed4:	00000018 	andeq	r0, r0, r8, lsl r0
     ed8:	00000dac 	andeq	r0, r0, ip, lsr #27
     edc:	08002aa8 	stmdaeq	r0, {r3, r5, r7, r9, fp, sp}
     ee0:	00000060 	andeq	r0, r0, r0, rrx
     ee4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     ee8:	180e4101 	stmdane	lr, {r0, r8, lr}
     eec:	00070d41 	andeq	r0, r7, r1, asr #26
     ef0:	00000018 	andeq	r0, r0, r8, lsl r0
     ef4:	00000dac 	andeq	r0, r0, ip, lsr #27
     ef8:	08002b08 	stmdaeq	r0, {r3, r8, r9, fp, sp}
     efc:	00000038 	andeq	r0, r0, r8, lsr r0
     f00:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     f04:	180e4101 	stmdane	lr, {r0, r8, lr}
     f08:	00070d41 	andeq	r0, r7, r1, asr #26
     f0c:	0000000c 	andeq	r0, r0, ip
     f10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f14:	7c020001 	stcvc	0, cr0, [r2], {1}
     f18:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f1c:	00000014 	andeq	r0, r0, r4, lsl r0
     f20:	00000f0c 	andeq	r0, r0, ip, lsl #30
     f24:	08002b40 	stmdaeq	r0, {r6, r8, r9, fp, sp}
     f28:	00000018 	andeq	r0, r0, r8, lsl r0
     f2c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     f30:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     f34:	00000014 	andeq	r0, r0, r4, lsl r0
     f38:	00000f0c 	andeq	r0, r0, ip, lsl #30
     f3c:	08002b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp, sp}
     f40:	0000001c 	andeq	r0, r0, ip, lsl r0
     f44:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     f48:	070d4101 	streq	r4, [sp, -r1, lsl #2]
     f4c:	00000018 	andeq	r0, r0, r8, lsl r0
     f50:	00000f0c 	andeq	r0, r0, ip, lsl #30
     f54:	08002b74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, fp, sp}
     f58:	00000040 	andeq	r0, r0, r0, asr #32
     f5c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     f60:	100e4101 	andne	r4, lr, r1, lsl #2
     f64:	00070d41 	andeq	r0, r7, r1, asr #26
     f68:	0000000c 	andeq	r0, r0, ip
     f6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f70:	7c020001 	stcvc	0, cr0, [r2], {1}
     f74:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f78:	00000018 	andeq	r0, r0, r8, lsl r0
     f7c:	00000f68 	andeq	r0, r0, r8, ror #30
     f80:	08002bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, sp}
     f84:	00000180 	andeq	r0, r0, r0, lsl #3
     f88:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     f8c:	100e4101 	andne	r4, lr, r1, lsl #2
     f90:	00070d41 	andeq	r0, r7, r1, asr #26
     f94:	00000018 	andeq	r0, r0, r8, lsl r0
     f98:	00000f68 	andeq	r0, r0, r8, ror #30
     f9c:	08002d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, sp}
     fa0:	0000007e 	andeq	r0, r0, lr, ror r0
     fa4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     fa8:	180e4101 	stmdane	lr, {r0, r8, lr}
     fac:	00070d41 	andeq	r0, r7, r1, asr #26
     fb0:	00000018 	andeq	r0, r0, r8, lsl r0
     fb4:	00000f68 	andeq	r0, r0, r8, ror #30
     fb8:	08002db4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, fp, sp}
     fbc:	0000006a 	andeq	r0, r0, sl, rrx
     fc0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     fc4:	100e4101 	andne	r4, lr, r1, lsl #2
     fc8:	00070d41 	andeq	r0, r7, r1, asr #26
     fcc:	00000018 	andeq	r0, r0, r8, lsl r0
     fd0:	00000f68 	andeq	r0, r0, r8, ror #30
     fd4:	08002e20 	stmdaeq	r0, {r5, r9, sl, fp, sp}
     fd8:	00000038 	andeq	r0, r0, r8, lsr r0
     fdc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     fe0:	100e4101 	andne	r4, lr, r1, lsl #2
     fe4:	00070d41 	andeq	r0, r7, r1, asr #26
     fe8:	00000018 	andeq	r0, r0, r8, lsl r0
     fec:	00000f68 	andeq	r0, r0, r8, ror #30
     ff0:	08002e58 	stmdaeq	r0, {r3, r4, r6, r9, sl, fp, sp}
     ff4:	0000003c 	andeq	r0, r0, ip, lsr r0
     ff8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
     ffc:	180e4101 	stmdane	lr, {r0, r8, lr}
    1000:	00070d41 	andeq	r0, r7, r1, asr #26
    1004:	00000018 	andeq	r0, r0, r8, lsl r0
    1008:	00000f68 	andeq	r0, r0, r8, ror #30
    100c:	08002e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp, sp}
    1010:	0000001c 	andeq	r0, r0, ip, lsl r0
    1014:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1018:	100e4101 	andne	r4, lr, r1, lsl #2
    101c:	00070d41 	andeq	r0, r7, r1, asr #26
    1020:	00000018 	andeq	r0, r0, r8, lsl r0
    1024:	00000f68 	andeq	r0, r0, r8, ror #30
    1028:	08002eb0 	stmdaeq	r0, {r4, r5, r7, r9, sl, fp, sp}
    102c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1030:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1034:	100e4101 	andne	r4, lr, r1, lsl #2
    1038:	00070d41 	andeq	r0, r7, r1, asr #26
    103c:	00000018 	andeq	r0, r0, r8, lsl r0
    1040:	00000f68 	andeq	r0, r0, r8, ror #30
    1044:	08002ecc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, fp, sp}
    1048:	0000005c 	andeq	r0, r0, ip, asr r0
    104c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1050:	180e4101 	stmdane	lr, {r0, r8, lr}
    1054:	00070d41 	andeq	r0, r7, r1, asr #26
    1058:	00000018 	andeq	r0, r0, r8, lsl r0
    105c:	00000f68 	andeq	r0, r0, r8, ror #30
    1060:	08002f28 	stmdaeq	r0, {r3, r5, r8, r9, sl, fp, sp}
    1064:	00000034 	andeq	r0, r0, r4, lsr r0
    1068:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    106c:	100e4101 	andne	r4, lr, r1, lsl #2
    1070:	00070d41 	andeq	r0, r7, r1, asr #26
    1074:	00000018 	andeq	r0, r0, r8, lsl r0
    1078:	00000f68 	andeq	r0, r0, r8, ror #30
    107c:	08002f5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, fp, sp}
    1080:	0000005c 	andeq	r0, r0, ip, asr r0
    1084:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1088:	180e4101 	stmdane	lr, {r0, r8, lr}
    108c:	00070d41 	andeq	r0, r7, r1, asr #26
    1090:	00000018 	andeq	r0, r0, r8, lsl r0
    1094:	00000f68 	andeq	r0, r0, r8, ror #30
    1098:	08002fb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, fp, sp}
    109c:	00000034 	andeq	r0, r0, r4, lsr r0
    10a0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    10a4:	100e4101 	andne	r4, lr, r1, lsl #2
    10a8:	00070d41 	andeq	r0, r7, r1, asr #26
    10ac:	0000000c 	andeq	r0, r0, ip
    10b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10b4:	7c020001 	stcvc	0, cr0, [r2], {1}
    10b8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10bc:	00000014 	andeq	r0, r0, r4, lsl r0
    10c0:	000010ac 	andeq	r1, r0, ip, lsr #1
    10c4:	08002fec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, fp, sp}
    10c8:	00000038 	andeq	r0, r0, r8, lsr r0
    10cc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    10d0:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    10d4:	00000018 	andeq	r0, r0, r8, lsl r0
    10d8:	000010ac 	andeq	r1, r0, ip, lsr #1
    10dc:	08003024 	stmdaeq	r0, {r2, r5, ip, sp}
    10e0:	000000e8 	andeq	r0, r0, r8, ror #1
    10e4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    10e8:	180e4101 	stmdane	lr, {r0, r8, lr}
    10ec:	00070d41 	andeq	r0, r7, r1, asr #26
    10f0:	00000018 	andeq	r0, r0, r8, lsl r0
    10f4:	000010ac 	andeq	r1, r0, ip, lsr #1
    10f8:	0800310c 	stmdaeq	r0, {r2, r3, r8, ip, sp}
    10fc:	00000032 	andeq	r0, r0, r2, lsr r0
    1100:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1104:	100e4101 	andne	r4, lr, r1, lsl #2
    1108:	00070d41 	andeq	r0, r7, r1, asr #26
    110c:	00000018 	andeq	r0, r0, r8, lsl r0
    1110:	000010ac 	andeq	r1, r0, ip, lsr #1
    1114:	08003140 	stmdaeq	r0, {r6, r8, ip, sp}
    1118:	00000024 	andeq	r0, r0, r4, lsr #32
    111c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1120:	100e4101 	andne	r4, lr, r1, lsl #2
    1124:	00070d41 	andeq	r0, r7, r1, asr #26
    1128:	00000018 	andeq	r0, r0, r8, lsl r0
    112c:	000010ac 	andeq	r1, r0, ip, lsr #1
    1130:	08003164 	stmdaeq	r0, {r2, r5, r6, r8, ip, sp}
    1134:	0000003c 	andeq	r0, r0, ip, lsr r0
    1138:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    113c:	180e4101 	stmdane	lr, {r0, r8, lr}
    1140:	00070d41 	andeq	r0, r7, r1, asr #26
    1144:	00000018 	andeq	r0, r0, r8, lsl r0
    1148:	000010ac 	andeq	r1, r0, ip, lsr #1
    114c:	080031a0 	stmdaeq	r0, {r5, r7, r8, ip, sp}
    1150:	0000001c 	andeq	r0, r0, ip, lsl r0
    1154:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1158:	100e4101 	andne	r4, lr, r1, lsl #2
    115c:	00070d41 	andeq	r0, r7, r1, asr #26
    1160:	00000018 	andeq	r0, r0, r8, lsl r0
    1164:	000010ac 	andeq	r1, r0, ip, lsr #1
    1168:	080031bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip, sp}
    116c:	00000050 	andeq	r0, r0, r0, asr r0
    1170:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1174:	180e4101 	stmdane	lr, {r0, r8, lr}
    1178:	00070d41 	andeq	r0, r7, r1, asr #26
    117c:	00000018 	andeq	r0, r0, r8, lsl r0
    1180:	000010ac 	andeq	r1, r0, ip, lsr #1
    1184:	0800320c 	stmdaeq	r0, {r2, r3, r9, ip, sp}
    1188:	0000001c 	andeq	r0, r0, ip, lsl r0
    118c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1190:	100e4101 	andne	r4, lr, r1, lsl #2
    1194:	00070d41 	andeq	r0, r7, r1, asr #26
    1198:	0000000c 	andeq	r0, r0, ip
    119c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11a0:	7c020001 	stcvc	0, cr0, [r2], {1}
    11a4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11a8:	00000018 	andeq	r0, r0, r8, lsl r0
    11ac:	00001198 	muleq	r0, r8, r1
    11b0:	08003228 	stmdaeq	r0, {r3, r5, r9, ip, sp}
    11b4:	00000038 	andeq	r0, r0, r8, lsr r0
    11b8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    11bc:	180e4101 	stmdane	lr, {r0, r8, lr}
    11c0:	00070d41 	andeq	r0, r7, r1, asr #26
    11c4:	00000018 	andeq	r0, r0, r8, lsl r0
    11c8:	00001198 	muleq	r0, r8, r1
    11cc:	08003260 	stmdaeq	r0, {r5, r6, r9, ip, sp}
    11d0:	00000030 	andeq	r0, r0, r0, lsr r0
    11d4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    11d8:	100e4101 	andne	r4, lr, r1, lsl #2
    11dc:	00070d41 	andeq	r0, r7, r1, asr #26
    11e0:	00000018 	andeq	r0, r0, r8, lsl r0
    11e4:	00001198 	muleq	r0, r8, r1
    11e8:	08003290 	stmdaeq	r0, {r4, r7, r9, ip, sp}
    11ec:	00000030 	andeq	r0, r0, r0, lsr r0
    11f0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    11f4:	100e4101 	andne	r4, lr, r1, lsl #2
    11f8:	00070d41 	andeq	r0, r7, r1, asr #26
    11fc:	00000014 	andeq	r0, r0, r4, lsl r0
    1200:	00001198 	muleq	r0, r8, r1
    1204:	080032c0 	stmdaeq	r0, {r6, r7, r9, ip, sp}
    1208:	00000024 	andeq	r0, r0, r4, lsr #32
    120c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1210:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    1214:	00000014 	andeq	r0, r0, r4, lsl r0
    1218:	00001198 	muleq	r0, r8, r1
    121c:	080032e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, ip, sp}
    1220:	00000024 	andeq	r0, r0, r4, lsr #32
    1224:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1228:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    122c:	00000014 	andeq	r0, r0, r4, lsl r0
    1230:	00001198 	muleq	r0, r8, r1
    1234:	08003308 	stmdaeq	r0, {r3, r8, r9, ip, sp}
    1238:	0000001c 	andeq	r0, r0, ip, lsl r0
    123c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1240:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    1244:	00000014 	andeq	r0, r0, r4, lsl r0
    1248:	00001198 	muleq	r0, r8, r1
    124c:	08003324 	stmdaeq	r0, {r2, r5, r8, r9, ip, sp}
    1250:	0000001c 	andeq	r0, r0, ip, lsl r0
    1254:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1258:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    125c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1260:	00001198 	muleq	r0, r8, r1
    1264:	08003340 	stmdaeq	r0, {r6, r8, r9, ip, sp}
    1268:	00000068 	andeq	r0, r0, r8, rrx
    126c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    1270:	41018e02 	tstmi	r1, r2, lsl #28
    1274:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
    1278:	00000007 	andeq	r0, r0, r7
    127c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1280:	00001198 	muleq	r0, r8, r1
    1284:	080033a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, ip, sp}
    1288:	00000060 	andeq	r0, r0, r0, rrx
    128c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    1290:	41018e02 	tstmi	r1, r2, lsl #28
    1294:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
    1298:	00000007 	andeq	r0, r0, r7
    129c:	0000001c 	andeq	r0, r0, ip, lsl r0
    12a0:	00001198 	muleq	r0, r8, r1
    12a4:	08003408 	stmdaeq	r0, {r3, sl, ip, sp}
    12a8:	00000060 	andeq	r0, r0, r0, rrx
    12ac:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    12b0:	41018e02 	tstmi	r1, r2, lsl #28
    12b4:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
    12b8:	00000007 	andeq	r0, r0, r7
    12bc:	0000001c 	andeq	r0, r0, ip, lsl r0
    12c0:	00001198 	muleq	r0, r8, r1
    12c4:	08003468 	stmdaeq	r0, {r3, r5, r6, sl, ip, sp}
    12c8:	000000dc 	ldrdeq	r0, [r0], -ip
    12cc:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    12d0:	41018e02 	tstmi	r1, r2, lsl #28
    12d4:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
    12d8:	00000007 	andeq	r0, r0, r7
    12dc:	0000001c 	andeq	r0, r0, ip, lsl r0
    12e0:	00001198 	muleq	r0, r8, r1
    12e4:	08003544 	stmdaeq	r0, {r2, r6, r8, sl, ip, sp}
    12e8:	0000009c 	muleq	r0, ip, r0
    12ec:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    12f0:	41018e02 	tstmi	r1, r2, lsl #28
    12f4:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
    12f8:	00000007 	andeq	r0, r0, r7
    12fc:	0000001c 	andeq	r0, r0, ip, lsl r0
    1300:	00001198 	muleq	r0, r8, r1
    1304:	080035e0 	stmdaeq	r0, {r5, r6, r7, r8, sl, ip, sp}
    1308:	00000060 	andeq	r0, r0, r0, rrx
    130c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    1310:	41018e02 	tstmi	r1, r2, lsl #28
    1314:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
    1318:	00000007 	andeq	r0, r0, r7
    131c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1320:	00001198 	muleq	r0, r8, r1
    1324:	08003640 	stmdaeq	r0, {r6, r9, sl, ip, sp}
    1328:	0000007c 	andeq	r0, r0, ip, ror r0
    132c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    1330:	41018e02 	tstmi	r1, r2, lsl #28
    1334:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
    1338:	00000007 	andeq	r0, r0, r7
    133c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1340:	00001198 	muleq	r0, r8, r1
    1344:	080036bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, ip, sp}
    1348:	00000124 	andeq	r0, r0, r4, lsr #2
    134c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    1350:	41018e02 	tstmi	r1, r2, lsl #28
    1354:	0d41200e 	stcleq	0, cr2, [r1, #-56]	; 0xffffffc8
    1358:	00000007 	andeq	r0, r0, r7
    135c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1360:	00001198 	muleq	r0, r8, r1
    1364:	080037e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, ip, sp}
    1368:	000000dc 	ldrdeq	r0, [r0], -ip
    136c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    1370:	41018e02 	tstmi	r1, r2, lsl #28
    1374:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
    1378:	00000007 	andeq	r0, r0, r7
    137c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1380:	00001198 	muleq	r0, r8, r1
    1384:	080038bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, fp, ip, sp}
    1388:	00000098 	muleq	r0, r8, r0
    138c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    1390:	41018e02 	tstmi	r1, r2, lsl #28
    1394:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
    1398:	00000007 	andeq	r0, r0, r7
    139c:	00000014 	andeq	r0, r0, r4, lsl r0
    13a0:	00001198 	muleq	r0, r8, r1
    13a4:	08003954 	stmdaeq	r0, {r2, r4, r6, r8, fp, ip, sp}
    13a8:	00000018 	andeq	r0, r0, r8, lsl r0
    13ac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    13b0:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    13b4:	00000014 	andeq	r0, r0, r4, lsl r0
    13b8:	00001198 	muleq	r0, r8, r1
    13bc:	0800396c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip, sp}
    13c0:	00000014 	andeq	r0, r0, r4, lsl r0
    13c4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    13c8:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    13cc:	00000018 	andeq	r0, r0, r8, lsl r0
    13d0:	00001198 	muleq	r0, r8, r1
    13d4:	08003980 	stmdaeq	r0, {r7, r8, fp, ip, sp}
    13d8:	00000038 	andeq	r0, r0, r8, lsr r0
    13dc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    13e0:	100e4101 	andne	r4, lr, r1, lsl #2
    13e4:	00070d41 	andeq	r0, r7, r1, asr #26
    13e8:	00000018 	andeq	r0, r0, r8, lsl r0
    13ec:	00001198 	muleq	r0, r8, r1
    13f0:	080039b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, fp, ip, sp}
    13f4:	00000038 	andeq	r0, r0, r8, lsr r0
    13f8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    13fc:	100e4101 	andne	r4, lr, r1, lsl #2
    1400:	00070d41 	andeq	r0, r7, r1, asr #26
    1404:	00000018 	andeq	r0, r0, r8, lsl r0
    1408:	00001198 	muleq	r0, r8, r1
    140c:	080039f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, fp, ip, sp}
    1410:	00000040 	andeq	r0, r0, r0, asr #32
    1414:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1418:	100e4101 	andne	r4, lr, r1, lsl #2
    141c:	00070d41 	andeq	r0, r7, r1, asr #26
    1420:	00000018 	andeq	r0, r0, r8, lsl r0
    1424:	00001198 	muleq	r0, r8, r1
    1428:	08003a30 	stmdaeq	r0, {r4, r5, r9, fp, ip, sp}
    142c:	0000005c 	andeq	r0, r0, ip, asr r0
    1430:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1434:	180e4101 	stmdane	lr, {r0, r8, lr}
    1438:	00070d41 	andeq	r0, r7, r1, asr #26
    143c:	00000018 	andeq	r0, r0, r8, lsl r0
    1440:	00001198 	muleq	r0, r8, r1
    1444:	08003a8c 	stmdaeq	r0, {r2, r3, r7, r9, fp, ip, sp}
    1448:	0000001c 	andeq	r0, r0, ip, lsl r0
    144c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1450:	100e4101 	andne	r4, lr, r1, lsl #2
    1454:	00070d41 	andeq	r0, r7, r1, asr #26
    1458:	00000018 	andeq	r0, r0, r8, lsl r0
    145c:	00001198 	muleq	r0, r8, r1
    1460:	08003aa8 	stmdaeq	r0, {r3, r5, r7, r9, fp, ip, sp}
    1464:	00000060 	andeq	r0, r0, r0, rrx
    1468:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    146c:	100e4101 	andne	r4, lr, r1, lsl #2
    1470:	00070d41 	andeq	r0, r7, r1, asr #26
    1474:	00000018 	andeq	r0, r0, r8, lsl r0
    1478:	00001198 	muleq	r0, r8, r1
    147c:	08003b08 	stmdaeq	r0, {r3, r8, r9, fp, ip, sp}
    1480:	00000060 	andeq	r0, r0, r0, rrx
    1484:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1488:	100e4101 	andne	r4, lr, r1, lsl #2
    148c:	00070d41 	andeq	r0, r7, r1, asr #26
    1490:	0000001c 	andeq	r0, r0, ip, lsl r0
    1494:	00001198 	muleq	r0, r8, r1
    1498:	08003b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp, ip, sp}
    149c:	0000004c 	andeq	r0, r0, ip, asr #32
    14a0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    14a4:	41018e02 	tstmi	r1, r2, lsl #28
    14a8:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
    14ac:	00000007 	andeq	r0, r0, r7
    14b0:	0000001c 	andeq	r0, r0, ip, lsl r0
    14b4:	00001198 	muleq	r0, r8, r1
    14b8:	08003bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip, sp}
    14bc:	0000004c 	andeq	r0, r0, ip, asr #32
    14c0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    14c4:	41018e02 	tstmi	r1, r2, lsl #28
    14c8:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
    14cc:	00000007 	andeq	r0, r0, r7
    14d0:	0000000c 	andeq	r0, r0, ip
    14d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    14d8:	7c020001 	stcvc	0, cr0, [r2], {1}
    14dc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    14e0:	00000018 	andeq	r0, r0, r8, lsl r0
    14e4:	000014d0 	ldrdeq	r1, [r0], -r0
    14e8:	08003c00 	stmdaeq	r0, {sl, fp, ip, sp}
    14ec:	00000058 	andeq	r0, r0, r8, asr r0
    14f0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    14f4:	100e4101 	andne	r4, lr, r1, lsl #2
    14f8:	00070d41 	andeq	r0, r7, r1, asr #26
    14fc:	00000018 	andeq	r0, r0, r8, lsl r0
    1500:	000014d0 	ldrdeq	r1, [r0], -r0
    1504:	08003c58 	stmdaeq	r0, {r3, r4, r6, sl, fp, ip, sp}
    1508:	00000064 	andeq	r0, r0, r4, rrx
    150c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1510:	100e4101 	andne	r4, lr, r1, lsl #2
    1514:	00070d41 	andeq	r0, r7, r1, asr #26
    1518:	00000014 	andeq	r0, r0, r4, lsl r0
    151c:	000014d0 	ldrdeq	r1, [r0], -r0
    1520:	08003cbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, fp, ip, sp}
    1524:	00000038 	andeq	r0, r0, r8, lsr r0
    1528:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    152c:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    1530:	00000018 	andeq	r0, r0, r8, lsl r0
    1534:	000014d0 	ldrdeq	r1, [r0], -r0
    1538:	08003cf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, fp, ip, sp}
    153c:	00000148 	andeq	r0, r0, r8, asr #2
    1540:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1544:	100e4101 	andne	r4, lr, r1, lsl #2
    1548:	00070d41 	andeq	r0, r7, r1, asr #26
    154c:	00000018 	andeq	r0, r0, r8, lsl r0
    1550:	000014d0 	ldrdeq	r1, [r0], -r0
    1554:	08003e3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, fp, ip, sp}
    1558:	000000e4 	andeq	r0, r0, r4, ror #1
    155c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1560:	200e4101 	andcs	r4, lr, r1, lsl #2
    1564:	00070d41 	andeq	r0, r7, r1, asr #26
    1568:	00000018 	andeq	r0, r0, r8, lsl r0
    156c:	000014d0 	ldrdeq	r1, [r0], -r0
    1570:	08003f20 	stmdaeq	r0, {r5, r8, r9, sl, fp, ip, sp}
    1574:	000000c0 	andeq	r0, r0, r0, asr #1
    1578:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    157c:	100e4101 	andne	r4, lr, r1, lsl #2
    1580:	00070d41 	andeq	r0, r7, r1, asr #26
    1584:	00000018 	andeq	r0, r0, r8, lsl r0
    1588:	000014d0 	ldrdeq	r1, [r0], -r0
    158c:	08003fe0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, fp, ip, sp}
    1590:	00000106 	andeq	r0, r0, r6, lsl #2
    1594:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1598:	100e4101 	andne	r4, lr, r1, lsl #2
    159c:	00070d41 	andeq	r0, r7, r1, asr #26
    15a0:	00000018 	andeq	r0, r0, r8, lsl r0
    15a4:	000014d0 	ldrdeq	r1, [r0], -r0
    15a8:	080040e8 	stmdaeq	r0, {r3, r5, r6, r7, lr}
    15ac:	0000009a 	muleq	r0, sl, r0
    15b0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    15b4:	100e4101 	andne	r4, lr, r1, lsl #2
    15b8:	00070d41 	andeq	r0, r7, r1, asr #26
    15bc:	00000018 	andeq	r0, r0, r8, lsl r0
    15c0:	000014d0 	ldrdeq	r1, [r0], -r0
    15c4:	08004184 	stmdaeq	r0, {r2, r7, r8, lr}
    15c8:	000000a2 	andeq	r0, r0, r2, lsr #1
    15cc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    15d0:	100e4101 	andne	r4, lr, r1, lsl #2
    15d4:	00070d41 	andeq	r0, r7, r1, asr #26
    15d8:	00000018 	andeq	r0, r0, r8, lsl r0
    15dc:	000014d0 	ldrdeq	r1, [r0], -r0
    15e0:	08004228 	stmdaeq	r0, {r3, r5, r9, lr}
    15e4:	00000054 	andeq	r0, r0, r4, asr r0
    15e8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    15ec:	100e4101 	andne	r4, lr, r1, lsl #2
    15f0:	00070d41 	andeq	r0, r7, r1, asr #26
    15f4:	00000018 	andeq	r0, r0, r8, lsl r0
    15f8:	000014d0 	ldrdeq	r1, [r0], -r0
    15fc:	0800427c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, lr}
    1600:	0000006c 	andeq	r0, r0, ip, rrx
    1604:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1608:	100e4101 	andne	r4, lr, r1, lsl #2
    160c:	00070d41 	andeq	r0, r7, r1, asr #26
    1610:	00000018 	andeq	r0, r0, r8, lsl r0
    1614:	000014d0 	ldrdeq	r1, [r0], -r0
    1618:	080042e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, lr}
    161c:	0000003c 	andeq	r0, r0, ip, lsr r0
    1620:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1624:	100e4101 	andne	r4, lr, r1, lsl #2
    1628:	00070d41 	andeq	r0, r7, r1, asr #26
    162c:	00000018 	andeq	r0, r0, r8, lsl r0
    1630:	000014d0 	ldrdeq	r1, [r0], -r0
    1634:	08004324 	stmdaeq	r0, {r2, r5, r8, r9, lr}
    1638:	0000006c 	andeq	r0, r0, ip, rrx
    163c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1640:	100e4101 	andne	r4, lr, r1, lsl #2
    1644:	00070d41 	andeq	r0, r7, r1, asr #26
    1648:	00000018 	andeq	r0, r0, r8, lsl r0
    164c:	000014d0 	ldrdeq	r1, [r0], -r0
    1650:	08004390 	stmdaeq	r0, {r4, r7, r8, r9, lr}
    1654:	00000038 	andeq	r0, r0, r8, lsr r0
    1658:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    165c:	180e4101 	stmdane	lr, {r0, r8, lr}
    1660:	00070d41 	andeq	r0, r7, r1, asr #26
    1664:	00000018 	andeq	r0, r0, r8, lsl r0
    1668:	000014d0 	ldrdeq	r1, [r0], -r0
    166c:	080043c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, lr}
    1670:	000000a4 	andeq	r0, r0, r4, lsr #1
    1674:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1678:	180e4101 	stmdane	lr, {r0, r8, lr}
    167c:	00070d41 	andeq	r0, r7, r1, asr #26
    1680:	00000018 	andeq	r0, r0, r8, lsl r0
    1684:	000014d0 	ldrdeq	r1, [r0], -r0
    1688:	0800446c 	stmdaeq	r0, {r2, r3, r5, r6, sl, lr}
    168c:	0000006c 	andeq	r0, r0, ip, rrx
    1690:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1694:	180e4101 	stmdane	lr, {r0, r8, lr}
    1698:	00070d41 	andeq	r0, r7, r1, asr #26
    169c:	00000018 	andeq	r0, r0, r8, lsl r0
    16a0:	000014d0 	ldrdeq	r1, [r0], -r0
    16a4:	080044d8 	stmdaeq	r0, {r3, r4, r6, r7, sl, lr}
    16a8:	00000064 	andeq	r0, r0, r4, rrx
    16ac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    16b0:	100e4101 	andne	r4, lr, r1, lsl #2
    16b4:	00070d41 	andeq	r0, r7, r1, asr #26
    16b8:	00000018 	andeq	r0, r0, r8, lsl r0
    16bc:	000014d0 	ldrdeq	r1, [r0], -r0
    16c0:	0800453c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, lr}
    16c4:	00000090 	muleq	r0, r0, r0
    16c8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    16cc:	200e4101 	andcs	r4, lr, r1, lsl #2
    16d0:	00070d41 	andeq	r0, r7, r1, asr #26
    16d4:	00000018 	andeq	r0, r0, r8, lsl r0
    16d8:	000014d0 	ldrdeq	r1, [r0], -r0
    16dc:	080045cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, lr}
    16e0:	00000070 	andeq	r0, r0, r0, ror r0
    16e4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    16e8:	100e4101 	andne	r4, lr, r1, lsl #2
    16ec:	00070d41 	andeq	r0, r7, r1, asr #26
    16f0:	0000000c 	andeq	r0, r0, ip
    16f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    16f8:	7c020001 	stcvc	0, cr0, [r2], {1}
    16fc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1700:	0000001c 	andeq	r0, r0, ip, lsl r0
    1704:	000016f0 	strdeq	r1, [r0], -r0
    1708:	0800463c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, lr}
    170c:	00000118 	andeq	r0, r0, r8, lsl r1
    1710:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    1714:	41018e02 	tstmi	r1, r2, lsl #28
    1718:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
    171c:	00000007 	andeq	r0, r0, r7
    1720:	00000018 	andeq	r0, r0, r8, lsl r0
    1724:	000016f0 	strdeq	r1, [r0], -r0
    1728:	08004754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, lr}
    172c:	0000001e 	andeq	r0, r0, lr, lsl r0
    1730:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    1734:	41018e02 	tstmi	r1, r2, lsl #28
    1738:	0000070d 	andeq	r0, r0, sp, lsl #14
    173c:	00000018 	andeq	r0, r0, r8, lsl r0
    1740:	000016f0 	strdeq	r1, [r0], -r0
    1744:	08004774 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, lr}
    1748:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    174c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1750:	280e4101 	stmdacs	lr, {r0, r8, lr}
    1754:	00070d41 	andeq	r0, r7, r1, asr #26
    1758:	00000018 	andeq	r0, r0, r8, lsl r0
    175c:	000016f0 	strdeq	r1, [r0], -r0
    1760:	08004924 	stmdaeq	r0, {r2, r5, r8, fp, lr}
    1764:	0000002a 	andeq	r0, r0, sl, lsr #32
    1768:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    176c:	100e4101 	andne	r4, lr, r1, lsl #2
    1770:	00070d41 	andeq	r0, r7, r1, asr #26
    1774:	00000018 	andeq	r0, r0, r8, lsl r0
    1778:	000016f0 	strdeq	r1, [r0], -r0
    177c:	08004950 	stmdaeq	r0, {r4, r6, r8, fp, lr}
    1780:	0000003a 	andeq	r0, r0, sl, lsr r0
    1784:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1788:	180e4101 	stmdane	lr, {r0, r8, lr}
    178c:	00070d41 	andeq	r0, r7, r1, asr #26
    1790:	00000018 	andeq	r0, r0, r8, lsl r0
    1794:	000016f0 	strdeq	r1, [r0], -r0
    1798:	0800498c 	stmdaeq	r0, {r2, r3, r7, r8, fp, lr}
    179c:	0000001a 	andeq	r0, r0, sl, lsl r0
    17a0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    17a4:	100e4101 	andne	r4, lr, r1, lsl #2
    17a8:	00070d41 	andeq	r0, r7, r1, asr #26
    17ac:	00000018 	andeq	r0, r0, r8, lsl r0
    17b0:	000016f0 	strdeq	r1, [r0], -r0
    17b4:	080049a8 	stmdaeq	r0, {r3, r5, r7, r8, fp, lr}
    17b8:	0000003a 	andeq	r0, r0, sl, lsr r0
    17bc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    17c0:	180e4101 	stmdane	lr, {r0, r8, lr}
    17c4:	00070d41 	andeq	r0, r7, r1, asr #26
    17c8:	00000018 	andeq	r0, r0, r8, lsl r0
    17cc:	000016f0 	strdeq	r1, [r0], -r0
    17d0:	080049e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, fp, lr}
    17d4:	0000001a 	andeq	r0, r0, sl, lsl r0
    17d8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    17dc:	100e4101 	andne	r4, lr, r1, lsl #2
    17e0:	00070d41 	andeq	r0, r7, r1, asr #26
    17e4:	00000018 	andeq	r0, r0, r8, lsl r0
    17e8:	000016f0 	strdeq	r1, [r0], -r0
    17ec:	08004a00 	stmdaeq	r0, {r9, fp, lr}
    17f0:	0000001c 	andeq	r0, r0, ip, lsl r0
    17f4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    17f8:	100e4101 	andne	r4, lr, r1, lsl #2
    17fc:	00070d41 	andeq	r0, r7, r1, asr #26
    1800:	00000018 	andeq	r0, r0, r8, lsl r0
    1804:	000016f0 	strdeq	r1, [r0], -r0
    1808:	08004a1c 	stmdaeq	r0, {r2, r3, r4, r9, fp, lr}
    180c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1810:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1814:	100e4101 	andne	r4, lr, r1, lsl #2
    1818:	00070d41 	andeq	r0, r7, r1, asr #26
    181c:	00000018 	andeq	r0, r0, r8, lsl r0
    1820:	000016f0 	strdeq	r1, [r0], -r0
    1824:	08004a38 	stmdaeq	r0, {r3, r4, r5, r9, fp, lr}
    1828:	0000002e 	andeq	r0, r0, lr, lsr #32
    182c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1830:	100e4101 	andne	r4, lr, r1, lsl #2
    1834:	00070d41 	andeq	r0, r7, r1, asr #26
    1838:	00000018 	andeq	r0, r0, r8, lsl r0
    183c:	000016f0 	strdeq	r1, [r0], -r0
    1840:	08004a68 	stmdaeq	r0, {r3, r5, r6, r9, fp, lr}
    1844:	0000001c 	andeq	r0, r0, ip, lsl r0
    1848:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    184c:	100e4101 	andne	r4, lr, r1, lsl #2
    1850:	00070d41 	andeq	r0, r7, r1, asr #26
    1854:	00000018 	andeq	r0, r0, r8, lsl r0
    1858:	000016f0 	strdeq	r1, [r0], -r0
    185c:	08004a84 	stmdaeq	r0, {r2, r7, r9, fp, lr}
    1860:	00000042 	andeq	r0, r0, r2, asr #32
    1864:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1868:	180e4101 	stmdane	lr, {r0, r8, lr}
    186c:	00070d41 	andeq	r0, r7, r1, asr #26
    1870:	00000018 	andeq	r0, r0, r8, lsl r0
    1874:	000016f0 	strdeq	r1, [r0], -r0
    1878:	08004ac8 	stmdaeq	r0, {r3, r6, r7, r9, fp, lr}
    187c:	0000004c 	andeq	r0, r0, ip, asr #32
    1880:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1884:	180e4101 	stmdane	lr, {r0, r8, lr}
    1888:	00070d41 	andeq	r0, r7, r1, asr #26
    188c:	00000018 	andeq	r0, r0, r8, lsl r0
    1890:	000016f0 	strdeq	r1, [r0], -r0
    1894:	08004b14 	stmdaeq	r0, {r2, r4, r8, r9, fp, lr}
    1898:	00000020 	andeq	r0, r0, r0, lsr #32
    189c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    18a0:	100e4101 	andne	r4, lr, r1, lsl #2
    18a4:	00070d41 	andeq	r0, r7, r1, asr #26
    18a8:	00000018 	andeq	r0, r0, r8, lsl r0
    18ac:	000016f0 	strdeq	r1, [r0], -r0
    18b0:	08004b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp, lr}
    18b4:	00000100 	andeq	r0, r0, r0, lsl #2
    18b8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    18bc:	200e4101 	andcs	r4, lr, r1, lsl #2
    18c0:	00070d41 	andeq	r0, r7, r1, asr #26
    18c4:	0000001c 	andeq	r0, r0, ip, lsl r0
    18c8:	000016f0 	strdeq	r1, [r0], -r0
    18cc:	08004c34 	stmdaeq	r0, {r2, r4, r5, sl, fp, lr}
    18d0:	00000098 	muleq	r0, r8, r0
    18d4:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
    18d8:	41018702 	tstmi	r1, r2, lsl #14
    18dc:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
    18e0:	00000007 	andeq	r0, r0, r7
    18e4:	00000018 	andeq	r0, r0, r8, lsl r0
    18e8:	000016f0 	strdeq	r1, [r0], -r0
    18ec:	08004ccc 	stmdaeq	r0, {r2, r3, r6, r7, sl, fp, lr}
    18f0:	0000001c 	andeq	r0, r0, ip, lsl r0
    18f4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    18f8:	100e4101 	andne	r4, lr, r1, lsl #2
    18fc:	00070d41 	andeq	r0, r7, r1, asr #26
    1900:	0000000c 	andeq	r0, r0, ip
    1904:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1908:	7c020001 	stcvc	0, cr0, [r2], {1}
    190c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1910:	0000001c 	andeq	r0, r0, ip, lsl r0
    1914:	00001900 	andeq	r1, r0, r0, lsl #18
    1918:	08004ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp, lr}
    191c:	00000050 	andeq	r0, r0, r0, asr r0
    1920:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    1924:	41018e02 	tstmi	r1, r2, lsl #28
    1928:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
    192c:	00000007 	andeq	r0, r0, r7
    1930:	0000001c 	andeq	r0, r0, ip, lsl r0
    1934:	00001900 	andeq	r1, r0, r0, lsl #18
    1938:	08004d38 	stmdaeq	r0, {r3, r4, r5, r8, sl, fp, lr}
    193c:	000001a4 	andeq	r0, r0, r4, lsr #3
    1940:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    1944:	41018e02 	tstmi	r1, r2, lsl #28
    1948:	0d41300e 	stcleq	0, cr3, [r1, #-56]	; 0xffffffc8
    194c:	00000007 	andeq	r0, r0, r7
    1950:	00000018 	andeq	r0, r0, r8, lsl r0
    1954:	00001900 	andeq	r1, r0, r0, lsl #18
    1958:	08004edc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, fp, lr}
    195c:	00000042 	andeq	r0, r0, r2, asr #32
    1960:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1964:	100e4101 	andne	r4, lr, r1, lsl #2
    1968:	00070d41 	andeq	r0, r7, r1, asr #26
    196c:	00000018 	andeq	r0, r0, r8, lsl r0
    1970:	00001900 	andeq	r1, r0, r0, lsl #18
    1974:	08004f20 	stmdaeq	r0, {r5, r8, r9, sl, fp, lr}
    1978:	0000003e 	andeq	r0, r0, lr, lsr r0
    197c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1980:	100e4101 	andne	r4, lr, r1, lsl #2
    1984:	00070d41 	andeq	r0, r7, r1, asr #26
    1988:	00000018 	andeq	r0, r0, r8, lsl r0
    198c:	00001900 	andeq	r1, r0, r0, lsl #18
    1990:	08004f60 	stmdaeq	r0, {r5, r6, r8, r9, sl, fp, lr}
    1994:	0000003e 	andeq	r0, r0, lr, lsr r0
    1998:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    199c:	100e4101 	andne	r4, lr, r1, lsl #2
    19a0:	00070d41 	andeq	r0, r7, r1, asr #26
    19a4:	00000018 	andeq	r0, r0, r8, lsl r0
    19a8:	00001900 	andeq	r1, r0, r0, lsl #18
    19ac:	08004fa0 	stmdaeq	r0, {r5, r7, r8, r9, sl, fp, lr}
    19b0:	0000003e 	andeq	r0, r0, lr, lsr r0
    19b4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    19b8:	100e4101 	andne	r4, lr, r1, lsl #2
    19bc:	00070d41 	andeq	r0, r7, r1, asr #26
    19c0:	00000018 	andeq	r0, r0, r8, lsl r0
    19c4:	00001900 	andeq	r1, r0, r0, lsl #18
    19c8:	08004fe0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, fp, lr}
    19cc:	0000003e 	andeq	r0, r0, lr, lsr r0
    19d0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    19d4:	100e4101 	andne	r4, lr, r1, lsl #2
    19d8:	00070d41 	andeq	r0, r7, r1, asr #26
    19dc:	00000018 	andeq	r0, r0, r8, lsl r0
    19e0:	00001900 	andeq	r1, r0, r0, lsl #18
    19e4:	08005020 	stmdaeq	r0, {r5, ip, lr}
    19e8:	0000003e 	andeq	r0, r0, lr, lsr r0
    19ec:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    19f0:	100e4101 	andne	r4, lr, r1, lsl #2
    19f4:	00070d41 	andeq	r0, r7, r1, asr #26
    19f8:	00000018 	andeq	r0, r0, r8, lsl r0
    19fc:	00001900 	andeq	r1, r0, r0, lsl #18
    1a00:	08005060 	stmdaeq	r0, {r5, r6, ip, lr}
    1a04:	0000003e 	andeq	r0, r0, lr, lsr r0
    1a08:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1a0c:	100e4101 	andne	r4, lr, r1, lsl #2
    1a10:	00070d41 	andeq	r0, r7, r1, asr #26
    1a14:	00000018 	andeq	r0, r0, r8, lsl r0
    1a18:	00001900 	andeq	r1, r0, r0, lsl #18
    1a1c:	080050a0 	stmdaeq	r0, {r5, r7, ip, lr}
    1a20:	00000042 	andeq	r0, r0, r2, asr #32
    1a24:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1a28:	180e4101 	stmdane	lr, {r0, r8, lr}
    1a2c:	00070d41 	andeq	r0, r7, r1, asr #26
    1a30:	00000018 	andeq	r0, r0, r8, lsl r0
    1a34:	00001900 	andeq	r1, r0, r0, lsl #18
    1a38:	080050e4 	stmdaeq	r0, {r2, r5, r6, r7, ip, lr}
    1a3c:	0000003e 	andeq	r0, r0, lr, lsr r0
    1a40:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1a44:	100e4101 	andne	r4, lr, r1, lsl #2
    1a48:	00070d41 	andeq	r0, r7, r1, asr #26
    1a4c:	00000018 	andeq	r0, r0, r8, lsl r0
    1a50:	00001900 	andeq	r1, r0, r0, lsl #18
    1a54:	08005124 	stmdaeq	r0, {r2, r5, r8, ip, lr}
    1a58:	0000003e 	andeq	r0, r0, lr, lsr r0
    1a5c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1a60:	100e4101 	andne	r4, lr, r1, lsl #2
    1a64:	00070d41 	andeq	r0, r7, r1, asr #26
    1a68:	00000018 	andeq	r0, r0, r8, lsl r0
    1a6c:	00001900 	andeq	r1, r0, r0, lsl #18
    1a70:	08005164 	stmdaeq	r0, {r2, r5, r6, r8, ip, lr}
    1a74:	00000048 	andeq	r0, r0, r8, asr #32
    1a78:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1a7c:	100e4101 	andne	r4, lr, r1, lsl #2
    1a80:	00070d41 	andeq	r0, r7, r1, asr #26
    1a84:	00000018 	andeq	r0, r0, r8, lsl r0
    1a88:	00001900 	andeq	r1, r0, r0, lsl #18
    1a8c:	080051ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip, lr}
    1a90:	0000001e 	andeq	r0, r0, lr, lsl r0
    1a94:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1a98:	100e4101 	andne	r4, lr, r1, lsl #2
    1a9c:	00070d41 	andeq	r0, r7, r1, asr #26
    1aa0:	00000018 	andeq	r0, r0, r8, lsl r0
    1aa4:	00001900 	andeq	r1, r0, r0, lsl #18
    1aa8:	080051cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, ip, lr}
    1aac:	0000001c 	andeq	r0, r0, ip, lsl r0
    1ab0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1ab4:	100e4101 	andne	r4, lr, r1, lsl #2
    1ab8:	00070d41 	andeq	r0, r7, r1, asr #26
    1abc:	00000018 	andeq	r0, r0, r8, lsl r0
    1ac0:	00001900 	andeq	r1, r0, r0, lsl #18
    1ac4:	080051e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, ip, lr}
    1ac8:	0000003a 	andeq	r0, r0, sl, lsr r0
    1acc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1ad0:	100e4101 	andne	r4, lr, r1, lsl #2
    1ad4:	00070d41 	andeq	r0, r7, r1, asr #26
    1ad8:	00000018 	andeq	r0, r0, r8, lsl r0
    1adc:	00001900 	andeq	r1, r0, r0, lsl #18
    1ae0:	08005224 	stmdaeq	r0, {r2, r5, r9, ip, lr}
    1ae4:	00000030 	andeq	r0, r0, r0, lsr r0
    1ae8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1aec:	180e4101 	stmdane	lr, {r0, r8, lr}
    1af0:	00070d41 	andeq	r0, r7, r1, asr #26
    1af4:	00000018 	andeq	r0, r0, r8, lsl r0
    1af8:	00001900 	andeq	r1, r0, r0, lsl #18
    1afc:	08005254 	stmdaeq	r0, {r2, r4, r6, r9, ip, lr}
    1b00:	00000046 	andeq	r0, r0, r6, asr #32
    1b04:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1b08:	100e4101 	andne	r4, lr, r1, lsl #2
    1b0c:	00070d41 	andeq	r0, r7, r1, asr #26
    1b10:	00000018 	andeq	r0, r0, r8, lsl r0
    1b14:	00001900 	andeq	r1, r0, r0, lsl #18
    1b18:	0800529c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, lr}
    1b1c:	00000040 	andeq	r0, r0, r0, asr #32
    1b20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1b24:	100e4101 	andne	r4, lr, r1, lsl #2
    1b28:	00070d41 	andeq	r0, r7, r1, asr #26
    1b2c:	00000018 	andeq	r0, r0, r8, lsl r0
    1b30:	00001900 	andeq	r1, r0, r0, lsl #18
    1b34:	080052dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, ip, lr}
    1b38:	00000040 	andeq	r0, r0, r0, asr #32
    1b3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1b40:	100e4101 	andne	r4, lr, r1, lsl #2
    1b44:	00070d41 	andeq	r0, r7, r1, asr #26
    1b48:	00000018 	andeq	r0, r0, r8, lsl r0
    1b4c:	00001900 	andeq	r1, r0, r0, lsl #18
    1b50:	0800531c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip, lr}
    1b54:	0000003e 	andeq	r0, r0, lr, lsr r0
    1b58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1b5c:	100e4101 	andne	r4, lr, r1, lsl #2
    1b60:	00070d41 	andeq	r0, r7, r1, asr #26
    1b64:	00000018 	andeq	r0, r0, r8, lsl r0
    1b68:	00001900 	andeq	r1, r0, r0, lsl #18
    1b6c:	0800535c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, ip, lr}
    1b70:	00000040 	andeq	r0, r0, r0, asr #32
    1b74:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1b78:	100e4101 	andne	r4, lr, r1, lsl #2
    1b7c:	00070d41 	andeq	r0, r7, r1, asr #26
    1b80:	00000018 	andeq	r0, r0, r8, lsl r0
    1b84:	00001900 	andeq	r1, r0, r0, lsl #18
    1b88:	0800539c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, ip, lr}
    1b8c:	0000003e 	andeq	r0, r0, lr, lsr r0
    1b90:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1b94:	100e4101 	andne	r4, lr, r1, lsl #2
    1b98:	00070d41 	andeq	r0, r7, r1, asr #26
    1b9c:	00000018 	andeq	r0, r0, r8, lsl r0
    1ba0:	00001900 	andeq	r1, r0, r0, lsl #18
    1ba4:	080053dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, ip, lr}
    1ba8:	00000022 	andeq	r0, r0, r2, lsr #32
    1bac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1bb0:	100e4101 	andne	r4, lr, r1, lsl #2
    1bb4:	00070d41 	andeq	r0, r7, r1, asr #26
    1bb8:	00000018 	andeq	r0, r0, r8, lsl r0
    1bbc:	00001900 	andeq	r1, r0, r0, lsl #18
    1bc0:	08005400 	stmdaeq	r0, {sl, ip, lr}
    1bc4:	0000003e 	andeq	r0, r0, lr, lsr r0
    1bc8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1bcc:	100e4101 	andne	r4, lr, r1, lsl #2
    1bd0:	00070d41 	andeq	r0, r7, r1, asr #26
    1bd4:	00000018 	andeq	r0, r0, r8, lsl r0
    1bd8:	00001900 	andeq	r1, r0, r0, lsl #18
    1bdc:	08005440 	stmdaeq	r0, {r6, sl, ip, lr}
    1be0:	0000003e 	andeq	r0, r0, lr, lsr r0
    1be4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1be8:	100e4101 	andne	r4, lr, r1, lsl #2
    1bec:	00070d41 	andeq	r0, r7, r1, asr #26
    1bf0:	00000018 	andeq	r0, r0, r8, lsl r0
    1bf4:	00001900 	andeq	r1, r0, r0, lsl #18
    1bf8:	08005480 	stmdaeq	r0, {r7, sl, ip, lr}
    1bfc:	00000040 	andeq	r0, r0, r0, asr #32
    1c00:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1c04:	100e4101 	andne	r4, lr, r1, lsl #2
    1c08:	00070d41 	andeq	r0, r7, r1, asr #26
    1c0c:	00000018 	andeq	r0, r0, r8, lsl r0
    1c10:	00001900 	andeq	r1, r0, r0, lsl #18
    1c14:	080054c0 	stmdaeq	r0, {r6, r7, sl, ip, lr}
    1c18:	0000006e 	andeq	r0, r0, lr, rrx
    1c1c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1c20:	200e4101 	andcs	r4, lr, r1, lsl #2
    1c24:	00070d41 	andeq	r0, r7, r1, asr #26
    1c28:	00000018 	andeq	r0, r0, r8, lsl r0
    1c2c:	00001900 	andeq	r1, r0, r0, lsl #18
    1c30:	08005530 	stmdaeq	r0, {r4, r5, r8, sl, ip, lr}
    1c34:	0000004c 	andeq	r0, r0, ip, asr #32
    1c38:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1c3c:	200e4101 	andcs	r4, lr, r1, lsl #2
    1c40:	00070d41 	andeq	r0, r7, r1, asr #26
    1c44:	00000018 	andeq	r0, r0, r8, lsl r0
    1c48:	00001900 	andeq	r1, r0, r0, lsl #18
    1c4c:	0800557c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sl, ip, lr}
    1c50:	00000078 	andeq	r0, r0, r8, ror r0
    1c54:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1c58:	200e4101 	andcs	r4, lr, r1, lsl #2
    1c5c:	00070d41 	andeq	r0, r7, r1, asr #26
    1c60:	00000018 	andeq	r0, r0, r8, lsl r0
    1c64:	00001900 	andeq	r1, r0, r0, lsl #18
    1c68:	080055f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, ip, lr}
    1c6c:	00000030 	andeq	r0, r0, r0, lsr r0
    1c70:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1c74:	180e4101 	stmdane	lr, {r0, r8, lr}
    1c78:	00070d41 	andeq	r0, r7, r1, asr #26
    1c7c:	00000018 	andeq	r0, r0, r8, lsl r0
    1c80:	00001900 	andeq	r1, r0, r0, lsl #18
    1c84:	08005624 	stmdaeq	r0, {r2, r5, r9, sl, ip, lr}
    1c88:	00000064 	andeq	r0, r0, r4, rrx
    1c8c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1c90:	180e4101 	stmdane	lr, {r0, r8, lr}
    1c94:	00070d41 	andeq	r0, r7, r1, asr #26
    1c98:	00000018 	andeq	r0, r0, r8, lsl r0
    1c9c:	00001900 	andeq	r1, r0, r0, lsl #18
    1ca0:	08005688 	stmdaeq	r0, {r3, r7, r9, sl, ip, lr}
    1ca4:	00000030 	andeq	r0, r0, r0, lsr r0
    1ca8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1cac:	180e4101 	stmdane	lr, {r0, r8, lr}
    1cb0:	00070d41 	andeq	r0, r7, r1, asr #26
    1cb4:	0000000c 	andeq	r0, r0, ip
    1cb8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1cbc:	7c020001 	stcvc	0, cr0, [r2], {1}
    1cc0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1cc4:	00000018 	andeq	r0, r0, r8, lsl r0
    1cc8:	00001cb4 			; <UNDEFINED> instruction: 0x00001cb4
    1ccc:	080056b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, ip, lr}
    1cd0:	00000020 	andeq	r0, r0, r0, lsr #32
    1cd4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1cd8:	100e4101 	andne	r4, lr, r1, lsl #2
    1cdc:	00070d41 	andeq	r0, r7, r1, asr #26
    1ce0:	00000018 	andeq	r0, r0, r8, lsl r0
    1ce4:	00001cb4 			; <UNDEFINED> instruction: 0x00001cb4
    1ce8:	080056d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, ip, lr}
    1cec:	00000020 	andeq	r0, r0, r0, lsr #32
    1cf0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1cf4:	100e4101 	andne	r4, lr, r1, lsl #2
    1cf8:	00070d41 	andeq	r0, r7, r1, asr #26
    1cfc:	00000018 	andeq	r0, r0, r8, lsl r0
    1d00:	00001cb4 			; <UNDEFINED> instruction: 0x00001cb4
    1d04:	080056f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, ip, lr}
    1d08:	00000020 	andeq	r0, r0, r0, lsr #32
    1d0c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1d10:	100e4101 	andne	r4, lr, r1, lsl #2
    1d14:	00070d41 	andeq	r0, r7, r1, asr #26
    1d18:	00000014 	andeq	r0, r0, r4, lsl r0
    1d1c:	00001cb4 			; <UNDEFINED> instruction: 0x00001cb4
    1d20:	08005718 	stmdaeq	r0, {r3, r4, r8, r9, sl, ip, lr}
    1d24:	00000018 	andeq	r0, r0, r8, lsl r0
    1d28:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1d2c:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    1d30:	00000014 	andeq	r0, r0, r4, lsl r0
    1d34:	00001cb4 			; <UNDEFINED> instruction: 0x00001cb4
    1d38:	08005730 	stmdaeq	r0, {r4, r5, r8, r9, sl, ip, lr}
    1d3c:	00000018 	andeq	r0, r0, r8, lsl r0
    1d40:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1d44:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    1d48:	00000018 	andeq	r0, r0, r8, lsl r0
    1d4c:	00001cb4 			; <UNDEFINED> instruction: 0x00001cb4
    1d50:	08005748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip, lr}
    1d54:	0000003c 	andeq	r0, r0, ip, lsr r0
    1d58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1d5c:	180e4101 	stmdane	lr, {r0, r8, lr}
    1d60:	00070d41 	andeq	r0, r7, r1, asr #26
    1d64:	0000000c 	andeq	r0, r0, ip
    1d68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1d6c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1d70:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1d74:	00000014 	andeq	r0, r0, r4, lsl r0
    1d78:	00001d64 	andeq	r1, r0, r4, ror #26
    1d7c:	08005784 	stmdaeq	r0, {r2, r7, r8, r9, sl, ip, lr}
    1d80:	0000000c 	andeq	r0, r0, ip
    1d84:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1d88:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    1d8c:	00000014 	andeq	r0, r0, r4, lsl r0
    1d90:	00001d64 	andeq	r1, r0, r4, ror #26
    1d94:	08005790 	stmdaeq	r0, {r4, r7, r8, r9, sl, ip, lr}
    1d98:	0000000c 	andeq	r0, r0, ip
    1d9c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1da0:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    1da4:	00000018 	andeq	r0, r0, r8, lsl r0
    1da8:	00001d64 	andeq	r1, r0, r4, ror #26
    1dac:	0800579c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, ip, lr}
    1db0:	0000001e 	andeq	r0, r0, lr, lsl r0
    1db4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    1db8:	41018e02 	tstmi	r1, r2, lsl #28
    1dbc:	0000070d 	andeq	r0, r0, sp, lsl #14
    1dc0:	00000018 	andeq	r0, r0, r8, lsl r0
    1dc4:	00001d64 	andeq	r1, r0, r4, ror #26
    1dc8:	080057bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, ip, lr}
    1dcc:	00000020 	andeq	r0, r0, r0, lsr #32
    1dd0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1dd4:	100e4101 	andne	r4, lr, r1, lsl #2
    1dd8:	00070d41 	andeq	r0, r7, r1, asr #26
    1ddc:	00000018 	andeq	r0, r0, r8, lsl r0
    1de0:	00001d64 	andeq	r1, r0, r4, ror #26
    1de4:	080057dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, ip, lr}
    1de8:	00000020 	andeq	r0, r0, r0, lsr #32
    1dec:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1df0:	100e4101 	andne	r4, lr, r1, lsl #2
    1df4:	00070d41 	andeq	r0, r7, r1, asr #26
    1df8:	00000018 	andeq	r0, r0, r8, lsl r0
    1dfc:	00001d64 	andeq	r1, r0, r4, ror #26
    1e00:	080057fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, lr}
    1e04:	00000038 	andeq	r0, r0, r8, lsr r0
    1e08:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1e0c:	180e4101 	stmdane	lr, {r0, r8, lr}
    1e10:	00070d41 	andeq	r0, r7, r1, asr #26
    1e14:	00000018 	andeq	r0, r0, r8, lsl r0
    1e18:	00001d64 	andeq	r1, r0, r4, ror #26
    1e1c:	08005834 	stmdaeq	r0, {r2, r4, r5, fp, ip, lr}
    1e20:	00000020 	andeq	r0, r0, r0, lsr #32
    1e24:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1e28:	100e4101 	andne	r4, lr, r1, lsl #2
    1e2c:	00070d41 	andeq	r0, r7, r1, asr #26
    1e30:	0000001c 	andeq	r0, r0, ip, lsl r0
    1e34:	00001d64 	andeq	r1, r0, r4, ror #26
    1e38:	08005854 	stmdaeq	r0, {r2, r4, r6, fp, ip, lr}
    1e3c:	00000068 	andeq	r0, r0, r8, rrx
    1e40:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    1e44:	41018e02 	tstmi	r1, r2, lsl #28
    1e48:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
    1e4c:	00000007 	andeq	r0, r0, r7
    1e50:	00000018 	andeq	r0, r0, r8, lsl r0
    1e54:	00001d64 	andeq	r1, r0, r4, ror #26
    1e58:	080058bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, fp, ip, lr}
    1e5c:	00000038 	andeq	r0, r0, r8, lsr r0
    1e60:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    1e64:	41018e02 	tstmi	r1, r2, lsl #28
    1e68:	0000070d 	andeq	r0, r0, sp, lsl #14
    1e6c:	00000018 	andeq	r0, r0, r8, lsl r0
    1e70:	00001d64 	andeq	r1, r0, r4, ror #26
    1e74:	080058f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, fp, ip, lr}
    1e78:	0000003c 	andeq	r0, r0, ip, lsr r0
    1e7c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1e80:	180e4101 	stmdane	lr, {r0, r8, lr}
    1e84:	00070d41 	andeq	r0, r7, r1, asr #26
    1e88:	00000018 	andeq	r0, r0, r8, lsl r0
    1e8c:	00001d64 	andeq	r1, r0, r4, ror #26
    1e90:	08005930 	stmdaeq	r0, {r4, r5, r8, fp, ip, lr}
    1e94:	00000028 	andeq	r0, r0, r8, lsr #32
    1e98:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1e9c:	100e4101 	andne	r4, lr, r1, lsl #2
    1ea0:	00070d41 	andeq	r0, r7, r1, asr #26
    1ea4:	0000000c 	andeq	r0, r0, ip
    1ea8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1eac:	7c020001 	stcvc	0, cr0, [r2], {1}
    1eb0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1eb4:	00000014 	andeq	r0, r0, r4, lsl r0
    1eb8:	00001ea4 	andeq	r1, r0, r4, lsr #29
    1ebc:	08005958 	stmdaeq	r0, {r3, r4, r6, r8, fp, ip, lr}
    1ec0:	0000005c 	andeq	r0, r0, ip, asr r0
    1ec4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1ec8:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    1ecc:	00000018 	andeq	r0, r0, r8, lsl r0
    1ed0:	00001ea4 	andeq	r1, r0, r4, lsr #29
    1ed4:	080059b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, fp, ip, lr}
    1ed8:	0000005c 	andeq	r0, r0, ip, asr r0
    1edc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1ee0:	100e4101 	andne	r4, lr, r1, lsl #2
    1ee4:	00070d41 	andeq	r0, r7, r1, asr #26
    1ee8:	0000001c 	andeq	r0, r0, ip, lsl r0
    1eec:	00001ea4 	andeq	r1, r0, r4, lsr #29
    1ef0:	08005a10 	stmdaeq	r0, {r4, r9, fp, ip, lr}
    1ef4:	00000062 	andeq	r0, r0, r2, rrx
    1ef8:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    1efc:	41018e02 	tstmi	r1, r2, lsl #28
    1f00:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
    1f04:	00000007 	andeq	r0, r0, r7
    1f08:	00000018 	andeq	r0, r0, r8, lsl r0
    1f0c:	00001ea4 	andeq	r1, r0, r4, lsr #29
    1f10:	08005a74 	stmdaeq	r0, {r2, r4, r5, r6, r9, fp, ip, lr}
    1f14:	00000040 	andeq	r0, r0, r0, asr #32
    1f18:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1f1c:	180e4101 	stmdane	lr, {r0, r8, lr}
    1f20:	00070d41 	andeq	r0, r7, r1, asr #26
    1f24:	00000018 	andeq	r0, r0, r8, lsl r0
    1f28:	00001ea4 	andeq	r1, r0, r4, lsr #29
    1f2c:	08005ab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp, ip, lr}
    1f30:	00000020 	andeq	r0, r0, r0, lsr #32
    1f34:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1f38:	100e4101 	andne	r4, lr, r1, lsl #2
    1f3c:	00070d41 	andeq	r0, r7, r1, asr #26
    1f40:	00000018 	andeq	r0, r0, r8, lsl r0
    1f44:	00001ea4 	andeq	r1, r0, r4, lsr #29
    1f48:	08005ad4 	stmdaeq	r0, {r2, r4, r6, r7, r9, fp, ip, lr}
    1f4c:	00000040 	andeq	r0, r0, r0, asr #32
    1f50:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1f54:	180e4101 	stmdane	lr, {r0, r8, lr}
    1f58:	00070d41 	andeq	r0, r7, r1, asr #26
    1f5c:	00000018 	andeq	r0, r0, r8, lsl r0
    1f60:	00001ea4 	andeq	r1, r0, r4, lsr #29
    1f64:	08005b14 	stmdaeq	r0, {r2, r4, r8, r9, fp, ip, lr}
    1f68:	00000020 	andeq	r0, r0, r0, lsr #32
    1f6c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1f70:	100e4101 	andne	r4, lr, r1, lsl #2
    1f74:	00070d41 	andeq	r0, r7, r1, asr #26
    1f78:	00000018 	andeq	r0, r0, r8, lsl r0
    1f7c:	00001ea4 	andeq	r1, r0, r4, lsr #29
    1f80:	08005b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp, ip, lr}
    1f84:	00000038 	andeq	r0, r0, r8, lsr r0
    1f88:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1f8c:	180e4101 	stmdane	lr, {r0, r8, lr}
    1f90:	00070d41 	andeq	r0, r7, r1, asr #26
    1f94:	00000014 	andeq	r0, r0, r4, lsl r0
    1f98:	00001ea4 	andeq	r1, r0, r4, lsr #29
    1f9c:	08005b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp, ip, lr}
    1fa0:	0000001c 	andeq	r0, r0, ip, lsl r0
    1fa4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1fa8:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    1fac:	00000018 	andeq	r0, r0, r8, lsl r0
    1fb0:	00001ea4 	andeq	r1, r0, r4, lsr #29
    1fb4:	08005b88 	stmdaeq	r0, {r3, r7, r8, r9, fp, ip, lr}
    1fb8:	00000038 	andeq	r0, r0, r8, lsr r0
    1fbc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1fc0:	180e4101 	stmdane	lr, {r0, r8, lr}
    1fc4:	00070d41 	andeq	r0, r7, r1, asr #26
    1fc8:	00000018 	andeq	r0, r0, r8, lsl r0
    1fcc:	00001ea4 	andeq	r1, r0, r4, lsr #29
    1fd0:	08005bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp, ip, lr}
    1fd4:	00000038 	andeq	r0, r0, r8, lsr r0
    1fd8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1fdc:	180e4101 	stmdane	lr, {r0, r8, lr}
    1fe0:	00070d41 	andeq	r0, r7, r1, asr #26
    1fe4:	00000018 	andeq	r0, r0, r8, lsl r0
    1fe8:	00001ea4 	andeq	r1, r0, r4, lsr #29
    1fec:	08005bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp, ip, lr}
    1ff0:	0000003c 	andeq	r0, r0, ip, lsr r0
    1ff4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    1ff8:	180e4101 	stmdane	lr, {r0, r8, lr}
    1ffc:	00070d41 	andeq	r0, r7, r1, asr #26
    2000:	00000018 	andeq	r0, r0, r8, lsl r0
    2004:	00001ea4 	andeq	r1, r0, r4, lsr #29
    2008:	08005c34 	stmdaeq	r0, {r2, r4, r5, sl, fp, ip, lr}
    200c:	0000004c 	andeq	r0, r0, ip, asr #32
    2010:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2014:	100e4101 	andne	r4, lr, r1, lsl #2
    2018:	00070d41 	andeq	r0, r7, r1, asr #26
    201c:	00000018 	andeq	r0, r0, r8, lsl r0
    2020:	00001ea4 	andeq	r1, r0, r4, lsr #29
    2024:	08005c80 	stmdaeq	r0, {r7, sl, fp, ip, lr}
    2028:	0000001c 	andeq	r0, r0, ip, lsl r0
    202c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2030:	100e4101 	andne	r4, lr, r1, lsl #2
    2034:	00070d41 	andeq	r0, r7, r1, asr #26
    2038:	00000018 	andeq	r0, r0, r8, lsl r0
    203c:	00001ea4 	andeq	r1, r0, r4, lsr #29
    2040:	08005c9c 	stmdaeq	r0, {r2, r3, r4, r7, sl, fp, ip, lr}
    2044:	00000038 	andeq	r0, r0, r8, lsr r0
    2048:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    204c:	180e4101 	stmdane	lr, {r0, r8, lr}
    2050:	00070d41 	andeq	r0, r7, r1, asr #26
    2054:	00000018 	andeq	r0, r0, r8, lsl r0
    2058:	00001ea4 	andeq	r1, r0, r4, lsr #29
    205c:	08005cd4 	stmdaeq	r0, {r2, r4, r6, r7, sl, fp, ip, lr}
    2060:	0000004c 	andeq	r0, r0, ip, asr #32
    2064:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2068:	100e4101 	andne	r4, lr, r1, lsl #2
    206c:	00070d41 	andeq	r0, r7, r1, asr #26
    2070:	00000018 	andeq	r0, r0, r8, lsl r0
    2074:	00001ea4 	andeq	r1, r0, r4, lsr #29
    2078:	08005d20 	stmdaeq	r0, {r5, r8, sl, fp, ip, lr}
    207c:	00000020 	andeq	r0, r0, r0, lsr #32
    2080:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2084:	100e4101 	andne	r4, lr, r1, lsl #2
    2088:	00070d41 	andeq	r0, r7, r1, asr #26
    208c:	00000018 	andeq	r0, r0, r8, lsl r0
    2090:	00001ea4 	andeq	r1, r0, r4, lsr #29
    2094:	08005d40 	stmdaeq	r0, {r6, r8, sl, fp, ip, lr}
    2098:	00000024 	andeq	r0, r0, r4, lsr #32
    209c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    20a0:	100e4101 	andne	r4, lr, r1, lsl #2
    20a4:	00070d41 	andeq	r0, r7, r1, asr #26
    20a8:	00000018 	andeq	r0, r0, r8, lsl r0
    20ac:	00001ea4 	andeq	r1, r0, r4, lsr #29
    20b0:	08005d64 	stmdaeq	r0, {r2, r5, r6, r8, sl, fp, ip, lr}
    20b4:	00000020 	andeq	r0, r0, r0, lsr #32
    20b8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    20bc:	100e4101 	andne	r4, lr, r1, lsl #2
    20c0:	00070d41 	andeq	r0, r7, r1, asr #26
    20c4:	00000018 	andeq	r0, r0, r8, lsl r0
    20c8:	00001ea4 	andeq	r1, r0, r4, lsr #29
    20cc:	08005d84 	stmdaeq	r0, {r2, r7, r8, sl, fp, ip, lr}
    20d0:	0000017c 	andeq	r0, r0, ip, ror r1
    20d4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    20d8:	200e4101 	andcs	r4, lr, r1, lsl #2
    20dc:	00070d41 	andeq	r0, r7, r1, asr #26
    20e0:	00000018 	andeq	r0, r0, r8, lsl r0
    20e4:	00001ea4 	andeq	r1, r0, r4, lsr #29
    20e8:	08005f00 	stmdaeq	r0, {r8, r9, sl, fp, ip, lr}
    20ec:	00000040 	andeq	r0, r0, r0, asr #32
    20f0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    20f4:	100e4101 	andne	r4, lr, r1, lsl #2
    20f8:	00070d41 	andeq	r0, r7, r1, asr #26
    20fc:	00000018 	andeq	r0, r0, r8, lsl r0
    2100:	00001ea4 	andeq	r1, r0, r4, lsr #29
    2104:	08005f40 	stmdaeq	r0, {r6, r8, r9, sl, fp, ip, lr}
    2108:	00000040 	andeq	r0, r0, r0, asr #32
    210c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2110:	100e4101 	andne	r4, lr, r1, lsl #2
    2114:	00070d41 	andeq	r0, r7, r1, asr #26
    2118:	00000018 	andeq	r0, r0, r8, lsl r0
    211c:	00001ea4 	andeq	r1, r0, r4, lsr #29
    2120:	08005f80 	stmdaeq	r0, {r7, r8, r9, sl, fp, ip, lr}
    2124:	00000040 	andeq	r0, r0, r0, asr #32
    2128:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    212c:	100e4101 	andne	r4, lr, r1, lsl #2
    2130:	00070d41 	andeq	r0, r7, r1, asr #26
    2134:	00000018 	andeq	r0, r0, r8, lsl r0
    2138:	00001ea4 	andeq	r1, r0, r4, lsr #29
    213c:	08005fc0 	stmdaeq	r0, {r6, r7, r8, r9, sl, fp, ip, lr}
    2140:	00000040 	andeq	r0, r0, r0, asr #32
    2144:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2148:	100e4101 	andne	r4, lr, r1, lsl #2
    214c:	00070d41 	andeq	r0, r7, r1, asr #26
    2150:	00000018 	andeq	r0, r0, r8, lsl r0
    2154:	00001ea4 	andeq	r1, r0, r4, lsr #29
    2158:	08006000 	stmdaeq	r0, {sp, lr}
    215c:	00000040 	andeq	r0, r0, r0, asr #32
    2160:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2164:	100e4101 	andne	r4, lr, r1, lsl #2
    2168:	00070d41 	andeq	r0, r7, r1, asr #26
    216c:	00000018 	andeq	r0, r0, r8, lsl r0
    2170:	00001ea4 	andeq	r1, r0, r4, lsr #29
    2174:	08006040 	stmdaeq	r0, {r6, sp, lr}
    2178:	00000020 	andeq	r0, r0, r0, lsr #32
    217c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2180:	100e4101 	andne	r4, lr, r1, lsl #2
    2184:	00070d41 	andeq	r0, r7, r1, asr #26
    2188:	00000018 	andeq	r0, r0, r8, lsl r0
    218c:	00001ea4 	andeq	r1, r0, r4, lsr #29
    2190:	08006060 	stmdaeq	r0, {r5, r6, sp, lr}
    2194:	00000020 	andeq	r0, r0, r0, lsr #32
    2198:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    219c:	100e4101 	andne	r4, lr, r1, lsl #2
    21a0:	00070d41 	andeq	r0, r7, r1, asr #26
    21a4:	00000018 	andeq	r0, r0, r8, lsl r0
    21a8:	00001ea4 	andeq	r1, r0, r4, lsr #29
    21ac:	08006080 	stmdaeq	r0, {r7, sp, lr}
    21b0:	00000020 	andeq	r0, r0, r0, lsr #32
    21b4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    21b8:	100e4101 	andne	r4, lr, r1, lsl #2
    21bc:	00070d41 	andeq	r0, r7, r1, asr #26
    21c0:	00000018 	andeq	r0, r0, r8, lsl r0
    21c4:	00001ea4 	andeq	r1, r0, r4, lsr #29
    21c8:	080060a0 	stmdaeq	r0, {r5, r7, sp, lr}
    21cc:	00000080 	andeq	r0, r0, r0, lsl #1
    21d0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    21d4:	200e4101 	andcs	r4, lr, r1, lsl #2
    21d8:	00070d41 	andeq	r0, r7, r1, asr #26
    21dc:	00000014 	andeq	r0, r0, r4, lsl r0
    21e0:	00001ea4 	andeq	r1, r0, r4, lsr #29
    21e4:	08006120 	stmdaeq	r0, {r5, r8, sp, lr}
    21e8:	0000001c 	andeq	r0, r0, ip, lsl r0
    21ec:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    21f0:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    21f4:	00000018 	andeq	r0, r0, r8, lsl r0
    21f8:	00001ea4 	andeq	r1, r0, r4, lsr #29
    21fc:	0800613c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sp, lr}
    2200:	0000003c 	andeq	r0, r0, ip, lsr r0
    2204:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2208:	180e4101 	stmdane	lr, {r0, r8, lr}
    220c:	00070d41 	andeq	r0, r7, r1, asr #26
    2210:	00000018 	andeq	r0, r0, r8, lsl r0
    2214:	00001ea4 	andeq	r1, r0, r4, lsr #29
    2218:	08006178 	stmdaeq	r0, {r3, r4, r5, r6, r8, sp, lr}
    221c:	00000020 	andeq	r0, r0, r0, lsr #32
    2220:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2224:	100e4101 	andne	r4, lr, r1, lsl #2
    2228:	00070d41 	andeq	r0, r7, r1, asr #26
    222c:	0000000c 	andeq	r0, r0, ip
    2230:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2234:	7c020001 	stcvc	0, cr0, [r2], {1}
    2238:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    223c:	00000018 	andeq	r0, r0, r8, lsl r0
    2240:	0000222c 	andeq	r2, r0, ip, lsr #4
    2244:	08006198 	stmdaeq	r0, {r3, r4, r7, r8, sp, lr}
    2248:	0000004c 	andeq	r0, r0, ip, asr #32
    224c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2250:	100e4101 	andne	r4, lr, r1, lsl #2
    2254:	00070d41 	andeq	r0, r7, r1, asr #26
    2258:	00000014 	andeq	r0, r0, r4, lsl r0
    225c:	0000222c 	andeq	r2, r0, ip, lsr #4
    2260:	080061e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sp, lr}
    2264:	00000020 	andeq	r0, r0, r0, lsr #32
    2268:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    226c:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    2270:	00000014 	andeq	r0, r0, r4, lsl r0
    2274:	0000222c 	andeq	r2, r0, ip, lsr #4
    2278:	08006204 	stmdaeq	r0, {r2, r9, sp, lr}
    227c:	00000020 	andeq	r0, r0, r0, lsr #32
    2280:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2284:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    2288:	00000018 	andeq	r0, r0, r8, lsl r0
    228c:	0000222c 	andeq	r2, r0, ip, lsr #4
    2290:	08006224 	stmdaeq	r0, {r2, r5, r9, sp, lr}
    2294:	00000030 	andeq	r0, r0, r0, lsr r0
    2298:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    229c:	100e4101 	andne	r4, lr, r1, lsl #2
    22a0:	00070d41 	andeq	r0, r7, r1, asr #26
    22a4:	0000001c 	andeq	r0, r0, ip, lsl r0
    22a8:	0000222c 	andeq	r2, r0, ip, lsr #4
    22ac:	08006254 	stmdaeq	r0, {r2, r4, r6, r9, sp, lr}
    22b0:	00000030 	andeq	r0, r0, r0, lsr r0
    22b4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    22b8:	41018e02 	tstmi	r1, r2, lsl #28
    22bc:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
    22c0:	00000007 	andeq	r0, r0, r7
    22c4:	0000001c 	andeq	r0, r0, ip, lsl r0
    22c8:	0000222c 	andeq	r2, r0, ip, lsr #4
    22cc:	08006284 	stmdaeq	r0, {r2, r7, r9, sp, lr}
    22d0:	00000034 	andeq	r0, r0, r4, lsr r0
    22d4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    22d8:	41018e02 	tstmi	r1, r2, lsl #28
    22dc:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
    22e0:	00000007 	andeq	r0, r0, r7
    22e4:	0000001c 	andeq	r0, r0, ip, lsl r0
    22e8:	0000222c 	andeq	r2, r0, ip, lsr #4
    22ec:	080062b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sp, lr}
    22f0:	00000030 	andeq	r0, r0, r0, lsr r0
    22f4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    22f8:	41018e02 	tstmi	r1, r2, lsl #28
    22fc:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
    2300:	00000007 	andeq	r0, r0, r7
    2304:	00000018 	andeq	r0, r0, r8, lsl r0
    2308:	0000222c 	andeq	r2, r0, ip, lsr #4
    230c:	080062e8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sp, lr}
    2310:	0000003c 	andeq	r0, r0, ip, lsr r0
    2314:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2318:	100e4101 	andne	r4, lr, r1, lsl #2
    231c:	00070d41 	andeq	r0, r7, r1, asr #26
    2320:	00000014 	andeq	r0, r0, r4, lsl r0
    2324:	0000222c 	andeq	r2, r0, ip, lsr #4
    2328:	08006324 	stmdaeq	r0, {r2, r5, r8, r9, sp, lr}
    232c:	00000020 	andeq	r0, r0, r0, lsr #32
    2330:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2334:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    2338:	00000014 	andeq	r0, r0, r4, lsl r0
    233c:	0000222c 	andeq	r2, r0, ip, lsr #4
    2340:	08006344 	stmdaeq	r0, {r2, r6, r8, r9, sp, lr}
    2344:	00000030 	andeq	r0, r0, r0, lsr r0
    2348:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    234c:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    2350:	00000018 	andeq	r0, r0, r8, lsl r0
    2354:	0000222c 	andeq	r2, r0, ip, lsr #4
    2358:	08006374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sp, lr}
    235c:	00000040 	andeq	r0, r0, r0, asr #32
    2360:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2364:	180e4101 	stmdane	lr, {r0, r8, lr}
    2368:	00070d41 	andeq	r0, r7, r1, asr #26
    236c:	00000018 	andeq	r0, r0, r8, lsl r0
    2370:	0000222c 	andeq	r2, r0, ip, lsr #4
    2374:	080063b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sp, lr}
    2378:	00000030 	andeq	r0, r0, r0, lsr r0
    237c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2380:	100e4101 	andne	r4, lr, r1, lsl #2
    2384:	00070d41 	andeq	r0, r7, r1, asr #26
    2388:	00000018 	andeq	r0, r0, r8, lsl r0
    238c:	0000222c 	andeq	r2, r0, ip, lsr #4
    2390:	080063e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sp, lr}
    2394:	00000058 	andeq	r0, r0, r8, asr r0
    2398:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    239c:	180e4101 	stmdane	lr, {r0, r8, lr}
    23a0:	00070d41 	andeq	r0, r7, r1, asr #26
    23a4:	00000018 	andeq	r0, r0, r8, lsl r0
    23a8:	0000222c 	andeq	r2, r0, ip, lsr #4
    23ac:	0800643c 	stmdaeq	r0, {r2, r3, r4, r5, sl, sp, lr}
    23b0:	00000030 	andeq	r0, r0, r0, lsr r0
    23b4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    23b8:	100e4101 	andne	r4, lr, r1, lsl #2
    23bc:	00070d41 	andeq	r0, r7, r1, asr #26
    23c0:	0000000c 	andeq	r0, r0, ip
    23c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    23c8:	7c020001 	stcvc	0, cr0, [r2], {1}
    23cc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    23d0:	00000014 	andeq	r0, r0, r4, lsl r0
    23d4:	000023c0 	andeq	r2, r0, r0, asr #7
    23d8:	0800646c 	stmdaeq	r0, {r2, r3, r5, r6, sl, sp, lr}
    23dc:	00000058 	andeq	r0, r0, r8, asr r0
    23e0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    23e4:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    23e8:	00000018 	andeq	r0, r0, r8, lsl r0
    23ec:	000023c0 	andeq	r2, r0, r0, asr #7
    23f0:	080064c4 	stmdaeq	r0, {r2, r6, r7, sl, sp, lr}
    23f4:	00000060 	andeq	r0, r0, r0, rrx
    23f8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    23fc:	180e4101 	stmdane	lr, {r0, r8, lr}
    2400:	00070d41 	andeq	r0, r7, r1, asr #26
    2404:	00000018 	andeq	r0, r0, r8, lsl r0
    2408:	000023c0 	andeq	r2, r0, r0, asr #7
    240c:	08006524 	stmdaeq	r0, {r2, r5, r8, sl, sp, lr}
    2410:	00000042 	andeq	r0, r0, r2, asr #32
    2414:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2418:	100e4101 	andne	r4, lr, r1, lsl #2
    241c:	00070d41 	andeq	r0, r7, r1, asr #26
    2420:	00000018 	andeq	r0, r0, r8, lsl r0
    2424:	000023c0 	andeq	r2, r0, r0, asr #7
    2428:	08006568 	stmdaeq	r0, {r3, r5, r6, r8, sl, sp, lr}
    242c:	00000020 	andeq	r0, r0, r0, lsr #32
    2430:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2434:	100e4101 	andne	r4, lr, r1, lsl #2
    2438:	00070d41 	andeq	r0, r7, r1, asr #26
    243c:	00000018 	andeq	r0, r0, r8, lsl r0
    2440:	000023c0 	andeq	r2, r0, r0, asr #7
    2444:	08006588 	stmdaeq	r0, {r3, r7, r8, sl, sp, lr}
    2448:	00000030 	andeq	r0, r0, r0, lsr r0
    244c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2450:	100e4101 	andne	r4, lr, r1, lsl #2
    2454:	00070d41 	andeq	r0, r7, r1, asr #26
    2458:	00000014 	andeq	r0, r0, r4, lsl r0
    245c:	000023c0 	andeq	r2, r0, r0, asr #7
    2460:	080065b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, sp, lr}
    2464:	00000018 	andeq	r0, r0, r8, lsl r0
    2468:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    246c:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    2470:	00000018 	andeq	r0, r0, r8, lsl r0
    2474:	000023c0 	andeq	r2, r0, r0, asr #7
    2478:	080065d0 	stmdaeq	r0, {r4, r6, r7, r8, sl, sp, lr}
    247c:	00000040 	andeq	r0, r0, r0, asr #32
    2480:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2484:	100e4101 	andne	r4, lr, r1, lsl #2
    2488:	00070d41 	andeq	r0, r7, r1, asr #26
    248c:	00000018 	andeq	r0, r0, r8, lsl r0
    2490:	000023c0 	andeq	r2, r0, r0, asr #7
    2494:	08006610 	stmdaeq	r0, {r4, r9, sl, sp, lr}
    2498:	00000020 	andeq	r0, r0, r0, lsr #32
    249c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    24a0:	100e4101 	andne	r4, lr, r1, lsl #2
    24a4:	00070d41 	andeq	r0, r7, r1, asr #26
    24a8:	00000018 	andeq	r0, r0, r8, lsl r0
    24ac:	000023c0 	andeq	r2, r0, r0, asr #7
    24b0:	08006630 	stmdaeq	r0, {r4, r5, r9, sl, sp, lr}
    24b4:	00000058 	andeq	r0, r0, r8, asr r0
    24b8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    24bc:	180e4101 	stmdane	lr, {r0, r8, lr}
    24c0:	00070d41 	andeq	r0, r7, r1, asr #26
    24c4:	00000018 	andeq	r0, r0, r8, lsl r0
    24c8:	000023c0 	andeq	r2, r0, r0, asr #7
    24cc:	08006688 	stmdaeq	r0, {r3, r7, r9, sl, sp, lr}
    24d0:	0000003a 	andeq	r0, r0, sl, lsr r0
    24d4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    24d8:	100e4101 	andne	r4, lr, r1, lsl #2
    24dc:	00070d41 	andeq	r0, r7, r1, asr #26
    24e0:	00000014 	andeq	r0, r0, r4, lsl r0
    24e4:	000023c0 	andeq	r2, r0, r0, asr #7
    24e8:	080066c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, sp, lr}
    24ec:	00000018 	andeq	r0, r0, r8, lsl r0
    24f0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    24f4:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    24f8:	00000018 	andeq	r0, r0, r8, lsl r0
    24fc:	000023c0 	andeq	r2, r0, r0, asr #7
    2500:	080066dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, sp, lr}
    2504:	0000002c 	andeq	r0, r0, ip, lsr #32
    2508:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    250c:	180e4101 	stmdane	lr, {r0, r8, lr}
    2510:	00070d41 	andeq	r0, r7, r1, asr #26
    2514:	00000018 	andeq	r0, r0, r8, lsl r0
    2518:	000023c0 	andeq	r2, r0, r0, asr #7
    251c:	08006708 	stmdaeq	r0, {r3, r8, r9, sl, sp, lr}
    2520:	0000005c 	andeq	r0, r0, ip, asr r0
    2524:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2528:	180e4101 	stmdane	lr, {r0, r8, lr}
    252c:	00070d41 	andeq	r0, r7, r1, asr #26
    2530:	00000018 	andeq	r0, r0, r8, lsl r0
    2534:	000023c0 	andeq	r2, r0, r0, asr #7
    2538:	08006764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, sp, lr}
    253c:	00000042 	andeq	r0, r0, r2, asr #32
    2540:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2544:	100e4101 	andne	r4, lr, r1, lsl #2
    2548:	00070d41 	andeq	r0, r7, r1, asr #26
    254c:	00000014 	andeq	r0, r0, r4, lsl r0
    2550:	000023c0 	andeq	r2, r0, r0, asr #7
    2554:	080067a8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, sp, lr}
    2558:	00000014 	andeq	r0, r0, r4, lsl r0
    255c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2560:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    2564:	00000014 	andeq	r0, r0, r4, lsl r0
    2568:	000023c0 	andeq	r2, r0, r0, asr #7
    256c:	080067bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr}
    2570:	00000018 	andeq	r0, r0, r8, lsl r0
    2574:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2578:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    257c:	00000018 	andeq	r0, r0, r8, lsl r0
    2580:	000023c0 	andeq	r2, r0, r0, asr #7
    2584:	080067d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl, sp, lr}
    2588:	00000020 	andeq	r0, r0, r0, lsr #32
    258c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2590:	100e4101 	andne	r4, lr, r1, lsl #2
    2594:	00070d41 	andeq	r0, r7, r1, asr #26
    2598:	00000014 	andeq	r0, r0, r4, lsl r0
    259c:	000023c0 	andeq	r2, r0, r0, asr #7
    25a0:	080067f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, sp, lr}
    25a4:	00000014 	andeq	r0, r0, r4, lsl r0
    25a8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    25ac:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    25b0:	00000018 	andeq	r0, r0, r8, lsl r0
    25b4:	000023c0 	andeq	r2, r0, r0, asr #7
    25b8:	08006808 	stmdaeq	r0, {r3, fp, sp, lr}
    25bc:	00000020 	andeq	r0, r0, r0, lsr #32
    25c0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    25c4:	100e4101 	andne	r4, lr, r1, lsl #2
    25c8:	00070d41 	andeq	r0, r7, r1, asr #26
    25cc:	00000018 	andeq	r0, r0, r8, lsl r0
    25d0:	000023c0 	andeq	r2, r0, r0, asr #7
    25d4:	08006828 	stmdaeq	r0, {r3, r5, fp, sp, lr}
    25d8:	00000020 	andeq	r0, r0, r0, lsr #32
    25dc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    25e0:	100e4101 	andne	r4, lr, r1, lsl #2
    25e4:	00070d41 	andeq	r0, r7, r1, asr #26
    25e8:	00000018 	andeq	r0, r0, r8, lsl r0
    25ec:	000023c0 	andeq	r2, r0, r0, asr #7
    25f0:	08006848 	stmdaeq	r0, {r3, r6, fp, sp, lr}
    25f4:	0000001c 	andeq	r0, r0, ip, lsl r0
    25f8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    25fc:	100e4101 	andne	r4, lr, r1, lsl #2
    2600:	00070d41 	andeq	r0, r7, r1, asr #26
    2604:	00000018 	andeq	r0, r0, r8, lsl r0
    2608:	000023c0 	andeq	r2, r0, r0, asr #7
    260c:	08006864 	stmdaeq	r0, {r2, r5, r6, fp, sp, lr}
    2610:	00000020 	andeq	r0, r0, r0, lsr #32
    2614:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2618:	100e4101 	andne	r4, lr, r1, lsl #2
    261c:	00070d41 	andeq	r0, r7, r1, asr #26
    2620:	00000018 	andeq	r0, r0, r8, lsl r0
    2624:	000023c0 	andeq	r2, r0, r0, asr #7
    2628:	08006884 	stmdaeq	r0, {r2, r7, fp, sp, lr}
    262c:	00000020 	andeq	r0, r0, r0, lsr #32
    2630:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2634:	100e4101 	andne	r4, lr, r1, lsl #2
    2638:	00070d41 	andeq	r0, r7, r1, asr #26
    263c:	00000018 	andeq	r0, r0, r8, lsl r0
    2640:	000023c0 	andeq	r2, r0, r0, asr #7
    2644:	080068a4 	stmdaeq	r0, {r2, r5, r7, fp, sp, lr}
    2648:	00000020 	andeq	r0, r0, r0, lsr #32
    264c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2650:	100e4101 	andne	r4, lr, r1, lsl #2
    2654:	00070d41 	andeq	r0, r7, r1, asr #26
    2658:	00000018 	andeq	r0, r0, r8, lsl r0
    265c:	000023c0 	andeq	r2, r0, r0, asr #7
    2660:	080068c4 	stmdaeq	r0, {r2, r6, r7, fp, sp, lr}
    2664:	0000002c 	andeq	r0, r0, ip, lsr #32
    2668:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    266c:	100e4101 	andne	r4, lr, r1, lsl #2
    2670:	00070d41 	andeq	r0, r7, r1, asr #26
    2674:	00000018 	andeq	r0, r0, r8, lsl r0
    2678:	000023c0 	andeq	r2, r0, r0, asr #7
    267c:	080068f0 	stmdaeq	r0, {r4, r5, r6, r7, fp, sp, lr}
    2680:	00000020 	andeq	r0, r0, r0, lsr #32
    2684:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2688:	100e4101 	andne	r4, lr, r1, lsl #2
    268c:	00070d41 	andeq	r0, r7, r1, asr #26
    2690:	00000018 	andeq	r0, r0, r8, lsl r0
    2694:	000023c0 	andeq	r2, r0, r0, asr #7
    2698:	08006910 	stmdaeq	r0, {r4, r8, fp, sp, lr}
    269c:	0000003c 	andeq	r0, r0, ip, lsr r0
    26a0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    26a4:	180e4101 	stmdane	lr, {r0, r8, lr}
    26a8:	00070d41 	andeq	r0, r7, r1, asr #26
    26ac:	00000018 	andeq	r0, r0, r8, lsl r0
    26b0:	000023c0 	andeq	r2, r0, r0, asr #7
    26b4:	0800694c 	stmdaeq	r0, {r2, r3, r6, r8, fp, sp, lr}
    26b8:	0000001c 	andeq	r0, r0, ip, lsl r0
    26bc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    26c0:	100e4101 	andne	r4, lr, r1, lsl #2
    26c4:	00070d41 	andeq	r0, r7, r1, asr #26
    26c8:	00000018 	andeq	r0, r0, r8, lsl r0
    26cc:	000023c0 	andeq	r2, r0, r0, asr #7
    26d0:	08006968 	stmdaeq	r0, {r3, r5, r6, r8, fp, sp, lr}
    26d4:	0000003c 	andeq	r0, r0, ip, lsr r0
    26d8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    26dc:	180e4101 	stmdane	lr, {r0, r8, lr}
    26e0:	00070d41 	andeq	r0, r7, r1, asr #26
    26e4:	00000018 	andeq	r0, r0, r8, lsl r0
    26e8:	000023c0 	andeq	r2, r0, r0, asr #7
    26ec:	080069a4 	stmdaeq	r0, {r2, r5, r7, r8, fp, sp, lr}
    26f0:	0000001c 	andeq	r0, r0, ip, lsl r0
    26f4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    26f8:	100e4101 	andne	r4, lr, r1, lsl #2
    26fc:	00070d41 	andeq	r0, r7, r1, asr #26
    2700:	0000000c 	andeq	r0, r0, ip
    2704:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2708:	7c020001 	stcvc	0, cr0, [r2], {1}
    270c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2710:	0000001c 	andeq	r0, r0, ip, lsl r0
    2714:	00002700 	andeq	r2, r0, r0, lsl #14
    2718:	080069c0 	stmdaeq	r0, {r6, r7, r8, fp, sp, lr}
    271c:	00000080 	andeq	r0, r0, r0, lsl #1
    2720:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    2724:	41018e02 	tstmi	r1, r2, lsl #28
    2728:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
    272c:	00000007 	andeq	r0, r0, r7
    2730:	00000018 	andeq	r0, r0, r8, lsl r0
    2734:	00002700 	andeq	r2, r0, r0, lsl #14
    2738:	08006a40 	stmdaeq	r0, {r6, r9, fp, sp, lr}
    273c:	00000088 	andeq	r0, r0, r8, lsl #1
    2740:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2744:	180e4101 	stmdane	lr, {r0, r8, lr}
    2748:	00070d41 	andeq	r0, r7, r1, asr #26
    274c:	0000001c 	andeq	r0, r0, ip, lsl r0
    2750:	00002700 	andeq	r2, r0, r0, lsl #14
    2754:	08006ac8 	stmdaeq	r0, {r3, r6, r7, r9, fp, sp, lr}
    2758:	00000194 	muleq	r0, r4, r1
    275c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    2760:	41018e02 	tstmi	r1, r2, lsl #28
    2764:	0d41380e 	stcleq	8, cr3, [r1, #-56]	; 0xffffffc8
    2768:	00000007 	andeq	r0, r0, r7
    276c:	00000018 	andeq	r0, r0, r8, lsl r0
    2770:	00002700 	andeq	r2, r0, r0, lsl #14
    2774:	08006c5c 	stmdaeq	r0, {r2, r3, r4, r6, sl, fp, sp, lr}
    2778:	0000005a 	andeq	r0, r0, sl, asr r0
    277c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2780:	100e4101 	andne	r4, lr, r1, lsl #2
    2784:	00070d41 	andeq	r0, r7, r1, asr #26
    2788:	00000018 	andeq	r0, r0, r8, lsl r0
    278c:	00002700 	andeq	r2, r0, r0, lsl #14
    2790:	08006cb8 	stmdaeq	r0, {r3, r4, r5, r7, sl, fp, sp, lr}
    2794:	00000042 	andeq	r0, r0, r2, asr #32
    2798:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    279c:	100e4101 	andne	r4, lr, r1, lsl #2
    27a0:	00070d41 	andeq	r0, r7, r1, asr #26
    27a4:	00000018 	andeq	r0, r0, r8, lsl r0
    27a8:	00002700 	andeq	r2, r0, r0, lsl #14
    27ac:	08006cfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr}
    27b0:	0000003e 	andeq	r0, r0, lr, lsr r0
    27b4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    27b8:	100e4101 	andne	r4, lr, r1, lsl #2
    27bc:	00070d41 	andeq	r0, r7, r1, asr #26
    27c0:	00000018 	andeq	r0, r0, r8, lsl r0
    27c4:	00002700 	andeq	r2, r0, r0, lsl #14
    27c8:	08006d3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, fp, sp, lr}
    27cc:	0000003e 	andeq	r0, r0, lr, lsr r0
    27d0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    27d4:	100e4101 	andne	r4, lr, r1, lsl #2
    27d8:	00070d41 	andeq	r0, r7, r1, asr #26
    27dc:	00000018 	andeq	r0, r0, r8, lsl r0
    27e0:	00002700 	andeq	r2, r0, r0, lsl #14
    27e4:	08006d7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr}
    27e8:	0000006a 	andeq	r0, r0, sl, rrx
    27ec:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    27f0:	180e4101 	stmdane	lr, {r0, r8, lr}
    27f4:	00070d41 	andeq	r0, r7, r1, asr #26
    27f8:	00000018 	andeq	r0, r0, r8, lsl r0
    27fc:	00002700 	andeq	r2, r0, r0, lsl #14
    2800:	08006de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp, sp, lr}
    2804:	00000048 	andeq	r0, r0, r8, asr #32
    2808:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    280c:	100e4101 	andne	r4, lr, r1, lsl #2
    2810:	00070d41 	andeq	r0, r7, r1, asr #26
    2814:	00000018 	andeq	r0, r0, r8, lsl r0
    2818:	00002700 	andeq	r2, r0, r0, lsl #14
    281c:	08006e30 	stmdaeq	r0, {r4, r5, r9, sl, fp, sp, lr}
    2820:	0000001c 	andeq	r0, r0, ip, lsl r0
    2824:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2828:	100e4101 	andne	r4, lr, r1, lsl #2
    282c:	00070d41 	andeq	r0, r7, r1, asr #26
    2830:	00000018 	andeq	r0, r0, r8, lsl r0
    2834:	00002700 	andeq	r2, r0, r0, lsl #14
    2838:	08006e4c 	stmdaeq	r0, {r2, r3, r6, r9, sl, fp, sp, lr}
    283c:	0000001a 	andeq	r0, r0, sl, lsl r0
    2840:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2844:	100e4101 	andne	r4, lr, r1, lsl #2
    2848:	00070d41 	andeq	r0, r7, r1, asr #26
    284c:	00000018 	andeq	r0, r0, r8, lsl r0
    2850:	00002700 	andeq	r2, r0, r0, lsl #14
    2854:	08006e68 	stmdaeq	r0, {r3, r5, r6, r9, sl, fp, sp, lr}
    2858:	00000042 	andeq	r0, r0, r2, asr #32
    285c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2860:	100e4101 	andne	r4, lr, r1, lsl #2
    2864:	00070d41 	andeq	r0, r7, r1, asr #26
    2868:	00000018 	andeq	r0, r0, r8, lsl r0
    286c:	00002700 	andeq	r2, r0, r0, lsl #14
    2870:	08006eac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp, sp, lr}
    2874:	0000003e 	andeq	r0, r0, lr, lsr r0
    2878:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    287c:	100e4101 	andne	r4, lr, r1, lsl #2
    2880:	00070d41 	andeq	r0, r7, r1, asr #26
    2884:	00000018 	andeq	r0, r0, r8, lsl r0
    2888:	00002700 	andeq	r2, r0, r0, lsl #14
    288c:	08006eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr}
    2890:	00000036 	andeq	r0, r0, r6, lsr r0
    2894:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2898:	100e4101 	andne	r4, lr, r1, lsl #2
    289c:	00070d41 	andeq	r0, r7, r1, asr #26
    28a0:	00000018 	andeq	r0, r0, r8, lsl r0
    28a4:	00002700 	andeq	r2, r0, r0, lsl #14
    28a8:	08006f24 	stmdaeq	r0, {r2, r5, r8, r9, sl, fp, sp, lr}
    28ac:	00000022 	andeq	r0, r0, r2, lsr #32
    28b0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    28b4:	100e4101 	andne	r4, lr, r1, lsl #2
    28b8:	00070d41 	andeq	r0, r7, r1, asr #26
    28bc:	00000018 	andeq	r0, r0, r8, lsl r0
    28c0:	00002700 	andeq	r2, r0, r0, lsl #14
    28c4:	08006f48 	stmdaeq	r0, {r3, r6, r8, r9, sl, fp, sp, lr}
    28c8:	0000003e 	andeq	r0, r0, lr, lsr r0
    28cc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    28d0:	100e4101 	andne	r4, lr, r1, lsl #2
    28d4:	00070d41 	andeq	r0, r7, r1, asr #26
    28d8:	00000018 	andeq	r0, r0, r8, lsl r0
    28dc:	00002700 	andeq	r2, r0, r0, lsl #14
    28e0:	08006f88 	stmdaeq	r0, {r3, r7, r8, r9, sl, fp, sp, lr}
    28e4:	00000034 	andeq	r0, r0, r4, lsr r0
    28e8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    28ec:	180e4101 	stmdane	lr, {r0, r8, lr}
    28f0:	00070d41 	andeq	r0, r7, r1, asr #26
    28f4:	00000018 	andeq	r0, r0, r8, lsl r0
    28f8:	00002700 	andeq	r2, r0, r0, lsl #14
    28fc:	08006fbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr}
    2900:	0000001a 	andeq	r0, r0, sl, lsl r0
    2904:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2908:	100e4101 	andne	r4, lr, r1, lsl #2
    290c:	00070d41 	andeq	r0, r7, r1, asr #26
    2910:	00000018 	andeq	r0, r0, r8, lsl r0
    2914:	00002700 	andeq	r2, r0, r0, lsl #14
    2918:	08006fd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, fp, sp, lr}
    291c:	00000040 	andeq	r0, r0, r0, asr #32
    2920:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2924:	100e4101 	andne	r4, lr, r1, lsl #2
    2928:	00070d41 	andeq	r0, r7, r1, asr #26
    292c:	00000018 	andeq	r0, r0, r8, lsl r0
    2930:	00002700 	andeq	r2, r0, r0, lsl #14
    2934:	08007018 	stmdaeq	r0, {r3, r4, ip, sp, lr}
    2938:	0000003e 	andeq	r0, r0, lr, lsr r0
    293c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2940:	180e4101 	stmdane	lr, {r0, r8, lr}
    2944:	00070d41 	andeq	r0, r7, r1, asr #26
    2948:	00000018 	andeq	r0, r0, r8, lsl r0
    294c:	00002700 	andeq	r2, r0, r0, lsl #14
    2950:	08007058 	stmdaeq	r0, {r3, r4, r6, ip, sp, lr}
    2954:	00000022 	andeq	r0, r0, r2, lsr #32
    2958:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    295c:	100e4101 	andne	r4, lr, r1, lsl #2
    2960:	00070d41 	andeq	r0, r7, r1, asr #26
    2964:	00000018 	andeq	r0, r0, r8, lsl r0
    2968:	00002700 	andeq	r2, r0, r0, lsl #14
    296c:	0800707c 	stmdaeq	r0, {r2, r3, r4, r5, r6, ip, sp, lr}
    2970:	00000088 	andeq	r0, r0, r8, lsl #1
    2974:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2978:	180e4101 	stmdane	lr, {r0, r8, lr}
    297c:	00070d41 	andeq	r0, r7, r1, asr #26
    2980:	00000018 	andeq	r0, r0, r8, lsl r0
    2984:	00002700 	andeq	r2, r0, r0, lsl #14
    2988:	08007104 	stmdaeq	r0, {r2, r8, ip, sp, lr}
    298c:	00000038 	andeq	r0, r0, r8, lsr r0
    2990:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2994:	180e4101 	stmdane	lr, {r0, r8, lr}
    2998:	00070d41 	andeq	r0, r7, r1, asr #26
    299c:	0000000c 	andeq	r0, r0, ip
    29a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    29a4:	7c020001 	stcvc	0, cr0, [r2], {1}
    29a8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    29ac:	0000001c 	andeq	r0, r0, ip, lsl r0
    29b0:	0000299c 	muleq	r0, ip, r9
    29b4:	0800713c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip, sp, lr}
    29b8:	00000290 	muleq	r0, r0, r2
    29bc:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    29c0:	41018e02 	tstmi	r1, r2, lsl #28
    29c4:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
    29c8:	00000007 	andeq	r0, r0, r7
    29cc:	00000018 	andeq	r0, r0, r8, lsl r0
    29d0:	0000299c 	muleq	r0, ip, r9
    29d4:	080073cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, ip, sp, lr}
    29d8:	000000fc 	strdeq	r0, [r0], -ip
    29dc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    29e0:	180e4101 	stmdane	lr, {r0, r8, lr}
    29e4:	00070d41 	andeq	r0, r7, r1, asr #26
    29e8:	00000018 	andeq	r0, r0, r8, lsl r0
    29ec:	0000299c 	muleq	r0, ip, r9
    29f0:	080074c8 	stmdaeq	r0, {r3, r6, r7, sl, ip, sp, lr}
    29f4:	0000011c 	andeq	r0, r0, ip, lsl r1
    29f8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    29fc:	180e4101 	stmdane	lr, {r0, r8, lr}
    2a00:	00070d41 	andeq	r0, r7, r1, asr #26
    2a04:	00000018 	andeq	r0, r0, r8, lsl r0
    2a08:	0000299c 	muleq	r0, ip, r9
    2a0c:	080075e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, ip, sp, lr}
    2a10:	00000124 	andeq	r0, r0, r4, lsr #2
    2a14:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2a18:	180e4101 	stmdane	lr, {r0, r8, lr}
    2a1c:	00070d41 	andeq	r0, r7, r1, asr #26
    2a20:	00000018 	andeq	r0, r0, r8, lsl r0
    2a24:	0000299c 	muleq	r0, ip, r9
    2a28:	08007708 	stmdaeq	r0, {r3, r8, r9, sl, ip, sp, lr}
    2a2c:	0000011c 	andeq	r0, r0, ip, lsl r1
    2a30:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2a34:	180e4101 	stmdane	lr, {r0, r8, lr}
    2a38:	00070d41 	andeq	r0, r7, r1, asr #26
    2a3c:	00000018 	andeq	r0, r0, r8, lsl r0
    2a40:	0000299c 	muleq	r0, ip, r9
    2a44:	08007824 	stmdaeq	r0, {r2, r5, fp, ip, sp, lr}
    2a48:	000000dc 	ldrdeq	r0, [r0], -ip
    2a4c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2a50:	180e4101 	stmdane	lr, {r0, r8, lr}
    2a54:	00070d41 	andeq	r0, r7, r1, asr #26
    2a58:	0000001c 	andeq	r0, r0, ip, lsl r0
    2a5c:	0000299c 	muleq	r0, ip, r9
    2a60:	08007900 	stmdaeq	r0, {r8, fp, ip, sp, lr}
    2a64:	000000a8 	andeq	r0, r0, r8, lsr #1
    2a68:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    2a6c:	41018e02 	tstmi	r1, r2, lsl #28
    2a70:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
    2a74:	00000007 	andeq	r0, r0, r7
    2a78:	0000001c 	andeq	r0, r0, ip, lsl r0
    2a7c:	0000299c 	muleq	r0, ip, r9
    2a80:	080079a8 	stmdaeq	r0, {r3, r5, r7, r8, fp, ip, sp, lr}
    2a84:	000000c4 	andeq	r0, r0, r4, asr #1
    2a88:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    2a8c:	41018e02 	tstmi	r1, r2, lsl #28
    2a90:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
    2a94:	00000007 	andeq	r0, r0, r7
    2a98:	00000018 	andeq	r0, r0, r8, lsl r0
    2a9c:	0000299c 	muleq	r0, ip, r9
    2aa0:	08007a6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, fp, ip, sp, lr}
    2aa4:	0000004e 	andeq	r0, r0, lr, asr #32
    2aa8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2aac:	100e4101 	andne	r4, lr, r1, lsl #2
    2ab0:	00070d41 	andeq	r0, r7, r1, asr #26
    2ab4:	00000018 	andeq	r0, r0, r8, lsl r0
    2ab8:	0000299c 	muleq	r0, ip, r9
    2abc:	08007abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, ip, sp, lr}
    2ac0:	0000003a 	andeq	r0, r0, sl, lsr r0
    2ac4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2ac8:	100e4101 	andne	r4, lr, r1, lsl #2
    2acc:	00070d41 	andeq	r0, r7, r1, asr #26
    2ad0:	00000018 	andeq	r0, r0, r8, lsl r0
    2ad4:	0000299c 	muleq	r0, ip, r9
    2ad8:	08007af8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, fp, ip, sp, lr}
    2adc:	00000052 	andeq	r0, r0, r2, asr r0
    2ae0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2ae4:	100e4101 	andne	r4, lr, r1, lsl #2
    2ae8:	00070d41 	andeq	r0, r7, r1, asr #26
    2aec:	00000018 	andeq	r0, r0, r8, lsl r0
    2af0:	0000299c 	muleq	r0, ip, r9
    2af4:	08007b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp, ip, sp, lr}
    2af8:	0000003a 	andeq	r0, r0, sl, lsr r0
    2afc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2b00:	100e4101 	andne	r4, lr, r1, lsl #2
    2b04:	00070d41 	andeq	r0, r7, r1, asr #26
    2b08:	00000018 	andeq	r0, r0, r8, lsl r0
    2b0c:	0000299c 	muleq	r0, ip, r9
    2b10:	08007b88 	stmdaeq	r0, {r3, r7, r8, r9, fp, ip, sp, lr}
    2b14:	0000004a 	andeq	r0, r0, sl, asr #32
    2b18:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2b1c:	100e4101 	andne	r4, lr, r1, lsl #2
    2b20:	00070d41 	andeq	r0, r7, r1, asr #26
    2b24:	00000018 	andeq	r0, r0, r8, lsl r0
    2b28:	0000299c 	muleq	r0, ip, r9
    2b2c:	08007bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp, ip, sp, lr}
    2b30:	0000003e 	andeq	r0, r0, lr, lsr r0
    2b34:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2b38:	100e4101 	andne	r4, lr, r1, lsl #2
    2b3c:	00070d41 	andeq	r0, r7, r1, asr #26
    2b40:	00000018 	andeq	r0, r0, r8, lsl r0
    2b44:	0000299c 	muleq	r0, ip, r9
    2b48:	08007c14 	stmdaeq	r0, {r2, r4, sl, fp, ip, sp, lr}
    2b4c:	0000004e 	andeq	r0, r0, lr, asr #32
    2b50:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2b54:	100e4101 	andne	r4, lr, r1, lsl #2
    2b58:	00070d41 	andeq	r0, r7, r1, asr #26
    2b5c:	00000018 	andeq	r0, r0, r8, lsl r0
    2b60:	0000299c 	muleq	r0, ip, r9
    2b64:	08007c64 	stmdaeq	r0, {r2, r5, r6, sl, fp, ip, sp, lr}
    2b68:	00000048 	andeq	r0, r0, r8, asr #32
    2b6c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2b70:	100e4101 	andne	r4, lr, r1, lsl #2
    2b74:	00070d41 	andeq	r0, r7, r1, asr #26
    2b78:	00000018 	andeq	r0, r0, r8, lsl r0
    2b7c:	0000299c 	muleq	r0, ip, r9
    2b80:	08007cac 	stmdaeq	r0, {r2, r3, r5, r7, sl, fp, ip, sp, lr}
    2b84:	0000001c 	andeq	r0, r0, ip, lsl r0
    2b88:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2b8c:	100e4101 	andne	r4, lr, r1, lsl #2
    2b90:	00070d41 	andeq	r0, r7, r1, asr #26
    2b94:	00000018 	andeq	r0, r0, r8, lsl r0
    2b98:	0000299c 	muleq	r0, ip, r9
    2b9c:	08007cc8 	stmdaeq	r0, {r3, r6, r7, sl, fp, ip, sp, lr}
    2ba0:	00000028 	andeq	r0, r0, r8, lsr #32
    2ba4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2ba8:	100e4101 	andne	r4, lr, r1, lsl #2
    2bac:	00070d41 	andeq	r0, r7, r1, asr #26
    2bb0:	00000018 	andeq	r0, r0, r8, lsl r0
    2bb4:	0000299c 	muleq	r0, ip, r9
    2bb8:	08007cf0 	stmdaeq	r0, {r4, r5, r6, r7, sl, fp, ip, sp, lr}
    2bbc:	00000048 	andeq	r0, r0, r8, asr #32
    2bc0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2bc4:	100e4101 	andne	r4, lr, r1, lsl #2
    2bc8:	00070d41 	andeq	r0, r7, r1, asr #26
    2bcc:	00000018 	andeq	r0, r0, r8, lsl r0
    2bd0:	0000299c 	muleq	r0, ip, r9
    2bd4:	08007d38 	stmdaeq	r0, {r3, r4, r5, r8, sl, fp, ip, sp, lr}
    2bd8:	00000022 	andeq	r0, r0, r2, lsr #32
    2bdc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2be0:	100e4101 	andne	r4, lr, r1, lsl #2
    2be4:	00070d41 	andeq	r0, r7, r1, asr #26
    2be8:	0000001c 	andeq	r0, r0, ip, lsl r0
    2bec:	0000299c 	muleq	r0, ip, r9
    2bf0:	08007d5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, fp, ip, sp, lr}
    2bf4:	0000002e 	andeq	r0, r0, lr, lsr #32
    2bf8:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    2bfc:	41018e02 	tstmi	r1, r2, lsl #28
    2c00:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
    2c04:	00000007 	andeq	r0, r0, r7
    2c08:	0000001c 	andeq	r0, r0, ip, lsl r0
    2c0c:	0000299c 	muleq	r0, ip, r9
    2c10:	08007d8c 	stmdaeq	r0, {r2, r3, r7, r8, sl, fp, ip, sp, lr}
    2c14:	00000058 	andeq	r0, r0, r8, asr r0
    2c18:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    2c1c:	41018e02 	tstmi	r1, r2, lsl #28
    2c20:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
    2c24:	00000007 	andeq	r0, r0, r7
    2c28:	0000001c 	andeq	r0, r0, ip, lsl r0
    2c2c:	0000299c 	muleq	r0, ip, r9
    2c30:	08007de4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, fp, ip, sp, lr}
    2c34:	00000054 	andeq	r0, r0, r4, asr r0
    2c38:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    2c3c:	41018e02 	tstmi	r1, r2, lsl #28
    2c40:	0d41200e 	stcleq	0, cr2, [r1, #-56]	; 0xffffffc8
    2c44:	00000007 	andeq	r0, r0, r7
    2c48:	0000001c 	andeq	r0, r0, ip, lsl r0
    2c4c:	0000299c 	muleq	r0, ip, r9
    2c50:	08007e38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, ip, sp, lr}
    2c54:	00000032 	andeq	r0, r0, r2, lsr r0
    2c58:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    2c5c:	41018e02 	tstmi	r1, r2, lsl #28
    2c60:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
    2c64:	00000007 	andeq	r0, r0, r7
    2c68:	00000018 	andeq	r0, r0, r8, lsl r0
    2c6c:	0000299c 	muleq	r0, ip, r9
    2c70:	08007e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp, ip, sp, lr}
    2c74:	0000004a 	andeq	r0, r0, sl, asr #32
    2c78:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2c7c:	200e4101 	andcs	r4, lr, r1, lsl #2
    2c80:	00070d41 	andeq	r0, r7, r1, asr #26
    2c84:	00000018 	andeq	r0, r0, r8, lsl r0
    2c88:	0000299c 	muleq	r0, ip, r9
    2c8c:	08007eb8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, fp, ip, sp, lr}
    2c90:	00000026 	andeq	r0, r0, r6, lsr #32
    2c94:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2c98:	100e4101 	andne	r4, lr, r1, lsl #2
    2c9c:	00070d41 	andeq	r0, r7, r1, asr #26
    2ca0:	00000018 	andeq	r0, r0, r8, lsl r0
    2ca4:	0000299c 	muleq	r0, ip, r9
    2ca8:	08007ee0 	stmdaeq	r0, {r5, r6, r7, r9, sl, fp, ip, sp, lr}
    2cac:	00000038 	andeq	r0, r0, r8, lsr r0
    2cb0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2cb4:	180e4101 	stmdane	lr, {r0, r8, lr}
    2cb8:	00070d41 	andeq	r0, r7, r1, asr #26
    2cbc:	00000018 	andeq	r0, r0, r8, lsl r0
    2cc0:	0000299c 	muleq	r0, ip, r9
    2cc4:	08007f18 	stmdaeq	r0, {r3, r4, r8, r9, sl, fp, ip, sp, lr}
    2cc8:	00000038 	andeq	r0, r0, r8, lsr r0
    2ccc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2cd0:	180e4101 	stmdane	lr, {r0, r8, lr}
    2cd4:	00070d41 	andeq	r0, r7, r1, asr #26
    2cd8:	00000018 	andeq	r0, r0, r8, lsl r0
    2cdc:	0000299c 	muleq	r0, ip, r9
    2ce0:	08007f50 	stmdaeq	r0, {r4, r6, r8, r9, sl, fp, ip, sp, lr}
    2ce4:	00000092 	muleq	r0, r2, r0
    2ce8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2cec:	200e4101 	andcs	r4, lr, r1, lsl #2
    2cf0:	00070d41 	andeq	r0, r7, r1, asr #26
    2cf4:	00000018 	andeq	r0, r0, r8, lsl r0
    2cf8:	0000299c 	muleq	r0, ip, r9
    2cfc:	08007fe4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}
    2d00:	00000038 	andeq	r0, r0, r8, lsr r0
    2d04:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2d08:	180e4101 	stmdane	lr, {r0, r8, lr}
    2d0c:	00070d41 	andeq	r0, r7, r1, asr #26
    2d10:	00000018 	andeq	r0, r0, r8, lsl r0
    2d14:	0000299c 	muleq	r0, ip, r9
    2d18:	0800801c 	stmdaeq	r0, {r2, r3, r4, pc}
    2d1c:	0000003e 	andeq	r0, r0, lr, lsr r0
    2d20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2d24:	180e4101 	stmdane	lr, {r0, r8, lr}
    2d28:	00070d41 	andeq	r0, r7, r1, asr #26
    2d2c:	00000018 	andeq	r0, r0, r8, lsl r0
    2d30:	0000299c 	muleq	r0, ip, r9
    2d34:	0800805c 	stmdaeq	r0, {r2, r3, r4, r6, pc}
    2d38:	00000038 	andeq	r0, r0, r8, lsr r0
    2d3c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2d40:	180e4101 	stmdane	lr, {r0, r8, lr}
    2d44:	00070d41 	andeq	r0, r7, r1, asr #26
    2d48:	00000018 	andeq	r0, r0, r8, lsl r0
    2d4c:	0000299c 	muleq	r0, ip, r9
    2d50:	08008094 	stmdaeq	r0, {r2, r4, r7, pc}
    2d54:	0000003e 	andeq	r0, r0, lr, lsr r0
    2d58:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2d5c:	180e4101 	stmdane	lr, {r0, r8, lr}
    2d60:	00070d41 	andeq	r0, r7, r1, asr #26
    2d64:	00000018 	andeq	r0, r0, r8, lsl r0
    2d68:	0000299c 	muleq	r0, ip, r9
    2d6c:	080080d4 	stmdaeq	r0, {r2, r4, r6, r7, pc}
    2d70:	0000003e 	andeq	r0, r0, lr, lsr r0
    2d74:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2d78:	100e4101 	andne	r4, lr, r1, lsl #2
    2d7c:	00070d41 	andeq	r0, r7, r1, asr #26
    2d80:	00000018 	andeq	r0, r0, r8, lsl r0
    2d84:	0000299c 	muleq	r0, ip, r9
    2d88:	08008114 	stmdaeq	r0, {r2, r4, r8, pc}
    2d8c:	0000003e 	andeq	r0, r0, lr, lsr r0
    2d90:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2d94:	100e4101 	andne	r4, lr, r1, lsl #2
    2d98:	00070d41 	andeq	r0, r7, r1, asr #26
    2d9c:	00000018 	andeq	r0, r0, r8, lsl r0
    2da0:	0000299c 	muleq	r0, ip, r9
    2da4:	08008154 	stmdaeq	r0, {r2, r4, r6, r8, pc}
    2da8:	0000003e 	andeq	r0, r0, lr, lsr r0
    2dac:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2db0:	100e4101 	andne	r4, lr, r1, lsl #2
    2db4:	00070d41 	andeq	r0, r7, r1, asr #26
    2db8:	00000018 	andeq	r0, r0, r8, lsl r0
    2dbc:	0000299c 	muleq	r0, ip, r9
    2dc0:	08008194 	stmdaeq	r0, {r2, r4, r7, r8, pc}
    2dc4:	0000003e 	andeq	r0, r0, lr, lsr r0
    2dc8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2dcc:	100e4101 	andne	r4, lr, r1, lsl #2
    2dd0:	00070d41 	andeq	r0, r7, r1, asr #26
    2dd4:	00000018 	andeq	r0, r0, r8, lsl r0
    2dd8:	0000299c 	muleq	r0, ip, r9
    2ddc:	080081d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, pc}
    2de0:	00000038 	andeq	r0, r0, r8, lsr r0
    2de4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2de8:	180e4101 	stmdane	lr, {r0, r8, lr}
    2dec:	00070d41 	andeq	r0, r7, r1, asr #26
    2df0:	00000018 	andeq	r0, r0, r8, lsl r0
    2df4:	0000299c 	muleq	r0, ip, r9
    2df8:	0800820c 	stmdaeq	r0, {r2, r3, r9, pc}
    2dfc:	0000003e 	andeq	r0, r0, lr, lsr r0
    2e00:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2e04:	180e4101 	stmdane	lr, {r0, r8, lr}
    2e08:	00070d41 	andeq	r0, r7, r1, asr #26
    2e0c:	00000018 	andeq	r0, r0, r8, lsl r0
    2e10:	0000299c 	muleq	r0, ip, r9
    2e14:	0800824c 	stmdaeq	r0, {r2, r3, r6, r9, pc}
    2e18:	00000038 	andeq	r0, r0, r8, lsr r0
    2e1c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2e20:	180e4101 	stmdane	lr, {r0, r8, lr}
    2e24:	00070d41 	andeq	r0, r7, r1, asr #26
    2e28:	00000018 	andeq	r0, r0, r8, lsl r0
    2e2c:	0000299c 	muleq	r0, ip, r9
    2e30:	08008284 	stmdaeq	r0, {r2, r7, r9, pc}
    2e34:	0000003e 	andeq	r0, r0, lr, lsr r0
    2e38:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2e3c:	180e4101 	stmdane	lr, {r0, r8, lr}
    2e40:	00070d41 	andeq	r0, r7, r1, asr #26
    2e44:	00000018 	andeq	r0, r0, r8, lsl r0
    2e48:	0000299c 	muleq	r0, ip, r9
    2e4c:	080082c4 	stmdaeq	r0, {r2, r6, r7, r9, pc}
    2e50:	00000038 	andeq	r0, r0, r8, lsr r0
    2e54:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2e58:	180e4101 	stmdane	lr, {r0, r8, lr}
    2e5c:	00070d41 	andeq	r0, r7, r1, asr #26
    2e60:	00000018 	andeq	r0, r0, r8, lsl r0
    2e64:	0000299c 	muleq	r0, ip, r9
    2e68:	080082fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, pc}
    2e6c:	0000003e 	andeq	r0, r0, lr, lsr r0
    2e70:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2e74:	180e4101 	stmdane	lr, {r0, r8, lr}
    2e78:	00070d41 	andeq	r0, r7, r1, asr #26
    2e7c:	00000018 	andeq	r0, r0, r8, lsl r0
    2e80:	0000299c 	muleq	r0, ip, r9
    2e84:	0800833c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, pc}
    2e88:	00000038 	andeq	r0, r0, r8, lsr r0
    2e8c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2e90:	180e4101 	stmdane	lr, {r0, r8, lr}
    2e94:	00070d41 	andeq	r0, r7, r1, asr #26
    2e98:	00000018 	andeq	r0, r0, r8, lsl r0
    2e9c:	0000299c 	muleq	r0, ip, r9
    2ea0:	08008374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, pc}
    2ea4:	0000003e 	andeq	r0, r0, lr, lsr r0
    2ea8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2eac:	180e4101 	stmdane	lr, {r0, r8, lr}
    2eb0:	00070d41 	andeq	r0, r7, r1, asr #26
    2eb4:	00000018 	andeq	r0, r0, r8, lsl r0
    2eb8:	0000299c 	muleq	r0, ip, r9
    2ebc:	080083b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, pc}
    2ec0:	00000038 	andeq	r0, r0, r8, lsr r0
    2ec4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2ec8:	180e4101 	stmdane	lr, {r0, r8, lr}
    2ecc:	00070d41 	andeq	r0, r7, r1, asr #26
    2ed0:	00000018 	andeq	r0, r0, r8, lsl r0
    2ed4:	0000299c 	muleq	r0, ip, r9
    2ed8:	080083ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, pc}
    2edc:	00000042 	andeq	r0, r0, r2, asr #32
    2ee0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2ee4:	180e4101 	stmdane	lr, {r0, r8, lr}
    2ee8:	00070d41 	andeq	r0, r7, r1, asr #26
    2eec:	00000018 	andeq	r0, r0, r8, lsl r0
    2ef0:	0000299c 	muleq	r0, ip, r9
    2ef4:	08008430 	stmdaeq	r0, {r4, r5, sl, pc}
    2ef8:	00000038 	andeq	r0, r0, r8, lsr r0
    2efc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2f00:	180e4101 	stmdane	lr, {r0, r8, lr}
    2f04:	00070d41 	andeq	r0, r7, r1, asr #26
    2f08:	00000018 	andeq	r0, r0, r8, lsl r0
    2f0c:	0000299c 	muleq	r0, ip, r9
    2f10:	08008468 	stmdaeq	r0, {r3, r5, r6, sl, pc}
    2f14:	00000042 	andeq	r0, r0, r2, asr #32
    2f18:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2f1c:	180e4101 	stmdane	lr, {r0, r8, lr}
    2f20:	00070d41 	andeq	r0, r7, r1, asr #26
    2f24:	00000018 	andeq	r0, r0, r8, lsl r0
    2f28:	0000299c 	muleq	r0, ip, r9
    2f2c:	080084ac 	stmdaeq	r0, {r2, r3, r5, r7, sl, pc}
    2f30:	00000038 	andeq	r0, r0, r8, lsr r0
    2f34:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2f38:	180e4101 	stmdane	lr, {r0, r8, lr}
    2f3c:	00070d41 	andeq	r0, r7, r1, asr #26
    2f40:	00000018 	andeq	r0, r0, r8, lsl r0
    2f44:	0000299c 	muleq	r0, ip, r9
    2f48:	080084e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, pc}
    2f4c:	00000038 	andeq	r0, r0, r8, lsr r0
    2f50:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2f54:	180e4101 	stmdane	lr, {r0, r8, lr}
    2f58:	00070d41 	andeq	r0, r7, r1, asr #26
    2f5c:	00000018 	andeq	r0, r0, r8, lsl r0
    2f60:	0000299c 	muleq	r0, ip, r9
    2f64:	0800851c 	stmdaeq	r0, {r2, r3, r4, r8, sl, pc}
    2f68:	0000003e 	andeq	r0, r0, lr, lsr r0
    2f6c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2f70:	180e4101 	stmdane	lr, {r0, r8, lr}
    2f74:	00070d41 	andeq	r0, r7, r1, asr #26
    2f78:	00000018 	andeq	r0, r0, r8, lsl r0
    2f7c:	0000299c 	muleq	r0, ip, r9
    2f80:	0800855c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, pc}
    2f84:	0000003e 	andeq	r0, r0, lr, lsr r0
    2f88:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2f8c:	180e4101 	stmdane	lr, {r0, r8, lr}
    2f90:	00070d41 	andeq	r0, r7, r1, asr #26
    2f94:	00000018 	andeq	r0, r0, r8, lsl r0
    2f98:	0000299c 	muleq	r0, ip, r9
    2f9c:	0800859c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, pc}
    2fa0:	0000003e 	andeq	r0, r0, lr, lsr r0
    2fa4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2fa8:	180e4101 	stmdane	lr, {r0, r8, lr}
    2fac:	00070d41 	andeq	r0, r7, r1, asr #26
    2fb0:	00000018 	andeq	r0, r0, r8, lsl r0
    2fb4:	0000299c 	muleq	r0, ip, r9
    2fb8:	080085dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, pc}
    2fbc:	0000003e 	andeq	r0, r0, lr, lsr r0
    2fc0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2fc4:	180e4101 	stmdane	lr, {r0, r8, lr}
    2fc8:	00070d41 	andeq	r0, r7, r1, asr #26
    2fcc:	00000018 	andeq	r0, r0, r8, lsl r0
    2fd0:	0000299c 	muleq	r0, ip, r9
    2fd4:	0800861c 	stmdaeq	r0, {r2, r3, r4, r9, sl, pc}
    2fd8:	0000003e 	andeq	r0, r0, lr, lsr r0
    2fdc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2fe0:	180e4101 	stmdane	lr, {r0, r8, lr}
    2fe4:	00070d41 	andeq	r0, r7, r1, asr #26
    2fe8:	00000018 	andeq	r0, r0, r8, lsl r0
    2fec:	0000299c 	muleq	r0, ip, r9
    2ff0:	0800865c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, pc}
    2ff4:	0000005a 	andeq	r0, r0, sl, asr r0
    2ff8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    2ffc:	180e4101 	stmdane	lr, {r0, r8, lr}
    3000:	00070d41 	andeq	r0, r7, r1, asr #26
    3004:	00000018 	andeq	r0, r0, r8, lsl r0
    3008:	0000299c 	muleq	r0, ip, r9
    300c:	080086b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, pc}
    3010:	0000005a 	andeq	r0, r0, sl, asr r0
    3014:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3018:	180e4101 	stmdane	lr, {r0, r8, lr}
    301c:	00070d41 	andeq	r0, r7, r1, asr #26
    3020:	00000018 	andeq	r0, r0, r8, lsl r0
    3024:	0000299c 	muleq	r0, ip, r9
    3028:	08008714 	stmdaeq	r0, {r2, r4, r8, r9, sl, pc}
    302c:	000000ba 	strheq	r0, [r0], -sl
    3030:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3034:	180e4101 	stmdane	lr, {r0, r8, lr}
    3038:	00070d41 	andeq	r0, r7, r1, asr #26
    303c:	00000018 	andeq	r0, r0, r8, lsl r0
    3040:	0000299c 	muleq	r0, ip, r9
    3044:	080087d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, pc}
    3048:	0000003e 	andeq	r0, r0, lr, lsr r0
    304c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3050:	100e4101 	andne	r4, lr, r1, lsl #2
    3054:	00070d41 	andeq	r0, r7, r1, asr #26
    3058:	00000018 	andeq	r0, r0, r8, lsl r0
    305c:	0000299c 	muleq	r0, ip, r9
    3060:	08008810 	stmdaeq	r0, {r4, fp, pc}
    3064:	0000003e 	andeq	r0, r0, lr, lsr r0
    3068:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    306c:	100e4101 	andne	r4, lr, r1, lsl #2
    3070:	00070d41 	andeq	r0, r7, r1, asr #26
    3074:	00000018 	andeq	r0, r0, r8, lsl r0
    3078:	0000299c 	muleq	r0, ip, r9
    307c:	08008850 	stmdaeq	r0, {r4, r6, fp, pc}
    3080:	0000003e 	andeq	r0, r0, lr, lsr r0
    3084:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3088:	100e4101 	andne	r4, lr, r1, lsl #2
    308c:	00070d41 	andeq	r0, r7, r1, asr #26
    3090:	00000018 	andeq	r0, r0, r8, lsl r0
    3094:	0000299c 	muleq	r0, ip, r9
    3098:	08008890 	stmdaeq	r0, {r4, r7, fp, pc}
    309c:	00000036 	andeq	r0, r0, r6, lsr r0
    30a0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    30a4:	100e4101 	andne	r4, lr, r1, lsl #2
    30a8:	00070d41 	andeq	r0, r7, r1, asr #26
    30ac:	00000018 	andeq	r0, r0, r8, lsl r0
    30b0:	0000299c 	muleq	r0, ip, r9
    30b4:	080088c8 	stmdaeq	r0, {r3, r6, r7, fp, pc}
    30b8:	00000036 	andeq	r0, r0, r6, lsr r0
    30bc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    30c0:	100e4101 	andne	r4, lr, r1, lsl #2
    30c4:	00070d41 	andeq	r0, r7, r1, asr #26
    30c8:	00000018 	andeq	r0, r0, r8, lsl r0
    30cc:	0000299c 	muleq	r0, ip, r9
    30d0:	08008900 	stmdaeq	r0, {r8, fp, pc}
    30d4:	00000036 	andeq	r0, r0, r6, lsr r0
    30d8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    30dc:	100e4101 	andne	r4, lr, r1, lsl #2
    30e0:	00070d41 	andeq	r0, r7, r1, asr #26
    30e4:	00000018 	andeq	r0, r0, r8, lsl r0
    30e8:	0000299c 	muleq	r0, ip, r9
    30ec:	08008938 	stmdaeq	r0, {r3, r4, r5, r8, fp, pc}
    30f0:	00000036 	andeq	r0, r0, r6, lsr r0
    30f4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    30f8:	100e4101 	andne	r4, lr, r1, lsl #2
    30fc:	00070d41 	andeq	r0, r7, r1, asr #26
    3100:	00000018 	andeq	r0, r0, r8, lsl r0
    3104:	0000299c 	muleq	r0, ip, r9
    3108:	08008970 	stmdaeq	r0, {r4, r5, r6, r8, fp, pc}
    310c:	0000001c 	andeq	r0, r0, ip, lsl r0
    3110:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3114:	100e4101 	andne	r4, lr, r1, lsl #2
    3118:	00070d41 	andeq	r0, r7, r1, asr #26
    311c:	00000018 	andeq	r0, r0, r8, lsl r0
    3120:	0000299c 	muleq	r0, ip, r9
    3124:	0800898c 	stmdaeq	r0, {r2, r3, r7, r8, fp, pc}
    3128:	0000001c 	andeq	r0, r0, ip, lsl r0
    312c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3130:	100e4101 	andne	r4, lr, r1, lsl #2
    3134:	00070d41 	andeq	r0, r7, r1, asr #26
    3138:	00000018 	andeq	r0, r0, r8, lsl r0
    313c:	0000299c 	muleq	r0, ip, r9
    3140:	080089a8 	stmdaeq	r0, {r3, r5, r7, r8, fp, pc}
    3144:	0000001c 	andeq	r0, r0, ip, lsl r0
    3148:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    314c:	100e4101 	andne	r4, lr, r1, lsl #2
    3150:	00070d41 	andeq	r0, r7, r1, asr #26
    3154:	00000018 	andeq	r0, r0, r8, lsl r0
    3158:	0000299c 	muleq	r0, ip, r9
    315c:	080089c4 	stmdaeq	r0, {r2, r6, r7, r8, fp, pc}
    3160:	0000001c 	andeq	r0, r0, ip, lsl r0
    3164:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3168:	100e4101 	andne	r4, lr, r1, lsl #2
    316c:	00070d41 	andeq	r0, r7, r1, asr #26
    3170:	00000018 	andeq	r0, r0, r8, lsl r0
    3174:	0000299c 	muleq	r0, ip, r9
    3178:	080089e0 	stmdaeq	r0, {r5, r6, r7, r8, fp, pc}
    317c:	0000001c 	andeq	r0, r0, ip, lsl r0
    3180:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3184:	100e4101 	andne	r4, lr, r1, lsl #2
    3188:	00070d41 	andeq	r0, r7, r1, asr #26
    318c:	00000018 	andeq	r0, r0, r8, lsl r0
    3190:	0000299c 	muleq	r0, ip, r9
    3194:	080089fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, fp, pc}
    3198:	0000001e 	andeq	r0, r0, lr, lsl r0
    319c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    31a0:	100e4101 	andne	r4, lr, r1, lsl #2
    31a4:	00070d41 	andeq	r0, r7, r1, asr #26
    31a8:	00000018 	andeq	r0, r0, r8, lsl r0
    31ac:	0000299c 	muleq	r0, ip, r9
    31b0:	08008a1c 	stmdaeq	r0, {r2, r3, r4, r9, fp, pc}
    31b4:	00000036 	andeq	r0, r0, r6, lsr r0
    31b8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    31bc:	100e4101 	andne	r4, lr, r1, lsl #2
    31c0:	00070d41 	andeq	r0, r7, r1, asr #26
    31c4:	00000018 	andeq	r0, r0, r8, lsl r0
    31c8:	0000299c 	muleq	r0, ip, r9
    31cc:	08008a54 	stmdaeq	r0, {r2, r4, r6, r9, fp, pc}
    31d0:	0000003c 	andeq	r0, r0, ip, lsr r0
    31d4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    31d8:	100e4101 	andne	r4, lr, r1, lsl #2
    31dc:	00070d41 	andeq	r0, r7, r1, asr #26
    31e0:	00000018 	andeq	r0, r0, r8, lsl r0
    31e4:	0000299c 	muleq	r0, ip, r9
    31e8:	08008a90 	stmdaeq	r0, {r4, r7, r9, fp, pc}
    31ec:	00000036 	andeq	r0, r0, r6, lsr r0
    31f0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    31f4:	100e4101 	andne	r4, lr, r1, lsl #2
    31f8:	00070d41 	andeq	r0, r7, r1, asr #26
    31fc:	00000018 	andeq	r0, r0, r8, lsl r0
    3200:	0000299c 	muleq	r0, ip, r9
    3204:	08008ac8 	stmdaeq	r0, {r3, r6, r7, r9, fp, pc}
    3208:	0000003c 	andeq	r0, r0, ip, lsr r0
    320c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3210:	100e4101 	andne	r4, lr, r1, lsl #2
    3214:	00070d41 	andeq	r0, r7, r1, asr #26
    3218:	00000018 	andeq	r0, r0, r8, lsl r0
    321c:	0000299c 	muleq	r0, ip, r9
    3220:	08008b04 	stmdaeq	r0, {r2, r8, r9, fp, pc}
    3224:	00000036 	andeq	r0, r0, r6, lsr r0
    3228:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    322c:	100e4101 	andne	r4, lr, r1, lsl #2
    3230:	00070d41 	andeq	r0, r7, r1, asr #26
    3234:	00000018 	andeq	r0, r0, r8, lsl r0
    3238:	0000299c 	muleq	r0, ip, r9
    323c:	08008b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp, pc}
    3240:	0000001a 	andeq	r0, r0, sl, lsl r0
    3244:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3248:	100e4101 	andne	r4, lr, r1, lsl #2
    324c:	00070d41 	andeq	r0, r7, r1, asr #26
    3250:	00000018 	andeq	r0, r0, r8, lsl r0
    3254:	0000299c 	muleq	r0, ip, r9
    3258:	08008b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp, pc}
    325c:	0000001a 	andeq	r0, r0, sl, lsl r0
    3260:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3264:	100e4101 	andne	r4, lr, r1, lsl #2
    3268:	00070d41 	andeq	r0, r7, r1, asr #26
    326c:	00000018 	andeq	r0, r0, r8, lsl r0
    3270:	0000299c 	muleq	r0, ip, r9
    3274:	08008b74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, fp, pc}
    3278:	0000001a 	andeq	r0, r0, sl, lsl r0
    327c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3280:	100e4101 	andne	r4, lr, r1, lsl #2
    3284:	00070d41 	andeq	r0, r7, r1, asr #26
    3288:	00000018 	andeq	r0, r0, r8, lsl r0
    328c:	0000299c 	muleq	r0, ip, r9
    3290:	08008b90 	stmdaeq	r0, {r4, r7, r8, r9, fp, pc}
    3294:	0000001c 	andeq	r0, r0, ip, lsl r0
    3298:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    329c:	100e4101 	andne	r4, lr, r1, lsl #2
    32a0:	00070d41 	andeq	r0, r7, r1, asr #26
    32a4:	00000018 	andeq	r0, r0, r8, lsl r0
    32a8:	0000299c 	muleq	r0, ip, r9
    32ac:	08008bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp, pc}
    32b0:	0000001a 	andeq	r0, r0, sl, lsl r0
    32b4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    32b8:	100e4101 	andne	r4, lr, r1, lsl #2
    32bc:	00070d41 	andeq	r0, r7, r1, asr #26
    32c0:	00000018 	andeq	r0, r0, r8, lsl r0
    32c4:	0000299c 	muleq	r0, ip, r9
    32c8:	08008bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp, pc}
    32cc:	0000001a 	andeq	r0, r0, sl, lsl r0
    32d0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    32d4:	100e4101 	andne	r4, lr, r1, lsl #2
    32d8:	00070d41 	andeq	r0, r7, r1, asr #26
    32dc:	00000018 	andeq	r0, r0, r8, lsl r0
    32e0:	0000299c 	muleq	r0, ip, r9
    32e4:	08008be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp, pc}
    32e8:	0000003e 	andeq	r0, r0, lr, lsr r0
    32ec:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    32f0:	180e4101 	stmdane	lr, {r0, r8, lr}
    32f4:	00070d41 	andeq	r0, r7, r1, asr #26
    32f8:	00000018 	andeq	r0, r0, r8, lsl r0
    32fc:	0000299c 	muleq	r0, ip, r9
    3300:	08008c24 	stmdaeq	r0, {r2, r5, sl, fp, pc}
    3304:	00000022 	andeq	r0, r0, r2, lsr #32
    3308:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    330c:	100e4101 	andne	r4, lr, r1, lsl #2
    3310:	00070d41 	andeq	r0, r7, r1, asr #26
    3314:	00000018 	andeq	r0, r0, r8, lsl r0
    3318:	0000299c 	muleq	r0, ip, r9
    331c:	08008c48 	stmdaeq	r0, {r3, r6, sl, fp, pc}
    3320:	0000005e 	andeq	r0, r0, lr, asr r0
    3324:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3328:	180e4101 	stmdane	lr, {r0, r8, lr}
    332c:	00070d41 	andeq	r0, r7, r1, asr #26
    3330:	00000018 	andeq	r0, r0, r8, lsl r0
    3334:	0000299c 	muleq	r0, ip, r9
    3338:	08008ca8 	stmdaeq	r0, {r3, r5, r7, sl, fp, pc}
    333c:	00000022 	andeq	r0, r0, r2, lsr #32
    3340:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3344:	100e4101 	andne	r4, lr, r1, lsl #2
    3348:	00070d41 	andeq	r0, r7, r1, asr #26
    334c:	00000018 	andeq	r0, r0, r8, lsl r0
    3350:	0000299c 	muleq	r0, ip, r9
    3354:	08008ccc 	stmdaeq	r0, {r2, r3, r6, r7, sl, fp, pc}
    3358:	000000dc 	ldrdeq	r0, [r0], -ip
    335c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3360:	200e4101 	andcs	r4, lr, r1, lsl #2
    3364:	00070d41 	andeq	r0, r7, r1, asr #26
    3368:	00000018 	andeq	r0, r0, r8, lsl r0
    336c:	0000299c 	muleq	r0, ip, r9
    3370:	08008da8 	stmdaeq	r0, {r3, r5, r7, r8, sl, fp, pc}
    3374:	000000f8 	strdeq	r0, [r0], -r8
    3378:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    337c:	200e4101 	andcs	r4, lr, r1, lsl #2
    3380:	00070d41 	andeq	r0, r7, r1, asr #26
    3384:	00000018 	andeq	r0, r0, r8, lsl r0
    3388:	0000299c 	muleq	r0, ip, r9
    338c:	08008ea0 	stmdaeq	r0, {r5, r7, r9, sl, fp, pc}
    3390:	000000e8 	andeq	r0, r0, r8, ror #1
    3394:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3398:	200e4101 	andcs	r4, lr, r1, lsl #2
    339c:	00070d41 	andeq	r0, r7, r1, asr #26
    33a0:	00000018 	andeq	r0, r0, r8, lsl r0
    33a4:	0000299c 	muleq	r0, ip, r9
    33a8:	08008f88 	stmdaeq	r0, {r3, r7, r8, r9, sl, fp, pc}
    33ac:	00000100 	andeq	r0, r0, r0, lsl #2
    33b0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    33b4:	200e4101 	andcs	r4, lr, r1, lsl #2
    33b8:	00070d41 	andeq	r0, r7, r1, asr #26
    33bc:	0000000c 	andeq	r0, r0, ip
    33c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    33c4:	7c020001 	stcvc	0, cr0, [r2], {1}
    33c8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    33cc:	0000001c 	andeq	r0, r0, ip, lsl r0
    33d0:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    33d4:	08009088 	stmdaeq	r0, {r3, r7, ip, pc}
    33d8:	000000cc 	andeq	r0, r0, ip, asr #1
    33dc:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    33e0:	41018e02 	tstmi	r1, r2, lsl #28
    33e4:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
    33e8:	00000007 	andeq	r0, r0, r7
    33ec:	0000001c 	andeq	r0, r0, ip, lsl r0
    33f0:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    33f4:	08009154 	stmdaeq	r0, {r2, r4, r6, r8, ip, pc}
    33f8:	0000019c 	muleq	r0, ip, r1
    33fc:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    3400:	41018e02 	tstmi	r1, r2, lsl #28
    3404:	0d41380e 	stcleq	8, cr3, [r1, #-56]	; 0xffffffc8
    3408:	00000007 	andeq	r0, r0, r7
    340c:	00000018 	andeq	r0, r0, r8, lsl r0
    3410:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    3414:	080092f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, ip, pc}
    3418:	00000042 	andeq	r0, r0, r2, asr #32
    341c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3420:	100e4101 	andne	r4, lr, r1, lsl #2
    3424:	00070d41 	andeq	r0, r7, r1, asr #26
    3428:	00000018 	andeq	r0, r0, r8, lsl r0
    342c:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    3430:	08009334 	stmdaeq	r0, {r2, r4, r5, r8, r9, ip, pc}
    3434:	00000056 	andeq	r0, r0, r6, asr r0
    3438:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    343c:	180e4101 	stmdane	lr, {r0, r8, lr}
    3440:	00070d41 	andeq	r0, r7, r1, asr #26
    3444:	00000018 	andeq	r0, r0, r8, lsl r0
    3448:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    344c:	0800938c 	stmdaeq	r0, {r2, r3, r7, r8, r9, ip, pc}
    3450:	00000032 	andeq	r0, r0, r2, lsr r0
    3454:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3458:	100e4101 	andne	r4, lr, r1, lsl #2
    345c:	00070d41 	andeq	r0, r7, r1, asr #26
    3460:	00000018 	andeq	r0, r0, r8, lsl r0
    3464:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    3468:	080093c0 	stmdaeq	r0, {r6, r7, r8, r9, ip, pc}
    346c:	0000003e 	andeq	r0, r0, lr, lsr r0
    3470:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3474:	100e4101 	andne	r4, lr, r1, lsl #2
    3478:	00070d41 	andeq	r0, r7, r1, asr #26
    347c:	00000018 	andeq	r0, r0, r8, lsl r0
    3480:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    3484:	08009400 	stmdaeq	r0, {sl, ip, pc}
    3488:	000000a2 	andeq	r0, r0, r2, lsr #1
    348c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3490:	200e4101 	andcs	r4, lr, r1, lsl #2
    3494:	00070d41 	andeq	r0, r7, r1, asr #26
    3498:	00000018 	andeq	r0, r0, r8, lsl r0
    349c:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    34a0:	080094a4 	stmdaeq	r0, {r2, r5, r7, sl, ip, pc}
    34a4:	00000048 	andeq	r0, r0, r8, asr #32
    34a8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    34ac:	100e4101 	andne	r4, lr, r1, lsl #2
    34b0:	00070d41 	andeq	r0, r7, r1, asr #26
    34b4:	00000018 	andeq	r0, r0, r8, lsl r0
    34b8:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    34bc:	080094ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, ip, pc}
    34c0:	00000038 	andeq	r0, r0, r8, lsr r0
    34c4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    34c8:	100e4101 	andne	r4, lr, r1, lsl #2
    34cc:	00070d41 	andeq	r0, r7, r1, asr #26
    34d0:	00000018 	andeq	r0, r0, r8, lsl r0
    34d4:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    34d8:	08009524 	stmdaeq	r0, {r2, r5, r8, sl, ip, pc}
    34dc:	00000036 	andeq	r0, r0, r6, lsr r0
    34e0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    34e4:	100e4101 	andne	r4, lr, r1, lsl #2
    34e8:	00070d41 	andeq	r0, r7, r1, asr #26
    34ec:	00000018 	andeq	r0, r0, r8, lsl r0
    34f0:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    34f4:	0800955c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip, pc}
    34f8:	0000003e 	andeq	r0, r0, lr, lsr r0
    34fc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3500:	100e4101 	andne	r4, lr, r1, lsl #2
    3504:	00070d41 	andeq	r0, r7, r1, asr #26
    3508:	00000018 	andeq	r0, r0, r8, lsl r0
    350c:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    3510:	0800959c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, ip, pc}
    3514:	00000036 	andeq	r0, r0, r6, lsr r0
    3518:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    351c:	100e4101 	andne	r4, lr, r1, lsl #2
    3520:	00070d41 	andeq	r0, r7, r1, asr #26
    3524:	00000018 	andeq	r0, r0, r8, lsl r0
    3528:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    352c:	080095d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip, pc}
    3530:	0000003e 	andeq	r0, r0, lr, lsr r0
    3534:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3538:	100e4101 	andne	r4, lr, r1, lsl #2
    353c:	00070d41 	andeq	r0, r7, r1, asr #26
    3540:	00000018 	andeq	r0, r0, r8, lsl r0
    3544:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    3548:	08009614 	stmdaeq	r0, {r2, r4, r9, sl, ip, pc}
    354c:	00000026 	andeq	r0, r0, r6, lsr #32
    3550:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3554:	100e4101 	andne	r4, lr, r1, lsl #2
    3558:	00070d41 	andeq	r0, r7, r1, asr #26
    355c:	00000018 	andeq	r0, r0, r8, lsl r0
    3560:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    3564:	0800963c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, ip, pc}
    3568:	00000024 	andeq	r0, r0, r4, lsr #32
    356c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3570:	100e4101 	andne	r4, lr, r1, lsl #2
    3574:	00070d41 	andeq	r0, r7, r1, asr #26
    3578:	00000018 	andeq	r0, r0, r8, lsl r0
    357c:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    3580:	08009660 	stmdaeq	r0, {r5, r6, r9, sl, ip, pc}
    3584:	00000022 	andeq	r0, r0, r2, lsr #32
    3588:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    358c:	100e4101 	andne	r4, lr, r1, lsl #2
    3590:	00070d41 	andeq	r0, r7, r1, asr #26
    3594:	00000018 	andeq	r0, r0, r8, lsl r0
    3598:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    359c:	08009684 	stmdaeq	r0, {r2, r7, r9, sl, ip, pc}
    35a0:	0000003c 	andeq	r0, r0, ip, lsr r0
    35a4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    35a8:	100e4101 	andne	r4, lr, r1, lsl #2
    35ac:	00070d41 	andeq	r0, r7, r1, asr #26
    35b0:	00000018 	andeq	r0, r0, r8, lsl r0
    35b4:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    35b8:	080096c0 	stmdaeq	r0, {r6, r7, r9, sl, ip, pc}
    35bc:	00000038 	andeq	r0, r0, r8, lsr r0
    35c0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    35c4:	100e4101 	andne	r4, lr, r1, lsl #2
    35c8:	00070d41 	andeq	r0, r7, r1, asr #26
    35cc:	00000018 	andeq	r0, r0, r8, lsl r0
    35d0:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    35d4:	080096f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, ip, pc}
    35d8:	0000003e 	andeq	r0, r0, lr, lsr r0
    35dc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    35e0:	100e4101 	andne	r4, lr, r1, lsl #2
    35e4:	00070d41 	andeq	r0, r7, r1, asr #26
    35e8:	00000018 	andeq	r0, r0, r8, lsl r0
    35ec:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    35f0:	08009738 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl, ip, pc}
    35f4:	0000003e 	andeq	r0, r0, lr, lsr r0
    35f8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    35fc:	100e4101 	andne	r4, lr, r1, lsl #2
    3600:	00070d41 	andeq	r0, r7, r1, asr #26
    3604:	00000018 	andeq	r0, r0, r8, lsl r0
    3608:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    360c:	08009778 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, ip, pc}
    3610:	0000003e 	andeq	r0, r0, lr, lsr r0
    3614:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3618:	100e4101 	andne	r4, lr, r1, lsl #2
    361c:	00070d41 	andeq	r0, r7, r1, asr #26
    3620:	00000018 	andeq	r0, r0, r8, lsl r0
    3624:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    3628:	080097b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, ip, pc}
    362c:	00000046 	andeq	r0, r0, r6, asr #32
    3630:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3634:	100e4101 	andne	r4, lr, r1, lsl #2
    3638:	00070d41 	andeq	r0, r7, r1, asr #26
    363c:	00000018 	andeq	r0, r0, r8, lsl r0
    3640:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    3644:	08009800 	stmdaeq	r0, {fp, ip, pc}
    3648:	0000003e 	andeq	r0, r0, lr, lsr r0
    364c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3650:	100e4101 	andne	r4, lr, r1, lsl #2
    3654:	00070d41 	andeq	r0, r7, r1, asr #26
    3658:	00000018 	andeq	r0, r0, r8, lsl r0
    365c:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    3660:	08009840 	stmdaeq	r0, {r6, fp, ip, pc}
    3664:	00000036 	andeq	r0, r0, r6, lsr r0
    3668:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    366c:	100e4101 	andne	r4, lr, r1, lsl #2
    3670:	00070d41 	andeq	r0, r7, r1, asr #26
    3674:	00000018 	andeq	r0, r0, r8, lsl r0
    3678:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    367c:	08009878 	stmdaeq	r0, {r3, r4, r5, r6, fp, ip, pc}
    3680:	0000003e 	andeq	r0, r0, lr, lsr r0
    3684:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3688:	100e4101 	andne	r4, lr, r1, lsl #2
    368c:	00070d41 	andeq	r0, r7, r1, asr #26
    3690:	00000018 	andeq	r0, r0, r8, lsl r0
    3694:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    3698:	080098b8 	stmdaeq	r0, {r3, r4, r5, r7, fp, ip, pc}
    369c:	0000003e 	andeq	r0, r0, lr, lsr r0
    36a0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    36a4:	180e4101 	stmdane	lr, {r0, r8, lr}
    36a8:	00070d41 	andeq	r0, r7, r1, asr #26
    36ac:	00000018 	andeq	r0, r0, r8, lsl r0
    36b0:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    36b4:	080098f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, fp, ip, pc}
    36b8:	00000022 	andeq	r0, r0, r2, lsr #32
    36bc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    36c0:	100e4101 	andne	r4, lr, r1, lsl #2
    36c4:	00070d41 	andeq	r0, r7, r1, asr #26
    36c8:	00000018 	andeq	r0, r0, r8, lsl r0
    36cc:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    36d0:	0800991c 	stmdaeq	r0, {r2, r3, r4, r8, fp, ip, pc}
    36d4:	000000c2 	andeq	r0, r0, r2, asr #1
    36d8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    36dc:	200e4101 	andcs	r4, lr, r1, lsl #2
    36e0:	00070d41 	andeq	r0, r7, r1, asr #26
    36e4:	00000018 	andeq	r0, r0, r8, lsl r0
    36e8:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    36ec:	080099e0 	stmdaeq	r0, {r5, r6, r7, r8, fp, ip, pc}
    36f0:	00000042 	andeq	r0, r0, r2, asr #32
    36f4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    36f8:	180e4101 	stmdane	lr, {r0, r8, lr}
    36fc:	00070d41 	andeq	r0, r7, r1, asr #26
    3700:	0000000c 	andeq	r0, r0, ip
    3704:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    3708:	7c020001 	stcvc	0, cr0, [r2], {1}
    370c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    3710:	00000018 	andeq	r0, r0, r8, lsl r0
    3714:	00003700 	andeq	r3, r0, r0, lsl #14
    3718:	08009a24 	stmdaeq	r0, {r2, r5, r9, fp, ip, pc}
    371c:	0000001e 	andeq	r0, r0, lr, lsl r0
    3720:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    3724:	41018e02 	tstmi	r1, r2, lsl #28
    3728:	0000070d 	andeq	r0, r0, sp, lsl #14
    372c:	00000018 	andeq	r0, r0, r8, lsl r0
    3730:	00003700 	andeq	r3, r0, r0, lsl #14
    3734:	08009a44 	stmdaeq	r0, {r2, r6, r9, fp, ip, pc}
    3738:	00000034 	andeq	r0, r0, r4, lsr r0
    373c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3740:	180e4101 	stmdane	lr, {r0, r8, lr}
    3744:	00070d41 	andeq	r0, r7, r1, asr #26
    3748:	00000018 	andeq	r0, r0, r8, lsl r0
    374c:	00003700 	andeq	r3, r0, r0, lsl #14
    3750:	08009a78 	stmdaeq	r0, {r3, r4, r5, r6, r9, fp, ip, pc}
    3754:	0000003c 	andeq	r0, r0, ip, lsr r0
    3758:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    375c:	180e4101 	stmdane	lr, {r0, r8, lr}
    3760:	00070d41 	andeq	r0, r7, r1, asr #26
    3764:	00000014 	andeq	r0, r0, r4, lsl r0
    3768:	00003700 	andeq	r3, r0, r0, lsl #14
    376c:	08009ab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp, ip, pc}
    3770:	00000018 	andeq	r0, r0, r8, lsl r0
    3774:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3778:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    377c:	00000018 	andeq	r0, r0, r8, lsl r0
    3780:	00003700 	andeq	r3, r0, r0, lsl #14
    3784:	08009acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp, ip, pc}
    3788:	00000024 	andeq	r0, r0, r4, lsr #32
    378c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3790:	100e4101 	andne	r4, lr, r1, lsl #2
    3794:	00070d41 	andeq	r0, r7, r1, asr #26
    3798:	00000018 	andeq	r0, r0, r8, lsl r0
    379c:	00003700 	andeq	r3, r0, r0, lsl #14
    37a0:	08009af0 	stmdaeq	r0, {r4, r5, r6, r7, r9, fp, ip, pc}
    37a4:	00000024 	andeq	r0, r0, r4, lsr #32
    37a8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    37ac:	100e4101 	andne	r4, lr, r1, lsl #2
    37b0:	00070d41 	andeq	r0, r7, r1, asr #26
    37b4:	00000014 	andeq	r0, r0, r4, lsl r0
    37b8:	00003700 	andeq	r3, r0, r0, lsl #14
    37bc:	08009b14 	stmdaeq	r0, {r2, r4, r8, r9, fp, ip, pc}
    37c0:	00000018 	andeq	r0, r0, r8, lsl r0
    37c4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    37c8:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    37cc:	00000014 	andeq	r0, r0, r4, lsl r0
    37d0:	00003700 	andeq	r3, r0, r0, lsl #14
    37d4:	08009b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp, ip, pc}
    37d8:	00000018 	andeq	r0, r0, r8, lsl r0
    37dc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    37e0:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    37e4:	0000000c 	andeq	r0, r0, ip
    37e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    37ec:	7c020001 	stcvc	0, cr0, [r2], {1}
    37f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    37f4:	00000018 	andeq	r0, r0, r8, lsl r0
    37f8:	000037e4 	andeq	r3, r0, r4, ror #15
    37fc:	08009b44 	stmdaeq	r0, {r2, r6, r8, r9, fp, ip, pc}
    3800:	00000050 	andeq	r0, r0, r0, asr r0
    3804:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    3808:	41018e02 	tstmi	r1, r2, lsl #28
    380c:	0000070d 	andeq	r0, r0, sp, lsl #14
    3810:	00000018 	andeq	r0, r0, r8, lsl r0
    3814:	000037e4 	andeq	r3, r0, r4, ror #15
    3818:	08009b94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp, ip, pc}
    381c:	0000006c 	andeq	r0, r0, ip, rrx
    3820:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3824:	180e4101 	stmdane	lr, {r0, r8, lr}
    3828:	00070d41 	andeq	r0, r7, r1, asr #26
    382c:	00000018 	andeq	r0, r0, r8, lsl r0
    3830:	000037e4 	andeq	r3, r0, r4, ror #15
    3834:	08009c00 	stmdaeq	r0, {sl, fp, ip, pc}
    3838:	0000006c 	andeq	r0, r0, ip, rrx
    383c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3840:	180e4101 	stmdane	lr, {r0, r8, lr}
    3844:	00070d41 	andeq	r0, r7, r1, asr #26
    3848:	0000000c 	andeq	r0, r0, ip
    384c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    3850:	7c020001 	stcvc	0, cr0, [r2], {1}
    3854:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    3858:	00000018 	andeq	r0, r0, r8, lsl r0
    385c:	00003848 	andeq	r3, r0, r8, asr #16
    3860:	08009c6c 	stmdaeq	r0, {r2, r3, r5, r6, sl, fp, ip, pc}
    3864:	0000000e 	andeq	r0, r0, lr
    3868:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    386c:	41018e02 	tstmi	r1, r2, lsl #28
    3870:	0000070d 	andeq	r0, r0, sp, lsl #14
    3874:	0000000c 	andeq	r0, r0, ip
    3878:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    387c:	7c020001 	stcvc	0, cr0, [r2], {1}
    3880:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    3884:	00000018 	andeq	r0, r0, r8, lsl r0
    3888:	00003874 	andeq	r3, r0, r4, ror r8
    388c:	08009c7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, sl, fp, ip, pc}
    3890:	00000014 	andeq	r0, r0, r4, lsl r0
    3894:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3898:	100e4101 	andne	r4, lr, r1, lsl #2
    389c:	00070d41 	andeq	r0, r7, r1, asr #26
    38a0:	00000018 	andeq	r0, r0, r8, lsl r0
    38a4:	00003874 	andeq	r3, r0, r4, ror r8
    38a8:	08009c90 	stmdaeq	r0, {r4, r7, sl, fp, ip, pc}
    38ac:	00000034 	andeq	r0, r0, r4, lsr r0
    38b0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    38b4:	100e4101 	andne	r4, lr, r1, lsl #2
    38b8:	00070d41 	andeq	r0, r7, r1, asr #26
    38bc:	0000001c 	andeq	r0, r0, ip, lsl r0
    38c0:	00003874 	andeq	r3, r0, r4, ror r8
    38c4:	08009cc4 	stmdaeq	r0, {r2, r6, r7, sl, fp, ip, pc}
    38c8:	000000c4 	andeq	r0, r0, r4, asr #1
    38cc:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    38d0:	41018e02 	tstmi	r1, r2, lsl #28
    38d4:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
    38d8:	00000007 	andeq	r0, r0, r7
    38dc:	0000001c 	andeq	r0, r0, ip, lsl r0
    38e0:	00003874 	andeq	r3, r0, r4, ror r8
    38e4:	08009d88 	stmdaeq	r0, {r3, r7, r8, sl, fp, ip, pc}
    38e8:	000000b8 	strheq	r0, [r0], -r8
    38ec:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    38f0:	41018e02 	tstmi	r1, r2, lsl #28
    38f4:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
    38f8:	00000007 	andeq	r0, r0, r7
    38fc:	0000000c 	andeq	r0, r0, ip
    3900:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    3904:	7c020001 	stcvc	0, cr0, [r2], {1}
    3908:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    390c:	00000018 	andeq	r0, r0, r8, lsl r0
    3910:	000038fc 	strdeq	r3, [r0], -ip
    3914:	08009e40 	stmdaeq	r0, {r6, r9, sl, fp, ip, pc}
    3918:	00000050 	andeq	r0, r0, r0, asr r0
    391c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    3920:	41018e02 	tstmi	r1, r2, lsl #28
    3924:	0000070d 	andeq	r0, r0, sp, lsl #14
    3928:	0000000c 	andeq	r0, r0, ip
    392c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    3930:	7c020001 	stcvc	0, cr0, [r2], {1}
    3934:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    3938:	00000014 	andeq	r0, r0, r4, lsl r0
    393c:	00003928 	andeq	r3, r0, r8, lsr #18
    3940:	08009e90 	stmdaeq	r0, {r4, r7, r9, sl, fp, ip, pc}
    3944:	0000000a 	andeq	r0, r0, sl
    3948:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    394c:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    3950:	00000014 	andeq	r0, r0, r4, lsl r0
    3954:	00003928 	andeq	r3, r0, r8, lsr #18
    3958:	08009e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp, ip, pc}
    395c:	00000006 	andeq	r0, r0, r6
    3960:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3964:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    3968:	00000014 	andeq	r0, r0, r4, lsl r0
    396c:	00003928 	andeq	r3, r0, r8, lsr #18
    3970:	08009ea4 	stmdaeq	r0, {r2, r5, r7, r9, sl, fp, ip, pc}
    3974:	00000006 	andeq	r0, r0, r6
    3978:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    397c:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    3980:	00000014 	andeq	r0, r0, r4, lsl r0
    3984:	00003928 	andeq	r3, r0, r8, lsr #18
    3988:	08009eac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp, ip, pc}
    398c:	00000006 	andeq	r0, r0, r6
    3990:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3994:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    3998:	00000014 	andeq	r0, r0, r4, lsl r0
    399c:	00003928 	andeq	r3, r0, r8, lsr #18
    39a0:	08009eb4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, fp, ip, pc}
    39a4:	00000006 	andeq	r0, r0, r6
    39a8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    39ac:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    39b0:	00000014 	andeq	r0, r0, r4, lsl r0
    39b4:	00003928 	andeq	r3, r0, r8, lsr #18
    39b8:	08009ebc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, fp, ip, pc}
    39bc:	0000000a 	andeq	r0, r0, sl
    39c0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    39c4:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    39c8:	00000014 	andeq	r0, r0, r4, lsl r0
    39cc:	00003928 	andeq	r3, r0, r8, lsr #18
    39d0:	08009ec8 	stmdaeq	r0, {r3, r6, r7, r9, sl, fp, ip, pc}
    39d4:	0000000a 	andeq	r0, r0, sl
    39d8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    39dc:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    39e0:	00000014 	andeq	r0, r0, r4, lsl r0
    39e4:	00003928 	andeq	r3, r0, r8, lsr #18
    39e8:	08009ed4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, fp, ip, pc}
    39ec:	0000000a 	andeq	r0, r0, sl
    39f0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    39f4:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    39f8:	00000014 	andeq	r0, r0, r4, lsl r0
    39fc:	00003928 	andeq	r3, r0, r8, lsr #18
    3a00:	08009ee0 	stmdaeq	r0, {r5, r6, r7, r9, sl, fp, ip, pc}
    3a04:	0000000a 	andeq	r0, r0, sl
    3a08:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3a0c:	070d4101 	streq	r4, [sp, -r1, lsl #2]
    3a10:	0000000c 	andeq	r0, r0, ip
    3a14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    3a18:	7c020001 	stcvc	0, cr0, [r2], {1}
    3a1c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    3a20:	00000018 	andeq	r0, r0, r8, lsl r0
    3a24:	00003a10 	andeq	r3, r0, r0, lsl sl
    3a28:	08009eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp, ip, pc}
    3a2c:	00000068 	andeq	r0, r0, r8, rrx
    3a30:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    3a34:	41018e02 	tstmi	r1, r2, lsl #28
    3a38:	0000070d 	andeq	r0, r0, sp, lsl #14
    3a3c:	00000018 	andeq	r0, r0, r8, lsl r0
    3a40:	00003a10 	andeq	r3, r0, r0, lsl sl
    3a44:	08009f54 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, fp, ip, pc}
    3a48:	000000e4 	andeq	r0, r0, r4, ror #1
    3a4c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3a50:	180e4101 	stmdane	lr, {r0, r8, lr}
    3a54:	00070d41 	andeq	r0, r7, r1, asr #26
    3a58:	00000018 	andeq	r0, r0, r8, lsl r0
    3a5c:	00003a10 	andeq	r3, r0, r0, lsl sl
    3a60:	0800a038 	stmdaeq	r0, {r3, r4, r5, sp, pc}
    3a64:	0000000a 	andeq	r0, r0, sl
    3a68:	87080e41 	strhi	r0, [r8, -r1, asr #28]
    3a6c:	41018e02 	tstmi	r1, r2, lsl #28
    3a70:	0000070d 	andeq	r0, r0, sp, lsl #14
    3a74:	00000018 	andeq	r0, r0, r8, lsl r0
    3a78:	00003a10 	andeq	r3, r0, r0, lsl sl
    3a7c:	0800a044 	stmdaeq	r0, {r2, r6, sp, pc}
    3a80:	00000108 	andeq	r0, r0, r8, lsl #2
    3a84:	87040e41 	strhi	r0, [r4, -r1, asr #28]
    3a88:	100e4101 	andne	r4, lr, r1, lsl #2
    3a8c:	00070d41 	andeq	r0, r7, r1, asr #26

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	54535f5f 	ldrbpl	r5, [r3], #-3935	; 0xfffff0a1
       4:	48584552 	ldmdami	r8, {r1, r4, r6, r8, sl, lr}^
       8:	64646100 	strbtvs	r6, [r4], #-256	; 0xffffff00
       c:	5f5f0072 	svcpl	0x005f0072
      10:	53564552 	cmppl	r6, #343932928	; 0x14800000
      14:	5f5f0048 	svcpl	0x005f0048
      18:	5f746567 	svcpl	0x00746567
      1c:	544e4f43 	strbpl	r4, [lr], #-3907	; 0xfffff0bd
      20:	004c4f52 	subeq	r4, ip, r2, asr pc
      24:	65735f5f 	ldrbvs	r5, [r3, #-3935]!	; 0xfffff0a1
      28:	4f435f74 	svcmi	0x00435f74
      2c:	4f52544e 	svcmi	0x0052544e
      30:	5f5f004c 	svcpl	0x005f004c
      34:	4552444c 	ldrbmi	r4, [r2, #-1100]	; 0xfffffbb4
      38:	70005758 	andvc	r5, r0, r8, asr r7
      3c:	614d6972 	hvcvs	54930	; 0xd692
      40:	74006b73 	strvc	r6, [r0], #-2931	; 0xfffff48d
      44:	664f706f 	strbvs	r7, [pc], -pc, rrx
      48:	636f7250 	cmnvs	pc, #80, 4
      4c:	63617453 	cmnvs	r1, #1392508928	; 0x53000000
      50:	6166006b 	cmnvs	r6, fp, rrx
      54:	4d746c75 	ldclmi	12, cr6, [r4, #-468]!	; 0xfffffe2c
      58:	006b7361 	rsbeq	r7, fp, r1, ror #6
      5c:	65675f5f 	strbvs	r5, [r7, #-3935]!	; 0xfffff0a1
      60:	534d5f74 	movtpl	r5, #57204	; 0xdf74
      64:	5f5f0050 	svcpl	0x005f0050
      68:	5f746573 	svcpl	0x00746573
      6c:	0050534d 	subseq	r5, r0, sp, asr #6
      70:	65675f5f 	strbvs	r5, [r7, #-3935]!	; 0xfffff0a1
      74:	53505f74 	cmppl	r0, #116, 30	; 0x1d0
      78:	5f5f0050 	svcpl	0x005f0050
      7c:	5f746573 	svcpl	0x00746573
      80:	00505350 	subseq	r5, r0, r0, asr r3
      84:	4f435c2e 	svcmi	0x00435c2e
      88:	635c4552 	cmpvs	ip, #343932928	; 0x14800000
      8c:	5f65726f 	svcpl	0x0065726f
      90:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
      94:	5f5f0063 	svcpl	0x005f0063
      98:	31564552 	cmpcc	r6, r2, asr r5
      9c:	6e750036 	mrcvs	0, 3, r0, cr5, cr6, {1}
      a0:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
      a4:	63206465 	teqvs	r0, #1694498816	; 0x65000000
      a8:	00726168 	rsbseq	r6, r2, r8, ror #2
      ac:	65675f5f 	strbvs	r5, [r7, #-3935]!	; 0xfffff0a1
      b0:	52505f74 	subspl	r5, r0, #116, 30	; 0x1d0
      b4:	53414d49 	movtpl	r4, #7497	; 0x1d49
      b8:	3a43004b 	bcc	10c01ec <__Stack_Size+0x10bffec>
      bc:	6573555c 	ldrbvs	r5, [r3, #-1372]!	; 0xfffffaa4
      c0:	795c7372 	ldmdbvc	ip, {r1, r4, r5, r6, r8, r9, ip, sp, lr}^
      c4:	5c676e61 	stclpl	14, cr6, [r7], #-388	; 0xfffffe7c
      c8:	74736574 	ldrbtvc	r6, [r3], #-1396	; 0xfffffa8c
      cc:	6d74735c 	ldclvs	3, cr7, [r4, #-368]!	; 0xfffffe90
      d0:	745c3233 	ldrbvc	r3, [ip], #-563	; 0xfffffdcd
      d4:	5f747365 	svcpl	0x00747365
      d8:	0064656c 	rsbeq	r6, r4, ip, ror #10
      dc:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
      e0:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
      e4:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
      e8:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
      ec:	6300746e 	movwvs	r7, #1134	; 0x46e
      f0:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
      f4:	5f006c6f 	svcpl	0x00006c6f
      f8:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
      fc:	5341425f 	movtpl	r4, #4703	; 0x125f
     100:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
     104:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
     108:	6f6c2067 	svcvs	0x006c2067
     10c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
     110:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     114:	2064656e 	rsbcs	r6, r4, lr, ror #10
     118:	00746e69 	rsbseq	r6, r4, r9, ror #28
     11c:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
     120:	00745f38 	rsbseq	r5, r4, r8, lsr pc
     124:	65735f5f 	ldrbvs	r5, [r3, #-3935]!	; 0xfffff0a1
     128:	41465f74 	hvcmi	26100	; 0x65f4
     12c:	4d544c55 	ldclmi	12, cr4, [r4, #-340]	; 0xfffffeac
     130:	004b5341 	subeq	r5, fp, r1, asr #6
     134:	4f706f74 	svcmi	0x00706f74
     138:	69614d66 	stmdbvs	r1!, {r1, r2, r5, r6, r8, sl, fp, lr}^
     13c:	6174536e 	cmnvs	r4, lr, ror #6
     140:	6c006b63 	stcvs	11, cr6, [r0], {99}	; 0x63
     144:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     148:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
     14c:	746e6920 	strbtvc	r6, [lr], #-2336	; 0xfffff6e0
     150:	735f5f00 	cmpvc	pc, #0, 30
     154:	505f7465 	subspl	r7, pc, r5, ror #8
     158:	414d4952 	cmpmi	sp, r2, asr r9
     15c:	5f004b53 	svcpl	0x00004b53
     160:	5645525f 			; <UNDEFINED> instruction: 0x5645525f
     164:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
     168:	34204320 	strtcc	r4, [r0], #-800	; 0xfffffce0
     16c:	332e372e 	teqcc	lr, #12058624	; 0xb80000
     170:	525f5f00 	subspl	r5, pc, #0, 30
     174:	00544942 	subseq	r4, r4, r2, asr #18
     178:	65675f5f 	strbvs	r5, [r7, #-3935]!	; 0xfffff0a1
     17c:	41425f74 	hvcmi	9716	; 0x25f4
     180:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
     184:	68730049 	ldmdavs	r3!, {r0, r3, r6}^
     188:	2074726f 	rsbscs	r7, r4, pc, ror #4
     18c:	00746e69 	rsbseq	r6, r4, r9, ror #28
     190:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
     194:	745f3631 	ldrbvc	r3, [pc], #-1585	; 19c <_Minimum_Stack_Size+0x9c>
     198:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
     19c:	5f323374 	svcpl	0x00323374
     1a0:	5f5f0074 	svcpl	0x005f0074
     1a4:	45525453 	ldrbmi	r5, [r2, #-1107]	; 0xfffffbad
     1a8:	5f005758 	svcpl	0x00005758
     1ac:	52444c5f 	subpl	r4, r4, #24320	; 0x5f00
     1b0:	00425845 	subeq	r5, r2, r5, asr #16
     1b4:	54535f5f 	ldrbpl	r5, [r3], #-3935	; 0xfffff0a1
     1b8:	42584552 	subsmi	r4, r8, #343932928	; 0x14800000
     1bc:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
     1c0:	465f7465 	ldrbmi	r7, [pc], -r5, ror #8
     1c4:	544c5541 	strbpl	r5, [ip], #-1345	; 0xfffffabf
     1c8:	4b53414d 	blmi	14d0704 <__Stack_Size+0x14d0504>
     1cc:	4c5f5f00 	mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>
     1d0:	58455244 	stmdapl	r5, {r2, r6, r9, ip, lr}^
     1d4:	50470048 	subpl	r0, r7, r8, asr #32
     1d8:	535f4f49 	cmppl	pc, #292	; 0x124
     1dc:	64656570 	strbtvs	r6, [r5], #-1392	; 0xfffffa90
     1e0:	4b434c00 	blmi	10d31e8 <__Stack_Size+0x10d2fe8>
     1e4:	50470052 	subpl	r0, r7, r2, asr r0
     1e8:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; cc <_Minimum_Stack_Size-0x34>
     1ec:	5f65646f 	svcpl	0x0065646f
     1f0:	465f4e49 	ldrbmi	r4, [pc], -r9, asr #28
     1f4:	54414f4c 	strbpl	r4, [r1], #-3916	; 0xfffff0b4
     1f8:	00474e49 	subeq	r4, r7, r9, asr #28
     1fc:	4f495047 	svcmi	0x00495047
     200:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 208 <__Stack_Size+0x8>
     204:	46415f65 	strbmi	r5, [r1], -r5, ror #30
     208:	00444f5f 	subeq	r4, r4, pc, asr pc
     20c:	41485c2e 	cmpmi	r8, lr, lsr #24
     210:	41574452 	cmpmi	r7, r2, asr r4
     214:	4c5c4552 	cfldr64mi	mvdx4, [ip], {82}	; 0x52
     218:	6c5c4445 	cfldrdvs	mvd4, [ip], {69}	; 0x45
     21c:	632e6465 	teqvs	lr, #1694498816	; 0x65000000
     220:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     224:	6f4d5f4f 	svcvs	0x004d5f4f
     228:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
     22c:	42004450 	andmi	r4, r0, #80, 8	; 0x50000000
     230:	00525253 	subseq	r5, r2, r3, asr r2
     234:	4f495047 	svcmi	0x00495047
     238:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 240 <__Stack_Size+0x40>
     23c:	50495f65 	subpl	r5, r9, r5, ror #30
     240:	50470055 	subpl	r0, r7, r5, asr r0
     244:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 128 <_Minimum_Stack_Size+0x28>
     248:	0065646f 	rsbeq	r6, r5, pc, ror #8
     24c:	42414e45 	submi	r4, r1, #1104	; 0x450
     250:	4700454c 	strmi	r4, [r0, -ip, asr #10]
     254:	5f4f4950 	svcpl	0x004f4950
     258:	65657053 	strbvs	r7, [r5, #-83]!	; 0xffffffad
     25c:	30315f64 	eorscc	r5, r1, r4, ror #30
     260:	007a484d 	rsbseq	r4, sl, sp, asr #16
     264:	5f4d5449 	svcpl	0x004d5449
     268:	75427852 	strbvc	r7, [r2, #-2130]	; 0xfffff7ae
     26c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     270:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     274:	79545f4f 	ldmdbvc	r4, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     278:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
     27c:	50470066 	subpl	r0, r7, r6, rrx
     280:	535f4f49 	cmppl	pc, #292	; 0x124
     284:	64656570 	strbtvs	r6, [r5], #-1392	; 0xfffffa90
     288:	484d325f 	stmdami	sp, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^
     28c:	5047007a 	subpl	r0, r7, sl, ror r0
     290:	535f4f49 	cmppl	pc, #292	; 0x124
     294:	64656570 	strbtvs	r6, [r5], #-1392	; 0xfffffa90
     298:	4d30355f 	cfldr32mi	mvfx3, [r0, #-380]!	; 0xfffffe84
     29c:	47007a48 	strmi	r7, [r0, -r8, asr #20]
     2a0:	5f4f4950 	svcpl	0x004f4950
     2a4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
     2a8:	5f46415f 	svcpl	0x0046415f
     2ac:	47005050 	smlsdmi	r0, r0, r0, r5
     2b0:	5f4f4950 	svcpl	0x004f4950
     2b4:	006e6950 	rsbeq	r6, lr, r0, asr r9
     2b8:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
     2bc:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
     2c0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     2c4:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     2c8:	74537469 	ldrbvc	r7, [r3], #-1129	; 0xfffffb97
     2cc:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
     2d0:	00657275 	rsbeq	r7, r5, r5, ror r2
     2d4:	4f495047 	svcmi	0x00495047
     2d8:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 2e0 <__Stack_Size+0xe0>
     2dc:	754f5f65 	strbvc	r5, [pc, #-3941]	; fffff37f <BootRAM+0xe1efb20>
     2e0:	50505f74 	subspl	r5, r0, r4, ror pc
     2e4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     2e8:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     2ec:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     2f0:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
     2f4:	50470066 	subpl	r0, r7, r6, rrx
     2f8:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 1dc <_Minimum_Stack_Size+0xdc>
     2fc:	5f65646f 	svcpl	0x0065646f
     300:	004e4941 	subeq	r4, lr, r1, asr #18
     304:	4f495047 	svcmi	0x00495047
     308:	65657053 	strbvs	r7, [r5, #-83]!	; 0xffffffad
     30c:	79545f64 	ldmdbvc	r4, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     310:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
     314:	49440066 	stmdbmi	r4, {r1, r2, r5, r6}^
     318:	4c424153 	stfmie	f4, [r2], {83}	; 0x53
     31c:	454c0045 	strbmi	r0, [ip, #-69]	; 0xffffffbb
     320:	6e495f44 	cdpvs	15, 4, cr5, cr9, cr4, {2}
     324:	47007469 	strmi	r7, [r0, -r9, ror #8]
     328:	5f4f4950 	svcpl	0x004f4950
     32c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
     330:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1
     334:	00444f5f 	subeq	r4, r4, pc, asr pc
     338:	4f495047 	svcmi	0x00495047
     33c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
     340:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     344:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     348:	42414900 	submi	r4, r1, #0, 18
     34c:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
     350:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     354:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0xfffff692
     358:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
     35c:	4e006665 	cfmadd32mi	mvax3, mvfx6, mvfx0, mvfx5
     360:	5f434956 	svcpl	0x00434956
     364:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     368:	6e6e6168 	powvsez	f6, f6, #0.0
     36c:	6d436c65 	stclvs	12, cr6, [r3, #-404]	; 0xfffffe6c
     370:	79530064 	ldmdbvc	r3, {r2, r5, r6}^
     374:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     378:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
     37c:	756f534b 	strbvc	r5, [pc, #-843]!	; 39 <_Minimum_Stack_Size-0xc7>
     380:	00656372 	rsbeq	r6, r5, r2, ror r3
     384:	4349564e 	movtmi	r5, #38478	; 0x964e
     388:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     38c:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
     390:	00746375 	rsbseq	r6, r4, r5, ror r3
     394:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
     398:	5f6b6369 	svcpl	0x006b6369
     39c:	534b4c43 	movtpl	r4, #48195	; 0xbc43
     3a0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     3a4:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
     3a8:	00676966 	rsbeq	r6, r7, r6, ror #18
     3ac:	4349564e 	movtmi	r5, #38478	; 0x964e
     3b0:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
     3b4:	74636556 	strbtvc	r6, [r3], #-1366	; 0xfffffaaa
     3b8:	6154726f 	cmpvs	r4, pc, ror #4
     3bc:	00656c62 	rsbeq	r6, r5, r2, ror #24
     3c0:	4349564e 	movtmi	r5, #38478	; 0x964e
     3c4:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     3c8:	6d740074 	ldclvs	0, cr0, [r4, #-464]!	; 0xfffffe30
     3cc:	65727070 	ldrbvs	r7, [r2, #-112]!	; 0xffffff90
     3d0:	55504300 	ldrbpl	r4, [r0, #-768]	; 0xfffffd00
     3d4:	52004449 	andpl	r4, r0, #1224736768	; 0x49000000
     3d8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     3dc:	30444556 	subcc	r4, r4, r6, asr r5
     3e0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     3e4:	72505f43 	subsvc	r5, r0, #268	; 0x10c
     3e8:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     3ec:	72477974 	subvc	r7, r7, #116, 18	; 0x1d0000
     3f0:	0070756f 	rsbseq	r7, r0, pc, ror #10
     3f4:	5377654e 	cmnpl	r7, #327155712	; 0x13800000
     3f8:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c
     3fc:	49545300 	ldmdbmi	r4, {r8, r9, ip, lr}^
     400:	53520052 	cmppl	r2, #82	; 0x52
     404:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     408:	43003144 	movwmi	r3, #324	; 0x144
     40c:	42494c41 	submi	r4, r9, #16640	; 0x4100
     410:	4f545600 	svcmi	0x00545600
     414:	46420052 			; <UNDEFINED> instruction: 0x46420052
     418:	43005241 	movwmi	r5, #577	; 0x241
     41c:	00525346 	subseq	r5, r2, r6, asr #6
     420:	43524941 	cmpmi	r2, #1064960	; 0x104000
     424:	43530052 	cmpmi	r3, #82	; 0x52
     428:	79545f42 	ldmdbvc	r4, {r1, r6, r8, r9, sl, fp, ip, lr}^
     42c:	4e006570 	cfrshl64mi	mvdx0, mvdx0, r6
     430:	5f434956 	svcpl	0x00434956
     434:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     438:	50434900 	subpl	r4, r3, r0, lsl #18
     43c:	48530052 	ldmdami	r3, {r1, r4, r6}^
     440:	00525343 	subseq	r5, r2, r3, asr #6
     444:	41464d4d 	cmpmi	r6, sp, asr #26
     448:	6d740052 	ldclvs	0, cr0, [r4, #-328]!	; 0xfffffeb8
     44c:	62757370 	rsbsvs	r7, r5, #112, 6	; 0xc0000001
     450:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     454:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     458:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     45c:	6f43504c 	svcvs	0x0043504c
     460:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     464:	73795300 	cmnvc	r9, #0, 6
     468:	6b636954 	blvs	18da9c0 <__Stack_Size+0x18da7c0>
     46c:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     470:	6d740065 	ldclvs	0, cr0, [r4, #-404]!	; 0xfffffe6c
     474:	69727070 	ldmdbvs	r2!, {r4, r5, r6, ip, sp, lr}^
     478:	7469726f 	strbtvc	r7, [r9], #-623	; 0xfffffd91
     47c:	53490079 	movtpl	r0, #36985	; 0x9079
     480:	49005241 	stmdbmi	r0, {r0, r6, r9, ip, lr}
     484:	00525053 	subseq	r5, r2, r3, asr r0
     488:	52534644 	subspl	r4, r3, #68, 12	; 0x4400000
     48c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     490:	52495f43 	subpl	r5, r9, #268	; 0x10c
     494:	61684351 	cmnvs	r8, r1, asr r3
     498:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     49c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     4a0:	52495f43 	subpl	r5, r9, #268	; 0x10c
     4a4:	61684351 	cmnvs	r8, r1, asr r3
     4a8:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     4ac:	50627553 	rsbpl	r7, r2, r3, asr r5
     4b0:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     4b4:	00797469 	rsbseq	r7, r9, r9, ror #8
     4b8:	52534648 	subspl	r4, r3, #72, 12	; 0x4800000
     4bc:	45434900 	strbmi	r4, [r3, #-2304]	; 0xfffff700
     4c0:	4d4d0052 	stclmi	0, cr0, [sp, #-328]	; 0xfffffeb8
     4c4:	49005246 	stmdbmi	r0, {r1, r2, r6, r9, ip, lr}
     4c8:	00524553 	subseq	r4, r2, r3, asr r5
     4cc:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     4d0:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     4d4:	45520032 	ldrbmi	r0, [r2, #-50]	; 0xffffffce
     4d8:	56524553 			; <UNDEFINED> instruction: 0x56524553
     4dc:	00334445 	eorseq	r4, r3, r5, asr #8
     4e0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     4e4:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     4e8:	45520034 	ldrbmi	r0, [r2, #-52]	; 0xffffffcc
     4ec:	56524553 			; <UNDEFINED> instruction: 0x56524553
     4f0:	00354445 	eorseq	r4, r5, r5, asr #8
     4f4:	4349564e 	movtmi	r5, #38478	; 0x964e
     4f8:	5152495f 	cmppl	r2, pc, asr r9
     4fc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     500:	506c656e 	rsbpl	r6, ip, lr, ror #10
     504:	6d656572 	cfstr64vs	mvdx6, [r5, #-456]!	; 0xfffffe38
     508:	6f697470 	svcvs	0x00697470
     50c:	6972506e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, lr}^
     510:	7469726f 	strbtvc	r7, [r9], #-623	; 0xfffffd91
     514:	75460079 	strbvc	r0, [r6, #-121]	; 0xffffff87
     518:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
     51c:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
     520:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
     524:	564e0065 	strbpl	r0, [lr], -r5, rrx
     528:	565f4349 	ldrbpl	r4, [pc], -r9, asr #6
     52c:	54746365 	ldrbtpl	r6, [r4], #-869	; 0xfffffc9b
     530:	4c006261 	sfmmi	f6, 4, [r0], {97}	; 0x61
     534:	0044414f 	subeq	r4, r4, pc, asr #2
     538:	54535c2e 	ldrbpl	r5, [r3], #-3118	; 0xfffff3d2
     53c:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
     540:	5f783031 	svcpl	0x00783031
     544:	694c5746 	stmdbvs	ip, {r1, r2, r6, r8, r9, sl, ip, lr}^
     548:	72735c62 	rsbsvc	r5, r3, #25088	; 0x6200
     54c:	696d5c63 	stmdbvs	sp!, {r0, r1, r5, r6, sl, fp, ip, lr}^
     550:	632e6373 	teqvs	lr, #-872415231	; 0xcc000001
     554:	53464100 	movtpl	r4, #24832	; 0x6100
     558:	6f4c0052 	svcvs	0x004c0052
     55c:	776f5077 			; <UNDEFINED> instruction: 0x776f5077
     560:	6f4d7265 	svcvs	0x004d7265
     564:	49006564 	stmdbmi	r0, {r2, r5, r6, r8, sl, sp, lr}
     568:	00525343 	subseq	r5, r2, r3, asr #6
     56c:	4349564e 	movtmi	r5, #38478	; 0x964e
     570:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
     574:	7469726f 	strbtvc	r7, [r9], #-623	; 0xfffffd91
     578:	6f724779 	svcvs	0x00724779
     57c:	6f437075 	svcvs	0x00437075
     580:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     584:	43444100 	movtmi	r4, #16640	; 0x4100
     588:	6d740078 	ldclvs	0, cr0, [r4, #-480]!	; 0xfffffe20
     58c:	67657270 			; <UNDEFINED> instruction: 0x67657270
     590:	44410031 	strbmi	r0, [r1], #-49	; 0xffffffcf
     594:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
     598:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
     59c:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
     5a0:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
     5a4:	00646d43 	rsbeq	r6, r4, r3, asr #26
     5a8:	5f434441 	svcpl	0x00434441
     5ac:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     5b0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     5b4:	00666544 	rsbeq	r6, r6, r4, asr #10
     5b8:	5f434441 	svcpl	0x00434441
     5bc:	6f435449 	svcvs	0x00435449
     5c0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     5c4:	43444100 	movtmi	r4, #16640	; 0x4100
     5c8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
     5cc:	74666f53 	strbtvc	r6, [r6], #-3923	; 0xfffff0ad
     5d0:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0xfffffe89
     5d4:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     5d8:	6a6e4974 	bvs	1b92bb0 <__Stack_Size+0x1b929b0>
     5dc:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0xfffffc9b
     5e0:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
     5e4:	646d4376 	strbtvs	r4, [sp], #-886	; 0xfffffc8a
     5e8:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
     5ec:	4a007375 	bmi	1d3c8 <__Stack_Size+0x1d1c8>
     5f0:	00335244 	eorseq	r5, r3, r4, asr #4
     5f4:	3452444a 	ldrbcc	r4, [r2], #-1098	; 0xfffffbb6
     5f8:	43444100 	movtmi	r4, #16640	; 0x4100
     5fc:	7461445f 	strbtvc	r4, [r1], #-1119	; 0xfffffba1
     600:	696c4161 	stmdbvs	ip!, {r0, r5, r6, r8, lr}^
     604:	4c006e67 	stcmi	14, cr6, [r0], {103}	; 0x67
     608:	6854776f 	ldmdavs	r4, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}^
     60c:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     610:	00646c6f 	rsbeq	r6, r4, pc, ror #24
     614:	5f434441 	svcpl	0x00434441
     618:	61656c43 	cmnvs	r5, r3, asr #24
     61c:	616c4672 	smcvs	50274	; 0xc462
     620:	44410067 	strbmi	r0, [r1], #-103	; 0xffffff99
     624:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
     628:	53544974 	cmppl	r4, #116, 18	; 0x1d0000
     62c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
     630:	44410073 	strbmi	r0, [r1], #-115	; 0xffffff8d
     634:	65545f43 	ldrbvs	r5, [r4, #-3907]	; 0xfffff0bd
     638:	6553706d 	ldrbvs	r7, [r3, #-109]	; 0xffffff93
     63c:	726f736e 	rsbvc	r7, pc, #-1207959551	; 0xb8000001
     640:	66657256 			; <UNDEFINED> instruction: 0x66657256
     644:	43746e69 	cmnmi	r4, #1680	; 0x690
     648:	4100646d 	tstmi	r0, sp, ror #8
     64c:	535f4344 	cmppl	pc, #68, 6	; 0x10000001
     650:	436e6163 	cmnmi	lr, #-1073741800	; 0xc0000018
     654:	4d766e6f 	ldclmi	14, cr6, [r6, #-444]!	; 0xfffffe44
     658:	0065646f 	rsbeq	r6, r5, pc, ror #8
     65c:	5f434441 	svcpl	0x00434441
     660:	00646d43 	rsbeq	r6, r4, r3, asr #26
     664:	5251534a 	subspl	r5, r1, #671088641	; 0x28000001
     668:	43444100 	movtmi	r4, #16640	; 0x4100
     66c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     670:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
     674:	00746375 	rsbseq	r6, r4, r5, ror r3
     678:	5f434441 	svcpl	0x00434441
     67c:	6c616e41 	stclvs	14, cr6, [r1], #-260	; 0xfffffefc
     680:	6157676f 	cmpvs	r7, pc, ror #14
     684:	64686374 	strbtvs	r6, [r8], #-884	; 0xfffffc8c
     688:	6854676f 	ldmdavs	r4, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     68c:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     690:	73646c6f 	cmnvc	r4, #28416	; 0x6f00
     694:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     698:	41006769 	tstmi	r0, r9, ror #14
     69c:	435f4344 	cmpmi	pc, #68, 6	; 0x10000001
     6a0:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
     6a4:	65505449 	ldrbvs	r5, [r0, #-1097]	; 0xfffffbb7
     6a8:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
     6ac:	74694267 	strbtvc	r4, [r9], #-615	; 0xfffffd99
     6b0:	43444100 	movtmi	r4, #16640	; 0x4100
     6b4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
     6b8:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0xfffffaae
     6bc:	6c614374 	stclvs	3, cr4, [r1], #-464	; 0xfffffe30
     6c0:	61726269 	cmnvs	r2, r9, ror #4
     6c4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     6c8:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
     6cc:	41007375 	tstmi	r0, r5, ror r3
     6d0:	465f4344 	ldrbmi	r4, [pc], -r4, asr #6
     6d4:	0047414c 	subeq	r4, r7, ip, asr #2
     6d8:	5f434441 	svcpl	0x00434441
     6dc:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
     6e0:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
     6e4:	53657261 	cmnpl	r5, #268435462	; 0x10000006
     6e8:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
     6ec:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     6f0:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
     6f4:	41007375 	tstmi	r0, r5, ror r3
     6f8:	415f4344 	cmpmi	pc, r4, asr #6
     6fc:	6f6c616e 	svcvs	0x006c616e
     700:	74615767 	strbtvc	r5, [r1], #-1895	; 0xfffff899
     704:	6f646863 	svcvs	0x00646863
     708:	6e695367 	cdpvs	3, 6, cr5, cr9, cr7, {3}
     70c:	43656c67 	cmnmi	r5, #26368	; 0x6700
     710:	6e6e6168 	powvsez	f6, f6, #0.0
     714:	6f436c65 	svcvs	0x00436c65
     718:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     71c:	43444100 	movtmi	r4, #16640	; 0x4100
     720:	6765525f 			; <UNDEFINED> instruction: 0x6765525f
     724:	72616c75 	rsbvc	r6, r1, #29952	; 0x7500
     728:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     72c:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     730:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     734:	6e650067 	cdpvs	0, 6, cr0, cr5, cr7, {3}
     738:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
     73c:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
     740:	2e007375 	mcrcs	3, 0, r7, cr0, cr5, {3}
     744:	4d54535c 	ldclmi	3, cr5, [r4, #-368]	; 0xfffffe90
     748:	31463233 	cmpcc	r6, r3, lsr r2
     74c:	465f7830 			; <UNDEFINED> instruction: 0x465f7830
     750:	62694c57 	rsbvs	r4, r9, #22272	; 0x5700
     754:	6372735c 	cmnvs	r2, #92, 6	; 0x70000001
     758:	6d74735c 	ldclvs	3, cr7, [r4, #-368]!	; 0xfffffe90
     75c:	31663233 	cmncc	r6, r3, lsr r2
     760:	615f7830 	cmpvs	pc, r0, lsr r8	; <UNPREDICTABLE>
     764:	632e6364 	teqvs	lr, #100, 6	; 0x90000001
     768:	43444100 	movtmi	r4, #16640	; 0x4100
     76c:	6168435f 	cmnvs	r8, pc, asr r3
     770:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     774:	67694800 	strbvs	r4, [r9, -r0, lsl #16]!
     778:	72685468 	rsbvc	r5, r8, #104, 8	; 0x68000000
     77c:	6f687365 	svcvs	0x00687365
     780:	4a00646c 	bmi	19938 <__Stack_Size+0x19738>
     784:	00315244 	eorseq	r5, r1, r4, asr #4
     788:	3252444a 	subscc	r4, r2, #1241513984	; 0x4a000000
     78c:	43444100 	movtmi	r4, #16640	; 0x4100
     790:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
     794:	646f4d63 	strbtvs	r4, [pc], #-3427	; 79c <__Stack_Size+0x59c>
     798:	61684365 	cmnvs	r8, r5, ror #6
     79c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     7a0:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     7a4:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
     7a8:	00676966 	rsbeq	r6, r7, r6, ror #18
     7ac:	5f434441 	svcpl	0x00434441
     7b0:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
     7b4:	65766e6f 	ldrbvs	r6, [r6, #-3695]!	; 0xfffff191
     7b8:	6f697372 	svcvs	0x00697372
     7bc:	6c61566e 	stclvs	6, cr5, [r1], #-440	; 0xfffffe48
     7c0:	74006575 	strvc	r6, [r0], #-1397	; 0xfffffa8b
     7c4:	6572706d 	ldrbvs	r7, [r2, #-109]!	; 0xffffff93
     7c8:	61520067 	cmpvs	r2, r7, rrx
     7cc:	41006b6e 	tstmi	r0, lr, ror #22
     7d0:	415f4344 	cmpmi	pc, r4, asr #6
     7d4:	496f7475 	stmdbmi	pc!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
     7d8:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     7dc:	43646574 	cmnmi	r4, #116, 10	; 0x1d000000
     7e0:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     7e4:	4a00646d 	bmi	199a0 <__Stack_Size+0x197a0>
     7e8:	3452464f 	ldrbcc	r4, [r2], #-1615	; 0xfffff9b1
     7ec:	43444100 	movtmi	r4, #16640	; 0x4100
     7f0:	7478455f 	ldrbtvc	r4, [r8], #-1375	; 0xfffffaa1
     7f4:	616e7265 	cmnvs	lr, r5, ror #4
     7f8:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
     7fc:	6e6f4367 	cdpvs	3, 6, cr4, cr15, cr7, {3}
     800:	646d4376 	strbtvs	r4, [sp], #-886	; 0xfffffc8a
     804:	43444100 	movtmi	r4, #16640	; 0x4100
     808:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 810 <__Stack_Size+0x610>
     80c:	44410065 	strbmi	r0, [r1], #-101	; 0xffffff9b
     810:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xfffff0bd
     814:	6a6e4974 	bvs	1b92dec <__Stack_Size+0x1b92bec>
     818:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0xfffffc9b
     81c:	66664f64 	strbtvs	r4, [r6], -r4, ror #30
     820:	00746573 	rsbseq	r6, r4, r3, ror r5
     824:	5f434441 	svcpl	0x00434441
     828:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
     82c:	41007469 	tstmi	r0, r9, ror #8
     830:	455f4344 	ldrbmi	r4, [pc, #-836]	; 4f4 <__Stack_Size+0x2f4>
     834:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
     838:	546c616e 	strbtpl	r6, [ip], #-366	; 0xfffffe92
     83c:	49676972 	stmdbmi	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     840:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     844:	43646574 	cmnmi	r4, #116, 10	; 0x1d000000
     848:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     84c:	4100646d 	tstmi	r0, sp, ror #8
     850:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     854:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     858:	44646574 	strbtmi	r6, [r4], #-1396	; 0xfffffa8c
     85c:	4d637369 	stclmi	3, cr7, [r3, #-420]!	; 0xfffffe5c
     860:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
     864:	4100646d 	tstmi	r0, sp, ror #8
     868:	455f4344 	ldrbmi	r4, [pc, #-836]	; 52c <__Stack_Size+0x32c>
     86c:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
     870:	546c616e 	strbtpl	r6, [ip], #-366	; 0xfffffe92
     874:	49676972 	stmdbmi	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     878:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     87c:	43646574 	cmnmi	r4, #116, 10	; 0x1d000000
     880:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     884:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     888:	44410067 	strbmi	r0, [r1], #-103	; 0xffffff99
     88c:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
     890:	6a6e4974 	bvs	1b92e68 <__Stack_Size+0x1b92c68>
     894:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0xfffffc9b
     898:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
     89c:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
     8a0:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
     8a4:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
     8a8:	43444100 	movtmi	r4, #16640	; 0x4100
     8ac:	72624e5f 	rsbvc	r4, r2, #1520	; 0x5f0
     8b0:	6843664f 	stmdavs	r3, {r0, r1, r2, r3, r6, r9, sl, sp, lr}^
     8b4:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     8b8:	4f4a006c 	svcmi	0x004a006c
     8bc:	00335246 	eorseq	r5, r3, r6, asr #4
     8c0:	5f434441 	svcpl	0x00434441
     8c4:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     8c8:	6c614374 	stclvs	3, cr4, [r1], #-464	; 0xfffffe30
     8cc:	61726269 	cmnvs	r2, r9, ror #4
     8d0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     8d4:	706d7400 	rsbvc	r7, sp, r0, lsl #8
     8d8:	32676572 	rsbcc	r6, r7, #478150656	; 0x1c800000
     8dc:	706d7400 	rsbvc	r7, sp, r0, lsl #8
     8e0:	33676572 	cmncc	r7, #478150656	; 0x1c800000
     8e4:	43444100 	movtmi	r4, #16640	; 0x4100
     8e8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
     8ec:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
     8f0:	74617262 	strbtvc	r7, [r1], #-610	; 0xfffffd9e
     8f4:	536e6f69 	cmnpl	lr, #420	; 0x1a4
     8f8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
     8fc:	44410073 	strbmi	r0, [r1], #-115	; 0xffffff8d
     900:	6f435f43 	svcvs	0x00435f43
     904:	6e69746e 	cdpvs	4, 6, cr7, cr9, cr14, {3}
     908:	73756f75 	cmnvc	r5, #468	; 0x1d4
     90c:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     910:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
     914:	43444100 	movtmi	r4, #16640	; 0x4100
     918:	666f535f 			; <UNDEFINED> instruction: 0x666f535f
     91c:	72617774 	rsbvc	r7, r1, #116, 14	; 0x1d00000
     920:	61745365 	cmnvs	r4, r5, ror #6
     924:	6f437472 	svcvs	0x00437472
     928:	6d43766e 	stclvs	6, cr7, [r3, #-440]	; 0xfffffe48
     92c:	4f4a0064 	svcmi	0x004a0064
     930:	00315246 	eorseq	r5, r1, r6, asr #4
     934:	5f434441 	svcpl	0x00434441
     938:	65747845 	ldrbvs	r7, [r4, #-2117]!	; 0xfffff7bb
     93c:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
     940:	67697254 			; <UNDEFINED> instruction: 0x67697254
     944:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     948:	43444100 	movtmi	r4, #16640	; 0x4100
     94c:	6a6e495f 	bvs	1b92ed0 <__Stack_Size+0x1b92cd0>
     950:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0xfffffc9b
     954:	71655364 	cmnvc	r5, r4, ror #6
     958:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
     95c:	654c7265 	strbvs	r7, [ip, #-613]	; 0xfffffd9b
     960:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     964:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     968:	41006769 	tstmi	r0, r9, ror #14
     96c:	415f4344 	cmpmi	pc, r4, asr #6
     970:	6f6c616e 	svcvs	0x006c616e
     974:	74615767 	strbtvc	r5, [r1], #-1895	; 0xfffff899
     978:	6f646863 	svcvs	0x00646863
     97c:	44410067 	strbmi	r0, [r1], #-103	; 0xffffff99
     980:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     984:	7463656a 	strbtvc	r6, [r3], #-1386	; 0xfffffa96
     988:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
     98c:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     990:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
     994:	00676966 	rsbeq	r6, r7, r6, ror #18
     998:	5f434441 	svcpl	0x00434441
     99c:	706d6153 	rsbvc	r6, sp, r3, asr r1
     9a0:	6954656c 	ldmdbvs	r4, {r2, r3, r5, r6, r8, sl, sp, lr}^
     9a4:	4100656d 	tstmi	r0, sp, ror #10
     9a8:	535f4344 	cmppl	pc, #68, 6	; 0x10000001
     9ac:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     9b0:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
     9b4:	44410074 	strbmi	r0, [r1], #-116	; 0xffffff8c
     9b8:	6f535f43 	svcvs	0x00535f43
     9bc:	61777466 	cmnvs	r7, r6, ror #8
     9c0:	74536572 	ldrbvc	r6, [r3], #-1394	; 0xfffffa8e
     9c4:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
     9c8:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     9cc:	43646574 	cmnmi	r4, #116, 10	; 0x1d000000
     9d0:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     9d4:	4100646d 	tstmi	r0, sp, ror #8
     9d8:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     9dc:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     9e0:	43646574 	cmnmi	r4, #116, 10	; 0x1d000000
     9e4:	6e6e6168 	powvsez	f6, f6, #0.0
     9e8:	41006c65 	tstmi	r0, r5, ror #24
     9ec:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     9f0:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
     9f4:	74536761 	ldrbvc	r6, [r3], #-1889	; 0xfffff89f
     9f8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     9fc:	43444100 	movtmi	r4, #16640	; 0x4100
     a00:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
     a04:	646f4d63 	strbtvs	r4, [pc], #-3427	; a0c <__Stack_Size+0x80c>
     a08:	646d4365 	strbtvs	r4, [sp], #-869	; 0xfffffc9b
     a0c:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
     a10:	53003252 	movwpl	r3, #594	; 0x252
     a14:	00315251 	eorseq	r5, r1, r1, asr r2
     a18:	32525153 	subscc	r5, r2, #-1073741804	; 0xc0000014
     a1c:	52515300 	subspl	r5, r1, #0, 6
     a20:	44410033 	strbmi	r0, [r1], #-51	; 0xffffffcd
     a24:	65525f43 	ldrbvs	r5, [r2, #-3907]	; 0xfffff0bd
     a28:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
     a2c:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
     a30:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     a34:	41006e6f 	tstmi	r0, pc, ror #28
     a38:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     a3c:	74690054 	strbtvc	r0, [r9], #-84	; 0xffffffac
     a40:	6b73616d 	blvs	1cd8ffc <__Stack_Size+0x1cd8dfc>
     a44:	43444100 	movtmi	r4, #16640	; 0x4100
     a48:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     a4c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     a50:	504d5300 	subpl	r5, sp, r0, lsl #6
     a54:	53003152 	movwpl	r3, #338	; 0x152
     a58:	3252504d 	subscc	r5, r2, #77	; 0x4d
     a5c:	43444100 	movtmi	r4, #16640	; 0x4100
     a60:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     a64:	44410074 	strbmi	r0, [r1], #-116	; 0xffffff8c
     a68:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     a6c:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
     a70:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
     a74:	6e496769 	cdpvs	7, 4, cr6, cr9, cr9, {3}
     a78:	4363656a 	cmnmi	r3, #444596224	; 0x1a800000
     a7c:	00766e6f 	rsbseq	r6, r6, pc, ror #28
     a80:	5f434441 	svcpl	0x00434441
     a84:	43414d44 	movtmi	r4, #7492	; 0x1d44
     a88:	4100646d 	tstmi	r0, sp, ror #8
     a8c:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     a90:	75447465 	strbvc	r7, [r4, #-1125]	; 0xfffffb9b
     a94:	6f4d6c61 	svcvs	0x004d6c61
     a98:	6f436564 	svcvs	0x00436564
     a9c:	7265766e 	rsbvc	r7, r5, #115343360	; 0x6e00000
     aa0:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
     aa4:	756c6156 	strbvc	r6, [ip, #-342]!	; 0xfffffeaa
     aa8:	4b420065 	blmi	1080c44 <__Stack_Size+0x1080a44>
     aac:	79545f50 	ldmdbvc	r4, {r4, r6, r8, r9, sl, fp, ip, lr}^
     ab0:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
     ab4:	45520066 	ldrbmi	r0, [r2, #-102]	; 0xffffff9a
     ab8:	56524553 			; <UNDEFINED> instruction: 0x56524553
     abc:	30344445 	eorscc	r4, r4, r5, asr #8
     ac0:	53455200 	movtpl	r5, #20992	; 0x5200
     ac4:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     ac8:	00313444 	eorseq	r3, r1, r4, asr #8
     acc:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     ad0:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     ad4:	52003234 	andpl	r3, r0, #52, 4	; 0x40000003
     ad8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     adc:	34444556 	strbcc	r4, [r4], #-1366	; 0xfffffaaa
     ae0:	45520033 	ldrbmi	r0, [r2, #-51]	; 0xffffffcd
     ae4:	56524553 			; <UNDEFINED> instruction: 0x56524553
     ae8:	34344445 	ldrtcc	r4, [r4], #-1093	; 0xfffffbbb
     aec:	504b4200 	subpl	r4, fp, r0, lsl #4
     af0:	0052445f 	subseq	r4, r2, pc, asr r4
     af4:	54535c2e 	ldrbpl	r5, [r3], #-3118	; 0xfffff3d2
     af8:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
     afc:	5f783031 	svcpl	0x00783031
     b00:	694c5746 	stmdbvs	ip, {r1, r2, r6, r8, r9, sl, ip, lr}^
     b04:	72735c62 	rsbsvc	r5, r3, #25088	; 0x6200
     b08:	74735c63 	ldrbtvc	r5, [r3], #-3171	; 0xfffff39d
     b0c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     b10:	5f783031 	svcpl	0x00783031
     b14:	2e706b62 	vsubcs.f64	d22, d0, d18
     b18:	4b420063 	blmi	1080cac <__Stack_Size+0x1080aac>
     b1c:	65445f50 	strbvs	r5, [r4, #-3920]	; 0xfffff0b0
     b20:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     b24:	504b4200 	subpl	r4, fp, r0, lsl #4
     b28:	6165525f 	cmnvs	r5, pc, asr r2
     b2c:	63614264 	cmnvs	r1, #100, 4	; 0x40000006
     b30:	5270756b 	rsbspl	r7, r0, #448790528	; 0x1ac00000
     b34:	73696765 	cmnvc	r9, #26476544	; 0x1940000
     b38:	00726574 	rsbseq	r6, r2, r4, ror r5
     b3c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     b40:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     b44:	42003531 	andmi	r3, r0, #205520896	; 0xc400000
     b48:	475f504b 	ldrbmi	r5, [pc, -fp, asr #32]
     b4c:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
     b50:	74536761 	ldrbvc	r6, [r3], #-1889	; 0xfffff89f
     b54:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     b58:	504b4200 	subpl	r4, fp, r0, lsl #4
     b5c:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
     b60:	7074754f 	rsbsvc	r7, r4, pc, asr #10
     b64:	6f437475 	svcvs	0x00437475
     b68:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     b6c:	504b4200 	subpl	r4, fp, r0, lsl #4
     b70:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
     b74:	74535449 	ldrbvc	r5, [r3], #-1097	; 0xfffffbb7
     b78:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     b7c:	504b4200 	subpl	r4, fp, r0, lsl #4
     b80:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
     b84:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
     b88:	42006761 	andmi	r6, r0, #25427968	; 0x1840000
     b8c:	545f504b 	ldrbpl	r5, [pc], #-75	; b94 <__Stack_Size+0x994>
     b90:	65706d61 	ldrbvs	r6, [r0, #-3425]!	; 0xfffff29f
     b94:	6e695072 	mcrvs	0, 3, r5, cr9, cr2, {3}
     b98:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0xfffffab4
     b9c:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
     ba0:	00676966 	rsbeq	r6, r7, r6, ror #18
     ba4:	5f504b42 	svcpl	0x00504b42
     ba8:	4f435452 	svcmi	0x00435452
     bac:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0xfffffb8b
     bb0:	756f5374 	strbvc	r5, [pc, #-884]!	; 844 <__Stack_Size+0x644>
     bb4:	00656372 	rsbeq	r6, r5, r2, ror r3
     bb8:	5f504b42 	svcpl	0x00504b42
     bbc:	52746553 	rsbspl	r6, r4, #348127232	; 0x14c00000
     bc0:	61434354 	cmpvs	r3, r4, asr r3
     bc4:	7262696c 	rsbvc	r6, r2, #108, 18	; 0x1b0000
     bc8:	6f697461 	svcvs	0x00697461
     bcc:	6c61566e 	stclvs	6, cr5, [r1], #-440	; 0xfffffe48
     bd0:	42006575 	andmi	r6, r0, #490733568	; 0x1d400000
     bd4:	545f504b 	ldrbpl	r5, [pc], #-75	; bdc <__Stack_Size+0x9dc>
     bd8:	65706d61 	ldrbvs	r6, [r0, #-3425]!	; 0xfffff29f
     bdc:	6e695072 	mcrvs	0, 3, r5, cr9, cr2, {3}
     be0:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0xfffffab4
     be4:	5244006c 	subpl	r0, r4, #108	; 0x6c
     be8:	44003134 	strmi	r3, [r0], #-308	; 0xfffffecc
     bec:	00303152 	eorseq	r3, r0, r2, asr r1
     bf0:	31315244 	teqcc	r1, r4, asr #4
     bf4:	31524400 	cmpcc	r2, r0, lsl #8
     bf8:	52440032 	subpl	r0, r4, #50	; 0x32
     bfc:	44003331 	strmi	r3, [r0], #-817	; 0xfffffccf
     c00:	00343152 	eorseq	r3, r4, r2, asr r1
     c04:	35315244 	ldrcc	r5, [r1, #-580]!	; 0xfffffdbc
     c08:	31524400 	cmpcc	r2, r0, lsl #8
     c0c:	52440036 	subpl	r0, r4, #54	; 0x36
     c10:	44003731 	strmi	r3, [r0], #-1841	; 0xfffff8cf
     c14:	00383152 	eorseq	r3, r8, r2, asr r1
     c18:	39315244 	ldmdbcc	r1!, {r2, r6, r9, ip, lr}
     c1c:	504b4200 	subpl	r4, fp, r0, lsl #4
     c20:	6d61545f 	cfstrdvs	mvd5, [r1, #-380]!	; 0xfffffe84
     c24:	50726570 	rsbspl	r6, r2, r0, ror r5
     c28:	6d436e69 	stclvs	14, cr6, [r3, #-420]	; 0xfffffe5c
     c2c:	52440064 	subpl	r0, r4, #100	; 0x64
     c30:	44003032 	strmi	r3, [r0], #-50	; 0xffffffce
     c34:	00313252 	eorseq	r3, r1, r2, asr r2
     c38:	32325244 	eorscc	r5, r2, #68, 4	; 0x40000004
     c3c:	32524400 	subscc	r4, r2, #0, 8
     c40:	52440033 	subpl	r0, r4, #51	; 0x33
     c44:	44003432 	strmi	r3, [r0], #-1074	; 0xfffffbce
     c48:	00353252 	eorseq	r3, r5, r2, asr r2
     c4c:	36325244 	ldrtcc	r5, [r2], -r4, asr #4
     c50:	32524400 	subscc	r4, r2, #0, 8
     c54:	52440037 	subpl	r0, r4, #55	; 0x37
     c58:	44003832 	strmi	r3, [r0], #-2098	; 0xfffff7ce
     c5c:	00393252 	eorseq	r3, r9, r2, asr r2
     c60:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     c64:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     c68:	52003534 	andpl	r3, r0, #52, 10	; 0xd000000
     c6c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     c70:	31444556 	cmpcc	r4, r6, asr r5
     c74:	53455200 	movtpl	r5, #20992	; 0x5200
     c78:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     c7c:	52003644 	andpl	r3, r0, #68, 12	; 0x4400000
     c80:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     c84:	38444556 	stmdacc	r4, {r1, r2, r4, r6, r8, sl, lr}^
     c88:	53455200 	movtpl	r5, #20992	; 0x5200
     c8c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     c90:	44003944 	strmi	r3, [r0], #-2372	; 0xfffff6bc
     c94:	00303352 	eorseq	r3, r0, r2, asr r3
     c98:	31335244 	teqcc	r3, r4, asr #4
     c9c:	33524400 	cmpcc	r2, #0, 8
     ca0:	52440032 	subpl	r0, r4, #50	; 0x32
     ca4:	44003333 	strmi	r3, [r0], #-819	; 0xfffffccd
     ca8:	00343352 	eorseq	r3, r4, r2, asr r3
     cac:	35335244 	ldrcc	r5, [r3, #-580]!	; 0xfffffdbc
     cb0:	33524400 	cmpcc	r2, #0, 8
     cb4:	52440036 	subpl	r0, r4, #54	; 0x36
     cb8:	44003733 	strmi	r3, [r0], #-1843	; 0xfffff8cd
     cbc:	00383352 	eorseq	r3, r8, r2, asr r3
     cc0:	39335244 	ldmdbcc	r3!, {r2, r6, r9, ip, lr}
     cc4:	504b4200 	subpl	r4, fp, r0, lsl #4
     cc8:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
     ccc:	54497261 	strbpl	r7, [r9], #-609	; 0xfffffd9f
     cd0:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
     cd4:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
     cd8:	42007469 	andmi	r7, r0, #1761607680	; 0x69000000
     cdc:	495f504b 	ldmdbmi	pc, {r0, r1, r3, r6, ip, lr}^	; <UNPREDICTABLE>
     ce0:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     ce4:	00676966 	rsbeq	r6, r7, r6, ror #18
     ce8:	30345244 	eorscc	r5, r4, r4, asr #4
     cec:	34524400 	ldrbcc	r4, [r2], #-1024	; 0xfffffc00
     cf0:	45520032 	ldrbmi	r0, [r2, #-50]	; 0xffffffce
     cf4:	56524553 			; <UNDEFINED> instruction: 0x56524553
     cf8:	30314445 	eorscc	r4, r1, r5, asr #8
     cfc:	53455200 	movtpl	r5, #20992	; 0x5200
     d00:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     d04:	00313144 	eorseq	r3, r1, r4, asr #2
     d08:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     d0c:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     d10:	52003231 	andpl	r3, r0, #268435459	; 0x10000003
     d14:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     d18:	31444556 	cmpcc	r4, r6, asr r5
     d1c:	45520033 	ldrbmi	r0, [r2, #-51]	; 0xffffffcd
     d20:	56524553 			; <UNDEFINED> instruction: 0x56524553
     d24:	34314445 	ldrtcc	r4, [r1], #-1093	; 0xfffffbbb
     d28:	53455200 	movtpl	r5, #20992	; 0x5200
     d2c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     d30:	00363144 	eorseq	r3, r6, r4, asr #2
     d34:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     d38:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     d3c:	52003731 	andpl	r3, r0, #12845056	; 0xc40000
     d40:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     d44:	31444556 	cmpcc	r4, r6, asr r5
     d48:	45520038 	ldrbmi	r0, [r2, #-56]	; 0xffffffc8
     d4c:	56524553 			; <UNDEFINED> instruction: 0x56524553
     d50:	39314445 	ldmdbcc	r1!, {r0, r2, r6, sl, lr}
     d54:	43545200 	cmpmi	r4, #0, 4
     d58:	42005243 	andmi	r5, r0, #805306372	; 0x30000004
     d5c:	575f504b 	ldrbpl	r5, [pc, -fp, asr #32]
     d60:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
     d64:	6b636142 	blvs	18d9274 <__Stack_Size+0x18d9074>
     d68:	65527075 	ldrbvs	r7, [r2, #-117]	; 0xffffff8b
     d6c:	74736967 	ldrbtvc	r6, [r3], #-2407	; 0xfffff699
     d70:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     d74:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     d78:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
     d7c:	45520030 	ldrbmi	r0, [r2, #-48]	; 0xffffffd0
     d80:	56524553 			; <UNDEFINED> instruction: 0x56524553
     d84:	31324445 	teqcc	r2, r5, asr #8
     d88:	53455200 	movtpl	r5, #20992	; 0x5200
     d8c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     d90:	00323244 	eorseq	r3, r2, r4, asr #4
     d94:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     d98:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     d9c:	52003332 	andpl	r3, r0, #-939524096	; 0xc8000000
     da0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     da4:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
     da8:	45520034 	ldrbmi	r0, [r2, #-52]	; 0xffffffcc
     dac:	56524553 			; <UNDEFINED> instruction: 0x56524553
     db0:	35324445 	ldrcc	r4, [r2, #-1093]!	; 0xfffffbbb
     db4:	53455200 	movtpl	r5, #20992	; 0x5200
     db8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     dbc:	00363244 	eorseq	r3, r6, r4, asr #4
     dc0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     dc4:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     dc8:	52003732 	andpl	r3, r0, #13107200	; 0xc80000
     dcc:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     dd0:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
     dd4:	45520038 	ldrbmi	r0, [r2, #-56]	; 0xffffffc8
     dd8:	56524553 			; <UNDEFINED> instruction: 0x56524553
     ddc:	39324445 	ldmdbcc	r2!, {r0, r2, r6, sl, lr}
     de0:	53455200 	movtpl	r5, #20992	; 0x5200
     de4:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     de8:	52003744 	andpl	r3, r0, #68, 14	; 0x1100000
     dec:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     df0:	33444556 	movtcc	r4, #17750	; 0x4556
     df4:	45520030 	ldrbmi	r0, [r2, #-48]	; 0xffffffd0
     df8:	56524553 			; <UNDEFINED> instruction: 0x56524553
     dfc:	31334445 	teqcc	r3, r5, asr #8
     e00:	53455200 	movtpl	r5, #20992	; 0x5200
     e04:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     e08:	00323344 	eorseq	r3, r2, r4, asr #6
     e0c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     e10:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     e14:	52003333 	andpl	r3, r0, #-872415232	; 0xcc000000
     e18:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     e1c:	33444556 	movtcc	r4, #17750	; 0x4556
     e20:	45520034 	ldrbmi	r0, [r2, #-52]	; 0xffffffcc
     e24:	56524553 			; <UNDEFINED> instruction: 0x56524553
     e28:	35334445 	ldrcc	r4, [r3, #-1093]!	; 0xfffffbbb
     e2c:	53455200 	movtpl	r5, #20992	; 0x5200
     e30:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     e34:	00363344 	eorseq	r3, r6, r4, asr #6
     e38:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
     e3c:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
     e40:	52003733 	andpl	r3, r0, #13369344	; 0xcc0000
     e44:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     e48:	33444556 	movtcc	r4, #17750	; 0x4556
     e4c:	45520038 	ldrbmi	r0, [r2, #-56]	; 0xffffffc8
     e50:	56524553 			; <UNDEFINED> instruction: 0x56524553
     e54:	39334445 	ldmdbcc	r3!, {r0, r2, r6, sl, lr}
     e58:	73656d00 	cmnvc	r5, #0, 26
     e5c:	65676173 	strbvs	r6, [r7, #-371]!	; 0xfffffe8d
     e60:	6e65705f 	mcrvs	0, 3, r7, cr5, cr15, {2}
     e64:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
     e68:	41464600 	cmpmi	r6, r0, lsl #12
     e6c:	43005231 	movwmi	r5, #561	; 0x231
     e70:	465f4e41 	ldrbmi	r4, [pc], -r1, asr #28
     e74:	0047414c 	subeq	r4, r7, ip, asr #2
     e78:	49747845 	ldmdbmi	r4!, {r0, r2, r6, fp, ip, sp, lr}^
     e7c:	41430064 	cmpmi	r3, r4, rrx
     e80:	74535f4e 	ldrbvc	r5, [r3], #-3918	; 0xfffff0b2
     e84:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
     e88:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     e8c:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     e90:	73654d5f 	cmnvc	r5, #6080	; 0x17c0
     e94:	65676173 	strbvs	r6, [r7, #-371]!	; 0xfffffe8d
     e98:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
     e9c:	00676e69 	rsbeq	r6, r7, r9, ror #28
     ea0:	6e617254 	mcrvs	2, 3, r7, cr1, cr4, {2}
     ea4:	74696d73 	strbtvc	r6, [r9], #-3443	; 0xfffff28d
     ea8:	6c69614d 	stfvse	f6, [r9], #-308	; 0xfffffecc
     eac:	00786f62 	rsbseq	r6, r8, r2, ror #30
     eb0:	5f4e4143 	svcpl	0x004e4143
     eb4:	65656c53 	strbvs	r6, [r5, #-3155]!	; 0xfffff3ad
     eb8:	41430070 	hvcmi	12288	; 0x3000
     ebc:	54545f4e 	ldrbpl	r5, [r4], #-3918	; 0xfffff0b2
     ec0:	4d6d6f43 	stclmi	15, cr6, [sp, #-268]!	; 0xfffffef4
     ec4:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
     ec8:	5400646d 	strpl	r6, [r0], #-1133	; 0xfffffb93
     ecc:	00524c44 	subseq	r4, r2, r4, asr #24
     ed0:	5f4e4143 	svcpl	0x004e4143
     ed4:	4d4f4241 	sfmmi	f4, 2, [pc, #-260]	; dd8 <__Stack_Size+0xbd8>
     ed8:	78547300 	ldmdavc	r4, {r8, r9, ip, sp, lr}^
     edc:	6c69614d 	stfvse	f6, [r9], #-308	; 0xfffffecc
     ee0:	00786f42 	rsbseq	r6, r8, r2, asr #30
     ee4:	5f4e4143 	svcpl	0x004e4143
     ee8:	00676552 	rsbeq	r6, r7, r2, asr r5
     eec:	5f4e4143 	svcpl	0x004e4143
     ef0:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
     ef4:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     ef8:	72456576 	subvc	r6, r5, #494927872	; 0x1d800000
     efc:	43726f72 	cmnmi	r2, #456	; 0x1c8
     f00:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
     f04:	46007265 	strmi	r7, [r0], -r5, ror #4
     f08:	00523153 	subseq	r3, r2, r3, asr r1
     f0c:	6c694673 	stclvs	6, cr4, [r9], #-460	; 0xfffffe34
     f10:	52726574 	rsbspl	r6, r2, #116, 10	; 0x1d000000
     f14:	73696765 	cmnvc	r9, #26476544	; 0x1940000
     f18:	00726574 	rsbseq	r6, r2, r4, ror r5
     f1c:	4f464946 	svcmi	0x00464946
     f20:	626d754e 	rsbvs	r7, sp, #327155712	; 0x13800000
     f24:	43007265 	movwmi	r7, #613	; 0x265
     f28:	545f4e41 	ldrbpl	r4, [pc], #-3649	; f30 <__Stack_Size+0xd30>
     f2c:	00504658 	subseq	r4, r0, r8, asr r6
     f30:	5f4e4143 	svcpl	0x004e4143
     f34:	6b6e6142 	blvs	1b99444 <__Stack_Size+0x1b99244>
     f38:	626d754e 	rsbvs	r7, sp, #327155712	; 0x13800000
     f3c:	43007265 	movwmi	r7, #613	; 0x265
     f40:	545f4e41 	ldrbpl	r4, [pc], #-3649	; f48 <__Stack_Size+0xd48>
     f44:	736e6172 	cmnvc	lr, #-2147483620	; 0x8000001c
     f48:	0074696d 	rsbseq	r6, r4, sp, ror #18
     f4c:	5f4e4143 	svcpl	0x004e4143
     f50:	4c746547 	cfldr64mi	mvdx6, [r4], #-284	; 0xfffffee4
     f54:	72544253 	subsvc	r4, r4, #805306373	; 0x30000005
     f58:	6d736e61 	ldclvs	14, cr6, [r3, #-388]!	; 0xfffffe7c
     f5c:	72457469 	subvc	r7, r5, #1761607680	; 0x69000000
     f60:	43726f72 	cmnmi	r2, #456	; 0x1c8
     f64:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
     f68:	43007265 	movwmi	r7, #613	; 0x265
     f6c:	00784e41 	rsbseq	r4, r8, r1, asr #28
     f70:	6f727265 	svcvs	0x00727265
     f74:	646f6372 	strbtvs	r6, [pc], #-882	; f7c <__Stack_Size+0xd7c>
     f78:	41430065 	cmpmi	r3, r5, rrx
     f7c:	49465f4e 	stmdbmi	r6, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     f80:	65524f46 	ldrbvs	r4, [r2, #-3910]	; 0xfffff0ba
     f84:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
     f88:	5c2e0065 	stcpl	0, cr0, [lr], #-404	; 0xfffffe6c
     f8c:	334d5453 	movtcc	r5, #54355	; 0xd453
     f90:	30314632 	eorscc	r4, r1, r2, lsr r6
     f94:	57465f78 	smlsldxpl	r5, r6, r8, pc	; <UNPREDICTABLE>
     f98:	5c62694c 	stclpl	9, cr6, [r2], #-304	; 0xfffffed0
     f9c:	5c637273 	sfmpl	f7, 2, [r3], #-460	; 0xfffffe34
     fa0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     fa4:	30316632 	eorscc	r6, r1, r2, lsr r6
     fa8:	61635f78 	smcvs	13816	; 0x35f8
     fac:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     fb0:	6e617274 	mcrvs	2, 3, r7, cr1, cr4, {3}
     fb4:	74696d73 	strbtvc	r6, [r9], #-3443	; 0xfffff28d
     fb8:	69616d5f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, sp, lr}^
     fbc:	786f626c 	stmdavc	pc!, {r2, r3, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     fc0:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     fc4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; fcc <__Stack_Size+0xdcc>
     fc8:	41430065 	cmpmi	r3, r5, rrx
     fcc:	6e495f4e 	cdpvs	15, 4, cr5, cr9, cr14, {2}
     fd0:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     fd4:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
     fd8:	65700066 	ldrbvs	r0, [r0, #-102]!	; 0xffffff9a
     fdc:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
     fe0:	74696267 	strbtvc	r6, [r9], #-615	; 0xfffffd99
     fe4:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
     fe8:	43007375 	movwmi	r7, #885	; 0x375
     fec:	525f4e41 	subspl	r4, pc, #1040	; 0x410
     ff0:	004d4c46 	subeq	r4, sp, r6, asr #24
     ff4:	5f4e4143 	svcpl	0x004e4143
     ff8:	746c6946 	strbtvc	r6, [ip], #-2374	; 0xfffff6ba
     ffc:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
    1000:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    1004:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    1008:	6f630066 	svcvs	0x00630066
    100c:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xfffff18b
    1010:	41430072 	hvcmi	12290	; 0x3002
    1014:	69465f4e 	stmdbvs	r6, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1018:	7265746c 	rsbvc	r7, r5, #108, 8	; 0x6c000000
    101c:	69486449 	stmdbvs	r8, {r0, r3, r6, sl, sp, lr}^
    1020:	43006867 	movwmi	r6, #2151	; 0x867
    1024:	78526e61 	ldmdavc	r2, {r0, r5, r6, r9, sl, fp, sp, lr}^
    1028:	0067734d 	rsbeq	r7, r7, sp, asr #6
    102c:	5f4e4143 	svcpl	0x004e4143
    1030:	4c746547 	cfldr64mi	mvdx6, [r4], #-284	; 0xfffffee4
    1034:	45747361 	ldrbmi	r7, [r4, #-865]!	; 0xfffffc9f
    1038:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
    103c:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
    1040:	6b617700 	blvs	185ec48 <__Stack_Size+0x185ea48>
    1044:	73707565 	cmnvc	r0, #423624704	; 0x19400000
    1048:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
    104c:	41430073 	hvcmi	12291	; 0x3003
    1050:	69465f4e 	stmdbvs	r6, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1054:	7265746c 	rsbvc	r7, r5, #108, 8	; 0x6c000000
    1058:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    105c:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    1060:	6c69465f 	stclvs	6, cr4, [r9], #-380	; 0xfffffe84
    1064:	4d726574 	cfldr64mi	mvdx6, [r2, #-464]!	; 0xfffffe30
    1068:	496b7361 	stmdbmi	fp!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    106c:	67694864 	strbvs	r4, [r9, -r4, ror #16]!
    1070:	41430068 	cmpmi	r3, r8, rrx
    1074:	54495f4e 	strbpl	r5, [r9], #-3918	; 0xfffff0b2
    1078:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    107c:	54006769 	strpl	r6, [r0], #-1897	; 0xfffff897
    1080:	73654d78 	cmnvc	r5, #120, 26	; 0x1e00
    1084:	65676173 	strbvs	r6, [r7, #-371]!	; 0xfffffe8d
    1088:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    108c:	6c69465f 	stclvs	6, cr4, [r9], #-380	; 0xfffffe84
    1090:	4d726574 	cfldr64mi	mvdx6, [r2, #-464]!	; 0xfffffe30
    1094:	496b7361 	stmdbmi	fp!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    1098:	776f4c64 	strbvc	r4, [pc, -r4, ror #24]!
    109c:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    10a0:	52414e5f 	subpl	r4, r1, #1520	; 0x5f0
    10a4:	41430054 	qdaddmi	r0, r4, r3
    10a8:	54545f4e 	ldrbpl	r5, [r4], #-3918	; 0xfffff0b2
    10ac:	66004d43 	strvs	r4, [r0], -r3, asr #26
    10b0:	65746c69 	ldrbvs	r6, [r4, #-3177]!	; 0xfffff397
    10b4:	756e5f72 	strbvc	r5, [lr, #-3954]!	; 0xfffff08e
    10b8:	7265626d 	rsbvc	r6, r5, #-805306362	; 0xd0000006
    10bc:	7469625f 	strbtvc	r6, [r9], #-607	; 0xfffffda1
    10c0:	736f705f 	cmnvc	pc, #95	; 0x5f
    10c4:	54445200 	strbpl	r5, [r4], #-512	; 0xfffffe00
    10c8:	41430052 	qdaddmi	r0, r2, r3
    10cc:	78545f4e 	ldmdavc	r4, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    10d0:	6c69614d 	stfvse	f6, [r9], #-308	; 0xfffffecc
    10d4:	5f786f42 	svcpl	0x00786f42
    10d8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    10dc:	00666544 	rsbeq	r6, r6, r4, asr #10
    10e0:	5f4e4143 	svcpl	0x004e4143
    10e4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    10e8:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    10ec:	43007463 	movwmi	r7, #1123	; 0x463
    10f0:	575f4e41 	ldrbpl	r4, [pc, -r1, asr #28]
    10f4:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xfffff49f
    10f8:	41430070 	hvcmi	12288	; 0x3000
    10fc:	704f5f4e 	subvc	r5, pc, lr, asr #30
    1100:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
    1104:	4d676e69 	stclmi	14, cr6, [r7, #-420]!	; 0xfffffe5c
    1108:	5265646f 	rsbpl	r6, r5, #1862270976	; 0x6f000000
    110c:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0xfffffe9b
    1110:	73007473 	movwvc	r7, #1139	; 0x473
    1114:	4f464946 	svcmi	0x00464946
    1118:	6c69614d 	stfvse	f6, [r9], #-308	; 0xfffffecc
    111c:	00786f42 	rsbseq	r6, r8, r2, asr #30
    1120:	5f4e4143 	svcpl	0x004e4143
    1124:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    1128:	61745354 	cmnvs	r4, r4, asr r3
    112c:	00737574 	rsbseq	r7, r3, r4, ror r5
    1130:	5f4e4143 	svcpl	0x004e4143
    1134:	6e617254 	mcrvs	2, 3, r7, cr1, cr4, {2}
    1138:	74696d73 	strbtvc	r6, [r9], #-3443	; 0xfffff28d
    113c:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    1140:	53007375 	movwpl	r7, #885	; 0x375
    1144:	64496474 	strbvs	r6, [r9], #-1140	; 0xfffffb8c
    1148:	656c7300 	strbvs	r7, [ip, #-768]!	; 0xfffffd00
    114c:	74737065 	ldrbtvc	r7, [r3], #-101	; 0xffffff9b
    1150:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1154:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    1158:	4742445f 	smlsldmi	r4, r2, pc, r4	; <UNPREDICTABLE>
    115c:	65657246 	strbvs	r7, [r5, #-582]!	; 0xfffffdba
    1160:	4300657a 	movwmi	r6, #1402	; 0x57a
    1164:	425f4e41 	subsmi	r4, pc, #1040	; 0x410
    1168:	43003153 	movwmi	r3, #339	; 0x153
    116c:	425f4e41 	subsmi	r4, pc, #1040	; 0x410
    1170:	43003253 	movwmi	r3, #595	; 0x253
    1174:	465f4e41 	ldrbmi	r4, [pc], -r1, asr #28
    1178:	65746c69 	ldrbvs	r6, [r4, #-3177]!	; 0xfffff397
    117c:	46494672 			; <UNDEFINED> instruction: 0x46494672
    1180:	7373414f 	cmnvc	r3, #-1073741805	; 0xc0000013
    1184:	6d6e6769 	stclvs	7, cr6, [lr, #-420]!	; 0xfffffe5c
    1188:	00746e65 	rsbseq	r6, r4, r5, ror #28
    118c:	5f4e4143 	svcpl	0x004e4143
    1190:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    1194:	00666544 	rsbeq	r6, r6, r4, asr #10
    1198:	5f4e4143 	svcpl	0x004e4143
    119c:	746c6946 	strbtvc	r6, [ip], #-2374	; 0xfffff6ba
    11a0:	63417265 	movtvs	r7, #4709	; 0x1265
    11a4:	61766974 	cmnvs	r6, r4, ror r9
    11a8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    11ac:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    11b0:	65704f5f 	ldrbvs	r4, [r0, #-3935]!	; 0xfffff0a1
    11b4:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    11b8:	6f4d676e 	svcvs	0x004d676e
    11bc:	54006564 	strpl	r6, [r0], #-1380	; 0xfffffa9c
    11c0:	00525444 	subseq	r5, r2, r4, asr #8
    11c4:	5f4e4143 	svcpl	0x004e4143
    11c8:	746c6946 	strbtvc	r6, [ip], #-2374	; 0xfffff6ba
    11cc:	64497265 	strbvs	r7, [r9], #-613	; 0xfffffd9b
    11d0:	00776f4c 	rsbseq	r6, r7, ip, asr #30
    11d4:	546e6143 	strbtpl	r6, [lr], #-323	; 0xfffffebd
    11d8:	67734d78 			; <UNDEFINED> instruction: 0x67734d78
    11dc:	48445200 	stmdami	r4, {r9, ip, lr}^
    11e0:	6c660052 	stclvs	0, cr0, [r6], #-328	; 0xfffffeb8
    11e4:	6d746761 	ldclvs	7, cr6, [r4, #-388]!	; 0xfffffe7c
    11e8:	41430070 	hvcmi	12288	; 0x3000
    11ec:	72505f4e 	subsvc	r5, r0, #312	; 0x138
    11f0:	61637365 	cmnvs	r3, r5, ror #6
    11f4:	0072656c 	rsbseq	r6, r2, ip, ror #10
    11f8:	5f4e4143 	svcpl	0x004e4143
    11fc:	746c6946 	strbtvc	r6, [ip], #-2374	; 0xfffff6ba
    1200:	63537265 	cmpvs	r3, #1342177286	; 0x50000006
    1204:	00656c61 	rsbeq	r6, r5, r1, ror #24
    1208:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    120c:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    1210:	43007375 	movwmi	r7, #885	; 0x375
    1214:	6b636568 	blvs	18da7bc <__Stack_Size+0x18da5bc>
    1218:	74535449 	ldrbvc	r5, [r3], #-1097	; 0xfffffbb7
    121c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1220:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    1224:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    1228:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    122c:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    1230:	77007375 	smlsdxvc	r0, r5, r3, r7
    1234:	5f746961 	svcpl	0x00746961
    1238:	6b616c73 	blvs	185c40c <__Stack_Size+0x185c20c>
    123c:	69617700 	stmdbvs	r1!, {r8, r9, sl, ip, sp, lr}^
    1240:	63615f74 	cmnvs	r1, #116, 30	; 0x1d0
    1244:	4143006b 	cmpmi	r3, fp, rrx
    1248:	6c535f4e 	mrrcvs	15, 4, r5, r3, cr14
    124c:	53657661 	cmnpl	r5, #101711872	; 0x6100000
    1250:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
    1254:	6b6e6142 	blvs	1b99764 <__Stack_Size+0x1b99564>
    1258:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    125c:	574a535f 	smlsldpl	r5, sl, pc, r3	; <UNPREDICTABLE>
    1260:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    1264:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    1268:	65766965 	ldrbvs	r6, [r6, #-2405]!	; 0xfffff69b
    126c:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    1270:	6c69465f 	stclvs	6, cr4, [r9], #-380	; 0xfffffe84
    1274:	49726574 	ldmdbmi	r2!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1278:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    127c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    1280:	41430074 	hvcmi	12292	; 0x3004
    1284:	6c435f4e 	mcrrvs	15, 4, r5, r3, cr14
    1288:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    128c:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    1290:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1294:	00746942 	rsbseq	r6, r4, r2, asr #18
    1298:	52314d46 	eorspl	r4, r1, #4480	; 0x1180
    129c:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    12a0:	6c69465f 	stclvs	6, cr4, [r9], #-380	; 0xfffffe84
    12a4:	52726574 	rsbspl	r6, r2, #116, 10	; 0x1d000000
    12a8:	73696765 	cmnvc	r9, #26476544	; 0x1940000
    12ac:	5f726574 	svcpl	0x00726574
    12b0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    12b4:	00666544 	rsbeq	r6, r6, r4, asr #10
    12b8:	52484454 	subpl	r4, r8, #84, 8	; 0x54000000
    12bc:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    12c0:	4649465f 			; <UNDEFINED> instruction: 0x4649465f
    12c4:	69614d4f 	stmdbvs	r1!, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^
    12c8:	786f426c 	stmdavc	pc!, {r2, r3, r5, r6, r9, lr}^	; <UNPREDICTABLE>
    12cc:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    12d0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    12d4:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    12d8:	5557415f 	ldrbpl	r4, [r7, #-351]	; 0xfffffea1
    12dc:	7852004d 	ldmdavc	r2, {r0, r2, r3, r6}^
    12e0:	7373654d 	cmnvc	r3, #322961408	; 0x13400000
    12e4:	00656761 	rsbeq	r6, r5, r1, ror #14
    12e8:	5f4e4143 	svcpl	0x004e4143
    12ec:	746c6946 	strbtvc	r6, [ip], #-2374	; 0xfffff6ba
    12f0:	754e7265 	strbvc	r7, [lr, #-613]	; 0xfffffd9b
    12f4:	7265626d 	rsbvc	r6, r5, #-805306362	; 0xd0000006
    12f8:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    12fc:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    1300:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1304:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
    1308:	0074756f 	rsbseq	r7, r4, pc, ror #10
    130c:	5f4e4143 	svcpl	0x004e4143
    1310:	61656c43 	cmnvs	r5, r3, asr #24
    1314:	616c4672 	smcvs	50274	; 0xc462
    1318:	46520067 	ldrbmi	r0, [r2], -r7, rrx
    131c:	52005230 	andpl	r5, r0, #48, 4
    1320:	00524c44 	subseq	r4, r2, r4, asr #24
    1324:	5f4e4143 	svcpl	0x004e4143
    1328:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    132c:	5f744900 	svcpl	0x00744900
    1330:	00746942 	rsbseq	r6, r4, r2, asr #18
    1334:	52314652 	eorspl	r4, r1, #85983232	; 0x5200000
    1338:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
    133c:	6e61435f 	mcrvs	3, 3, r4, cr1, cr15, {2}
    1340:	546c6563 	strbtpl	r6, [ip], #-1379	; 0xfffffa9d
    1344:	736e6172 	cmnvc	lr, #-2147483620	; 0x8000001c
    1348:	0074696d 	rsbseq	r6, r4, sp, ror #18
    134c:	5f4e4143 	svcpl	0x004e4143
    1350:	43005449 	movwmi	r5, #1097	; 0x449
    1354:	465f4e41 	ldrbmi	r4, [pc], -r1, asr #28
    1358:	65746c69 	ldrbvs	r6, [r4, #-3177]!	; 0xfffff397
    135c:	696e4972 	stmdbvs	lr!, {r1, r4, r5, r6, r8, fp, lr}^
    1360:	45430074 	strbmi	r0, [r3, #-116]	; 0xffffff8c
    1364:	6d435f43 	stclvs	15, cr5, [r3, #-268]	; 0xfffffef4
    1368:	45430064 	strbmi	r0, [r3, #-100]	; 0xffffff9c
    136c:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xfffff0bd
    1370:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0xffffff8c
    1374:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    1378:	43007265 	movwmi	r7, #613	; 0x265
    137c:	545f4345 	ldrbpl	r4, [pc], #-837	; 1384 <__Stack_Size+0x1184>
    1380:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    1384:	43006665 	movwmi	r6, #1637	; 0x665
    1388:	425f4345 	subsmi	r4, pc, #335544321	; 0x14000001
    138c:	65507469 	ldrbvs	r7, [r0, #-1129]	; 0xfffffb97
    1390:	646f6972 	strbtvs	r6, [pc], #-2418	; 1398 <__Stack_Size+0x1198>
    1394:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    1398:	43454300 	movtmi	r4, #21248	; 0x5300
    139c:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    13a0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    13a4:	54535c2e 	ldrbpl	r5, [r3], #-3118	; 0xfffff3d2
    13a8:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
    13ac:	5f783031 	svcpl	0x00783031
    13b0:	694c5746 	stmdbvs	ip, {r1, r2, r6, r8, r9, sl, ip, lr}^
    13b4:	72735c62 	rsbsvc	r5, r3, #25088	; 0x6200
    13b8:	74735c63 	ldrbtvc	r5, [r3], #-3171	; 0xfffff39d
    13bc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    13c0:	5f783031 	svcpl	0x00783031
    13c4:	2e636563 	cdpcs	5, 6, cr6, cr3, cr3, {3}
    13c8:	45430063 	strbmi	r0, [r3, #-99]	; 0xffffff9d
    13cc:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    13d0:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    13d4:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    13d8:	45430066 	strbmi	r0, [r3, #-102]	; 0xffffff9a
    13dc:	6e455f43 	cdpvs	15, 4, cr5, cr5, cr3, {2}
    13e0:	4d664f64 	stclmi	15, cr4, [r6, #-400]!	; 0xfffffe70
    13e4:	61737365 	cmnvs	r3, r5, ror #6
    13e8:	6d436567 	cfstr64vs	mvdx6, [r3, #-412]	; 0xfffffe64
    13ec:	45430064 	strbmi	r0, [r3, #-100]	; 0xffffff9c
    13f0:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    13f4:	43007469 	movwmi	r7, #1129	; 0x469
    13f8:	495f4345 	ldmdbmi	pc, {r0, r2, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    13fc:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    1400:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    1404:	45430074 	strbmi	r0, [r3, #-116]	; 0xffffff8c
    1408:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xfffff0bd
    140c:	6144646e 	cmpvs	r4, lr, ror #8
    1410:	79426174 	stmdbvc	r2, {r2, r4, r5, r6, r8, sp, lr}^
    1414:	43006574 	movwmi	r6, #1396	; 0x574
    1418:	465f4345 	ldrbmi	r4, [pc], -r5, asr #6
    141c:	0047414c 	subeq	r4, r7, ip, asr #2
    1420:	5f434543 	svcpl	0x00434543
    1424:	54746942 	ldrbtpl	r6, [r4], #-2370	; 0xfffff6be
    1428:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}
    142c:	646f4d67 	strbtvs	r4, [pc], #-3431	; 1434 <__Stack_Size+0x1234>
    1430:	45430065 	strbmi	r0, [r3, #-101]	; 0xffffff9b
    1434:	54495f43 	strbpl	r5, [r9], #-3907	; 0xfffff0bd
    1438:	43454300 	movtmi	r4, #21248	; 0x5300
    143c:	6e774f5f 	mrcvs	15, 3, r4, cr7, cr15, {2}
    1440:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    1444:	43737365 	cmnmi	r3, #-1811939327	; 0x94000001
    1448:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    144c:	45430067 	strbmi	r0, [r3, #-103]	; 0xffffff99
    1450:	65525f43 	ldrbvs	r5, [r2, #-3907]	; 0xfffff0bd
    1454:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    1458:	74614465 	strbtvc	r4, [r1], #-1125	; 0xfffffb9b
    145c:	74794261 	ldrbtvc	r4, [r9], #-609	; 0xfffffd9f
    1460:	65630065 	strbvs	r0, [r3, #-101]!	; 0xffffff9b
    1464:	67657263 	strbvs	r7, [r5, -r3, ror #4]!
    1468:	43454300 	movtmi	r4, #21248	; 0x5300
    146c:	6174535f 	cmnvs	r4, pc, asr r3
    1470:	664f7472 			; <UNDEFINED> instruction: 0x664f7472
    1474:	7373654d 	cmnvc	r3, #322961408	; 0x13400000
    1478:	00656761 	rsbeq	r6, r5, r1, ror #14
    147c:	5f434543 	svcpl	0x00434543
    1480:	73657250 	cmnvc	r5, #80, 4
    1484:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
    1488:	45430072 	strbmi	r0, [r3, #-114]	; 0xffffff8e
    148c:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    1490:	53544974 	cmppl	r4, #116, 18	; 0x1d0000
    1494:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
    1498:	45430073 	strbmi	r0, [r3, #-115]	; 0xffffff8d
    149c:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    14a0:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    14a4:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    14a8:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    14ac:	00746942 	rsbseq	r6, r4, r2, asr #18
    14b0:	5f434543 	svcpl	0x00434543
    14b4:	61656c43 	cmnvs	r5, r3, asr #24
    14b8:	616c4672 	smcvs	50274	; 0xc462
    14bc:	45430067 	strbmi	r0, [r3, #-103]	; 0xffffff99
    14c0:	774f5f43 	strbvc	r5, [pc, -r3, asr #30]
    14c4:	6464416e 	strbtvs	r4, [r4], #-366	; 0xfffffe92
    14c8:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    14cc:	45525000 	ldrbmi	r5, [r2, #-0]
    14d0:	45430053 	strbmi	r0, [r3, #-83]	; 0xffffffad
    14d4:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    14d8:	616c4674 	smcvs	50276	; 0xc464
    14dc:	61745367 	cmnvs	r4, r7, ror #6
    14e0:	00737574 	rsbseq	r7, r3, r4, ror r5
    14e4:	5f434543 	svcpl	0x00434543
    14e8:	6f435449 	svcvs	0x00435449
    14ec:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    14f0:	63656300 	cmnvs	r5, #0, 6
    14f4:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
    14f8:	43524300 	cmpmi	r2, #0, 6
    14fc:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    1500:	00435243 	subeq	r5, r3, r3, asr #4
    1504:	5f435243 	svcpl	0x00435243
    1508:	636c6143 	cmnvs	ip, #-1073741808	; 0xc0000010
    150c:	00435243 	subeq	r5, r3, r3, asr #4
    1510:	5f435243 	svcpl	0x00435243
    1514:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    1518:	00666544 	rsbeq	r6, r6, r4, asr #10
    151c:	5f435243 	svcpl	0x00435243
    1520:	636c6143 	cmnvs	ip, #-1073741808	; 0xc0000010
    1524:	636f6c42 	cmnvs	pc, #16896	; 0x4200
    1528:	4352436b 	cmpmi	r2, #-1409286143	; 0xac000001
    152c:	75427000 	strbvc	r7, [r2, #-0]
    1530:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    1534:	43524300 	cmpmi	r2, #0, 6
    1538:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
    153c:	52447465 	subpl	r7, r4, #1694498816	; 0x65000000
    1540:	56444900 	strbpl	r4, [r4], -r0, lsl #18
    1544:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
    1548:	646e6900 	strbtvs	r6, [lr], #-2304	; 0xfffff700
    154c:	43007865 	movwmi	r7, #2149	; 0x865
    1550:	475f4352 			; <UNDEFINED> instruction: 0x475f4352
    1554:	44497465 	strbmi	r7, [r9], #-1125	; 0xfffffb9b
    1558:	69676552 	stmdbvs	r7!, {r1, r4, r6, r8, sl, sp, lr}^
    155c:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    1560:	66754200 	ldrbtvs	r4, [r5], -r0, lsl #4
    1564:	4c726566 	cfldr64mi	mvdx6, [r2], #-408	; 0xfffffe68
    1568:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xfffff19b
    156c:	52430068 	subpl	r0, r3, #104	; 0x68
    1570:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xfffff0bd
    1574:	52444974 	subpl	r4, r4, #116, 18	; 0x1d0000
    1578:	73696765 	cmnvc	r9, #26476544	; 0x1940000
    157c:	00726574 	rsbseq	r6, r2, r4, ror r5
    1580:	54535c2e 	ldrbpl	r5, [r3], #-3118	; 0xfffff3d2
    1584:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
    1588:	5f783031 	svcpl	0x00783031
    158c:	694c5746 	stmdbvs	ip, {r1, r2, r6, r8, r9, sl, ip, lr}^
    1590:	72735c62 	rsbsvc	r5, r3, #25088	; 0x6200
    1594:	74735c63 	ldrbtvc	r5, [r3], #-3171	; 0xfffff39d
    1598:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    159c:	5f783031 	svcpl	0x00783031
    15a0:	2e637263 	cdpcs	2, 6, cr7, cr3, cr3, {3}
    15a4:	41440063 	cmpmi	r4, r3, rrx
    15a8:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    15ac:	74614474 	strbtvc	r4, [r1], #-1140	; 0xfffffb8c
    15b0:	74754f61 	ldrbtvc	r4, [r5], #-3937	; 0xfffff09f
    15b4:	56747570 			; <UNDEFINED> instruction: 0x56747570
    15b8:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
    15bc:	52484400 	subpl	r4, r8, #0, 8
    15c0:	00445238 	subeq	r5, r4, r8, lsr r2
    15c4:	5f434144 	svcpl	0x00434144
    15c8:	74666f53 	strbtvc	r6, [r6], #-3923	; 0xfffff0ad
    15cc:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0xfffffe89
    15d0:	67697254 			; <UNDEFINED> instruction: 0x67697254
    15d4:	43726567 	cmnmi	r2, #432013312	; 0x19c00000
    15d8:	4400646d 	strmi	r6, [r0], #-1133	; 0xfffffb93
    15dc:	32315248 	eorscc	r5, r1, #72, 4	; 0x80000004
    15e0:	4400314c 	strmi	r3, [r0], #-332	; 0xfffffeb4
    15e4:	32315248 	eorscc	r5, r1, #72, 4	; 0x80000004
    15e8:	4400324c 	strmi	r3, [r0], #-588	; 0xfffffdb4
    15ec:	575f4341 	ldrbpl	r4, [pc, -r1, asr #6]
    15f0:	47657661 	strbmi	r7, [r5, -r1, ror #12]!
    15f4:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    15f8:	6f697461 	svcvs	0x00697461
    15fc:	646d436e 	strbtvs	r4, [sp], #-878	; 0xfffffc92
    1600:	52484400 	subpl	r4, r8, #0, 8
    1604:	444c3231 	strbmi	r3, [ip], #-561	; 0xfffffdcf
    1608:	43414400 	movtmi	r4, #5120	; 0x1400
    160c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1610:	70795474 	rsbsvc	r5, r9, r4, ror r4
    1614:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1618:	43414400 	movtmi	r4, #5120	; 0x1400
    161c:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1
    1620:	42747570 	rsbsmi	r7, r4, #112, 10	; 0x1c000000
    1624:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
    1628:	41440072 	hvcmi	16386	; 0x4002
    162c:	75445f43 	strbvc	r5, [r4, #-3907]	; 0xfffff0bd
    1630:	6f536c61 	svcvs	0x00536c61
    1634:	61777466 	cmnvs	r7, r6, ror #8
    1638:	72546572 	subsvc	r6, r4, #478150656	; 0x1c800000
    163c:	65676769 	strbvs	r6, [r7, #-1897]!	; 0xfffff897
    1640:	646d4372 	strbtvs	r4, [sp], #-882	; 0xfffffc8e
    1644:	43414400 	movtmi	r4, #5120	; 0x1400
    1648:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
    164c:	6c617544 	cfstr64vs	mvdx7, [r1], #-272	; 0xfffffef0
    1650:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1654:	446c656e 	strbtmi	r6, [ip], #-1390	; 0xfffffa92
    1658:	00617461 	rsbeq	r7, r1, r1, ror #8
    165c:	5f434144 	svcpl	0x00434144
    1660:	65766157 	ldrbvs	r6, [r6, #-343]!	; 0xfffffea9
    1664:	43414400 	movtmi	r4, #5120	; 0x1400
    1668:	6972545f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
    166c:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    1670:	43414400 	movtmi	r4, #5120	; 0x1400
    1674:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
    1678:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    167c:	316c656e 	cmncc	ip, lr, ror #10
    1680:	61746144 	cmnvs	r4, r4, asr #2
    1684:	43414400 	movtmi	r4, #5120	; 0x1400
    1688:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    168c:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    1690:	00746375 	rsbseq	r6, r4, r5, ror r3
    1694:	52545753 	subspl	r5, r4, #21757952	; 0x14c0000
    1698:	00524749 	subseq	r4, r2, r9, asr #14
    169c:	5f434144 	svcpl	0x00434144
    16a0:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    16a4:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    16a8:	44007469 	strmi	r7, [r0], #-1129	; 0xfffffb97
    16ac:	0031524f 	eorseq	r5, r1, pc, asr #4
    16b0:	5f434144 	svcpl	0x00434144
    16b4:	43414d44 	movtmi	r4, #7492	; 0x1d44
    16b8:	4400646d 	strmi	r6, [r0], #-1133	; 0xfffffb93
    16bc:	435f4341 	cmpmi	pc, #67108865	; 0x4000001
    16c0:	6e6e6168 	powvsez	f6, f6, #0.0
    16c4:	44006c65 	strmi	r6, [r0], #-3173	; 0xfffff39b
    16c8:	445f4341 	ldrbmi	r4, [pc], #-833	; 16d0 <__Stack_Size+0x14d0>
    16cc:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    16d0:	5c2e0074 	stcpl	0, cr0, [lr], #-464	; 0xfffffe30
    16d4:	334d5453 	movtcc	r5, #54355	; 0xd453
    16d8:	30314632 	eorscc	r4, r1, r2, lsr r6
    16dc:	57465f78 	smlsldxpl	r5, r6, r8, pc	; <UNPREDICTABLE>
    16e0:	5c62694c 	stclpl	9, cr6, [r2], #-304	; 0xfffffed0
    16e4:	5c637273 	sfmpl	f7, 2, [r3], #-460	; 0xfffffe34
    16e8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    16ec:	30316632 	eorscc	r6, r1, r2, lsr r6
    16f0:	61645f78 	smcvs	17912	; 0x45f8
    16f4:	00632e63 	rsbeq	r2, r3, r3, ror #28
    16f8:	5f434144 	svcpl	0x00434144
    16fc:	5253464c 	subspl	r4, r3, #76, 12	; 0x4c00000
    1700:	616d6e55 	cmnvs	sp, r5, asr lr
    1704:	545f6b73 	ldrbpl	r6, [pc], #-2931	; 170c <__Stack_Size+0x150c>
    1708:	6e616972 	mcrvs	9, 3, r6, cr1, cr2, {3}
    170c:	41656c67 	cmnmi	r5, r7, ror #24
    1710:	696c706d 	stmdbvs	ip!, {r0, r2, r3, r5, r6, ip, sp, lr}^
    1714:	65647574 	strbvs	r7, [r4, #-1396]!	; 0xfffffa8c
    1718:	43414400 	movtmi	r4, #5120	; 0x1400
    171c:	696c415f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, lr}^
    1720:	44006e67 	strmi	r6, [r0], #-3687	; 0xfffff199
    1724:	32315248 	eorscc	r5, r1, #72, 4	; 0x80000004
    1728:	44003152 	strmi	r3, [r0], #-338	; 0xfffffeae
    172c:	32315248 	eorscc	r5, r1, #72, 4	; 0x80000004
    1730:	44003252 	strmi	r3, [r0], #-594	; 0xfffffdae
    1734:	31617461 	cmncc	r1, r1, ror #8
    1738:	74614400 	strbtvc	r4, [r1], #-1024	; 0xfffffc00
    173c:	44003261 	strmi	r3, [r0], #-609	; 0xfffffd9f
    1740:	32315248 	eorscc	r5, r1, #72, 4	; 0x80000004
    1744:	44004452 	strmi	r4, [r0], #-1106	; 0xfffffbae
    1748:	535f4341 	cmppl	pc, #67108865	; 0x4000001
    174c:	68437465 	stmdavs	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1750:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
    1754:	6144326c 	cmpvs	r4, ip, ror #4
    1758:	44006174 	strmi	r6, [r0], #-372	; 0xfffffe8c
    175c:	435f4341 	cmpmi	pc, #67108865	; 0x4000001
    1760:	4400646d 	strmi	r6, [r0], #-1133	; 0xfffffb93
    1764:	495f4341 	ldmdbmi	pc, {r0, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    1768:	0074696e 	rsbseq	r6, r4, lr, ror #18
    176c:	32524f44 	subscc	r4, r2, #68, 30	; 0x110
    1770:	43414400 	movtmi	r4, #5120	; 0x1400
    1774:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1778:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    177c:	52484400 	subpl	r4, r8, #0, 8
    1780:	00315238 	eorseq	r5, r1, r8, lsr r2
    1784:	38524844 	ldmdacc	r2, {r2, r6, fp, lr}^
    1788:	44003252 	strmi	r3, [r0], #-594	; 0xfffffdae
    178c:	575f4341 	ldrbpl	r4, [pc, -r1, asr #6]
    1790:	47657661 	strbmi	r7, [r5, -r1, ror #12]!
    1794:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    1798:	6f697461 	svcvs	0x00697461
    179c:	4244006e 	submi	r0, r4, #110	; 0x6e
    17a0:	55434d47 	strbpl	r4, [r3, #-3399]	; 0xfffff2b9
    17a4:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    17a8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    17ac:	47424400 	strbmi	r4, [r2, -r0, lsl #8]
    17b0:	5f55434d 	svcpl	0x0055434d
    17b4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    17b8:	44006769 	strmi	r6, [r0], #-1897	; 0xfffff897
    17bc:	434d4742 	movtmi	r4, #55106	; 0xd742
    17c0:	65475f55 	strbvs	r5, [r7, #-3925]	; 0xfffff0ab
    17c4:	56455274 			; <UNDEFINED> instruction: 0x56455274
    17c8:	2e004449 	cdpcs	4, 0, cr4, cr0, cr9, {2}
    17cc:	4d54535c 	ldclmi	3, cr5, [r4, #-368]	; 0xfffffe90
    17d0:	31463233 	cmpcc	r6, r3, lsr r2
    17d4:	465f7830 			; <UNDEFINED> instruction: 0x465f7830
    17d8:	62694c57 	rsbvs	r4, r9, #22272	; 0x5700
    17dc:	6372735c 	cmnvs	r2, #92, 6	; 0x70000001
    17e0:	6d74735c 	ldclvs	3, cr7, [r4, #-368]!	; 0xfffffe90
    17e4:	31663233 	cmncc	r6, r3, lsr r2
    17e8:	645f7830 	ldrbvs	r7, [pc], #-2096	; 17f0 <__Stack_Size+0x15f0>
    17ec:	636d6762 	cmnvs	sp, #25690112	; 0x1880000
    17f0:	00632e75 	rsbeq	r2, r3, r5, ror lr
    17f4:	4d474244 	sfmmi	f4, 2, [r7, #-272]	; 0xfffffef0
    17f8:	505f5543 	subspl	r5, pc, r3, asr #10
    17fc:	70697265 	rsbvc	r7, r9, r5, ror #4
    1800:	44490068 	strbmi	r0, [r9], #-104	; 0xffffff98
    1804:	45444f43 	strbmi	r4, [r4, #-3907]	; 0xfffff0bd
    1808:	47424400 	strbmi	r4, [r2, -r0, lsl #8]
    180c:	5f55434d 	svcpl	0x0055434d
    1810:	44746547 	ldrbtmi	r6, [r4], #-1351	; 0xfffffab9
    1814:	44495645 	strbmi	r5, [r9], #-1605	; 0xfffff9bb
    1818:	414d4400 	cmpmi	sp, r0, lsl #8
    181c:	646d435f 	strbtvs	r4, [sp], #-863	; 0xfffffca1
    1820:	414d4400 	cmpmi	sp, r0, lsl #8
    1824:	4d324d5f 	ldcmi	13, cr4, [r2, #-380]!	; 0xfffffe84
    1828:	414d4400 	cmpmi	sp, r0, lsl #8
    182c:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
    1830:	7469726f 	strbtvc	r7, [r9], #-623	; 0xfffffd91
    1834:	4d440079 	stclmi	0, cr0, [r4, #-484]	; 0xfffffe1c
    1838:	654d5f41 	strbvs	r5, [sp, #-3905]	; 0xfffff0bf
    183c:	79726f6d 	ldmdbvc	r2!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1840:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
    1844:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    1848:	414d4400 	cmpmi	sp, r0, lsl #8
    184c:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1850:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1854:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1858:	5f414d44 	svcpl	0x00414d44
    185c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    1860:	00666544 	rsbeq	r6, r6, r4, asr #10
    1864:	5f414d44 	svcpl	0x00414d44
    1868:	00524944 	subseq	r4, r2, r4, asr #18
    186c:	79414d44 	stmdbvc	r1, {r2, r6, r8, sl, fp, lr}^
    1870:	414c465f 	cmpmi	ip, pc, asr r6
    1874:	4d440047 	stclmi	0, cr0, [r4, #-284]	; 0xfffffee4
    1878:	65505f41 	ldrbvs	r5, [r0, #-3905]	; 0xfffff0bf
    187c:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1880:	6c617265 	sfmvs	f7, 2, [r1], #-404	; 0xfffffe6c
    1884:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
    1888:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    188c:	414d4400 	cmpmi	sp, r0, lsl #8
    1890:	6d654d5f 	stclvs	13, cr4, [r5, #-380]!	; 0xfffffe84
    1894:	4979726f 	ldmdbmi	r9!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
    1898:	4400636e 	strmi	r6, [r0], #-878	; 0xfffffc92
    189c:	505f414d 	subspl	r4, pc, sp, asr #2
    18a0:	70697265 	rsbvc	r7, r9, r5, ror #4
    18a4:	61726568 	cmnvs	r2, r8, ror #10
    18a8:	636e496c 	cmnvs	lr, #108, 18	; 0x1b0000
    18ac:	74614400 	strbtvc	r4, [r1], #-1024	; 0xfffffc00
    18b0:	6d754e61 	ldclvs	14, cr4, [r5, #-388]!	; 0xfffffe7c
    18b4:	00726562 	rsbseq	r6, r2, r2, ror #10
    18b8:	5f414d44 	svcpl	0x00414d44
    18bc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    18c0:	414d4400 	cmpmi	sp, r0, lsl #8
    18c4:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    18c8:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
    18cc:	44006761 	strmi	r6, [r0], #-1889	; 0xfffff89f
    18d0:	535f414d 	cmppl	pc, #1073741843	; 0x40000013
    18d4:	75437465 	strbvc	r7, [r3, #-1125]	; 0xfffffb9b
    18d8:	61447272 	hvcvs	18210	; 0x4722
    18dc:	6f436174 	svcvs	0x00436174
    18e0:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xfffff18b
    18e4:	50430072 	subpl	r0, r3, r2, ror r0
    18e8:	44005241 	strmi	r5, [r0], #-577	; 0xfffffdbf
    18ec:	505f414d 	subspl	r4, pc, sp, asr #2
    18f0:	70697265 	rsbvc	r7, r9, r5, ror #4
    18f4:	61726568 	cmnvs	r2, r8, ror #10
    18f8:	7461446c 	strbtvc	r4, [r1], #-1132	; 0xfffffb94
    18fc:	7a695361 	bvc	1a56688 <__Stack_Size+0x1a56488>
    1900:	4d440065 	stclmi	0, cr0, [r4, #-404]	; 0xfffffe6c
    1904:	6e495f41 	cdpvs	15, 4, cr5, cr9, cr1, {2}
    1908:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    190c:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    1910:	4d440066 	stclmi	0, cr0, [r4, #-408]	; 0xfffffe68
    1914:	75425f41 	strbvc	r5, [r2, #-3905]	; 0xfffff0bf
    1918:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    191c:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0xfffff6ad
    1920:	414d4400 	cmpmi	sp, r0, lsl #8
    1924:	0054495f 	subseq	r4, r4, pc, asr r9
    1928:	5f414d44 	svcpl	0x00414d44
    192c:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    1930:	61745354 	cmnvs	r4, r4, asr r3
    1934:	00737574 	rsbseq	r7, r3, r4, ror r5
    1938:	5f414d44 	svcpl	0x00414d44
    193c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    1940:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    1944:	44007463 	strmi	r7, [r0], #-1123	; 0xfffffb9d
    1948:	435f414d 	cmpmi	pc, #1073741843	; 0x40000013
    194c:	6e6e6168 	powvsez	f6, f6, #0.0
    1950:	545f6c65 	ldrbpl	r6, [pc], #-3173	; 1958 <__Stack_Size+0x1758>
    1954:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    1958:	43006665 	movwmi	r6, #1637	; 0x665
    195c:	5254444e 	subspl	r4, r4, #1308622848	; 0x4e000000
    1960:	414d4400 	cmpmi	sp, r0, lsl #8
    1964:	68435f79 	stmdavs	r3, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1968:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
    196c:	4400786c 	strmi	r7, [r0], #-2156	; 0xfffff794
    1970:	435f414d 	cmpmi	pc, #1073741843	; 0x40000013
    1974:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    1978:	65505449 	ldrbvs	r5, [r0, #-1097]	; 0xfffffbb7
    197c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1980:	74694267 	strbtvc	r4, [r9], #-615	; 0xfffffd99
    1984:	43464900 	movtmi	r4, #26880	; 0x6900
    1988:	4d440052 	stclmi	0, cr0, [r4, #-328]	; 0xfffffeb8
    198c:	65475f41 	strbvs	r5, [r7, #-3905]	; 0xfffff0bf
    1990:	616c4674 	smcvs	50276	; 0xc464
    1994:	61745367 	cmnvs	r4, r7, ror #6
    1998:	00737574 	rsbseq	r7, r3, r4, ror r5
    199c:	52414d43 	subpl	r4, r1, #4288	; 0x10c0
    19a0:	414d4400 	cmpmi	sp, r0, lsl #8
    19a4:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    19a8:	0074696e 	rsbseq	r6, r4, lr, ror #18
    19ac:	79414d44 	stmdbvc	r1, {r2, r6, r8, sl, fp, lr}^
    19b0:	0054495f 	subseq	r4, r4, pc, asr r9
    19b4:	5f414d44 	svcpl	0x00414d44
    19b8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    19bc:	414d4400 	cmpmi	sp, r0, lsl #8
    19c0:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    19c4:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    19c8:	61746144 	cmnvs	r4, r4, asr #2
    19cc:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    19d0:	00726574 	rsbseq	r6, r2, r4, ror r5
    19d4:	5f414d44 	svcpl	0x00414d44
    19d8:	6f435449 	svcvs	0x00435449
    19dc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    19e0:	535c2e00 	cmppl	ip, #0, 28
    19e4:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
    19e8:	78303146 	ldmdavc	r0!, {r1, r2, r6, r8, ip, sp}
    19ec:	4c57465f 	mrrcmi	6, 5, r4, r7, cr15
    19f0:	735c6269 	cmpvc	ip, #-1879048186	; 0x90000006
    19f4:	735c6372 	cmpvc	ip, #-939524095	; 0xc8000001
    19f8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    19fc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1a00:	616d645f 	cmnvs	sp, pc, asr r4
    1a04:	4400632e 	strmi	r6, [r0], #-814	; 0xfffffcd2
    1a08:	4d5f414d 	ldfmie	f4, [pc, #-308]	; 18dc <__Stack_Size+0x16dc>
    1a0c:	726f6d65 	rsbvc	r6, pc, #6464	; 0x1940
    1a10:	74614479 	strbtvc	r4, [r1], #-1145	; 0xfffffb87
    1a14:	7a695361 	bvc	1a567a0 <__Stack_Size+0x1a565a0>
    1a18:	58450065 	stmdapl	r5, {r0, r2, r5, r6}^
    1a1c:	4c5f4954 	mrrcmi	9, 5, r4, pc, cr4	; <UNPREDICTABLE>
    1a20:	00656e69 	rsbeq	r6, r5, r9, ror #28
    1a24:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1a28:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 1a30 <__Stack_Size+0x1830>
    1a2c:	58450065 	stmdapl	r5, {r0, r2, r5, r6}^
    1a30:	4c5f4954 	mrrcmi	9, 5, r4, pc, cr4	; <UNPREDICTABLE>
    1a34:	43656e69 	cmnmi	r5, #1680	; 0x690
    1a38:	4500646d 	strmi	r6, [r0, #-1133]	; 0xfffffb93
    1a3c:	5f495458 	svcpl	0x00495458
    1a40:	67697254 			; <UNDEFINED> instruction: 0x67697254
    1a44:	00726567 	rsbseq	r6, r2, r7, ror #10
    1a48:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1a4c:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1a50:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1a54:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1a58:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1a5c:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 1a64 <__Stack_Size+0x1864>
    1a60:	76455f65 	strbvc	r5, [r5], -r5, ror #30
    1a64:	00746e65 	rsbseq	r6, r4, r5, ror #28
    1a68:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1a6c:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 1a74 <__Stack_Size+0x1874>
    1a70:	6e495f65 	cdpvs	15, 4, cr5, cr9, cr5, {3}
    1a74:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
    1a78:	00747075 	rsbseq	r7, r4, r5, ror r0
    1a7c:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1a80:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    1a84:	74535449 	ldrbvc	r5, [r3], #-1097	; 0xfffffbb7
    1a88:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1a8c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
    1a90:	65475f49 	strbvs	r5, [r7, #-3913]	; 0xfffff0b7
    1a94:	6172656e 	cmnvs	r2, lr, ror #10
    1a98:	57536574 			; <UNDEFINED> instruction: 0x57536574
    1a9c:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7
    1aa0:	70757272 	rsbsvc	r7, r5, r2, ror r2
    1aa4:	58450074 	stmdapl	r5, {r2, r4, r5, r6}^
    1aa8:	495f4954 	ldmdbmi	pc, {r2, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    1aac:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0xfffff692
    1ab0:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    1ab4:	45006665 	strmi	r6, [r0, #-1637]	; 0xfffff99b
    1ab8:	5f495458 	svcpl	0x00495458
    1abc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    1ac0:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    1ac4:	45007463 	strmi	r7, [r0, #-1123]	; 0xfffffb9d
    1ac8:	5f495458 	svcpl	0x00495458
    1acc:	61656c43 	cmnvs	r5, r3, asr #24
    1ad0:	616c4672 	smcvs	50274	; 0xc462
    1ad4:	58450067 	stmdapl	r5, {r0, r1, r2, r5, r6}^
    1ad8:	6f4d4954 	svcvs	0x004d4954
    1adc:	545f6564 	ldrbpl	r6, [pc], #-1380	; 1ae4 <__Stack_Size+0x18e4>
    1ae0:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    1ae4:	45006665 	strmi	r6, [r0, #-1637]	; 0xfffff99b
    1ae8:	5f495458 	svcpl	0x00495458
    1aec:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    1af0:	00666544 	rsbeq	r6, r6, r4, asr #10
    1af4:	52535452 	subspl	r5, r3, #1375731712	; 0x52000000
    1af8:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
    1afc:	72545f49 	subsvc	r5, r4, #292	; 0x124
    1b00:	65676769 	strbvs	r6, [r7, #-1897]!	; 0xfffff897
    1b04:	69525f72 	ldmdbvs	r2, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1b08:	676e6973 			; <UNDEFINED> instruction: 0x676e6973
    1b0c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
    1b10:	72545f49 	subsvc	r5, r4, #292	; 0x124
    1b14:	65676769 	strbvs	r6, [r7, #-1897]!	; 0xfffff897
    1b18:	69525f72 	ldmdbvs	r2, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1b1c:	676e6973 			; <UNDEFINED> instruction: 0x676e6973
    1b20:	6c61465f 	stclvs	6, cr4, [r1], #-380	; 0xfffffe84
    1b24:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
    1b28:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
    1b2c:	6e495f49 	cdpvs	15, 4, cr5, cr9, cr9, {2}
    1b30:	45007469 	strmi	r7, [r0, #-1129]	; 0xfffffb97
    1b34:	5f495458 	svcpl	0x00495458
    1b38:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1b3c:	5367616c 	cmnpl	r7, #108, 2
    1b40:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
    1b44:	58450073 	stmdapl	r5, {r0, r1, r4, r5, r6}^
    1b48:	545f4954 	ldrbpl	r4, [pc], #-2388	; 1b50 <__Stack_Size+0x1950>
    1b4c:	67676972 			; <UNDEFINED> instruction: 0x67676972
    1b50:	465f7265 	ldrbmi	r7, [pc], -r5, ror #4
    1b54:	696c6c61 	stmdbvs	ip!, {r0, r5, r6, sl, fp, sp, lr}^
    1b58:	2e00676e 	cdpcs	7, 0, cr6, cr0, cr14, {3}
    1b5c:	4d54535c 	ldclmi	3, cr5, [r4, #-368]	; 0xfffffe90
    1b60:	31463233 	cmpcc	r6, r3, lsr r2
    1b64:	465f7830 			; <UNDEFINED> instruction: 0x465f7830
    1b68:	62694c57 	rsbvs	r4, r9, #22272	; 0x5700
    1b6c:	6372735c 	cmnvs	r2, #92, 6	; 0x70000001
    1b70:	6d74735c 	ldclvs	3, cr7, [r4, #-368]!	; 0xfffffe90
    1b74:	31663233 	cmncc	r6, r3, lsr r2
    1b78:	655f7830 	ldrbvs	r7, [pc, #-2096]	; 1350 <__Stack_Size+0x1150>
    1b7c:	2e697478 	mcrcs	4, 3, r7, cr9, cr8, {3}
    1b80:	58450063 	stmdapl	r5, {r0, r1, r5, r6}^
    1b84:	435f4954 	cmpmi	pc, #84, 18	; 0x150000
    1b88:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    1b8c:	65505449 	ldrbvs	r5, [r0, #-1097]	; 0xfffffbb7
    1b90:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1b94:	74694267 	strbtvc	r4, [r9], #-615	; 0xfffffd99
    1b98:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
    1b9c:	69725449 	ldmdbvs	r2!, {r0, r3, r6, sl, ip, lr}^
    1ba0:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    1ba4:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1ba8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1bac:	49575300 	ldmdbmi	r7, {r8, r9, ip, lr}^
    1bb0:	45005245 	strmi	r5, [r0, #-581]	; 0xfffffdbb
    1bb4:	5f495458 	svcpl	0x00495458
    1bb8:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1bbc:	46007469 	strmi	r7, [r0], -r9, ror #8
    1bc0:	00525354 	subseq	r5, r2, r4, asr r3
    1bc4:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1bc8:	54495f48 	strbpl	r5, [r9], #-3912	; 0xfffff0b8
    1bcc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1bd0:	46006769 	strmi	r6, [r0], -r9, ror #14
    1bd4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1bd8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    1bdc:	6b6e6142 	blvs	1b9a0ec <__Stack_Size+0x1b99eec>
    1be0:	61745331 	cmnvs	r4, r1, lsr r3
    1be4:	00737574 	rsbseq	r7, r3, r4, ror r5
    1be8:	495f424f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, lr}^	; <UNPREDICTABLE>
    1bec:	00474457 	subeq	r4, r7, r7, asr r4
    1bf0:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1bf4:	61505f48 	cmpvs	r0, r8, asr #30
    1bf8:	00736567 	rsbseq	r6, r3, r7, ror #10
    1bfc:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
    1c00:	7461445f 	strbtvc	r4, [r1], #-1119	; 0xfffffba1
    1c04:	424f0061 	submi	r0, pc, #97	; 0x61
    1c08:	4f54535f 	svcmi	0x0054535f
    1c0c:	4c460050 	mcrrmi	0, 5, r0, r6, cr0
    1c10:	5f485341 	svcpl	0x00485341
    1c14:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    1c18:	74704f65 	ldrbtvc	r4, [r0], #-3941	; 0xfffff09b
    1c1c:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    1c20:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
    1c24:	414c4600 	cmpmi	ip, r0, lsl #12
    1c28:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 13dd <__Stack_Size+0x11dd>
    1c2c:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
    1c30:	5052575f 	subspl	r5, r2, pc, asr r7
    1c34:	414c4600 	cmpmi	ip, r0, lsl #12
    1c38:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 13ed <__Stack_Size+0x11ed>
    1c3c:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0xfffffe8e
    1c40:	65676150 	strbvs	r6, [r7, #-336]!	; 0xfffffeb0
    1c44:	414c4600 	cmpmi	ip, r0, lsl #12
    1c48:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3	; <UNPREDICTABLE>
    1c4c:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
    1c50:	46007963 	strmi	r7, [r0], -r3, ror #18
    1c54:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1c58:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    1c5c:	66657250 			; <UNDEFINED> instruction: 0x66657250
    1c60:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1c64:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1c68:	74537265 	ldrbvc	r7, [r3], #-613	; 0xfffffd9b
    1c6c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1c70:	50525700 	subspl	r5, r2, r0, lsl #14
    1c74:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    1c78:	5f485341 	svcpl	0x00485341
    1c7c:	6f6c6e55 	svcvs	0x006c6e55
    1c80:	46006b63 	strmi	r6, [r0], -r3, ror #22
    1c84:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1c88:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    1c8c:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
    1c90:	6341656c 	movtvs	r6, #5484	; 0x156c
    1c94:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1c98:	414c4600 	cmpmi	ip, r0, lsl #12
    1c9c:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 1451 <__Stack_Size+0x1251>
    1ca0:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0xfffffe8e
    1ca4:	506c6c41 	rsbpl	r6, ip, r1, asr #24
    1ca8:	73656761 	cmnvc	r5, #25427968	; 0x1840000
    1cac:	414c4600 	cmpmi	ip, r0, lsl #12
    1cb0:	535f4853 	cmppl	pc, #5439488	; 0x530000
    1cb4:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
    1cb8:	64720073 	ldrbtvs	r0, [r2], #-115	; 0xffffff8d
    1cbc:	706d7470 	rsbvc	r7, sp, r0, ror r4
    1cc0:	414c4600 	cmpmi	ip, r0, lsl #12
    1cc4:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 1479 <__Stack_Size+0x1279>
    1cc8:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0xfffffe8e
    1ccc:	426c6c41 	rsbmi	r6, ip, #16640	; 0x4100
    1cd0:	316b6e61 	cmncc	fp, r1, ror #28
    1cd4:	65676150 	strbvs	r6, [r7, #-336]!	; 0xfffffeb0
    1cd8:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    1cdc:	5f485341 	svcpl	0x00485341
    1ce0:	6b636f4c 	blvs	18dda18 <__Stack_Size+0x18dd818>
    1ce4:	6b6e6142 	blvs	1b9a1f4 <__Stack_Size+0x1b99ff4>
    1ce8:	52570031 	subspl	r0, r7, #49	; 0x31
    1cec:	57003150 	smlsdpl	r0, r0, r1, r3
    1cf0:	00325052 	eorseq	r5, r2, r2, asr r0
    1cf4:	33505257 	cmpcc	r0, #1879048197	; 0x70000005
    1cf8:	414c4600 	cmpmi	ip, r0, lsl #12
    1cfc:	555f4853 	ldrbpl	r4, [pc, #-2131]	; 14b1 <__Stack_Size+0x12b1>
    1d00:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
    1d04:	6e61426b 	cdpvs	2, 6, cr4, cr1, cr11, {3}
    1d08:	4600316b 	strmi	r3, [r0], -fp, ror #2
    1d0c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d10:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    1d14:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
    1d18:	6f725065 	svcvs	0x00725065
    1d1c:	74636574 	strbtvc	r6, [r3], #-1396	; 0xfffffa8c
    1d20:	4f6e6f69 	svcmi	0x006e6f69
    1d24:	6f697470 	svcvs	0x00697470
    1d28:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0xfffffd92
    1d2c:	504f0065 	subpl	r0, pc, r5, rrx
    1d30:	59454b54 	stmdbpl	r5, {r2, r4, r6, r8, r9, fp, lr}^
    1d34:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    1d38:	5f485341 	svcpl	0x00485341
    1d3c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    1d40:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    1d44:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d48:	6f436574 	svcvs	0x00436574
    1d4c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1d50:	414c4600 	cmpmi	ip, r0, lsl #12
    1d54:	525f4853 	subspl	r4, pc, #5439488	; 0x530000
    1d58:	4f646165 	svcmi	0x00646165
    1d5c:	72507475 	subsvc	r7, r0, #1962934272	; 0x75000000
    1d60:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    1d64:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1d68:	616c6600 	cmnvs	ip, r0, lsl #12
    1d6c:	74736873 	ldrbtvc	r6, [r3], #-2163	; 0xfffff78d
    1d70:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1d74:	67615000 	strbvs	r5, [r1, -r0]!
    1d78:	64415f65 	strbvs	r5, [r1], #-3941	; 0xfffff09b
    1d7c:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    1d80:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    1d84:	5f485341 	svcpl	0x00485341
    1d88:	4f525245 	svcmi	0x00525245
    1d8c:	47505f52 			; <UNDEFINED> instruction: 0x47505f52
    1d90:	414c4600 	cmpmi	ip, r0, lsl #12
    1d94:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3	; <UNPREDICTABLE>
    1d98:	006b636f 	rsbeq	r6, fp, pc, ror #6
    1d9c:	33505257 	cmpcc	r0, #1879048197	; 0x70000005
    1da0:	7461445f 	strbtvc	r4, [r1], #-1119	; 0xfffffba1
    1da4:	4c460061 	mcrrmi	0, 6, r0, r6, cr1
    1da8:	5f485341 	svcpl	0x00485341
    1dac:	66657250 			; <UNDEFINED> instruction: 0x66657250
    1db0:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1db4:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1db8:	6d437265 	sfmvs	f7, 2, [r3, #-404]	; 0xfffffe6c
    1dbc:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
    1dc0:	5f485341 	svcpl	0x00485341
    1dc4:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1dc8:	5367616c 	cmnpl	r7, #108, 2
    1dcc:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
    1dd0:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    1dd4:	5f485341 	svcpl	0x00485341
    1dd8:	61656c43 	cmnvs	r5, r3, asr #24
    1ddc:	616c4672 	smcvs	50274	; 0xc462
    1de0:	4c460067 	mcrrmi	0, 6, r0, r6, cr7
    1de4:	5f485341 	svcpl	0x00485341
    1de8:	504d4f43 	subpl	r4, sp, r3, asr #30
    1dec:	4554454c 	ldrbmi	r4, [r4, #-1356]	; 0xfffffab4
    1df0:	414c4600 	cmpmi	ip, r0, lsl #12
    1df4:	425f4853 	subsmi	r4, pc, #5439488	; 0x530000
    1df8:	00595355 	subseq	r5, r9, r5, asr r3
    1dfc:	31505257 	cmpcc	r0, r7, asr r2
    1e00:	7461445f 	strbtvc	r4, [r1], #-1119	; 0xfffffba1
    1e04:	4c460061 	mcrrmi	0, 6, r0, r6, cr1
    1e08:	5f485341 	svcpl	0x00485341
    1e0c:	454d4954 	strbmi	r4, [sp, #-2388]	; 0xfffff6ac
    1e10:	0054554f 	subseq	r5, r4, pc, asr #10
    1e14:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    1e18:	0074756f 	rsbseq	r7, r4, pc, ror #10
    1e1c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1e20:	61575f48 	cmpvs	r7, r8, asr #30
    1e24:	6f467469 	svcvs	0x00467469
    1e28:	73614c72 	cmnvc	r1, #29184	; 0x7200
    1e2c:	6e614274 	mcrvs	2, 3, r4, cr1, cr4, {3}
    1e30:	704f316b 	subvc	r3, pc, fp, ror #2
    1e34:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
    1e38:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1e3c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1e40:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xfffff0b8
    1e44:	61655274 	smcvs	21796	; 0x5524
    1e48:	74754f64 	ldrbtvc	r4, [r5], #-3940	; 0xfffff09c
    1e4c:	746f7250 	strbtvc	r7, [pc], #-592	; 1e54 <__Stack_Size+0x1c54>
    1e50:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1e54:	74536e6f 	ldrbvc	r6, [r3], #-3695	; 0xfffff191
    1e58:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1e5c:	5f424f00 	svcpl	0x00424f00
    1e60:	42445453 	submi	r5, r4, #1392508928	; 0x53000000
    1e64:	52570059 	subspl	r0, r7, #89	; 0x59
    1e68:	445f3050 	ldrbmi	r3, [pc], #-80	; 1e70 <__Stack_Size+0x1c70>
    1e6c:	00617461 	rsbeq	r7, r1, r1, ror #8
    1e70:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1e74:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xfffff0b8
    1e78:	61745374 	cmnvs	r4, r4, ror r3
    1e7c:	00737574 	rsbseq	r7, r3, r4, ror r5
    1e80:	545f424f 	ldrbpl	r4, [pc], #-591	; 1e88 <__Stack_Size+0x1c88>
    1e84:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    1e88:	46006665 	strmi	r6, [r0], -r5, ror #12
    1e8c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1e90:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
    1e94:	6574614c 	ldrbvs	r6, [r4, #-332]!	; 0xfffffeb4
    1e98:	0079636e 	rsbseq	r6, r9, lr, ror #6
    1e9c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1ea0:	61485f48 	cmpvs	r8, r8, asr #30
    1ea4:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    1ea8:	41656c63 	cmnmi	r5, r3, ror #24
    1eac:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1eb0:	646d4373 	strbtvs	r4, [sp], #-883	; 0xfffffc8d
    1eb4:	414c4600 	cmpmi	ip, r0, lsl #12
    1eb8:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1ebc:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1ec0:	704f6d61 	subvc	r6, pc, r1, ror #26
    1ec4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1ec8:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0xfffff6be
    1ecc:	61746144 	cmnvs	r4, r4, asr #2
    1ed0:	414c4600 	cmpmi	ip, r0, lsl #12
    1ed4:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1ed8:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
    1edc:	704f7265 	subvc	r7, pc, r5, ror #4
    1ee0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1ee4:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0xfffff6be
    1ee8:	61657200 	cmnvs	r5, r0, lsl #4
    1eec:	74756f64 	ldrbtvc	r6, [r5], #-3940	; 0xfffff09c
    1ef0:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
    1ef4:	46007375 			; <UNDEFINED> instruction: 0x46007375
    1ef8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1efc:	6f72505f 	svcvs	0x0072505f
    1f00:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
    1f04:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
    1f08:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xfffff0a9
    1f0c:	414c4600 	cmpmi	ip, r0, lsl #12
    1f10:	465f4853 			; <UNDEFINED> instruction: 0x465f4853
    1f14:	0047414c 	subeq	r4, r7, ip, asr #2
    1f18:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1f1c:	6e455f48 	cdpvs	15, 4, cr5, cr5, cr8, {2}
    1f20:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
    1f24:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
    1f28:	6f725065 	svcvs	0x00725065
    1f2c:	74636574 	strbtvc	r6, [r3], #-1396	; 0xfffffa8c
    1f30:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1f34:	52455355 	subpl	r5, r5, #1409286145	; 0x54000001
    1f38:	74614400 	strbtvc	r4, [r1], #-1024	; 0xfffffc00
    1f3c:	2e003061 	cdpcs	0, 0, cr3, cr0, cr1, {3}
    1f40:	4d54535c 	ldclmi	3, cr5, [r4, #-368]	; 0xfffffe90
    1f44:	31463233 	cmpcc	r6, r3, lsr r2
    1f48:	465f7830 			; <UNDEFINED> instruction: 0x465f7830
    1f4c:	62694c57 	rsbvs	r4, r9, #22272	; 0x5700
    1f50:	6372735c 	cmnvs	r2, #92, 6	; 0x70000001
    1f54:	6d74735c 	ldclvs	3, cr7, [r4, #-368]!	; 0xfffffe90
    1f58:	31663233 	cmncc	r6, r3, lsr r2
    1f5c:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
    1f60:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    1f64:	4600632e 	strmi	r6, [r0], -lr, lsr #6
    1f68:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1f6c:	0054495f 	subseq	r4, r4, pc, asr r9
    1f70:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1f74:	72505f48 	subsvc	r5, r0, #72, 30	; 0x120
    1f78:	6172676f 	cmnvs	r2, pc, ror #14
    1f7c:	726f576d 	rsbvc	r5, pc, #28573696	; 0x1b40000
    1f80:	45520064 	ldrbmi	r0, [r2, #-100]	; 0xffffff9c
    1f84:	56524553 			; <UNDEFINED> instruction: 0x56524553
    1f88:	46004445 	strmi	r4, [r0], -r5, asr #8
    1f8c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1f90:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1f94:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1f98:	414c4600 	cmpmi	ip, r0, lsl #12
    1f9c:	575f4853 			; <UNDEFINED> instruction: 0x575f4853
    1fa0:	46746961 	ldrbtmi	r6, [r4], -r1, ror #18
    1fa4:	614c726f 	cmpvs	ip, pc, ror #4
    1fa8:	704f7473 	subvc	r7, pc, r3, ror r4	; <UNPREDICTABLE>
    1fac:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
    1fb0:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1fb4:	30505257 	subscc	r5, r0, r7, asr r2
    1fb8:	414c4600 	cmpmi	ip, r0, lsl #12
    1fbc:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1fc0:	65666572 	strbvs	r6, [r6, #-1394]!	; 0xfffffa8e
    1fc4:	42686374 	rsbmi	r6, r8, #116, 6	; 0xd0000001
    1fc8:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
    1fcc:	53460072 	movtpl	r0, #24690	; 0x6072
    1fd0:	575f434d 	ldrbpl	r4, [pc, -sp, asr #6]
    1fd4:	53746961 	cmnpl	r4, #1589248	; 0x184000
    1fd8:	616e6769 	cmnvs	lr, r9, ror #14
    1fdc:	7463416c 	strbtvc	r4, [r3], #-364	; 0xfffffe94
    1fe0:	00657669 	rsbeq	r7, r5, r9, ror #12
    1fe4:	434d5346 	movtmi	r5, #54086	; 0xd346
    1fe8:	6e61425f 	mcrvs	2, 3, r4, cr1, cr15, {2}
    1fec:	545f316b 	ldrbpl	r3, [pc], #-363	; 1ff4 <__Stack_Size+0x1df4>
    1ff0:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    1ff4:	46006665 	strmi	r6, [r0], -r5, ror #12
    1ff8:	5f434d53 	svcpl	0x00434d53
    1ffc:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    2000:	61745354 	cmnvs	r4, r4, asr r3
    2004:	00737574 	rsbseq	r7, r3, r4, ror r5
    2008:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    200c:	006d656d 	rsbeq	r6, sp, sp, ror #10
    2010:	434d5346 	movtmi	r5, #54086	; 0xd346
    2014:	4343455f 	movtmi	r4, #13663	; 0x355f
    2018:	65676150 	strbvs	r6, [r7, #-336]!	; 0xfffffeb0
    201c:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0xfffff6ad
    2020:	43544200 	cmpmi	r4, #0, 4
    2024:	53460052 	movtpl	r0, #24658	; 0x6052
    2028:	425f434d 	subsmi	r4, pc, #872415233	; 0x34000001
    202c:	006b6e61 	rsbeq	r6, fp, r1, ror #28
    2030:	434d5346 	movtmi	r5, #54086	; 0xd346
    2034:	6c6f485f 	stclvs	8, cr4, [pc], #-380	; 1ec0 <__Stack_Size+0x1cc0>
    2038:	74655364 	strbtvc	r5, [r5], #-868	; 0xfffffc9c
    203c:	69547075 	ldmdbvs	r4, {r0, r2, r4, r5, r6, ip, sp, lr}^
    2040:	4600656d 	strmi	r6, [r0], -sp, ror #10
    2044:	5f434d53 	svcpl	0x00434d53
    2048:	46005449 	strmi	r5, [r0], -r9, asr #8
    204c:	5f434d53 	svcpl	0x00434d53
    2050:	70617257 	rsbvc	r7, r1, r7, asr r2
    2054:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    2058:	4d534600 	ldclmi	6, cr4, [r3, #-0]
    205c:	414e5f43 	cmpmi	lr, r3, asr #30
    2060:	6e49444e 	cdpvs	4, 4, cr4, cr9, cr14, {2}
    2064:	46007469 	strmi	r7, [r0], -r9, ror #8
    2068:	5f434d53 	svcpl	0x00434d53
    206c:	54737542 	ldrbtpl	r7, [r3], #-1346	; 0xfffffabe
    2070:	416e7275 	smcmi	59173	; 0xe725
    2074:	6e756f72 	mrcvs	15, 3, r6, cr5, cr2, {3}
    2078:	72754464 	rsbsvc	r4, r5, #100, 8	; 0x64000000
    207c:	6f697461 	svcvs	0x00697461
    2080:	5346006e 	movtpl	r0, #24686	; 0x606e
    2084:	415f434d 	cmpmi	pc, sp, asr #6
    2088:	636e7973 	cmnvs	lr, #1884160	; 0x1cc000
    208c:	6e6f7268 	cdpvs	2, 6, cr7, cr15, cr8, {3}
    2090:	5773756f 	ldrbpl	r7, [r3, -pc, ror #10]!
    2094:	00746961 	rsbseq	r6, r4, r1, ror #18
    2098:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    209c:	00747461 	rsbseq	r7, r4, r1, ror #8
    20a0:	434d5346 	movtmi	r5, #54086	; 0xd346
    20a4:	4c43545f 	cfstrdmi	mvd5, [r3], {95}	; 0x5f
    20a8:	74655352 	strbtvc	r5, [r5], #-850	; 0xfffffcae
    20ac:	69547075 	ldmdbvs	r4, {r0, r2, r4, r5, r6, ip, sp, lr}^
    20b0:	4600656d 	strmi	r6, [r0], -sp, ror #10
    20b4:	5f434d53 	svcpl	0x00434d53
    20b8:	41434350 	cmpmi	r3, r0, asr r3
    20bc:	6e494452 	mcrvs	4, 2, r4, cr9, cr2, {2}
    20c0:	74537469 	ldrbvc	r7, [r3], #-1129	; 0xfffffb97
    20c4:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    20c8:	4d534600 	ldclmi	6, cr4, [r3, #-0]
    20cc:	654d5f43 	strbvs	r5, [sp, #-3907]	; 0xfffff0bd
    20d0:	79726f6d 	ldmdbvc	r2!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    20d4:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    20d8:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    20dc:	00726370 	rsbseq	r6, r2, r0, ror r3
    20e0:	434d5346 	movtmi	r5, #54086	; 0xd346
    20e4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    20e8:	00434345 	subeq	r4, r3, r5, asr #6
    20ec:	434d5346 	movtmi	r5, #54086	; 0xd346
    20f0:	6464415f 	strbtvs	r4, [r4], #-351	; 0xfffffea1
    20f4:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    20f8:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0xfffffaad
    20fc:	6d695470 	cfstrdvs	mvd5, [r9, #-448]!	; 0xfffffe40
    2100:	53460065 	movtpl	r0, #24677	; 0x6065
    2104:	505f434d 	subspl	r4, pc, sp, asr #6
    2108:	52414343 	subpl	r4, r1, #201326593	; 0xc000001
    210c:	696e4944 	stmdbvs	lr!, {r2, r6, r8, fp, lr}^
    2110:	70795474 	rsbsvc	r5, r9, r4, ror r4
    2114:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2118:	4d534600 	ldclmi	6, cr4, [r3, #-0]
    211c:	43505f43 	cmpmi	r0, #268	; 0x10c
    2120:	44524143 	ldrbmi	r4, [r2], #-323	; 0xfffffebd
    2124:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    2128:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    212c:	50007469 	andpl	r7, r0, r9, ror #8
    2130:	00344f49 	eorseq	r4, r4, r9, asr #30
    2134:	434d5346 	movtmi	r5, #54086	; 0xd346
    2138:	4e414e5f 	mcrmi	14, 2, r4, cr1, cr15, {2}
    213c:	646d4344 	strbtvs	r4, [sp], #-836	; 0xfffffcbc
    2140:	4d534600 	ldclmi	6, cr4, [r3, #-0]
    2144:	4c465f43 	mcrrmi	15, 4, r5, r6, cr3
    2148:	46004741 	strmi	r4, [r0], -r1, asr #14
    214c:	5f434d53 	svcpl	0x00434d53
    2150:	53524f4e 	cmppl	r2, #312	; 0x138
    2154:	444d4152 	strbmi	r4, [sp], #-338	; 0xfffffeae
    2158:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    215c:	53460074 	movtpl	r0, #24692	; 0x6074
    2160:	4e5f434d 	cdpmi	3, 5, cr4, cr15, cr13, {2}
    2164:	5253524f 	subspl	r5, r3, #-268435452	; 0xf0000004
    2168:	74534d41 	ldrbvc	r4, [r3], #-3393	; 0xfffff2bf
    216c:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    2170:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    2174:	4d534600 	ldclmi	6, cr4, [r3, #-0]
    2178:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    217c:	616c4674 	smcvs	50276	; 0xc464
    2180:	61745367 	cmnvs	r4, r7, ror #6
    2184:	00737574 	rsbseq	r7, r3, r4, ror r5
    2188:	54535c2e 	ldrbpl	r5, [r3], #-3118	; 0xfffff3d2
    218c:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
    2190:	5f783031 	svcpl	0x00783031
    2194:	694c5746 	stmdbvs	ip, {r1, r2, r6, r8, r9, sl, ip, lr}^
    2198:	72735c62 	rsbsvc	r5, r3, #25088	; 0x6200
    219c:	74735c63 	ldrbtvc	r5, [r3], #-3171	; 0xfffff39d
    21a0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    21a4:	5f783031 	svcpl	0x00783031
    21a8:	636d7366 	cmnvs	sp, #-1744830463	; 0x98000001
    21ac:	4600632e 	strmi	r6, [r0], -lr, lsr #6
    21b0:	5f434d53 	svcpl	0x00434d53
    21b4:	444e414e 	strbmi	r4, [lr], #-334	; 0xfffffeb2
    21b8:	4343505f 	movtmi	r5, #12383	; 0x305f
    21bc:	54445241 	strbpl	r5, [r4], #-577	; 0xfffffdbf
    21c0:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}
    21c4:	696e4967 	stmdbvs	lr!, {r0, r1, r2, r5, r6, r8, fp, lr}^
    21c8:	70795474 	rsbsvc	r5, r9, r4, ror r4
    21cc:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    21d0:	4d534600 	ldclmi	6, cr4, [r3, #-0]
    21d4:	54495f43 	strbpl	r5, [r9], #-3907	; 0xfffff0bd
    21d8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    21dc:	46006769 	strmi	r6, [r0], -r9, ror #14
    21e0:	5f434d53 	svcpl	0x00434d53
    21e4:	74696157 	strbtvc	r6, [r9], #-343	; 0xfffffea9
    21e8:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0xfffffaad
    21ec:	6d695470 	cfstrdvs	mvd5, [r9, #-448]!	; 0xfffffe40
    21f0:	53460065 	movtpl	r0, #24677	; 0x6065
    21f4:	4d5f434d 	ldclmi	3, cr4, [pc, #-308]	; 20c8 <__Stack_Size+0x1ec8>
    21f8:	726f6d65 	rsbvc	r6, pc, #6464	; 0x1940
    21fc:	74614479 	strbtvc	r4, [r1], #-1145	; 0xfffffb87
    2200:	64695761 	strbtvs	r5, [r9], #-1889	; 0xfffff89f
    2204:	46006874 			; <UNDEFINED> instruction: 0x46006874
    2208:	5f434d53 	svcpl	0x00434d53
    220c:	6b6e6142 	blvs	1b9a71c <__Stack_Size+0x1b9a51c>
    2210:	545f4531 	ldrbpl	r4, [pc], #-1329	; 2218 <__Stack_Size+0x2018>
    2214:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    2218:	46006665 	strmi	r6, [r0], -r5, ror #12
    221c:	5f434d53 	svcpl	0x00434d53
    2220:	41434350 	cmpmi	r3, r0, asr r3
    2224:	6d434452 	cfstrdvs	mvd4, [r3, #-328]	; 0xfffffeb8
    2228:	53460064 	movtpl	r0, #24676	; 0x6064
    222c:	415f434d 	cmpmi	pc, sp, asr #6
    2230:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
    2234:	6f487373 	svcvs	0x00487373
    2238:	6954646c 	ldmdbvs	r4, {r2, r3, r5, r6, sl, sp, lr}^
    223c:	4600656d 	strmi	r6, [r0], -sp, ror #10
    2240:	5f434d53 	svcpl	0x00434d53
    2244:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0xfffffaad
    2248:	6d695470 	cfstrdvs	mvd5, [r9, #-448]!	; 0xfffffe40
    224c:	53460065 	movtpl	r0, #24677	; 0x6065
    2250:	415f434d 	cmpmi	pc, sp, asr #6
    2254:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    2258:	646f4d73 	strbtvs	r4, [pc], #-3443	; 2260 <__Stack_Size+0x2060>
    225c:	57420065 	strbpl	r0, [r2, -r5, rrx]
    2260:	46005254 			; <UNDEFINED> instruction: 0x46005254
    2264:	5f434d53 	svcpl	0x00434d53
    2268:	444e414e 	strbmi	r4, [lr], #-334	; 0xfffffeb2
    226c:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    2270:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2274:	46007469 	strmi	r7, [r0], -r9, ror #8
    2278:	5f434d53 	svcpl	0x00434d53
    227c:	61746144 	cmnvs	r4, r4, asr #2
    2280:	6574614c 	ldrbvs	r6, [r4, #-332]!	; 0xfffffeb4
    2284:	0079636e 	rsbseq	r6, r9, lr, ror #6
    2288:	434d5346 	movtmi	r5, #54086	; 0xd346
    228c:	524f4e5f 	subpl	r4, pc, #1520	; 0x5f0
    2290:	4d415253 	sfmmi	f5, 2, [r1, #-332]	; 0xfffffeb4
    2294:	696d6954 	stmdbvs	sp!, {r2, r4, r6, r8, fp, sp, lr}^
    2298:	6e49676e 	cdpvs	7, 4, cr6, cr9, cr14, {3}
    229c:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    22a0:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    22a4:	53460066 	movtpl	r0, #24678	; 0x6066
    22a8:	455f434d 	ldrbmi	r4, [pc, #-845]	; 1f63 <__Stack_Size+0x1d63>
    22ac:	46004343 	strmi	r4, [r0], -r3, asr #6
    22b0:	5f434d53 	svcpl	0x00434d53
    22b4:	41434350 	cmpmi	r3, r0, asr r3
    22b8:	6e494452 	mcrvs	4, 2, r4, cr9, cr2, {2}
    22bc:	50007469 	andpl	r7, r0, r9, ror #8
    22c0:	00335243 	eorseq	r5, r3, r3, asr #4
    22c4:	434d5346 	movtmi	r5, #54086	; 0xd346
    22c8:	7478455f 	ldrbtvc	r4, [r8], #-1375	; 0xfffffaa1
    22cc:	65646e65 	strbvs	r6, [r4, #-3685]!	; 0xfffff19b
    22d0:	646f4d64 	strbtvs	r4, [pc], #-3428	; 22d8 <__Stack_Size+0x20d8>
    22d4:	53460065 	movtpl	r0, #24677	; 0x6065
    22d8:	575f434d 	ldrbpl	r4, [pc, -sp, asr #6]
    22dc:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
    22e0:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
    22e4:	6f697461 	svcvs	0x00697461
    22e8:	5346006e 	movtpl	r0, #24686	; 0x606e
    22ec:	425f434d 	subsmi	r4, pc, #872415233	; 0x34000001
    22f0:	326b6e61 	rsbcc	r6, fp, #1552	; 0x610
    22f4:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    22f8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    22fc:	4d534600 	ldclmi	6, cr4, [r3, #-0]
    2300:	61445f43 	cmpvs	r4, r3, asr #30
    2304:	65536174 	ldrbvs	r6, [r3, #-372]	; 0xfffffe8c
    2308:	54707574 	ldrbtpl	r7, [r0], #-1396	; 0xfffffa8c
    230c:	00656d69 	rsbeq	r6, r5, r9, ror #26
    2310:	434d5346 	movtmi	r5, #54086	; 0xd346
    2314:	6165525f 	cmnvs	r5, pc, asr r2
    2318:	69725764 	ldmdbvs	r2!, {r2, r5, r6, r8, r9, sl, ip, lr}^
    231c:	69546574 	ldmdbvs	r4, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2320:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
    2324:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    2328:	46007463 	strmi	r7, [r0], -r3, ror #8
    232c:	5f434d53 	svcpl	0x00434d53
    2330:	70534f49 	subsvc	r4, r3, r9, asr #30
    2334:	54656361 	strbtpl	r6, [r5], #-865	; 0xfffffc9f
    2338:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}
    233c:	72745367 	rsbsvc	r5, r4, #-1677721599	; 0x9c000001
    2340:	00746375 	rsbseq	r6, r4, r5, ror r3
    2344:	434d5346 	movtmi	r5, #54086	; 0xd346
    2348:	6e61425f 	mcrvs	2, 3, r4, cr1, cr15, {2}
    234c:	545f336b 	ldrbpl	r3, [pc], #-875	; 2354 <__Stack_Size+0x2154>
    2350:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    2354:	69006665 	stmdbvs	r0, {r0, r2, r5, r6, r9, sl, sp, lr}
    2358:	616e6574 	smcvs	58964	; 0xe654
    235c:	00656c62 	rsbeq	r6, r5, r2, ror #24
    2360:	434d5346 	movtmi	r5, #54086	; 0xd346
    2364:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    2368:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
    236c:	46006761 	strmi	r6, [r0], -r1, ror #14
    2370:	5f434d53 	svcpl	0x00434d53
    2374:	41434350 	cmpmi	r3, r0, asr r3
    2378:	65444452 	strbvs	r4, [r4, #-1106]	; 0xfffffbae
    237c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    2380:	4d534600 	ldclmi	6, cr4, [r3, #-0]
    2384:	61425f43 	cmpvs	r2, r3, asr #30
    2388:	5f346b6e 	svcpl	0x00346b6e
    238c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    2390:	00666544 	rsbeq	r6, r6, r4, asr #10
    2394:	434d5346 	movtmi	r5, #54086	; 0xd346
    2398:	4e414e5f 	mcrmi	14, 2, r4, cr1, cr15, {2}
    239c:	696e4944 	stmdbvs	lr!, {r2, r6, r8, fp, lr}^
    23a0:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    23a4:	00746375 	rsbseq	r6, r4, r5, ror r3
    23a8:	434d5346 	movtmi	r5, #54086	; 0xd346
    23ac:	524f4e5f 	subpl	r4, pc, #1520	; 0x5f0
    23b0:	4d415253 	sfmmi	f5, 2, [r1, #-332]	; 0xfffffeb4
    23b4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    23b8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    23bc:	00666544 	rsbeq	r6, r6, r4, asr #10
    23c0:	434d5346 	movtmi	r5, #54086	; 0xd346
    23c4:	5241545f 	subpl	r5, r1, #1593835520	; 0x5f000000
    23c8:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0xfffffaad
    23cc:	6d695470 	cfstrdvs	mvd5, [r9, #-448]!	; 0xfffffe40
    23d0:	6d740065 	ldclvs	0, cr0, [r4, #-404]!	; 0xfffffe6c
    23d4:	00727370 	rsbseq	r7, r2, r0, ror r3
    23d8:	76636365 	strbtvc	r6, [r3], -r5, ror #6
    23dc:	46006c61 	strmi	r6, [r0], -r1, ror #24
    23e0:	5f434d53 	svcpl	0x00434d53
    23e4:	74696157 	strbtvc	r6, [r9], #-343	; 0xfffffea9
    23e8:	74616566 	strbtvc	r6, [r1], #-1382	; 0xfffffa9a
    23ec:	00657275 	rsbeq	r7, r5, r5, ror r2
    23f0:	434d5346 	movtmi	r5, #54086	; 0xd346
    23f4:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    23f8:	67695374 			; <UNDEFINED> instruction: 0x67695374
    23fc:	006c616e 	rsbeq	r6, ip, lr, ror #2
    2400:	434d5346 	movtmi	r5, #54086	; 0xd346
    2404:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    2408:	54497261 	strbpl	r7, [r9], #-609	; 0xfffffd9f
    240c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
    2410:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2414:	46007469 	strmi	r7, [r0], -r9, ror #8
    2418:	5f434d53 	svcpl	0x00434d53
    241c:	53524f4e 	cmppl	r2, #312	; 0x138
    2420:	494d4152 	stmdbmi	sp, {r1, r4, r6, r8, lr}^
    2424:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2428:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    242c:	53460074 	movtpl	r0, #24692	; 0x6074
    2430:	4e5f434d 	cdpmi	3, 5, cr4, cr15, cr13, {2}
    2434:	44444e41 	strbmi	r4, [r4], #-3649	; 0xfffff1bf
    2438:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    243c:	41500074 	cmpmi	r0, r4, ror r0
    2440:	00345454 	eorseq	r5, r4, r4, asr r4
    2444:	32524350 	subscc	r4, r2, #80, 6	; 0x40000001
    2448:	4d534600 	ldclmi	6, cr4, [r3, #-0]
    244c:	61445f43 	cmpvs	r4, r3, asr #30
    2450:	64416174 	strbvs	r6, [r1], #-372	; 0xfffffe8c
    2454:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    2458:	78754d73 	ldmdavc	r5!, {r0, r1, r4, r5, r6, r8, sl, fp, lr}^
    245c:	52435000 	subpl	r5, r3, #0
    2460:	53460034 	movtpl	r0, #24628	; 0x6034
    2464:	4e5f434d 	cdpmi	3, 5, cr4, cr15, cr13, {2}
    2468:	5253524f 	subspl	r5, r3, #-268435452	; 0xf0000004
    246c:	6d434d41 	stclvs	13, cr4, [r3, #-260]	; 0xfffffefc
    2470:	53460064 	movtpl	r0, #24676	; 0x6064
    2474:	575f434d 	ldrbpl	r4, [pc, -sp, asr #6]
    2478:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
    247c:	73727542 	cmnvc	r2, #276824064	; 0x10800000
    2480:	53460074 	movtpl	r0, #24692	; 0x6074
    2484:	4e5f434d 	cdpmi	3, 5, cr4, cr15, cr13, {2}
    2488:	45444e41 	strbmi	r4, [r4, #-3649]	; 0xfffff1bf
    248c:	6d434343 	stclvs	3, cr4, [r3, #-268]	; 0xfffffef4
    2490:	53460064 	movtpl	r0, #24676	; 0x6064
    2494:	575f434d 	ldrbpl	r4, [pc, -sp, asr #6]
    2498:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
    249c:	696d6954 	stmdbvs	sp!, {r2, r4, r6, r8, fp, sp, lr}^
    24a0:	7453676e 	ldrbvc	r6, [r3], #-1902	; 0xfffff892
    24a4:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    24a8:	4d534600 	ldclmi	6, cr4, [r3, #-0]
    24ac:	4c435f43 	mcrrmi	15, 4, r5, r3, cr3
    24b0:	7669444b 	strbtvc	r4, [r9], -fp, asr #8
    24b4:	6f697369 	svcvs	0x00697369
    24b8:	4d50006e 	ldclmi	0, cr0, [r0, #-440]	; 0xfffffe48
    24bc:	00324d45 	eorseq	r4, r2, r5, asr #26
    24c0:	4d454d50 	stclmi	13, cr4, [r5, #-320]	; 0xfffffec0
    24c4:	4d500033 	ldclmi	0, cr0, [r0, #-204]	; 0xffffff34
    24c8:	00344d45 	eorseq	r4, r4, r5, asr #26
    24cc:	54544150 	ldrbpl	r4, [r4], #-336	; 0xfffffeb0
    24d0:	41500032 	cmpmi	r0, r2, lsr r0
    24d4:	00335454 	eorseq	r5, r3, r4, asr r4
    24d8:	434d5346 	movtmi	r5, #54086	; 0xd346
    24dc:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 2368 <__Stack_Size+0x2168>
    24e0:	536e6f6d 	cmnpl	lr, #436	; 0x1b4
    24e4:	65636170 	strbvs	r6, [r3, #-368]!	; 0xfffffe90
    24e8:	696d6954 	stmdbvs	sp!, {r2, r4, r6, r8, fp, sp, lr}^
    24ec:	7453676e 	ldrbvc	r6, [r3], #-1902	; 0xfffff892
    24f0:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    24f4:	4d534600 	ldclmi	6, cr4, [r3, #-0]
    24f8:	4f4e5f43 	svcmi	0x004e5f43
    24fc:	41525352 	cmpmi	r2, r2, asr r3
    2500:	696e494d 	stmdbvs	lr!, {r0, r2, r3, r6, r8, fp, lr}^
    2504:	53460074 	movtpl	r0, #24692	; 0x6074
    2508:	4e5f434d 	cdpmi	3, 5, cr4, cr15, cr13, {2}
    250c:	49444e41 	stmdbmi	r4, {r0, r6, r9, sl, fp, lr}^
    2510:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0xfffff692
    2514:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    2518:	46006665 	strmi	r6, [r0], -r5, ror #12
    251c:	5f434d53 	svcpl	0x00434d53
    2520:	72747441 	rsbsvc	r7, r4, #1090519040	; 0x41000000
    2524:	74756269 	ldrbtvc	r6, [r5], #-617	; 0xfffffd97
    2528:	61705365 	cmnvs	r0, r5, ror #6
    252c:	69546563 	ldmdbvs	r4, {r0, r1, r5, r6, r8, sl, sp, lr}^
    2530:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
    2534:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    2538:	46007463 	strmi	r7, [r0], -r3, ror #8
    253c:	5f434d53 	svcpl	0x00434d53
    2540:	535a6948 	cmppl	sl, #72, 18	; 0x120000
    2544:	70757465 	rsbsvc	r7, r5, r5, ror #8
    2548:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    254c:	4d534600 	ldclmi	6, cr4, [r3, #-0]
    2550:	75425f43 	strbvc	r5, [r2, #-3907]	; 0xfffff0bd
    2554:	41747372 	cmnmi	r4, r2, ror r3
    2558:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    255c:	646f4d73 	strbtvs	r4, [pc], #-3443	; 2564 <__Stack_Size+0x2364>
    2560:	43450065 	movtmi	r0, #20581	; 0x5065
    2564:	00325243 	eorseq	r5, r2, r3, asr #4
    2568:	52434345 	subpl	r4, r3, #335544321	; 0x14000001
    256c:	53460033 	movtpl	r0, #24627	; 0x6033
    2570:	575f434d 	ldrbpl	r4, [pc, -sp, asr #6]
    2574:	53746961 	cmnpl	r4, #1589248	; 0x184000
    2578:	616e6769 	cmnvs	lr, r9, ror #14
    257c:	6c6f506c 	stclvs	0, cr5, [pc], #-432	; 23d4 <__Stack_Size+0x21d4>
    2580:	74697261 	strbtvc	r7, [r9], #-609	; 0xfffffd9f
    2584:	69700079 	ldmdbvs	r0!, {r0, r3, r4, r5, r6}^
    2588:	736f706e 	cmnvc	pc, #110	; 0x6e
    258c:	74694200 	strbtvc	r4, [r9], #-512	; 0xfffffe00
    2590:	5445535f 	strbpl	r5, [r5], #-863	; 0xfffffca1
    2594:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    2598:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xfffff0b1
    259c:	754f6461 	strbvc	r6, [pc, #-1121]	; 2143 <__Stack_Size+0x1f43>
    25a0:	74757074 	ldrbtvc	r7, [r5], #-116	; 0xffffff8c
    25a4:	61746144 	cmnvs	r4, r4, asr #2
    25a8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    25ac:	76455f4f 	strbvc	r5, [r5], -pc, asr #30
    25b0:	4f746e65 	svcmi	0x00746e65
    25b4:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0xfffffb8b
    25b8:	646d4374 	strbtvs	r4, [sp], #-884	; 0xfffffc8c
    25bc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    25c0:	74535f4f 	ldrbvc	r5, [r3], #-3919	; 0xfffff0b1
    25c4:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    25c8:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    25cc:	74694200 	strbtvc	r4, [r9], #-512	; 0xfffffe00
    25d0:	006c6156 	rsbeq	r6, ip, r6, asr r1
    25d4:	5f746942 	svcpl	0x00746942
    25d8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
    25dc:	50470054 	subpl	r0, r7, r4, asr r0
    25e0:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    25e4:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
    25e8:	00746942 	rsbseq	r6, r4, r2, asr #18
    25ec:	4f495047 	svcmi	0x00495047
    25f0:	4854455f 	ldmdami	r4, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^
    25f4:	64654d5f 	strbtvs	r4, [r5], #-3423	; 0xfffff2a1
    25f8:	6e496169 	dvfvsez	f6, f1, #1.0
    25fc:	66726574 			; <UNDEFINED> instruction: 0x66726574
    2600:	00656361 	rsbeq	r6, r5, r1, ror #6
    2604:	4f495047 	svcmi	0x00495047
    2608:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
    260c:	73746942 	cmnvc	r4, #1081344	; 0x108000
    2610:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    2614:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
    2618:	45007469 	strmi	r7, [r0, #-1129]	; 0xfffffb97
    261c:	43495458 	movtmi	r5, #37976	; 0x9458
    2620:	69700052 	ldmdbvs	r0!, {r1, r4, r6}^
    2624:	73616d6e 	cmnvc	r1, #7040	; 0x1b80
    2628:	5047006b 	subpl	r0, r7, fp, rrx
    262c:	505f4f49 	subspl	r4, pc, r9, asr #30
    2630:	5374726f 	cmnpl	r4, #-268435450	; 0xf0000006
    2634:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2638:	50470065 	subpl	r0, r7, r5, rrx
    263c:	445f4f49 	ldrbmi	r4, [pc], #-3913	; 2644 <__Stack_Size+0x2444>
    2640:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2644:	50470074 	subpl	r0, r7, r4, ror r0
    2648:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 1707 <__Stack_Size+0x1507>
    264c:	746e6576 	strbtvc	r6, [lr], #-1398	; 0xfffffa8a
    2650:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2654:	6f437475 	svcvs	0x00437475
    2658:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    265c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    2660:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xfffff0b1
    2664:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    2668:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0xfffffa90
    266c:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
    2670:	47007469 	strmi	r7, [r0, -r9, ror #8]
    2674:	5f4f4950 	svcpl	0x004f4950
    2678:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    267c:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0xfffff6b4
    2680:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2684:	50006769 	andpl	r6, r0, r9, ror #14
    2688:	5674726f 	ldrbtpl	r7, [r4], -pc, ror #4
    268c:	47006c61 	strmi	r6, [r0, -r1, ror #24]
    2690:	5f4f4950 	svcpl	0x004f4950
    2694:	526e6950 	rsbpl	r6, lr, #80, 18	; 0x140000
    2698:	70616d65 	rsbvc	r6, r1, r5, ror #26
    269c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    26a0:	47006769 	strmi	r6, [r0, -r9, ror #14]
    26a4:	5f4f4950 	svcpl	0x004f4950
    26a8:	536e6950 	cmnpl	lr, #80, 18	; 0x140000
    26ac:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    26b0:	50470065 	subpl	r0, r7, r5, rrx
    26b4:	525f4f49 	subspl	r4, pc, #292	; 0x124
    26b8:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    26bc:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0xffffff92
    26c0:	61746144 	cmnvs	r4, r4, asr #2
    26c4:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    26c8:	6b73616d 	blvs	1cdac84 <__Stack_Size+0x1cdaa84>
    26cc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    26d0:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    26d4:	636f4c6e 	cmnvs	pc, #28160	; 0x6e00
    26d8:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    26dc:	00676966 	rsbeq	r6, r7, r6, ror #18
    26e0:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    26e4:	70746e65 	rsbsvc	r6, r4, r5, ror #28
    26e8:	47006e69 	strmi	r6, [r0, -r9, ror #28]
    26ec:	5f4f4950 	svcpl	0x004f4950
    26f0:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
    26f4:	6d740065 	ldclvs	0, cr0, [r4, #-404]!	; 0xfffffe6c
    26f8:	4d003170 	stfmis	f3, [r0, #-448]	; 0xfffffe40
    26fc:	32525041 	subscc	r5, r2, #65	; 0x41
    2700:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    2704:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xfffff0b1
    2708:	0070616d 	rsbseq	r6, r0, sp, ror #2
    270c:	4f494641 	svcmi	0x00494641
    2710:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    2714:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2718:	74694200 	strbtvc	r4, [r9], #-512	; 0xfffffe00
    271c:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    2720:	4d006e6f 	stcmi	14, cr6, [r0, #-444]	; 0xfffffe44
    2724:	00525041 	subseq	r5, r2, r1, asr #32
    2728:	4f495047 	svcmi	0x00495047
    272c:	50470078 	subpl	r0, r7, r8, ror r0
    2730:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
    2734:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2738:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    273c:	56450074 			; <UNDEFINED> instruction: 0x56450074
    2740:	2e005243 	cdpcs	2, 0, cr5, cr0, cr3, {2}
    2744:	4d54535c 	ldclmi	3, cr5, [r4, #-368]	; 0xfffffe90
    2748:	31463233 	cmpcc	r6, r3, lsr r2
    274c:	465f7830 			; <UNDEFINED> instruction: 0x465f7830
    2750:	62694c57 	rsbvs	r4, r9, #22272	; 0x5700
    2754:	6372735c 	cmnvs	r2, #92, 6	; 0x70000001
    2758:	6d74735c 	ldclvs	3, cr7, [r4, #-368]!	; 0xfffffe90
    275c:	31663233 	cmncc	r6, r3, lsr r2
    2760:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
    2764:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
    2768:	75630063 	strbvc	r0, [r3, #-99]!	; 0xffffff9d
    276c:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    2770:	646f6d74 	strbtvs	r6, [pc], #-3444	; 2778 <__Stack_Size+0x2578>
    2774:	50470065 	subpl	r0, r7, r5, rrx
    2778:	525f4f49 	subspl	r4, pc, #292	; 0x124
    277c:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
    2780:	73746942 	cmnvc	r4, #1081344	; 0x108000
    2784:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    2788:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xfffff0b1
    278c:	754f6461 	strbvc	r6, [pc, #-1121]	; 2333 <__Stack_Size+0x2133>
    2790:	74757074 	ldrbtvc	r7, [r5], #-116	; 0xffffff8c
    2794:	61746144 	cmnvs	r4, r4, asr #2
    2798:	00746942 	rsbseq	r6, r4, r2, asr #18
    279c:	4f495047 	svcmi	0x00495047
    27a0:	4946415f 	stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, lr}^
    27a4:	4965444f 	stmdbmi	r5!, {r0, r1, r2, r3, r6, sl, lr}^
    27a8:	0074696e 	rsbseq	r6, r4, lr, ror #18
    27ac:	4f495047 	svcmi	0x00495047
    27b0:	4854455f 	ldmdami	r4, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^
    27b4:	64654d5f 	strbtvs	r4, [r5], #-3423	; 0xfffff2a1
    27b8:	6e496169 	dvfvsez	f6, f1, #1.0
    27bc:	66726574 			; <UNDEFINED> instruction: 0x66726574
    27c0:	43656361 	cmnmi	r5, #-2080374783	; 0x84000001
    27c4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    27c8:	32490067 	subcc	r0, r9, #103	; 0x67
    27cc:	65525f43 	ldrbvs	r5, [r2, #-3907]	; 0xfffff0bd
    27d0:	65526461 	ldrbvs	r6, [r2, #-1121]	; 0xfffffb9f
    27d4:	74736967 	ldrbtvc	r6, [r3], #-2407	; 0xfffff699
    27d8:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    27dc:	475f4332 	smmlarmi	pc, r2, r3, r4	; <UNPREDICTABLE>
    27e0:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    27e4:	74536761 	ldrbvc	r6, [r3], #-1889	; 0xfffff89f
    27e8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    27ec:	43324900 	teqmi	r2, #0, 18
    27f0:	6c61435f 	stclvs	3, cr4, [r1], #-380	; 0xfffffe84
    27f4:	616c7563 	cmnvs	ip, r3, ror #10
    27f8:	45506574 	ldrbmi	r6, [r0, #-1396]	; 0xfffffa8c
    27fc:	32490043 	subcc	r0, r9, #67	; 0x43
    2800:	6f535f43 	svcvs	0x00535f43
    2804:	61777466 	cmnvs	r7, r6, ror #8
    2808:	65526572 	ldrbvs	r6, [r2, #-1394]	; 0xfffffa8e
    280c:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    2810:	4900646d 	stmdbmi	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    2814:	495f4332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, lr}^	; <UNPREDICTABLE>
    2818:	32690054 	rsbcc	r0, r9, #84	; 0x54
    281c:	61627863 	cmnvs	r2, r3, ror #16
    2820:	6c006573 	cfstr32vs	mvfx6, [r0], {115}	; 0x73
    2824:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0xfffffc9f
    2828:	746e6576 	strbtvc	r6, [lr], #-1398	; 0xfffffa8a
    282c:	43324900 	teqmi	r2, #0, 18
    2830:	6b63415f 	blvs	18d2db4 <__Stack_Size+0x18d2bb4>
    2834:	6c776f6e 	ldclvs	15, cr6, [r7], #-440	; 0xfffffe48
    2838:	65676465 	strbvs	r6, [r7, #-1125]!	; 0xfffffb9b
    283c:	64644164 	strbtvs	r4, [r4], #-356	; 0xfffffe9c
    2840:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    2844:	4c434800 	mcrrmi	8, 0, r4, r3, cr0
    2848:	72465f4b 	subvc	r5, r6, #300	; 0x12c
    284c:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0xfffffe9b
    2850:	0079636e 	rsbseq	r6, r9, lr, ror #6
    2854:	5f433249 	svcpl	0x00433249
    2858:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
    285c:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0xfffffe8e
    2860:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
    2864:	43324900 	teqmi	r2, #0, 18
    2868:	646d435f 	strbtvs	r4, [sp], #-863	; 0xfffffca1
    286c:	43324900 	teqmi	r2, #0, 18
    2870:	6172545f 	cmnvs	r2, pc, asr r4
    2874:	696d736e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}^
    2878:	43455074 	movtmi	r5, #20596	; 0x5074
    287c:	43324900 	teqmi	r2, #0, 18
    2880:	63720078 	cmnvs	r2, #120	; 0x78
    2884:	6c635f63 	stclvs	15, cr5, [r3], #-396	; 0xfffffe74
    2888:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    288c:	43324900 	teqmi	r2, #0, 18
    2890:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    2894:	54497261 	strbpl	r7, [r9], #-609	; 0xfffffd9f
    2898:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
    289c:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    28a0:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    28a4:	535f4332 	cmppl	pc, #-939524096	; 0xc8000000
    28a8:	44646e65 	strbtmi	r6, [r4], #-3685	; 0xfffff19b
    28ac:	00617461 	rsbeq	r7, r1, r1, ror #8
    28b0:	5f434352 	svcpl	0x00434352
    28b4:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    28b8:	7954736b 	ldmdbvc	r4, {r0, r1, r3, r5, r6, r8, r9, ip, sp, lr}^
    28bc:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    28c0:	5c2e0066 	stcpl	0, cr0, [lr], #-408	; 0xfffffe68
    28c4:	334d5453 	movtcc	r5, #54355	; 0xd453
    28c8:	30314632 	eorscc	r4, r1, r2, lsr r6
    28cc:	57465f78 	smlsldxpl	r5, r6, r8, pc	; <UNPREDICTABLE>
    28d0:	5c62694c 	stclpl	9, cr6, [r2], #-304	; 0xfffffed0
    28d4:	5c637273 	sfmpl	f7, 2, [r3], #-460	; 0xfffffe34
    28d8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    28dc:	30316632 	eorscc	r6, r1, r2, lsr r6
    28e0:	32695f78 	rsbcc	r5, r9, #120, 30	; 0x1e0
    28e4:	00632e63 	rsbeq	r2, r3, r3, ror #28
    28e8:	5f433249 	svcpl	0x00433249
    28ec:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    28f0:	43324900 	teqmi	r2, #0, 18
    28f4:	43414e5f 	movtmi	r4, #7775	; 0x1e5f
    28f8:	736f504b 	cmnvc	pc, #75	; 0x4b
    28fc:	6f697469 	svcvs	0x00697469
    2900:	3249006e 	subcc	r0, r9, #110	; 0x6e
    2904:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    2908:	74537469 	ldrbvc	r7, [r3], #-1129	; 0xfffffb97
    290c:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    2910:	616c6600 	cmnvs	ip, r0, lsl #12
    2914:	49003167 	stmdbmi	r0, {r0, r1, r2, r5, r6, r8, ip, sp}
    2918:	475f4332 	smmlarmi	pc, r2, r3, r4	; <UNPREDICTABLE>
    291c:	54497465 	strbpl	r7, [r9], #-1125	; 0xfffffb9b
    2920:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    2924:	49007375 	stmdbmi	r0, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}
    2928:	415f4332 	cmpmi	pc, r2, lsr r3	; <UNPREDICTABLE>
    292c:	6d435052 	stclvs	0, cr5, [r3, #-328]	; 0xfffffeb8
    2930:	63700064 	cmnvs	r0, #100	; 0x64
    2934:	00316b6c 	eorseq	r6, r1, ip, ror #22
    2938:	5f433249 	svcpl	0x00433249
    293c:	43414d44 	movtmi	r4, #7492	; 0x1d44
    2940:	4900646d 	stmdbmi	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    2944:	445f4332 	ldrbmi	r4, [pc], #-818	; 294c <__Stack_Size+0x274c>
    2948:	614c414d 	cmpvs	ip, sp, asr #2
    294c:	72547473 	subsvc	r7, r4, #1929379840	; 0x73000000
    2950:	66736e61 	ldrbtvs	r6, [r3], -r1, ror #28
    2954:	6d437265 	sfmvs	f7, 2, [r3, #-404]	; 0xfffffe6c
    2958:	55530064 	ldrbpl	r0, [r3, #-100]	; 0xffffff9c
    295c:	53454343 	movtpl	r4, #21315	; 0x5343
    2960:	32490053 	subcc	r0, r9, #83	; 0x53
    2964:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    2968:	43455074 	movtmi	r5, #20596	; 0x5074
    296c:	72724500 	rsbsvc	r4, r2, #0, 10
    2970:	7453726f 	ldrbvc	r7, [r3], #-623	; 0xfffffd91
    2974:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2978:	43324900 	teqmi	r2, #0, 18
    297c:	6175445f 	cmnvs	r5, pc, asr r4
    2980:	6464416c 	strbtvs	r4, [r4], #-364	; 0xfffffe94
    2984:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    2988:	00646d43 	rsbeq	r6, r4, r3, asr #26
    298c:	5f433249 	svcpl	0x00433249
    2990:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
    2994:	436c6172 	cmnmi	ip, #-2147483620	; 0x8000001c
    2998:	436c6c61 	cmnmi	ip, #24832	; 0x6100
    299c:	4900646d 	stmdbmi	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    29a0:	4e5f4332 	mrcmi	3, 2, r4, cr15, cr2, {1}
    29a4:	504b4341 	subpl	r4, fp, r1, asr #6
    29a8:	7469736f 	strbtvc	r7, [r9], #-879	; 0xfffffc91
    29ac:	436e6f69 	cmnmi	lr, #420	; 0x1a4
    29b0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    29b4:	52450067 	subpl	r0, r5, #103	; 0x67
    29b8:	00524f52 	subseq	r4, r2, r2, asr pc
    29bc:	5f433249 	svcpl	0x00433249
    29c0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    29c4:	00666544 	rsbeq	r6, r6, r4, asr #10
    29c8:	67616c66 	strbvs	r6, [r1, -r6, ror #24]!
    29cc:	00736f70 	rsbseq	r6, r3, r0, ror pc
    29d0:	5f433249 	svcpl	0x00433249
    29d4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    29d8:	63326900 	teqvs	r2, #0, 18
    29dc:	00676572 	rsbeq	r6, r7, r2, ror r5
    29e0:	5f433249 	svcpl	0x00433249
    29e4:	65636552 	strbvs	r6, [r3, #-1362]!	; 0xfffffaae
    29e8:	44657669 	strbtmi	r7, [r5], #-1641	; 0xfffff997
    29ec:	00617461 	rsbeq	r7, r1, r1, ror #8
    29f0:	5f433249 	svcpl	0x00433249
    29f4:	74736146 	ldrbtvc	r6, [r3], #-326	; 0xfffffeba
    29f8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    29fc:	79747544 	ldmdbvc	r4!, {r2, r6, r8, sl, ip, sp, lr}^
    2a00:	6c637943 	stclvs	9, cr7, [r3], #-268	; 0xfffffef4
    2a04:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    2a08:	00676966 	rsbeq	r6, r7, r6, ror #18
    2a0c:	5f433249 	svcpl	0x00433249
    2a10:	75424d53 	strbvc	r4, [r2, #-3411]	; 0xfffff2ad
    2a14:	656c4173 	strbvs	r4, [ip, #-371]!	; 0xfffffe8d
    2a18:	6f437472 	svcvs	0x00437472
    2a1c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2a20:	43324900 	teqmi	r2, #0, 18
    2a24:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    2a28:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a2c:	32490067 	subcc	r0, r9, #103	; 0x67
    2a30:	56455f43 	strbpl	r5, [r5], -r3, asr #30
    2a34:	00544e45 	subseq	r4, r4, r5, asr #28
    2a38:	5f433249 	svcpl	0x00433249
    2a3c:	6e6b6341 	cdpvs	3, 6, cr6, cr11, cr1, {2}
    2a40:	656c776f 	strbvs	r7, [ip, #-1903]!	; 0xfffff891
    2a44:	43656764 	cmnmi	r5, #100, 14	; 0x1900000
    2a48:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a4c:	6c660067 	stclvs	0, cr0, [r6], #-412	; 0xfffffe64
    2a50:	00326761 	eorseq	r6, r2, r1, ror #14
    2a54:	5f433249 	svcpl	0x00433249
    2a58:	61656c43 	cmnvs	r5, r3, asr #24
    2a5c:	616c4672 	smcvs	50274	; 0xc462
    2a60:	44410067 	strbmi	r0, [r1], #-103	; 0xffffff99
    2a64:	4b4c4343 	blmi	1313778 <__Stack_Size+0x1313578>
    2a68:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0xfffff9a1
    2a6c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    2a70:	49007963 	stmdbmi	r0, {r0, r1, r5, r6, r8, fp, ip, sp, lr}
    2a74:	525f4332 	subspl	r4, pc, #-939524096	; 0xc8000000
    2a78:	73696765 	cmnvc	r9, #26476544	; 0x1940000
    2a7c:	00726574 	rsbseq	r6, r2, r4, ror r5
    2a80:	5f433249 	svcpl	0x00433249
    2a84:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0xfffffab9
    2a88:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0xfffffe8e
    2a8c:	52415453 	subpl	r5, r1, #1392508928	; 0x53000000
    2a90:	59530054 	ldmdbpl	r3, {r2, r4, r6}^
    2a94:	4b4c4353 	blmi	13137e8 <__Stack_Size+0x13135e8>
    2a98:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0xfffff9a1
    2a9c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    2aa0:	49007963 	stmdbmi	r0, {r0, r1, r5, r6, r8, fp, ip, sp, lr}
    2aa4:	4f5f4332 	svcmi	0x005f4332
    2aa8:	64416e77 	strbvs	r6, [r1], #-3703	; 0xfffff189
    2aac:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    2ab0:	4f003173 	svcmi	0x00003173
    2ab4:	00315241 	eorseq	r5, r1, r1, asr #4
    2ab8:	3252414f 	subscc	r4, r2, #-1073741805	; 0xc0000013
    2abc:	43324900 	teqmi	r2, #0, 18
    2ac0:	6b63415f 	blvs	18d3044 <__Stack_Size+0x18d2e44>
    2ac4:	49525400 	ldmdbmi	r2, {sl, ip, lr}^
    2ac8:	49004553 	stmdbmi	r0, {r0, r1, r4, r6, r8, sl, lr}
    2acc:	505f4332 	subspl	r4, pc, r2, lsr r3	; <UNPREDICTABLE>
    2ad0:	6f504345 	svcvs	0x00504345
    2ad4:	69746973 	ldmdbvs	r4!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
    2ad8:	6f436e6f 	svcvs	0x00436e6f
    2adc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2ae0:	65726600 	ldrbvs	r6, [r2, #-1536]!	; 0xfffffa00
    2ae4:	6e617271 	mcrvs	2, 3, r7, cr1, cr1, {3}
    2ae8:	49006567 	stmdbmi	r0, {r0, r1, r2, r5, r6, r8, sl, sp, lr}
    2aec:	495f4332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, lr}^	; <UNPREDICTABLE>
    2af0:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0xfffff692
    2af4:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    2af8:	49006665 	stmdbmi	r0, {r0, r2, r5, r6, r9, sl, sp, lr}
    2afc:	535f4332 	cmppl	pc, #-939524096	; 0xc8000000
    2b00:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    2b04:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    2b08:	43500074 	cmpmi	r0, #116	; 0x74
    2b0c:	5f314b4c 	svcpl	0x00314b4c
    2b10:	71657246 	cmnvc	r5, r6, asr #4
    2b14:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    2b18:	32490079 	subcc	r0, r9, #121	; 0x79
    2b1c:	65445f43 	strbvs	r5, [r4, #-3907]	; 0xfffff0bd
    2b20:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    2b24:	4c435000 	marmi	acc0, r5, r3
    2b28:	465f324b 	ldrbmi	r3, [pc], -fp, asr #4
    2b2c:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0xfffffa8e
    2b30:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2b34:	43324900 	teqmi	r2, #0, 18
    2b38:	6e774f5f 	mrcvs	15, 3, r4, cr7, cr15, {2}
    2b3c:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    2b40:	32737365 	rsbscc	r7, r3, #-1811939327	; 0x94000001
    2b44:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2b48:	49006769 	stmdbmi	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    2b4c:	535f4332 	cmppl	pc, #-939524096	; 0xc8000000
    2b50:	74657274 	strbtvc	r7, [r5], #-628	; 0xfffffd8c
    2b54:	6c436863 	mcrrvs	8, 6, r6, r3, cr3
    2b58:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2b5c:	4900646d 	stmdbmi	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    2b60:	435f4332 	cmpmi	pc, #-939524096	; 0xc8000000
    2b64:	6b636f6c 	blvs	18de91c <__Stack_Size+0x18de71c>
    2b68:	65657053 	strbvs	r7, [r5, #-83]!	; 0xffffffad
    2b6c:	32490064 	subcc	r0, r9, #100	; 0x64
    2b70:	45505f43 	ldrbmi	r5, [r0, #-3907]	; 0xfffff0bd
    2b74:	736f5043 	cmnvc	pc, #67	; 0x43
    2b78:	6f697469 	svcvs	0x00697469
    2b7c:	3249006e 	subcc	r0, r9, #110	; 0x6e
    2b80:	4d535f43 	ldclmi	15, cr5, [r3, #-268]	; 0xfffffef4
    2b84:	41737542 	cmnmi	r3, r2, asr #10
    2b88:	7472656c 	ldrbtvc	r6, [r2], #-1388	; 0xfffffa94
    2b8c:	43324900 	teqmi	r2, #0, 18
    2b90:	7475445f 	ldrbtvc	r4, [r5], #-1119	; 0xfffffba1
    2b94:	63794379 	cmnvs	r9, #-469762047	; 0xe4000001
    2b98:	4900656c 	stmdbmi	r0, {r2, r3, r5, r6, r8, sl, sp, lr}
    2b9c:	495f4332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, lr}^	; <UNPREDICTABLE>
    2ba0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2ba4:	5f433249 	svcpl	0x00433249
    2ba8:	646e6553 	strbtvs	r6, [lr], #-1363	; 0xfffffaad
    2bac:	74696237 	strbtvc	r6, [r9], #-567	; 0xfffffdc9
    2bb0:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    2bb4:	00737365 	rsbseq	r7, r3, r5, ror #6
    2bb8:	5f433249 	svcpl	0x00433249
    2bbc:	63656843 	cmnvs	r5, #4390912	; 0x430000
    2bc0:	6576456b 	ldrbvs	r4, [r6, #-1387]!	; 0xfffffa95
    2bc4:	4900746e 	stmdbmi	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    2bc8:	445f4332 	ldrbmi	r4, [pc], #-818	; 2bd0 <__Stack_Size+0x29d0>
    2bcc:	63657269 	cmnvs	r5, #-1879048186	; 0x90000006
    2bd0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2bd4:	43324900 	teqmi	r2, #0, 18
    2bd8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    2bdc:	7473614c 	ldrbtvc	r6, [r3], #-332	; 0xfffffeb4
    2be0:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    2be4:	57490074 	smlsldxpl	r0, r9, r4, r0
    2be8:	455f4744 	ldrbmi	r4, [pc, #-1860]	; 24ac <__Stack_Size+0x22ac>
    2bec:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
    2bf0:	57490065 	strbpl	r0, [r9, -r5, rrx]
    2bf4:	505f4744 	subspl	r4, pc, r4, asr #14
    2bf8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2bfc:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2c00:	44574900 	ldrbmi	r4, [r7], #-2304	; 0xfffff700
    2c04:	65535f47 	ldrbvs	r5, [r3, #-3911]	; 0xfffff0b9
    2c08:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0xffffff8c
    2c0c:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2c10:	2e007265 	cdpcs	2, 0, cr7, cr0, cr5, {3}
    2c14:	4d54535c 	ldclmi	3, cr5, [r4, #-368]	; 0xfffffe90
    2c18:	31463233 	cmpcc	r6, r3, lsr r2
    2c1c:	465f7830 			; <UNDEFINED> instruction: 0x465f7830
    2c20:	62694c57 	rsbvs	r4, r9, #22272	; 0x5700
    2c24:	6372735c 	cmnvs	r2, #92, 6	; 0x70000001
    2c28:	6d74735c 	ldclvs	3, cr7, [r4, #-368]!	; 0xfffffe90
    2c2c:	31663233 	cmncc	r6, r3, lsr r2
    2c30:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
    2c34:	2e676477 	mcrcs	4, 3, r6, cr7, cr7, {3}
    2c38:	57490063 	strbpl	r0, [r9, -r3, rrx]
    2c3c:	535f4744 	cmppl	pc, #68, 14	; 0x1100000
    2c40:	65527465 	ldrbvs	r7, [r2, #-1125]	; 0xfffffb9b
    2c44:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xfffff094
    2c48:	44574900 	ldrbmi	r4, [r7], #-2304	; 0xfffff700
    2c4c:	65525f47 	ldrbvs	r5, [r2, #-3911]	; 0xfffff0b9
    2c50:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xfffff094
    2c54:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2c58:	00726574 	rsbseq	r6, r2, r4, ror r5
    2c5c:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    2c60:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    2c64:	63416574 	movtvs	r6, #5492	; 0x1574
    2c68:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    2c6c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2c70:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    2c74:	414c465f 	cmpmi	ip, pc, asr r6
    2c78:	57490047 	strbpl	r0, [r9, -r7, asr #32]
    2c7c:	575f4744 	ldrbpl	r4, [pc, -r4, asr #14]
    2c80:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
    2c84:	65636341 	strbvs	r6, [r3, #-833]!	; 0xfffffcbf
    2c88:	49007373 	stmdbmi	r0, {r0, r1, r4, r5, r6, r8, r9, ip, sp, lr}
    2c8c:	5f474457 	svcpl	0x00474457
    2c90:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    2c94:	5367616c 	cmnpl	r7, #108, 2
    2c98:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
    2c9c:	57490073 	smlsldxpl	r0, r9, r3, r0
    2ca0:	545f4744 	ldrbpl	r4, [pc], #-1860	; 2ca8 <__Stack_Size+0x2aa8>
    2ca4:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    2ca8:	50006665 	andpl	r6, r0, r5, ror #12
    2cac:	455f5257 	ldrbmi	r5, [pc, #-599]	; 2a5d <__Stack_Size+0x285d>
    2cb0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2cb4:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
    2cb8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    2cbc:	52575000 	subspl	r5, r7, #0
    2cc0:	414c465f 	cmpmi	ip, pc, asr r6
    2cc4:	57500047 	ldrbpl	r0, [r0, -r7, asr #32]
    2cc8:	79545f52 	ldmdbvc	r4, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^
    2ccc:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    2cd0:	57500066 	ldrbpl	r0, [r0, -r6, rrx]
    2cd4:	61425f52 	cmpvs	r2, r2, asr pc
    2cd8:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    2cdc:	65636341 	strbvs	r6, [r3, #-833]!	; 0xfffffcbf
    2ce0:	6d437373 	stclvs	3, cr7, [r3, #-460]	; 0xfffffe34
    2ce4:	57500064 	ldrbpl	r0, [r0, -r4, rrx]
    2ce8:	6c435f52 	mcrrvs	15, 5, r5, r3, cr2
    2cec:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    2cf0:	0067616c 	rsbeq	r6, r7, ip, ror #2
    2cf4:	5f525750 	svcpl	0x00525750
    2cf8:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    2cfc:	50007469 	andpl	r7, r0, r9, ror #8
    2d00:	535f5257 	cmppl	pc, #1879048197	; 0x70000005
    2d04:	45504f54 	ldrbmi	r4, [r0, #-3924]	; 0xfffff0ac
    2d08:	7972746e 	ldmdbvc	r2!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    2d0c:	52575000 	subspl	r5, r7, #0
    2d10:	6b61575f 	blvs	1858a94 <__Stack_Size+0x1858894>
    2d14:	50705565 	rsbspl	r5, r0, r5, ror #10
    2d18:	6d436e69 	stclvs	14, cr6, [r3, #-420]	; 0xfffffe5c
    2d1c:	57500064 	ldrbpl	r0, [r0, -r4, rrx]
    2d20:	65525f52 	ldrbvs	r5, [r2, #-3922]	; 0xfffff0ae
    2d24:	616c7567 	cmnvs	ip, r7, ror #10
    2d28:	00726f74 	rsbseq	r6, r2, r4, ror pc
    2d2c:	5f525750 	svcpl	0x00525750
    2d30:	43445650 	movtmi	r5, #18000	; 0x4650
    2d34:	5000646d 	andpl	r6, r0, sp, ror #8
    2d38:	505f5257 	subspl	r5, pc, r7, asr r2	; <UNPREDICTABLE>
    2d3c:	654c4456 	strbvs	r4, [ip, #-1110]	; 0xfffffbaa
    2d40:	006c6576 	rsbeq	r6, ip, r6, ror r5
    2d44:	5f525750 	svcpl	0x00525750
    2d48:	4c445650 	mcrrmi	6, 5, r5, r4, cr0
    2d4c:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    2d50:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2d54:	2e006769 	cdpcs	7, 0, cr6, cr0, cr9, {3}
    2d58:	4d54535c 	ldclmi	3, cr5, [r4, #-368]	; 0xfffffe90
    2d5c:	31463233 	cmpcc	r6, r3, lsr r2
    2d60:	465f7830 			; <UNDEFINED> instruction: 0x465f7830
    2d64:	62694c57 	rsbvs	r4, r9, #22272	; 0x5700
    2d68:	6372735c 	cmnvs	r2, #92, 6	; 0x70000001
    2d6c:	6d74735c 	ldclvs	3, cr7, [r4, #-368]!	; 0xfffffe90
    2d70:	31663233 	cmncc	r6, r3, lsr r2
    2d74:	705f7830 	subsvc	r7, pc, r0, lsr r8	; <UNPREDICTABLE>
    2d78:	632e7277 	teqvs	lr, #1879048199	; 0x70000007
    2d7c:	575f5f00 	ldrbpl	r5, [pc, -r0, lsl #30]
    2d80:	5f004546 	svcpl	0x00004546
    2d84:	4946575f 	stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    2d88:	52575000 	subspl	r5, r7, #0
    2d8c:	746e455f 	strbtvc	r4, [lr], #-1375	; 0xfffffaa1
    2d90:	54537265 	ldrbpl	r7, [r3], #-613	; 0xfffffd9b
    2d94:	42444e41 	submi	r4, r4, #1040	; 0x410
    2d98:	646f4d59 	strbtvs	r4, [pc], #-3417	; 2da0 <__Stack_Size+0x2ba0>
    2d9c:	57500065 	ldrbpl	r0, [r0, -r5, rrx]
    2da0:	65475f52 	strbvs	r5, [r7, #-3922]	; 0xfffff0ae
    2da4:	616c4674 	smcvs	50276	; 0xc464
    2da8:	61745367 	cmnvs	r4, r7, ror #6
    2dac:	00737574 	rsbseq	r7, r3, r4, ror r5
    2db0:	5f434352 	svcpl	0x00434352
    2db4:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    2db8:	00666544 	rsbeq	r6, r6, r4, asr #10
    2dbc:	54535c2e 	ldrbpl	r5, [r3], #-3118	; 0xfffff3d2
    2dc0:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
    2dc4:	5f783031 	svcpl	0x00783031
    2dc8:	694c5746 	stmdbvs	ip, {r1, r2, r6, r8, r9, sl, ip, lr}^
    2dcc:	72735c62 	rsbsvc	r5, r3, #25088	; 0x6200
    2dd0:	74735c63 	ldrbtvc	r5, [r3], #-3171	; 0xfffff39d
    2dd4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2dd8:	5f783031 	svcpl	0x00783031
    2ddc:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    2de0:	50410063 	subpl	r0, r1, r3, rrx
    2de4:	53523142 	cmppl	r2, #-2147483632	; 0x80000010
    2de8:	52005254 	andpl	r5, r0, #84, 4	; 0x40000005
    2dec:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    2df0:	004b4c43 	subeq	r4, fp, r3, asr #24
    2df4:	5f434352 	svcpl	0x00434352
    2df8:	43434441 	movtmi	r4, #13377	; 0x3441
    2dfc:	6f434b4c 	svcvs	0x00434b4c
    2e00:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2e04:	43435200 	movtmi	r5, #12800	; 0x3200
    2e08:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    2e0c:	54497261 	strbpl	r7, [r9], #-609	; 0xfffffd9f
    2e10:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
    2e14:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2e18:	52007469 	andpl	r7, r0, #1761607680	; 0x69000000
    2e1c:	415f4343 	cmpmi	pc, r3, asr #6
    2e20:	50324250 	eorspl	r4, r2, r0, asr r2
    2e24:	70697265 	rsbvc	r7, r9, r5, ror #4
    2e28:	73655268 	cmnvc	r5, #104, 4	; 0x80000006
    2e2c:	6d437465 	cfstrdvs	mvd7, [r3, #-404]	; 0xfffffe6c
    2e30:	43520064 	cmpmi	r2, #100	; 0x64
    2e34:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    2e38:	43520045 	cmpmi	r2, #69	; 0x45
    2e3c:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    2e40:	53544974 	cmppl	r4, #116, 18	; 0x1d0000
    2e44:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
    2e48:	44420073 	strbmi	r0, [r2], #-115	; 0xffffff8d
    2e4c:	52005243 	andpl	r5, r0, #805306372	; 0x30000004
    2e50:	415f4343 	cmpmi	pc, r3, asr #6
    2e54:	50324250 	eorspl	r4, r2, r0, asr r2
    2e58:	70697265 	rsbvc	r7, r9, r5, ror #4
    2e5c:	43520068 	cmpmi	r2, #104	; 0x68
    2e60:	43505f43 	cmpmi	r0, #268	; 0x10c
    2e64:	00324b4c 	eorseq	r4, r2, ip, asr #22
    2e68:	5f434352 	svcpl	0x00434352
    2e6c:	434c4c50 	movtmi	r4, #52304	; 0xcc50
    2e70:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    2e74:	505f4343 	subspl	r4, pc, r3, asr #6
    2e78:	754d4c4c 	strbvc	r4, [sp, #-3148]	; 0xfffff3b4
    2e7c:	4352006c 	cmpmi	r2, #108	; 0x6c
    2e80:	48415f43 	stmdami	r1, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2e84:	72655042 	rsbvc	r5, r5, #66	; 0x42
    2e88:	43687069 	cmnmi	r8, #105	; 0x69
    2e8c:	6b636f6c 	blvs	18dec44 <__Stack_Size+0x18dea44>
    2e90:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2e94:	31425041 	cmpcc	r2, r1, asr #32
    2e98:	00524e45 	subseq	r4, r2, r5, asr #28
    2e9c:	73657270 	cmnvc	r5, #112, 4
    2ea0:	43520063 	cmpmi	r2, #99	; 0x63
    2ea4:	434d5f43 	movtmi	r5, #57155	; 0xdf43
    2ea8:	6e6f434f 	cdpvs	3, 6, cr4, cr15, cr15, {2}
    2eac:	00676966 	rsbeq	r6, r7, r6, ror #18
    2eb0:	5f434352 	svcpl	0x00434352
    2eb4:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    2eb8:	52007469 	andpl	r7, r0, #1761607680	; 0x69000000
    2ebc:	575f4343 	ldrbpl	r4, [pc, -r3, asr #6]
    2ec0:	46746961 	ldrbtmi	r6, [r4], -r1, ror #18
    2ec4:	5348726f 	movtpl	r7, #33391	; 0x826f
    2ec8:	61745345 	cmnvs	r4, r5, asr #6
    2ecc:	70557472 	subsvc	r7, r5, r2, ror r4
    2ed0:	43435200 	movtmi	r5, #12800	; 0x3200
    2ed4:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    2ed8:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    2edc:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2ee0:	43520065 	cmpmi	r2, #101	; 0x65
    2ee4:	50415f43 	subpl	r5, r1, r3, asr #30
    2ee8:	65503142 	ldrbvs	r3, [r0, #-322]	; 0xfffffebe
    2eec:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2ef0:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0xfffffaae
    2ef4:	646d4374 	strbtvs	r4, [sp], #-884	; 0xfffffc8c
    2ef8:	43435200 	movtmi	r5, #12800	; 0x3200
    2efc:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    2f00:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2f04:	70006769 	andvc	r6, r0, r9, ror #14
    2f08:	756d6c6c 	strbvc	r6, [sp, #-3180]!	; 0xfffff394
    2f0c:	52006c6c 	andpl	r6, r0, #108, 24	; 0x6c00
    2f10:	555f4343 	ldrbpl	r4, [pc, #-835]	; 2bd5 <__Stack_Size+0x29d5>
    2f14:	4c434253 	sfmmi	f4, 2, [r3], {83}	; 0x53
    2f18:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    2f1c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2f20:	5f434352 	svcpl	0x00434352
    2f24:	4349534c 	movtmi	r5, #37708	; 0x934c
    2f28:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    2f2c:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    2f30:	59537465 	ldmdbpl	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    2f34:	4b4c4353 	blmi	1313c88 <__Stack_Size+0x1313a88>
    2f38:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2f3c:	41006563 	tstmi	r0, r3, ror #10
    2f40:	52324250 	eorspl	r4, r2, #80, 4
    2f44:	00525453 	subseq	r5, r2, r3, asr r4
    2f48:	5f434352 	svcpl	0x00434352
    2f4c:	31425041 	cmpcc	r2, r1, asr #32
    2f50:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    2f54:	70006870 	andvc	r6, r0, r0, ror r8
    2f58:	6f736c6c 	svcvs	0x00736c6c
    2f5c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    2f60:	42484100 	submi	r4, r8, #0, 2
    2f64:	00524e45 	subseq	r4, r2, r5, asr #28
    2f68:	5f434352 	svcpl	0x00434352
    2f6c:	4b4c4350 	blmi	1313cb4 <__Stack_Size+0x1313ab4>
    2f70:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    2f74:	00676966 	rsbeq	r6, r7, r6, ror #18
    2f78:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
    2f7c:	65727375 	ldrbvs	r7, [r2, #-885]!	; 0xfffffc8b
    2f80:	43520067 	cmpmi	r2, #103	; 0x67
    2f84:	50415f43 	subpl	r5, r1, r3, asr #30
    2f88:	65503142 	ldrbvs	r3, [r0, #-322]	; 0xfffffebe
    2f8c:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2f90:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2f94:	646d436b 	strbtvs	r4, [sp], #-875	; 0xfffffc95
    2f98:	42504100 	subsmi	r4, r0, #0, 2
    2f9c:	524e4532 	subpl	r4, lr, #209715200	; 0xc800000
    2fa0:	61745300 	cmnvs	r4, r0, lsl #6
    2fa4:	70557472 	subsvc	r7, r5, r2, ror r4
    2fa8:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2fac:	00726574 	rsbseq	r6, r2, r4, ror r5
    2fb0:	5f434352 	svcpl	0x00434352
    2fb4:	6b636142 	blvs	18db4c4 <__Stack_Size+0x18db2c4>
    2fb8:	65527075 	ldrbvs	r7, [r2, #-117]	; 0xffffff8b
    2fbc:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    2fc0:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    2fc4:	465f4343 	ldrbmi	r4, [pc], -r3, asr #6
    2fc8:	0047414c 	subeq	r4, r7, ip, asr #2
    2fcc:	5f434352 	svcpl	0x00434352
    2fd0:	534c4c50 	movtpl	r4, #52304	; 0xcc50
    2fd4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2fd8:	43520065 	cmpmi	r2, #101	; 0x65
    2fdc:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2fe0:	4b4c4353 	blmi	1313d34 <__Stack_Size+0x1313b34>
    2fe4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2fe8:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    2fec:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    2ff0:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    2ff4:	74536761 	ldrbvc	r6, [r3], #-1889	; 0xfffff89f
    2ff8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2ffc:	43435200 	movtmi	r5, #12800	; 0x3200
    3000:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    3004:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    3008:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    300c:	43520067 	cmpmi	r2, #103	; 0x67
    3010:	53555f43 	cmppl	r5, #268	; 0x10c
    3014:	4b4c4342 	blmi	1313d24 <__Stack_Size+0x1313b24>
    3018:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    301c:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    3020:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    3024:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3028:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    302c:	43435200 	movtmi	r5, #12800	; 0x3200
    3030:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
    3034:	004b4c43 	subeq	r4, fp, r3, asr #24
    3038:	53455348 	movtpl	r5, #21320	; 0x5348
    303c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
    3040:	43520073 	cmpmi	r2, #115	; 0x73
    3044:	53485f43 	movtpl	r5, #36675	; 0x8f43
    3048:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
    304c:	00676966 	rsbeq	r6, r7, r6, ror #18
    3050:	5f434352 	svcpl	0x00434352
    3054:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3058:	5200736b 	andpl	r7, r0, #-1409286143	; 0xac000001
    305c:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    3060:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    3064:	00676966 	rsbeq	r6, r7, r6, ror #18
    3068:	5f434352 	svcpl	0x00434352
    306c:	32425041 	subcc	r5, r2, #65	; 0x41
    3070:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    3074:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    3078:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    307c:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    3080:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    3084:	52004553 	andpl	r4, r0, #348127232	; 0x14c00000
    3088:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    308c:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    3090:	756f534b 	strbvc	r5, [pc, #-843]!	; 2d4d <__Stack_Size+0x2b4d>
    3094:	00656372 	rsbeq	r6, r5, r2, ror r3
    3098:	5f434352 	svcpl	0x00434352
    309c:	4345534c 	movtmi	r5, #21324	; 0x534c
    30a0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    30a4:	50410067 	subpl	r0, r1, r7, rrx
    30a8:	42484142 	submi	r4, r8, #-2147483632	; 0x80000010
    30ac:	73657250 	cmnvc	r5, #80, 4
    30b0:	62615463 	rsbvs	r5, r1, #1660944384	; 0x63000000
    30b4:	5200656c 	andpl	r6, r0, #108, 10	; 0x1b000000
    30b8:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    30bc:	6c437465 	cfstrdvs	mvd7, [r3], {101}	; 0x65
    30c0:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    30c4:	71657246 	cmnvc	r5, r6, asr #4
    30c8:	43435200 	movtmi	r5, #12800	; 0x3200
    30cc:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    30d0:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    30d4:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    30d8:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    30dc:	6b636f6c 	blvs	18dee94 <__Stack_Size+0x18dec94>
    30e0:	75636553 	strbvc	r6, [r3, #-1363]!	; 0xfffffaad
    30e4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    30e8:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0xfffff6ad
    30ec:	6d436d65 	stclvs	13, cr6, [r3, #-404]	; 0xfffffe6c
    30f0:	43520064 	cmpmi	r2, #100	; 0x64
    30f4:	43485f43 	movtmi	r5, #36675	; 0x8f43
    30f8:	6f434b4c 	svcvs	0x00434b4c
    30fc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3100:	43435200 	movtmi	r5, #12800	; 0x3200
    3104:	4953485f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, fp, lr}^
    3108:	00646d43 	rsbeq	r6, r4, r3, asr #26
    310c:	5f434352 	svcpl	0x00434352
    3110:	004f434d 	subeq	r4, pc, sp, asr #6
    3114:	5f434352 	svcpl	0x00434352
    3118:	52005449 	andpl	r5, r0, #1224736768	; 0x49000000
    311c:	415f4343 	cmpmi	pc, r3, asr #6
    3120:	73756a64 	cmnvc	r5, #100, 20	; 0x64000
    3124:	49534874 	ldmdbmi	r3, {r2, r4, r5, r6, fp, lr}^
    3128:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    312c:	74617262 	strbtvc	r7, [r1], #-610	; 0xfffffd9e
    3130:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    3134:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
    3138:	43435200 	movtmi	r5, #12800	; 0x3200
    313c:	4248415f 	submi	r4, r8, #-1073741801	; 0xc0000017
    3140:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    3144:	52006870 	andpl	r6, r0, #112, 16	; 0x700000
    3148:	505f4343 	subspl	r4, pc, r3, asr #6
    314c:	324b4c43 	subcc	r4, fp, #17152	; 0x4300
    3150:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3154:	41006769 	tstmi	r0, r9, ror #14
    3158:	72504344 	subsvc	r4, r0, #68, 6	; 0x10000001
    315c:	54637365 	strbtpl	r7, [r3], #-869	; 0xfffffc9b
    3160:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
    3164:	43545200 	cmpmi	r4, #0, 4
    3168:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
    316c:	73657250 	cmnvc	r5, #80, 4
    3170:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
    3174:	54520072 	ldrbpl	r0, [r2], #-114	; 0xffffff8e
    3178:	54495f43 	strbpl	r5, [r9], #-3907	; 0xfffff0bd
    317c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3180:	44006769 	strmi	r6, [r0], #-1897	; 0xfffff897
    3184:	00485649 	subeq	r5, r8, r9, asr #12
    3188:	4c564944 	mrrcmi	9, 4, r4, r6, cr4
    318c:	756f4300 	strbvc	r4, [pc, #-768]!	; 2e94 <__Stack_Size+0x2c94>
    3190:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3194:	756c6156 	strbvc	r6, [ip, #-342]!	; 0xfffffeaa
    3198:	54520065 	ldrbpl	r0, [r2], #-101	; 0xffffff9b
    319c:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    31a0:	53544974 	cmppl	r4, #116, 18	; 0x1d0000
    31a4:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
    31a8:	54520073 	ldrbpl	r0, [r2], #-115	; 0xffffff8d
    31ac:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xfffff0bd
    31b0:	756f4374 	strbvc	r4, [pc, #-884]!	; 2e44 <__Stack_Size+0x2c44>
    31b4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    31b8:	43545200 	cmpmi	r4, #0, 4
    31bc:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    31c0:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
    31c4:	52006761 	andpl	r6, r0, #25427968	; 0x1840000
    31c8:	465f4354 			; <UNDEFINED> instruction: 0x465f4354
    31cc:	0047414c 	subeq	r4, r7, ip, asr #2
    31d0:	5f435452 	svcpl	0x00435452
    31d4:	61656c43 	cmnvs	r5, r3, asr #24
    31d8:	50544972 	subspl	r4, r4, r2, ror r9
    31dc:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    31e0:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    31e4:	54520074 	ldrbpl	r0, [r2], #-116	; 0xffffff8c
    31e8:	61575f43 	cmpvs	r7, r3, asr #30
    31ec:	6f467469 	svcvs	0x00467469
    31f0:	6e795372 	mrcvs	3, 3, r5, cr9, cr2, {3}
    31f4:	6f726863 	svcvs	0x00726863
    31f8:	43545200 	cmpmi	r4, #0, 4
    31fc:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    3200:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
    3204:	00726564 	rsbseq	r6, r2, r4, ror #10
    3208:	5f435452 	svcpl	0x00435452
    320c:	74696157 	strbtvc	r6, [r9], #-343	; 0xfffffea9
    3210:	4c726f46 	ldclmi	15, cr6, [r2], #-280	; 0xfffffee8
    3214:	54747361 	ldrbtpl	r7, [r4], #-865	; 0xfffffc9f
    3218:	006b7361 	rsbeq	r7, fp, r1, ror #6
    321c:	54535c2e 	ldrbpl	r5, [r3], #-3118	; 0xfffff3d2
    3220:	4632334d 	ldrtmi	r3, [r2], -sp, asr #6
    3224:	5f783031 	svcpl	0x00783031
    3228:	694c5746 	stmdbvs	ip, {r1, r2, r6, r8, r9, sl, ip, lr}^
    322c:	72735c62 	rsbsvc	r5, r3, #25088	; 0x6200
    3230:	74735c63 	ldrbtvc	r5, [r3], #-3171	; 0xfffff39d
    3234:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    3238:	5f783031 	svcpl	0x00783031
    323c:	2e637472 	mcrcs	4, 3, r7, cr3, cr2, {3}
    3240:	54520063 	ldrbpl	r0, [r2], #-99	; 0xffffff9d
    3244:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    3248:	616c4674 	smcvs	50276	; 0xc464
    324c:	61745367 	cmnvs	r4, r7, ror #6
    3250:	00737574 	rsbseq	r7, r3, r4, ror r5
    3254:	484c5250 	stmdami	ip, {r4, r6, r9, ip, lr}^
    3258:	4c525000 	mrami	r5, r2, acc0
    325c:	7250004c 	subsvc	r0, r0, #76	; 0x4c
    3260:	61637365 	cmnvs	r3, r5, ror #6
    3264:	5672656c 	ldrbtpl	r6, [r2], -ip, ror #10
    3268:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f
    326c:	616c4100 	cmnvs	ip, r0, lsl #2
    3270:	61566d72 	cmpvs	r6, r2, ror sp
    3274:	0065756c 	rsbeq	r7, r5, ip, ror #10
    3278:	5f435452 	svcpl	0x00435452
    327c:	74697845 	strbtvc	r7, [r9], #-2117	; 0xfffff7bb
    3280:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3284:	6f4d6769 	svcvs	0x004d6769
    3288:	52006564 	andpl	r6, r0, #100, 10	; 0x19000000
    328c:	545f4354 	ldrbpl	r4, [pc], #-852	; 3294 <__Stack_Size+0x3094>
    3290:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    3294:	43006665 	movwmi	r6, #1637	; 0x665
    3298:	0048544e 	subeq	r5, r8, lr, asr #8
    329c:	5f435452 	svcpl	0x00435452
    32a0:	41746553 	cmnmi	r4, r3, asr r5
    32a4:	6d72616c 	ldfvse	f6, [r2, #-432]!	; 0xfffffe50
    32a8:	43545200 	cmpmi	r4, #0, 4
    32ac:	746e455f 	strbtvc	r4, [lr], #-1375	; 0xfffffaa1
    32b0:	6f437265 	svcvs	0x00437265
    32b4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    32b8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    32bc:	544e4300 	strbpl	r4, [lr], #-768	; 0xfffffd00
    32c0:	5452004c 	ldrbpl	r0, [r2], #-76	; 0xffffffb4
    32c4:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    32c8:	756f4374 	strbvc	r4, [pc, #-884]!	; 2f5c <__Stack_Size+0x2d5c>
    32cc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    32d0:	524c4100 	subpl	r4, ip, #0, 2
    32d4:	4c410048 	mcrrmi	0, 4, r0, r1, cr8
    32d8:	52004c52 	andpl	r4, r0, #20992	; 0x5200
    32dc:	495f4354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    32e0:	44530054 	ldrbmi	r0, [r3], #-84	; 0xffffffac
    32e4:	435f4f49 	cmpmi	pc, #292	; 0x124
    32e8:	6b636f6c 	blvs	18df0a0 <__Stack_Size+0x18deea0>
    32ec:	65676445 	strbvs	r6, [r7, #-1093]!	; 0xfffffbbb
    32f0:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
    32f4:	6c435f4f 	mcrrvs	15, 4, r5, r3, cr15
    32f8:	426b636f 	rsbmi	r6, fp, #-1140850687	; 0xbc000001
    32fc:	73617079 	cmnvc	r1, #121	; 0x79
    3300:	5c2e0073 	stcpl	0, cr0, [lr], #-460	; 0xfffffe34
    3304:	334d5453 	movtcc	r5, #54355	; 0xd453
    3308:	30314632 	eorscc	r4, r1, r2, lsr r6
    330c:	57465f78 	smlsldxpl	r5, r6, r8, pc	; <UNPREDICTABLE>
    3310:	5c62694c 	stclpl	9, cr6, [r2], #-304	; 0xfffffed0
    3314:	5c637273 	sfmpl	f7, 2, [r3], #-460	; 0xfffffe34
    3318:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    331c:	30316632 	eorscc	r6, r1, r2, lsr r6
    3320:	64735f78 	ldrbtvs	r5, [r3], #-3960	; 0xfffff088
    3324:	632e6f69 	teqvs	lr, #420	; 0x1a4
    3328:	49544400 	ldmdbmi	r4, {sl, lr}^
    332c:	0052454d 	subseq	r4, r2, sp, asr #10
    3330:	4f494453 	svcmi	0x00494453
    3334:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    3338:	70795474 	rsbsvc	r5, r9, r4, ror r4
    333c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    3340:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
    3344:	6d435f4f 	stclvs	15, cr5, [r3, #-316]	; 0xfffffec4
    3348:	646e4964 	strbtvs	r4, [lr], #-2404	; 0xfffff69c
    334c:	53007865 	movwpl	r7, #2149	; 0x865
    3350:	5f4f4944 	svcpl	0x004f4944
    3354:	646e6553 	strbtvs	r6, [lr], #-1363	; 0xfffffaad
    3358:	6d6d6f43 	stclvs	15, cr6, [sp, #-268]!	; 0xfffffef4
    335c:	00646e61 	rsbeq	r6, r4, r1, ror #28
    3360:	4f494453 	svcmi	0x00494453
    3364:	5345525f 	movtpl	r5, #21087	; 0x525f
    3368:	44530050 	ldrbmi	r0, [r3], #-80	; 0xffffffb0
    336c:	535f4f49 	cmppl	pc, #292	; 0x124
    3370:	53646e65 	cmnpl	r4, #1616	; 0x650
    3374:	534f4944 	movtpl	r4, #63812	; 0xf944
    3378:	65707375 	ldrbvs	r7, [r0, #-885]!	; 0xfffffc8b
    337c:	6d43646e 	cfstrdvs	mvd6, [r3, #-440]	; 0xfffffe48
    3380:	44530064 	ldrbmi	r0, [r3], #-100	; 0xffffff9c
    3384:	415f4f49 	cmpmi	pc, r9, asr #30
    3388:	6d756772 	ldclvs	7, cr6, [r5, #-456]!	; 0xfffffe38
    338c:	00746e65 	rsbseq	r6, r4, r5, ror #28
    3390:	4f494453 	svcmi	0x00494453
    3394:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
    3398:	4f494453 	svcmi	0x00494453
    339c:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
    33a0:	6f697461 	svcvs	0x00697461
    33a4:	4453006e 	ldrbmi	r0, [r3], #-110	; 0xffffff92
    33a8:	445f4f49 	ldrbmi	r4, [pc], #-3913	; 33b0 <__Stack_Size+0x31b0>
    33ac:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
    33b0:	6b636f6c 	blvs	18df168 <__Stack_Size+0x18def68>
    33b4:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0xfffff6ad
    33b8:	4f434400 	svcmi	0x00434400
    33bc:	00544e55 	subseq	r4, r4, r5, asr lr
    33c0:	4f494453 	svcmi	0x00494453
    33c4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    33c8:	74535449 	ldrbvc	r5, [r3], #-1097	; 0xfffffbb7
    33cc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    33d0:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
    33d4:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xfffff0b1
    33d8:	61576461 	cmpvs	r7, r1, ror #8
    33dc:	6f4d7469 	svcvs	0x004d7469
    33e0:	53006564 	movwpl	r6, #1380	; 0x564
    33e4:	5f4f4944 	svcpl	0x004f4944
    33e8:	74696157 	strbtvc	r6, [r9], #-343	; 0xfffffea9
    33ec:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
    33f0:	65535f4f 	ldrbvs	r5, [r3, #-3919]	; 0xfffff0b1
    33f4:	49445374 	stmdbmi	r4, {r2, r4, r5, r6, r8, r9, ip, lr}^
    33f8:	6165524f 	cmnvs	r5, pc, asr #4
    33fc:	69615764 	stmdbvs	r1!, {r2, r5, r6, r8, r9, sl, ip, lr}^
    3400:	646f4d74 	strbtvs	r4, [pc], #-3444	; 3408 <__Stack_Size+0x3208>
    3404:	44530065 	ldrbmi	r0, [r3], #-101	; 0xffffff9b
    3408:	535f4f49 	cmppl	pc, #292	; 0x124
    340c:	53706f74 	cmnpl	r0, #116, 30	; 0x1d0
    3410:	524f4944 	subpl	r4, pc, #68, 18	; 0x110000
    3414:	57646165 	strbpl	r6, [r4, -r5, ror #2]!
    3418:	00746961 	rsbseq	r6, r4, r1, ror #18
    341c:	4f494453 	svcmi	0x00494453
    3420:	5350445f 	cmppl	r0, #1593835520	; 0x5f000000
    3424:	4453004d 	ldrbmi	r0, [r3], #-77	; 0xffffffb3
    3428:	485f4f49 	ldmdami	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
    342c:	77647261 	strbvc	r7, [r4, -r1, ror #4]!
    3430:	46657261 	strbtmi	r7, [r5], -r1, ror #4
    3434:	43776f6c 	cmnmi	r7, #108, 30	; 0x1b0
    3438:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
    343c:	53006c6f 	movwpl	r6, #3183	; 0xc6f
    3440:	5f4f4944 	svcpl	0x004f4944
    3444:	57737542 	ldrbpl	r7, [r3, -r2, asr #10]!
    3448:	00656469 	rsbeq	r6, r5, r9, ror #8
    344c:	4f494453 	svcmi	0x00494453
    3450:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    3454:	4f464946 	svcmi	0x00464946
    3458:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    345c:	4c440074 	mcrrmi	0, 7, r0, r4, cr4
    3460:	44004e45 	strmi	r4, [r0], #-3653	; 0xfffff1bb
    3464:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
    3468:	574f5000 	strbpl	r5, [pc, -r0]
    346c:	53005245 	movwpl	r5, #581	; 0x245
    3470:	5f4f4944 	svcpl	0x004f4944
    3474:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3478:	646d436b 	strbtvs	r4, [sp], #-875	; 0xfffffc95
    347c:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
    3480:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
    3484:	53007469 	movwpl	r7, #1129	; 0x469
    3488:	5f4f4944 	svcpl	0x004f4944
    348c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3490:	7669446b 	strbtvc	r4, [r9], -fp, ror #8
    3494:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
    3498:	65475f4f 	strbvs	r5, [r7, #-3919]	; 0xfffff0b1
    349c:	776f5074 			; <UNDEFINED> instruction: 0x776f5074
    34a0:	74537265 	ldrbvc	r7, [r3], #-613	; 0xfffffd9b
    34a4:	00657461 	rsbeq	r7, r5, r1, ror #8
    34a8:	4f494453 	svcmi	0x00494453
    34ac:	7461445f 	strbtvc	r4, [r1], #-1119	; 0xfffffba1
    34b0:	6d695461 	cfstrdvs	mvd5, [r9, #-388]!	; 0xfffffe7c
    34b4:	74754f65 	ldrbtvc	r4, [r5], #-3941	; 0xfffff09b
    34b8:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
    34bc:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xfffff0b1
    34c0:	6e6f7073 	mcrvs	0, 3, r7, cr15, cr3, {3}
    34c4:	53006573 	movwpl	r6, #1395	; 0x573
    34c8:	5f4f4944 	svcpl	0x004f4944
    34cc:	6e617254 	mcrvs	2, 3, r7, cr1, cr4, {2}
    34d0:	72656673 	rsbvc	r6, r5, #120586240	; 0x7300000
    34d4:	00726944 	rsbseq	r6, r2, r4, asr #18
    34d8:	4f494453 	svcmi	0x00494453
    34dc:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    34e0:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    34e4:	00746375 	rsbseq	r6, r4, r5, ror r3
    34e8:	4f494453 	svcmi	0x00494453
    34ec:	6174535f 	cmnvs	r4, pc, asr r3
    34f0:	44537472 	ldrbmi	r7, [r3], #-1138	; 0xfffffb8e
    34f4:	65524f49 	ldrbvs	r4, [r2, #-3913]	; 0xfffff0b7
    34f8:	61576461 	cmpvs	r7, r1, ror #8
    34fc:	53007469 	movwpl	r7, #1129	; 0x469
    3500:	5f4f4944 	svcpl	0x004f4944
    3504:	44746547 	ldrbtmi	r6, [r4], #-1351	; 0xfffffab9
    3508:	43617461 	cmnmi	r1, #1627389952	; 0x61000000
    350c:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
    3510:	53007265 	movwpl	r7, #613	; 0x265
    3514:	5f4f4944 	svcpl	0x004f4944
    3518:	61656c43 	cmnvs	r5, r3, asr #24
    351c:	50544972 	subspl	r4, r4, r2, ror r9
    3520:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    3524:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3528:	44530074 	ldrbmi	r0, [r3], #-116	; 0xffffff8c
    352c:	445f4f49 	ldrbmi	r4, [pc], #-3913	; 3534 <__Stack_Size+0x3334>
    3530:	6d43414d 	stfvse	f4, [r3, #-308]	; 0xfffffecc
    3534:	44530064 	ldrbmi	r0, [r3], #-100	; 0xffffff9c
    3538:	505f4f49 	subspl	r4, pc, r9, asr #30
    353c:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
    3540:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    3544:	44530065 	ldrbmi	r0, [r3], #-101	; 0xffffff9b
    3548:	535f4f49 	cmppl	pc, #292	; 0x124
    354c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3550:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    3554:	44530074 	ldrbmi	r0, [r3], #-116	; 0xffffff8c
    3558:	435f4f49 	cmpmi	pc, #292	; 0x124
    355c:	6b636f6c 	blvs	18df314 <__Stack_Size+0x18df114>
    3560:	65776f50 	ldrbvs	r6, [r7, #-3920]!	; 0xfffff0b0
    3564:	76615372 			; <UNDEFINED> instruction: 0x76615372
    3568:	49460065 	stmdbmi	r6, {r0, r2, r5, r6}^
    356c:	53004f46 	movwpl	r4, #3910	; 0xf46
    3570:	5f4f4944 	svcpl	0x004f4944
    3574:	61746144 	cmnvs	r4, r4, asr #2
    3578:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    357c:	53006769 	movwpl	r6, #1897	; 0x769
    3580:	5f4f4944 	svcpl	0x004f4944
    3584:	53005449 	movwpl	r5, #1097	; 0x449
    3588:	5f4f4944 	svcpl	0x004f4944
    358c:	61746144 	cmnvs	r4, r4, asr #2
    3590:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    3594:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    3598:	53007463 	movwpl	r7, #1123	; 0x463
    359c:	5f4f4944 	svcpl	0x004f4944
    35a0:	61746144 	cmnvs	r4, r4, asr #2
    35a4:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    35a8:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    35ac:	53007469 	movwpl	r7, #1129	; 0x469
    35b0:	5f4f4944 	svcpl	0x004f4944
    35b4:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    35b8:	00666544 	rsbeq	r6, r6, r4, asr #10
    35bc:	4f494453 	svcmi	0x00494453
    35c0:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    35c4:	70736552 	rsbsvc	r6, r3, r2, asr r5
    35c8:	65736e6f 	ldrbvs	r6, [r3, #-3695]!	; 0xfffff191
    35cc:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
    35d0:	65475f4f 	strbvs	r5, [r7, #-3919]	; 0xfffff0b1
    35d4:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!	; 340c <__Stack_Size+0x320c>
    35d8:	646e616d 	strbtvs	r6, [lr], #-365	; 0xfffffe93
    35dc:	70736552 	rsbsvc	r6, r3, r2, asr r5
    35e0:	65736e6f 	ldrbvs	r6, [r3, #-3695]!	; 0xfffff191
    35e4:	53455200 	movtpl	r5, #20992	; 0x5200
    35e8:	52003150 	andpl	r3, r0, #80, 2
    35ec:	32505345 	subscc	r5, r0, #335544321	; 0x14000001
    35f0:	53455200 	movtpl	r5, #20992	; 0x5200
    35f4:	52003350 	andpl	r3, r0, #80, 6	; 0x40000001
    35f8:	34505345 	ldrbcc	r5, [r0], #-837	; 0xfffffcbb
    35fc:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
    3600:	45435f4f 	strbmi	r5, [r3, #-3919]	; 0xfffff0b1
    3604:	49415441 	stmdbmi	r1, {r0, r6, sl, ip, lr}^
    3608:	646d4354 	strbtvs	r4, [sp], #-852	; 0xfffffcac
    360c:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
    3610:	4c465f4f 	mcrrmi	15, 4, r5, r6, cr15
    3614:	53004741 	movwpl	r4, #1857	; 0x741
    3618:	5f4f4944 	svcpl	0x004f4944
    361c:	646e6553 	strbtvs	r6, [lr], #-1363	; 0xfffffaad
    3620:	54414543 	strbpl	r4, [r1], #-1347	; 0xfffffabd
    3624:	646d4341 	strbtvs	r4, [sp], #-833	; 0xfffffcbf
    3628:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
    362c:	61445f4f 	cmpvs	r4, pc, asr #30
    3630:	654c6174 	strbvs	r6, [ip, #-372]	; 0xfffffe8c
    3634:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3638:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
    363c:	65535f4f 	ldrbvs	r5, [r3, #-3919]	; 0xfffff0b1
    3640:	776f5074 			; <UNDEFINED> instruction: 0x776f5074
    3644:	74537265 	ldrbvc	r7, [r3], #-613	; 0xfffffd9b
    3648:	00657461 	rsbeq	r7, r5, r1, ror #8
    364c:	4f494453 	svcmi	0x00494453
    3650:	646d435f 	strbtvs	r4, [sp], #-863	; 0xfffffca1
    3654:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    3658:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    365c:	43007463 	movwmi	r7, #1123	; 0x463
    3660:	52434b4c 	subpl	r4, r3, #76, 22	; 0x13000
    3664:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
    3668:	6d435f4f 	stclvs	15, cr5, [r3, #-316]	; 0xfffffec4
    366c:	72745364 	rsbsvc	r5, r4, #100, 6	; 0x90000001
    3670:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    3674:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3678:	4f494453 	svcmi	0x00494453
    367c:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 3508 <__Stack_Size+0x3308>
    3680:	646e616d 	strbtvs	r6, [lr], #-365	; 0xfffffe93
    3684:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    3688:	6974656c 	ldmdbvs	r4!, {r2, r3, r5, r6, r8, sl, sp, lr}^
    368c:	6d436e6f 	stclvs	14, cr6, [r3, #-444]	; 0xfffffe44
    3690:	44530064 	ldrbmi	r0, [r3], #-100	; 0xffffff9c
    3694:	435f4f49 	cmpmi	pc, #292	; 0x124
    3698:	6e49646d 	cdpvs	4, 4, cr6, cr9, cr13, {3}
    369c:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    36a0:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    36a4:	44530066 	ldrbmi	r0, [r3], #-102	; 0xffffff9a
    36a8:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    36ac:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
    36b0:	61746144 	cmnvs	r4, r4, asr #2
    36b4:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
    36b8:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xfffff0b1
    36bc:	61446461 	cmpvs	r4, r1, ror #8
    36c0:	53006174 	movwpl	r6, #372	; 0x174
    36c4:	5f4f4944 	svcpl	0x004f4944
    36c8:	61746144 	cmnvs	r4, r4, asr #2
    36cc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    36d0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    36d4:	00666544 	rsbeq	r6, r6, r4, asr #10
    36d8:	4f494453 	svcmi	0x00494453
    36dc:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    36e0:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
    36e4:	53006761 	movwpl	r6, #1889	; 0x761
    36e8:	5f4f4944 	svcpl	0x004f4944
    36ec:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    36f0:	46007469 	strmi	r7, [r0], -r9, ror #8
    36f4:	434f4649 	movtmi	r4, #63049	; 0xf649
    36f8:	5300544e 	movwpl	r5, #1102	; 0x44e
    36fc:	5f4f4944 	svcpl	0x004f4944
    3700:	4d535043 	ldclmi	0, cr5, [r3, #-268]	; 0xfffffef4
    3704:	53455200 	movtpl	r5, #20992	; 0x5200
    3708:	444d4350 	strbmi	r4, [sp], #-848	; 0xfffffcb0
    370c:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
    3710:	65475f4f 	strbvs	r5, [r7, #-3919]	; 0xfffff0b1
    3714:	616c4674 	smcvs	50276	; 0xc464
    3718:	61745367 	cmnvs	r4, r7, ror #6
    371c:	00737574 	rsbseq	r7, r3, r4, ror r5
    3720:	4f494453 	svcmi	0x00494453
    3724:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    3728:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    372c:	44530067 	ldrbmi	r0, [r3], #-103	; 0xffffff99
    3730:	545f4f49 	ldrbpl	r4, [pc], #-3913	; 3738 <__Stack_Size+0x3538>
    3734:	736e6172 	cmnvc	lr, #-2147483620	; 0x8000001c
    3738:	4d726566 	cfldr64mi	mvdx6, [r2, #-408]!	; 0xfffffe68
    373c:	0065646f 	rsbeq	r6, r5, pc, ror #8
    3740:	5f495053 	svcpl	0x00495053
    3744:	5f533249 	svcpl	0x00533249
    3748:	43414d44 	movtmi	r4, #7492	; 0x1d44
    374c:	5300646d 	movwpl	r6, #1133	; 0x46d
    3750:	435f4950 	cmpmi	pc, #80, 18	; 0x140000
    3754:	00414850 	subeq	r4, r1, r0, asr r8
    3758:	5f495053 	svcpl	0x00495053
    375c:	65726944 	ldrbvs	r6, [r2, #-2372]!	; 0xfffff6bc
    3760:	6f697463 	svcvs	0x00697463
    3764:	5053006e 	subspl	r0, r3, lr, rrx
    3768:	65475f49 	strbvs	r5, [r7, #-3913]	; 0xfffff0b7
    376c:	43524374 	cmpmi	r2, #116, 6	; 0xd0000001
    3770:	796c6f50 	stmdbvc	ip!, {r4, r6, r8, r9, sl, fp, sp, lr}^
    3774:	696d6f6e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    3778:	2e006c61 	cdpcs	12, 0, cr6, cr0, cr1, {3}
    377c:	4d54535c 	ldclmi	3, cr5, [r4, #-368]	; 0xfffffe90
    3780:	31463233 	cmpcc	r6, r3, lsr r2
    3784:	465f7830 			; <UNDEFINED> instruction: 0x465f7830
    3788:	62694c57 	rsbvs	r4, r9, #22272	; 0x5700
    378c:	6372735c 	cmnvs	r2, #92, 6	; 0x70000001
    3790:	6d74735c 	ldclvs	3, cr7, [r4, #-368]!	; 0xfffffe90
    3794:	31663233 	cmncc	r6, r3, lsr r2
    3798:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
    379c:	632e6970 	teqvs	lr, #112, 18	; 0x1c0000
    37a0:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    37a4:	7461445f 	strbtvc	r4, [r1], #-1119	; 0xfffffba1
    37a8:	7a695361 	bvc	1a58534 <__Stack_Size+0x1a58334>
    37ac:	50530065 	subspl	r0, r3, r5, rrx
    37b0:	32495f49 	subcc	r5, r9, #292	; 0x124
    37b4:	4c465f53 	mcrrmi	15, 5, r5, r6, cr3
    37b8:	49004741 	stmdbmi	r0, {r0, r6, r8, r9, sl, lr}
    37bc:	535f5332 	cmppl	pc, #-939524096	; 0xc8000000
    37c0:	646e6174 	strbtvs	r6, [lr], #-372	; 0xfffffe8c
    37c4:	00647261 	rsbeq	r7, r4, r1, ror #4
    37c8:	5f495053 	svcpl	0x00495053
    37cc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    37d0:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    37d4:	7269465f 	rsbvc	r4, r9, #99614720	; 0x5f00000
    37d8:	69427473 	stmdbvs	r2, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    37dc:	32490074 	subcc	r0, r9, #116	; 0x74
    37e0:	50435f53 	subpl	r5, r3, r3, asr pc
    37e4:	70004c4f 	andvc	r4, r0, pc, asr #24
    37e8:	656b6361 	strbvs	r6, [fp, #-865]!	; 0xfffffc9f
    37ec:	6e656c74 	mcrvs	12, 3, r6, cr5, cr4, {3}
    37f0:	00687467 	rsbeq	r7, r8, r7, ror #8
    37f4:	5f495053 	svcpl	0x00495053
    37f8:	5f533249 	svcpl	0x00533249
    37fc:	646e6553 	strbtvs	r6, [lr], #-1363	; 0xfffffaad
    3800:	61746144 	cmnvs	r4, r4, asr #2
    3804:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    3808:	53534e5f 	cmppl	r3, #1520	; 0x5f0
    380c:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    3810:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    3814:	414d445f 	cmpmi	sp, pc, asr r4
    3818:	00716552 	rsbseq	r6, r1, r2, asr r5
    381c:	52435854 	subpl	r5, r3, #84, 16	; 0x540000
    3820:	53005243 	movwpl	r5, #579	; 0x243
    3824:	425f4950 	subsmi	r4, pc, #80, 18	; 0x140000
    3828:	52647561 	rsbpl	r7, r4, #406847488	; 0x18400000
    382c:	50657461 	rsbpl	r7, r5, r1, ror #8
    3830:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    3834:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    3838:	43585200 	cmpmi	r8, #0, 4
    383c:	00524352 	subseq	r4, r2, r2, asr r3
    3840:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
    3844:	6c636563 	cfstr64vs	mvdx6, [r3], #-396	; 0xfffffe74
    3848:	006b636f 	rsbeq	r6, fp, pc, ror #6
    384c:	5f533249 	svcpl	0x00533249
    3850:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    3854:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    3858:	49007463 	stmdbmi	r0, {r0, r1, r5, r6, sl, ip, sp, lr}
    385c:	495f5332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, ip, lr}^	; <UNPREDICTABLE>
    3860:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0xfffff692
    3864:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    3868:	49006665 	stmdbmi	r0, {r0, r2, r5, r6, r9, sl, sp, lr}
    386c:	495f5332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, ip, lr}^	; <UNPREDICTABLE>
    3870:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3874:	5f533249 	svcpl	0x00533249
    3878:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    387c:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    3880:	53007469 	movwpl	r7, #1129	; 0x469
    3884:	425f4950 	subsmi	r4, pc, #80, 18	; 0x140000
    3888:	72694469 	rsbvc	r4, r9, #1761607680	; 0x69000000
    388c:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    3890:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
    3894:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0xfffff6b4
    3898:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    389c:	69006769 	stmdbvs	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    38a0:	69647332 	stmdbvs	r4!, {r1, r4, r5, r8, r9, ip, sp, lr}^
    38a4:	50530076 	subspl	r0, r3, r6, ror r0
    38a8:	32495f49 	subcc	r5, r9, #292	; 0x124
    38ac:	54495f53 	strbpl	r5, [r9], #-3923	; 0xfffff0ad
    38b0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    38b4:	49006769 	stmdbmi	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    38b8:	415f5332 	cmpmi	pc, r2, lsr r3	; <UNPREDICTABLE>
    38bc:	6f696475 	svcvs	0x00696475
    38c0:	71657246 	cmnvc	r5, r6, asr #4
    38c4:	53324900 	teqpl	r2, #0, 18
    38c8:	4c434d5f 	mcrrmi	13, 5, r4, r3, cr15
    38cc:	74754f4b 	ldrbtvc	r4, [r5], #-3915	; 0xfffff0b5
    38d0:	00747570 	rsbseq	r7, r4, r0, ror r5
    38d4:	5f495053 	svcpl	0x00495053
    38d8:	00435243 	subeq	r5, r3, r3, asr #4
    38dc:	5f495053 	svcpl	0x00495053
    38e0:	5f533249 	svcpl	0x00533249
    38e4:	53005449 	movwpl	r5, #1097	; 0x449
    38e8:	435f4950 	cmpmi	pc, #80, 18	; 0x140000
    38ec:	5300646d 	movwpl	r6, #1133	; 0x46d
    38f0:	475f4950 			; <UNDEFINED> instruction: 0x475f4950
    38f4:	52437465 	subpl	r7, r3, #1694498816	; 0x65000000
    38f8:	50530043 	subspl	r0, r3, r3, asr #32
    38fc:	61445f49 	cmpvs	r4, r9, asr #30
    3900:	69536174 	ldmdbvs	r3, {r2, r4, r5, r6, r8, sp, lr}^
    3904:	6f43657a 	svcvs	0x0043657a
    3908:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    390c:	53324900 	teqpl	r2, #0, 18
    3910:	7461445f 	strbtvc	r4, [r1], #-1119	; 0xfffffba1
    3914:	726f4661 	rsbvc	r4, pc, #101711872	; 0x6100000
    3918:	0074616d 	rsbseq	r6, r4, sp, ror #2
    391c:	5f495053 	svcpl	0x00495053
    3920:	5f533249 	svcpl	0x00533249
    3924:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    3928:	53007469 	movwpl	r7, #1129	; 0x469
    392c:	4e5f4950 	mrcmi	9, 2, r4, cr15, cr0, {2}
    3930:	6e495353 	mcrvs	3, 2, r5, cr9, cr3, {2}
    3934:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    3938:	6f536c61 	svcvs	0x00536c61
    393c:	61777466 	cmnvs	r7, r6, ror #8
    3940:	6f436572 	svcvs	0x00436572
    3944:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3948:	53324900 	teqpl	r2, #0, 18
    394c:	52474643 	subpl	r4, r7, #70254592	; 0x4300000
    3950:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    3954:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    3958:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    395c:	74535449 	ldrbvc	r5, [r3], #-1097	; 0xfffffbb7
    3960:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3964:	43524300 	cmpmi	r2, #0, 6
    3968:	53005250 	movwpl	r5, #592	; 0x250
    396c:	4d5f4950 	ldclmi	9, cr4, [pc, #-320]	; 3834 <__Stack_Size+0x3634>
    3970:	0065646f 	rsbeq	r6, r5, pc, ror #8
    3974:	5f495053 	svcpl	0x00495053
    3978:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    397c:	00666544 	rsbeq	r6, r6, r4, asr #10
    3980:	5f495053 	svcpl	0x00495053
    3984:	5f533249 	svcpl	0x00533249
    3988:	65636552 	strbvs	r6, [r3, #-1362]!	; 0xfffffaae
    398c:	44657669 	strbtmi	r7, [r5], #-1641	; 0xfffff997
    3990:	00617461 	rsbeq	r7, r1, r1, ror #8
    3994:	5f495053 	svcpl	0x00495053
    3998:	4953534e 	ldmdbmi	r3, {r1, r2, r3, r6, r8, r9, ip, lr}^
    399c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    39a0:	536c616e 	cmnpl	ip, #-2147483621	; 0x8000001b
    39a4:	0074666f 	rsbseq	r6, r4, pc, ror #12
    39a8:	5f495053 	svcpl	0x00495053
    39ac:	5f533249 	svcpl	0x00533249
    39b0:	61656c43 	cmnvs	r5, r3, asr #24
    39b4:	616c4672 	smcvs	50274	; 0xc462
    39b8:	32490067 	subcc	r0, r9, #103	; 0x67
    39bc:	6d435f53 	stclvs	15, cr5, [r3, #-332]	; 0xfffffeb4
    39c0:	50530064 	subspl	r0, r3, r4, rrx
    39c4:	74535f49 	ldrbvc	r5, [r3], #-3913	; 0xfffff0b7
    39c8:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    39cc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    39d0:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    39d4:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    39d8:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    39dc:	54497261 	strbpl	r7, [r9], #-609	; 0xfffffd9f
    39e0:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
    39e4:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    39e8:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    39ec:	4d5f5332 	ldclmi	3, cr5, [pc, #-200]	; 392c <__Stack_Size+0x372c>
    39f0:	0065646f 	rsbeq	r6, r5, pc, ror #8
    39f4:	5f495053 	svcpl	0x00495053
    39f8:	5f533249 	svcpl	0x00533249
    39fc:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    3a00:	5367616c 	cmnpl	r7, #108, 2
    3a04:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
    3a08:	50530073 	subspl	r0, r3, r3, ror r0
    3a0c:	53007849 	movwpl	r7, #2121	; 0x849
    3a10:	535f4950 	cmppl	pc, #80, 18	; 0x140000
    3a14:	74754f53 	ldrbtvc	r4, [r5], #-3923	; 0xfffff0ad
    3a18:	43747570 	cmnmi	r4, #112, 10	; 0x1c000000
    3a1c:	6900646d 	stmdbvs	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    3a20:	646f7332 	strbtvs	r7, [pc], #-818	; 3a28 <__Stack_Size+0x3828>
    3a24:	50530064 	subspl	r0, r3, r4, rrx
    3a28:	72545f49 	subsvc	r5, r4, #292	; 0x124
    3a2c:	6d736e61 	ldclvs	14, cr6, [r3, #-388]!	; 0xfffffe7c
    3a30:	52437469 	subpl	r7, r3, #1761607680	; 0x69000000
    3a34:	50530043 	subspl	r0, r3, r3, asr #32
    3a38:	50435f49 	subpl	r5, r3, r9, asr #30
    3a3c:	53004c4f 	movwpl	r4, #3151	; 0xc4f
    3a40:	435f4950 	cmpmi	pc, #80, 18	; 0x140000
    3a44:	75636c61 	strbvc	r6, [r3, #-3169]!	; 0xfffff39f
    3a48:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0xfffffe94
    3a4c:	00435243 	subeq	r5, r3, r3, asr #4
    3a50:	50533249 	subspl	r3, r3, r9, asr #4
    3a54:	72630052 	rsbvc	r0, r3, #82	; 0x52
    3a58:	67657263 	strbvs	r7, [r5, -r3, ror #4]!
    3a5c:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    3a60:	4352435f 	cmpmi	r2, #2080374785	; 0x7c000001
    3a64:	796c6f50 	stmdbvc	ip!, {r4, r6, r8, r9, sl, fp, sp, lr}^
    3a68:	696d6f6e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    3a6c:	53006c61 	movwpl	r6, #3169	; 0xc61
    3a70:	495f4950 	ldmdbmi	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    3a74:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0xfffff692
    3a78:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    3a7c:	53006665 	movwpl	r6, #1637	; 0x665
    3a80:	495f4950 	ldmdbmi	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    3a84:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    3a88:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3a8c:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3a90:	504f5f4d 	subpl	r5, pc, sp, asr #30
    3a94:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    3a98:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3a9c:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    3aa0:	4f646563 	svcmi	0x00646563
    3aa4:	6f433243 	svcvs	0x00433243
    3aa8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3aac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ab0:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    3ab4:	4f746365 	svcmi	0x00746365
    3ab8:	7550656e 	ldrbvc	r6, [r0, #-1390]	; 0xfffffa92
    3abc:	4d65736c 	stclmi	3, cr7, [r5, #-432]!	; 0xfffffe50
    3ac0:	0065646f 	rsbeq	r6, r5, pc, ror #8
    3ac4:	5f4d4954 	svcpl	0x004d4954
    3ac8:	43414d44 	movtmi	r4, #7492	; 0x1d44
    3acc:	4400646d 	strmi	r6, [r0], #-1133	; 0xfffffb93
    3ad0:	00524549 	subseq	r4, r2, r9, asr #10
    3ad4:	5f4d4954 	svcpl	0x004d4954
    3ad8:	75706e49 	ldrbvc	r6, [r0, #-3657]!	; 0xfffff1b7
    3adc:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    3ae0:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    3ae4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    3ae8:	54006563 	strpl	r6, [r0], #-1379	; 0xfffffa9d
    3aec:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 3af4 <__Stack_Size+0x38f4>
    3af0:	534f4752 	movtpl	r4, #63314	; 0xf752
    3af4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    3af8:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3afc:	6f435f4d 	svcvs	0x00435f4d
    3b00:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xfffff18b
    3b04:	646f4d72 	strbtvs	r4, [pc], #-3442	; 3b0c <__Stack_Size+0x390c>
    3b08:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3b0c:	6f465f4d 	svcvs	0x00465f4d
    3b10:	64656372 	strbtvs	r6, [r5], #-882	; 0xfffffc8e
    3b14:	4334434f 	teqmi	r4, #1006632961	; 0x3c000001
    3b18:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3b1c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3b20:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    3b24:	4f726165 	svcmi	0x00726165
    3b28:	65523143 	ldrbvs	r3, [r2, #-323]	; 0xfffffebd
    3b2c:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    3b30:	4c465f4d 	mcrrmi	15, 4, r5, r6, cr13
    3b34:	54004741 	strpl	r4, [r0], #-1857	; 0xfffff8bf
    3b38:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3b3c:	6f437465 	svcvs	0x00437465
    3b40:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    3b44:	54003165 	strpl	r3, [r0], #-357	; 0xfffffe9b
    3b48:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    3b4c:	6f503243 	svcvs	0x00503243
    3b50:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3b54:	54007974 	strpl	r7, [r0], #-2420	; 0xfffff68c
    3b58:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 2e17 <__Stack_Size+0x2c17>
    3b5c:	74616470 	strbtvc	r6, [r1], #-1136	; 0xfffffb90
    3b60:	73694465 	cmnvc	r9, #1694498816	; 0x65000000
    3b64:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
    3b68:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3b6c:	54006769 	strpl	r6, [r0], #-1897	; 0xfffff897
    3b70:	505f4d49 	subspl	r4, pc, r9, asr #26
    3b74:	65736c75 	ldrbvs	r6, [r3, #-3189]!	; 0xfffff38b
    3b78:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    3b7c:	726d6363 	rsbvc	r6, sp, #-1946157055	; 0x8c000001
    3b80:	6d740031 	ldclvs	0, cr0, [r4, #-196]!	; 0xffffff3c
    3b84:	6d636370 	stclvs	3, cr6, [r3, #-448]!	; 0xfffffe40
    3b88:	54003272 	strpl	r3, [r0], #-626	; 0xfffffd8e
    3b8c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3b90:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3b94:	706e4974 	rsbvc	r4, lr, r4, ror r9
    3b98:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    3b9c:	65676769 	strbvs	r6, [r7, #-1897]!	; 0xfffff897
    3ba0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3ba4:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3ba8:	746c6946 	strbtvc	r6, [ip], #-2374	; 0xfffff6ba
    3bac:	54007265 	strpl	r7, [r0], #-613	; 0xfffffd9b
    3bb0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    3bb4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3bb8:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    3bbc:	6b636f6c 	blvs	18df974 <__Stack_Size+0x18df774>
    3bc0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3bc4:	54006769 	strpl	r6, [r0], #-1897	; 0xfffff897
    3bc8:	4f5f4d49 	svcmi	0x005f4d49
    3bcc:	6f503243 	svcvs	0x00503243
    3bd0:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3bd4:	6f437974 	svcvs	0x00437974
    3bd8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3bdc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3be0:	5252415f 	subspl	r4, r2, #-1073741801	; 0xc0000017
    3be4:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    3be8:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    3bec:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3bf0:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3bf4:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3bf8:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0xfffffaad
    3bfc:	6f697463 	svcvs	0x00697463
    3c00:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    3c04:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    3c08:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
    3c0c:	746e4972 	strbtvc	r4, [lr], #-2418	; 0xfffff68e
    3c10:	61667265 	cmnvs	r6, r5, ror #4
    3c14:	6f436563 	svcvs	0x00436563
    3c18:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3c1c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3c20:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    3c24:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    3c28:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    3c2c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3c30:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3c34:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xfffff0b3
    3c38:	6172656e 	cmnvs	r2, lr, ror #10
    3c3c:	76456574 			; <UNDEFINED> instruction: 0x76456574
    3c40:	00746e65 	rsbseq	r6, r4, r5, ror #28
    3c44:	5f4d4954 	svcpl	0x004d4954
    3c48:	50314349 	eorspl	r4, r1, r9, asr #6
    3c4c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    3c50:	00797469 	rsbseq	r7, r9, r9, ror #8
    3c54:	5f4d4954 	svcpl	0x004d4954
    3c58:	6146434f 	cmpvs	r6, pc, asr #6
    3c5c:	54007473 	strpl	r7, [r0], #-1139	; 0xfffffb8d
    3c60:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    3c64:	6e6e6168 	powvsez	f6, f6, #0.0
    3c68:	43006c65 	movwmi	r6, #3173	; 0xc65
    3c6c:	31524d43 	cmpcc	r2, r3, asr #26
    3c70:	4d434300 	stclmi	3, cr4, [r3, #-0]
    3c74:	54003252 	strpl	r3, [r0], #-594	; 0xfffffdae
    3c78:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    3c7c:	746e756f 	strbtvc	r7, [lr], #-1391	; 0xfffffa91
    3c80:	6f4d7265 	svcvs	0x004d7265
    3c84:	6f436564 	svcvs	0x00436564
    3c88:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3c8c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3c90:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    3c94:	41646563 	cmnmi	r4, r3, ror #10
    3c98:	6f697463 	svcvs	0x00697463
    3c9c:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    3ca0:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    3ca4:	646d4378 	strbtvs	r4, [sp], #-888	; 0xfffffc88
    3ca8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3cac:	50434f5f 	subpl	r4, r3, pc, asr pc
    3cb0:	6f6c6572 	svcvs	0x006c6572
    3cb4:	54006461 	strpl	r6, [r0], #-1121	; 0xfffffb9f
    3cb8:	4f5f4d49 	svcmi	0x005f4d49
    3cbc:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0xfffffb8b
    3cc0:	74534e74 	ldrbvc	r4, [r3], #-3700	; 0xfffff18c
    3cc4:	00657461 	rsbeq	r7, r5, r1, ror #8
    3cc8:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    3ccc:	78726d63 	ldmdavc	r2!, {r0, r1, r5, r6, r8, sl, fp, sp, lr}^
    3cd0:	45434300 	strbmi	r4, [r3, #-768]	; 0xfffffd00
    3cd4:	49540052 	ldmdbmi	r4, {r1, r4, r6}^
    3cd8:	4b435f4d 	blmi	10dba14 <__Stack_Size+0x10db814>
    3cdc:	49540044 	ldmdbmi	r4, {r2, r6}^
    3ce0:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xfffff0b3
    3ce4:	74754174 	ldrbtvc	r4, [r5], #-372	; 0xfffffe8c
    3ce8:	6c65726f 	sfmvs	f7, 2, [r5], #-444	; 0xfffffe44
    3cec:	0064616f 	rsbeq	r6, r4, pc, ror #2
    3cf0:	5f4d4954 	svcpl	0x004d4954
    3cf4:	74534349 	ldrbvc	r4, [r3], #-841	; 0xfffffcb7
    3cf8:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    3cfc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    3d00:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3d04:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    3d08:	74706143 	ldrbtvc	r6, [r0], #-323	; 0xfffffebd
    3d0c:	32657275 	rsbcc	r7, r5, #1342177287	; 0x50000007
    3d10:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3d14:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    3d18:	74706143 	ldrbtvc	r6, [r0], #-323	; 0xfffffebd
    3d1c:	33657275 	cmncc	r5, #1342177287	; 0x50000007
    3d20:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3d24:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    3d28:	74706143 	ldrbtvc	r6, [r0], #-323	; 0xfffffebd
    3d2c:	34657275 	strbtcc	r7, [r5], #-629	; 0xfffffd8b
    3d30:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3d34:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    3d38:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    3d3c:	6f636900 	svcvs	0x00636900
    3d40:	736f7070 	cmnvc	pc, #112	; 0x70
    3d44:	70657469 	rsbvc	r7, r5, r9, ror #8
    3d48:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    3d4c:	00797469 	rsbseq	r7, r9, r9, ror #8
    3d50:	5f4d4954 	svcpl	0x004d4954
    3d54:	61647055 	qdsubvs	r7, r5, r4
    3d58:	6f536574 	svcvs	0x00536574
    3d5c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    3d60:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3d64:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    3d68:	4954004e 	ldmdbmi	r4, {r1, r2, r3, r6}^
    3d6c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xfffff0b3
    3d70:	7463656c 	strbtvc	r6, [r3], #-1388	; 0xfffffa94
    3d74:	4d444343 	stclmi	3, cr4, [r4, #-268]	; 0xfffffef4
    3d78:	49540041 	ldmdbmi	r4, {r0, r6}^
    3d7c:	79545f4d 	ldmdbvc	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    3d80:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    3d84:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    3d88:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    3d8c:	4f726165 	svcmi	0x00726165
    3d90:	65523443 	ldrbvs	r3, [r2, #-1091]	; 0xfffffbbd
    3d94:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    3d98:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3d9c:	65725031 	ldrbvs	r5, [r2, #-49]!	; 0xffffffcf
    3da0:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xfffff094
    3da4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3da8:	54006769 	strpl	r6, [r0], #-1897	; 0xfffff897
    3dac:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 3db4 <__Stack_Size+0x3bb4>
    3db0:	7542414d 	strbvc	r4, [r2, #-333]	; 0xfffffeb3
    3db4:	4c747372 	ldclmi	3, cr7, [r4], #-456	; 0xfffffe38
    3db8:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xfffff19b
    3dbc:	49540068 	ldmdbmi	r4, {r3, r5, r6}^
    3dc0:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    3dc4:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    3dc8:	0067616c 	rsbeq	r6, r7, ip, ror #2
    3dcc:	5f4d4954 	svcpl	0x004d4954
    3dd0:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    3dd4:	61706d6f 	cmnvs	r0, pc, ror #26
    3dd8:	00326572 	eorseq	r6, r2, r2, ror r5
    3ddc:	5f4d4954 	svcpl	0x004d4954
    3de0:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    3de4:	61706d6f 	cmnvs	r0, pc, ror #26
    3de8:	00336572 	eorseq	r6, r3, r2, ror r5
    3dec:	5f4d4954 	svcpl	0x004d4954
    3df0:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0xfffffaad
    3df4:	4f437463 	svcmi	0x00437463
    3df8:	6d74004d 	ldclvs	0, cr0, [r4, #-308]!	; 0xfffffecc
    3dfc:	65636370 	strbvs	r6, [r3, #-880]!	; 0xfffffc90
    3e00:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3e04:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3e08:	6f504e32 	svcvs	0x00504e32
    3e0c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3e10:	6f437974 	svcvs	0x00437974
    3e14:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3e18:	535c2e00 	cmppl	ip, #0, 28
    3e1c:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
    3e20:	78303146 	ldmdavc	r0!, {r1, r2, r6, r8, ip, sp}
    3e24:	4c57465f 	mrrcmi	6, 5, r4, r7, cr15
    3e28:	735c6269 	cmpvc	ip, #-1879048186	; 0x90000006
    3e2c:	735c6372 	cmpvc	ip, #-939524095	; 0xc8000001
    3e30:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    3e34:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3e38:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
    3e3c:	5400632e 	strpl	r6, [r0], #-814	; 0xfffffcd2
    3e40:	435f3449 	cmpmi	pc, #1224736768	; 0x49000000
    3e44:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3e48:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3e4c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3e50:	616c6f50 	cmnvs	ip, r0, asr pc
    3e54:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3e58:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3e5c:	6f6c435f 	svcvs	0x006c435f
    3e60:	69446b63 	stmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    3e64:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
    3e68:	54006e6f 	strpl	r6, [r0], #-3695	; 0xfffff191
    3e6c:	435f3149 	cmpmi	pc, #1073741842	; 0x40000012
    3e70:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3e74:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3e78:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xfffff0b3
    3e7c:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0xffffff8c
    3e80:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    3e84:	54007265 	strpl	r7, [r0], #-613	; 0xfffffd9b
    3e88:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    3e8c:	6f437465 	svcvs	0x00437465
    3e90:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xfffff18b
    3e94:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3e98:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    3e9c:	6142656d 	cmpvs	r2, sp, ror #10
    3ea0:	74536573 	ldrbvc	r6, [r3], #-1395	; 0xfffffa8d
    3ea4:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    3ea8:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    3eac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3eb0:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    3eb4:	74706143 	ldrbtvc	r6, [r0], #-323	; 0xfffffebd
    3eb8:	31657275 	smccc	22309	; 0x5725
    3ebc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ec0:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
    3ec4:	53726574 	cmnpl	r2, #116, 10	; 0x1d000000
    3ec8:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0xfffffe94
    3ecc:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    3ed0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ed4:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    3ed8:	53746365 	cmnpl	r4, #-1811939327	; 0x94000001
    3edc:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0xfffffe94
    3ee0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    3ee4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ee8:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    3eec:	4d746365 	ldclmi	3, cr6, [r4, #-404]!	; 0xfffffe6c
    3ef0:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0xfffffc9f
    3ef4:	616c5372 	smcvs	50482	; 0xc532
    3ef8:	6f4d6576 	svcvs	0x004d6576
    3efc:	54006564 	strpl	r6, [r0], #-1380	; 0xfffffa9c
    3f00:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    3f04:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    3f08:	74536761 	ldrbvc	r6, [r3], #-1889	; 0xfffff89f
    3f0c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3f10:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3f14:	5444425f 	strbpl	r4, [r4], #-607	; 0xfffffda1
    3f18:	696e4952 	stmdbvs	lr!, {r1, r4, r6, r8, fp, lr}^
    3f1c:	70795474 	rsbsvc	r5, r9, r4, ror r4
    3f20:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    3f24:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3f28:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    3f2c:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    3f30:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3f34:	4d530074 	ldclmi	0, cr0, [r3, #-464]	; 0xfffffe30
    3f38:	54005243 	strpl	r5, [r0], #-579	; 0xfffffdbd
    3f3c:	4f5f4d49 	svcmi	0x005f4d49
    3f40:	53525353 	cmppl	r2, #1275068417	; 0x4c000001
    3f44:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c
    3f48:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3f4c:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    3f50:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    3f54:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xfffff09d
    3f58:	646f4d72 	strbtvs	r4, [pc], #-3442	; 3f60 <__Stack_Size+0x3d60>
    3f5c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3f60:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3f64:	6c6f5034 	stclvs	0, cr5, [pc], #-208	; 3e9c <__Stack_Size+0x3c9c>
    3f68:	74697261 	strbtvc	r7, [r9], #-609	; 0xfffffd9f
    3f6c:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3f70:	00676966 	rsbeq	r6, r7, r6, ror #18
    3f74:	5f4d4954 	svcpl	0x004d4954
    3f78:	6f747541 	svcvs	0x00747541
    3f7c:	6974616d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, r8, sp, lr}^
    3f80:	74754f63 	ldrbtvc	r4, [r5], #-3939	; 0xfffff09d
    3f84:	00747570 	rsbseq	r7, r4, r0, ror r5
    3f88:	5f4d4954 	svcpl	0x004d4954
    3f8c:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0xfffffaad
    3f90:	754f7463 	strbvc	r7, [pc, #-1123]	; 3b35 <__Stack_Size+0x3935>
    3f94:	74757074 	ldrbtvc	r7, [r5], #-116	; 0xffffff8c
    3f98:	67697254 			; <UNDEFINED> instruction: 0x67697254
    3f9c:	00726567 	rsbseq	r6, r2, r7, ror #10
    3fa0:	5f4d4954 	svcpl	0x004d4954
    3fa4:	494d5750 	stmdbmi	sp, {r4, r6, r8, r9, sl, ip, lr}^
    3fa8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3fac:	54006769 	strpl	r6, [r0], #-1897	; 0xfffff897
    3fb0:	435f3349 	cmpmi	pc, #603979777	; 0x24000001
    3fb4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3fb8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3fbc:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    3fc0:	756f5341 	strbvc	r5, [pc, #-833]!	; 3c87 <__Stack_Size+0x3a87>
    3fc4:	00656372 	rsbeq	r6, r5, r2, ror r3
    3fc8:	5f4d4954 	svcpl	0x004d4954
    3fcc:	7453434f 	ldrbvc	r4, [r3], #-847	; 0xfffffcb1
    3fd0:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    3fd4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    3fd8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3fdc:	4353505f 	cmpmi	r3, #95	; 0x5f
    3fe0:	6f6c6552 	svcvs	0x006c6552
    3fe4:	6f4d6461 	svcvs	0x004d6461
    3fe8:	54006564 	strpl	r6, [r0], #-1380	; 0xfffffa9c
    3fec:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3ff0:	43497465 	movtmi	r7, #37989	; 0x9465
    3ff4:	65725031 	ldrbvs	r5, [r2, #-49]!	; 0xffffffcf
    3ff8:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    3ffc:	74007265 	strvc	r7, [r0], #-613	; 0xfffffd9b
    4000:	6d73706d 	ldclvs	0, cr7, [r3, #-436]!	; 0xfffffe4c
    4004:	54007263 	strpl	r7, [r0], #-611	; 0xfffffd9d
    4008:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 32c7 <__Stack_Size+0x30c7>
    400c:	52547478 	subspl	r7, r4, #120, 8	; 0x78000000
    4010:	6c6f5047 	stclvs	0, cr5, [pc], #-284	; 3efc <__Stack_Size+0x3cfc>
    4014:	74697261 	strbtvc	r7, [r9], #-609	; 0xfffffd9f
    4018:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    401c:	44425f4d 	strbmi	r5, [r2], #-3917	; 0xfffff0b3
    4020:	74535254 	ldrbvc	r5, [r3], #-596	; 0xfffffdac
    4024:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    4028:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    402c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    4030:	00317263 	eorseq	r7, r1, r3, ror #4
    4034:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    4038:	54003272 	strpl	r3, [r0], #-626	; 0xfffffd8e
    403c:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 32fb <__Stack_Size+0x30fb>
    4040:	52547478 	subspl	r7, r4, #120, 8	; 0x78000000
    4044:	65725047 	ldrbvs	r5, [r2, #-71]!	; 0xffffffb9
    4048:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    404c:	54007265 	strpl	r7, [r0], #-613	; 0xfffffd9b
    4050:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    4054:	6b616572 	blvs	185d624 <__Stack_Size+0x185d424>
    4058:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    405c:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    4060:	434f7261 	movtmi	r7, #62049	; 0xf261
    4064:	66655233 			; <UNDEFINED> instruction: 0x66655233
    4068:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    406c:	6165445f 	cmnvs	r5, pc, asr r4
    4070:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    4074:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    4078:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    407c:	6c6f5031 	stclvs	0, cr5, [pc], #-196	; 3fc0 <__Stack_Size+0x3dc0>
    4080:	74697261 	strbtvc	r7, [r9], #-609	; 0xfffffd9f
    4084:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    4088:	00676966 	rsbeq	r6, r7, r6, ror #18
    408c:	5f4d4954 	svcpl	0x004d4954
    4090:	63726f46 	cmnvs	r2, #280	; 0x118
    4094:	434f6465 	movtmi	r6, #62565	; 0xf465
    4098:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    409c:	00676966 	rsbeq	r6, r7, r6, ror #18
    40a0:	5f4d4954 	svcpl	0x004d4954
    40a4:	63726f46 	cmnvs	r2, #280	; 0x118
    40a8:	434f6465 	movtmi	r6, #62565	; 0xf465
    40ac:	6e6f4333 	mcrvs	3, 3, r4, cr15, cr3, {1}
    40b0:	00676966 	rsbeq	r6, r7, r6, ror #18
    40b4:	5f4d4954 	svcpl	0x004d4954
    40b8:	72504349 	subsvc	r4, r0, #603979777	; 0x24000001
    40bc:	61637365 	cmnvs	r3, r5, ror #6
    40c0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    40c4:	5f4d4954 	svcpl	0x004d4954
    40c8:	4e784343 	cdpmi	3, 7, cr4, cr8, cr3, {2}
    40cc:	00646d43 	rsbeq	r6, r4, r3, asr #26
    40d0:	5f4d4954 	svcpl	0x004d4954
    40d4:	494e434f 	stmdbmi	lr, {r0, r1, r2, r3, r6, r8, r9, lr}^
    40d8:	53656c64 	cmnpl	r5, #100, 24	; 0x6400
    40dc:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c
    40e0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    40e4:	414d445f 	cmpmi	sp, pc, asr r4
    40e8:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
    40ec:	6f636900 	svcvs	0x00636900
    40f0:	736f7070 	cmnvc	pc, #112	; 0x70
    40f4:	73657469 	cmnvc	r5, #1761607680	; 0x69000000
    40f8:	63656c65 	cmnvs	r5, #25856	; 0x6500
    40fc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    4100:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4104:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
    4108:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    410c:	34657261 	strbtcc	r7, [r5], #-609	; 0xfffffd9f
    4110:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4114:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    4118:	74535449 	ldrbvc	r5, [r3], #-1097	; 0xfffffbb7
    411c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    4120:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4124:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    4128:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    412c:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    4130:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    4134:	00746375 	rsbseq	r6, r4, r5, ror r3
    4138:	5f4d4954 	svcpl	0x004d4954
    413c:	43414d44 	movtmi	r4, #7492	; 0x1d44
    4140:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    4144:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    4148:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xfffff0b3
    414c:	6f6c4374 	svcvs	0x006c4374
    4150:	69446b63 	stmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    4154:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
    4158:	54006e6f 	strpl	r6, [r0], #-3695	; 0xfffff191
    415c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    4160:	54007843 	strpl	r7, [r0], #-2115	; 0xfffff7bd
    4164:	4f5f4d49 	svcmi	0x005f4d49
    4168:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0xfffffb8b
    416c:	61745374 	cmnvs	r4, r4, ror r3
    4170:	54006574 	strpl	r6, [r0], #-1396	; 0xfffffa8c
    4174:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 3433 <__Stack_Size+0x3233>
    4178:	746e6576 	strbtvc	r6, [lr], #-1398	; 0xfffffa8a
    417c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    4180:	54006563 	strpl	r6, [r0], #-1379	; 0xfffffa9d
    4184:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    4188:	6c6f5043 	stclvs	0, cr5, [pc], #-268	; 4084 <__Stack_Size+0x3e84>
    418c:	74697261 	strbtvc	r7, [r9], #-609	; 0xfffffd9f
    4190:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    4194:	72505f4d 	subsvc	r5, r0, #308	; 0x134
    4198:	61637365 	cmnvs	r3, r5, ror #6
    419c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    41a0:	5f4d4954 	svcpl	0x004d4954
    41a4:	45784954 	ldrbmi	r4, [r8, #-2388]!	; 0xfffff6ac
    41a8:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    41ac:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    41b0:	6b636f6c 	blvs	18dff68 <__Stack_Size+0x18dfd68>
    41b4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    41b8:	54006769 	strpl	r6, [r0], #-1897	; 0xfffff897
    41bc:	4c5f4d49 	mrrcmi	13, 4, r4, pc, cr9	; <UNPREDICTABLE>
    41c0:	4c4b434f 	mcrrmi	3, 4, r4, fp, cr15
    41c4:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    41c8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    41cc:	7274435f 	rsbsvc	r4, r4, #2080374785	; 0x7c000001
    41d0:	4d57506c 	ldclmi	0, cr5, [r7, #-432]	; 0xfffffe50
    41d4:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    41d8:	00737475 	rsbseq	r7, r3, r5, ror r4
    41dc:	5f4d4954 	svcpl	0x004d4954
    41e0:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    41e4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    41e8:	42006769 	andmi	r6, r0, #27525120	; 0x1a40000
    41ec:	00525444 	subseq	r5, r2, r4, asr #8
    41f0:	5f4d4954 	svcpl	0x004d4954
    41f4:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    41f8:	72503243 	subsvc	r3, r0, #805306372	; 0x30000004
    41fc:	61637365 	cmnvs	r3, r5, ror #6
    4200:	0072656c 	rsbseq	r6, r2, ip, ror #10
    4204:	5f4d4954 	svcpl	0x004d4954
    4208:	73657250 	cmnvc	r5, #80, 4
    420c:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
    4210:	6e6f4372 	mcrvs	3, 3, r4, cr15, cr2, {3}
    4214:	00676966 	rsbeq	r6, r7, r6, ror #18
    4218:	5f4d4954 	svcpl	0x004d4954
    421c:	78525449 	ldmdavc	r2, {r0, r3, r6, sl, ip, lr}^
    4220:	65747845 	ldrbvs	r7, [r4, #-2117]!	; 0xfffff7bb
    4224:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    4228:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    422c:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    4230:	00676966 	rsbeq	r6, r7, r6, ror #18
    4234:	5f4d4954 	svcpl	0x004d4954
    4238:	4e33434f 	cdpmi	3, 3, cr4, cr3, cr15, {2}
    423c:	616c6f50 	cmnvs	ip, r0, asr pc
    4240:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    4244:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    4248:	54006769 	strpl	r6, [r0], #-1897	; 0xfffff897
    424c:	4f5f4d49 	svcmi	0x005f4d49
    4250:	53495353 	movtpl	r5, #37715	; 0x9353
    4254:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c
    4258:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    425c:	0054495f 	subseq	r4, r4, pc, asr r9
    4260:	5f4d4954 	svcpl	0x004d4954
    4264:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    4268:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
    426c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    4270:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4274:	7849545f 	stmdavc	r9, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^
    4278:	65747845 	ldrbvs	r7, [r4, #-2117]!	; 0xfffff7bb
    427c:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    4280:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    4284:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    4288:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    428c:	44425f4d 	strbmi	r5, [r2], #-3917	; 0xfffff0b3
    4290:	6e495254 	mcrvs	2, 2, r5, cr9, cr4, {2}
    4294:	74537469 	ldrbvc	r7, [r3], #-1129	; 0xfffffb97
    4298:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    429c:	32495400 	subcc	r5, r9, #0, 8
    42a0:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    42a4:	00676966 	rsbeq	r6, r7, r6, ror #18
    42a8:	5f4d4954 	svcpl	0x004d4954
    42ac:	4632434f 	ldrtmi	r4, [r2], -pc, asr #6
    42b0:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    42b4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    42b8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    42bc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    42c0:	73614634 	cmnvc	r1, #52, 12	; 0x3400000
    42c4:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    42c8:	00676966 	rsbeq	r6, r7, r6, ror #18
    42cc:	5f4d4954 	svcpl	0x004d4954
    42d0:	504e434f 	subpl	r4, lr, pc, asr #6
    42d4:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    42d8:	00797469 	rsbseq	r7, r9, r9, ror #8
    42dc:	5f4d4954 	svcpl	0x004d4954
    42e0:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    42e4:	6b636f6c 	blvs	18e009c <__Stack_Size+0x18dfe9c>
    42e8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    42ec:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    42f0:	00676966 	rsbeq	r6, r7, r6, ror #18
    42f4:	5f4d4954 	svcpl	0x004d4954
    42f8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    42fc:	52414d44 	subpl	r4, r1, #68, 26	; 0x1100
    4300:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4304:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
    4308:	50334349 	eorspl	r4, r3, r9, asr #6
    430c:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    4310:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    4314:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4318:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    431c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    4320:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4324:	7265505f 	rsbvc	r5, r5, #95	; 0x5f
    4328:	00646f69 	rsbeq	r6, r4, r9, ror #30
    432c:	5f4d4954 	svcpl	0x004d4954
    4330:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
    4334:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0xfffffebe
    4338:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    433c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    4340:	00666544 	rsbeq	r6, r6, r4, asr #10
    4344:	5f4d4954 	svcpl	0x004d4954
    4348:	61656c43 	cmnvs	r5, r3, asr #24
    434c:	50544972 	subspl	r4, r4, r2, ror r9
    4350:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    4354:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    4358:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    435c:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    4360:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    4364:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    4368:	00666544 	rsbeq	r6, r6, r4, asr #10
    436c:	5f4d4954 	svcpl	0x004d4954
    4370:	4934434f 	ldmdbmi	r4!, {r0, r1, r2, r3, r6, r8, r9, lr}
    4374:	0074696e 	rsbseq	r6, r4, lr, ror #18
    4378:	5f4d4954 	svcpl	0x004d4954
    437c:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    4380:	54007469 	strpl	r7, [r0], #-1129	; 0xfffffb97
    4384:	535f4d49 	cmppl	pc, #4672	; 0x1240
    4388:	63656c65 	cmnvs	r5, #25856	; 0x6500
    438c:	78434f74 	stmdavc	r3, {r2, r4, r5, r6, r8, r9, sl, fp, lr}^
    4390:	4954004d 	ldmdbmi	r4, {r0, r2, r3, r6}^
    4394:	70555f4d 	subsvc	r5, r5, sp, asr #30
    4398:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
    439c:	75716552 	ldrbvc	r6, [r1, #-1362]!	; 0xfffffaae
    43a0:	43747365 	cmnmi	r4, #-1811939327	; 0x94000001
    43a4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    43a8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    43ac:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    43b0:	65725034 	ldrbvs	r5, [r2, #-52]!	; 0xffffffcc
    43b4:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xfffff094
    43b8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    43bc:	54006769 	strpl	r6, [r0], #-1897	; 0xfffff897
    43c0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    43c4:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0xfffffe94
    43c8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    43cc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    43d0:	4d434f5f 	stclmi	15, cr4, [r3, #-380]	; 0xfffffe84
    43d4:	0065646f 	rsbeq	r6, r5, pc, ror #8
    43d8:	5f4d4954 	svcpl	0x004d4954
    43dc:	61657242 	cmnvs	r5, r2, asr #4
    43e0:	6c6f506b 	stclvs	0, cr5, [pc], #-428	; 423c <__Stack_Size+0x403c>
    43e4:	74697261 	strbtvc	r7, [r9], #-609	; 0xfffffd9f
    43e8:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    43ec:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    43f0:	6f504e31 	svcvs	0x00504e31
    43f4:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    43f8:	6f437974 	svcvs	0x00437974
    43fc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    4400:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4404:	5043435f 	subpl	r4, r3, pc, asr r3
    4408:	6f6c6572 	svcvs	0x006c6572
    440c:	6f436461 	svcvs	0x00436461
    4410:	6f72746e 	svcvs	0x0072746e
    4414:	4343006c 	movtmi	r0, #12396	; 0x306c
    4418:	54003152 	strpl	r3, [r0], #-338	; 0xfffffeae
    441c:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 36db <__Stack_Size+0x34db>
    4420:	6c435254 	sfmvs	f5, 2, [r3], {84}	; 0x54
    4424:	4d6b636f 	stclmi	3, cr6, [fp, #-444]!	; 0xfffffe44
    4428:	3165646f 	cmncc	r5, pc, ror #8
    442c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    4430:	43006769 	movwmi	r6, #1897	; 0x769
    4434:	00345243 	eorseq	r5, r4, r3, asr #4
    4438:	5f4d4954 	svcpl	0x004d4954
    443c:	6e49434f 	cdpvs	3, 4, cr4, cr9, cr15, {2}
    4440:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    4444:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    4448:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    444c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xfffff0b3
    4450:	756f4374 	strbvc	r4, [pc, #-884]!	; 40e4 <__Stack_Size+0x3ee4>
    4454:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    4458:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    445c:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    4460:	616c6f50 	cmnvs	ip, r0, asr pc
    4464:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    4468:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    446c:	54006769 	strpl	r6, [r0], #-1897	; 0xfffff897
    4470:	4f5f4d49 	svcmi	0x005f4d49
    4474:	6e493143 	dvfvsem	f3, f1, f3
    4478:	54007469 	strpl	r7, [r0], #-1129	; 0xfffffb97
    447c:	525f4d49 	subspl	r4, pc, #4672	; 0x1240
    4480:	74657065 	strbtvc	r7, [r5], #-101	; 0xffffff9b
    4484:	6f697469 	svcvs	0x00697469
    4488:	756f436e 	strbvc	r4, [pc, #-878]!	; 4122 <__Stack_Size+0x3f22>
    448c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    4490:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4494:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    4498:	48746365 	ldmdami	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    449c:	536c6c61 	cmnpl	ip, #24832	; 0x6100
    44a0:	6f736e65 	svcvs	0x00736e65
    44a4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    44a8:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    44ac:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    44b0:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    44b4:	54007463 	strpl	r7, [r0], #-1123	; 0xfffffb9d
    44b8:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    44bc:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    44c0:	5232434f 	eorspl	r4, r2, #1006632961	; 0x3c000001
    44c4:	45006665 	strmi	r6, [r0, #-1637]	; 0xfffff99b
    44c8:	52547478 	subspl	r7, r4, #120, 8	; 0x78000000
    44cc:	6c694647 	stclvs	6, cr4, [r9], #-284	; 0xfffffee4
    44d0:	00726574 	rsbseq	r6, r2, r4, ror r5
    44d4:	5f4d4954 	svcpl	0x004d4954
    44d8:	6f435449 	svcvs	0x00435449
    44dc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    44e0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    44e4:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    44e8:	53656c64 	cmnpl	r5, #100, 24	; 0x6400
    44ec:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c
    44f0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    44f4:	43434f5f 	movtmi	r4, #16223	; 0x3f5f
    44f8:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    44fc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4500:	5043495f 	subpl	r4, r3, pc, asr r9
    4504:	54004353 	strpl	r4, [r0], #-851	; 0xfffffcad
    4508:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 37c7 <__Stack_Size+0x35c7>
    450c:	6f435254 	svcvs	0x00435254
    4510:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    4514:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4518:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    451c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    4520:	5f4d4954 	svcpl	0x004d4954
    4524:	4633434f 	ldrtmi	r4, [r3], -pc, asr #6
    4528:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    452c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    4530:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    4534:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    4538:	65725033 	ldrbvs	r5, [r2, #-51]!	; 0xffffffcd
    453c:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xfffff094
    4540:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    4544:	54006769 	strpl	r6, [r0], #-1897	; 0xfffff897
    4548:	535f4d49 	cmppl	pc, #4672	; 0x1240
    454c:	43497465 	movtmi	r7, #37989	; 0x9465
    4550:	65725034 	ldrbvs	r5, [r2, #-52]!	; 0xffffffcc
    4554:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    4558:	54007265 	strpl	r7, [r0], #-613	; 0xfffffd9b
    455c:	4f5f4d49 	svcmi	0x005f4d49
    4560:	61463143 	cmpvs	r6, r3, asr #2
    4564:	6f437473 	svcvs	0x00437473
    4568:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    456c:	746e6900 	strbtvc	r6, [lr], #-2304	; 0xfffff700
    4570:	72656765 	rsbvc	r6, r5, #26476544	; 0x1940000
    4574:	69766964 	ldmdbvs	r6!, {r2, r5, r6, r8, fp, sp, lr}^
    4578:	00726564 	rsbseq	r6, r2, r4, ror #10
    457c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4580:	50435f54 	subpl	r5, r3, r4, asr pc
    4584:	47004148 	strmi	r4, [r0, -r8, asr #2]
    4588:	00525054 	subseq	r5, r2, r4, asr r0
    458c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4590:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xfffff0ac
    4594:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0xffffff8c
    4598:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    459c:	55007265 	strpl	r7, [r0, #-613]	; 0xfffffd9b
    45a0:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    45a4:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    45a8:	53550074 	cmppl	r5, #116	; 0x74
    45ac:	5f545241 	svcpl	0x00545241
    45b0:	424e494c 	submi	r4, lr, #76, 18	; 0x130000
    45b4:	6b616572 	blvs	185db84 <__Stack_Size+0x185d984>
    45b8:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0xfffffabc
    45bc:	654c7463 	strbvs	r7, [ip, #-1123]	; 0xfffffb9d
    45c0:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    45c4:	41535500 	cmpmi	r3, r0, lsl #10
    45c8:	4f5f5452 	svcmi	0x005f5452
    45cc:	6942656e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, sl, sp, lr}^
    45d0:	74654d74 	strbtvc	r4, [r5], #-3444	; 0xfffff28c
    45d4:	43646f68 	cmnmi	r4, #104, 30	; 0x1a0
    45d8:	5500646d 	strpl	r6, [r0, #-1133]	; 0xfffffb93
    45dc:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    45e0:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    45e4:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    45e8:	41535500 	cmpmi	r3, r0, lsl #10
    45ec:	505f5452 	subspl	r5, pc, r2, asr r4	; <UNPREDICTABLE>
    45f0:	74697261 	strbtvc	r7, [r9], #-609	; 0xfffffd9f
    45f4:	53550079 	cmppl	r5, #121	; 0x79
    45f8:	5f545241 	svcpl	0x00545241
    45fc:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    4600:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    4604:	70795474 	rsbsvc	r5, r9, r4, ror r4
    4608:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    460c:	41535500 	cmpmi	r3, r0, lsl #10
    4610:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    4614:	5500646d 	strpl	r6, [r0, #-1133]	; 0xfffffb93
    4618:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    461c:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    4620:	74614464 	strbtvc	r4, [r1], #-1124	; 0xfffffb9c
    4624:	53550061 	cmppl	r5, #97	; 0x61
    4628:	5f545241 	svcpl	0x00545241
    462c:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
    4630:	6c707544 	cfldr64vs	mvdx7, [r0], #-272	; 0xfffffef0
    4634:	6d437865 	stclvs	8, cr7, [r3, #-404]	; 0xfffffe6c
    4638:	53550064 	cmppl	r5, #100	; 0x64
    463c:	5f545241 	svcpl	0x00545241
    4640:	656b6157 	strbvs	r6, [fp, #-343]!	; 0xfffffea9
    4644:	55007055 	strpl	r7, [r0, #-85]	; 0xffffffab
    4648:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    464c:	726f575f 	rsbvc	r5, pc, #24903680	; 0x17c0000
    4650:	6e654c64 	cdpvs	12, 6, cr4, cr5, cr4, {3}
    4654:	00687467 	rsbeq	r7, r8, r7, ror #8
    4658:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    465c:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    4660:	646d4341 	strbtvs	r4, [sp], #-833	; 0xfffffcbf
    4664:	41535500 	cmpmi	r3, r0, lsl #10
    4668:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    466c:	42747361 	rsbsmi	r7, r4, #-2080374783	; 0x84000001
    4670:	55007469 	strpl	r7, [r0, #-1129]	; 0xfffffb97
    4674:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    4678:	7561425f 	strbvc	r4, [r1, #-607]!	; 0xfffffda1
    467c:	74615264 	strbtvc	r5, [r1], #-612	; 0xfffffd9c
    4680:	53550065 	cmppl	r5, #101	; 0x65
    4684:	5f545241 	svcpl	0x00545241
    4688:	41447249 	cmpmi	r4, r9, asr #4
    468c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    4690:	535c2e00 	cmppl	ip, #0, 28
    4694:	32334d54 	eorscc	r4, r3, #84, 26	; 0x1500
    4698:	78303146 	ldmdavc	r0!, {r1, r2, r6, r8, ip, sp}
    469c:	4c57465f 	mrrcmi	6, 5, r4, r7, cr15
    46a0:	735c6269 	cmpvc	ip, #-1879048186	; 0x90000006
    46a4:	735c6372 	cmpvc	ip, #-939524095	; 0xc8000001
    46a8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    46ac:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    46b0:	6173755f 	cmnvs	r3, pc, asr r5
    46b4:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
    46b8:	62706100 	rsbsvs	r6, r0, #0, 2
    46bc:	636f6c63 	cmnvs	pc, #25344	; 0x6300
    46c0:	5355006b 	cmppl	r5, #107	; 0x6b
    46c4:	5f545241 	svcpl	0x00545241
    46c8:	61656c43 	cmnvs	r5, r3, asr #24
    46cc:	50544972 	subspl	r4, r4, r2, ror r9
    46d0:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    46d4:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    46d8:	53550074 	cmppl	r5, #116	; 0x74
    46dc:	5f545241 	svcpl	0x00545241
    46e0:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    46e4:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    46e8:	53550065 	cmppl	r5, #101	; 0x65
    46ec:	5f545241 	svcpl	0x00545241
    46f0:	424e494c 	submi	r4, lr, #76, 18	; 0x130000
    46f4:	6b616572 	blvs	185dcc4 <__Stack_Size+0x185dac4>
    46f8:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0xfffffabc
    46fc:	654c7463 	strbvs	r7, [ip, #-1123]	; 0xfffffb9d
    4700:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    4704:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    4708:	55006769 	strpl	r6, [r0, #-1897]	; 0xfffff897
    470c:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    4710:	414c465f 	cmpmi	ip, pc, asr r6
    4714:	53550047 	cmppl	r5, #71	; 0x47
    4718:	5f545241 	svcpl	0x00545241
    471c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    4720:	55007469 	strpl	r7, [r0, #-1129]	; 0xfffffb97
    4724:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    4728:	6f6c435f 	svcvs	0x006c435f
    472c:	6e496b63 	vmlsvs.f64	d22, d9, d19
    4730:	74537469 	ldrbvc	r7, [r3], #-1129	; 0xfffffb97
    4734:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    4738:	41535500 	cmpmi	r3, r0, lsl #10
    473c:	445f5452 	ldrbmi	r5, [pc], #-1106	; 4744 <__Stack_Size+0x4544>
    4740:	6552414d 	ldrbvs	r4, [r2, #-333]	; 0xfffffeb3
    4744:	53550071 	cmppl	r5, #113	; 0x71
    4748:	5f545241 	svcpl	0x00545241
    474c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    4750:	7274536b 	rsbsvc	r5, r4, #-1409286143	; 0xac000001
    4754:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    4758:	0074696e 	rsbseq	r6, r4, lr, ror #18
    475c:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    4760:	61627874 	smcvs	10116	; 0x2784
    4764:	55006573 	strpl	r6, [r0, #-1395]	; 0xfffffa8d
    4768:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    476c:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    4770:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
    4774:	55006761 	strpl	r6, [r0, #-1889]	; 0xfffff89f
    4778:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    477c:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
    4780:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    4784:	00737365 	rsbseq	r7, r3, r5, ror #6
    4788:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    478c:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xfffff0ac
    4790:	61754774 	cmnvs	r5, r4, ror r7
    4794:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    4798:	5500656d 	strpl	r6, [r0, #-1389]	; 0xfffffa93
    479c:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    47a0:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    47a4:	65724264 	ldrbvs	r4, [r2, #-612]!	; 0xfffffd9c
    47a8:	55006b61 	strpl	r6, [r0, #-2913]	; 0xfffff49f
    47ac:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    47b0:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    47b4:	70795474 	rsbsvc	r5, r9, r4, ror r4
    47b8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    47bc:	41535500 	cmpmi	r3, r0, lsl #10
    47c0:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    47c4:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    47c8:	00676966 	rsbeq	r6, r7, r6, ror #18
    47cc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    47d0:	62007854 	andvs	r7, r0, #84, 16	; 0x540000
    47d4:	6f707469 	svcvs	0x00707469
    47d8:	53550073 	cmppl	r5, #115	; 0x73
    47dc:	5f545241 	svcpl	0x00545241
    47e0:	64726148 	ldrbtvs	r6, [r2], #-328	; 0xfffffeb8
    47e4:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0xfffffe89
    47e8:	776f6c46 	strbvc	r6, [pc, -r6, asr #24]!
    47ec:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xfffff0bd
    47f0:	006c6f72 	rsbeq	r6, ip, r2, ror pc
    47f4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    47f8:	6f4d5f54 	svcvs	0x004d5f54
    47fc:	55006564 	strpl	r6, [r0, #-1380]	; 0xfffffa9c
    4800:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    4804:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    4808:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    480c:	00746375 	rsbseq	r6, r4, r5, ror r3
    4810:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4814:	64415f54 	strbvs	r5, [r1], #-3924	; 0xfffff0ac
    4818:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    481c:	53550073 	cmppl	r5, #115	; 0x73
    4820:	5f545241 	svcpl	0x00545241
    4824:	7265764f 	rsbvc	r7, r5, #82837504	; 0x4f00000
    4828:	706d6153 	rsbvc	r6, sp, r3, asr r1
    482c:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
    4830:	646d4338 	strbtvs	r4, [sp], #-824	; 0xfffffcc8
    4834:	41535500 	cmpmi	r3, r0, lsl #10
    4838:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
    483c:	54497465 	strbpl	r7, [r9], #-1125	; 0xfffffb9b
    4840:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    4844:	55007375 	strpl	r7, [r0, #-885]	; 0xfffffc8b
    4848:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    484c:	4472495f 	ldrbtmi	r4, [r2], #-2399	; 0xfffff6a1
    4850:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    4854:	00676966 	rsbeq	r6, r7, r6, ror #18
    4858:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    485c:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    4860:	006b636f 	rsbeq	r6, fp, pc, ror #6
    4864:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4868:	65525f54 	ldrbvs	r5, [r2, #-3924]	; 0xfffff0ac
    486c:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    4870:	61577265 	cmpvs	r7, r5, ror #4
    4874:	7055656b 	subsvc	r6, r5, fp, ror #10
    4878:	00646d43 	rsbeq	r6, r4, r3, asr #26
    487c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4880:	72495f54 	subvc	r5, r9, #84, 30	; 0x150
    4884:	6d434144 	stfvse	f4, [r3, #-272]	; 0xfffffef0
    4888:	53550064 	cmppl	r5, #100	; 0x64
    488c:	5f545241 	svcpl	0x00545241
    4890:	434e494c 	movtmi	r4, #59724	; 0xe94c
    4894:	6600646d 	strvs	r6, [r0], -sp, ror #8
    4898:	74636172 	strbtvc	r6, [r3], #-370	; 0xfffffe8e
    489c:	616e6f69 	cmnvs	lr, r9, ror #30
    48a0:	7669646c 	strbtvc	r6, [r9], -ip, ror #8
    48a4:	72656469 	rsbvc	r6, r5, #1761607680	; 0x69000000
    48a8:	41535500 	cmpmi	r3, r0, lsl #10
    48ac:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    48b0:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
    48b4:	64726143 	ldrbtvs	r6, [r2], #-323	; 0xfffffebd
    48b8:	4b43414e 	blmi	10d4df8 <__Stack_Size+0x10d4bf8>
    48bc:	00646d43 	rsbeq	r6, r4, r3, asr #26
    48c0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    48c4:	65475f54 	strbvs	r5, [r7, #-3924]	; 0xfffff0ac
    48c8:	616c4674 	smcvs	50276	; 0xc464
    48cc:	61745367 	cmnvs	r4, r7, ror #6
    48d0:	00737574 	rsbseq	r7, r3, r4, ror r5
    48d4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    48d8:	6d535f54 	ldclvs	15, cr5, [r3, #-336]	; 0xfffffeb0
    48dc:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    48e0:	43647261 	cmnmi	r4, #268435462	; 0x10000006
    48e4:	5500646d 	strpl	r6, [r0, #-1133]	; 0xfffffb93
    48e8:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    48ec:	0054495f 	subseq	r4, r4, pc, asr r9
    48f0:	5f434352 	svcpl	0x00434352
    48f4:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    48f8:	7453736b 	ldrbvc	r7, [r3], #-875	; 0xfffffc95
    48fc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    4900:	41535500 	cmpmi	r3, r0, lsl #10
    4904:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    4908:	6b636f6c 	blvs	18e06c0 <__Stack_Size+0x18e04c0>
    490c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    4910:	41535500 	cmpmi	r3, r0, lsl #10
    4914:	575f5452 			; <UNDEFINED> instruction: 0x575f5452
    4918:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xfffff49f
    491c:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    4920:	00676966 	rsbeq	r6, r7, r6, ror #18
    4924:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4928:	65525f54 	ldrbvs	r5, [r2, #-3924]	; 0xfffff0ac
    492c:	76696563 	strbtvc	r6, [r9], -r3, ror #10
    4930:	74614465 	strbtvc	r4, [r1], #-1125	; 0xfffffb9b
    4934:	53550061 	cmppl	r5, #97	; 0x61
    4938:	5f545241 	svcpl	0x00545241
    493c:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
    4940:	73746942 	cmnvc	r4, #1081344	; 0x108000
    4944:	41535500 	cmpmi	r3, r0, lsl #10
    4948:	505f5452 	subspl	r5, pc, r2, asr r4	; <UNPREDICTABLE>
    494c:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    4950:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    4954:	41535500 	cmpmi	r3, r0, lsl #10
    4958:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    495c:	004c4f50 	subeq	r4, ip, r0, asr pc
    4960:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    4964:	67657274 			; <UNDEFINED> instruction: 0x67657274
    4968:	41535500 	cmpmi	r3, r0, lsl #10
    496c:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    4970:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    4974:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    4978:	57570074 			; <UNDEFINED> instruction: 0x57570074
    497c:	545f4744 	ldrbpl	r4, [pc], #-1860	; 4984 <__Stack_Size+0x4784>
    4980:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    4984:	57006665 	strpl	r6, [r0, -r5, ror #12]
    4988:	5f474457 	svcpl	0x00474457
    498c:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    4990:	5700656c 	strpl	r6, [r0, -ip, ror #10]
    4994:	5f474457 	svcpl	0x00474457
    4998:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    499c:	5449656c 	strbpl	r6, [r9], #-1388	; 0xfffffa94
    49a0:	44575700 	ldrbmi	r5, [r7], #-1792	; 0xfffff900
    49a4:	65475f47 	strbvs	r5, [r7, #-3911]	; 0xfffff0b9
    49a8:	616c4674 	smcvs	50276	; 0xc464
    49ac:	61745367 	cmnvs	r4, r7, ror #6
    49b0:	00737574 	rsbseq	r7, r3, r4, ror r5
    49b4:	47445757 	smlsldmi	r5, r4, r7, r7
    49b8:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
    49bc:	73657250 	cmnvc	r5, #80, 4
    49c0:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
    49c4:	5c2e0072 	stcpl	0, cr0, [lr], #-456	; 0xfffffe38
    49c8:	334d5453 	movtcc	r5, #54355	; 0xd453
    49cc:	30314632 	eorscc	r4, r1, r2, lsr r6
    49d0:	57465f78 	smlsldxpl	r5, r6, r8, pc	; <UNPREDICTABLE>
    49d4:	5c62694c 	stclpl	9, cr6, [r2], #-304	; 0xfffffed0
    49d8:	5c637273 	sfmpl	f7, 2, [r3], #-460	; 0xfffffe34
    49dc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    49e0:	30316632 	eorscc	r6, r1, r2, lsr r6
    49e4:	77775f78 			; <UNDEFINED> instruction: 0x77775f78
    49e8:	632e6764 	teqvs	lr, #100, 14	; 0x1900000
    49ec:	44575700 	ldrbmi	r5, [r7], #-1792	; 0xfffff900
    49f0:	65535f47 	ldrbvs	r5, [r3, #-3911]	; 0xfffff0b9
    49f4:	756f4374 	strbvc	r4, [pc, #-884]!	; 4688 <__Stack_Size+0x4488>
    49f8:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    49fc:	44575700 	ldrbmi	r5, [r7], #-1792	; 0xfffff900
    4a00:	72505f47 	subsvc	r5, r0, #284	; 0x11c
    4a04:	61637365 	cmnvs	r3, r5, ror #6
    4a08:	0072656c 	rsbseq	r6, r2, ip, ror #10
    4a0c:	47445757 	smlsldmi	r5, r4, r7, r7
    4a10:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    4a14:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
    4a18:	57006761 	strpl	r6, [r0, -r1, ror #14]
    4a1c:	5f474457 	svcpl	0x00474457
    4a20:	57746553 			; <UNDEFINED> instruction: 0x57746553
    4a24:	6f646e69 	svcvs	0x00646e69
    4a28:	6c615677 	stclvs	6, cr5, [r1], #-476	; 0xfffffe24
    4a2c:	57006575 	smlsdxpl	r0, r5, r5, r6
    4a30:	5f474457 	svcpl	0x00474457
    4a34:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    4a38:	64007469 	strvs	r7, [r0], #-1129	; 0xfffffb97
    4a3c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    4a40:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    4a44:	5c2e0074 	stcpl	0, cr0, [lr], #-464	; 0xfffffe30
    4a48:	54535953 	ldrbpl	r5, [r3], #-2387	; 0xfffff6ad
    4a4c:	645c4d45 	ldrbvs	r4, [ip], #-3397	; 0xfffff2bb
    4a50:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    4a54:	6c65645c 	cfstrdvs	mvd6, [r5], #-368	; 0xfffffe90
    4a58:	632e7961 	teqvs	lr, #1589248	; 0x184000
    4a5c:	6c656400 	cfstrdvs	mvd6, [r5], #-0
    4a60:	6d5f7961 	ldclvs	9, cr7, [pc, #-388]	; 48e4 <__Stack_Size+0x46e4>
    4a64:	65740073 	ldrbvs	r0, [r4, #-115]!	; 0xffffff8d
    4a68:	6600706d 	strvs	r7, [r0], -sp, rrx
    4a6c:	6d5f6361 	ldclvs	3, cr6, [pc, #-388]	; 48f0 <__Stack_Size+0x46f0>
    4a70:	65640073 	strbvs	r0, [r4, #-115]!	; 0xffffff8d
    4a74:	5f79616c 	svcpl	0x0079616c
    4a78:	66007375 			; <UNDEFINED> instruction: 0x66007375
    4a7c:	755f6361 	ldrbvc	r6, [pc, #-865]	; 4723 <__Stack_Size+0x4523>
    4a80:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
    4a84:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    4a88:	65726f43 	ldrbvs	r6, [r2, #-3907]!	; 0xfffff0bd
    4a8c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    4a90:	5c2e006b 	stcpl	0, cr0, [lr], #-428	; 0xfffffe54
    4a94:	54535953 	ldrbpl	r5, [r3], #-2387	; 0xfffff6ad
    4a98:	735c4d45 	cmpvc	ip, #4416	; 0x1140
    4a9c:	735c7379 	cmpvc	ip, #-469762047	; 0xe4000001
    4aa0:	632e7379 	teqvs	lr, #-469762047	; 0xe4000001
    4aa4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    4aa8:	6f435f43 	svcvs	0x00435f43
    4aac:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    4ab0:	74617275 	strbtvc	r7, [r1], #-629	; 0xfffffd8b
    4ab4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    4ab8:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    4abc:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    4ac0:	5f006e51 	svcpl	0x00006e51
    4ac4:	6c61765f 	stclvs	6, cr7, [r1], #-380	; 0xfffffe84
    4ac8:	5f006575 	svcpl	0x00006575
    4acc:	0066735f 	rsbeq	r7, r6, pc, asr r3
    4ad0:	6165725f 	cmnvs	r5, pc, asr r2
    4ad4:	775f0064 	ldrbvc	r0, [pc, -r4, rrx]
    4ad8:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
    4adc:	73615f00 	cmnvc	r1, #0, 30
    4ae0:	6d697463 	cfstrdvs	mvd7, [r9, #-396]!	; 0xfffffe74
    4ae4:	75625f65 	strbvc	r5, [r2, #-3941]!	; 0xfffff09b
    4ae8:	635f0066 	cmpvs	pc, #102	; 0x66
    4aec:	656c7476 	strbvs	r7, [ip, #-1142]!	; 0xfffffb8a
    4af0:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
    4af4:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
    4af8:	6e6e6168 	powvsez	f6, f6, #0.0
    4afc:	5f356c65 	svcpl	0x00356c65
    4b00:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    4b04:	745f5f00 	ldrbvc	r5, [pc], #-3840	; 4b0c <__Stack_Size+0x490c>
    4b08:	775f006d 	ldrbvc	r0, [pc, -sp, rrx]
    4b0c:	74727363 	ldrbtvc	r7, [r2], #-867	; 0xfffffc9d
    4b10:	73626d6f 	cmnvc	r2, #7104	; 0x1bc0
    4b14:	6174735f 	cmnvs	r4, pc, asr r3
    4b18:	5f006574 	svcpl	0x00006574
    4b1c:	6675626e 	ldrbtvs	r6, [r5], -lr, ror #4
    4b20:	745f5f00 	ldrbvc	r5, [pc], #-3840	; 4b28 <__Stack_Size+0x4928>
    4b24:	65735f6d 	ldrbvs	r5, [r3, #-3949]!	; 0xfffff093
    4b28:	6c5f0063 	mrrcvs	0, 6, r0, pc, cr3	; <UNPREDICTABLE>
    4b2c:	5f613436 	svcpl	0x00613436
    4b30:	00667562 	rsbeq	r7, r6, r2, ror #10
    4b34:	33495053 	movtcc	r5, #36947	; 0x9053
    4b38:	5152495f 	cmppl	r2, pc, asr r9
    4b3c:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
    4b40:	5f485341 	svcpl	0x00485341
    4b44:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    4b48:	6f6c5f00 	svcvs	0x006c5f00
    4b4c:	5f006b63 	svcpl	0x00006b63
    4b50:	746c756d 	strbtvc	r7, [ip], #-1389	; 0xfffffa93
    4b54:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4b58:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    4b5c:	55006e51 	strpl	r6, [r0, #-3665]	; 0xfffff1af
    4b60:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    4b64:	5f58525f 	svcpl	0x0058525f
    4b68:	00415453 	subeq	r5, r1, r3, asr r4
    4b6c:	4349564e 	movtmi	r5, #38478	; 0x964e
    4b70:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    4b74:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    4b78:	75746375 	ldrbvc	r6, [r4, #-885]!	; 0xfffffc8b
    4b7c:	5f006572 	svcpl	0x00006572
    4b80:	6863775f 	stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
    4b84:	79735f00 	ldmdbvc	r3!, {r8, r9, sl, fp, ip, lr}^
    4b88:	78655f73 	stmdavc	r5!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    4b8c:	53007469 	movwpl	r7, #1129	; 0x469
    4b90:	5f324950 	svcpl	0x00324950
    4b94:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    4b98:	69665f00 	stmdbvs	r6!, {r8, r9, sl, fp, ip, lr}^
    4b9c:	5f00656c 	svcpl	0x0000656c
    4ba0:	655f6e6f 	ldrbvs	r6, [pc, #-3695]	; 3d39 <__Stack_Size+0x3b39>
    4ba4:	5f746978 	svcpl	0x00746978
    4ba8:	73677261 	cmnvc	r7, #268435462	; 0x10000006
    4bac:	626d5f00 	rsbvs	r5, sp, #0, 30
    4bb0:	6e656c72 	mcrvs	12, 3, r6, cr5, cr2, {3}
    4bb4:	6174735f 	cmnvs	r4, pc, asr r3
    4bb8:	5f006574 	svcpl	0x00006574
    4bbc:	75736572 	ldrbvc	r6, [r3, #-1394]!	; 0xfffffa8e
    4bc0:	6b5f746c 	blvs	17e1d78 <__Stack_Size+0x17e1b78>
    4bc4:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    4bc8:	7500657a 	strvc	r6, [r0, #-1402]	; 0xfffffa86
    4bcc:	5f747261 	svcpl	0x00747261
    4bd0:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
    4bd4:	6f6c5f00 	svcvs	0x006c5f00
    4bd8:	746c6163 	strbtvc	r6, [ip], #-355	; 0xfffffe9d
    4bdc:	5f656d69 	svcpl	0x00656d69
    4be0:	00667562 	rsbeq	r7, r6, r2, ror #10
    4be4:	504d4154 	subpl	r4, sp, r4, asr r1
    4be8:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
    4bec:	006e5152 	rsbeq	r5, lr, r2, asr r1
    4bf0:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!	; 0xfffffe84
    4bf4:	6e6f6d5f 	mcrvs	13, 3, r6, cr15, cr15, {2}
    4bf8:	41535500 	cmpmi	r3, r0, lsl #10
    4bfc:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    4c00:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    4c04:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    4c08:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0xfffffa8c
    4c0c:	696d5f00 	stmdbvs	sp!, {r8, r9, sl, fp, ip, lr}^
    4c10:	725f6373 	subsvc	r6, pc, #-872415231	; 0xcc000001
    4c14:	746e6565 	strbtvc	r6, [lr], #-1381	; 0xfffffa9b
    4c18:	73795300 	cmnvc	r9, #0, 6
    4c1c:	6b636954 	blvs	18df174 <__Stack_Size+0x18def74>
    4c20:	5152495f 	cmppl	r2, pc, asr r9
    4c24:	635f006e 	cmpvs	pc, #110	; 0x6e
    4c28:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0xfffffd8b
    4c2c:	635f746e 	cmpvs	pc, #1845493760	; 0x6e000000
    4c30:	67657461 	strbvs	r7, [r5, -r1, ror #8]!
    4c34:	0079726f 	rsbseq	r7, r9, pc, ror #4
    4c38:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4c3c:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
    4c40:	006e5152 	rsbeq	r5, lr, r2, asr r1
    4c44:	31433249 	cmpcc	r3, r9, asr #4
    4c48:	5f52455f 	svcpl	0x0052455f
    4c4c:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    4c50:	414d4400 	cmpmi	sp, r0, lsl #8
    4c54:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    4c58:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
    4c5c:	495f316c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    4c60:	006e5152 	rsbeq	r5, lr, r2, asr r1
    4c64:	314d4954 	cmpcc	sp, r4, asr r9
    4c68:	4b52425f 	blmi	14955ec <__Stack_Size+0x14953ec>
    4c6c:	5152495f 	cmppl	r2, pc, asr r9
    4c70:	695f006e 	ldmdbvs	pc, {r1, r2, r3, r5, r6}^	; <UNPREDICTABLE>
    4c74:	5400646e 	strpl	r6, [r0], #-1134	; 0xfffffb92
    4c78:	5f354d49 	svcpl	0x00354d49
    4c7c:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    4c80:	61735500 	cmnvs	r3, r0, lsl #10
    4c84:	61466567 	cmpvs	r6, r7, ror #10
    4c88:	5f746c75 	svcpl	0x00746c75
    4c8c:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    4c90:	42535500 	subsmi	r5, r3, #0, 10
    4c94:	5f50485f 	svcpl	0x0050485f
    4c98:	314e4143 	cmpcc	lr, r3, asr #2
    4c9c:	5f58545f 	svcpl	0x0058545f
    4ca0:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    4ca4:	6e665f00 	cdpvs	15, 6, cr5, cr6, cr0, {0}
    4ca8:	635f0073 	cmpvs	pc, #115	; 0x73
    4cac:	65736f6c 	ldrbvs	r6, [r3, #-3948]!	; 0xfffff094
    4cb0:	74735f00 	ldrbtvc	r5, [r3], #-3840	; 0xfffff100
    4cb4:	006e6964 	rsbeq	r6, lr, r4, ror #18
    4cb8:	57425355 	smlsldpl	r5, r2, r5, r3
    4cbc:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xfffff49f
    4cc0:	52495f70 	subpl	r5, r9, #112, 30	; 0x1c0
    4cc4:	2e006e51 	mcrcs	14, 0, r6, cr0, cr1, {2}
    4cc8:	5359535c 	cmppl	r9, #92, 6	; 0x70000001
    4ccc:	5c4d4554 	cfstr64pl	mvdx4, [sp], {84}	; 0x54
    4cd0:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    4cd4:	73755c74 	cmnvc	r5, #116, 24	; 0x7400
    4cd8:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    4cdc:	49540063 	ldmdbmi	r4, {r0, r1, r5, r6}^
    4ce0:	495f344d 	ldmdbmi	pc, {r0, r2, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>
    4ce4:	006e5152 	rsbeq	r5, lr, r2, asr r1
    4ce8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4cec:	495f3254 	ldmdbmi	pc, {r2, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    4cf0:	006e5152 	rsbeq	r5, lr, r2, asr r1
    4cf4:	31433249 	cmpcc	r3, r9, asr #4
    4cf8:	5f56455f 	svcpl	0x0056455f
    4cfc:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    4d00:	6f635f00 	svcvs	0x00635f00
    4d04:	65696b6f 	strbvs	r6, [r9, #-2927]!	; 0xfffff491
    4d08:	64775f00 	ldrbtvs	r5, [r7], #-3840	; 0xfffff100
    4d0c:	735f0073 	cmpvc	pc, #115	; 0x73
    4d10:	665f6769 	ldrbvs	r6, [pc], -r9, ror #14
    4d14:	00636e75 	rsbeq	r6, r3, r5, ror lr
    4d18:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
    4d1c:	6168435f 	cmnvs	r8, pc, asr r3
    4d20:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    4d24:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    4d28:	5f006e51 	svcpl	0x00006e51
    4d2c:	62747663 	rsbsvs	r7, r4, #103809024	; 0x6300000
    4d30:	54006675 	strpl	r6, [r0], #-1653	; 0xfffff98b
    4d34:	5f314d49 	svcpl	0x00314d49
    4d38:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    4d3c:	006e5152 	rsbeq	r5, lr, r2, asr r1
    4d40:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    4d44:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    4d48:	4e006e51 	mcrmi	14, 0, r6, cr0, cr1, {2}
    4d4c:	614d6e6f 	cmpvs	sp, pc, ror #28
    4d50:	62616b73 	rsbvs	r6, r1, #117760	; 0x1cc00
    4d54:	6e49656c 	cdpvs	5, 4, cr6, cr9, cr12, {3}
    4d58:	52495f74 	subpl	r5, r9, #116, 30	; 0x1d0
    4d5c:	57006e51 	smlsdpl	r0, r1, lr, r6
    4d60:	5f474457 	svcpl	0x00474457
    4d64:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    4d68:	35705f00 	ldrbcc	r5, [r0, #-3840]!	; 0xfffff100
    4d6c:	654d0073 	strbvs	r0, [sp, #-115]	; 0xffffff8d
    4d70:	79726f6d 	ldmdbvc	r2!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    4d74:	616e614d 	cmnvs	lr, sp, asr #2
    4d78:	656d6567 	strbvs	r6, [sp, #-1383]!	; 0xfffffa99
    4d7c:	495f746e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    4d80:	006e5152 	rsbeq	r5, lr, r2, asr r1
    4d84:	31414d44 	cmpcc	r1, r4, asr #26
    4d88:	6168435f 	cmnvs	r8, pc, asr r3
    4d8c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    4d90:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
    4d94:	5f006e51 	svcpl	0x00006e51
    4d98:	6964735f 	stmdbvs	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
    4d9c:	696e6964 	stmdbvs	lr!, {r2, r5, r6, r8, fp, sp, lr}^
    4da0:	665f0074 			; <UNDEFINED> instruction: 0x665f0074
    4da4:	7367616c 	cmnvc	r7, #108, 2
    4da8:	41430032 	cmpmi	r3, r2, lsr r0
    4dac:	535f314e 	cmppl	pc, #-2147483629	; 0x80000013
    4db0:	495f4543 	ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>
    4db4:	006e5152 	rsbeq	r5, lr, r2, asr r1
    4db8:	434f4c5f 	movtmi	r4, #64607	; 0xfc5f
    4dbc:	45525f4b 	ldrbmi	r5, [r2, #-3915]	; 0xfffff0b5
    4dc0:	53525543 	cmppl	r2, #281018368	; 0x10c00000
    4dc4:	5f455649 	svcpl	0x00455649
    4dc8:	4d440054 	stclmi	0, cr0, [r4, #-336]	; 0xfffffeb0
    4dcc:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
    4dd0:	6e6e6168 	powvsez	f6, f6, #0.0
    4dd4:	5f316c65 	svcpl	0x00316c65
    4dd8:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    4ddc:	72655f00 	rsbvc	r5, r5, #0, 30
    4de0:	006f6e72 	rsbeq	r6, pc, r2, ror lr	; <UNPREDICTABLE>
    4de4:	6769735f 			; <UNDEFINED> instruction: 0x6769735f
    4de8:	5f6c616e 	svcpl	0x006c616e
    4dec:	00667562 	rsbeq	r7, r6, r2, ror #10
    4df0:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
    4df4:	5f50555f 	svcpl	0x0050555f
    4df8:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    4dfc:	43324900 	teqmi	r2, #0, 18
    4e00:	52455f32 	subpl	r5, r5, #50, 30	; 0xc8
    4e04:	5152495f 	cmppl	r2, pc, asr r9
    4e08:	425f006e 	subsmi	r0, pc, #110	; 0x6e
    4e0c:	6e696769 	cdpvs	7, 6, cr6, cr9, cr9, {3}
    4e10:	6d5f0074 	ldclvs	0, cr0, [pc, #-464]	; 4c48 <__Stack_Size+0x4a48>
    4e14:	64777861 	ldrbtvs	r7, [r7], #-2145	; 0xfffff79f
    4e18:	5f5f0073 	svcpl	0x005f0073
    4e1c:	61656c63 	cmnvs	r5, r3, ror #24
    4e20:	0070756e 	rsbseq	r7, r0, lr, ror #10
    4e24:	46737542 	ldrbtmi	r7, [r3], -r2, asr #10
    4e28:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
    4e2c:	5152495f 	cmppl	r2, pc, asr r9
    4e30:	615f006e 	cmpvs	pc, lr, rrx
    4e34:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    4e38:	55003074 	strpl	r3, [r0, #-116]	; 0xffffff8c
    4e3c:	35545241 	ldrbcc	r5, [r4, #-577]	; 0xfffffdbf
    4e40:	5152495f 	cmppl	r2, pc, asr r9
    4e44:	655f006e 	ldrbvs	r0, [pc, #-110]	; 4dde <__Stack_Size+0x4bde>
    4e48:	6772656d 	ldrbvs	r6, [r2, -sp, ror #10]!
    4e4c:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    4e50:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4e54:	52495f37 	subpl	r5, r9, #55, 30	; 0xdc
    4e58:	5f006e51 	svcpl	0x00006e51
    4e5c:	655f6e6f 	ldrbvs	r6, [pc, #-3695]	; 3ff5 <__Stack_Size+0x3df5>
    4e60:	5f746978 	svcpl	0x00746978
    4e64:	73677261 	cmnvc	r7, #268435462	; 0x10000006
    4e68:	7274705f 	rsbsvc	r7, r4, #95	; 0x5f
    4e6c:	43444100 	movtmi	r4, #16640	; 0x4100
    4e70:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
    4e74:	5f006e51 	svcpl	0x00006e51
    4e78:	626f696e 	rsbvs	r6, pc, #1802240	; 0x1b8000
    4e7c:	53550073 	cmppl	r5, #115	; 0x73
    4e80:	31545241 	cmpcc	r4, r1, asr #4
    4e84:	5152495f 	cmppl	r2, pc, asr r9
    4e88:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    4e8c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    4e90:	31495053 	qdaddcc	r5, r3, r9
    4e94:	5152495f 	cmppl	r2, pc, asr r9
    4e98:	5f5f006e 	svcpl	0x005f006e
    4e9c:	756c6773 	strbvc	r6, [ip, #-1907]!	; 0xfffff88d
    4ea0:	56530065 	ldrbpl	r0, [r3], -r5, rrx
    4ea4:	6c6c6143 	stfvse	f6, [ip], #-268	; 0xfffffef4
    4ea8:	5152495f 	cmppl	r2, pc, asr r9
    4eac:	675f006e 	ldrbvs	r0, [pc, -lr, rrx]
    4eb0:	616d6d61 	cmnvs	sp, r1, ror #26
    4eb4:	6769735f 			; <UNDEFINED> instruction: 0x6769735f
    4eb8:	6d61676e 	stclvs	7, cr6, [r1, #-440]!	; 0xfffffe48
    4ebc:	75635f00 	strbvc	r5, [r3, #-3840]!	; 0xfffff100
    4ec0:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    4ec4:	6f6c5f74 	svcvs	0x006c5f74
    4ec8:	656c6163 	strbvs	r6, [ip, #-355]!	; 0xfffffe9d
    4ecc:	72665f00 	rsbvc	r5, r6, #0, 30
    4ed0:	696c6565 	stmdbvs	ip!, {r0, r2, r5, r6, r8, sl, sp, lr}^
    4ed4:	5f007473 	svcpl	0x00007473
    4ed8:	73626f69 	cmnvc	r2, #420	; 0x1a4
    4edc:	6c675f00 	stclvs	15, cr5, [r7], #-0
    4ee0:	5f006575 	svcpl	0x00006575
    4ee4:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
    4ee8:	43545200 	cmpmi	r4, #0, 4
    4eec:	72616c41 	rsbvc	r6, r1, #16640	; 0x4100
    4ef0:	52495f6d 	subpl	r5, r9, #436	; 0x1b4
    4ef4:	55006e51 	strpl	r6, [r0, #-3665]	; 0xfffff1af
    4ef8:	34545241 	ldrbcc	r5, [r4], #-577	; 0xfffffdbf
    4efc:	5152495f 	cmppl	r2, pc, asr r9
    4f00:	5845006e 	stmdapl	r5, {r1, r2, r3, r5, r6}^
    4f04:	5f344954 	svcpl	0x00344954
    4f08:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    4f0c:	43324900 	teqmi	r2, #0, 18
    4f10:	56455f32 			; <UNDEFINED> instruction: 0x56455f32
    4f14:	5152495f 	cmppl	r2, pc, asr r9
    4f18:	775f006e 	ldrbvc	r0, [pc, -lr, rrx]
    4f1c:	6f747263 	svcvs	0x00747263
    4f20:	735f626d 	cmpvc	pc, #-805306362	; 0xd0000006
    4f24:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c
    4f28:	745f5f00 	ldrbvc	r5, [pc], #-3840	; 4f30 <__Stack_Size+0x4d30>
    4f2c:	646d5f6d 	strbtvs	r5, [sp], #-3949	; 0xfffff093
    4f30:	5f007961 	svcpl	0x00007961
    4f34:	66756275 			; <UNDEFINED> instruction: 0x66756275
    4f38:	414d4400 	cmpmi	sp, r0, lsl #8
    4f3c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    4f40:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
    4f44:	495f376c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    4f48:	006e5152 	rsbeq	r5, lr, r2, asr r1
    4f4c:	6474735f 	ldrbtvs	r7, [r4], #-863	; 0xfffffca1
    4f50:	00727265 	rsbseq	r7, r2, r5, ror #4
    4f54:	7463775f 	strbtvc	r7, [r3], #-1887	; 0xfffff8a1
    4f58:	5f626d6f 	svcpl	0x00626d6f
    4f5c:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
    4f60:	6d5f0065 	ldclvs	0, cr0, [pc, #-404]	; 4dd4 <__Stack_Size+0x4bd4>
    4f64:	61747362 	cmnvs	r4, r2, ror #6
    4f68:	5f006574 	svcpl	0x00006574
    4f6c:	646e6172 	strbtvs	r6, [lr], #-370	; 0xfffffe8e
    4f70:	78656e5f 	stmdavc	r5!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    4f74:	665f0074 			; <UNDEFINED> instruction: 0x665f0074
    4f78:	7367616c 	cmnvc	r7, #108, 2
    4f7c:	735f5f00 	cmpvc	pc, #0, 30
    4f80:	756f6474 	strbvc	r6, [pc, #-1140]!	; 4b14 <__Stack_Size+0x4914>
    4f84:	615f0074 	cmpvs	pc, r4, ror r0	; <UNPREDICTABLE>
    4f88:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    4f8c:	5f5f0074 	svcpl	0x005f0074
    4f90:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
    4f94:	5f5f0074 	svcpl	0x005f0074
    4f98:	795f6d74 	ldmdbvc	pc, {r2, r4, r5, r6, r8, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    4f9c:	00796164 	rsbseq	r6, r9, r4, ror #2
    4fa0:	6565735f 	strbvs	r7, [r5, #-863]!	; 0xfffffca1
    4fa4:	735f0064 	cmpvc	pc, #100	; 0x64
    4fa8:	006b6565 	rsbeq	r6, fp, r5, ror #10
    4fac:	66666f5f 	uqsaxvs	r6, r6, pc	; <UNPREDICTABLE>
    4fb0:	00746573 	rsbseq	r6, r4, r3, ror r5
    4fb4:	6f70665f 	svcvs	0x0070665f
    4fb8:	00745f73 	rsbseq	r5, r4, r3, ror pc
    4fbc:	63775f5f 	cmnvs	r7, #380	; 0x17c
    4fc0:	54006268 	strpl	r6, [r0], #-616	; 0xfffffd98
    4fc4:	5f384d49 	svcpl	0x00384d49
    4fc8:	5f4b5242 	svcpl	0x004b5242
    4fcc:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    4fd0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4fd4:	52545f31 	subspl	r5, r4, #49, 30	; 0xc4
    4fd8:	4f435f47 	svcmi	0x00435f47
    4fdc:	52495f4d 	subpl	r5, r9, #308	; 0x134
    4fe0:	5f006e51 	svcpl	0x00006e51
    4fe4:	6f74626d 	svcvs	0x0074626d
    4fe8:	735f6377 	cmpvc	pc, #-603979775	; 0xdc000001
    4fec:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c
    4ff0:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
    4ff4:	5f353149 	svcpl	0x00353149
    4ff8:	495f3031 	ldmdbmi	pc, {r0, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    4ffc:	006e5152 	rsbeq	r5, lr, r2, asr r1
    5000:	6e756f62 	cdpvs	15, 7, cr6, cr5, cr2, {3}
    5004:	4d440064 	stclmi	0, cr0, [r4, #-400]	; 0xfffffe70
    5008:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
    500c:	6e6e6168 	powvsez	f6, f6, #0.0
    5010:	5f346c65 	svcpl	0x00346c65
    5014:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
    5018:	5f006e51 	svcpl	0x00006e51
    501c:	5f6f7364 	svcpl	0x006f7364
    5020:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
    5024:	5f00656c 	svcpl	0x0000656c
    5028:	646e6172 	strbtvs	r6, [lr], #-370	; 0xfffffe8e
    502c:	55003834 	strpl	r3, [r0, #-2100]	; 0xfffff7cc
    5030:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    5034:	5f58525f 	svcpl	0x0058525f
    5038:	00465542 	subeq	r5, r6, r2, asr #10
    503c:	334d4954 	movtcc	r4, #55636	; 0xd954
    5040:	5152495f 	cmppl	r2, pc, asr r9
    5044:	5355006e 	cmppl	r5, #110	; 0x6e
    5048:	31545241 	cmpcc	r4, r1, asr #4
    504c:	5152495f 	cmppl	r2, pc, asr r9
    5050:	625f006e 	subsvs	r0, pc, #110	; 0x6e
    5054:	69736b6c 	ldmdbvs	r3!, {r2, r3, r5, r6, r8, r9, fp, sp, lr}^
    5058:	5f00657a 	svcpl	0x0000657a
    505c:	65736162 	ldrbvs	r6, [r3, #-354]!	; 0xfffffe9e
    5060:	74735f00 	ldrbtvc	r5, [r3], #-3840	; 0xfffff100
    5064:	6b6f7472 	blvs	1be2234 <__Stack_Size+0x1be2034>
    5068:	73616c5f 	cmnvc	r1, #24320	; 0x5f00
    506c:	6d5f0074 	ldclvs	0, cr0, [pc, #-464]	; 4ea4 <__Stack_Size+0x4ca4>
    5070:	6f747262 	svcvs	0x00747262
    5074:	735f6377 	cmpvc	pc, #-603979775	; 0xdc000001
    5078:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c
    507c:	6c665f00 	stclvs	15, cr5, [r6], #-0
    5080:	5f6b636f 	svcpl	0x006b636f
    5084:	5f5f0074 	svcpl	0x005f0074
    5088:	454c4946 	strbmi	r4, [ip, #-2374]	; 0xfffff6ba
    508c:	626d5f00 	rsbvs	r5, sp, #0, 30
    5090:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
    5094:	00745f65 	rsbseq	r5, r4, r5, ror #30
    5098:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
    509c:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
    50a0:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; 4f2c <__Stack_Size+0x4d2c>
    50a4:	5152495f 	cmppl	r2, pc, asr r9
    50a8:	725f006e 	subsvc	r0, pc, #110	; 0x6e
    50ac:	50003834 	andpl	r3, r0, r4, lsr r8
    50b0:	495f4456 	ldmdbmi	pc, {r1, r2, r4, r6, sl, lr}^	; <UNPREDICTABLE>
    50b4:	006e5152 	rsbeq	r5, lr, r2, asr r1
    50b8:	746e6977 	strbtvc	r6, [lr], #-2423	; 0xfffff689
    50bc:	5f00745f 	svcpl	0x0000745f
    50c0:	61746164 	cmnvs	r4, r4, ror #2
    50c4:	4d534600 	ldclmi	6, cr4, [r3, #-0]
    50c8:	52495f43 	subpl	r5, r9, #268	; 0x10c
    50cc:	45006e51 	strmi	r6, [r0, #-3665]	; 0xfffff1af
    50d0:	30495458 	subcc	r5, r9, r8, asr r4
    50d4:	5152495f 	cmppl	r2, pc, asr r9
    50d8:	7066006e 	rsbvc	r0, r6, lr, rrx
    50dc:	00637475 	rsbeq	r7, r3, r5, ror r4
    50e0:	75626544 	strbvc	r6, [r2, #-1348]!	; 0xfffffabc
    50e4:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
    50e8:	726f7469 	rsbvc	r7, pc, #1761607680	; 0x69000000
    50ec:	5152495f 	cmppl	r2, pc, asr r9
    50f0:	5355006e 	cmppl	r5, #110	; 0x6e
    50f4:	504c5f42 	subpl	r5, ip, r2, asr #30
    50f8:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
    50fc:	58525f31 	ldmdapl	r2, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    5100:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
    5104:	44006e51 	strmi	r6, [r0], #-3665	; 0xfffff1af
    5108:	5f31414d 	svcpl	0x0031414d
    510c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    5110:	336c656e 	cmncc	ip, #461373440	; 0x1b800000
    5114:	5152495f 	cmppl	r2, pc, asr r9
    5118:	6d5f006e 	ldclvs	0, cr0, [pc, #-440]	; 4f68 <__Stack_Size+0x4d68>
    511c:	6e656c62 	cdpvs	12, 6, cr6, cr5, cr2, {3}
    5120:	6174735f 	cmnvs	r4, pc, asr r3
    5124:	52006574 	andpl	r6, r0, #116, 10	; 0x1d000000
    5128:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    512c:	006e5152 	rsbeq	r5, lr, r2, asr r1
    5130:	746e665f 	strbtvc	r6, [lr], #-1631	; 0xfffff9a1
    5134:	73657079 	cmnvc	r5, #121	; 0x79
    5138:	43444100 	movtmi	r4, #16640	; 0x4100
    513c:	5f325f31 	svcpl	0x00325f31
    5140:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    5144:	745f5f00 	ldrbvc	r5, [pc], #-3840	; 514c <__Stack_Size+0x4f4c>
    5148:	65795f6d 	ldrbvs	r5, [r9, #-3949]!	; 0xfffff093
    514c:	5f007261 	svcpl	0x00007261
    5150:	7366626c 	cmnvc	r6, #108, 4	; 0xc0000006
    5154:	00657a69 	rsbeq	r7, r5, r9, ror #20
    5158:	636e695f 	cmnvs	lr, #1556480	; 0x17c000
    515c:	414d4400 	cmpmi	sp, r0, lsl #8
    5160:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    5164:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
    5168:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    516c:	006e5152 	rsbeq	r5, lr, r2, asr r1
    5170:	62735f5f 	rsbsvs	r5, r3, #380	; 0x17c
    5174:	54006675 	strpl	r6, [r0], #-1653	; 0xfffff98b
    5178:	5f364d49 	svcpl	0x00364d49
    517c:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    5180:	73695f00 	cmnvc	r9, #0, 30
    5184:	6178635f 	cmnvs	r8, pc, asr r3
    5188:	706d5f00 	rsbvc	r5, sp, r0, lsl #30
    518c:	00636572 	rsbeq	r6, r3, r2, ror r5
    5190:	73696d5f 	cmnvc	r9, #6080	; 0x17c0
    5194:	5f5f0063 	svcpl	0x005f0063
    5198:	6e6f4c55 	mcrvs	12, 3, r4, cr15, cr5, {2}
    519c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    51a0:	555f314d 	ldrbpl	r3, [pc, #-333]	; 505b <__Stack_Size+0x4e5b>
    51a4:	52495f50 	subpl	r5, r9, #80, 30	; 0x140
    51a8:	5f006e51 	svcpl	0x00006e51
    51ac:	75736572 	ldrbvc	r6, [r3, #-1394]!	; 0xfffffa8e
    51b0:	4300746c 	movwmi	r7, #1132	; 0x46c
    51b4:	5f314e41 	svcpl	0x00314e41
    51b8:	5f315852 	svcpl	0x00315852
    51bc:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    51c0:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
    51c4:	355f3949 	ldrbcc	r3, [pc, #-2377]	; 4883 <__Stack_Size+0x4683>
    51c8:	5152495f 	cmppl	r2, pc, asr r9
    51cc:	615f006e 	cmpvs	pc, lr, rrx
    51d0:	5f006464 	svcpl	0x00006464
    51d4:	5f6d745f 	svcpl	0x006d745f
    51d8:	72756f68 	rsbsvc	r6, r5, #104, 30	; 0x1a0
    51dc:	735f5f00 	cmpvc	pc, #0, 30
    51e0:	454c4946 	strbmi	r4, [ip, #-2374]	; 0xfffff6ba
    51e4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    51e8:	43435f38 	movtmi	r5, #16184	; 0x3f38
    51ec:	5152495f 	cmppl	r2, pc, asr r9
    51f0:	4453006e 	ldrbmi	r0, [r3], #-110	; 0xffffff92
    51f4:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
    51f8:	006e5152 	rsbeq	r5, lr, r2, asr r1
    51fc:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!	; 0xfffffe84
    5200:	6164775f 	cmnvs	r4, pc, asr r7
    5204:	58450079 	stmdapl	r5, {r0, r3, r4, r5, r6}^
    5208:	5f334954 	svcpl	0x00334954
    520c:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    5210:	6e655000 	cdpvs	0, 6, cr5, cr5, cr0, {0}
    5214:	5f565364 	svcpl	0x00565364
    5218:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
    521c:	626d5f00 	rsbvs	r5, sp, #0, 30
    5220:	6f747273 	svcvs	0x00747273
    5224:	5f736377 	svcpl	0x00736377
    5228:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
    522c:	665f0065 	ldrbvs	r0, [pc], -r5, rrx
    5230:	6772616e 	ldrbvs	r6, [r2, -lr, ror #2]!
    5234:	5f5f0073 	svcpl	0x005f0073
    5238:	695f6d74 	ldmdbvs	pc, {r2, r4, r5, r6, r8, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    523c:	74736473 	ldrbtvc	r6, [r3], #-1139	; 0xfffffb8d
    5240:	414d4400 	cmpmi	sp, r0, lsl #8
    5244:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    5248:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
    524c:	495f366c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, sl, ip, sp}^	; <UNPREDICTABLE>
    5250:	006e5152 	rsbeq	r5, lr, r2, asr r1
    5254:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!	; 0xfffffe84
    5258:	6e696d5f 	mcrvs	13, 3, r6, cr9, cr15, {2}
    525c:	65675f00 	strbvs	r5, [r7, #-3840]!	; 0xfffff100
    5260:	74616474 	strbtvc	r6, [r1], #-1140	; 0xfffffb8c
    5264:	72655f65 	rsbvc	r5, r5, #404	; 0x194
    5268:	54520072 	ldrbpl	r0, [r2], #-114	; 0xffffff8e
    526c:	52495f43 	subpl	r5, r9, #268	; 0x10c
    5270:	44006e51 	strmi	r6, [r0], #-3665	; 0xfffff1af
    5274:	5f32414d 	svcpl	0x0032414d
    5278:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    527c:	336c656e 	cmncc	ip, #461373440	; 0x1b800000
    5280:	5152495f 	cmppl	r2, pc, asr r9
    5284:	5c2e006e 	stcpl	0, cr0, [lr], #-440	; 0xfffffe48
    5288:	52455355 	subpl	r5, r5, #1409286145	; 0x54000001
    528c:	69616d5c 	stmdbvs	r1!, {r2, r3, r4, r6, r8, sl, fp, sp, lr}^
    5290:	00632e6e 	rsbeq	r2, r3, lr, ror #28
    5294:	6e69616d 	powvsez	f6, f1, #5.0
    5298:	555c2e00 	ldrbpl	r2, [ip, #-3584]	; 0xfffff200
    529c:	5c524553 	cfldr64pl	mvdx4, [r2], {83}	; 0x53
    52a0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    52a4:	30316632 	eorscc	r6, r1, r2, lsr r6
    52a8:	74695f78 	strbtvc	r5, [r9], #-3960	; 0xfffff088
    52ac:	5500632e 	strpl	r6, [r0, #-814]	; 0xfffffcd2
    52b0:	65676173 	strbvs	r6, [r7, #-371]!	; 0xfffffe8d
    52b4:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    52b8:	61485f74 	hvcvs	34292	; 0x85f4
    52bc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    52c0:	75420072 	strbvc	r0, [r2, #-114]	; 0xffffff8e
    52c4:	75614673 	strbvc	r4, [r1, #-1651]!	; 0xfffff98d
    52c8:	485f746c 	ldmdami	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    52cc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    52d0:	48007265 	stmdami	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    52d4:	46647261 	strbtmi	r7, [r4], -r1, ror #4
    52d8:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
    52dc:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    52e0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    52e4:	494d4e00 	stmdbmi	sp, {r9, sl, fp, lr}^
    52e8:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    52ec:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    52f0:	6e655000 	cdpvs	0, 6, cr5, cr5, cr0, {0}
    52f4:	5f565364 	svcpl	0x00565364
    52f8:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    52fc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    5300:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
    5304:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
    5308:	61485f65 	cmpvs	r8, r5, ror #30
    530c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    5310:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
    5314:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    5318:	61485f6b 	cmpvs	r8, fp, ror #30
    531c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    5320:	56530072 			; <UNDEFINED> instruction: 0x56530072
    5324:	61485f43 	cmpvs	r8, r3, asr #30
    5328:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    532c:	65440072 	strbvs	r0, [r4, #-114]	; 0xffffff8e
    5330:	4d677562 	cfstr64mi	mvdx7, [r7, #-392]!	; 0xfffffe78
    5334:	485f6e6f 	ldmdami	pc, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    5338:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    533c:	53007265 	movwpl	r7, #613	; 0x265
    5340:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    5344:	6f6c4373 	svcvs	0x006c4373
    5348:	6f546b63 	svcvs	0x00546b63
    534c:	53003237 	movwpl	r3, #567	; 0x237
    5350:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0xfffffc87
    5354:	696e496d 	stmdbvs	lr!, {r0, r2, r3, r5, r6, r8, fp, lr}^
    5358:	79530074 	ldmdbvc	r3, {r2, r4, r5, r6}^
    535c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    5360:	65726f43 	ldrbvs	r6, [r2, #-3907]!	; 0xfffff0bd
    5364:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    5368:	6470556b 	ldrbtvs	r5, [r0], #-1387	; 0xfffffa95
    536c:	00657461 	rsbeq	r7, r5, r1, ror #8
    5370:	53746553 	cmnpl	r4, #348127232	; 0x14c00000
    5374:	6c437379 	mcrrvs	3, 7, r7, r3, cr9
    5378:	006b636f 	rsbeq	r6, fp, pc, ror #6
    537c:	53555c2e 	cmppl	r5, #11776	; 0x2e00
    5380:	735c5245 	cmpvc	ip, #1342177284	; 0x50000004
    5384:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0xfffffc87
    5388:	74735f6d 	ldrbtvc	r5, [r3], #-3949	; 0xfffff093
    538c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    5390:	2e783031 	mrccs	0, 3, r3, cr8, cr1, {1}
    5394:	Address 0x00005394 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000030 	andeq	r0, r0, r0, lsr r0
       4:	00000032 	andeq	r0, r0, r2, lsr r0
       8:	007d0002 	rsbseq	r0, sp, r2
       c:	00000032 	andeq	r0, r0, r2, lsr r0
      10:	00000034 	andeq	r0, r0, r4, lsr r0
      14:	087d0002 	ldmdaeq	sp!, {r1}^
      18:	00000034 	andeq	r0, r0, r4, lsr r0
      1c:	00000036 	andeq	r0, r0, r6, lsr r0
      20:	107d0002 	rsbsne	r0, sp, r2
      24:	00000036 	andeq	r0, r0, r6, lsr r0
      28:	00000050 	andeq	r0, r0, r0, asr r0
      2c:	10770002 	rsbsne	r0, r7, r2
	...
      38:	00000050 	andeq	r0, r0, r0, asr r0
      3c:	00000052 	andeq	r0, r0, r2, asr r0
      40:	007d0002 	rsbseq	r0, sp, r2
      44:	00000052 	andeq	r0, r0, r2, asr r0
      48:	00000054 	andeq	r0, r0, r4, asr r0
      4c:	047d0002 	ldrbteq	r0, [sp], #-2
      50:	00000054 	andeq	r0, r0, r4, asr r0
      54:	00000056 	andeq	r0, r0, r6, asr r0
      58:	107d0002 	rsbsne	r0, sp, r2
      5c:	00000056 	andeq	r0, r0, r6, asr r0
      60:	00000068 	andeq	r0, r0, r8, rrx
      64:	10770002 	rsbsne	r0, r7, r2
	...
      70:	00000068 	andeq	r0, r0, r8, rrx
      74:	0000006a 	andeq	r0, r0, sl, rrx
      78:	007d0002 	rsbseq	r0, sp, r2
      7c:	0000006a 	andeq	r0, r0, sl, rrx
      80:	0000006c 	andeq	r0, r0, ip, rrx
      84:	087d0002 	ldmdaeq	sp!, {r1}^
      88:	0000006c 	andeq	r0, r0, ip, rrx
      8c:	0000006e 	andeq	r0, r0, lr, rrx
      90:	107d0002 	rsbsne	r0, sp, r2
      94:	0000006e 	andeq	r0, r0, lr, rrx
      98:	00000088 	andeq	r0, r0, r8, lsl #1
      9c:	10770002 	rsbsne	r0, r7, r2
	...
      a8:	00000088 	andeq	r0, r0, r8, lsl #1
      ac:	0000008a 	andeq	r0, r0, sl, lsl #1
      b0:	007d0002 	rsbseq	r0, sp, r2
      b4:	0000008a 	andeq	r0, r0, sl, lsl #1
      b8:	0000008c 	andeq	r0, r0, ip, lsl #1
      bc:	047d0002 	ldrbteq	r0, [sp], #-2
      c0:	0000008c 	andeq	r0, r0, ip, lsl #1
      c4:	0000008e 	andeq	r0, r0, lr, lsl #1
      c8:	107d0002 	rsbsne	r0, sp, r2
      cc:	0000008e 	andeq	r0, r0, lr, lsl #1
      d0:	000000a0 	andeq	r0, r0, r0, lsr #1
      d4:	10770002 	rsbsne	r0, r7, r2
	...
      e0:	000000a0 	andeq	r0, r0, r0, lsr #1
      e4:	000000a2 	andeq	r0, r0, r2, lsr #1
      e8:	007d0002 	rsbseq	r0, sp, r2
      ec:	000000a2 	andeq	r0, r0, r2, lsr #1
      f0:	000000a4 	andeq	r0, r0, r4, lsr #1
      f4:	087d0002 	ldmdaeq	sp!, {r1}^
      f8:	000000a4 	andeq	r0, r0, r4, lsr #1
      fc:	000000a6 	andeq	r0, r0, r6, lsr #1
     100:	107d0002 	rsbsne	r0, sp, r2
     104:	000000a6 	andeq	r0, r0, r6, lsr #1
     108:	000000c0 	andeq	r0, r0, r0, asr #1
     10c:	10770002 	rsbsne	r0, r7, r2
	...
     118:	000000c0 	andeq	r0, r0, r0, asr #1
     11c:	000000c2 	andeq	r0, r0, r2, asr #1
     120:	007d0002 	rsbseq	r0, sp, r2
     124:	000000c2 	andeq	r0, r0, r2, asr #1
     128:	000000c4 	andeq	r0, r0, r4, asr #1
     12c:	047d0002 	ldrbteq	r0, [sp], #-2
     130:	000000c4 	andeq	r0, r0, r4, asr #1
     134:	000000c6 	andeq	r0, r0, r6, asr #1
     138:	107d0002 	rsbsne	r0, sp, r2
     13c:	000000c6 	andeq	r0, r0, r6, asr #1
     140:	000000d8 	ldrdeq	r0, [r0], -r8
     144:	10770002 	rsbsne	r0, r7, r2
	...
     150:	000000d8 	ldrdeq	r0, [r0], -r8
     154:	000000da 	ldrdeq	r0, [r0], -sl
     158:	007d0002 	rsbseq	r0, sp, r2
     15c:	000000da 	ldrdeq	r0, [r0], -sl
     160:	000000dc 	ldrdeq	r0, [r0], -ip
     164:	087d0002 	ldmdaeq	sp!, {r1}^
     168:	000000dc 	ldrdeq	r0, [r0], -ip
     16c:	000000de 	ldrdeq	r0, [r0], -lr
     170:	107d0002 	rsbsne	r0, sp, r2
     174:	000000de 	ldrdeq	r0, [r0], -lr
     178:	000000f8 	strdeq	r0, [r0], -r8
     17c:	10770002 	rsbsne	r0, r7, r2
	...
     188:	000000f8 	strdeq	r0, [r0], -r8
     18c:	000000fa 	strdeq	r0, [r0], -sl
     190:	007d0002 	rsbseq	r0, sp, r2
     194:	000000fa 	strdeq	r0, [r0], -sl
     198:	000000fc 	strdeq	r0, [r0], -ip
     19c:	047d0002 	ldrbteq	r0, [sp], #-2
     1a0:	000000fc 	strdeq	r0, [r0], -ip
     1a4:	000000fe 	strdeq	r0, [r0], -lr
     1a8:	107d0002 	rsbsne	r0, sp, r2
     1ac:	000000fe 	strdeq	r0, [r0], -lr
     1b0:	00000110 	andeq	r0, r0, r0, lsl r1
     1b4:	10770002 	rsbsne	r0, r7, r2
	...
     1c0:	00000110 	andeq	r0, r0, r0, lsl r1
     1c4:	00000112 	andeq	r0, r0, r2, lsl r1
     1c8:	007d0002 	rsbseq	r0, sp, r2
     1cc:	00000112 	andeq	r0, r0, r2, lsl r1
     1d0:	00000114 	andeq	r0, r0, r4, lsl r1
     1d4:	087d0002 	ldmdaeq	sp!, {r1}^
     1d8:	00000114 	andeq	r0, r0, r4, lsl r1
     1dc:	00000116 	andeq	r0, r0, r6, lsl r1
     1e0:	187d0002 	ldmdane	sp!, {r1}^
     1e4:	00000116 	andeq	r0, r0, r6, lsl r1
     1e8:	00000132 	andeq	r0, r0, r2, lsr r1
     1ec:	18770002 	ldmdane	r7!, {r1}^
	...
     1f8:	00000134 	andeq	r0, r0, r4, lsr r1
     1fc:	00000136 	andeq	r0, r0, r6, lsr r1
     200:	007d0002 	rsbseq	r0, sp, r2
     204:	00000136 	andeq	r0, r0, r6, lsr r1
     208:	00000138 	andeq	r0, r0, r8, lsr r1
     20c:	087d0002 	ldmdaeq	sp!, {r1}^
     210:	00000138 	andeq	r0, r0, r8, lsr r1
     214:	0000013a 	andeq	r0, r0, sl, lsr r1
     218:	187d0002 	ldmdane	sp!, {r1}^
     21c:	0000013a 	andeq	r0, r0, sl, lsr r1
     220:	00000158 	andeq	r0, r0, r8, asr r1
     224:	18770002 	ldmdane	r7!, {r1}^
	...
     230:	00000158 	andeq	r0, r0, r8, asr r1
     234:	0000015a 	andeq	r0, r0, sl, asr r1
     238:	007d0002 	rsbseq	r0, sp, r2
     23c:	0000015a 	andeq	r0, r0, sl, asr r1
     240:	0000015c 	andeq	r0, r0, ip, asr r1
     244:	087d0002 	ldmdaeq	sp!, {r1}^
     248:	0000015c 	andeq	r0, r0, ip, asr r1
     24c:	0000015e 	andeq	r0, r0, lr, asr r1
     250:	187d0002 	ldmdane	sp!, {r1}^
     254:	0000015e 	andeq	r0, r0, lr, asr r1
     258:	0000017c 	andeq	r0, r0, ip, ror r1
     25c:	18770002 	ldmdane	r7!, {r1}^
	...
     268:	0000017c 	andeq	r0, r0, ip, ror r1
     26c:	0000017e 	andeq	r0, r0, lr, ror r1
     270:	007d0002 	rsbseq	r0, sp, r2
     274:	0000017e 	andeq	r0, r0, lr, ror r1
     278:	00000180 	andeq	r0, r0, r0, lsl #3
     27c:	087d0002 	ldmdaeq	sp!, {r1}^
     280:	00000180 	andeq	r0, r0, r0, lsl #3
     284:	00000182 	andeq	r0, r0, r2, lsl #3
     288:	187d0002 	ldmdane	sp!, {r1}^
     28c:	00000182 	andeq	r0, r0, r2, lsl #3
     290:	000001a0 	andeq	r0, r0, r0, lsr #3
     294:	18770002 	ldmdane	r7!, {r1}^
	...
     2a0:	000001a0 	andeq	r0, r0, r0, lsr #3
     2a4:	000001a2 	andeq	r0, r0, r2, lsr #3
     2a8:	007d0002 	rsbseq	r0, sp, r2
     2ac:	000001a2 	andeq	r0, r0, r2, lsr #3
     2b0:	000001a4 	andeq	r0, r0, r4, lsr #3
     2b4:	087d0002 	ldmdaeq	sp!, {r1}^
     2b8:	000001a4 	andeq	r0, r0, r4, lsr #3
     2bc:	000001a6 	andeq	r0, r0, r6, lsr #3
     2c0:	187d0002 	ldmdane	sp!, {r1}^
     2c4:	000001a6 	andeq	r0, r0, r6, lsr #3
     2c8:	000001c4 	andeq	r0, r0, r4, asr #3
     2cc:	18770002 	ldmdane	r7!, {r1}^
	...
     2d8:	000001c4 	andeq	r0, r0, r4, asr #3
     2dc:	000001c6 	andeq	r0, r0, r6, asr #3
     2e0:	007d0002 	rsbseq	r0, sp, r2
     2e4:	000001c6 	andeq	r0, r0, r6, asr #3
     2e8:	000001c8 	andeq	r0, r0, r8, asr #3
     2ec:	087d0002 	ldmdaeq	sp!, {r1}^
     2f0:	000001c8 	andeq	r0, r0, r8, asr #3
     2f4:	000001ca 	andeq	r0, r0, sl, asr #3
     2f8:	187d0002 	ldmdane	sp!, {r1}^
     2fc:	000001ca 	andeq	r0, r0, sl, asr #3
     300:	000001e8 	andeq	r0, r0, r8, ror #3
     304:	18770002 	ldmdane	r7!, {r1}^
	...
     310:	000001e8 	andeq	r0, r0, r8, ror #3
     314:	000001ea 	andeq	r0, r0, sl, ror #3
     318:	007d0002 	rsbseq	r0, sp, r2
     31c:	000001ea 	andeq	r0, r0, sl, ror #3
     320:	000001ec 	andeq	r0, r0, ip, ror #3
     324:	087d0002 	ldmdaeq	sp!, {r1}^
     328:	000001ec 	andeq	r0, r0, ip, ror #3
     32c:	000001ee 	andeq	r0, r0, lr, ror #3
     330:	187d0002 	ldmdane	sp!, {r1}^
     334:	000001ee 	andeq	r0, r0, lr, ror #3
     338:	0000020c 	andeq	r0, r0, ip, lsl #4
     33c:	18770002 	ldmdane	r7!, {r1}^
	...
     348:	0000020c 	andeq	r0, r0, ip, lsl #4
     34c:	0000020e 	andeq	r0, r0, lr, lsl #4
     350:	007d0002 	rsbseq	r0, sp, r2
     354:	0000020e 	andeq	r0, r0, lr, lsl #4
     358:	00000210 	andeq	r0, r0, r0, lsl r2
     35c:	087d0002 	ldmdaeq	sp!, {r1}^
     360:	00000210 	andeq	r0, r0, r0, lsl r2
     364:	00000212 	andeq	r0, r0, r2, lsl r2
     368:	187d0002 	ldmdane	sp!, {r1}^
     36c:	00000212 	andeq	r0, r0, r2, lsl r2
     370:	00000236 	andeq	r0, r0, r6, lsr r2
     374:	18770002 	ldmdane	r7!, {r1}^
	...
     380:	00000238 	andeq	r0, r0, r8, lsr r2
     384:	0000023a 	andeq	r0, r0, sl, lsr r2
     388:	007d0002 	rsbseq	r0, sp, r2
     38c:	0000023a 	andeq	r0, r0, sl, lsr r2
     390:	0000023c 	andeq	r0, r0, ip, lsr r2
     394:	087d0002 	ldmdaeq	sp!, {r1}^
     398:	0000023c 	andeq	r0, r0, ip, lsr r2
     39c:	0000023e 	andeq	r0, r0, lr, lsr r2
     3a0:	187d0002 	ldmdane	sp!, {r1}^
     3a4:	0000023e 	andeq	r0, r0, lr, lsr r2
     3a8:	00000262 	andeq	r0, r0, r2, ror #4
     3ac:	18770002 	ldmdane	r7!, {r1}^
	...
     3b8:	00000264 	andeq	r0, r0, r4, ror #4
     3bc:	00000266 	andeq	r0, r0, r6, ror #4
     3c0:	007d0002 	rsbseq	r0, sp, r2
     3c4:	00000266 	andeq	r0, r0, r6, ror #4
     3c8:	00000268 	andeq	r0, r0, r8, ror #4
     3cc:	087d0002 	ldmdaeq	sp!, {r1}^
     3d0:	00000268 	andeq	r0, r0, r8, ror #4
     3d4:	0000026a 	andeq	r0, r0, sl, ror #4
     3d8:	187d0002 	ldmdane	sp!, {r1}^
     3dc:	0000026a 	andeq	r0, r0, sl, ror #4
     3e0:	0000028c 	andeq	r0, r0, ip, lsl #5
     3e4:	18770002 	ldmdane	r7!, {r1}^
	...
     3f4:	00000002 	andeq	r0, r0, r2
     3f8:	007d0002 	rsbseq	r0, sp, r2
     3fc:	00000002 	andeq	r0, r0, r2
     400:	00000004 	andeq	r0, r0, r4
     404:	087d0002 	ldmdaeq	sp!, {r1}^
     408:	00000004 	andeq	r0, r0, r4
     40c:	00000006 	andeq	r0, r0, r6
     410:	107d0002 	rsbsne	r0, sp, r2
     414:	00000006 	andeq	r0, r0, r6
     418:	00000068 	andeq	r0, r0, r8, rrx
     41c:	10770002 	rsbsne	r0, r7, r2
	...
     42c:	00000002 	andeq	r0, r0, r2
     430:	007d0002 	rsbseq	r0, sp, r2
     434:	00000002 	andeq	r0, r0, r2
     438:	00000004 	andeq	r0, r0, r4
     43c:	047d0002 	ldrbteq	r0, [sp], #-2
     440:	00000004 	andeq	r0, r0, r4
     444:	00000006 	andeq	r0, r0, r6
     448:	107d0002 	rsbsne	r0, sp, r2
     44c:	00000006 	andeq	r0, r0, r6
     450:	00000024 	andeq	r0, r0, r4, lsr #32
     454:	10770002 	rsbsne	r0, r7, r2
	...
     460:	00000024 	andeq	r0, r0, r4, lsr #32
     464:	00000026 	andeq	r0, r0, r6, lsr #32
     468:	007d0002 	rsbseq	r0, sp, r2
     46c:	00000026 	andeq	r0, r0, r6, lsr #32
     470:	00000028 	andeq	r0, r0, r8, lsr #32
     474:	047d0002 	ldrbteq	r0, [sp], #-2
     478:	00000028 	andeq	r0, r0, r8, lsr #32
     47c:	0000002a 	andeq	r0, r0, sl, lsr #32
     480:	207d0002 	rsbscs	r0, sp, r2
     484:	0000002a 	andeq	r0, r0, sl, lsr #32
     488:	000000f8 	strdeq	r0, [r0], -r8
     48c:	20770002 	rsbscs	r0, r7, r2
	...
     498:	000000f8 	strdeq	r0, [r0], -r8
     49c:	000000fa 	strdeq	r0, [r0], -sl
     4a0:	007d0002 	rsbseq	r0, sp, r2
     4a4:	000000fa 	strdeq	r0, [r0], -sl
     4a8:	000000fc 	strdeq	r0, [r0], -ip
     4ac:	047d0002 	ldrbteq	r0, [sp], #-2
     4b0:	000000fc 	strdeq	r0, [r0], -ip
     4b4:	000000fe 	strdeq	r0, [r0], -lr
     4b8:	107d0002 	rsbsne	r0, sp, r2
     4bc:	000000fe 	strdeq	r0, [r0], -lr
     4c0:	00000124 	andeq	r0, r0, r4, lsr #2
     4c4:	10770002 	rsbsne	r0, r7, r2
	...
     4d0:	00000124 	andeq	r0, r0, r4, lsr #2
     4d4:	00000126 	andeq	r0, r0, r6, lsr #2
     4d8:	007d0002 	rsbseq	r0, sp, r2
     4dc:	00000126 	andeq	r0, r0, r6, lsr #2
     4e0:	00000128 	andeq	r0, r0, r8, lsr #2
     4e4:	047d0002 	ldrbteq	r0, [sp], #-2
     4e8:	00000128 	andeq	r0, r0, r8, lsr #2
     4ec:	0000012a 	andeq	r0, r0, sl, lsr #2
     4f0:	107d0002 	rsbsne	r0, sp, r2
     4f4:	0000012a 	andeq	r0, r0, sl, lsr #2
     4f8:	00000164 	andeq	r0, r0, r4, ror #2
     4fc:	10770002 	rsbsne	r0, r7, r2
	...
     508:	00000164 	andeq	r0, r0, r4, ror #2
     50c:	00000166 	andeq	r0, r0, r6, ror #2
     510:	007d0002 	rsbseq	r0, sp, r2
     514:	00000166 	andeq	r0, r0, r6, ror #2
     518:	00000168 	andeq	r0, r0, r8, ror #2
     51c:	047d0002 	ldrbteq	r0, [sp], #-2
     520:	00000168 	andeq	r0, r0, r8, ror #2
     524:	0000016a 	andeq	r0, r0, sl, ror #2
     528:	107d0002 	rsbsne	r0, sp, r2
     52c:	0000016a 	andeq	r0, r0, sl, ror #2
     530:	0000019c 	muleq	r0, ip, r1
     534:	10770002 	rsbsne	r0, r7, r2
	...
     544:	00000002 	andeq	r0, r0, r2
     548:	007d0002 	rsbseq	r0, sp, r2
     54c:	00000002 	andeq	r0, r0, r2
     550:	00000004 	andeq	r0, r0, r4
     554:	087d0002 	ldmdaeq	sp!, {r1}^
     558:	00000004 	andeq	r0, r0, r4
     55c:	00000006 	andeq	r0, r0, r6
     560:	107d0002 	rsbsne	r0, sp, r2
     564:	00000006 	andeq	r0, r0, r6
     568:	00000080 	andeq	r0, r0, r0, lsl #1
     56c:	10770002 	rsbsne	r0, r7, r2
	...
     578:	00000080 	andeq	r0, r0, r0, lsl #1
     57c:	00000082 	andeq	r0, r0, r2, lsl #1
     580:	007d0002 	rsbseq	r0, sp, r2
     584:	00000082 	andeq	r0, r0, r2, lsl #1
     588:	00000084 	andeq	r0, r0, r4, lsl #1
     58c:	047d0002 	ldrbteq	r0, [sp], #-2
     590:	00000084 	andeq	r0, r0, r4, lsl #1
     594:	00000086 	andeq	r0, r0, r6, lsl #1
     598:	187d0002 	ldmdane	sp!, {r1}^
     59c:	00000086 	andeq	r0, r0, r6, lsl #1
     5a0:	00000130 	andeq	r0, r0, r0, lsr r1
     5a4:	18770002 	ldmdane	r7!, {r1}^
	...
     5b0:	00000130 	andeq	r0, r0, r0, lsr r1
     5b4:	00000132 	andeq	r0, r0, r2, lsr r1
     5b8:	007d0002 	rsbseq	r0, sp, r2
     5bc:	00000132 	andeq	r0, r0, r2, lsr r1
     5c0:	00000134 	andeq	r0, r0, r4, lsr r1
     5c4:	047d0002 	ldrbteq	r0, [sp], #-2
     5c8:	00000134 	andeq	r0, r0, r4, lsr r1
     5cc:	00000136 	andeq	r0, r0, r6, lsr r1
     5d0:	107d0002 	rsbsne	r0, sp, r2
     5d4:	00000136 	andeq	r0, r0, r6, lsr r1
     5d8:	00000172 	andeq	r0, r0, r2, ror r1
     5dc:	10770002 	rsbsne	r0, r7, r2
	...
     5e8:	00000174 	andeq	r0, r0, r4, ror r1
     5ec:	00000176 	andeq	r0, r0, r6, ror r1
     5f0:	007d0002 	rsbseq	r0, sp, r2
     5f4:	00000176 	andeq	r0, r0, r6, ror r1
     5f8:	00000178 	andeq	r0, r0, r8, ror r1
     5fc:	047d0002 	ldrbteq	r0, [sp], #-2
     600:	00000178 	andeq	r0, r0, r8, ror r1
     604:	0000017a 	andeq	r0, r0, sl, ror r1
     608:	107d0002 	rsbsne	r0, sp, r2
     60c:	0000017a 	andeq	r0, r0, sl, ror r1
     610:	000001aa 	andeq	r0, r0, sl, lsr #3
     614:	10770002 	rsbsne	r0, r7, r2
	...
     620:	000001ac 	andeq	r0, r0, ip, lsr #3
     624:	000001ae 	andeq	r0, r0, lr, lsr #3
     628:	007d0002 	rsbseq	r0, sp, r2
     62c:	000001ae 	andeq	r0, r0, lr, lsr #3
     630:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
     634:	047d0002 	ldrbteq	r0, [sp], #-2
     638:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
     63c:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
     640:	107d0002 	rsbsne	r0, sp, r2
     644:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
     648:	000001e2 	andeq	r0, r0, r2, ror #3
     64c:	10770002 	rsbsne	r0, r7, r2
	...
     658:	000001e4 	andeq	r0, r0, r4, ror #3
     65c:	000001e6 	andeq	r0, r0, r6, ror #3
     660:	007d0002 	rsbseq	r0, sp, r2
     664:	000001e6 	andeq	r0, r0, r6, ror #3
     668:	000001e8 	andeq	r0, r0, r8, ror #3
     66c:	047d0002 	ldrbteq	r0, [sp], #-2
     670:	000001e8 	andeq	r0, r0, r8, ror #3
     674:	000001ea 	andeq	r0, r0, sl, ror #3
     678:	187d0002 	ldmdane	sp!, {r1}^
     67c:	000001ea 	andeq	r0, r0, sl, ror #3
     680:	0000022c 	andeq	r0, r0, ip, lsr #4
     684:	18770002 	ldmdane	r7!, {r1}^
	...
     690:	0000022c 	andeq	r0, r0, ip, lsr #4
     694:	0000022e 	andeq	r0, r0, lr, lsr #4
     698:	007d0002 	rsbseq	r0, sp, r2
     69c:	0000022e 	andeq	r0, r0, lr, lsr #4
     6a0:	00000230 	andeq	r0, r0, r0, lsr r2
     6a4:	047d0002 	ldrbteq	r0, [sp], #-2
     6a8:	00000230 	andeq	r0, r0, r0, lsr r2
     6ac:	00000232 	andeq	r0, r0, r2, lsr r2
     6b0:	107d0002 	rsbsne	r0, sp, r2
     6b4:	00000232 	andeq	r0, r0, r2, lsr r2
     6b8:	0000024a 	andeq	r0, r0, sl, asr #4
     6bc:	10770002 	rsbsne	r0, r7, r2
	...
     6c8:	0000024c 	andeq	r0, r0, ip, asr #4
     6cc:	0000024e 	andeq	r0, r0, lr, asr #4
     6d0:	007d0002 	rsbseq	r0, sp, r2
     6d4:	0000024e 	andeq	r0, r0, lr, asr #4
     6d8:	00000250 	andeq	r0, r0, r0, asr r2
     6dc:	047d0002 	ldrbteq	r0, [sp], #-2
     6e0:	00000250 	andeq	r0, r0, r0, asr r2
     6e4:	00000252 	andeq	r0, r0, r2, asr r2
     6e8:	187d0002 	ldmdane	sp!, {r1}^
     6ec:	00000252 	andeq	r0, r0, r2, asr r2
     6f0:	00000282 	andeq	r0, r0, r2, lsl #5
     6f4:	18770002 	ldmdane	r7!, {r1}^
	...
     700:	00000284 	andeq	r0, r0, r4, lsl #5
     704:	00000286 	andeq	r0, r0, r6, lsl #5
     708:	007d0002 	rsbseq	r0, sp, r2
     70c:	00000286 	andeq	r0, r0, r6, lsl #5
     710:	00000288 	andeq	r0, r0, r8, lsl #5
     714:	047d0002 	ldrbteq	r0, [sp], #-2
     718:	00000288 	andeq	r0, r0, r8, lsl #5
     71c:	0000028a 	andeq	r0, r0, sl, lsl #5
     720:	107d0002 	rsbsne	r0, sp, r2
     724:	0000028a 	andeq	r0, r0, sl, lsl #5
     728:	000002a2 	andeq	r0, r0, r2, lsr #5
     72c:	10770002 	rsbsne	r0, r7, r2
	...
     738:	000002a4 	andeq	r0, r0, r4, lsr #5
     73c:	000002a6 	andeq	r0, r0, r6, lsr #5
     740:	007d0002 	rsbseq	r0, sp, r2
     744:	000002a6 	andeq	r0, r0, r6, lsr #5
     748:	000002a8 	andeq	r0, r0, r8, lsr #5
     74c:	047d0002 	ldrbteq	r0, [sp], #-2
     750:	000002a8 	andeq	r0, r0, r8, lsr #5
     754:	000002aa 	andeq	r0, r0, sl, lsr #5
     758:	187d0002 	ldmdane	sp!, {r1}^
     75c:	000002aa 	andeq	r0, r0, sl, lsr #5
     760:	000002da 	ldrdeq	r0, [r0], -sl
     764:	18770002 	ldmdane	r7!, {r1}^
	...
     770:	000002dc 	ldrdeq	r0, [r0], -ip
     774:	000002de 	ldrdeq	r0, [r0], -lr
     778:	007d0002 	rsbseq	r0, sp, r2
     77c:	000002de 	ldrdeq	r0, [r0], -lr
     780:	000002e0 	andeq	r0, r0, r0, ror #5
     784:	047d0002 	ldrbteq	r0, [sp], #-2
     788:	000002e0 	andeq	r0, r0, r0, ror #5
     78c:	000002e2 	andeq	r0, r0, r2, ror #5
     790:	107d0002 	rsbsne	r0, sp, r2
     794:	000002e2 	andeq	r0, r0, r2, ror #5
     798:	00000312 	andeq	r0, r0, r2, lsl r3
     79c:	10770002 	rsbsne	r0, r7, r2
	...
     7a8:	00000314 	andeq	r0, r0, r4, lsl r3
     7ac:	00000316 	andeq	r0, r0, r6, lsl r3
     7b0:	007d0002 	rsbseq	r0, sp, r2
     7b4:	00000316 	andeq	r0, r0, r6, lsl r3
     7b8:	00000318 	andeq	r0, r0, r8, lsl r3
     7bc:	047d0002 	ldrbteq	r0, [sp], #-2
     7c0:	00000318 	andeq	r0, r0, r8, lsl r3
     7c4:	0000031a 	andeq	r0, r0, sl, lsl r3
     7c8:	187d0002 	ldmdane	sp!, {r1}^
     7cc:	0000031a 	andeq	r0, r0, sl, lsl r3
     7d0:	0000034a 	andeq	r0, r0, sl, asr #6
     7d4:	18770002 	ldmdane	r7!, {r1}^
	...
     7e0:	0000034c 	andeq	r0, r0, ip, asr #6
     7e4:	0000034e 	andeq	r0, r0, lr, asr #6
     7e8:	007d0002 	rsbseq	r0, sp, r2
     7ec:	0000034e 	andeq	r0, r0, lr, asr #6
     7f0:	00000350 	andeq	r0, r0, r0, asr r3
     7f4:	047d0002 	ldrbteq	r0, [sp], #-2
     7f8:	00000350 	andeq	r0, r0, r0, asr r3
     7fc:	00000352 	andeq	r0, r0, r2, asr r3
     800:	187d0002 	ldmdane	sp!, {r1}^
     804:	00000352 	andeq	r0, r0, r2, asr r3
     808:	00000396 	muleq	r0, r6, r3
     80c:	18770002 	ldmdane	r7!, {r1}^
	...
     818:	00000398 	muleq	r0, r8, r3
     81c:	0000039a 	muleq	r0, sl, r3
     820:	007d0002 	rsbseq	r0, sp, r2
     824:	0000039a 	muleq	r0, sl, r3
     828:	0000039c 	muleq	r0, ip, r3
     82c:	047d0002 	ldrbteq	r0, [sp], #-2
     830:	0000039c 	muleq	r0, ip, r3
     834:	0000039e 	muleq	r0, lr, r3
     838:	107d0002 	rsbsne	r0, sp, r2
     83c:	0000039e 	muleq	r0, lr, r3
     840:	000003ce 	andeq	r0, r0, lr, asr #7
     844:	10770002 	rsbsne	r0, r7, r2
	...
     850:	000003d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     854:	000003d2 	ldrdeq	r0, [r0], -r2
     858:	007d0002 	rsbseq	r0, sp, r2
     85c:	000003d2 	ldrdeq	r0, [r0], -r2
     860:	000003d4 	ldrdeq	r0, [r0], -r4
     864:	047d0002 	ldrbteq	r0, [sp], #-2
     868:	000003d4 	ldrdeq	r0, [r0], -r4
     86c:	000003d6 	ldrdeq	r0, [r0], -r6
     870:	187d0002 	ldmdane	sp!, {r1}^
     874:	000003d6 	ldrdeq	r0, [r0], -r6
     878:	0000058a 	andeq	r0, r0, sl, lsl #11
     87c:	18770002 	ldmdane	r7!, {r1}^
	...
     888:	0000058c 	andeq	r0, r0, ip, lsl #11
     88c:	0000058e 	andeq	r0, r0, lr, lsl #11
     890:	007d0002 	rsbseq	r0, sp, r2
     894:	0000058e 	andeq	r0, r0, lr, lsl #11
     898:	00000590 	muleq	r0, r0, r5
     89c:	047d0002 	ldrbteq	r0, [sp], #-2
     8a0:	00000590 	muleq	r0, r0, r5
     8a4:	00000592 	muleq	r0, r2, r5
     8a8:	107d0002 	rsbsne	r0, sp, r2
     8ac:	00000592 	muleq	r0, r2, r5
     8b0:	000005c2 	andeq	r0, r0, r2, asr #11
     8b4:	10770002 	rsbsne	r0, r7, r2
	...
     8c0:	000005c4 	andeq	r0, r0, r4, asr #11
     8c4:	000005c6 	andeq	r0, r0, r6, asr #11
     8c8:	007d0002 	rsbseq	r0, sp, r2
     8cc:	000005c6 	andeq	r0, r0, r6, asr #11
     8d0:	000005c8 	andeq	r0, r0, r8, asr #11
     8d4:	047d0002 	ldrbteq	r0, [sp], #-2
     8d8:	000005c8 	andeq	r0, r0, r8, asr #11
     8dc:	000005ca 	andeq	r0, r0, sl, asr #11
     8e0:	107d0002 	rsbsne	r0, sp, r2
     8e4:	000005ca 	andeq	r0, r0, sl, asr #11
     8e8:	000005de 	ldrdeq	r0, [r0], -lr
     8ec:	10770002 	rsbsne	r0, r7, r2
	...
     8f8:	000005e0 	andeq	r0, r0, r0, ror #11
     8fc:	000005e2 	andeq	r0, r0, r2, ror #11
     900:	007d0002 	rsbseq	r0, sp, r2
     904:	000005e2 	andeq	r0, r0, r2, ror #11
     908:	000005e4 	andeq	r0, r0, r4, ror #11
     90c:	047d0002 	ldrbteq	r0, [sp], #-2
     910:	000005e4 	andeq	r0, r0, r4, ror #11
     914:	000005f4 	strdeq	r0, [r0], -r4
     918:	04770002 	ldrbteq	r0, [r7], #-2
	...
     924:	000005f4 	strdeq	r0, [r0], -r4
     928:	000005f6 	strdeq	r0, [r0], -r6
     92c:	007d0002 	rsbseq	r0, sp, r2
     930:	000005f6 	strdeq	r0, [r0], -r6
     934:	000005f8 	strdeq	r0, [r0], -r8
     938:	047d0002 	ldrbteq	r0, [sp], #-2
     93c:	000005f8 	strdeq	r0, [r0], -r8
     940:	000005fa 	strdeq	r0, [r0], -sl
     944:	107d0002 	rsbsne	r0, sp, r2
     948:	000005fa 	strdeq	r0, [r0], -sl
     94c:	0000062a 	andeq	r0, r0, sl, lsr #12
     950:	10770002 	rsbsne	r0, r7, r2
	...
     95c:	0000062c 	andeq	r0, r0, ip, lsr #12
     960:	0000062e 	andeq	r0, r0, lr, lsr #12
     964:	007d0002 	rsbseq	r0, sp, r2
     968:	0000062e 	andeq	r0, r0, lr, lsr #12
     96c:	00000630 	andeq	r0, r0, r0, lsr r6
     970:	047d0002 	ldrbteq	r0, [sp], #-2
     974:	00000630 	andeq	r0, r0, r0, lsr r6
     978:	00000632 	andeq	r0, r0, r2, lsr r6
     97c:	107d0002 	rsbsne	r0, sp, r2
     980:	00000632 	andeq	r0, r0, r2, lsr r6
     984:	00000662 	andeq	r0, r0, r2, ror #12
     988:	10770002 	rsbsne	r0, r7, r2
	...
     994:	00000664 	andeq	r0, r0, r4, ror #12
     998:	00000666 	andeq	r0, r0, r6, ror #12
     99c:	007d0002 	rsbseq	r0, sp, r2
     9a0:	00000666 	andeq	r0, r0, r6, ror #12
     9a4:	00000668 	andeq	r0, r0, r8, ror #12
     9a8:	047d0002 	ldrbteq	r0, [sp], #-2
     9ac:	00000668 	andeq	r0, r0, r8, ror #12
     9b0:	0000066a 	andeq	r0, r0, sl, ror #12
     9b4:	187d0002 	ldmdane	sp!, {r1}^
     9b8:	0000066a 	andeq	r0, r0, sl, ror #12
     9bc:	0000069a 	muleq	r0, sl, r6
     9c0:	18770002 	ldmdane	r7!, {r1}^
	...
     9cc:	0000069c 	muleq	r0, ip, r6
     9d0:	0000069e 	muleq	r0, lr, r6
     9d4:	007d0002 	rsbseq	r0, sp, r2
     9d8:	0000069e 	muleq	r0, lr, r6
     9dc:	000006a0 	andeq	r0, r0, r0, lsr #13
     9e0:	047d0002 	ldrbteq	r0, [sp], #-2
     9e4:	000006a0 	andeq	r0, r0, r0, lsr #13
     9e8:	000006a2 	andeq	r0, r0, r2, lsr #13
     9ec:	107d0002 	rsbsne	r0, sp, r2
     9f0:	000006a2 	andeq	r0, r0, r2, lsr #13
     9f4:	000006d2 	ldrdeq	r0, [r0], -r2
     9f8:	10770002 	rsbsne	r0, r7, r2
	...
     a04:	000006d4 	ldrdeq	r0, [r0], -r4
     a08:	000006d6 	ldrdeq	r0, [r0], -r6
     a0c:	007d0002 	rsbseq	r0, sp, r2
     a10:	000006d6 	ldrdeq	r0, [r0], -r6
     a14:	000006d8 	ldrdeq	r0, [r0], -r8
     a18:	047d0002 	ldrbteq	r0, [sp], #-2
     a1c:	000006d8 	ldrdeq	r0, [r0], -r8
     a20:	000006da 	ldrdeq	r0, [r0], -sl
     a24:	107d0002 	rsbsne	r0, sp, r2
     a28:	000006da 	ldrdeq	r0, [r0], -sl
     a2c:	0000070a 	andeq	r0, r0, sl, lsl #14
     a30:	10770002 	rsbsne	r0, r7, r2
	...
     a3c:	0000070c 	andeq	r0, r0, ip, lsl #14
     a40:	0000070e 	andeq	r0, r0, lr, lsl #14
     a44:	007d0002 	rsbseq	r0, sp, r2
     a48:	0000070e 	andeq	r0, r0, lr, lsl #14
     a4c:	00000710 	andeq	r0, r0, r0, lsl r7
     a50:	047d0002 	ldrbteq	r0, [sp], #-2
     a54:	00000710 	andeq	r0, r0, r0, lsl r7
     a58:	00000712 	andeq	r0, r0, r2, lsl r7
     a5c:	187d0002 	ldmdane	sp!, {r1}^
     a60:	00000712 	andeq	r0, r0, r2, lsl r7
     a64:	00000742 	andeq	r0, r0, r2, asr #14
     a68:	18770002 	ldmdane	r7!, {r1}^
	...
     a74:	00000744 	andeq	r0, r0, r4, asr #14
     a78:	00000746 	andeq	r0, r0, r6, asr #14
     a7c:	007d0002 	rsbseq	r0, sp, r2
     a80:	00000746 	andeq	r0, r0, r6, asr #14
     a84:	00000748 	andeq	r0, r0, r8, asr #14
     a88:	047d0002 	ldrbteq	r0, [sp], #-2
     a8c:	00000748 	andeq	r0, r0, r8, asr #14
     a90:	0000074a 	andeq	r0, r0, sl, asr #14
     a94:	207d0002 	rsbscs	r0, sp, r2
     a98:	0000074a 	andeq	r0, r0, sl, asr #14
     a9c:	00000888 	andeq	r0, r0, r8, lsl #17
     aa0:	20770002 	rsbscs	r0, r7, r2
	...
     aac:	00000888 	andeq	r0, r0, r8, lsl #17
     ab0:	0000088a 	andeq	r0, r0, sl, lsl #17
     ab4:	007d0002 	rsbseq	r0, sp, r2
     ab8:	0000088a 	andeq	r0, r0, sl, lsl #17
     abc:	0000088c 	andeq	r0, r0, ip, lsl #17
     ac0:	047d0002 	ldrbteq	r0, [sp], #-2
     ac4:	0000088c 	andeq	r0, r0, ip, lsl #17
     ac8:	0000088e 	andeq	r0, r0, lr, lsl #17
     acc:	187d0002 	ldmdane	sp!, {r1}^
     ad0:	0000088e 	andeq	r0, r0, lr, lsl #17
     ad4:	000008d2 	ldrdeq	r0, [r0], -r2
     ad8:	18770002 	ldmdane	r7!, {r1}^
	...
     ae4:	000008d4 	ldrdeq	r0, [r0], -r4
     ae8:	000008d6 	ldrdeq	r0, [r0], -r6
     aec:	007d0002 	rsbseq	r0, sp, r2
     af0:	000008d6 	ldrdeq	r0, [r0], -r6
     af4:	000008d8 	ldrdeq	r0, [r0], -r8
     af8:	047d0002 	ldrbteq	r0, [sp], #-2
     afc:	000008d8 	ldrdeq	r0, [r0], -r8
     b00:	000008da 	ldrdeq	r0, [r0], -sl
     b04:	187d0002 	ldmdane	sp!, {r1}^
     b08:	000008da 	ldrdeq	r0, [r0], -sl
     b0c:	00000906 	andeq	r0, r0, r6, lsl #18
     b10:	18770002 	ldmdane	r7!, {r1}^
	...
     b1c:	00000908 	andeq	r0, r0, r8, lsl #18
     b20:	0000090a 	andeq	r0, r0, sl, lsl #18
     b24:	007d0002 	rsbseq	r0, sp, r2
     b28:	0000090a 	andeq	r0, r0, sl, lsl #18
     b2c:	0000090c 	andeq	r0, r0, ip, lsl #18
     b30:	047d0002 	ldrbteq	r0, [sp], #-2
     b34:	0000090c 	andeq	r0, r0, ip, lsl #18
     b38:	0000090e 	andeq	r0, r0, lr, lsl #18
     b3c:	187d0002 	ldmdane	sp!, {r1}^
     b40:	0000090e 	andeq	r0, r0, lr, lsl #18
     b44:	0000093c 	andeq	r0, r0, ip, lsr r9
     b48:	18770002 	ldmdane	r7!, {r1}^
	...
     b54:	0000093c 	andeq	r0, r0, ip, lsr r9
     b58:	0000093e 	andeq	r0, r0, lr, lsr r9
     b5c:	007d0002 	rsbseq	r0, sp, r2
     b60:	0000093e 	andeq	r0, r0, lr, lsr r9
     b64:	00000940 	andeq	r0, r0, r0, asr #18
     b68:	047d0002 	ldrbteq	r0, [sp], #-2
     b6c:	00000940 	andeq	r0, r0, r0, asr #18
     b70:	00000942 	andeq	r0, r0, r2, asr #18
     b74:	187d0002 	ldmdane	sp!, {r1}^
     b78:	00000942 	andeq	r0, r0, r2, asr #18
     b7c:	00000976 	andeq	r0, r0, r6, ror r9
     b80:	18770002 	ldmdane	r7!, {r1}^
	...
     b8c:	00000978 	andeq	r0, r0, r8, ror r9
     b90:	0000097a 	andeq	r0, r0, sl, ror r9
     b94:	007d0002 	rsbseq	r0, sp, r2
     b98:	0000097a 	andeq	r0, r0, sl, ror r9
     b9c:	0000097c 	andeq	r0, r0, ip, ror r9
     ba0:	047d0002 	ldrbteq	r0, [sp], #-2
     ba4:	0000097c 	andeq	r0, r0, ip, ror r9
     ba8:	0000097e 	andeq	r0, r0, lr, ror r9
     bac:	107d0002 	rsbsne	r0, sp, r2
     bb0:	0000097e 	andeq	r0, r0, lr, ror r9
     bb4:	0000099e 	muleq	r0, lr, r9
     bb8:	10770002 	rsbsne	r0, r7, r2
	...
     bc4:	000009a0 	andeq	r0, r0, r0, lsr #19
     bc8:	000009a2 	andeq	r0, r0, r2, lsr #19
     bcc:	007d0002 	rsbseq	r0, sp, r2
     bd0:	000009a2 	andeq	r0, r0, r2, lsr #19
     bd4:	000009a4 	andeq	r0, r0, r4, lsr #19
     bd8:	047d0002 	ldrbteq	r0, [sp], #-2
     bdc:	000009a4 	andeq	r0, r0, r4, lsr #19
     be0:	000009a6 	andeq	r0, r0, r6, lsr #19
     be4:	187d0002 	ldmdane	sp!, {r1}^
     be8:	000009a6 	andeq	r0, r0, r6, lsr #19
     bec:	000009d8 	ldrdeq	r0, [r0], -r8
     bf0:	18770002 	ldmdane	r7!, {r1}^
	...
     bfc:	000009d8 	ldrdeq	r0, [r0], -r8
     c00:	000009da 	ldrdeq	r0, [r0], -sl
     c04:	007d0002 	rsbseq	r0, sp, r2
     c08:	000009da 	ldrdeq	r0, [r0], -sl
     c0c:	000009dc 	ldrdeq	r0, [r0], -ip
     c10:	047d0002 	ldrbteq	r0, [sp], #-2
     c14:	000009dc 	ldrdeq	r0, [r0], -ip
     c18:	000009de 	ldrdeq	r0, [r0], -lr
     c1c:	107d0002 	rsbsne	r0, sp, r2
     c20:	000009de 	ldrdeq	r0, [r0], -lr
     c24:	00000a10 	andeq	r0, r0, r0, lsl sl
     c28:	10770002 	rsbsne	r0, r7, r2
	...
     c34:	00000a10 	andeq	r0, r0, r0, lsl sl
     c38:	00000a12 	andeq	r0, r0, r2, lsl sl
     c3c:	007d0002 	rsbseq	r0, sp, r2
     c40:	00000a12 	andeq	r0, r0, r2, lsl sl
     c44:	00000a14 	andeq	r0, r0, r4, lsl sl
     c48:	047d0002 	ldrbteq	r0, [sp], #-2
     c4c:	00000a14 	andeq	r0, r0, r4, lsl sl
     c50:	00000a16 	andeq	r0, r0, r6, lsl sl
     c54:	187d0002 	ldmdane	sp!, {r1}^
     c58:	00000a16 	andeq	r0, r0, r6, lsl sl
     c5c:	00000a4a 	andeq	r0, r0, sl, asr #20
     c60:	18770002 	ldmdane	r7!, {r1}^
	...
     c6c:	00000a4c 	andeq	r0, r0, ip, asr #20
     c70:	00000a4e 	andeq	r0, r0, lr, asr #20
     c74:	007d0002 	rsbseq	r0, sp, r2
     c78:	00000a4e 	andeq	r0, r0, lr, asr #20
     c7c:	00000a50 	andeq	r0, r0, r0, asr sl
     c80:	047d0002 	ldrbteq	r0, [sp], #-2
     c84:	00000a50 	andeq	r0, r0, r0, asr sl
     c88:	00000a52 	andeq	r0, r0, r2, asr sl
     c8c:	107d0002 	rsbsne	r0, sp, r2
     c90:	00000a52 	andeq	r0, r0, r2, asr sl
     c94:	00000a6c 	andeq	r0, r0, ip, ror #20
     c98:	10770002 	rsbsne	r0, r7, r2
	...
     ca4:	00000a6c 	andeq	r0, r0, ip, ror #20
     ca8:	00000a6e 	andeq	r0, r0, lr, ror #20
     cac:	007d0002 	rsbseq	r0, sp, r2
     cb0:	00000a6e 	andeq	r0, r0, lr, ror #20
     cb4:	00000a70 	andeq	r0, r0, r0, ror sl
     cb8:	047d0002 	ldrbteq	r0, [sp], #-2
     cbc:	00000a70 	andeq	r0, r0, r0, ror sl
     cc0:	00000a72 	andeq	r0, r0, r2, ror sl
     cc4:	207d0002 	rsbscs	r0, sp, r2
     cc8:	00000a72 	andeq	r0, r0, r2, ror sl
     ccc:	00000ace 	andeq	r0, r0, lr, asr #21
     cd0:	20770002 	rsbscs	r0, r7, r2
	...
     cdc:	00000ad0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ce0:	00000ad2 	ldrdeq	r0, [r0], -r2
     ce4:	007d0002 	rsbseq	r0, sp, r2
     ce8:	00000ad2 	ldrdeq	r0, [r0], -r2
     cec:	00000ad4 	ldrdeq	r0, [r0], -r4
     cf0:	047d0002 	ldrbteq	r0, [sp], #-2
     cf4:	00000ad4 	ldrdeq	r0, [r0], -r4
     cf8:	00000ad6 	ldrdeq	r0, [r0], -r6
     cfc:	187d0002 	ldmdane	sp!, {r1}^
     d00:	00000ad6 	ldrdeq	r0, [r0], -r6
     d04:	00000b00 	andeq	r0, r0, r0, lsl #22
     d08:	18770002 	ldmdane	r7!, {r1}^
	...
     d18:	00000002 	andeq	r0, r0, r2
     d1c:	007d0002 	rsbseq	r0, sp, r2
     d20:	00000002 	andeq	r0, r0, r2
     d24:	00000004 	andeq	r0, r0, r4
     d28:	087d0002 	ldmdaeq	sp!, {r1}^
     d2c:	00000004 	andeq	r0, r0, r4
     d30:	00000016 	andeq	r0, r0, r6, lsl r0
     d34:	08770002 	ldmdaeq	r7!, {r1}^
	...
     d40:	00000018 	andeq	r0, r0, r8, lsl r0
     d44:	0000001a 	andeq	r0, r0, sl, lsl r0
     d48:	007d0002 	rsbseq	r0, sp, r2
     d4c:	0000001a 	andeq	r0, r0, sl, lsl r0
     d50:	0000001c 	andeq	r0, r0, ip, lsl r0
     d54:	047d0002 	ldrbteq	r0, [sp], #-2
     d58:	0000001c 	andeq	r0, r0, ip, lsl r0
     d5c:	0000001e 	andeq	r0, r0, lr, lsl r0
     d60:	107d0002 	rsbsne	r0, sp, r2
     d64:	0000001e 	andeq	r0, r0, lr, lsl r0
     d68:	00000038 	andeq	r0, r0, r8, lsr r0
     d6c:	10770002 	rsbsne	r0, r7, r2
	...
     d78:	00000038 	andeq	r0, r0, r8, lsr r0
     d7c:	0000003a 	andeq	r0, r0, sl, lsr r0
     d80:	007d0002 	rsbseq	r0, sp, r2
     d84:	0000003a 	andeq	r0, r0, sl, lsr r0
     d88:	0000003c 	andeq	r0, r0, ip, lsr r0
     d8c:	047d0002 	ldrbteq	r0, [sp], #-2
     d90:	0000003c 	andeq	r0, r0, ip, lsr r0
     d94:	0000003e 	andeq	r0, r0, lr, lsr r0
     d98:	107d0002 	rsbsne	r0, sp, r2
     d9c:	0000003e 	andeq	r0, r0, lr, lsr r0
     da0:	00000058 	andeq	r0, r0, r8, asr r0
     da4:	10770002 	rsbsne	r0, r7, r2
	...
     db0:	00000058 	andeq	r0, r0, r8, asr r0
     db4:	0000005a 	andeq	r0, r0, sl, asr r0
     db8:	007d0002 	rsbseq	r0, sp, r2
     dbc:	0000005a 	andeq	r0, r0, sl, asr r0
     dc0:	0000005c 	andeq	r0, r0, ip, asr r0
     dc4:	047d0002 	ldrbteq	r0, [sp], #-2
     dc8:	0000005c 	andeq	r0, r0, ip, asr r0
     dcc:	0000005e 	andeq	r0, r0, lr, asr r0
     dd0:	107d0002 	rsbsne	r0, sp, r2
     dd4:	0000005e 	andeq	r0, r0, lr, asr r0
     dd8:	00000078 	andeq	r0, r0, r8, ror r0
     ddc:	10770002 	rsbsne	r0, r7, r2
	...
     de8:	00000078 	andeq	r0, r0, r8, ror r0
     dec:	0000007a 	andeq	r0, r0, sl, ror r0
     df0:	007d0002 	rsbseq	r0, sp, r2
     df4:	0000007a 	andeq	r0, r0, sl, ror r0
     df8:	0000007c 	andeq	r0, r0, ip, ror r0
     dfc:	047d0002 	ldrbteq	r0, [sp], #-2
     e00:	0000007c 	andeq	r0, r0, ip, ror r0
     e04:	0000007e 	andeq	r0, r0, lr, ror r0
     e08:	187d0002 	ldmdane	sp!, {r1}^
     e0c:	0000007e 	andeq	r0, r0, lr, ror r0
     e10:	000000b4 	strheq	r0, [r0], -r4
     e14:	18770002 	ldmdane	r7!, {r1}^
	...
     e20:	000000b4 	strheq	r0, [r0], -r4
     e24:	000000b6 	strheq	r0, [r0], -r6
     e28:	007d0002 	rsbseq	r0, sp, r2
     e2c:	000000b6 	strheq	r0, [r0], -r6
     e30:	000000b8 	strheq	r0, [r0], -r8
     e34:	047d0002 	ldrbteq	r0, [sp], #-2
     e38:	000000b8 	strheq	r0, [r0], -r8
     e3c:	000000ba 	strheq	r0, [r0], -sl
     e40:	187d0002 	ldmdane	sp!, {r1}^
     e44:	000000ba 	strheq	r0, [r0], -sl
     e48:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e4c:	18770002 	ldmdane	r7!, {r1}^
	...
     e58:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e5c:	000000f2 	strdeq	r0, [r0], -r2
     e60:	007d0002 	rsbseq	r0, sp, r2
     e64:	000000f2 	strdeq	r0, [r0], -r2
     e68:	000000f4 	strdeq	r0, [r0], -r4
     e6c:	047d0002 	ldrbteq	r0, [sp], #-2
     e70:	000000f4 	strdeq	r0, [r0], -r4
     e74:	000000f6 	strdeq	r0, [r0], -r6
     e78:	187d0002 	ldmdane	sp!, {r1}^
     e7c:	000000f6 	strdeq	r0, [r0], -r6
     e80:	00000124 	andeq	r0, r0, r4, lsr #2
     e84:	18770002 	ldmdane	r7!, {r1}^
	...
     e90:	00000124 	andeq	r0, r0, r4, lsr #2
     e94:	00000126 	andeq	r0, r0, r6, lsr #2
     e98:	007d0002 	rsbseq	r0, sp, r2
     e9c:	00000126 	andeq	r0, r0, r6, lsr #2
     ea0:	00000128 	andeq	r0, r0, r8, lsr #2
     ea4:	047d0002 	ldrbteq	r0, [sp], #-2
     ea8:	00000128 	andeq	r0, r0, r8, lsr #2
     eac:	0000012a 	andeq	r0, r0, sl, lsr #2
     eb0:	187d0002 	ldmdane	sp!, {r1}^
     eb4:	0000012a 	andeq	r0, r0, sl, lsr #2
     eb8:	00000158 	andeq	r0, r0, r8, asr r1
     ebc:	18770002 	ldmdane	r7!, {r1}^
	...
     ec8:	00000158 	andeq	r0, r0, r8, asr r1
     ecc:	0000015a 	andeq	r0, r0, sl, asr r1
     ed0:	007d0002 	rsbseq	r0, sp, r2
     ed4:	0000015a 	andeq	r0, r0, sl, asr r1
     ed8:	0000015c 	andeq	r0, r0, ip, asr r1
     edc:	047d0002 	ldrbteq	r0, [sp], #-2
     ee0:	0000015c 	andeq	r0, r0, ip, asr r1
     ee4:	00000170 	andeq	r0, r0, r0, ror r1
     ee8:	04770002 	ldrbteq	r0, [r7], #-2
	...
     ef4:	00000170 	andeq	r0, r0, r0, ror r1
     ef8:	00000172 	andeq	r0, r0, r2, ror r1
     efc:	007d0002 	rsbseq	r0, sp, r2
     f00:	00000172 	andeq	r0, r0, r2, ror r1
     f04:	00000174 	andeq	r0, r0, r4, ror r1
     f08:	047d0002 	ldrbteq	r0, [sp], #-2
     f0c:	00000174 	andeq	r0, r0, r4, ror r1
     f10:	00000190 	muleq	r0, r0, r1
     f14:	04770002 	ldrbteq	r0, [r7], #-2
	...
     f20:	00000190 	muleq	r0, r0, r1
     f24:	00000192 	muleq	r0, r2, r1
     f28:	007d0002 	rsbseq	r0, sp, r2
     f2c:	00000192 	muleq	r0, r2, r1
     f30:	00000194 	muleq	r0, r4, r1
     f34:	047d0002 	ldrbteq	r0, [sp], #-2
     f38:	00000194 	muleq	r0, r4, r1
     f3c:	000001a8 	andeq	r0, r0, r8, lsr #3
     f40:	04770002 	ldrbteq	r0, [r7], #-2
	...
     f4c:	000001a8 	andeq	r0, r0, r8, lsr #3
     f50:	000001aa 	andeq	r0, r0, sl, lsr #3
     f54:	007d0002 	rsbseq	r0, sp, r2
     f58:	000001aa 	andeq	r0, r0, sl, lsr #3
     f5c:	000001ac 	andeq	r0, r0, ip, lsr #3
     f60:	047d0002 	ldrbteq	r0, [sp], #-2
     f64:	000001ac 	andeq	r0, r0, ip, lsr #3
     f68:	000001c8 	andeq	r0, r0, r8, asr #3
     f6c:	04770002 	ldrbteq	r0, [r7], #-2
	...
     f7c:	00000002 	andeq	r0, r0, r2
     f80:	007d0002 	rsbseq	r0, sp, r2
     f84:	00000002 	andeq	r0, r0, r2
     f88:	00000004 	andeq	r0, r0, r4
     f8c:	087d0002 	ldmdaeq	sp!, {r1}^
     f90:	00000004 	andeq	r0, r0, r4
     f94:	00000006 	andeq	r0, r0, r6
     f98:	107d0002 	rsbsne	r0, sp, r2
     f9c:	00000006 	andeq	r0, r0, r6
     fa0:	00000050 	andeq	r0, r0, r0, asr r0
     fa4:	10770002 	rsbsne	r0, r7, r2
	...
     fb0:	00000050 	andeq	r0, r0, r0, asr r0
     fb4:	00000052 	andeq	r0, r0, r2, asr r0
     fb8:	007d0002 	rsbseq	r0, sp, r2
     fbc:	00000052 	andeq	r0, r0, r2, asr r0
     fc0:	00000054 	andeq	r0, r0, r4, asr r0
     fc4:	047d0002 	ldrbteq	r0, [sp], #-2
     fc8:	00000054 	andeq	r0, r0, r4, asr r0
     fcc:	00000056 	andeq	r0, r0, r6, asr r0
     fd0:	187d0002 	ldmdane	sp!, {r1}^
     fd4:	00000056 	andeq	r0, r0, r6, asr r0
     fd8:	0000020c 	andeq	r0, r0, ip, lsl #4
     fdc:	18770002 	ldmdane	r7!, {r1}^
	...
     fe8:	0000020c 	andeq	r0, r0, ip, lsl #4
     fec:	0000020e 	andeq	r0, r0, lr, lsl #4
     ff0:	007d0002 	rsbseq	r0, sp, r2
     ff4:	0000020e 	andeq	r0, r0, lr, lsl #4
     ff8:	00000210 	andeq	r0, r0, r0, lsl r2
     ffc:	047d0002 	ldrbteq	r0, [sp], #-2
    1000:	00000210 	andeq	r0, r0, r0, lsl r2
    1004:	00000212 	andeq	r0, r0, r2, lsl r2
    1008:	187d0002 	ldmdane	sp!, {r1}^
    100c:	00000212 	andeq	r0, r0, r2, lsl r2
    1010:	00000390 	muleq	r0, r0, r3
    1014:	18770002 	ldmdane	r7!, {r1}^
	...
    1020:	00000390 	muleq	r0, r0, r3
    1024:	00000392 	muleq	r0, r2, r3
    1028:	007d0002 	rsbseq	r0, sp, r2
    102c:	00000392 	muleq	r0, r2, r3
    1030:	00000394 	muleq	r0, r4, r3
    1034:	047d0002 	ldrbteq	r0, [sp], #-2
    1038:	00000394 	muleq	r0, r4, r3
    103c:	00000396 	muleq	r0, r6, r3
    1040:	107d0002 	rsbsne	r0, sp, r2
    1044:	00000396 	muleq	r0, r6, r3
    1048:	000003fa 	strdeq	r0, [r0], -sl
    104c:	10770002 	rsbsne	r0, r7, r2
	...
    1058:	000003fc 	strdeq	r0, [r0], -ip
    105c:	000003fe 	strdeq	r0, [r0], -lr
    1060:	007d0002 	rsbseq	r0, sp, r2
    1064:	000003fe 	strdeq	r0, [r0], -lr
    1068:	00000400 	andeq	r0, r0, r0, lsl #8
    106c:	047d0002 	ldrbteq	r0, [sp], #-2
    1070:	00000400 	andeq	r0, r0, r0, lsl #8
    1074:	00000402 	andeq	r0, r0, r2, lsl #8
    1078:	107d0002 	rsbsne	r0, sp, r2
    107c:	00000402 	andeq	r0, r0, r2, lsl #8
    1080:	0000045c 	andeq	r0, r0, ip, asr r4
    1084:	10770002 	rsbsne	r0, r7, r2
	...
    1090:	0000045c 	andeq	r0, r0, ip, asr r4
    1094:	0000045e 	andeq	r0, r0, lr, asr r4
    1098:	007d0002 	rsbseq	r0, sp, r2
    109c:	0000045e 	andeq	r0, r0, lr, asr r4
    10a0:	00000460 	andeq	r0, r0, r0, ror #8
    10a4:	047d0002 	ldrbteq	r0, [sp], #-2
    10a8:	00000460 	andeq	r0, r0, r0, ror #8
    10ac:	00000462 	andeq	r0, r0, r2, ror #8
    10b0:	107d0002 	rsbsne	r0, sp, r2
    10b4:	00000462 	andeq	r0, r0, r2, ror #8
    10b8:	00000492 	muleq	r0, r2, r4
    10bc:	10770002 	rsbsne	r0, r7, r2
	...
    10c8:	00000494 	muleq	r0, r4, r4
    10cc:	00000496 	muleq	r0, r6, r4
    10d0:	007d0002 	rsbseq	r0, sp, r2
    10d4:	00000496 	muleq	r0, r6, r4
    10d8:	00000498 	muleq	r0, r8, r4
    10dc:	047d0002 	ldrbteq	r0, [sp], #-2
    10e0:	00000498 	muleq	r0, r8, r4
    10e4:	0000049a 	muleq	r0, sl, r4
    10e8:	107d0002 	rsbsne	r0, sp, r2
    10ec:	0000049a 	muleq	r0, sl, r4
    10f0:	0000052a 	andeq	r0, r0, sl, lsr #10
    10f4:	10770002 	rsbsne	r0, r7, r2
	...
    1100:	0000052c 	andeq	r0, r0, ip, lsr #10
    1104:	0000052e 	andeq	r0, r0, lr, lsr #10
    1108:	007d0002 	rsbseq	r0, sp, r2
    110c:	0000052e 	andeq	r0, r0, lr, lsr #10
    1110:	00000530 	andeq	r0, r0, r0, lsr r5
    1114:	047d0002 	ldrbteq	r0, [sp], #-2
    1118:	00000530 	andeq	r0, r0, r0, lsr r5
    111c:	00000532 	andeq	r0, r0, r2, lsr r5
    1120:	187d0002 	ldmdane	sp!, {r1}^
    1124:	00000532 	andeq	r0, r0, r2, lsr r5
    1128:	00000708 	andeq	r0, r0, r8, lsl #14
    112c:	18770002 	ldmdane	r7!, {r1}^
	...
    1138:	00000708 	andeq	r0, r0, r8, lsl #14
    113c:	0000070a 	andeq	r0, r0, sl, lsl #14
    1140:	007d0002 	rsbseq	r0, sp, r2
    1144:	0000070a 	andeq	r0, r0, sl, lsl #14
    1148:	0000070c 	andeq	r0, r0, ip, lsl #14
    114c:	047d0002 	ldrbteq	r0, [sp], #-2
    1150:	0000070c 	andeq	r0, r0, ip, lsl #14
    1154:	0000070e 	andeq	r0, r0, lr, lsl #14
    1158:	187d0002 	ldmdane	sp!, {r1}^
    115c:	0000070e 	andeq	r0, r0, lr, lsl #14
    1160:	000007f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1164:	18770002 	ldmdane	r7!, {r1}^
	...
    1170:	000007f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1174:	000007f2 	strdeq	r0, [r0], -r2
    1178:	007d0002 	rsbseq	r0, sp, r2
    117c:	000007f2 	strdeq	r0, [r0], -r2
    1180:	000007f4 	strdeq	r0, [r0], -r4
    1184:	047d0002 	ldrbteq	r0, [sp], #-2
    1188:	000007f4 	strdeq	r0, [r0], -r4
    118c:	000007f6 	strdeq	r0, [r0], -r6
    1190:	107d0002 	rsbsne	r0, sp, r2
    1194:	000007f6 	strdeq	r0, [r0], -r6
    1198:	00000840 	andeq	r0, r0, r0, asr #16
    119c:	10770002 	rsbsne	r0, r7, r2
	...
    11a8:	00000840 	andeq	r0, r0, r0, asr #16
    11ac:	00000842 	andeq	r0, r0, r2, asr #16
    11b0:	007d0002 	rsbseq	r0, sp, r2
    11b4:	00000842 	andeq	r0, r0, r2, asr #16
    11b8:	00000844 	andeq	r0, r0, r4, asr #16
    11bc:	047d0002 	ldrbteq	r0, [sp], #-2
    11c0:	00000844 	andeq	r0, r0, r4, asr #16
    11c4:	00000846 	andeq	r0, r0, r6, asr #16
    11c8:	187d0002 	ldmdane	sp!, {r1}^
    11cc:	00000846 	andeq	r0, r0, r6, asr #16
    11d0:	000009e8 	andeq	r0, r0, r8, ror #19
    11d4:	18770002 	ldmdane	r7!, {r1}^
	...
    11e0:	000009e8 	andeq	r0, r0, r8, ror #19
    11e4:	000009ea 	andeq	r0, r0, sl, ror #19
    11e8:	007d0002 	rsbseq	r0, sp, r2
    11ec:	000009ea 	andeq	r0, r0, sl, ror #19
    11f0:	000009ec 	andeq	r0, r0, ip, ror #19
    11f4:	047d0002 	ldrbteq	r0, [sp], #-2
    11f8:	000009ec 	andeq	r0, r0, ip, ror #19
    11fc:	000009ee 	andeq	r0, r0, lr, ror #19
    1200:	107d0002 	rsbsne	r0, sp, r2
    1204:	000009ee 	andeq	r0, r0, lr, ror #19
    1208:	00000a1e 	andeq	r0, r0, lr, lsl sl
    120c:	10770002 	rsbsne	r0, r7, r2
	...
    1218:	00000a20 	andeq	r0, r0, r0, lsr #20
    121c:	00000a22 	andeq	r0, r0, r2, lsr #20
    1220:	007d0002 	rsbseq	r0, sp, r2
    1224:	00000a22 	andeq	r0, r0, r2, lsr #20
    1228:	00000a24 	andeq	r0, r0, r4, lsr #20
    122c:	047d0002 	ldrbteq	r0, [sp], #-2
    1230:	00000a24 	andeq	r0, r0, r4, lsr #20
    1234:	00000a26 	andeq	r0, r0, r6, lsr #20
    1238:	187d0002 	ldmdane	sp!, {r1}^
    123c:	00000a26 	andeq	r0, r0, r6, lsr #20
    1240:	00000a6e 	andeq	r0, r0, lr, ror #20
    1244:	18770002 	ldmdane	r7!, {r1}^
	...
    1250:	00000a70 	andeq	r0, r0, r0, ror sl
    1254:	00000a72 	andeq	r0, r0, r2, ror sl
    1258:	007d0002 	rsbseq	r0, sp, r2
    125c:	00000a72 	andeq	r0, r0, r2, ror sl
    1260:	00000a74 	andeq	r0, r0, r4, ror sl
    1264:	047d0002 	ldrbteq	r0, [sp], #-2
    1268:	00000a74 	andeq	r0, r0, r4, ror sl
    126c:	00000a76 	andeq	r0, r0, r6, ror sl
    1270:	187d0002 	ldmdane	sp!, {r1}^
    1274:	00000a76 	andeq	r0, r0, r6, ror sl
    1278:	00000b82 	andeq	r0, r0, r2, lsl #23
    127c:	18770002 	ldmdane	r7!, {r1}^
	...
    1288:	00000b84 	andeq	r0, r0, r4, lsl #23
    128c:	00000b86 	andeq	r0, r0, r6, lsl #23
    1290:	007d0002 	rsbseq	r0, sp, r2
    1294:	00000b86 	andeq	r0, r0, r6, lsl #23
    1298:	00000b88 	andeq	r0, r0, r8, lsl #23
    129c:	047d0002 	ldrbteq	r0, [sp], #-2
    12a0:	00000b88 	andeq	r0, r0, r8, lsl #23
    12a4:	00000b8a 	andeq	r0, r0, sl, lsl #23
    12a8:	187d0002 	ldmdane	sp!, {r1}^
    12ac:	00000b8a 	andeq	r0, r0, sl, lsl #23
    12b0:	00000bc2 	andeq	r0, r0, r2, asr #23
    12b4:	18770002 	ldmdane	r7!, {r1}^
	...
    12c0:	00000bc4 	andeq	r0, r0, r4, asr #23
    12c4:	00000bc6 	andeq	r0, r0, r6, asr #23
    12c8:	007d0002 	rsbseq	r0, sp, r2
    12cc:	00000bc6 	andeq	r0, r0, r6, asr #23
    12d0:	00000bc8 	andeq	r0, r0, r8, asr #23
    12d4:	047d0002 	ldrbteq	r0, [sp], #-2
    12d8:	00000bc8 	andeq	r0, r0, r8, asr #23
    12dc:	00000bca 	andeq	r0, r0, sl, asr #23
    12e0:	187d0002 	ldmdane	sp!, {r1}^
    12e4:	00000bca 	andeq	r0, r0, sl, asr #23
    12e8:	00000c20 	andeq	r0, r0, r0, lsr #24
    12ec:	18770002 	ldmdane	r7!, {r1}^
	...
    12f8:	00000c20 	andeq	r0, r0, r0, lsr #24
    12fc:	00000c22 	andeq	r0, r0, r2, lsr #24
    1300:	007d0002 	rsbseq	r0, sp, r2
    1304:	00000c22 	andeq	r0, r0, r2, lsr #24
    1308:	00000c24 	andeq	r0, r0, r4, lsr #24
    130c:	047d0002 	ldrbteq	r0, [sp], #-2
    1310:	00000c24 	andeq	r0, r0, r4, lsr #24
    1314:	00000c26 	andeq	r0, r0, r6, lsr #24
    1318:	187d0002 	ldmdane	sp!, {r1}^
    131c:	00000c26 	andeq	r0, r0, r6, lsr #24
    1320:	00000c48 	andeq	r0, r0, r8, asr #24
    1324:	18770002 	ldmdane	r7!, {r1}^
	...
    1330:	00000c48 	andeq	r0, r0, r8, asr #24
    1334:	00000c4a 	andeq	r0, r0, sl, asr #24
    1338:	007d0002 	rsbseq	r0, sp, r2
    133c:	00000c4a 	andeq	r0, r0, sl, asr #24
    1340:	00000c4c 	andeq	r0, r0, ip, asr #24
    1344:	047d0002 	ldrbteq	r0, [sp], #-2
    1348:	00000c4c 	andeq	r0, r0, ip, asr #24
    134c:	00000c4e 	andeq	r0, r0, lr, asr #24
    1350:	187d0002 	ldmdane	sp!, {r1}^
    1354:	00000c4e 	andeq	r0, r0, lr, asr #24
    1358:	00000c6e 	andeq	r0, r0, lr, ror #24
    135c:	18770002 	ldmdane	r7!, {r1}^
	...
    1368:	00000c70 	andeq	r0, r0, r0, ror ip
    136c:	00000c72 	andeq	r0, r0, r2, ror ip
    1370:	007d0002 	rsbseq	r0, sp, r2
    1374:	00000c72 	andeq	r0, r0, r2, ror ip
    1378:	00000c74 	andeq	r0, r0, r4, ror ip
    137c:	047d0002 	ldrbteq	r0, [sp], #-2
    1380:	00000c74 	andeq	r0, r0, r4, ror ip
    1384:	00000c76 	andeq	r0, r0, r6, ror ip
    1388:	187d0002 	ldmdane	sp!, {r1}^
    138c:	00000c76 	andeq	r0, r0, r6, ror ip
    1390:	00000c9a 	muleq	r0, sl, ip
    1394:	18770002 	ldmdane	r7!, {r1}^
	...
    13a0:	00000c9c 	muleq	r0, ip, ip
    13a4:	00000c9e 	muleq	r0, lr, ip
    13a8:	007d0002 	rsbseq	r0, sp, r2
    13ac:	00000c9e 	muleq	r0, lr, ip
    13b0:	00000ca0 	andeq	r0, r0, r0, lsr #25
    13b4:	047d0002 	ldrbteq	r0, [sp], #-2
    13b8:	00000ca0 	andeq	r0, r0, r0, lsr #25
    13bc:	00000ca2 	andeq	r0, r0, r2, lsr #25
    13c0:	187d0002 	ldmdane	sp!, {r1}^
    13c4:	00000ca2 	andeq	r0, r0, r2, lsr #25
    13c8:	00000cd8 	ldrdeq	r0, [r0], -r8
    13cc:	18770002 	ldmdane	r7!, {r1}^
	...
    13d8:	00000cd8 	ldrdeq	r0, [r0], -r8
    13dc:	00000cda 	ldrdeq	r0, [r0], -sl
    13e0:	007d0002 	rsbseq	r0, sp, r2
    13e4:	00000cda 	ldrdeq	r0, [r0], -sl
    13e8:	00000cdc 	ldrdeq	r0, [r0], -ip
    13ec:	047d0002 	ldrbteq	r0, [sp], #-2
    13f0:	00000cdc 	ldrdeq	r0, [r0], -ip
    13f4:	00000cde 	ldrdeq	r0, [r0], -lr
    13f8:	187d0002 	ldmdane	sp!, {r1}^
    13fc:	00000cde 	ldrdeq	r0, [r0], -lr
    1400:	00000dd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1404:	18770002 	ldmdane	r7!, {r1}^
	...
    1410:	00000dd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1414:	00000dd2 	ldrdeq	r0, [r0], -r2
    1418:	007d0002 	rsbseq	r0, sp, r2
    141c:	00000dd2 	ldrdeq	r0, [r0], -r2
    1420:	00000dd4 	ldrdeq	r0, [r0], -r4
    1424:	047d0002 	ldrbteq	r0, [sp], #-2
    1428:	00000dd4 	ldrdeq	r0, [r0], -r4
    142c:	00000dd6 	ldrdeq	r0, [r0], -r6
    1430:	187d0002 	ldmdane	sp!, {r1}^
    1434:	00000dd6 	ldrdeq	r0, [r0], -r6
    1438:	00000e48 	andeq	r0, r0, r8, asr #28
    143c:	18770002 	ldmdane	r7!, {r1}^
	...
    1448:	00000e48 	andeq	r0, r0, r8, asr #28
    144c:	00000e4a 	andeq	r0, r0, sl, asr #28
    1450:	007d0002 	rsbseq	r0, sp, r2
    1454:	00000e4a 	andeq	r0, r0, sl, asr #28
    1458:	00000e4c 	andeq	r0, r0, ip, asr #28
    145c:	087d0002 	ldmdaeq	sp!, {r1}^
    1460:	00000e4c 	andeq	r0, r0, ip, asr #28
    1464:	00000e4e 	andeq	r0, r0, lr, asr #28
    1468:	187d0002 	ldmdane	sp!, {r1}^
    146c:	00000e4e 	andeq	r0, r0, lr, asr #28
    1470:	00001000 	andeq	r1, r0, r0
    1474:	18770002 	ldmdane	r7!, {r1}^
	...
    1480:	00001000 	andeq	r1, r0, r0
    1484:	00001002 	andeq	r1, r0, r2
    1488:	007d0002 	rsbseq	r0, sp, r2
    148c:	00001002 	andeq	r1, r0, r2
    1490:	00001004 	andeq	r1, r0, r4
    1494:	047d0002 	ldrbteq	r0, [sp], #-2
    1498:	00001004 	andeq	r1, r0, r4
    149c:	00001006 	andeq	r1, r0, r6
    14a0:	107d0002 	rsbsne	r0, sp, r2
    14a4:	00001006 	andeq	r1, r0, r6
    14a8:	000010f8 	strdeq	r1, [r0], -r8
    14ac:	10770002 	rsbsne	r0, r7, r2
	...
    14b8:	000010f8 	strdeq	r1, [r0], -r8
    14bc:	000010fa 	strdeq	r1, [r0], -sl
    14c0:	007d0002 	rsbseq	r0, sp, r2
    14c4:	000010fa 	strdeq	r1, [r0], -sl
    14c8:	000010fc 	strdeq	r1, [r0], -ip
    14cc:	047d0002 	ldrbteq	r0, [sp], #-2
    14d0:	000010fc 	strdeq	r1, [r0], -ip
    14d4:	000010fe 	strdeq	r1, [r0], -lr
    14d8:	187d0002 	ldmdane	sp!, {r1}^
    14dc:	000010fe 	strdeq	r1, [r0], -lr
    14e0:	0000112e 	andeq	r1, r0, lr, lsr #2
    14e4:	18770002 	ldmdane	r7!, {r1}^
	...
    14f4:	00000002 	andeq	r0, r0, r2
    14f8:	007d0002 	rsbseq	r0, sp, r2
    14fc:	00000002 	andeq	r0, r0, r2
    1500:	00000004 	andeq	r0, r0, r4
    1504:	087d0002 	ldmdaeq	sp!, {r1}^
    1508:	00000004 	andeq	r0, r0, r4
    150c:	0000001e 	andeq	r0, r0, lr, lsl r0
    1510:	08770002 	ldmdaeq	r7!, {r1}^
	...
    151c:	00000020 	andeq	r0, r0, r0, lsr #32
    1520:	00000022 	andeq	r0, r0, r2, lsr #32
    1524:	007d0002 	rsbseq	r0, sp, r2
    1528:	00000022 	andeq	r0, r0, r2, lsr #32
    152c:	00000024 	andeq	r0, r0, r4, lsr #32
    1530:	047d0002 	ldrbteq	r0, [sp], #-2
    1534:	00000024 	andeq	r0, r0, r4, lsr #32
    1538:	00000026 	andeq	r0, r0, r6, lsr #32
    153c:	187d0002 	ldmdane	sp!, {r1}^
    1540:	00000026 	andeq	r0, r0, r6, lsr #32
    1544:	00000064 	andeq	r0, r0, r4, rrx
    1548:	18770002 	ldmdane	r7!, {r1}^
	...
    1554:	00000064 	andeq	r0, r0, r4, rrx
    1558:	00000066 	andeq	r0, r0, r6, rrx
    155c:	007d0002 	rsbseq	r0, sp, r2
    1560:	00000066 	andeq	r0, r0, r6, rrx
    1564:	00000068 	andeq	r0, r0, r8, rrx
    1568:	047d0002 	ldrbteq	r0, [sp], #-2
    156c:	00000068 	andeq	r0, r0, r8, rrx
    1570:	0000006a 	andeq	r0, r0, sl, rrx
    1574:	107d0002 	rsbsne	r0, sp, r2
    1578:	0000006a 	andeq	r0, r0, sl, rrx
    157c:	0000009c 	muleq	r0, ip, r0
    1580:	10770002 	rsbsne	r0, r7, r2
	...
    158c:	0000009c 	muleq	r0, ip, r0
    1590:	0000009e 	muleq	r0, lr, r0
    1594:	007d0002 	rsbseq	r0, sp, r2
    1598:	0000009e 	muleq	r0, lr, r0
    159c:	000000a0 	andeq	r0, r0, r0, lsr #1
    15a0:	047d0002 	ldrbteq	r0, [sp], #-2
    15a4:	000000a0 	andeq	r0, r0, r0, lsr #1
    15a8:	000000a2 	andeq	r0, r0, r2, lsr #1
    15ac:	107d0002 	rsbsne	r0, sp, r2
    15b0:	000000a2 	andeq	r0, r0, r2, lsr #1
    15b4:	000000bc 	strheq	r0, [r0], -ip
    15b8:	10770002 	rsbsne	r0, r7, r2
	...
    15c4:	000000bc 	strheq	r0, [r0], -ip
    15c8:	000000be 	strheq	r0, [r0], -lr
    15cc:	007d0002 	rsbseq	r0, sp, r2
    15d0:	000000be 	strheq	r0, [r0], -lr
    15d4:	000000c0 	andeq	r0, r0, r0, asr #1
    15d8:	047d0002 	ldrbteq	r0, [sp], #-2
    15dc:	000000c0 	andeq	r0, r0, r0, asr #1
    15e0:	000000c2 	andeq	r0, r0, r2, asr #1
    15e4:	107d0002 	rsbsne	r0, sp, r2
    15e8:	000000c2 	andeq	r0, r0, r2, asr #1
    15ec:	000000dc 	ldrdeq	r0, [r0], -ip
    15f0:	10770002 	rsbsne	r0, r7, r2
	...
    15fc:	000000dc 	ldrdeq	r0, [r0], -ip
    1600:	000000de 	ldrdeq	r0, [r0], -lr
    1604:	007d0002 	rsbseq	r0, sp, r2
    1608:	000000de 	ldrdeq	r0, [r0], -lr
    160c:	000000e0 	andeq	r0, r0, r0, ror #1
    1610:	047d0002 	ldrbteq	r0, [sp], #-2
    1614:	000000e0 	andeq	r0, r0, r0, ror #1
    1618:	000000e2 	andeq	r0, r0, r2, ror #1
    161c:	107d0002 	rsbsne	r0, sp, r2
    1620:	000000e2 	andeq	r0, r0, r2, ror #1
    1624:	000000fc 	strdeq	r0, [r0], -ip
    1628:	10770002 	rsbsne	r0, r7, r2
	...
    1634:	000000fc 	strdeq	r0, [r0], -ip
    1638:	000000fe 	strdeq	r0, [r0], -lr
    163c:	007d0002 	rsbseq	r0, sp, r2
    1640:	000000fe 	strdeq	r0, [r0], -lr
    1644:	00000100 	andeq	r0, r0, r0, lsl #2
    1648:	047d0002 	ldrbteq	r0, [sp], #-2
    164c:	00000100 	andeq	r0, r0, r0, lsl #2
    1650:	00000102 	andeq	r0, r0, r2, lsl #2
    1654:	107d0002 	rsbsne	r0, sp, r2
    1658:	00000102 	andeq	r0, r0, r2, lsl #2
    165c:	0000011c 	andeq	r0, r0, ip, lsl r1
    1660:	10770002 	rsbsne	r0, r7, r2
	...
    166c:	0000011c 	andeq	r0, r0, ip, lsl r1
    1670:	0000011e 	andeq	r0, r0, lr, lsl r1
    1674:	007d0002 	rsbseq	r0, sp, r2
    1678:	0000011e 	andeq	r0, r0, lr, lsl r1
    167c:	00000120 	andeq	r0, r0, r0, lsr #2
    1680:	047d0002 	ldrbteq	r0, [sp], #-2
    1684:	00000120 	andeq	r0, r0, r0, lsr #2
    1688:	00000134 	andeq	r0, r0, r4, lsr r1
    168c:	04770002 	ldrbteq	r0, [r7], #-2
	...
    1698:	00000134 	andeq	r0, r0, r4, lsr r1
    169c:	00000136 	andeq	r0, r0, r6, lsr r1
    16a0:	007d0002 	rsbseq	r0, sp, r2
    16a4:	00000136 	andeq	r0, r0, r6, lsr r1
    16a8:	00000138 	andeq	r0, r0, r8, lsr r1
    16ac:	047d0002 	ldrbteq	r0, [sp], #-2
    16b0:	00000138 	andeq	r0, r0, r8, lsr r1
    16b4:	0000014c 	andeq	r0, r0, ip, asr #2
    16b8:	04770002 	ldrbteq	r0, [r7], #-2
	...
    16c4:	0000014c 	andeq	r0, r0, ip, asr #2
    16c8:	0000014e 	andeq	r0, r0, lr, asr #2
    16cc:	007d0002 	rsbseq	r0, sp, r2
    16d0:	0000014e 	andeq	r0, r0, lr, asr #2
    16d4:	00000150 	andeq	r0, r0, r0, asr r1
    16d8:	047d0002 	ldrbteq	r0, [sp], #-2
    16dc:	00000150 	andeq	r0, r0, r0, asr r1
    16e0:	00000152 	andeq	r0, r0, r2, asr r1
    16e4:	107d0002 	rsbsne	r0, sp, r2
    16e8:	00000152 	andeq	r0, r0, r2, asr r1
    16ec:	0000016c 	andeq	r0, r0, ip, ror #2
    16f0:	10770002 	rsbsne	r0, r7, r2
	...
    16fc:	0000016c 	andeq	r0, r0, ip, ror #2
    1700:	0000016e 	andeq	r0, r0, lr, ror #2
    1704:	007d0002 	rsbseq	r0, sp, r2
    1708:	0000016e 	andeq	r0, r0, lr, ror #2
    170c:	00000170 	andeq	r0, r0, r0, ror r1
    1710:	047d0002 	ldrbteq	r0, [sp], #-2
    1714:	00000170 	andeq	r0, r0, r0, ror r1
    1718:	00000172 	andeq	r0, r0, r2, ror r1
    171c:	207d0002 	rsbscs	r0, sp, r2
    1720:	00000172 	andeq	r0, r0, r2, ror r1
    1724:	000001e8 	andeq	r0, r0, r8, ror #3
    1728:	20770002 	rsbscs	r0, r7, r2
	...
    1734:	000001e8 	andeq	r0, r0, r8, ror #3
    1738:	000001ea 	andeq	r0, r0, sl, ror #3
    173c:	007d0002 	rsbseq	r0, sp, r2
    1740:	000001ea 	andeq	r0, r0, sl, ror #3
    1744:	000001ec 	andeq	r0, r0, ip, ror #3
    1748:	047d0002 	ldrbteq	r0, [sp], #-2
    174c:	000001ec 	andeq	r0, r0, ip, ror #3
    1750:	000001ee 	andeq	r0, r0, lr, ror #3
    1754:	187d0002 	ldmdane	sp!, {r1}^
    1758:	000001ee 	andeq	r0, r0, lr, ror #3
    175c:	00000228 	andeq	r0, r0, r8, lsr #4
    1760:	18770002 	ldmdane	r7!, {r1}^
	...
    176c:	00000228 	andeq	r0, r0, r8, lsr #4
    1770:	0000022a 	andeq	r0, r0, sl, lsr #4
    1774:	007d0002 	rsbseq	r0, sp, r2
    1778:	0000022a 	andeq	r0, r0, sl, lsr #4
    177c:	0000022c 	andeq	r0, r0, ip, lsr #4
    1780:	047d0002 	ldrbteq	r0, [sp], #-2
    1784:	0000022c 	andeq	r0, r0, ip, lsr #4
    1788:	0000022e 	andeq	r0, r0, lr, lsr #4
    178c:	187d0002 	ldmdane	sp!, {r1}^
    1790:	0000022e 	andeq	r0, r0, lr, lsr #4
    1794:	0000027c 	andeq	r0, r0, ip, ror r2
    1798:	18770002 	ldmdane	r7!, {r1}^
	...
    17a4:	0000027c 	andeq	r0, r0, ip, ror r2
    17a8:	0000027e 	andeq	r0, r0, lr, ror r2
    17ac:	007d0002 	rsbseq	r0, sp, r2
    17b0:	0000027e 	andeq	r0, r0, lr, ror r2
    17b4:	00000280 	andeq	r0, r0, r0, lsl #5
    17b8:	047d0002 	ldrbteq	r0, [sp], #-2
    17bc:	00000280 	andeq	r0, r0, r0, lsl #5
    17c0:	00000282 	andeq	r0, r0, r2, lsl #5
    17c4:	187d0002 	ldmdane	sp!, {r1}^
    17c8:	00000282 	andeq	r0, r0, r2, lsl #5
    17cc:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
    17d0:	18770002 	ldmdane	r7!, {r1}^
	...
    17e0:	00000002 	andeq	r0, r0, r2
    17e4:	007d0002 	rsbseq	r0, sp, r2
    17e8:	00000002 	andeq	r0, r0, r2
    17ec:	00000004 	andeq	r0, r0, r4
    17f0:	047d0002 	ldrbteq	r0, [sp], #-2
    17f4:	00000004 	andeq	r0, r0, r4
    17f8:	00000018 	andeq	r0, r0, r8, lsl r0
    17fc:	04770002 	ldrbteq	r0, [r7], #-2
	...
    1808:	00000018 	andeq	r0, r0, r8, lsl r0
    180c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1810:	007d0002 	rsbseq	r0, sp, r2
    1814:	0000001a 	andeq	r0, r0, sl, lsl r0
    1818:	0000001c 	andeq	r0, r0, ip, lsl r0
    181c:	047d0002 	ldrbteq	r0, [sp], #-2
    1820:	0000001c 	andeq	r0, r0, ip, lsl r0
    1824:	0000001e 	andeq	r0, r0, lr, lsl r0
    1828:	107d0002 	rsbsne	r0, sp, r2
    182c:	0000001e 	andeq	r0, r0, lr, lsl r0
    1830:	0000003c 	andeq	r0, r0, ip, lsr r0
    1834:	10770002 	rsbsne	r0, r7, r2
	...
    1840:	0000003c 	andeq	r0, r0, ip, lsr r0
    1844:	0000003e 	andeq	r0, r0, lr, lsr r0
    1848:	007d0002 	rsbseq	r0, sp, r2
    184c:	0000003e 	andeq	r0, r0, lr, lsr r0
    1850:	00000040 	andeq	r0, r0, r0, asr #32
    1854:	047d0002 	ldrbteq	r0, [sp], #-2
    1858:	00000040 	andeq	r0, r0, r0, asr #32
    185c:	00000042 	andeq	r0, r0, r2, asr #32
    1860:	187d0002 	ldmdane	sp!, {r1}^
    1864:	00000042 	andeq	r0, r0, r2, asr #32
    1868:	00000088 	andeq	r0, r0, r8, lsl #1
    186c:	18770002 	ldmdane	r7!, {r1}^
	...
    1878:	00000088 	andeq	r0, r0, r8, lsl #1
    187c:	0000008a 	andeq	r0, r0, sl, lsl #1
    1880:	007d0002 	rsbseq	r0, sp, r2
    1884:	0000008a 	andeq	r0, r0, sl, lsl #1
    1888:	0000008c 	andeq	r0, r0, ip, lsl #1
    188c:	047d0002 	ldrbteq	r0, [sp], #-2
    1890:	0000008c 	andeq	r0, r0, ip, lsl #1
    1894:	0000009c 	muleq	r0, ip, r0
    1898:	04770002 	ldrbteq	r0, [r7], #-2
	...
    18a4:	0000009c 	muleq	r0, ip, r0
    18a8:	0000009e 	muleq	r0, lr, r0
    18ac:	007d0002 	rsbseq	r0, sp, r2
    18b0:	0000009e 	muleq	r0, lr, r0
    18b4:	000000a0 	andeq	r0, r0, r0, lsr #1
    18b8:	047d0002 	ldrbteq	r0, [sp], #-2
    18bc:	000000a0 	andeq	r0, r0, r0, lsr #1
    18c0:	000000a2 	andeq	r0, r0, r2, lsr #1
    18c4:	107d0002 	rsbsne	r0, sp, r2
    18c8:	000000a2 	andeq	r0, r0, r2, lsr #1
    18cc:	000000bc 	strheq	r0, [r0], -ip
    18d0:	10770002 	rsbsne	r0, r7, r2
	...
    18dc:	000000bc 	strheq	r0, [r0], -ip
    18e0:	000000be 	strheq	r0, [r0], -lr
    18e4:	007d0002 	rsbseq	r0, sp, r2
    18e8:	000000be 	strheq	r0, [r0], -lr
    18ec:	000000c0 	andeq	r0, r0, r0, asr #1
    18f0:	047d0002 	ldrbteq	r0, [sp], #-2
    18f4:	000000c0 	andeq	r0, r0, r0, asr #1
    18f8:	000000d4 	ldrdeq	r0, [r0], -r4
    18fc:	04770002 	ldrbteq	r0, [r7], #-2
	...
    190c:	00000002 	andeq	r0, r0, r2
    1910:	007d0002 	rsbseq	r0, sp, r2
    1914:	00000002 	andeq	r0, r0, r2
    1918:	00000004 	andeq	r0, r0, r4
    191c:	087d0002 	ldmdaeq	sp!, {r1}^
    1920:	00000004 	andeq	r0, r0, r4
    1924:	0000001e 	andeq	r0, r0, lr, lsl r0
    1928:	08770002 	ldmdaeq	r7!, {r1}^
	...
    1934:	00000020 	andeq	r0, r0, r0, lsr #32
    1938:	00000022 	andeq	r0, r0, r2, lsr #32
    193c:	007d0002 	rsbseq	r0, sp, r2
    1940:	00000022 	andeq	r0, r0, r2, lsr #32
    1944:	00000024 	andeq	r0, r0, r4, lsr #32
    1948:	047d0002 	ldrbteq	r0, [sp], #-2
    194c:	00000024 	andeq	r0, r0, r4, lsr #32
    1950:	00000026 	andeq	r0, r0, r6, lsr #32
    1954:	187d0002 	ldmdane	sp!, {r1}^
    1958:	00000026 	andeq	r0, r0, r6, lsr #32
    195c:	0000008c 	andeq	r0, r0, ip, lsl #1
    1960:	18770002 	ldmdane	r7!, {r1}^
	...
    196c:	0000008c 	andeq	r0, r0, ip, lsl #1
    1970:	0000008e 	andeq	r0, r0, lr, lsl #1
    1974:	007d0002 	rsbseq	r0, sp, r2
    1978:	0000008e 	andeq	r0, r0, lr, lsl #1
    197c:	00000090 	muleq	r0, r0, r0
    1980:	047d0002 	ldrbteq	r0, [sp], #-2
    1984:	00000090 	muleq	r0, r0, r0
    1988:	00000092 	muleq	r0, r2, r0
    198c:	107d0002 	rsbsne	r0, sp, r2
    1990:	00000092 	muleq	r0, r2, r0
    1994:	000000be 	strheq	r0, [r0], -lr
    1998:	10770002 	rsbsne	r0, r7, r2
	...
    19a4:	000000c0 	andeq	r0, r0, r0, asr #1
    19a8:	000000c2 	andeq	r0, r0, r2, asr #1
    19ac:	007d0002 	rsbseq	r0, sp, r2
    19b0:	000000c2 	andeq	r0, r0, r2, asr #1
    19b4:	000000c4 	andeq	r0, r0, r4, asr #1
    19b8:	047d0002 	ldrbteq	r0, [sp], #-2
    19bc:	000000c4 	andeq	r0, r0, r4, asr #1
    19c0:	000000c6 	andeq	r0, r0, r6, asr #1
    19c4:	107d0002 	rsbsne	r0, sp, r2
    19c8:	000000c6 	andeq	r0, r0, r6, asr #1
    19cc:	00000110 	andeq	r0, r0, r0, lsl r1
    19d0:	10770002 	rsbsne	r0, r7, r2
	...
    19dc:	00000110 	andeq	r0, r0, r0, lsl r1
    19e0:	00000112 	andeq	r0, r0, r2, lsl r1
    19e4:	007d0002 	rsbseq	r0, sp, r2
    19e8:	00000112 	andeq	r0, r0, r2, lsl r1
    19ec:	00000114 	andeq	r0, r0, r4, lsl r1
    19f0:	047d0002 	ldrbteq	r0, [sp], #-2
    19f4:	00000114 	andeq	r0, r0, r4, lsl r1
    19f8:	00000116 	andeq	r0, r0, r6, lsl r1
    19fc:	107d0002 	rsbsne	r0, sp, r2
    1a00:	00000116 	andeq	r0, r0, r6, lsl r1
    1a04:	00000160 	andeq	r0, r0, r0, ror #2
    1a08:	10770002 	rsbsne	r0, r7, r2
	...
    1a14:	00000160 	andeq	r0, r0, r0, ror #2
    1a18:	00000162 	andeq	r0, r0, r2, ror #2
    1a1c:	007d0002 	rsbseq	r0, sp, r2
    1a20:	00000162 	andeq	r0, r0, r2, ror #2
    1a24:	00000164 	andeq	r0, r0, r4, ror #2
    1a28:	047d0002 	ldrbteq	r0, [sp], #-2
    1a2c:	00000164 	andeq	r0, r0, r4, ror #2
    1a30:	00000166 	andeq	r0, r0, r6, ror #2
    1a34:	107d0002 	rsbsne	r0, sp, r2
    1a38:	00000166 	andeq	r0, r0, r6, ror #2
    1a3c:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    1a40:	10770002 	rsbsne	r0, r7, r2
	...
    1a4c:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    1a50:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
    1a54:	007d0002 	rsbseq	r0, sp, r2
    1a58:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
    1a5c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    1a60:	047d0002 	ldrbteq	r0, [sp], #-2
    1a64:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    1a68:	000001be 			; <UNDEFINED> instruction: 0x000001be
    1a6c:	107d0002 	rsbsne	r0, sp, r2
    1a70:	000001be 			; <UNDEFINED> instruction: 0x000001be
    1a74:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1a78:	10770002 	rsbsne	r0, r7, r2
	...
    1a84:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1a88:	000001f2 	strdeq	r0, [r0], -r2
    1a8c:	007d0002 	rsbseq	r0, sp, r2
    1a90:	000001f2 	strdeq	r0, [r0], -r2
    1a94:	000001f4 	strdeq	r0, [r0], -r4
    1a98:	047d0002 	ldrbteq	r0, [sp], #-2
    1a9c:	000001f4 	strdeq	r0, [r0], -r4
    1aa0:	000001f6 	strdeq	r0, [r0], -r6
    1aa4:	187d0002 	ldmdane	sp!, {r1}^
    1aa8:	000001f6 	strdeq	r0, [r0], -r6
    1aac:	0000023c 	andeq	r0, r0, ip, lsr r2
    1ab0:	18770002 	ldmdane	r7!, {r1}^
	...
    1abc:	0000023c 	andeq	r0, r0, ip, lsr r2
    1ac0:	0000023e 	andeq	r0, r0, lr, lsr r2
    1ac4:	007d0002 	rsbseq	r0, sp, r2
    1ac8:	0000023e 	andeq	r0, r0, lr, lsr r2
    1acc:	00000240 	andeq	r0, r0, r0, asr #4
    1ad0:	047d0002 	ldrbteq	r0, [sp], #-2
    1ad4:	00000240 	andeq	r0, r0, r0, asr #4
    1ad8:	00000242 	andeq	r0, r0, r2, asr #4
    1adc:	187d0002 	ldmdane	sp!, {r1}^
    1ae0:	00000242 	andeq	r0, r0, r2, asr #4
    1ae4:	00000274 	andeq	r0, r0, r4, ror r2
    1ae8:	18770002 	ldmdane	r7!, {r1}^
	...
    1af4:	00000274 	andeq	r0, r0, r4, ror r2
    1af8:	00000276 	andeq	r0, r0, r6, ror r2
    1afc:	007d0002 	rsbseq	r0, sp, r2
    1b00:	00000276 	andeq	r0, r0, r6, ror r2
    1b04:	00000278 	andeq	r0, r0, r8, ror r2
    1b08:	047d0002 	ldrbteq	r0, [sp], #-2
    1b0c:	00000278 	andeq	r0, r0, r8, ror r2
    1b10:	0000027a 	andeq	r0, r0, sl, ror r2
    1b14:	187d0002 	ldmdane	sp!, {r1}^
    1b18:	0000027a 	andeq	r0, r0, sl, ror r2
    1b1c:	000002ac 	andeq	r0, r0, ip, lsr #5
    1b20:	18770002 	ldmdane	r7!, {r1}^
	...
    1b2c:	000002ac 	andeq	r0, r0, ip, lsr #5
    1b30:	000002ae 	andeq	r0, r0, lr, lsr #5
    1b34:	007d0002 	rsbseq	r0, sp, r2
    1b38:	000002ae 	andeq	r0, r0, lr, lsr #5
    1b3c:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    1b40:	047d0002 	ldrbteq	r0, [sp], #-2
    1b44:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    1b48:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    1b4c:	187d0002 	ldmdane	sp!, {r1}^
    1b50:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    1b54:	0000030c 	andeq	r0, r0, ip, lsl #6
    1b58:	18770002 	ldmdane	r7!, {r1}^
	...
    1b64:	0000030c 	andeq	r0, r0, ip, lsl #6
    1b68:	0000030e 	andeq	r0, r0, lr, lsl #6
    1b6c:	007d0002 	rsbseq	r0, sp, r2
    1b70:	0000030e 	andeq	r0, r0, lr, lsl #6
    1b74:	00000310 	andeq	r0, r0, r0, lsl r3
    1b78:	047d0002 	ldrbteq	r0, [sp], #-2
    1b7c:	00000310 	andeq	r0, r0, r0, lsl r3
    1b80:	00000312 	andeq	r0, r0, r2, lsl r3
    1b84:	187d0002 	ldmdane	sp!, {r1}^
    1b88:	00000312 	andeq	r0, r0, r2, lsl r3
    1b8c:	00000344 	andeq	r0, r0, r4, asr #6
    1b90:	18770002 	ldmdane	r7!, {r1}^
	...
    1ba0:	00000002 	andeq	r0, r0, r2
    1ba4:	007d0002 	rsbseq	r0, sp, r2
    1ba8:	00000002 	andeq	r0, r0, r2
    1bac:	00000004 	andeq	r0, r0, r4
    1bb0:	047d0002 	ldrbteq	r0, [sp], #-2
    1bb4:	00000004 	andeq	r0, r0, r4
    1bb8:	00000018 	andeq	r0, r0, r8, lsl r0
    1bbc:	04770002 	ldrbteq	r0, [r7], #-2
	...
    1bc8:	00000018 	andeq	r0, r0, r8, lsl r0
    1bcc:	0000001a 	andeq	r0, r0, sl, lsl r0
    1bd0:	007d0002 	rsbseq	r0, sp, r2
    1bd4:	0000001a 	andeq	r0, r0, sl, lsl r0
    1bd8:	0000001c 	andeq	r0, r0, ip, lsl r0
    1bdc:	047d0002 	ldrbteq	r0, [sp], #-2
    1be0:	0000001c 	andeq	r0, r0, ip, lsl r0
    1be4:	00000034 	andeq	r0, r0, r4, lsr r0
    1be8:	04770002 	ldrbteq	r0, [r7], #-2
	...
    1bf4:	00000034 	andeq	r0, r0, r4, lsr r0
    1bf8:	00000036 	andeq	r0, r0, r6, lsr r0
    1bfc:	007d0002 	rsbseq	r0, sp, r2
    1c00:	00000036 	andeq	r0, r0, r6, lsr r0
    1c04:	00000038 	andeq	r0, r0, r8, lsr r0
    1c08:	047d0002 	ldrbteq	r0, [sp], #-2
    1c0c:	00000038 	andeq	r0, r0, r8, lsr r0
    1c10:	0000003a 	andeq	r0, r0, sl, lsr r0
    1c14:	107d0002 	rsbsne	r0, sp, r2
    1c18:	0000003a 	andeq	r0, r0, sl, lsr r0
    1c1c:	00000074 	andeq	r0, r0, r4, ror r0
    1c20:	10770002 	rsbsne	r0, r7, r2
	...
    1c30:	00000002 	andeq	r0, r0, r2
    1c34:	007d0002 	rsbseq	r0, sp, r2
    1c38:	00000002 	andeq	r0, r0, r2
    1c3c:	00000004 	andeq	r0, r0, r4
    1c40:	047d0002 	ldrbteq	r0, [sp], #-2
    1c44:	00000004 	andeq	r0, r0, r4
    1c48:	00000006 	andeq	r0, r0, r6
    1c4c:	107d0002 	rsbsne	r0, sp, r2
    1c50:	00000006 	andeq	r0, r0, r6
    1c54:	00000180 	andeq	r0, r0, r0, lsl #3
    1c58:	10770002 	rsbsne	r0, r7, r2
	...
    1c64:	00000180 	andeq	r0, r0, r0, lsl #3
    1c68:	00000182 	andeq	r0, r0, r2, lsl #3
    1c6c:	007d0002 	rsbseq	r0, sp, r2
    1c70:	00000182 	andeq	r0, r0, r2, lsl #3
    1c74:	00000184 	andeq	r0, r0, r4, lsl #3
    1c78:	047d0002 	ldrbteq	r0, [sp], #-2
    1c7c:	00000184 	andeq	r0, r0, r4, lsl #3
    1c80:	00000186 	andeq	r0, r0, r6, lsl #3
    1c84:	187d0002 	ldmdane	sp!, {r1}^
    1c88:	00000186 	andeq	r0, r0, r6, lsl #3
    1c8c:	000001fe 	strdeq	r0, [r0], -lr
    1c90:	18770002 	ldmdane	r7!, {r1}^
	...
    1c9c:	00000200 	andeq	r0, r0, r0, lsl #4
    1ca0:	00000202 	andeq	r0, r0, r2, lsl #4
    1ca4:	007d0002 	rsbseq	r0, sp, r2
    1ca8:	00000202 	andeq	r0, r0, r2, lsl #4
    1cac:	00000204 	andeq	r0, r0, r4, lsl #4
    1cb0:	047d0002 	ldrbteq	r0, [sp], #-2
    1cb4:	00000204 	andeq	r0, r0, r4, lsl #4
    1cb8:	00000206 	andeq	r0, r0, r6, lsl #4
    1cbc:	107d0002 	rsbsne	r0, sp, r2
    1cc0:	00000206 	andeq	r0, r0, r6, lsl #4
    1cc4:	0000026a 	andeq	r0, r0, sl, ror #4
    1cc8:	10770002 	rsbsne	r0, r7, r2
	...
    1cd4:	0000026c 	andeq	r0, r0, ip, ror #4
    1cd8:	0000026e 	andeq	r0, r0, lr, ror #4
    1cdc:	007d0002 	rsbseq	r0, sp, r2
    1ce0:	0000026e 	andeq	r0, r0, lr, ror #4
    1ce4:	00000270 	andeq	r0, r0, r0, ror r2
    1ce8:	047d0002 	ldrbteq	r0, [sp], #-2
    1cec:	00000270 	andeq	r0, r0, r0, ror r2
    1cf0:	00000272 	andeq	r0, r0, r2, ror r2
    1cf4:	107d0002 	rsbsne	r0, sp, r2
    1cf8:	00000272 	andeq	r0, r0, r2, ror r2
    1cfc:	000002a4 	andeq	r0, r0, r4, lsr #5
    1d00:	10770002 	rsbsne	r0, r7, r2
	...
    1d0c:	000002a4 	andeq	r0, r0, r4, lsr #5
    1d10:	000002a6 	andeq	r0, r0, r6, lsr #5
    1d14:	007d0002 	rsbseq	r0, sp, r2
    1d18:	000002a6 	andeq	r0, r0, r6, lsr #5
    1d1c:	000002a8 	andeq	r0, r0, r8, lsr #5
    1d20:	047d0002 	ldrbteq	r0, [sp], #-2
    1d24:	000002a8 	andeq	r0, r0, r8, lsr #5
    1d28:	000002aa 	andeq	r0, r0, sl, lsr #5
    1d2c:	187d0002 	ldmdane	sp!, {r1}^
    1d30:	000002aa 	andeq	r0, r0, sl, lsr #5
    1d34:	000002e0 	andeq	r0, r0, r0, ror #5
    1d38:	18770002 	ldmdane	r7!, {r1}^
	...
    1d44:	000002e0 	andeq	r0, r0, r0, ror #5
    1d48:	000002e2 	andeq	r0, r0, r2, ror #5
    1d4c:	007d0002 	rsbseq	r0, sp, r2
    1d50:	000002e2 	andeq	r0, r0, r2, ror #5
    1d54:	000002e4 	andeq	r0, r0, r4, ror #5
    1d58:	047d0002 	ldrbteq	r0, [sp], #-2
    1d5c:	000002e4 	andeq	r0, r0, r4, ror #5
    1d60:	000002e6 	andeq	r0, r0, r6, ror #5
    1d64:	107d0002 	rsbsne	r0, sp, r2
    1d68:	000002e6 	andeq	r0, r0, r6, ror #5
    1d6c:	000002fc 	strdeq	r0, [r0], -ip
    1d70:	10770002 	rsbsne	r0, r7, r2
	...
    1d7c:	000002fc 	strdeq	r0, [r0], -ip
    1d80:	000002fe 	strdeq	r0, [r0], -lr
    1d84:	007d0002 	rsbseq	r0, sp, r2
    1d88:	000002fe 	strdeq	r0, [r0], -lr
    1d8c:	00000300 	andeq	r0, r0, r0, lsl #6
    1d90:	047d0002 	ldrbteq	r0, [sp], #-2
    1d94:	00000300 	andeq	r0, r0, r0, lsl #6
    1d98:	00000302 	andeq	r0, r0, r2, lsl #6
    1d9c:	107d0002 	rsbsne	r0, sp, r2
    1da0:	00000302 	andeq	r0, r0, r2, lsl #6
    1da4:	00000316 	andeq	r0, r0, r6, lsl r3
    1da8:	10770002 	rsbsne	r0, r7, r2
	...
    1db4:	00000318 	andeq	r0, r0, r8, lsl r3
    1db8:	0000031a 	andeq	r0, r0, sl, lsl r3
    1dbc:	007d0002 	rsbseq	r0, sp, r2
    1dc0:	0000031a 	andeq	r0, r0, sl, lsl r3
    1dc4:	0000031c 	andeq	r0, r0, ip, lsl r3
    1dc8:	047d0002 	ldrbteq	r0, [sp], #-2
    1dcc:	0000031c 	andeq	r0, r0, ip, lsl r3
    1dd0:	0000031e 	andeq	r0, r0, lr, lsl r3
    1dd4:	187d0002 	ldmdane	sp!, {r1}^
    1dd8:	0000031e 	andeq	r0, r0, lr, lsl r3
    1ddc:	00000374 	andeq	r0, r0, r4, ror r3
    1de0:	18770002 	ldmdane	r7!, {r1}^
	...
    1dec:	00000374 	andeq	r0, r0, r4, ror r3
    1df0:	00000376 	andeq	r0, r0, r6, ror r3
    1df4:	007d0002 	rsbseq	r0, sp, r2
    1df8:	00000376 	andeq	r0, r0, r6, ror r3
    1dfc:	00000378 	andeq	r0, r0, r8, ror r3
    1e00:	047d0002 	ldrbteq	r0, [sp], #-2
    1e04:	00000378 	andeq	r0, r0, r8, ror r3
    1e08:	0000037a 	andeq	r0, r0, sl, ror r3
    1e0c:	107d0002 	rsbsne	r0, sp, r2
    1e10:	0000037a 	andeq	r0, r0, sl, ror r3
    1e14:	000003a8 	andeq	r0, r0, r8, lsr #7
    1e18:	10770002 	rsbsne	r0, r7, r2
	...
    1e24:	000003a8 	andeq	r0, r0, r8, lsr #7
    1e28:	000003aa 	andeq	r0, r0, sl, lsr #7
    1e2c:	007d0002 	rsbseq	r0, sp, r2
    1e30:	000003aa 	andeq	r0, r0, sl, lsr #7
    1e34:	000003ac 	andeq	r0, r0, ip, lsr #7
    1e38:	047d0002 	ldrbteq	r0, [sp], #-2
    1e3c:	000003ac 	andeq	r0, r0, ip, lsr #7
    1e40:	000003ae 	andeq	r0, r0, lr, lsr #7
    1e44:	187d0002 	ldmdane	sp!, {r1}^
    1e48:	000003ae 	andeq	r0, r0, lr, lsr #7
    1e4c:	00000404 	andeq	r0, r0, r4, lsl #8
    1e50:	18770002 	ldmdane	r7!, {r1}^
	...
    1e5c:	00000404 	andeq	r0, r0, r4, lsl #8
    1e60:	00000406 	andeq	r0, r0, r6, lsl #8
    1e64:	007d0002 	rsbseq	r0, sp, r2
    1e68:	00000406 	andeq	r0, r0, r6, lsl #8
    1e6c:	00000408 	andeq	r0, r0, r8, lsl #8
    1e70:	047d0002 	ldrbteq	r0, [sp], #-2
    1e74:	00000408 	andeq	r0, r0, r8, lsl #8
    1e78:	0000040a 	andeq	r0, r0, sl, lsl #8
    1e7c:	107d0002 	rsbsne	r0, sp, r2
    1e80:	0000040a 	andeq	r0, r0, sl, lsl #8
    1e84:	00000438 	andeq	r0, r0, r8, lsr r4
    1e88:	10770002 	rsbsne	r0, r7, r2
	...
    1e98:	00000002 	andeq	r0, r0, r2
    1e9c:	007d0002 	rsbseq	r0, sp, r2
    1ea0:	00000002 	andeq	r0, r0, r2
    1ea4:	00000004 	andeq	r0, r0, r4
    1ea8:	047d0002 	ldrbteq	r0, [sp], #-2
    1eac:	00000004 	andeq	r0, r0, r4
    1eb0:	00000038 	andeq	r0, r0, r8, lsr r0
    1eb4:	04770002 	ldrbteq	r0, [r7], #-2
	...
    1ec0:	00000038 	andeq	r0, r0, r8, lsr r0
    1ec4:	0000003a 	andeq	r0, r0, sl, lsr r0
    1ec8:	007d0002 	rsbseq	r0, sp, r2
    1ecc:	0000003a 	andeq	r0, r0, sl, lsr r0
    1ed0:	0000003c 	andeq	r0, r0, ip, lsr r0
    1ed4:	047d0002 	ldrbteq	r0, [sp], #-2
    1ed8:	0000003c 	andeq	r0, r0, ip, lsr r0
    1edc:	0000003e 	andeq	r0, r0, lr, lsr r0
    1ee0:	187d0002 	ldmdane	sp!, {r1}^
    1ee4:	0000003e 	andeq	r0, r0, lr, lsr r0
    1ee8:	00000120 	andeq	r0, r0, r0, lsr #2
    1eec:	18770002 	ldmdane	r7!, {r1}^
	...
    1ef8:	00000120 	andeq	r0, r0, r0, lsr #2
    1efc:	00000122 	andeq	r0, r0, r2, lsr #2
    1f00:	007d0002 	rsbseq	r0, sp, r2
    1f04:	00000122 	andeq	r0, r0, r2, lsr #2
    1f08:	00000124 	andeq	r0, r0, r4, lsr #2
    1f0c:	047d0002 	ldrbteq	r0, [sp], #-2
    1f10:	00000124 	andeq	r0, r0, r4, lsr #2
    1f14:	00000126 	andeq	r0, r0, r6, lsr #2
    1f18:	107d0002 	rsbsne	r0, sp, r2
    1f1c:	00000126 	andeq	r0, r0, r6, lsr #2
    1f20:	00000152 	andeq	r0, r0, r2, asr r1
    1f24:	10770002 	rsbsne	r0, r7, r2
	...
    1f30:	00000154 	andeq	r0, r0, r4, asr r1
    1f34:	00000156 	andeq	r0, r0, r6, asr r1
    1f38:	007d0002 	rsbseq	r0, sp, r2
    1f3c:	00000156 	andeq	r0, r0, r6, asr r1
    1f40:	00000158 	andeq	r0, r0, r8, asr r1
    1f44:	047d0002 	ldrbteq	r0, [sp], #-2
    1f48:	00000158 	andeq	r0, r0, r8, asr r1
    1f4c:	0000015a 	andeq	r0, r0, sl, asr r1
    1f50:	107d0002 	rsbsne	r0, sp, r2
    1f54:	0000015a 	andeq	r0, r0, sl, asr r1
    1f58:	00000178 	andeq	r0, r0, r8, ror r1
    1f5c:	10770002 	rsbsne	r0, r7, r2
	...
    1f68:	00000178 	andeq	r0, r0, r8, ror r1
    1f6c:	0000017a 	andeq	r0, r0, sl, ror r1
    1f70:	007d0002 	rsbseq	r0, sp, r2
    1f74:	0000017a 	andeq	r0, r0, sl, ror r1
    1f78:	0000017c 	andeq	r0, r0, ip, ror r1
    1f7c:	047d0002 	ldrbteq	r0, [sp], #-2
    1f80:	0000017c 	andeq	r0, r0, ip, ror r1
    1f84:	0000017e 	andeq	r0, r0, lr, ror r1
    1f88:	187d0002 	ldmdane	sp!, {r1}^
    1f8c:	0000017e 	andeq	r0, r0, lr, ror r1
    1f90:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    1f94:	18770002 	ldmdane	r7!, {r1}^
	...
    1fa0:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    1fa4:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
    1fa8:	007d0002 	rsbseq	r0, sp, r2
    1fac:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
    1fb0:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    1fb4:	047d0002 	ldrbteq	r0, [sp], #-2
    1fb8:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    1fbc:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
    1fc0:	107d0002 	rsbsne	r0, sp, r2
    1fc4:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
    1fc8:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1fcc:	10770002 	rsbsne	r0, r7, r2
	...
    1fd8:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1fdc:	000001d2 	ldrdeq	r0, [r0], -r2
    1fe0:	007d0002 	rsbseq	r0, sp, r2
    1fe4:	000001d2 	ldrdeq	r0, [r0], -r2
    1fe8:	000001d4 	ldrdeq	r0, [r0], -r4
    1fec:	047d0002 	ldrbteq	r0, [sp], #-2
    1ff0:	000001d4 	ldrdeq	r0, [r0], -r4
    1ff4:	000001d6 	ldrdeq	r0, [r0], -r6
    1ff8:	187d0002 	ldmdane	sp!, {r1}^
    1ffc:	000001d6 	ldrdeq	r0, [r0], -r6
    2000:	00000220 	andeq	r0, r0, r0, lsr #4
    2004:	18770002 	ldmdane	r7!, {r1}^
	...
    2010:	00000220 	andeq	r0, r0, r0, lsr #4
    2014:	00000222 	andeq	r0, r0, r2, lsr #4
    2018:	007d0002 	rsbseq	r0, sp, r2
    201c:	00000222 	andeq	r0, r0, r2, lsr #4
    2020:	00000224 	andeq	r0, r0, r4, lsr #4
    2024:	047d0002 	ldrbteq	r0, [sp], #-2
    2028:	00000224 	andeq	r0, r0, r4, lsr #4
    202c:	00000226 	andeq	r0, r0, r6, lsr #4
    2030:	107d0002 	rsbsne	r0, sp, r2
    2034:	00000226 	andeq	r0, r0, r6, lsr #4
    2038:	0000023c 	andeq	r0, r0, ip, lsr r2
    203c:	10770002 	rsbsne	r0, r7, r2
	...
    204c:	00000002 	andeq	r0, r0, r2
    2050:	007d0002 	rsbseq	r0, sp, r2
    2054:	00000002 	andeq	r0, r0, r2
    2058:	00000004 	andeq	r0, r0, r4
    205c:	047d0002 	ldrbteq	r0, [sp], #-2
    2060:	00000004 	andeq	r0, r0, r4
    2064:	00000006 	andeq	r0, r0, r6
    2068:	187d0002 	ldmdane	sp!, {r1}^
    206c:	00000006 	andeq	r0, r0, r6
    2070:	00000038 	andeq	r0, r0, r8, lsr r0
    2074:	18770002 	ldmdane	r7!, {r1}^
	...
    2080:	00000038 	andeq	r0, r0, r8, lsr r0
    2084:	0000003a 	andeq	r0, r0, sl, lsr r0
    2088:	007d0002 	rsbseq	r0, sp, r2
    208c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2090:	0000003c 	andeq	r0, r0, ip, lsr r0
    2094:	047d0002 	ldrbteq	r0, [sp], #-2
    2098:	0000003c 	andeq	r0, r0, ip, lsr r0
    209c:	0000003e 	andeq	r0, r0, lr, lsr r0
    20a0:	107d0002 	rsbsne	r0, sp, r2
    20a4:	0000003e 	andeq	r0, r0, lr, lsr r0
    20a8:	00000068 	andeq	r0, r0, r8, rrx
    20ac:	10770002 	rsbsne	r0, r7, r2
	...
    20b8:	00000068 	andeq	r0, r0, r8, rrx
    20bc:	0000006a 	andeq	r0, r0, sl, rrx
    20c0:	007d0002 	rsbseq	r0, sp, r2
    20c4:	0000006a 	andeq	r0, r0, sl, rrx
    20c8:	0000006c 	andeq	r0, r0, ip, rrx
    20cc:	047d0002 	ldrbteq	r0, [sp], #-2
    20d0:	0000006c 	andeq	r0, r0, ip, rrx
    20d4:	0000006e 	andeq	r0, r0, lr, rrx
    20d8:	107d0002 	rsbsne	r0, sp, r2
    20dc:	0000006e 	andeq	r0, r0, lr, rrx
    20e0:	00000098 	muleq	r0, r8, r0
    20e4:	10770002 	rsbsne	r0, r7, r2
	...
    20f0:	00000098 	muleq	r0, r8, r0
    20f4:	0000009a 	muleq	r0, sl, r0
    20f8:	007d0002 	rsbseq	r0, sp, r2
    20fc:	0000009a 	muleq	r0, sl, r0
    2100:	0000009c 	muleq	r0, ip, r0
    2104:	047d0002 	ldrbteq	r0, [sp], #-2
    2108:	0000009c 	muleq	r0, ip, r0
    210c:	000000bc 	strheq	r0, [r0], -ip
    2110:	04770002 	ldrbteq	r0, [r7], #-2
	...
    211c:	000000bc 	strheq	r0, [r0], -ip
    2120:	000000be 	strheq	r0, [r0], -lr
    2124:	007d0002 	rsbseq	r0, sp, r2
    2128:	000000be 	strheq	r0, [r0], -lr
    212c:	000000c0 	andeq	r0, r0, r0, asr #1
    2130:	047d0002 	ldrbteq	r0, [sp], #-2
    2134:	000000c0 	andeq	r0, r0, r0, asr #1
    2138:	000000e0 	andeq	r0, r0, r0, ror #1
    213c:	04770002 	ldrbteq	r0, [r7], #-2
	...
    2148:	000000e0 	andeq	r0, r0, r0, ror #1
    214c:	000000e2 	andeq	r0, r0, r2, ror #1
    2150:	007d0002 	rsbseq	r0, sp, r2
    2154:	000000e2 	andeq	r0, r0, r2, ror #1
    2158:	000000e4 	andeq	r0, r0, r4, ror #1
    215c:	047d0002 	ldrbteq	r0, [sp], #-2
    2160:	000000e4 	andeq	r0, r0, r4, ror #1
    2164:	000000fc 	strdeq	r0, [r0], -ip
    2168:	04770002 	ldrbteq	r0, [r7], #-2
	...
    2174:	000000fc 	strdeq	r0, [r0], -ip
    2178:	000000fe 	strdeq	r0, [r0], -lr
    217c:	007d0002 	rsbseq	r0, sp, r2
    2180:	000000fe 	strdeq	r0, [r0], -lr
    2184:	00000100 	andeq	r0, r0, r0, lsl #2
    2188:	047d0002 	ldrbteq	r0, [sp], #-2
    218c:	00000100 	andeq	r0, r0, r0, lsl #2
    2190:	00000118 	andeq	r0, r0, r8, lsl r1
    2194:	04770002 	ldrbteq	r0, [r7], #-2
	...
    21a0:	00000118 	andeq	r0, r0, r8, lsl r1
    21a4:	0000011a 	andeq	r0, r0, sl, lsl r1
    21a8:	007d0002 	rsbseq	r0, sp, r2
    21ac:	0000011a 	andeq	r0, r0, sl, lsl r1
    21b0:	0000011c 	andeq	r0, r0, ip, lsl r1
    21b4:	087d0002 	ldmdaeq	sp!, {r1}^
    21b8:	0000011c 	andeq	r0, r0, ip, lsl r1
    21bc:	0000011e 	andeq	r0, r0, lr, lsl r1
    21c0:	187d0002 	ldmdane	sp!, {r1}^
    21c4:	0000011e 	andeq	r0, r0, lr, lsl r1
    21c8:	00000180 	andeq	r0, r0, r0, lsl #3
    21cc:	18770002 	ldmdane	r7!, {r1}^
	...
    21d8:	00000180 	andeq	r0, r0, r0, lsl #3
    21dc:	00000182 	andeq	r0, r0, r2, lsl #3
    21e0:	007d0002 	rsbseq	r0, sp, r2
    21e4:	00000182 	andeq	r0, r0, r2, lsl #3
    21e8:	00000184 	andeq	r0, r0, r4, lsl #3
    21ec:	087d0002 	ldmdaeq	sp!, {r1}^
    21f0:	00000184 	andeq	r0, r0, r4, lsl #3
    21f4:	00000186 	andeq	r0, r0, r6, lsl #3
    21f8:	107d0002 	rsbsne	r0, sp, r2
    21fc:	00000186 	andeq	r0, r0, r6, lsl #3
    2200:	000001e0 	andeq	r0, r0, r0, ror #3
    2204:	10770002 	rsbsne	r0, r7, r2
	...
    2210:	000001e0 	andeq	r0, r0, r0, ror #3
    2214:	000001e2 	andeq	r0, r0, r2, ror #3
    2218:	007d0002 	rsbseq	r0, sp, r2
    221c:	000001e2 	andeq	r0, r0, r2, ror #3
    2220:	000001e4 	andeq	r0, r0, r4, ror #3
    2224:	087d0002 	ldmdaeq	sp!, {r1}^
    2228:	000001e4 	andeq	r0, r0, r4, ror #3
    222c:	000001e6 	andeq	r0, r0, r6, ror #3
    2230:	107d0002 	rsbsne	r0, sp, r2
    2234:	000001e6 	andeq	r0, r0, r6, ror #3
    2238:	00000240 	andeq	r0, r0, r0, asr #4
    223c:	10770002 	rsbsne	r0, r7, r2
	...
    2248:	00000240 	andeq	r0, r0, r0, asr #4
    224c:	00000242 	andeq	r0, r0, r2, asr #4
    2250:	007d0002 	rsbseq	r0, sp, r2
    2254:	00000242 	andeq	r0, r0, r2, asr #4
    2258:	00000244 	andeq	r0, r0, r4, asr #4
    225c:	087d0002 	ldmdaeq	sp!, {r1}^
    2260:	00000244 	andeq	r0, r0, r4, asr #4
    2264:	00000246 	andeq	r0, r0, r6, asr #4
    2268:	107d0002 	rsbsne	r0, sp, r2
    226c:	00000246 	andeq	r0, r0, r6, asr #4
    2270:	0000031c 	andeq	r0, r0, ip, lsl r3
    2274:	10770002 	rsbsne	r0, r7, r2
	...
    2280:	0000031c 	andeq	r0, r0, ip, lsl r3
    2284:	0000031e 	andeq	r0, r0, lr, lsl r3
    2288:	007d0002 	rsbseq	r0, sp, r2
    228c:	0000031e 	andeq	r0, r0, lr, lsl r3
    2290:	00000320 	andeq	r0, r0, r0, lsr #6
    2294:	087d0002 	ldmdaeq	sp!, {r1}^
    2298:	00000320 	andeq	r0, r0, r0, lsr #6
    229c:	00000322 	andeq	r0, r0, r2, lsr #6
    22a0:	187d0002 	ldmdane	sp!, {r1}^
    22a4:	00000322 	andeq	r0, r0, r2, lsr #6
    22a8:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    22ac:	18770002 	ldmdane	r7!, {r1}^
	...
    22b8:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    22bc:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    22c0:	007d0002 	rsbseq	r0, sp, r2
    22c4:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    22c8:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
    22cc:	087d0002 	ldmdaeq	sp!, {r1}^
    22d0:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
    22d4:	000003be 			; <UNDEFINED> instruction: 0x000003be
    22d8:	187d0002 	ldmdane	sp!, {r1}^
    22dc:	000003be 			; <UNDEFINED> instruction: 0x000003be
    22e0:	00000418 	andeq	r0, r0, r8, lsl r4
    22e4:	18770002 	ldmdane	r7!, {r1}^
	...
    22f0:	00000418 	andeq	r0, r0, r8, lsl r4
    22f4:	0000041a 	andeq	r0, r0, sl, lsl r4
    22f8:	007d0002 	rsbseq	r0, sp, r2
    22fc:	0000041a 	andeq	r0, r0, sl, lsl r4
    2300:	0000041c 	andeq	r0, r0, ip, lsl r4
    2304:	087d0002 	ldmdaeq	sp!, {r1}^
    2308:	0000041c 	andeq	r0, r0, ip, lsl r4
    230c:	0000041e 	andeq	r0, r0, lr, lsl r4
    2310:	187d0002 	ldmdane	sp!, {r1}^
    2314:	0000041e 	andeq	r0, r0, lr, lsl r4
    2318:	00000494 	muleq	r0, r4, r4
    231c:	18770002 	ldmdane	r7!, {r1}^
	...
    2328:	00000494 	muleq	r0, r4, r4
    232c:	00000496 	muleq	r0, r6, r4
    2330:	007d0002 	rsbseq	r0, sp, r2
    2334:	00000496 	muleq	r0, r6, r4
    2338:	00000498 	muleq	r0, r8, r4
    233c:	087d0002 	ldmdaeq	sp!, {r1}^
    2340:	00000498 	muleq	r0, r8, r4
    2344:	0000049a 	muleq	r0, sl, r4
    2348:	207d0002 	rsbscs	r0, sp, r2
    234c:	0000049a 	muleq	r0, sl, r4
    2350:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
    2354:	20770002 	rsbscs	r0, r7, r2
	...
    2360:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
    2364:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
    2368:	007d0002 	rsbseq	r0, sp, r2
    236c:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
    2370:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
    2374:	087d0002 	ldmdaeq	sp!, {r1}^
    2378:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
    237c:	000005be 			; <UNDEFINED> instruction: 0x000005be
    2380:	187d0002 	ldmdane	sp!, {r1}^
    2384:	000005be 			; <UNDEFINED> instruction: 0x000005be
    2388:	00000694 	muleq	r0, r4, r6
    238c:	18770002 	ldmdane	r7!, {r1}^
	...
    2398:	00000694 	muleq	r0, r4, r6
    239c:	00000696 	muleq	r0, r6, r6
    23a0:	007d0002 	rsbseq	r0, sp, r2
    23a4:	00000696 	muleq	r0, r6, r6
    23a8:	00000698 	muleq	r0, r8, r6
    23ac:	087d0002 	ldmdaeq	sp!, {r1}^
    23b0:	00000698 	muleq	r0, r8, r6
    23b4:	0000069a 	muleq	r0, sl, r6
    23b8:	187d0002 	ldmdane	sp!, {r1}^
    23bc:	0000069a 	muleq	r0, sl, r6
    23c0:	0000072c 	andeq	r0, r0, ip, lsr #14
    23c4:	18770002 	ldmdane	r7!, {r1}^
	...
    23d0:	0000072c 	andeq	r0, r0, ip, lsr #14
    23d4:	0000072e 	andeq	r0, r0, lr, lsr #14
    23d8:	007d0002 	rsbseq	r0, sp, r2
    23dc:	0000072e 	andeq	r0, r0, lr, lsr #14
    23e0:	00000730 	andeq	r0, r0, r0, lsr r7
    23e4:	047d0002 	ldrbteq	r0, [sp], #-2
    23e8:	00000730 	andeq	r0, r0, r0, lsr r7
    23ec:	00000744 	andeq	r0, r0, r4, asr #14
    23f0:	04770002 	ldrbteq	r0, [r7], #-2
	...
    23fc:	00000744 	andeq	r0, r0, r4, asr #14
    2400:	00000746 	andeq	r0, r0, r6, asr #14
    2404:	007d0002 	rsbseq	r0, sp, r2
    2408:	00000746 	andeq	r0, r0, r6, asr #14
    240c:	00000748 	andeq	r0, r0, r8, asr #14
    2410:	047d0002 	ldrbteq	r0, [sp], #-2
    2414:	00000748 	andeq	r0, r0, r8, asr #14
    2418:	00000758 	andeq	r0, r0, r8, asr r7
    241c:	04770002 	ldrbteq	r0, [r7], #-2
	...
    2428:	00000758 	andeq	r0, r0, r8, asr r7
    242c:	0000075a 	andeq	r0, r0, sl, asr r7
    2430:	007d0002 	rsbseq	r0, sp, r2
    2434:	0000075a 	andeq	r0, r0, sl, asr r7
    2438:	0000075c 	andeq	r0, r0, ip, asr r7
    243c:	047d0002 	ldrbteq	r0, [sp], #-2
    2440:	0000075c 	andeq	r0, r0, ip, asr r7
    2444:	0000075e 	andeq	r0, r0, lr, asr r7
    2448:	107d0002 	rsbsne	r0, sp, r2
    244c:	0000075e 	andeq	r0, r0, lr, asr r7
    2450:	00000790 	muleq	r0, r0, r7
    2454:	10770002 	rsbsne	r0, r7, r2
	...
    2460:	00000790 	muleq	r0, r0, r7
    2464:	00000792 	muleq	r0, r2, r7
    2468:	007d0002 	rsbseq	r0, sp, r2
    246c:	00000792 	muleq	r0, r2, r7
    2470:	00000794 	muleq	r0, r4, r7
    2474:	047d0002 	ldrbteq	r0, [sp], #-2
    2478:	00000794 	muleq	r0, r4, r7
    247c:	00000796 	muleq	r0, r6, r7
    2480:	107d0002 	rsbsne	r0, sp, r2
    2484:	00000796 	muleq	r0, r6, r7
    2488:	000007c8 	andeq	r0, r0, r8, asr #15
    248c:	10770002 	rsbsne	r0, r7, r2
	...
    2498:	000007c8 	andeq	r0, r0, r8, asr #15
    249c:	000007ca 	andeq	r0, r0, sl, asr #15
    24a0:	007d0002 	rsbseq	r0, sp, r2
    24a4:	000007ca 	andeq	r0, r0, sl, asr #15
    24a8:	000007cc 	andeq	r0, r0, ip, asr #15
    24ac:	047d0002 	ldrbteq	r0, [sp], #-2
    24b0:	000007cc 	andeq	r0, r0, ip, asr #15
    24b4:	000007ce 	andeq	r0, r0, lr, asr #15
    24b8:	107d0002 	rsbsne	r0, sp, r2
    24bc:	000007ce 	andeq	r0, r0, lr, asr #15
    24c0:	00000808 	andeq	r0, r0, r8, lsl #16
    24c4:	10770002 	rsbsne	r0, r7, r2
	...
    24d0:	00000808 	andeq	r0, r0, r8, lsl #16
    24d4:	0000080a 	andeq	r0, r0, sl, lsl #16
    24d8:	007d0002 	rsbseq	r0, sp, r2
    24dc:	0000080a 	andeq	r0, r0, sl, lsl #16
    24e0:	0000080c 	andeq	r0, r0, ip, lsl #16
    24e4:	047d0002 	ldrbteq	r0, [sp], #-2
    24e8:	0000080c 	andeq	r0, r0, ip, lsl #16
    24ec:	0000080e 	andeq	r0, r0, lr, lsl #16
    24f0:	187d0002 	ldmdane	sp!, {r1}^
    24f4:	0000080e 	andeq	r0, r0, lr, lsl #16
    24f8:	00000864 	andeq	r0, r0, r4, ror #16
    24fc:	18770002 	ldmdane	r7!, {r1}^
	...
    2508:	00000864 	andeq	r0, r0, r4, ror #16
    250c:	00000866 	andeq	r0, r0, r6, ror #16
    2510:	007d0002 	rsbseq	r0, sp, r2
    2514:	00000866 	andeq	r0, r0, r6, ror #16
    2518:	00000868 	andeq	r0, r0, r8, ror #16
    251c:	047d0002 	ldrbteq	r0, [sp], #-2
    2520:	00000868 	andeq	r0, r0, r8, ror #16
    2524:	0000086a 	andeq	r0, r0, sl, ror #16
    2528:	107d0002 	rsbsne	r0, sp, r2
    252c:	0000086a 	andeq	r0, r0, sl, ror #16
    2530:	00000880 	andeq	r0, r0, r0, lsl #17
    2534:	10770002 	rsbsne	r0, r7, r2
	...
    2540:	00000880 	andeq	r0, r0, r0, lsl #17
    2544:	00000882 	andeq	r0, r0, r2, lsl #17
    2548:	007d0002 	rsbseq	r0, sp, r2
    254c:	00000882 	andeq	r0, r0, r2, lsl #17
    2550:	00000884 	andeq	r0, r0, r4, lsl #17
    2554:	047d0002 	ldrbteq	r0, [sp], #-2
    2558:	00000884 	andeq	r0, r0, r4, lsl #17
    255c:	00000886 	andeq	r0, r0, r6, lsl #17
    2560:	107d0002 	rsbsne	r0, sp, r2
    2564:	00000886 	andeq	r0, r0, r6, lsl #17
    2568:	000008e0 	andeq	r0, r0, r0, ror #17
    256c:	10770002 	rsbsne	r0, r7, r2
	...
    2578:	000008e0 	andeq	r0, r0, r0, ror #17
    257c:	000008e2 	andeq	r0, r0, r2, ror #17
    2580:	007d0002 	rsbseq	r0, sp, r2
    2584:	000008e2 	andeq	r0, r0, r2, ror #17
    2588:	000008e4 	andeq	r0, r0, r4, ror #17
    258c:	047d0002 	ldrbteq	r0, [sp], #-2
    2590:	000008e4 	andeq	r0, r0, r4, ror #17
    2594:	000008e6 	andeq	r0, r0, r6, ror #17
    2598:	107d0002 	rsbsne	r0, sp, r2
    259c:	000008e6 	andeq	r0, r0, r6, ror #17
    25a0:	00000940 	andeq	r0, r0, r0, asr #18
    25a4:	10770002 	rsbsne	r0, r7, r2
	...
    25b0:	00000940 	andeq	r0, r0, r0, asr #18
    25b4:	00000942 	andeq	r0, r0, r2, asr #18
    25b8:	007d0002 	rsbseq	r0, sp, r2
    25bc:	00000942 	andeq	r0, r0, r2, asr #18
    25c0:	00000944 	andeq	r0, r0, r4, asr #18
    25c4:	087d0002 	ldmdaeq	sp!, {r1}^
    25c8:	00000944 	andeq	r0, r0, r4, asr #18
    25cc:	00000946 	andeq	r0, r0, r6, asr #18
    25d0:	187d0002 	ldmdane	sp!, {r1}^
    25d4:	00000946 	andeq	r0, r0, r6, asr #18
    25d8:	0000098c 	andeq	r0, r0, ip, lsl #19
    25dc:	18770002 	ldmdane	r7!, {r1}^
	...
    25e8:	0000098c 	andeq	r0, r0, ip, lsl #19
    25ec:	0000098e 	andeq	r0, r0, lr, lsl #19
    25f0:	007d0002 	rsbseq	r0, sp, r2
    25f4:	0000098e 	andeq	r0, r0, lr, lsl #19
    25f8:	00000990 	muleq	r0, r0, r9
    25fc:	087d0002 	ldmdaeq	sp!, {r1}^
    2600:	00000990 	muleq	r0, r0, r9
    2604:	00000992 	muleq	r0, r2, r9
    2608:	187d0002 	ldmdane	sp!, {r1}^
    260c:	00000992 	muleq	r0, r2, r9
    2610:	000009d8 	ldrdeq	r0, [r0], -r8
    2614:	18770002 	ldmdane	r7!, {r1}^
	...
    2624:	00000002 	andeq	r0, r0, r2
    2628:	007d0002 	rsbseq	r0, sp, r2
    262c:	00000002 	andeq	r0, r0, r2
    2630:	00000004 	andeq	r0, r0, r4
    2634:	047d0002 	ldrbteq	r0, [sp], #-2
    2638:	00000004 	andeq	r0, r0, r4
    263c:	00000006 	andeq	r0, r0, r6
    2640:	107d0002 	rsbsne	r0, sp, r2
    2644:	00000006 	andeq	r0, r0, r6
    2648:	00000058 	andeq	r0, r0, r8, asr r0
    264c:	10770002 	rsbsne	r0, r7, r2
	...
    2658:	00000058 	andeq	r0, r0, r8, asr r0
    265c:	0000005a 	andeq	r0, r0, sl, asr r0
    2660:	007d0002 	rsbseq	r0, sp, r2
    2664:	0000005a 	andeq	r0, r0, sl, asr r0
    2668:	0000005c 	andeq	r0, r0, ip, asr r0
    266c:	047d0002 	ldrbteq	r0, [sp], #-2
    2670:	0000005c 	andeq	r0, r0, ip, asr r0
    2674:	0000005e 	andeq	r0, r0, lr, asr r0
    2678:	107d0002 	rsbsne	r0, sp, r2
    267c:	0000005e 	andeq	r0, r0, lr, asr r0
    2680:	000000bc 	strheq	r0, [r0], -ip
    2684:	10770002 	rsbsne	r0, r7, r2
	...
    2690:	000000bc 	strheq	r0, [r0], -ip
    2694:	000000be 	strheq	r0, [r0], -lr
    2698:	007d0002 	rsbseq	r0, sp, r2
    269c:	000000be 	strheq	r0, [r0], -lr
    26a0:	000000c0 	andeq	r0, r0, r0, asr #1
    26a4:	047d0002 	ldrbteq	r0, [sp], #-2
    26a8:	000000c0 	andeq	r0, r0, r0, asr #1
    26ac:	000000f4 	strdeq	r0, [r0], -r4
    26b0:	04770002 	ldrbteq	r0, [r7], #-2
	...
    26bc:	000000f4 	strdeq	r0, [r0], -r4
    26c0:	000000f6 	strdeq	r0, [r0], -r6
    26c4:	007d0002 	rsbseq	r0, sp, r2
    26c8:	000000f6 	strdeq	r0, [r0], -r6
    26cc:	000000f8 	strdeq	r0, [r0], -r8
    26d0:	047d0002 	ldrbteq	r0, [sp], #-2
    26d4:	000000f8 	strdeq	r0, [r0], -r8
    26d8:	000000fa 	strdeq	r0, [r0], -sl
    26dc:	107d0002 	rsbsne	r0, sp, r2
    26e0:	000000fa 	strdeq	r0, [r0], -sl
    26e4:	0000023c 	andeq	r0, r0, ip, lsr r2
    26e8:	10770002 	rsbsne	r0, r7, r2
	...
    26f4:	0000023c 	andeq	r0, r0, ip, lsr r2
    26f8:	0000023e 	andeq	r0, r0, lr, lsr r2
    26fc:	007d0002 	rsbseq	r0, sp, r2
    2700:	0000023e 	andeq	r0, r0, lr, lsr r2
    2704:	00000240 	andeq	r0, r0, r0, asr #4
    2708:	047d0002 	ldrbteq	r0, [sp], #-2
    270c:	00000240 	andeq	r0, r0, r0, asr #4
    2710:	00000242 	andeq	r0, r0, r2, asr #4
    2714:	207d0002 	rsbscs	r0, sp, r2
    2718:	00000242 	andeq	r0, r0, r2, asr #4
    271c:	00000320 	andeq	r0, r0, r0, lsr #6
    2720:	20770002 	rsbscs	r0, r7, r2
	...
    272c:	00000320 	andeq	r0, r0, r0, lsr #6
    2730:	00000322 	andeq	r0, r0, r2, lsr #6
    2734:	007d0002 	rsbseq	r0, sp, r2
    2738:	00000322 	andeq	r0, r0, r2, lsr #6
    273c:	00000324 	andeq	r0, r0, r4, lsr #6
    2740:	047d0002 	ldrbteq	r0, [sp], #-2
    2744:	00000324 	andeq	r0, r0, r4, lsr #6
    2748:	00000326 	andeq	r0, r0, r6, lsr #6
    274c:	107d0002 	rsbsne	r0, sp, r2
    2750:	00000326 	andeq	r0, r0, r6, lsr #6
    2754:	000003e0 	andeq	r0, r0, r0, ror #7
    2758:	10770002 	rsbsne	r0, r7, r2
	...
    2764:	000003e0 	andeq	r0, r0, r0, ror #7
    2768:	000003e2 	andeq	r0, r0, r2, ror #7
    276c:	007d0002 	rsbseq	r0, sp, r2
    2770:	000003e2 	andeq	r0, r0, r2, ror #7
    2774:	000003e4 	andeq	r0, r0, r4, ror #7
    2778:	047d0002 	ldrbteq	r0, [sp], #-2
    277c:	000003e4 	andeq	r0, r0, r4, ror #7
    2780:	000003e6 	andeq	r0, r0, r6, ror #7
    2784:	107d0002 	rsbsne	r0, sp, r2
    2788:	000003e6 	andeq	r0, r0, r6, ror #7
    278c:	000004e6 	andeq	r0, r0, r6, ror #9
    2790:	10770002 	rsbsne	r0, r7, r2
	...
    279c:	000004e8 	andeq	r0, r0, r8, ror #9
    27a0:	000004ea 	andeq	r0, r0, sl, ror #9
    27a4:	007d0002 	rsbseq	r0, sp, r2
    27a8:	000004ea 	andeq	r0, r0, sl, ror #9
    27ac:	000004ec 	andeq	r0, r0, ip, ror #9
    27b0:	047d0002 	ldrbteq	r0, [sp], #-2
    27b4:	000004ec 	andeq	r0, r0, ip, ror #9
    27b8:	000004ee 	andeq	r0, r0, lr, ror #9
    27bc:	107d0002 	rsbsne	r0, sp, r2
    27c0:	000004ee 	andeq	r0, r0, lr, ror #9
    27c4:	00000582 	andeq	r0, r0, r2, lsl #11
    27c8:	10770002 	rsbsne	r0, r7, r2
	...
    27d4:	00000584 	andeq	r0, r0, r4, lsl #11
    27d8:	00000586 	andeq	r0, r0, r6, lsl #11
    27dc:	007d0002 	rsbseq	r0, sp, r2
    27e0:	00000586 	andeq	r0, r0, r6, lsl #11
    27e4:	00000588 	andeq	r0, r0, r8, lsl #11
    27e8:	047d0002 	ldrbteq	r0, [sp], #-2
    27ec:	00000588 	andeq	r0, r0, r8, lsl #11
    27f0:	0000058a 	andeq	r0, r0, sl, lsl #11
    27f4:	107d0002 	rsbsne	r0, sp, r2
    27f8:	0000058a 	andeq	r0, r0, sl, lsl #11
    27fc:	00000626 	andeq	r0, r0, r6, lsr #12
    2800:	10770002 	rsbsne	r0, r7, r2
	...
    280c:	00000628 	andeq	r0, r0, r8, lsr #12
    2810:	0000062a 	andeq	r0, r0, sl, lsr #12
    2814:	007d0002 	rsbseq	r0, sp, r2
    2818:	0000062a 	andeq	r0, r0, sl, lsr #12
    281c:	0000062c 	andeq	r0, r0, ip, lsr #12
    2820:	047d0002 	ldrbteq	r0, [sp], #-2
    2824:	0000062c 	andeq	r0, r0, ip, lsr #12
    2828:	0000062e 	andeq	r0, r0, lr, lsr #12
    282c:	107d0002 	rsbsne	r0, sp, r2
    2830:	0000062e 	andeq	r0, r0, lr, lsr #12
    2834:	0000067c 	andeq	r0, r0, ip, ror r6
    2838:	10770002 	rsbsne	r0, r7, r2
	...
    2844:	0000067c 	andeq	r0, r0, ip, ror r6
    2848:	0000067e 	andeq	r0, r0, lr, ror r6
    284c:	007d0002 	rsbseq	r0, sp, r2
    2850:	0000067e 	andeq	r0, r0, lr, ror r6
    2854:	00000680 	andeq	r0, r0, r0, lsl #13
    2858:	047d0002 	ldrbteq	r0, [sp], #-2
    285c:	00000680 	andeq	r0, r0, r0, lsl #13
    2860:	00000682 	andeq	r0, r0, r2, lsl #13
    2864:	107d0002 	rsbsne	r0, sp, r2
    2868:	00000682 	andeq	r0, r0, r2, lsl #13
    286c:	000006e8 	andeq	r0, r0, r8, ror #13
    2870:	10770002 	rsbsne	r0, r7, r2
	...
    287c:	000006e8 	andeq	r0, r0, r8, ror #13
    2880:	000006ea 	andeq	r0, r0, sl, ror #13
    2884:	007d0002 	rsbseq	r0, sp, r2
    2888:	000006ea 	andeq	r0, r0, sl, ror #13
    288c:	000006ec 	andeq	r0, r0, ip, ror #13
    2890:	047d0002 	ldrbteq	r0, [sp], #-2
    2894:	000006ec 	andeq	r0, r0, ip, ror #13
    2898:	000006ee 	andeq	r0, r0, lr, ror #13
    289c:	107d0002 	rsbsne	r0, sp, r2
    28a0:	000006ee 	andeq	r0, r0, lr, ror #13
    28a4:	00000724 	andeq	r0, r0, r4, lsr #14
    28a8:	10770002 	rsbsne	r0, r7, r2
	...
    28b4:	00000724 	andeq	r0, r0, r4, lsr #14
    28b8:	00000726 	andeq	r0, r0, r6, lsr #14
    28bc:	007d0002 	rsbseq	r0, sp, r2
    28c0:	00000726 	andeq	r0, r0, r6, lsr #14
    28c4:	00000728 	andeq	r0, r0, r8, lsr #14
    28c8:	047d0002 	ldrbteq	r0, [sp], #-2
    28cc:	00000728 	andeq	r0, r0, r8, lsr #14
    28d0:	0000072a 	andeq	r0, r0, sl, lsr #14
    28d4:	107d0002 	rsbsne	r0, sp, r2
    28d8:	0000072a 	andeq	r0, r0, sl, lsr #14
    28dc:	00000790 	muleq	r0, r0, r7
    28e0:	10770002 	rsbsne	r0, r7, r2
	...
    28ec:	00000790 	muleq	r0, r0, r7
    28f0:	00000792 	muleq	r0, r2, r7
    28f4:	007d0002 	rsbseq	r0, sp, r2
    28f8:	00000792 	muleq	r0, r2, r7
    28fc:	00000794 	muleq	r0, r4, r7
    2900:	047d0002 	ldrbteq	r0, [sp], #-2
    2904:	00000794 	muleq	r0, r4, r7
    2908:	00000796 	muleq	r0, r6, r7
    290c:	187d0002 	ldmdane	sp!, {r1}^
    2910:	00000796 	muleq	r0, r6, r7
    2914:	000007c8 	andeq	r0, r0, r8, asr #15
    2918:	18770002 	ldmdane	r7!, {r1}^
	...
    2924:	000007c8 	andeq	r0, r0, r8, asr #15
    2928:	000007ca 	andeq	r0, r0, sl, asr #15
    292c:	007d0002 	rsbseq	r0, sp, r2
    2930:	000007ca 	andeq	r0, r0, sl, asr #15
    2934:	000007cc 	andeq	r0, r0, ip, asr #15
    2938:	047d0002 	ldrbteq	r0, [sp], #-2
    293c:	000007cc 	andeq	r0, r0, ip, asr #15
    2940:	000007ce 	andeq	r0, r0, lr, asr #15
    2944:	187d0002 	ldmdane	sp!, {r1}^
    2948:	000007ce 	andeq	r0, r0, lr, asr #15
    294c:	0000086c 	andeq	r0, r0, ip, ror #16
    2950:	18770002 	ldmdane	r7!, {r1}^
	...
    295c:	0000086c 	andeq	r0, r0, ip, ror #16
    2960:	0000086e 	andeq	r0, r0, lr, ror #16
    2964:	007d0002 	rsbseq	r0, sp, r2
    2968:	0000086e 	andeq	r0, r0, lr, ror #16
    296c:	00000870 	andeq	r0, r0, r0, ror r8
    2970:	047d0002 	ldrbteq	r0, [sp], #-2
    2974:	00000870 	andeq	r0, r0, r0, ror r8
    2978:	00000872 	andeq	r0, r0, r2, ror r8
    297c:	187d0002 	ldmdane	sp!, {r1}^
    2980:	00000872 	andeq	r0, r0, r2, ror r8
    2984:	000008d8 	ldrdeq	r0, [r0], -r8
    2988:	18770002 	ldmdane	r7!, {r1}^
	...
    2994:	000008d8 	ldrdeq	r0, [r0], -r8
    2998:	000008da 	ldrdeq	r0, [r0], -sl
    299c:	007d0002 	rsbseq	r0, sp, r2
    29a0:	000008da 	ldrdeq	r0, [r0], -sl
    29a4:	000008dc 	ldrdeq	r0, [r0], -ip
    29a8:	047d0002 	ldrbteq	r0, [sp], #-2
    29ac:	000008dc 	ldrdeq	r0, [r0], -ip
    29b0:	000008de 	ldrdeq	r0, [r0], -lr
    29b4:	107d0002 	rsbsne	r0, sp, r2
    29b8:	000008de 	ldrdeq	r0, [r0], -lr
    29bc:	0000093c 	andeq	r0, r0, ip, lsr r9
    29c0:	10770002 	rsbsne	r0, r7, r2
	...
    29cc:	0000093c 	andeq	r0, r0, ip, lsr r9
    29d0:	0000093e 	andeq	r0, r0, lr, lsr r9
    29d4:	007d0002 	rsbseq	r0, sp, r2
    29d8:	0000093e 	andeq	r0, r0, lr, lsr r9
    29dc:	00000940 	andeq	r0, r0, r0, asr #18
    29e0:	047d0002 	ldrbteq	r0, [sp], #-2
    29e4:	00000940 	andeq	r0, r0, r0, asr #18
    29e8:	00000942 	andeq	r0, r0, r2, asr #18
    29ec:	207d0002 	rsbscs	r0, sp, r2
    29f0:	00000942 	andeq	r0, r0, r2, asr #18
    29f4:	000009cc 	andeq	r0, r0, ip, asr #19
    29f8:	20770002 	rsbscs	r0, r7, r2
	...
    2a04:	000009cc 	andeq	r0, r0, ip, asr #19
    2a08:	000009ce 	andeq	r0, r0, lr, asr #19
    2a0c:	007d0002 	rsbseq	r0, sp, r2
    2a10:	000009ce 	andeq	r0, r0, lr, asr #19
    2a14:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2a18:	047d0002 	ldrbteq	r0, [sp], #-2
    2a1c:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2a20:	000009d2 	ldrdeq	r0, [r0], -r2
    2a24:	107d0002 	rsbsne	r0, sp, r2
    2a28:	000009d2 	ldrdeq	r0, [r0], -r2
    2a2c:	00000a3c 	andeq	r0, r0, ip, lsr sl
    2a30:	10770002 	rsbsne	r0, r7, r2
	...
    2a40:	00000002 	andeq	r0, r0, r2
    2a44:	007d0002 	rsbseq	r0, sp, r2
    2a48:	00000002 	andeq	r0, r0, r2
    2a4c:	00000004 	andeq	r0, r0, r4
    2a50:	087d0002 	ldmdaeq	sp!, {r1}^
    2a54:	00000004 	andeq	r0, r0, r4
    2a58:	00000006 	andeq	r0, r0, r6
    2a5c:	107d0002 	rsbsne	r0, sp, r2
    2a60:	00000006 	andeq	r0, r0, r6
    2a64:	00000118 	andeq	r0, r0, r8, lsl r1
    2a68:	10770002 	rsbsne	r0, r7, r2
	...
    2a74:	00000118 	andeq	r0, r0, r8, lsl r1
    2a78:	0000011a 	andeq	r0, r0, sl, lsl r1
    2a7c:	007d0002 	rsbseq	r0, sp, r2
    2a80:	0000011a 	andeq	r0, r0, sl, lsl r1
    2a84:	0000011c 	andeq	r0, r0, ip, lsl r1
    2a88:	087d0002 	ldmdaeq	sp!, {r1}^
    2a8c:	0000011c 	andeq	r0, r0, ip, lsl r1
    2a90:	00000136 	andeq	r0, r0, r6, lsr r1
    2a94:	08770002 	ldmdaeq	r7!, {r1}^
	...
    2aa0:	00000138 	andeq	r0, r0, r8, lsr r1
    2aa4:	0000013a 	andeq	r0, r0, sl, lsr r1
    2aa8:	007d0002 	rsbseq	r0, sp, r2
    2aac:	0000013a 	andeq	r0, r0, sl, lsr r1
    2ab0:	0000013c 	andeq	r0, r0, ip, lsr r1
    2ab4:	047d0002 	ldrbteq	r0, [sp], #-2
    2ab8:	0000013c 	andeq	r0, r0, ip, lsr r1
    2abc:	0000013e 	andeq	r0, r0, lr, lsr r1
    2ac0:	287d0002 	ldmdacs	sp!, {r1}^
    2ac4:	0000013e 	andeq	r0, r0, lr, lsr r1
    2ac8:	000002e8 	andeq	r0, r0, r8, ror #5
    2acc:	28770002 	ldmdacs	r7!, {r1}^
	...
    2ad8:	000002e8 	andeq	r0, r0, r8, ror #5
    2adc:	000002ea 	andeq	r0, r0, sl, ror #5
    2ae0:	007d0002 	rsbseq	r0, sp, r2
    2ae4:	000002ea 	andeq	r0, r0, sl, ror #5
    2ae8:	000002ec 	andeq	r0, r0, ip, ror #5
    2aec:	047d0002 	ldrbteq	r0, [sp], #-2
    2af0:	000002ec 	andeq	r0, r0, ip, ror #5
    2af4:	000002ee 	andeq	r0, r0, lr, ror #5
    2af8:	107d0002 	rsbsne	r0, sp, r2
    2afc:	000002ee 	andeq	r0, r0, lr, ror #5
    2b00:	00000312 	andeq	r0, r0, r2, lsl r3
    2b04:	10770002 	rsbsne	r0, r7, r2
	...
    2b10:	00000314 	andeq	r0, r0, r4, lsl r3
    2b14:	00000316 	andeq	r0, r0, r6, lsl r3
    2b18:	007d0002 	rsbseq	r0, sp, r2
    2b1c:	00000316 	andeq	r0, r0, r6, lsl r3
    2b20:	00000318 	andeq	r0, r0, r8, lsl r3
    2b24:	047d0002 	ldrbteq	r0, [sp], #-2
    2b28:	00000318 	andeq	r0, r0, r8, lsl r3
    2b2c:	0000031a 	andeq	r0, r0, sl, lsl r3
    2b30:	187d0002 	ldmdane	sp!, {r1}^
    2b34:	0000031a 	andeq	r0, r0, sl, lsl r3
    2b38:	0000034e 	andeq	r0, r0, lr, asr #6
    2b3c:	18770002 	ldmdane	r7!, {r1}^
	...
    2b48:	00000350 	andeq	r0, r0, r0, asr r3
    2b4c:	00000352 	andeq	r0, r0, r2, asr r3
    2b50:	007d0002 	rsbseq	r0, sp, r2
    2b54:	00000352 	andeq	r0, r0, r2, asr r3
    2b58:	00000354 	andeq	r0, r0, r4, asr r3
    2b5c:	047d0002 	ldrbteq	r0, [sp], #-2
    2b60:	00000354 	andeq	r0, r0, r4, asr r3
    2b64:	00000356 	andeq	r0, r0, r6, asr r3
    2b68:	107d0002 	rsbsne	r0, sp, r2
    2b6c:	00000356 	andeq	r0, r0, r6, asr r3
    2b70:	0000036a 	andeq	r0, r0, sl, ror #6
    2b74:	10770002 	rsbsne	r0, r7, r2
	...
    2b80:	0000036c 	andeq	r0, r0, ip, ror #6
    2b84:	0000036e 	andeq	r0, r0, lr, ror #6
    2b88:	007d0002 	rsbseq	r0, sp, r2
    2b8c:	0000036e 	andeq	r0, r0, lr, ror #6
    2b90:	00000370 	andeq	r0, r0, r0, ror r3
    2b94:	047d0002 	ldrbteq	r0, [sp], #-2
    2b98:	00000370 	andeq	r0, r0, r0, ror r3
    2b9c:	00000372 	andeq	r0, r0, r2, ror r3
    2ba0:	187d0002 	ldmdane	sp!, {r1}^
    2ba4:	00000372 	andeq	r0, r0, r2, ror r3
    2ba8:	000003a6 	andeq	r0, r0, r6, lsr #7
    2bac:	18770002 	ldmdane	r7!, {r1}^
	...
    2bb8:	000003a8 	andeq	r0, r0, r8, lsr #7
    2bbc:	000003aa 	andeq	r0, r0, sl, lsr #7
    2bc0:	007d0002 	rsbseq	r0, sp, r2
    2bc4:	000003aa 	andeq	r0, r0, sl, lsr #7
    2bc8:	000003ac 	andeq	r0, r0, ip, lsr #7
    2bcc:	047d0002 	ldrbteq	r0, [sp], #-2
    2bd0:	000003ac 	andeq	r0, r0, ip, lsr #7
    2bd4:	000003ae 	andeq	r0, r0, lr, lsr #7
    2bd8:	107d0002 	rsbsne	r0, sp, r2
    2bdc:	000003ae 	andeq	r0, r0, lr, lsr #7
    2be0:	000003c2 	andeq	r0, r0, r2, asr #7
    2be4:	10770002 	rsbsne	r0, r7, r2
	...
    2bf0:	000003c4 	andeq	r0, r0, r4, asr #7
    2bf4:	000003c6 	andeq	r0, r0, r6, asr #7
    2bf8:	007d0002 	rsbseq	r0, sp, r2
    2bfc:	000003c6 	andeq	r0, r0, r6, asr #7
    2c00:	000003c8 	andeq	r0, r0, r8, asr #7
    2c04:	047d0002 	ldrbteq	r0, [sp], #-2
    2c08:	000003c8 	andeq	r0, r0, r8, asr #7
    2c0c:	000003ca 	andeq	r0, r0, sl, asr #7
    2c10:	107d0002 	rsbsne	r0, sp, r2
    2c14:	000003ca 	andeq	r0, r0, sl, asr #7
    2c18:	000003e0 	andeq	r0, r0, r0, ror #7
    2c1c:	10770002 	rsbsne	r0, r7, r2
	...
    2c28:	000003e0 	andeq	r0, r0, r0, ror #7
    2c2c:	000003e2 	andeq	r0, r0, r2, ror #7
    2c30:	007d0002 	rsbseq	r0, sp, r2
    2c34:	000003e2 	andeq	r0, r0, r2, ror #7
    2c38:	000003e4 	andeq	r0, r0, r4, ror #7
    2c3c:	047d0002 	ldrbteq	r0, [sp], #-2
    2c40:	000003e4 	andeq	r0, r0, r4, ror #7
    2c44:	000003e6 	andeq	r0, r0, r6, ror #7
    2c48:	107d0002 	rsbsne	r0, sp, r2
    2c4c:	000003e6 	andeq	r0, r0, r6, ror #7
    2c50:	000003fc 	strdeq	r0, [r0], -ip
    2c54:	10770002 	rsbsne	r0, r7, r2
	...
    2c60:	000003fc 	strdeq	r0, [r0], -ip
    2c64:	000003fe 	strdeq	r0, [r0], -lr
    2c68:	007d0002 	rsbseq	r0, sp, r2
    2c6c:	000003fe 	strdeq	r0, [r0], -lr
    2c70:	00000400 	andeq	r0, r0, r0, lsl #8
    2c74:	047d0002 	ldrbteq	r0, [sp], #-2
    2c78:	00000400 	andeq	r0, r0, r0, lsl #8
    2c7c:	00000402 	andeq	r0, r0, r2, lsl #8
    2c80:	107d0002 	rsbsne	r0, sp, r2
    2c84:	00000402 	andeq	r0, r0, r2, lsl #8
    2c88:	0000042a 	andeq	r0, r0, sl, lsr #8
    2c8c:	10770002 	rsbsne	r0, r7, r2
	...
    2c98:	0000042c 	andeq	r0, r0, ip, lsr #8
    2c9c:	0000042e 	andeq	r0, r0, lr, lsr #8
    2ca0:	007d0002 	rsbseq	r0, sp, r2
    2ca4:	0000042e 	andeq	r0, r0, lr, lsr #8
    2ca8:	00000430 	andeq	r0, r0, r0, lsr r4
    2cac:	047d0002 	ldrbteq	r0, [sp], #-2
    2cb0:	00000430 	andeq	r0, r0, r0, lsr r4
    2cb4:	00000432 	andeq	r0, r0, r2, lsr r4
    2cb8:	107d0002 	rsbsne	r0, sp, r2
    2cbc:	00000432 	andeq	r0, r0, r2, lsr r4
    2cc0:	00000448 	andeq	r0, r0, r8, asr #8
    2cc4:	10770002 	rsbsne	r0, r7, r2
	...
    2cd0:	00000448 	andeq	r0, r0, r8, asr #8
    2cd4:	0000044a 	andeq	r0, r0, sl, asr #8
    2cd8:	007d0002 	rsbseq	r0, sp, r2
    2cdc:	0000044a 	andeq	r0, r0, sl, asr #8
    2ce0:	0000044c 	andeq	r0, r0, ip, asr #8
    2ce4:	047d0002 	ldrbteq	r0, [sp], #-2
    2ce8:	0000044c 	andeq	r0, r0, ip, asr #8
    2cec:	0000044e 	andeq	r0, r0, lr, asr #8
    2cf0:	187d0002 	ldmdane	sp!, {r1}^
    2cf4:	0000044e 	andeq	r0, r0, lr, asr #8
    2cf8:	0000048a 	andeq	r0, r0, sl, lsl #9
    2cfc:	18770002 	ldmdane	r7!, {r1}^
	...
    2d08:	0000048c 	andeq	r0, r0, ip, lsl #9
    2d0c:	0000048e 	andeq	r0, r0, lr, lsl #9
    2d10:	007d0002 	rsbseq	r0, sp, r2
    2d14:	0000048e 	andeq	r0, r0, lr, lsl #9
    2d18:	00000490 	muleq	r0, r0, r4
    2d1c:	047d0002 	ldrbteq	r0, [sp], #-2
    2d20:	00000490 	muleq	r0, r0, r4
    2d24:	00000492 	muleq	r0, r2, r4
    2d28:	187d0002 	ldmdane	sp!, {r1}^
    2d2c:	00000492 	muleq	r0, r2, r4
    2d30:	000004d8 	ldrdeq	r0, [r0], -r8
    2d34:	18770002 	ldmdane	r7!, {r1}^
	...
    2d40:	000004d8 	ldrdeq	r0, [r0], -r8
    2d44:	000004da 	ldrdeq	r0, [r0], -sl
    2d48:	007d0002 	rsbseq	r0, sp, r2
    2d4c:	000004da 	ldrdeq	r0, [r0], -sl
    2d50:	000004dc 	ldrdeq	r0, [r0], -ip
    2d54:	047d0002 	ldrbteq	r0, [sp], #-2
    2d58:	000004dc 	ldrdeq	r0, [r0], -ip
    2d5c:	000004de 	ldrdeq	r0, [r0], -lr
    2d60:	107d0002 	rsbsne	r0, sp, r2
    2d64:	000004de 	ldrdeq	r0, [r0], -lr
    2d68:	000004f8 	strdeq	r0, [r0], -r8
    2d6c:	10770002 	rsbsne	r0, r7, r2
	...
    2d78:	000004f8 	strdeq	r0, [r0], -r8
    2d7c:	000004fa 	strdeq	r0, [r0], -sl
    2d80:	007d0002 	rsbseq	r0, sp, r2
    2d84:	000004fa 	strdeq	r0, [r0], -sl
    2d88:	000004fc 	strdeq	r0, [r0], -ip
    2d8c:	047d0002 	ldrbteq	r0, [sp], #-2
    2d90:	000004fc 	strdeq	r0, [r0], -ip
    2d94:	000004fe 	strdeq	r0, [r0], -lr
    2d98:	207d0002 	rsbscs	r0, sp, r2
    2d9c:	000004fe 	strdeq	r0, [r0], -lr
    2da0:	000005f8 	strdeq	r0, [r0], -r8
    2da4:	20770002 	rsbscs	r0, r7, r2
	...
    2db0:	000005f8 	strdeq	r0, [r0], -r8
    2db4:	000005fa 	strdeq	r0, [r0], -sl
    2db8:	007d0002 	rsbseq	r0, sp, r2
    2dbc:	000005fa 	strdeq	r0, [r0], -sl
    2dc0:	000005fc 	strdeq	r0, [r0], -ip
    2dc4:	087d0002 	ldmdaeq	sp!, {r1}^
    2dc8:	000005fc 	strdeq	r0, [r0], -ip
    2dcc:	000005fe 	strdeq	r0, [r0], -lr
    2dd0:	187d0002 	ldmdane	sp!, {r1}^
    2dd4:	000005fe 	strdeq	r0, [r0], -lr
    2dd8:	00000690 	muleq	r0, r0, r6
    2ddc:	18770002 	ldmdane	r7!, {r1}^
	...
    2de8:	00000690 	muleq	r0, r0, r6
    2dec:	00000692 	muleq	r0, r2, r6
    2df0:	007d0002 	rsbseq	r0, sp, r2
    2df4:	00000692 	muleq	r0, r2, r6
    2df8:	00000694 	muleq	r0, r4, r6
    2dfc:	047d0002 	ldrbteq	r0, [sp], #-2
    2e00:	00000694 	muleq	r0, r4, r6
    2e04:	00000696 	muleq	r0, r6, r6
    2e08:	107d0002 	rsbsne	r0, sp, r2
    2e0c:	00000696 	muleq	r0, r6, r6
    2e10:	000006ac 	andeq	r0, r0, ip, lsr #13
    2e14:	10770002 	rsbsne	r0, r7, r2
	...
    2e24:	00000002 	andeq	r0, r0, r2
    2e28:	007d0002 	rsbseq	r0, sp, r2
    2e2c:	00000002 	andeq	r0, r0, r2
    2e30:	00000004 	andeq	r0, r0, r4
    2e34:	087d0002 	ldmdaeq	sp!, {r1}^
    2e38:	00000004 	andeq	r0, r0, r4
    2e3c:	00000006 	andeq	r0, r0, r6
    2e40:	107d0002 	rsbsne	r0, sp, r2
    2e44:	00000006 	andeq	r0, r0, r6
    2e48:	00000050 	andeq	r0, r0, r0, asr r0
    2e4c:	10770002 	rsbsne	r0, r7, r2
	...
    2e58:	00000050 	andeq	r0, r0, r0, asr r0
    2e5c:	00000052 	andeq	r0, r0, r2, asr r0
    2e60:	007d0002 	rsbseq	r0, sp, r2
    2e64:	00000052 	andeq	r0, r0, r2, asr r0
    2e68:	00000054 	andeq	r0, r0, r4, asr r0
    2e6c:	087d0002 	ldmdaeq	sp!, {r1}^
    2e70:	00000054 	andeq	r0, r0, r4, asr r0
    2e74:	00000056 	andeq	r0, r0, r6, asr r0
    2e78:	307d0002 	rsbscc	r0, sp, r2
    2e7c:	00000056 	andeq	r0, r0, r6, asr r0
    2e80:	000001f4 	strdeq	r0, [r0], -r4
    2e84:	30770002 	rsbscc	r0, r7, r2
	...
    2e90:	000001f4 	strdeq	r0, [r0], -r4
    2e94:	000001f6 	strdeq	r0, [r0], -r6
    2e98:	007d0002 	rsbseq	r0, sp, r2
    2e9c:	000001f6 	strdeq	r0, [r0], -r6
    2ea0:	000001f8 	strdeq	r0, [r0], -r8
    2ea4:	047d0002 	ldrbteq	r0, [sp], #-2
    2ea8:	000001f8 	strdeq	r0, [r0], -r8
    2eac:	000001fa 	strdeq	r0, [r0], -sl
    2eb0:	107d0002 	rsbsne	r0, sp, r2
    2eb4:	000001fa 	strdeq	r0, [r0], -sl
    2eb8:	00000236 	andeq	r0, r0, r6, lsr r2
    2ebc:	10770002 	rsbsne	r0, r7, r2
	...
    2ec8:	00000238 	andeq	r0, r0, r8, lsr r2
    2ecc:	0000023a 	andeq	r0, r0, sl, lsr r2
    2ed0:	007d0002 	rsbseq	r0, sp, r2
    2ed4:	0000023a 	andeq	r0, r0, sl, lsr r2
    2ed8:	0000023c 	andeq	r0, r0, ip, lsr r2
    2edc:	047d0002 	ldrbteq	r0, [sp], #-2
    2ee0:	0000023c 	andeq	r0, r0, ip, lsr r2
    2ee4:	0000023e 	andeq	r0, r0, lr, lsr r2
    2ee8:	107d0002 	rsbsne	r0, sp, r2
    2eec:	0000023e 	andeq	r0, r0, lr, lsr r2
    2ef0:	00000276 	andeq	r0, r0, r6, ror r2
    2ef4:	10770002 	rsbsne	r0, r7, r2
	...
    2f00:	00000278 	andeq	r0, r0, r8, ror r2
    2f04:	0000027a 	andeq	r0, r0, sl, ror r2
    2f08:	007d0002 	rsbseq	r0, sp, r2
    2f0c:	0000027a 	andeq	r0, r0, sl, ror r2
    2f10:	0000027c 	andeq	r0, r0, ip, ror r2
    2f14:	047d0002 	ldrbteq	r0, [sp], #-2
    2f18:	0000027c 	andeq	r0, r0, ip, ror r2
    2f1c:	0000027e 	andeq	r0, r0, lr, ror r2
    2f20:	107d0002 	rsbsne	r0, sp, r2
    2f24:	0000027e 	andeq	r0, r0, lr, ror r2
    2f28:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
    2f2c:	10770002 	rsbsne	r0, r7, r2
	...
    2f38:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    2f3c:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
    2f40:	007d0002 	rsbseq	r0, sp, r2
    2f44:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
    2f48:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
    2f4c:	047d0002 	ldrbteq	r0, [sp], #-2
    2f50:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
    2f54:	000002be 			; <UNDEFINED> instruction: 0x000002be
    2f58:	107d0002 	rsbsne	r0, sp, r2
    2f5c:	000002be 			; <UNDEFINED> instruction: 0x000002be
    2f60:	000002f6 	strdeq	r0, [r0], -r6
    2f64:	10770002 	rsbsne	r0, r7, r2
	...
    2f70:	000002f8 	strdeq	r0, [r0], -r8
    2f74:	000002fa 	strdeq	r0, [r0], -sl
    2f78:	007d0002 	rsbseq	r0, sp, r2
    2f7c:	000002fa 	strdeq	r0, [r0], -sl
    2f80:	000002fc 	strdeq	r0, [r0], -ip
    2f84:	047d0002 	ldrbteq	r0, [sp], #-2
    2f88:	000002fc 	strdeq	r0, [r0], -ip
    2f8c:	000002fe 	strdeq	r0, [r0], -lr
    2f90:	107d0002 	rsbsne	r0, sp, r2
    2f94:	000002fe 	strdeq	r0, [r0], -lr
    2f98:	00000336 	andeq	r0, r0, r6, lsr r3
    2f9c:	10770002 	rsbsne	r0, r7, r2
	...
    2fa8:	00000338 	andeq	r0, r0, r8, lsr r3
    2fac:	0000033a 	andeq	r0, r0, sl, lsr r3
    2fb0:	007d0002 	rsbseq	r0, sp, r2
    2fb4:	0000033a 	andeq	r0, r0, sl, lsr r3
    2fb8:	0000033c 	andeq	r0, r0, ip, lsr r3
    2fbc:	047d0002 	ldrbteq	r0, [sp], #-2
    2fc0:	0000033c 	andeq	r0, r0, ip, lsr r3
    2fc4:	0000033e 	andeq	r0, r0, lr, lsr r3
    2fc8:	107d0002 	rsbsne	r0, sp, r2
    2fcc:	0000033e 	andeq	r0, r0, lr, lsr r3
    2fd0:	00000376 	andeq	r0, r0, r6, ror r3
    2fd4:	10770002 	rsbsne	r0, r7, r2
	...
    2fe0:	00000378 	andeq	r0, r0, r8, ror r3
    2fe4:	0000037a 	andeq	r0, r0, sl, ror r3
    2fe8:	007d0002 	rsbseq	r0, sp, r2
    2fec:	0000037a 	andeq	r0, r0, sl, ror r3
    2ff0:	0000037c 	andeq	r0, r0, ip, ror r3
    2ff4:	047d0002 	ldrbteq	r0, [sp], #-2
    2ff8:	0000037c 	andeq	r0, r0, ip, ror r3
    2ffc:	0000037e 	andeq	r0, r0, lr, ror r3
    3000:	107d0002 	rsbsne	r0, sp, r2
    3004:	0000037e 	andeq	r0, r0, lr, ror r3
    3008:	000003b6 			; <UNDEFINED> instruction: 0x000003b6
    300c:	10770002 	rsbsne	r0, r7, r2
	...
    3018:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    301c:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    3020:	007d0002 	rsbseq	r0, sp, r2
    3024:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    3028:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
    302c:	047d0002 	ldrbteq	r0, [sp], #-2
    3030:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
    3034:	000003be 			; <UNDEFINED> instruction: 0x000003be
    3038:	187d0002 	ldmdane	sp!, {r1}^
    303c:	000003be 			; <UNDEFINED> instruction: 0x000003be
    3040:	000003fa 	strdeq	r0, [r0], -sl
    3044:	18770002 	ldmdane	r7!, {r1}^
	...
    3050:	000003fc 	strdeq	r0, [r0], -ip
    3054:	000003fe 	strdeq	r0, [r0], -lr
    3058:	007d0002 	rsbseq	r0, sp, r2
    305c:	000003fe 	strdeq	r0, [r0], -lr
    3060:	00000400 	andeq	r0, r0, r0, lsl #8
    3064:	047d0002 	ldrbteq	r0, [sp], #-2
    3068:	00000400 	andeq	r0, r0, r0, lsl #8
    306c:	00000402 	andeq	r0, r0, r2, lsl #8
    3070:	107d0002 	rsbsne	r0, sp, r2
    3074:	00000402 	andeq	r0, r0, r2, lsl #8
    3078:	0000043a 	andeq	r0, r0, sl, lsr r4
    307c:	10770002 	rsbsne	r0, r7, r2
	...
    3088:	0000043c 	andeq	r0, r0, ip, lsr r4
    308c:	0000043e 	andeq	r0, r0, lr, lsr r4
    3090:	007d0002 	rsbseq	r0, sp, r2
    3094:	0000043e 	andeq	r0, r0, lr, lsr r4
    3098:	00000440 	andeq	r0, r0, r0, asr #8
    309c:	047d0002 	ldrbteq	r0, [sp], #-2
    30a0:	00000440 	andeq	r0, r0, r0, asr #8
    30a4:	00000442 	andeq	r0, r0, r2, asr #8
    30a8:	107d0002 	rsbsne	r0, sp, r2
    30ac:	00000442 	andeq	r0, r0, r2, asr #8
    30b0:	0000047a 	andeq	r0, r0, sl, ror r4
    30b4:	10770002 	rsbsne	r0, r7, r2
	...
    30c0:	0000047c 	andeq	r0, r0, ip, ror r4
    30c4:	0000047e 	andeq	r0, r0, lr, ror r4
    30c8:	007d0002 	rsbseq	r0, sp, r2
    30cc:	0000047e 	andeq	r0, r0, lr, ror r4
    30d0:	00000480 	andeq	r0, r0, r0, lsl #9
    30d4:	047d0002 	ldrbteq	r0, [sp], #-2
    30d8:	00000480 	andeq	r0, r0, r0, lsl #9
    30dc:	00000482 	andeq	r0, r0, r2, lsl #9
    30e0:	107d0002 	rsbsne	r0, sp, r2
    30e4:	00000482 	andeq	r0, r0, r2, lsl #9
    30e8:	000004c4 	andeq	r0, r0, r4, asr #9
    30ec:	10770002 	rsbsne	r0, r7, r2
	...
    30f8:	000004c4 	andeq	r0, r0, r4, asr #9
    30fc:	000004c6 	andeq	r0, r0, r6, asr #9
    3100:	007d0002 	rsbseq	r0, sp, r2
    3104:	000004c6 	andeq	r0, r0, r6, asr #9
    3108:	000004c8 	andeq	r0, r0, r8, asr #9
    310c:	047d0002 	ldrbteq	r0, [sp], #-2
    3110:	000004c8 	andeq	r0, r0, r8, asr #9
    3114:	000004ca 	andeq	r0, r0, sl, asr #9
    3118:	107d0002 	rsbsne	r0, sp, r2
    311c:	000004ca 	andeq	r0, r0, sl, asr #9
    3120:	000004e2 	andeq	r0, r0, r2, ror #9
    3124:	10770002 	rsbsne	r0, r7, r2
	...
    3130:	000004e4 	andeq	r0, r0, r4, ror #9
    3134:	000004e6 	andeq	r0, r0, r6, ror #9
    3138:	007d0002 	rsbseq	r0, sp, r2
    313c:	000004e6 	andeq	r0, r0, r6, ror #9
    3140:	000004e8 	andeq	r0, r0, r8, ror #9
    3144:	047d0002 	ldrbteq	r0, [sp], #-2
    3148:	000004e8 	andeq	r0, r0, r8, ror #9
    314c:	000004ea 	andeq	r0, r0, sl, ror #9
    3150:	107d0002 	rsbsne	r0, sp, r2
    3154:	000004ea 	andeq	r0, r0, sl, ror #9
    3158:	00000500 	andeq	r0, r0, r0, lsl #10
    315c:	10770002 	rsbsne	r0, r7, r2
	...
    3168:	00000500 	andeq	r0, r0, r0, lsl #10
    316c:	00000502 	andeq	r0, r0, r2, lsl #10
    3170:	007d0002 	rsbseq	r0, sp, r2
    3174:	00000502 	andeq	r0, r0, r2, lsl #10
    3178:	00000504 	andeq	r0, r0, r4, lsl #10
    317c:	047d0002 	ldrbteq	r0, [sp], #-2
    3180:	00000504 	andeq	r0, r0, r4, lsl #10
    3184:	00000506 	andeq	r0, r0, r6, lsl #10
    3188:	107d0002 	rsbsne	r0, sp, r2
    318c:	00000506 	andeq	r0, r0, r6, lsl #10
    3190:	0000053a 	andeq	r0, r0, sl, lsr r5
    3194:	10770002 	rsbsne	r0, r7, r2
	...
    31a0:	0000053c 	andeq	r0, r0, ip, lsr r5
    31a4:	0000053e 	andeq	r0, r0, lr, lsr r5
    31a8:	007d0002 	rsbseq	r0, sp, r2
    31ac:	0000053e 	andeq	r0, r0, lr, lsr r5
    31b0:	00000540 	andeq	r0, r0, r0, asr #10
    31b4:	047d0002 	ldrbteq	r0, [sp], #-2
    31b8:	00000540 	andeq	r0, r0, r0, asr #10
    31bc:	00000542 	andeq	r0, r0, r2, asr #10
    31c0:	187d0002 	ldmdane	sp!, {r1}^
    31c4:	00000542 	andeq	r0, r0, r2, asr #10
    31c8:	0000056c 	andeq	r0, r0, ip, ror #10
    31cc:	18770002 	ldmdane	r7!, {r1}^
	...
    31d8:	0000056c 	andeq	r0, r0, ip, ror #10
    31dc:	0000056e 	andeq	r0, r0, lr, ror #10
    31e0:	007d0002 	rsbseq	r0, sp, r2
    31e4:	0000056e 	andeq	r0, r0, lr, ror #10
    31e8:	00000570 	andeq	r0, r0, r0, ror r5
    31ec:	047d0002 	ldrbteq	r0, [sp], #-2
    31f0:	00000570 	andeq	r0, r0, r0, ror r5
    31f4:	00000572 	andeq	r0, r0, r2, ror r5
    31f8:	107d0002 	rsbsne	r0, sp, r2
    31fc:	00000572 	andeq	r0, r0, r2, ror r5
    3200:	000005b2 			; <UNDEFINED> instruction: 0x000005b2
    3204:	10770002 	rsbsne	r0, r7, r2
	...
    3210:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
    3214:	000005b6 			; <UNDEFINED> instruction: 0x000005b6
    3218:	007d0002 	rsbseq	r0, sp, r2
    321c:	000005b6 			; <UNDEFINED> instruction: 0x000005b6
    3220:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
    3224:	047d0002 	ldrbteq	r0, [sp], #-2
    3228:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
    322c:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
    3230:	107d0002 	rsbsne	r0, sp, r2
    3234:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
    3238:	000005f4 	strdeq	r0, [r0], -r4
    323c:	10770002 	rsbsne	r0, r7, r2
	...
    3248:	000005f4 	strdeq	r0, [r0], -r4
    324c:	000005f6 	strdeq	r0, [r0], -r6
    3250:	007d0002 	rsbseq	r0, sp, r2
    3254:	000005f6 	strdeq	r0, [r0], -r6
    3258:	000005f8 	strdeq	r0, [r0], -r8
    325c:	047d0002 	ldrbteq	r0, [sp], #-2
    3260:	000005f8 	strdeq	r0, [r0], -r8
    3264:	000005fa 	strdeq	r0, [r0], -sl
    3268:	107d0002 	rsbsne	r0, sp, r2
    326c:	000005fa 	strdeq	r0, [r0], -sl
    3270:	00000634 	andeq	r0, r0, r4, lsr r6
    3274:	10770002 	rsbsne	r0, r7, r2
	...
    3280:	00000634 	andeq	r0, r0, r4, lsr r6
    3284:	00000636 	andeq	r0, r0, r6, lsr r6
    3288:	007d0002 	rsbseq	r0, sp, r2
    328c:	00000636 	andeq	r0, r0, r6, lsr r6
    3290:	00000638 	andeq	r0, r0, r8, lsr r6
    3294:	047d0002 	ldrbteq	r0, [sp], #-2
    3298:	00000638 	andeq	r0, r0, r8, lsr r6
    329c:	0000063a 	andeq	r0, r0, sl, lsr r6
    32a0:	107d0002 	rsbsne	r0, sp, r2
    32a4:	0000063a 	andeq	r0, r0, sl, lsr r6
    32a8:	00000672 	andeq	r0, r0, r2, ror r6
    32ac:	10770002 	rsbsne	r0, r7, r2
	...
    32b8:	00000674 	andeq	r0, r0, r4, ror r6
    32bc:	00000676 	andeq	r0, r0, r6, ror r6
    32c0:	007d0002 	rsbseq	r0, sp, r2
    32c4:	00000676 	andeq	r0, r0, r6, ror r6
    32c8:	00000678 	andeq	r0, r0, r8, ror r6
    32cc:	047d0002 	ldrbteq	r0, [sp], #-2
    32d0:	00000678 	andeq	r0, r0, r8, ror r6
    32d4:	0000067a 	andeq	r0, r0, sl, ror r6
    32d8:	107d0002 	rsbsne	r0, sp, r2
    32dc:	0000067a 	andeq	r0, r0, sl, ror r6
    32e0:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
    32e4:	10770002 	rsbsne	r0, r7, r2
	...
    32f0:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
    32f4:	000006b6 			; <UNDEFINED> instruction: 0x000006b6
    32f8:	007d0002 	rsbseq	r0, sp, r2
    32fc:	000006b6 			; <UNDEFINED> instruction: 0x000006b6
    3300:	000006b8 			; <UNDEFINED> instruction: 0x000006b8
    3304:	047d0002 	ldrbteq	r0, [sp], #-2
    3308:	000006b8 			; <UNDEFINED> instruction: 0x000006b8
    330c:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
    3310:	107d0002 	rsbsne	r0, sp, r2
    3314:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
    3318:	000006f2 	strdeq	r0, [r0], -r2
    331c:	10770002 	rsbsne	r0, r7, r2
	...
    3328:	000006f4 	strdeq	r0, [r0], -r4
    332c:	000006f6 	strdeq	r0, [r0], -r6
    3330:	007d0002 	rsbseq	r0, sp, r2
    3334:	000006f6 	strdeq	r0, [r0], -r6
    3338:	000006f8 	strdeq	r0, [r0], -r8
    333c:	047d0002 	ldrbteq	r0, [sp], #-2
    3340:	000006f8 	strdeq	r0, [r0], -r8
    3344:	000006fa 	strdeq	r0, [r0], -sl
    3348:	107d0002 	rsbsne	r0, sp, r2
    334c:	000006fa 	strdeq	r0, [r0], -sl
    3350:	00000716 	andeq	r0, r0, r6, lsl r7
    3354:	10770002 	rsbsne	r0, r7, r2
	...
    3360:	00000718 	andeq	r0, r0, r8, lsl r7
    3364:	0000071a 	andeq	r0, r0, sl, lsl r7
    3368:	007d0002 	rsbseq	r0, sp, r2
    336c:	0000071a 	andeq	r0, r0, sl, lsl r7
    3370:	0000071c 	andeq	r0, r0, ip, lsl r7
    3374:	047d0002 	ldrbteq	r0, [sp], #-2
    3378:	0000071c 	andeq	r0, r0, ip, lsl r7
    337c:	0000071e 	andeq	r0, r0, lr, lsl r7
    3380:	107d0002 	rsbsne	r0, sp, r2
    3384:	0000071e 	andeq	r0, r0, lr, lsl r7
    3388:	00000756 	andeq	r0, r0, r6, asr r7
    338c:	10770002 	rsbsne	r0, r7, r2
	...
    3398:	00000758 	andeq	r0, r0, r8, asr r7
    339c:	0000075a 	andeq	r0, r0, sl, asr r7
    33a0:	007d0002 	rsbseq	r0, sp, r2
    33a4:	0000075a 	andeq	r0, r0, sl, asr r7
    33a8:	0000075c 	andeq	r0, r0, ip, asr r7
    33ac:	047d0002 	ldrbteq	r0, [sp], #-2
    33b0:	0000075c 	andeq	r0, r0, ip, asr r7
    33b4:	0000075e 	andeq	r0, r0, lr, asr r7
    33b8:	107d0002 	rsbsne	r0, sp, r2
    33bc:	0000075e 	andeq	r0, r0, lr, asr r7
    33c0:	00000796 	muleq	r0, r6, r7
    33c4:	10770002 	rsbsne	r0, r7, r2
	...
    33d0:	00000798 	muleq	r0, r8, r7
    33d4:	0000079a 	muleq	r0, sl, r7
    33d8:	007d0002 	rsbseq	r0, sp, r2
    33dc:	0000079a 	muleq	r0, sl, r7
    33e0:	0000079c 	muleq	r0, ip, r7
    33e4:	047d0002 	ldrbteq	r0, [sp], #-2
    33e8:	0000079c 	muleq	r0, ip, r7
    33ec:	0000079e 	muleq	r0, lr, r7
    33f0:	107d0002 	rsbsne	r0, sp, r2
    33f4:	0000079e 	muleq	r0, lr, r7
    33f8:	000007d8 	ldrdeq	r0, [r0], -r8
    33fc:	10770002 	rsbsne	r0, r7, r2
	...
    3408:	000007d8 	ldrdeq	r0, [r0], -r8
    340c:	000007da 	ldrdeq	r0, [r0], -sl
    3410:	007d0002 	rsbseq	r0, sp, r2
    3414:	000007da 	ldrdeq	r0, [r0], -sl
    3418:	000007dc 	ldrdeq	r0, [r0], -ip
    341c:	047d0002 	ldrbteq	r0, [sp], #-2
    3420:	000007dc 	ldrdeq	r0, [r0], -ip
    3424:	000007de 	ldrdeq	r0, [r0], -lr
    3428:	207d0002 	rsbscs	r0, sp, r2
    342c:	000007de 	ldrdeq	r0, [r0], -lr
    3430:	00000846 	andeq	r0, r0, r6, asr #16
    3434:	20770002 	rsbscs	r0, r7, r2
	...
    3440:	00000848 	andeq	r0, r0, r8, asr #16
    3444:	0000084a 	andeq	r0, r0, sl, asr #16
    3448:	007d0002 	rsbseq	r0, sp, r2
    344c:	0000084a 	andeq	r0, r0, sl, asr #16
    3450:	0000084c 	andeq	r0, r0, ip, asr #16
    3454:	047d0002 	ldrbteq	r0, [sp], #-2
    3458:	0000084c 	andeq	r0, r0, ip, asr #16
    345c:	0000084e 	andeq	r0, r0, lr, asr #16
    3460:	207d0002 	rsbscs	r0, sp, r2
    3464:	0000084e 	andeq	r0, r0, lr, asr #16
    3468:	00000894 	muleq	r0, r4, r8
    346c:	20770002 	rsbscs	r0, r7, r2
	...
    3478:	00000894 	muleq	r0, r4, r8
    347c:	00000896 	muleq	r0, r6, r8
    3480:	007d0002 	rsbseq	r0, sp, r2
    3484:	00000896 	muleq	r0, r6, r8
    3488:	00000898 	muleq	r0, r8, r8
    348c:	047d0002 	ldrbteq	r0, [sp], #-2
    3490:	00000898 	muleq	r0, r8, r8
    3494:	0000089a 	muleq	r0, sl, r8
    3498:	207d0002 	rsbscs	r0, sp, r2
    349c:	0000089a 	muleq	r0, sl, r8
    34a0:	0000090c 	andeq	r0, r0, ip, lsl #18
    34a4:	20770002 	rsbscs	r0, r7, r2
	...
    34b0:	0000090c 	andeq	r0, r0, ip, lsl #18
    34b4:	0000090e 	andeq	r0, r0, lr, lsl #18
    34b8:	007d0002 	rsbseq	r0, sp, r2
    34bc:	0000090e 	andeq	r0, r0, lr, lsl #18
    34c0:	00000910 	andeq	r0, r0, r0, lsl r9
    34c4:	047d0002 	ldrbteq	r0, [sp], #-2
    34c8:	00000910 	andeq	r0, r0, r0, lsl r9
    34cc:	00000912 	andeq	r0, r0, r2, lsl r9
    34d0:	187d0002 	ldmdane	sp!, {r1}^
    34d4:	00000912 	andeq	r0, r0, r2, lsl r9
    34d8:	0000093c 	andeq	r0, r0, ip, lsr r9
    34dc:	18770002 	ldmdane	r7!, {r1}^
	...
    34e8:	0000093c 	andeq	r0, r0, ip, lsr r9
    34ec:	0000093e 	andeq	r0, r0, lr, lsr r9
    34f0:	007d0002 	rsbseq	r0, sp, r2
    34f4:	0000093e 	andeq	r0, r0, lr, lsr r9
    34f8:	00000940 	andeq	r0, r0, r0, asr #18
    34fc:	047d0002 	ldrbteq	r0, [sp], #-2
    3500:	00000940 	andeq	r0, r0, r0, asr #18
    3504:	00000942 	andeq	r0, r0, r2, asr #18
    3508:	187d0002 	ldmdane	sp!, {r1}^
    350c:	00000942 	andeq	r0, r0, r2, asr #18
    3510:	000009a0 	andeq	r0, r0, r0, lsr #19
    3514:	18770002 	ldmdane	r7!, {r1}^
	...
    3520:	000009a0 	andeq	r0, r0, r0, lsr #19
    3524:	000009a2 	andeq	r0, r0, r2, lsr #19
    3528:	007d0002 	rsbseq	r0, sp, r2
    352c:	000009a2 	andeq	r0, r0, r2, lsr #19
    3530:	000009a4 	andeq	r0, r0, r4, lsr #19
    3534:	047d0002 	ldrbteq	r0, [sp], #-2
    3538:	000009a4 	andeq	r0, r0, r4, lsr #19
    353c:	000009a6 	andeq	r0, r0, r6, lsr #19
    3540:	187d0002 	ldmdane	sp!, {r1}^
    3544:	000009a6 	andeq	r0, r0, r6, lsr #19
    3548:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    354c:	18770002 	ldmdane	r7!, {r1}^
	...
    355c:	00000002 	andeq	r0, r0, r2
    3560:	007d0002 	rsbseq	r0, sp, r2
    3564:	00000002 	andeq	r0, r0, r2
    3568:	00000004 	andeq	r0, r0, r4
    356c:	047d0002 	ldrbteq	r0, [sp], #-2
    3570:	00000004 	andeq	r0, r0, r4
    3574:	00000006 	andeq	r0, r0, r6
    3578:	107d0002 	rsbsne	r0, sp, r2
    357c:	00000006 	andeq	r0, r0, r6
    3580:	00000020 	andeq	r0, r0, r0, lsr #32
    3584:	10770002 	rsbsne	r0, r7, r2
	...
    3590:	00000020 	andeq	r0, r0, r0, lsr #32
    3594:	00000022 	andeq	r0, r0, r2, lsr #32
    3598:	007d0002 	rsbseq	r0, sp, r2
    359c:	00000022 	andeq	r0, r0, r2, lsr #32
    35a0:	00000024 	andeq	r0, r0, r4, lsr #32
    35a4:	047d0002 	ldrbteq	r0, [sp], #-2
    35a8:	00000024 	andeq	r0, r0, r4, lsr #32
    35ac:	00000026 	andeq	r0, r0, r6, lsr #32
    35b0:	107d0002 	rsbsne	r0, sp, r2
    35b4:	00000026 	andeq	r0, r0, r6, lsr #32
    35b8:	00000040 	andeq	r0, r0, r0, asr #32
    35bc:	10770002 	rsbsne	r0, r7, r2
	...
    35c8:	00000040 	andeq	r0, r0, r0, asr #32
    35cc:	00000042 	andeq	r0, r0, r2, asr #32
    35d0:	007d0002 	rsbseq	r0, sp, r2
    35d4:	00000042 	andeq	r0, r0, r2, asr #32
    35d8:	00000044 	andeq	r0, r0, r4, asr #32
    35dc:	047d0002 	ldrbteq	r0, [sp], #-2
    35e0:	00000044 	andeq	r0, r0, r4, asr #32
    35e4:	00000046 	andeq	r0, r0, r6, asr #32
    35e8:	107d0002 	rsbsne	r0, sp, r2
    35ec:	00000046 	andeq	r0, r0, r6, asr #32
    35f0:	00000060 	andeq	r0, r0, r0, rrx
    35f4:	10770002 	rsbsne	r0, r7, r2
	...
    3600:	00000060 	andeq	r0, r0, r0, rrx
    3604:	00000062 	andeq	r0, r0, r2, rrx
    3608:	007d0002 	rsbseq	r0, sp, r2
    360c:	00000062 	andeq	r0, r0, r2, rrx
    3610:	00000064 	andeq	r0, r0, r4, rrx
    3614:	047d0002 	ldrbteq	r0, [sp], #-2
    3618:	00000064 	andeq	r0, r0, r4, rrx
    361c:	00000078 	andeq	r0, r0, r8, ror r0
    3620:	04770002 	ldrbteq	r0, [r7], #-2
	...
    362c:	00000078 	andeq	r0, r0, r8, ror r0
    3630:	0000007a 	andeq	r0, r0, sl, ror r0
    3634:	007d0002 	rsbseq	r0, sp, r2
    3638:	0000007a 	andeq	r0, r0, sl, ror r0
    363c:	0000007c 	andeq	r0, r0, ip, ror r0
    3640:	047d0002 	ldrbteq	r0, [sp], #-2
    3644:	0000007c 	andeq	r0, r0, ip, ror r0
    3648:	00000090 	muleq	r0, r0, r0
    364c:	04770002 	ldrbteq	r0, [r7], #-2
	...
    3658:	00000090 	muleq	r0, r0, r0
    365c:	00000092 	muleq	r0, r2, r0
    3660:	007d0002 	rsbseq	r0, sp, r2
    3664:	00000092 	muleq	r0, r2, r0
    3668:	00000094 	muleq	r0, r4, r0
    366c:	047d0002 	ldrbteq	r0, [sp], #-2
    3670:	00000094 	muleq	r0, r4, r0
    3674:	00000096 	muleq	r0, r6, r0
    3678:	187d0002 	ldmdane	sp!, {r1}^
    367c:	00000096 	muleq	r0, r6, r0
    3680:	000000cc 	andeq	r0, r0, ip, asr #1
    3684:	18770002 	ldmdane	r7!, {r1}^
	...
    3694:	00000002 	andeq	r0, r0, r2
    3698:	007d0002 	rsbseq	r0, sp, r2
    369c:	00000002 	andeq	r0, r0, r2
    36a0:	00000004 	andeq	r0, r0, r4
    36a4:	047d0002 	ldrbteq	r0, [sp], #-2
    36a8:	00000004 	andeq	r0, r0, r4
    36ac:	0000000c 	andeq	r0, r0, ip
    36b0:	04770002 	ldrbteq	r0, [r7], #-2
	...
    36bc:	0000000c 	andeq	r0, r0, ip
    36c0:	0000000e 	andeq	r0, r0, lr
    36c4:	007d0002 	rsbseq	r0, sp, r2
    36c8:	0000000e 	andeq	r0, r0, lr
    36cc:	00000010 	andeq	r0, r0, r0, lsl r0
    36d0:	047d0002 	ldrbteq	r0, [sp], #-2
    36d4:	00000010 	andeq	r0, r0, r0, lsl r0
    36d8:	00000018 	andeq	r0, r0, r8, lsl r0
    36dc:	04770002 	ldrbteq	r0, [r7], #-2
	...
    36e8:	00000018 	andeq	r0, r0, r8, lsl r0
    36ec:	0000001a 	andeq	r0, r0, sl, lsl r0
    36f0:	007d0002 	rsbseq	r0, sp, r2
    36f4:	0000001a 	andeq	r0, r0, sl, lsl r0
    36f8:	0000001c 	andeq	r0, r0, ip, lsl r0
    36fc:	087d0002 	ldmdaeq	sp!, {r1}^
    3700:	0000001c 	andeq	r0, r0, ip, lsl r0
    3704:	00000036 	andeq	r0, r0, r6, lsr r0
    3708:	08770002 	ldmdaeq	r7!, {r1}^
	...
    3714:	00000038 	andeq	r0, r0, r8, lsr r0
    3718:	0000003a 	andeq	r0, r0, sl, lsr r0
    371c:	007d0002 	rsbseq	r0, sp, r2
    3720:	0000003a 	andeq	r0, r0, sl, lsr r0
    3724:	0000003c 	andeq	r0, r0, ip, lsr r0
    3728:	047d0002 	ldrbteq	r0, [sp], #-2
    372c:	0000003c 	andeq	r0, r0, ip, lsr r0
    3730:	0000003e 	andeq	r0, r0, lr, lsr r0
    3734:	107d0002 	rsbsne	r0, sp, r2
    3738:	0000003e 	andeq	r0, r0, lr, lsr r0
    373c:	00000058 	andeq	r0, r0, r8, asr r0
    3740:	10770002 	rsbsne	r0, r7, r2
	...
    374c:	00000058 	andeq	r0, r0, r8, asr r0
    3750:	0000005a 	andeq	r0, r0, sl, asr r0
    3754:	007d0002 	rsbseq	r0, sp, r2
    3758:	0000005a 	andeq	r0, r0, sl, asr r0
    375c:	0000005c 	andeq	r0, r0, ip, asr r0
    3760:	047d0002 	ldrbteq	r0, [sp], #-2
    3764:	0000005c 	andeq	r0, r0, ip, asr r0
    3768:	0000005e 	andeq	r0, r0, lr, asr r0
    376c:	107d0002 	rsbsne	r0, sp, r2
    3770:	0000005e 	andeq	r0, r0, lr, asr r0
    3774:	00000078 	andeq	r0, r0, r8, ror r0
    3778:	10770002 	rsbsne	r0, r7, r2
	...
    3784:	00000078 	andeq	r0, r0, r8, ror r0
    3788:	0000007a 	andeq	r0, r0, sl, ror r0
    378c:	007d0002 	rsbseq	r0, sp, r2
    3790:	0000007a 	andeq	r0, r0, sl, ror r0
    3794:	0000007c 	andeq	r0, r0, ip, ror r0
    3798:	047d0002 	ldrbteq	r0, [sp], #-2
    379c:	0000007c 	andeq	r0, r0, ip, ror r0
    37a0:	0000007e 	andeq	r0, r0, lr, ror r0
    37a4:	187d0002 	ldmdane	sp!, {r1}^
    37a8:	0000007e 	andeq	r0, r0, lr, ror r0
    37ac:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    37b0:	18770002 	ldmdane	r7!, {r1}^
	...
    37bc:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    37c0:	000000b2 	strheq	r0, [r0], -r2
    37c4:	007d0002 	rsbseq	r0, sp, r2
    37c8:	000000b2 	strheq	r0, [r0], -r2
    37cc:	000000b4 	strheq	r0, [r0], -r4
    37d0:	047d0002 	ldrbteq	r0, [sp], #-2
    37d4:	000000b4 	strheq	r0, [r0], -r4
    37d8:	000000b6 	strheq	r0, [r0], -r6
    37dc:	107d0002 	rsbsne	r0, sp, r2
    37e0:	000000b6 	strheq	r0, [r0], -r6
    37e4:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    37e8:	10770002 	rsbsne	r0, r7, r2
	...
    37f4:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    37f8:	000000d2 	ldrdeq	r0, [r0], -r2
    37fc:	007d0002 	rsbseq	r0, sp, r2
    3800:	000000d2 	ldrdeq	r0, [r0], -r2
    3804:	000000d4 	ldrdeq	r0, [r0], -r4
    3808:	087d0002 	ldmdaeq	sp!, {r1}^
    380c:	000000d4 	ldrdeq	r0, [r0], -r4
    3810:	000000d6 	ldrdeq	r0, [r0], -r6
    3814:	187d0002 	ldmdane	sp!, {r1}^
    3818:	000000d6 	ldrdeq	r0, [r0], -r6
    381c:	00000138 	andeq	r0, r0, r8, lsr r1
    3820:	18770002 	ldmdane	r7!, {r1}^
	...
    382c:	00000138 	andeq	r0, r0, r8, lsr r1
    3830:	0000013a 	andeq	r0, r0, sl, lsr r1
    3834:	007d0002 	rsbseq	r0, sp, r2
    3838:	0000013a 	andeq	r0, r0, sl, lsr r1
    383c:	0000013c 	andeq	r0, r0, ip, lsr r1
    3840:	087d0002 	ldmdaeq	sp!, {r1}^
    3844:	0000013c 	andeq	r0, r0, ip, lsr r1
    3848:	00000170 	andeq	r0, r0, r0, ror r1
    384c:	08770002 	ldmdaeq	r7!, {r1}^
	...
    3858:	00000170 	andeq	r0, r0, r0, ror r1
    385c:	00000172 	andeq	r0, r0, r2, ror r1
    3860:	007d0002 	rsbseq	r0, sp, r2
    3864:	00000172 	andeq	r0, r0, r2, ror r1
    3868:	00000174 	andeq	r0, r0, r4, ror r1
    386c:	047d0002 	ldrbteq	r0, [sp], #-2
    3870:	00000174 	andeq	r0, r0, r4, ror r1
    3874:	00000176 	andeq	r0, r0, r6, ror r1
    3878:	187d0002 	ldmdane	sp!, {r1}^
    387c:	00000176 	andeq	r0, r0, r6, ror r1
    3880:	000001ac 	andeq	r0, r0, ip, lsr #3
    3884:	18770002 	ldmdane	r7!, {r1}^
	...
    3890:	000001ac 	andeq	r0, r0, ip, lsr #3
    3894:	000001ae 	andeq	r0, r0, lr, lsr #3
    3898:	007d0002 	rsbseq	r0, sp, r2
    389c:	000001ae 	andeq	r0, r0, lr, lsr #3
    38a0:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    38a4:	047d0002 	ldrbteq	r0, [sp], #-2
    38a8:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    38ac:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    38b0:	107d0002 	rsbsne	r0, sp, r2
    38b4:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    38b8:	000001d4 	ldrdeq	r0, [r0], -r4
    38bc:	10770002 	rsbsne	r0, r7, r2
	...
    38cc:	00000002 	andeq	r0, r0, r2
    38d0:	007d0002 	rsbseq	r0, sp, r2
    38d4:	00000002 	andeq	r0, r0, r2
    38d8:	00000004 	andeq	r0, r0, r4
    38dc:	047d0002 	ldrbteq	r0, [sp], #-2
    38e0:	00000004 	andeq	r0, r0, r4
    38e4:	0000005c 	andeq	r0, r0, ip, asr r0
    38e8:	04770002 	ldrbteq	r0, [r7], #-2
	...
    38f4:	0000005c 	andeq	r0, r0, ip, asr r0
    38f8:	0000005e 	andeq	r0, r0, lr, asr r0
    38fc:	007d0002 	rsbseq	r0, sp, r2
    3900:	0000005e 	andeq	r0, r0, lr, asr r0
    3904:	00000060 	andeq	r0, r0, r0, rrx
    3908:	047d0002 	ldrbteq	r0, [sp], #-2
    390c:	00000060 	andeq	r0, r0, r0, rrx
    3910:	00000062 	andeq	r0, r0, r2, rrx
    3914:	107d0002 	rsbsne	r0, sp, r2
    3918:	00000062 	andeq	r0, r0, r2, rrx
    391c:	000000b8 	strheq	r0, [r0], -r8
    3920:	10770002 	rsbsne	r0, r7, r2
	...
    392c:	000000b8 	strheq	r0, [r0], -r8
    3930:	000000ba 	strheq	r0, [r0], -sl
    3934:	007d0002 	rsbseq	r0, sp, r2
    3938:	000000ba 	strheq	r0, [r0], -sl
    393c:	000000bc 	strheq	r0, [r0], -ip
    3940:	087d0002 	ldmdaeq	sp!, {r1}^
    3944:	000000bc 	strheq	r0, [r0], -ip
    3948:	000000be 	strheq	r0, [r0], -lr
    394c:	107d0002 	rsbsne	r0, sp, r2
    3950:	000000be 	strheq	r0, [r0], -lr
    3954:	0000011a 	andeq	r0, r0, sl, lsl r1
    3958:	10770002 	rsbsne	r0, r7, r2
	...
    3964:	0000011c 	andeq	r0, r0, ip, lsl r1
    3968:	0000011e 	andeq	r0, r0, lr, lsl r1
    396c:	007d0002 	rsbseq	r0, sp, r2
    3970:	0000011e 	andeq	r0, r0, lr, lsl r1
    3974:	00000120 	andeq	r0, r0, r0, lsr #2
    3978:	047d0002 	ldrbteq	r0, [sp], #-2
    397c:	00000120 	andeq	r0, r0, r0, lsr #2
    3980:	00000122 	andeq	r0, r0, r2, lsr #2
    3984:	187d0002 	ldmdane	sp!, {r1}^
    3988:	00000122 	andeq	r0, r0, r2, lsr #2
    398c:	0000015c 	andeq	r0, r0, ip, asr r1
    3990:	18770002 	ldmdane	r7!, {r1}^
	...
    399c:	0000015c 	andeq	r0, r0, ip, asr r1
    39a0:	0000015e 	andeq	r0, r0, lr, asr r1
    39a4:	007d0002 	rsbseq	r0, sp, r2
    39a8:	0000015e 	andeq	r0, r0, lr, asr r1
    39ac:	00000160 	andeq	r0, r0, r0, ror #2
    39b0:	047d0002 	ldrbteq	r0, [sp], #-2
    39b4:	00000160 	andeq	r0, r0, r0, ror #2
    39b8:	00000162 	andeq	r0, r0, r2, ror #2
    39bc:	107d0002 	rsbsne	r0, sp, r2
    39c0:	00000162 	andeq	r0, r0, r2, ror #2
    39c4:	0000017c 	andeq	r0, r0, ip, ror r1
    39c8:	10770002 	rsbsne	r0, r7, r2
	...
    39d4:	0000017c 	andeq	r0, r0, ip, ror r1
    39d8:	0000017e 	andeq	r0, r0, lr, ror r1
    39dc:	007d0002 	rsbseq	r0, sp, r2
    39e0:	0000017e 	andeq	r0, r0, lr, ror r1
    39e4:	00000180 	andeq	r0, r0, r0, lsl #3
    39e8:	047d0002 	ldrbteq	r0, [sp], #-2
    39ec:	00000180 	andeq	r0, r0, r0, lsl #3
    39f0:	00000182 	andeq	r0, r0, r2, lsl #3
    39f4:	187d0002 	ldmdane	sp!, {r1}^
    39f8:	00000182 	andeq	r0, r0, r2, lsl #3
    39fc:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    3a00:	18770002 	ldmdane	r7!, {r1}^
	...
    3a0c:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    3a10:	000001be 			; <UNDEFINED> instruction: 0x000001be
    3a14:	007d0002 	rsbseq	r0, sp, r2
    3a18:	000001be 			; <UNDEFINED> instruction: 0x000001be
    3a1c:	000001c0 	andeq	r0, r0, r0, asr #3
    3a20:	047d0002 	ldrbteq	r0, [sp], #-2
    3a24:	000001c0 	andeq	r0, r0, r0, asr #3
    3a28:	000001c2 	andeq	r0, r0, r2, asr #3
    3a2c:	107d0002 	rsbsne	r0, sp, r2
    3a30:	000001c2 	andeq	r0, r0, r2, asr #3
    3a34:	000001dc 	ldrdeq	r0, [r0], -ip
    3a38:	10770002 	rsbsne	r0, r7, r2
	...
    3a44:	000001dc 	ldrdeq	r0, [r0], -ip
    3a48:	000001de 	ldrdeq	r0, [r0], -lr
    3a4c:	007d0002 	rsbseq	r0, sp, r2
    3a50:	000001de 	ldrdeq	r0, [r0], -lr
    3a54:	000001e0 	andeq	r0, r0, r0, ror #3
    3a58:	047d0002 	ldrbteq	r0, [sp], #-2
    3a5c:	000001e0 	andeq	r0, r0, r0, ror #3
    3a60:	000001e2 	andeq	r0, r0, r2, ror #3
    3a64:	187d0002 	ldmdane	sp!, {r1}^
    3a68:	000001e2 	andeq	r0, r0, r2, ror #3
    3a6c:	00000214 	andeq	r0, r0, r4, lsl r2
    3a70:	18770002 	ldmdane	r7!, {r1}^
	...
    3a7c:	00000214 	andeq	r0, r0, r4, lsl r2
    3a80:	00000216 	andeq	r0, r0, r6, lsl r2
    3a84:	007d0002 	rsbseq	r0, sp, r2
    3a88:	00000216 	andeq	r0, r0, r6, lsl r2
    3a8c:	00000218 	andeq	r0, r0, r8, lsl r2
    3a90:	047d0002 	ldrbteq	r0, [sp], #-2
    3a94:	00000218 	andeq	r0, r0, r8, lsl r2
    3a98:	00000230 	andeq	r0, r0, r0, lsr r2
    3a9c:	04770002 	ldrbteq	r0, [r7], #-2
	...
    3aa8:	00000230 	andeq	r0, r0, r0, lsr r2
    3aac:	00000232 	andeq	r0, r0, r2, lsr r2
    3ab0:	007d0002 	rsbseq	r0, sp, r2
    3ab4:	00000232 	andeq	r0, r0, r2, lsr r2
    3ab8:	00000234 	andeq	r0, r0, r4, lsr r2
    3abc:	047d0002 	ldrbteq	r0, [sp], #-2
    3ac0:	00000234 	andeq	r0, r0, r4, lsr r2
    3ac4:	00000236 	andeq	r0, r0, r6, lsr r2
    3ac8:	187d0002 	ldmdane	sp!, {r1}^
    3acc:	00000236 	andeq	r0, r0, r6, lsr r2
    3ad0:	00000268 	andeq	r0, r0, r8, ror #4
    3ad4:	18770002 	ldmdane	r7!, {r1}^
	...
    3ae0:	00000268 	andeq	r0, r0, r8, ror #4
    3ae4:	0000026a 	andeq	r0, r0, sl, ror #4
    3ae8:	007d0002 	rsbseq	r0, sp, r2
    3aec:	0000026a 	andeq	r0, r0, sl, ror #4
    3af0:	0000026c 	andeq	r0, r0, ip, ror #4
    3af4:	047d0002 	ldrbteq	r0, [sp], #-2
    3af8:	0000026c 	andeq	r0, r0, ip, ror #4
    3afc:	0000026e 	andeq	r0, r0, lr, ror #4
    3b00:	187d0002 	ldmdane	sp!, {r1}^
    3b04:	0000026e 	andeq	r0, r0, lr, ror #4
    3b08:	000002a0 	andeq	r0, r0, r0, lsr #5
    3b0c:	18770002 	ldmdane	r7!, {r1}^
	...
    3b18:	000002a0 	andeq	r0, r0, r0, lsr #5
    3b1c:	000002a2 	andeq	r0, r0, r2, lsr #5
    3b20:	007d0002 	rsbseq	r0, sp, r2
    3b24:	000002a2 	andeq	r0, r0, r2, lsr #5
    3b28:	000002a4 	andeq	r0, r0, r4, lsr #5
    3b2c:	047d0002 	ldrbteq	r0, [sp], #-2
    3b30:	000002a4 	andeq	r0, r0, r4, lsr #5
    3b34:	000002a6 	andeq	r0, r0, r6, lsr #5
    3b38:	187d0002 	ldmdane	sp!, {r1}^
    3b3c:	000002a6 	andeq	r0, r0, r6, lsr #5
    3b40:	000002dc 	ldrdeq	r0, [r0], -ip
    3b44:	18770002 	ldmdane	r7!, {r1}^
	...
    3b50:	000002dc 	ldrdeq	r0, [r0], -ip
    3b54:	000002de 	ldrdeq	r0, [r0], -lr
    3b58:	007d0002 	rsbseq	r0, sp, r2
    3b5c:	000002de 	ldrdeq	r0, [r0], -lr
    3b60:	000002e0 	andeq	r0, r0, r0, ror #5
    3b64:	047d0002 	ldrbteq	r0, [sp], #-2
    3b68:	000002e0 	andeq	r0, r0, r0, ror #5
    3b6c:	000002e2 	andeq	r0, r0, r2, ror #5
    3b70:	107d0002 	rsbsne	r0, sp, r2
    3b74:	000002e2 	andeq	r0, r0, r2, ror #5
    3b78:	00000328 	andeq	r0, r0, r8, lsr #6
    3b7c:	10770002 	rsbsne	r0, r7, r2
	...
    3b88:	00000328 	andeq	r0, r0, r8, lsr #6
    3b8c:	0000032a 	andeq	r0, r0, sl, lsr #6
    3b90:	007d0002 	rsbseq	r0, sp, r2
    3b94:	0000032a 	andeq	r0, r0, sl, lsr #6
    3b98:	0000032c 	andeq	r0, r0, ip, lsr #6
    3b9c:	047d0002 	ldrbteq	r0, [sp], #-2
    3ba0:	0000032c 	andeq	r0, r0, ip, lsr #6
    3ba4:	0000032e 	andeq	r0, r0, lr, lsr #6
    3ba8:	107d0002 	rsbsne	r0, sp, r2
    3bac:	0000032e 	andeq	r0, r0, lr, lsr #6
    3bb0:	00000344 	andeq	r0, r0, r4, asr #6
    3bb4:	10770002 	rsbsne	r0, r7, r2
	...
    3bc0:	00000344 	andeq	r0, r0, r4, asr #6
    3bc4:	00000346 	andeq	r0, r0, r6, asr #6
    3bc8:	007d0002 	rsbseq	r0, sp, r2
    3bcc:	00000346 	andeq	r0, r0, r6, asr #6
    3bd0:	00000348 	andeq	r0, r0, r8, asr #6
    3bd4:	047d0002 	ldrbteq	r0, [sp], #-2
    3bd8:	00000348 	andeq	r0, r0, r8, asr #6
    3bdc:	0000034a 	andeq	r0, r0, sl, asr #6
    3be0:	187d0002 	ldmdane	sp!, {r1}^
    3be4:	0000034a 	andeq	r0, r0, sl, asr #6
    3be8:	0000037c 	andeq	r0, r0, ip, ror r3
    3bec:	18770002 	ldmdane	r7!, {r1}^
	...
    3bf8:	0000037c 	andeq	r0, r0, ip, ror r3
    3bfc:	0000037e 	andeq	r0, r0, lr, ror r3
    3c00:	007d0002 	rsbseq	r0, sp, r2
    3c04:	0000037e 	andeq	r0, r0, lr, ror r3
    3c08:	00000380 	andeq	r0, r0, r0, lsl #7
    3c0c:	047d0002 	ldrbteq	r0, [sp], #-2
    3c10:	00000380 	andeq	r0, r0, r0, lsl #7
    3c14:	00000382 	andeq	r0, r0, r2, lsl #7
    3c18:	107d0002 	rsbsne	r0, sp, r2
    3c1c:	00000382 	andeq	r0, r0, r2, lsl #7
    3c20:	000003c8 	andeq	r0, r0, r8, asr #7
    3c24:	10770002 	rsbsne	r0, r7, r2
	...
    3c30:	000003c8 	andeq	r0, r0, r8, asr #7
    3c34:	000003ca 	andeq	r0, r0, sl, asr #7
    3c38:	007d0002 	rsbseq	r0, sp, r2
    3c3c:	000003ca 	andeq	r0, r0, sl, asr #7
    3c40:	000003cc 	andeq	r0, r0, ip, asr #7
    3c44:	047d0002 	ldrbteq	r0, [sp], #-2
    3c48:	000003cc 	andeq	r0, r0, ip, asr #7
    3c4c:	000003ce 	andeq	r0, r0, lr, asr #7
    3c50:	107d0002 	rsbsne	r0, sp, r2
    3c54:	000003ce 	andeq	r0, r0, lr, asr #7
    3c58:	000003e8 	andeq	r0, r0, r8, ror #7
    3c5c:	10770002 	rsbsne	r0, r7, r2
	...
    3c68:	000003e8 	andeq	r0, r0, r8, ror #7
    3c6c:	000003ea 	andeq	r0, r0, sl, ror #7
    3c70:	007d0002 	rsbseq	r0, sp, r2
    3c74:	000003ea 	andeq	r0, r0, sl, ror #7
    3c78:	000003ec 	andeq	r0, r0, ip, ror #7
    3c7c:	047d0002 	ldrbteq	r0, [sp], #-2
    3c80:	000003ec 	andeq	r0, r0, ip, ror #7
    3c84:	000003ee 	andeq	r0, r0, lr, ror #7
    3c88:	107d0002 	rsbsne	r0, sp, r2
    3c8c:	000003ee 	andeq	r0, r0, lr, ror #7
    3c90:	0000040c 	andeq	r0, r0, ip, lsl #8
    3c94:	10770002 	rsbsne	r0, r7, r2
	...
    3ca0:	0000040c 	andeq	r0, r0, ip, lsl #8
    3ca4:	0000040e 	andeq	r0, r0, lr, lsl #8
    3ca8:	007d0002 	rsbseq	r0, sp, r2
    3cac:	0000040e 	andeq	r0, r0, lr, lsl #8
    3cb0:	00000410 	andeq	r0, r0, r0, lsl r4
    3cb4:	047d0002 	ldrbteq	r0, [sp], #-2
    3cb8:	00000410 	andeq	r0, r0, r0, lsl r4
    3cbc:	00000412 	andeq	r0, r0, r2, lsl r4
    3cc0:	107d0002 	rsbsne	r0, sp, r2
    3cc4:	00000412 	andeq	r0, r0, r2, lsl r4
    3cc8:	0000042c 	andeq	r0, r0, ip, lsr #8
    3ccc:	10770002 	rsbsne	r0, r7, r2
	...
    3cd8:	0000042c 	andeq	r0, r0, ip, lsr #8
    3cdc:	0000042e 	andeq	r0, r0, lr, lsr #8
    3ce0:	007d0002 	rsbseq	r0, sp, r2
    3ce4:	0000042e 	andeq	r0, r0, lr, lsr #8
    3ce8:	00000430 	andeq	r0, r0, r0, lsr r4
    3cec:	047d0002 	ldrbteq	r0, [sp], #-2
    3cf0:	00000430 	andeq	r0, r0, r0, lsr r4
    3cf4:	00000432 	andeq	r0, r0, r2, lsr r4
    3cf8:	207d0002 	rsbscs	r0, sp, r2
    3cfc:	00000432 	andeq	r0, r0, r2, lsr r4
    3d00:	000005a8 	andeq	r0, r0, r8, lsr #11
    3d04:	20770002 	rsbscs	r0, r7, r2
	...
    3d10:	000005a8 	andeq	r0, r0, r8, lsr #11
    3d14:	000005aa 	andeq	r0, r0, sl, lsr #11
    3d18:	007d0002 	rsbseq	r0, sp, r2
    3d1c:	000005aa 	andeq	r0, r0, sl, lsr #11
    3d20:	000005ac 	andeq	r0, r0, ip, lsr #11
    3d24:	047d0002 	ldrbteq	r0, [sp], #-2
    3d28:	000005ac 	andeq	r0, r0, ip, lsr #11
    3d2c:	000005ae 	andeq	r0, r0, lr, lsr #11
    3d30:	107d0002 	rsbsne	r0, sp, r2
    3d34:	000005ae 	andeq	r0, r0, lr, lsr #11
    3d38:	000005e8 	andeq	r0, r0, r8, ror #11
    3d3c:	10770002 	rsbsne	r0, r7, r2
	...
    3d48:	000005e8 	andeq	r0, r0, r8, ror #11
    3d4c:	000005ea 	andeq	r0, r0, sl, ror #11
    3d50:	007d0002 	rsbseq	r0, sp, r2
    3d54:	000005ea 	andeq	r0, r0, sl, ror #11
    3d58:	000005ec 	andeq	r0, r0, ip, ror #11
    3d5c:	047d0002 	ldrbteq	r0, [sp], #-2
    3d60:	000005ec 	andeq	r0, r0, ip, ror #11
    3d64:	000005ee 	andeq	r0, r0, lr, ror #11
    3d68:	107d0002 	rsbsne	r0, sp, r2
    3d6c:	000005ee 	andeq	r0, r0, lr, ror #11
    3d70:	00000628 	andeq	r0, r0, r8, lsr #12
    3d74:	10770002 	rsbsne	r0, r7, r2
	...
    3d80:	00000628 	andeq	r0, r0, r8, lsr #12
    3d84:	0000062a 	andeq	r0, r0, sl, lsr #12
    3d88:	007d0002 	rsbseq	r0, sp, r2
    3d8c:	0000062a 	andeq	r0, r0, sl, lsr #12
    3d90:	0000062c 	andeq	r0, r0, ip, lsr #12
    3d94:	047d0002 	ldrbteq	r0, [sp], #-2
    3d98:	0000062c 	andeq	r0, r0, ip, lsr #12
    3d9c:	0000062e 	andeq	r0, r0, lr, lsr #12
    3da0:	107d0002 	rsbsne	r0, sp, r2
    3da4:	0000062e 	andeq	r0, r0, lr, lsr #12
    3da8:	00000668 	andeq	r0, r0, r8, ror #12
    3dac:	10770002 	rsbsne	r0, r7, r2
	...
    3db8:	00000668 	andeq	r0, r0, r8, ror #12
    3dbc:	0000066a 	andeq	r0, r0, sl, ror #12
    3dc0:	007d0002 	rsbseq	r0, sp, r2
    3dc4:	0000066a 	andeq	r0, r0, sl, ror #12
    3dc8:	0000066c 	andeq	r0, r0, ip, ror #12
    3dcc:	047d0002 	ldrbteq	r0, [sp], #-2
    3dd0:	0000066c 	andeq	r0, r0, ip, ror #12
    3dd4:	0000066e 	andeq	r0, r0, lr, ror #12
    3dd8:	107d0002 	rsbsne	r0, sp, r2
    3ddc:	0000066e 	andeq	r0, r0, lr, ror #12
    3de0:	000006a8 	andeq	r0, r0, r8, lsr #13
    3de4:	10770002 	rsbsne	r0, r7, r2
	...
    3df0:	000006a8 	andeq	r0, r0, r8, lsr #13
    3df4:	000006aa 	andeq	r0, r0, sl, lsr #13
    3df8:	007d0002 	rsbseq	r0, sp, r2
    3dfc:	000006aa 	andeq	r0, r0, sl, lsr #13
    3e00:	000006ac 	andeq	r0, r0, ip, lsr #13
    3e04:	047d0002 	ldrbteq	r0, [sp], #-2
    3e08:	000006ac 	andeq	r0, r0, ip, lsr #13
    3e0c:	000006ae 	andeq	r0, r0, lr, lsr #13
    3e10:	107d0002 	rsbsne	r0, sp, r2
    3e14:	000006ae 	andeq	r0, r0, lr, lsr #13
    3e18:	000006e8 	andeq	r0, r0, r8, ror #13
    3e1c:	10770002 	rsbsne	r0, r7, r2
	...
    3e28:	000006e8 	andeq	r0, r0, r8, ror #13
    3e2c:	000006ea 	andeq	r0, r0, sl, ror #13
    3e30:	007d0002 	rsbseq	r0, sp, r2
    3e34:	000006ea 	andeq	r0, r0, sl, ror #13
    3e38:	000006ec 	andeq	r0, r0, ip, ror #13
    3e3c:	047d0002 	ldrbteq	r0, [sp], #-2
    3e40:	000006ec 	andeq	r0, r0, ip, ror #13
    3e44:	000006ee 	andeq	r0, r0, lr, ror #13
    3e48:	107d0002 	rsbsne	r0, sp, r2
    3e4c:	000006ee 	andeq	r0, r0, lr, ror #13
    3e50:	00000708 	andeq	r0, r0, r8, lsl #14
    3e54:	10770002 	rsbsne	r0, r7, r2
	...
    3e60:	00000708 	andeq	r0, r0, r8, lsl #14
    3e64:	0000070a 	andeq	r0, r0, sl, lsl #14
    3e68:	007d0002 	rsbseq	r0, sp, r2
    3e6c:	0000070a 	andeq	r0, r0, sl, lsl #14
    3e70:	0000070c 	andeq	r0, r0, ip, lsl #14
    3e74:	047d0002 	ldrbteq	r0, [sp], #-2
    3e78:	0000070c 	andeq	r0, r0, ip, lsl #14
    3e7c:	0000070e 	andeq	r0, r0, lr, lsl #14
    3e80:	107d0002 	rsbsne	r0, sp, r2
    3e84:	0000070e 	andeq	r0, r0, lr, lsl #14
    3e88:	00000728 	andeq	r0, r0, r8, lsr #14
    3e8c:	10770002 	rsbsne	r0, r7, r2
	...
    3e98:	00000728 	andeq	r0, r0, r8, lsr #14
    3e9c:	0000072a 	andeq	r0, r0, sl, lsr #14
    3ea0:	007d0002 	rsbseq	r0, sp, r2
    3ea4:	0000072a 	andeq	r0, r0, sl, lsr #14
    3ea8:	0000072c 	andeq	r0, r0, ip, lsr #14
    3eac:	047d0002 	ldrbteq	r0, [sp], #-2
    3eb0:	0000072c 	andeq	r0, r0, ip, lsr #14
    3eb4:	0000072e 	andeq	r0, r0, lr, lsr #14
    3eb8:	107d0002 	rsbsne	r0, sp, r2
    3ebc:	0000072e 	andeq	r0, r0, lr, lsr #14
    3ec0:	00000748 	andeq	r0, r0, r8, asr #14
    3ec4:	10770002 	rsbsne	r0, r7, r2
	...
    3ed0:	00000748 	andeq	r0, r0, r8, asr #14
    3ed4:	0000074a 	andeq	r0, r0, sl, asr #14
    3ed8:	007d0002 	rsbseq	r0, sp, r2
    3edc:	0000074a 	andeq	r0, r0, sl, asr #14
    3ee0:	0000074c 	andeq	r0, r0, ip, asr #14
    3ee4:	047d0002 	ldrbteq	r0, [sp], #-2
    3ee8:	0000074c 	andeq	r0, r0, ip, asr #14
    3eec:	0000074e 	andeq	r0, r0, lr, asr #14
    3ef0:	207d0002 	rsbscs	r0, sp, r2
    3ef4:	0000074e 	andeq	r0, r0, lr, asr #14
    3ef8:	000007c8 	andeq	r0, r0, r8, asr #15
    3efc:	20770002 	rsbscs	r0, r7, r2
	...
    3f08:	000007c8 	andeq	r0, r0, r8, asr #15
    3f0c:	000007ca 	andeq	r0, r0, sl, asr #15
    3f10:	007d0002 	rsbseq	r0, sp, r2
    3f14:	000007ca 	andeq	r0, r0, sl, asr #15
    3f18:	000007cc 	andeq	r0, r0, ip, asr #15
    3f1c:	047d0002 	ldrbteq	r0, [sp], #-2
    3f20:	000007cc 	andeq	r0, r0, ip, asr #15
    3f24:	000007e4 	andeq	r0, r0, r4, ror #15
    3f28:	04770002 	ldrbteq	r0, [r7], #-2
	...
    3f34:	000007e4 	andeq	r0, r0, r4, ror #15
    3f38:	000007e6 	andeq	r0, r0, r6, ror #15
    3f3c:	007d0002 	rsbseq	r0, sp, r2
    3f40:	000007e6 	andeq	r0, r0, r6, ror #15
    3f44:	000007e8 	andeq	r0, r0, r8, ror #15
    3f48:	047d0002 	ldrbteq	r0, [sp], #-2
    3f4c:	000007e8 	andeq	r0, r0, r8, ror #15
    3f50:	000007ea 	andeq	r0, r0, sl, ror #15
    3f54:	187d0002 	ldmdane	sp!, {r1}^
    3f58:	000007ea 	andeq	r0, r0, sl, ror #15
    3f5c:	00000820 	andeq	r0, r0, r0, lsr #16
    3f60:	18770002 	ldmdane	r7!, {r1}^
	...
    3f6c:	00000820 	andeq	r0, r0, r0, lsr #16
    3f70:	00000822 	andeq	r0, r0, r2, lsr #16
    3f74:	007d0002 	rsbseq	r0, sp, r2
    3f78:	00000822 	andeq	r0, r0, r2, lsr #16
    3f7c:	00000824 	andeq	r0, r0, r4, lsr #16
    3f80:	047d0002 	ldrbteq	r0, [sp], #-2
    3f84:	00000824 	andeq	r0, r0, r4, lsr #16
    3f88:	00000826 	andeq	r0, r0, r6, lsr #16
    3f8c:	107d0002 	rsbsne	r0, sp, r2
    3f90:	00000826 	andeq	r0, r0, r6, lsr #16
    3f94:	00000840 	andeq	r0, r0, r0, asr #16
    3f98:	10770002 	rsbsne	r0, r7, r2
	...
    3fa8:	00000002 	andeq	r0, r0, r2
    3fac:	007d0002 	rsbseq	r0, sp, r2
    3fb0:	00000002 	andeq	r0, r0, r2
    3fb4:	00000004 	andeq	r0, r0, r4
    3fb8:	047d0002 	ldrbteq	r0, [sp], #-2
    3fbc:	00000004 	andeq	r0, r0, r4
    3fc0:	00000006 	andeq	r0, r0, r6
    3fc4:	107d0002 	rsbsne	r0, sp, r2
    3fc8:	00000006 	andeq	r0, r0, r6
    3fcc:	0000004c 	andeq	r0, r0, ip, asr #32
    3fd0:	10770002 	rsbsne	r0, r7, r2
	...
    3fdc:	0000004c 	andeq	r0, r0, ip, asr #32
    3fe0:	0000004e 	andeq	r0, r0, lr, asr #32
    3fe4:	007d0002 	rsbseq	r0, sp, r2
    3fe8:	0000004e 	andeq	r0, r0, lr, asr #32
    3fec:	00000050 	andeq	r0, r0, r0, asr r0
    3ff0:	047d0002 	ldrbteq	r0, [sp], #-2
    3ff4:	00000050 	andeq	r0, r0, r0, asr r0
    3ff8:	0000006c 	andeq	r0, r0, ip, rrx
    3ffc:	04770002 	ldrbteq	r0, [r7], #-2
	...
    4008:	0000006c 	andeq	r0, r0, ip, rrx
    400c:	0000006e 	andeq	r0, r0, lr, rrx
    4010:	007d0002 	rsbseq	r0, sp, r2
    4014:	0000006e 	andeq	r0, r0, lr, rrx
    4018:	00000070 	andeq	r0, r0, r0, ror r0
    401c:	047d0002 	ldrbteq	r0, [sp], #-2
    4020:	00000070 	andeq	r0, r0, r0, ror r0
    4024:	0000008c 	andeq	r0, r0, ip, lsl #1
    4028:	04770002 	ldrbteq	r0, [r7], #-2
	...
    4034:	0000008c 	andeq	r0, r0, ip, lsl #1
    4038:	0000008e 	andeq	r0, r0, lr, lsl #1
    403c:	007d0002 	rsbseq	r0, sp, r2
    4040:	0000008e 	andeq	r0, r0, lr, lsl #1
    4044:	00000090 	muleq	r0, r0, r0
    4048:	047d0002 	ldrbteq	r0, [sp], #-2
    404c:	00000090 	muleq	r0, r0, r0
    4050:	00000092 	muleq	r0, r2, r0
    4054:	107d0002 	rsbsne	r0, sp, r2
    4058:	00000092 	muleq	r0, r2, r0
    405c:	000000bc 	strheq	r0, [r0], -ip
    4060:	10770002 	rsbsne	r0, r7, r2
	...
    406c:	000000bc 	strheq	r0, [r0], -ip
    4070:	000000be 	strheq	r0, [r0], -lr
    4074:	007d0002 	rsbseq	r0, sp, r2
    4078:	000000be 	strheq	r0, [r0], -lr
    407c:	000000c0 	andeq	r0, r0, r0, asr #1
    4080:	087d0002 	ldmdaeq	sp!, {r1}^
    4084:	000000c0 	andeq	r0, r0, r0, asr #1
    4088:	000000c2 	andeq	r0, r0, r2, asr #1
    408c:	107d0002 	rsbsne	r0, sp, r2
    4090:	000000c2 	andeq	r0, r0, r2, asr #1
    4094:	000000ec 	andeq	r0, r0, ip, ror #1
    4098:	10770002 	rsbsne	r0, r7, r2
	...
    40a4:	000000ec 	andeq	r0, r0, ip, ror #1
    40a8:	000000ee 	andeq	r0, r0, lr, ror #1
    40ac:	007d0002 	rsbseq	r0, sp, r2
    40b0:	000000ee 	andeq	r0, r0, lr, ror #1
    40b4:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    40b8:	087d0002 	ldmdaeq	sp!, {r1}^
    40bc:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    40c0:	000000f2 	strdeq	r0, [r0], -r2
    40c4:	107d0002 	rsbsne	r0, sp, r2
    40c8:	000000f2 	strdeq	r0, [r0], -r2
    40cc:	00000120 	andeq	r0, r0, r0, lsr #2
    40d0:	10770002 	rsbsne	r0, r7, r2
	...
    40dc:	00000120 	andeq	r0, r0, r0, lsr #2
    40e0:	00000122 	andeq	r0, r0, r2, lsr #2
    40e4:	007d0002 	rsbseq	r0, sp, r2
    40e8:	00000122 	andeq	r0, r0, r2, lsr #2
    40ec:	00000124 	andeq	r0, r0, r4, lsr #2
    40f0:	087d0002 	ldmdaeq	sp!, {r1}^
    40f4:	00000124 	andeq	r0, r0, r4, lsr #2
    40f8:	00000126 	andeq	r0, r0, r6, lsr #2
    40fc:	107d0002 	rsbsne	r0, sp, r2
    4100:	00000126 	andeq	r0, r0, r6, lsr #2
    4104:	00000150 	andeq	r0, r0, r0, asr r1
    4108:	10770002 	rsbsne	r0, r7, r2
	...
    4114:	00000150 	andeq	r0, r0, r0, asr r1
    4118:	00000152 	andeq	r0, r0, r2, asr r1
    411c:	007d0002 	rsbseq	r0, sp, r2
    4120:	00000152 	andeq	r0, r0, r2, asr r1
    4124:	00000154 	andeq	r0, r0, r4, asr r1
    4128:	047d0002 	ldrbteq	r0, [sp], #-2
    412c:	00000154 	andeq	r0, r0, r4, asr r1
    4130:	00000156 	andeq	r0, r0, r6, asr r1
    4134:	107d0002 	rsbsne	r0, sp, r2
    4138:	00000156 	andeq	r0, r0, r6, asr r1
    413c:	0000018c 	andeq	r0, r0, ip, lsl #3
    4140:	10770002 	rsbsne	r0, r7, r2
	...
    414c:	0000018c 	andeq	r0, r0, ip, lsl #3
    4150:	0000018e 	andeq	r0, r0, lr, lsl #3
    4154:	007d0002 	rsbseq	r0, sp, r2
    4158:	0000018e 	andeq	r0, r0, lr, lsl #3
    415c:	00000190 	muleq	r0, r0, r1
    4160:	047d0002 	ldrbteq	r0, [sp], #-2
    4164:	00000190 	muleq	r0, r0, r1
    4168:	000001ac 	andeq	r0, r0, ip, lsr #3
    416c:	04770002 	ldrbteq	r0, [r7], #-2
	...
    4178:	000001ac 	andeq	r0, r0, ip, lsr #3
    417c:	000001ae 	andeq	r0, r0, lr, lsr #3
    4180:	007d0002 	rsbseq	r0, sp, r2
    4184:	000001ae 	andeq	r0, r0, lr, lsr #3
    4188:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    418c:	047d0002 	ldrbteq	r0, [sp], #-2
    4190:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    4194:	000001dc 	ldrdeq	r0, [r0], -ip
    4198:	04770002 	ldrbteq	r0, [r7], #-2
	...
    41a4:	000001dc 	ldrdeq	r0, [r0], -ip
    41a8:	000001de 	ldrdeq	r0, [r0], -lr
    41ac:	007d0002 	rsbseq	r0, sp, r2
    41b0:	000001de 	ldrdeq	r0, [r0], -lr
    41b4:	000001e0 	andeq	r0, r0, r0, ror #3
    41b8:	047d0002 	ldrbteq	r0, [sp], #-2
    41bc:	000001e0 	andeq	r0, r0, r0, ror #3
    41c0:	000001e2 	andeq	r0, r0, r2, ror #3
    41c4:	187d0002 	ldmdane	sp!, {r1}^
    41c8:	000001e2 	andeq	r0, r0, r2, ror #3
    41cc:	0000021c 	andeq	r0, r0, ip, lsl r2
    41d0:	18770002 	ldmdane	r7!, {r1}^
	...
    41dc:	0000021c 	andeq	r0, r0, ip, lsl r2
    41e0:	0000021e 	andeq	r0, r0, lr, lsl r2
    41e4:	007d0002 	rsbseq	r0, sp, r2
    41e8:	0000021e 	andeq	r0, r0, lr, lsl r2
    41ec:	00000220 	andeq	r0, r0, r0, lsr #4
    41f0:	047d0002 	ldrbteq	r0, [sp], #-2
    41f4:	00000220 	andeq	r0, r0, r0, lsr #4
    41f8:	00000222 	andeq	r0, r0, r2, lsr #4
    41fc:	107d0002 	rsbsne	r0, sp, r2
    4200:	00000222 	andeq	r0, r0, r2, lsr #4
    4204:	0000024c 	andeq	r0, r0, ip, asr #4
    4208:	10770002 	rsbsne	r0, r7, r2
	...
    4214:	0000024c 	andeq	r0, r0, ip, asr #4
    4218:	0000024e 	andeq	r0, r0, lr, asr #4
    421c:	007d0002 	rsbseq	r0, sp, r2
    4220:	0000024e 	andeq	r0, r0, lr, asr #4
    4224:	00000250 	andeq	r0, r0, r0, asr r2
    4228:	047d0002 	ldrbteq	r0, [sp], #-2
    422c:	00000250 	andeq	r0, r0, r0, asr r2
    4230:	00000252 	andeq	r0, r0, r2, asr r2
    4234:	187d0002 	ldmdane	sp!, {r1}^
    4238:	00000252 	andeq	r0, r0, r2, asr r2
    423c:	000002a4 	andeq	r0, r0, r4, lsr #5
    4240:	18770002 	ldmdane	r7!, {r1}^
	...
    424c:	000002a4 	andeq	r0, r0, r4, lsr #5
    4250:	000002a6 	andeq	r0, r0, r6, lsr #5
    4254:	007d0002 	rsbseq	r0, sp, r2
    4258:	000002a6 	andeq	r0, r0, r6, lsr #5
    425c:	000002a8 	andeq	r0, r0, r8, lsr #5
    4260:	047d0002 	ldrbteq	r0, [sp], #-2
    4264:	000002a8 	andeq	r0, r0, r8, lsr #5
    4268:	000002aa 	andeq	r0, r0, sl, lsr #5
    426c:	107d0002 	rsbsne	r0, sp, r2
    4270:	000002aa 	andeq	r0, r0, sl, lsr #5
    4274:	000002d4 	ldrdeq	r0, [r0], -r4
    4278:	10770002 	rsbsne	r0, r7, r2
	...
    4288:	00000002 	andeq	r0, r0, r2
    428c:	007d0002 	rsbseq	r0, sp, r2
    4290:	00000002 	andeq	r0, r0, r2
    4294:	00000004 	andeq	r0, r0, r4
    4298:	047d0002 	ldrbteq	r0, [sp], #-2
    429c:	00000004 	andeq	r0, r0, r4
    42a0:	00000058 	andeq	r0, r0, r8, asr r0
    42a4:	04770002 	ldrbteq	r0, [r7], #-2
	...
    42b0:	00000058 	andeq	r0, r0, r8, asr r0
    42b4:	0000005a 	andeq	r0, r0, sl, asr r0
    42b8:	007d0002 	rsbseq	r0, sp, r2
    42bc:	0000005a 	andeq	r0, r0, sl, asr r0
    42c0:	0000005c 	andeq	r0, r0, ip, asr r0
    42c4:	047d0002 	ldrbteq	r0, [sp], #-2
    42c8:	0000005c 	andeq	r0, r0, ip, asr r0
    42cc:	0000005e 	andeq	r0, r0, lr, asr r0
    42d0:	187d0002 	ldmdane	sp!, {r1}^
    42d4:	0000005e 	andeq	r0, r0, lr, asr r0
    42d8:	000000b8 	strheq	r0, [r0], -r8
    42dc:	18770002 	ldmdane	r7!, {r1}^
	...
    42e8:	000000b8 	strheq	r0, [r0], -r8
    42ec:	000000ba 	strheq	r0, [r0], -sl
    42f0:	007d0002 	rsbseq	r0, sp, r2
    42f4:	000000ba 	strheq	r0, [r0], -sl
    42f8:	000000bc 	strheq	r0, [r0], -ip
    42fc:	047d0002 	ldrbteq	r0, [sp], #-2
    4300:	000000bc 	strheq	r0, [r0], -ip
    4304:	000000be 	strheq	r0, [r0], -lr
    4308:	107d0002 	rsbsne	r0, sp, r2
    430c:	000000be 	strheq	r0, [r0], -lr
    4310:	000000fa 	strdeq	r0, [r0], -sl
    4314:	10770002 	rsbsne	r0, r7, r2
	...
    4320:	000000fc 	strdeq	r0, [r0], -ip
    4324:	000000fe 	strdeq	r0, [r0], -lr
    4328:	007d0002 	rsbseq	r0, sp, r2
    432c:	000000fe 	strdeq	r0, [r0], -lr
    4330:	00000100 	andeq	r0, r0, r0, lsl #2
    4334:	047d0002 	ldrbteq	r0, [sp], #-2
    4338:	00000100 	andeq	r0, r0, r0, lsl #2
    433c:	00000102 	andeq	r0, r0, r2, lsl #2
    4340:	107d0002 	rsbsne	r0, sp, r2
    4344:	00000102 	andeq	r0, r0, r2, lsl #2
    4348:	0000011c 	andeq	r0, r0, ip, lsl r1
    434c:	10770002 	rsbsne	r0, r7, r2
	...
    4358:	0000011c 	andeq	r0, r0, ip, lsl r1
    435c:	0000011e 	andeq	r0, r0, lr, lsl r1
    4360:	007d0002 	rsbseq	r0, sp, r2
    4364:	0000011e 	andeq	r0, r0, lr, lsl r1
    4368:	00000120 	andeq	r0, r0, r0, lsr #2
    436c:	047d0002 	ldrbteq	r0, [sp], #-2
    4370:	00000120 	andeq	r0, r0, r0, lsr #2
    4374:	00000122 	andeq	r0, r0, r2, lsr #2
    4378:	107d0002 	rsbsne	r0, sp, r2
    437c:	00000122 	andeq	r0, r0, r2, lsr #2
    4380:	0000014c 	andeq	r0, r0, ip, asr #2
    4384:	10770002 	rsbsne	r0, r7, r2
	...
    4390:	0000014c 	andeq	r0, r0, ip, asr #2
    4394:	0000014e 	andeq	r0, r0, lr, asr #2
    4398:	007d0002 	rsbseq	r0, sp, r2
    439c:	0000014e 	andeq	r0, r0, lr, asr #2
    43a0:	00000150 	andeq	r0, r0, r0, asr r1
    43a4:	047d0002 	ldrbteq	r0, [sp], #-2
    43a8:	00000150 	andeq	r0, r0, r0, asr r1
    43ac:	00000164 	andeq	r0, r0, r4, ror #2
    43b0:	04770002 	ldrbteq	r0, [r7], #-2
	...
    43bc:	00000164 	andeq	r0, r0, r4, ror #2
    43c0:	00000166 	andeq	r0, r0, r6, ror #2
    43c4:	007d0002 	rsbseq	r0, sp, r2
    43c8:	00000166 	andeq	r0, r0, r6, ror #2
    43cc:	00000168 	andeq	r0, r0, r8, ror #2
    43d0:	047d0002 	ldrbteq	r0, [sp], #-2
    43d4:	00000168 	andeq	r0, r0, r8, ror #2
    43d8:	0000016a 	andeq	r0, r0, sl, ror #2
    43dc:	107d0002 	rsbsne	r0, sp, r2
    43e0:	0000016a 	andeq	r0, r0, sl, ror #2
    43e4:	000001a4 	andeq	r0, r0, r4, lsr #3
    43e8:	10770002 	rsbsne	r0, r7, r2
	...
    43f4:	000001a4 	andeq	r0, r0, r4, lsr #3
    43f8:	000001a6 	andeq	r0, r0, r6, lsr #3
    43fc:	007d0002 	rsbseq	r0, sp, r2
    4400:	000001a6 	andeq	r0, r0, r6, lsr #3
    4404:	000001a8 	andeq	r0, r0, r8, lsr #3
    4408:	047d0002 	ldrbteq	r0, [sp], #-2
    440c:	000001a8 	andeq	r0, r0, r8, lsr #3
    4410:	000001aa 	andeq	r0, r0, sl, lsr #3
    4414:	107d0002 	rsbsne	r0, sp, r2
    4418:	000001aa 	andeq	r0, r0, sl, lsr #3
    441c:	000001c4 	andeq	r0, r0, r4, asr #3
    4420:	10770002 	rsbsne	r0, r7, r2
	...
    442c:	000001c4 	andeq	r0, r0, r4, asr #3
    4430:	000001c6 	andeq	r0, r0, r6, asr #3
    4434:	007d0002 	rsbseq	r0, sp, r2
    4438:	000001c6 	andeq	r0, r0, r6, asr #3
    443c:	000001c8 	andeq	r0, r0, r8, asr #3
    4440:	047d0002 	ldrbteq	r0, [sp], #-2
    4444:	000001c8 	andeq	r0, r0, r8, asr #3
    4448:	000001ca 	andeq	r0, r0, sl, asr #3
    444c:	187d0002 	ldmdane	sp!, {r1}^
    4450:	000001ca 	andeq	r0, r0, sl, asr #3
    4454:	0000021c 	andeq	r0, r0, ip, lsl r2
    4458:	18770002 	ldmdane	r7!, {r1}^
	...
    4464:	0000021c 	andeq	r0, r0, ip, lsl r2
    4468:	0000021e 	andeq	r0, r0, lr, lsl r2
    446c:	007d0002 	rsbseq	r0, sp, r2
    4470:	0000021e 	andeq	r0, r0, lr, lsl r2
    4474:	00000220 	andeq	r0, r0, r0, lsr #4
    4478:	047d0002 	ldrbteq	r0, [sp], #-2
    447c:	00000220 	andeq	r0, r0, r0, lsr #4
    4480:	00000222 	andeq	r0, r0, r2, lsr #4
    4484:	107d0002 	rsbsne	r0, sp, r2
    4488:	00000222 	andeq	r0, r0, r2, lsr #4
    448c:	00000256 	andeq	r0, r0, r6, asr r2
    4490:	10770002 	rsbsne	r0, r7, r2
	...
    449c:	00000258 	andeq	r0, r0, r8, asr r2
    44a0:	0000025a 	andeq	r0, r0, sl, asr r2
    44a4:	007d0002 	rsbseq	r0, sp, r2
    44a8:	0000025a 	andeq	r0, r0, sl, asr r2
    44ac:	0000025c 	andeq	r0, r0, ip, asr r2
    44b0:	047d0002 	ldrbteq	r0, [sp], #-2
    44b4:	0000025c 	andeq	r0, r0, ip, asr r2
    44b8:	00000270 	andeq	r0, r0, r0, ror r2
    44bc:	04770002 	ldrbteq	r0, [r7], #-2
	...
    44c8:	00000270 	andeq	r0, r0, r0, ror r2
    44cc:	00000272 	andeq	r0, r0, r2, ror r2
    44d0:	007d0002 	rsbseq	r0, sp, r2
    44d4:	00000272 	andeq	r0, r0, r2, ror r2
    44d8:	00000274 	andeq	r0, r0, r4, ror r2
    44dc:	047d0002 	ldrbteq	r0, [sp], #-2
    44e0:	00000274 	andeq	r0, r0, r4, ror r2
    44e4:	00000276 	andeq	r0, r0, r6, ror r2
    44e8:	187d0002 	ldmdane	sp!, {r1}^
    44ec:	00000276 	andeq	r0, r0, r6, ror r2
    44f0:	0000029c 	muleq	r0, ip, r2
    44f4:	18770002 	ldmdane	r7!, {r1}^
	...
    4500:	0000029c 	muleq	r0, ip, r2
    4504:	0000029e 	muleq	r0, lr, r2
    4508:	007d0002 	rsbseq	r0, sp, r2
    450c:	0000029e 	muleq	r0, lr, r2
    4510:	000002a0 	andeq	r0, r0, r0, lsr #5
    4514:	047d0002 	ldrbteq	r0, [sp], #-2
    4518:	000002a0 	andeq	r0, r0, r0, lsr #5
    451c:	000002a2 	andeq	r0, r0, r2, lsr #5
    4520:	187d0002 	ldmdane	sp!, {r1}^
    4524:	000002a2 	andeq	r0, r0, r2, lsr #5
    4528:	000002f8 	strdeq	r0, [r0], -r8
    452c:	18770002 	ldmdane	r7!, {r1}^
	...
    4538:	000002f8 	strdeq	r0, [r0], -r8
    453c:	000002fa 	strdeq	r0, [r0], -sl
    4540:	007d0002 	rsbseq	r0, sp, r2
    4544:	000002fa 	strdeq	r0, [r0], -sl
    4548:	000002fc 	strdeq	r0, [r0], -ip
    454c:	047d0002 	ldrbteq	r0, [sp], #-2
    4550:	000002fc 	strdeq	r0, [r0], -ip
    4554:	000002fe 	strdeq	r0, [r0], -lr
    4558:	107d0002 	rsbsne	r0, sp, r2
    455c:	000002fe 	strdeq	r0, [r0], -lr
    4560:	0000033a 	andeq	r0, r0, sl, lsr r3
    4564:	10770002 	rsbsne	r0, r7, r2
	...
    4570:	0000033c 	andeq	r0, r0, ip, lsr r3
    4574:	0000033e 	andeq	r0, r0, lr, lsr r3
    4578:	007d0002 	rsbseq	r0, sp, r2
    457c:	0000033e 	andeq	r0, r0, lr, lsr r3
    4580:	00000340 	andeq	r0, r0, r0, asr #6
    4584:	047d0002 	ldrbteq	r0, [sp], #-2
    4588:	00000340 	andeq	r0, r0, r0, asr #6
    458c:	00000350 	andeq	r0, r0, r0, asr r3
    4590:	04770002 	ldrbteq	r0, [r7], #-2
	...
    459c:	00000350 	andeq	r0, r0, r0, asr r3
    45a0:	00000352 	andeq	r0, r0, r2, asr r3
    45a4:	007d0002 	rsbseq	r0, sp, r2
    45a8:	00000352 	andeq	r0, r0, r2, asr r3
    45ac:	00000354 	andeq	r0, r0, r4, asr r3
    45b0:	047d0002 	ldrbteq	r0, [sp], #-2
    45b4:	00000354 	andeq	r0, r0, r4, asr r3
    45b8:	00000368 	andeq	r0, r0, r8, ror #6
    45bc:	04770002 	ldrbteq	r0, [r7], #-2
	...
    45c8:	00000368 	andeq	r0, r0, r8, ror #6
    45cc:	0000036a 	andeq	r0, r0, sl, ror #6
    45d0:	007d0002 	rsbseq	r0, sp, r2
    45d4:	0000036a 	andeq	r0, r0, sl, ror #6
    45d8:	0000036c 	andeq	r0, r0, ip, ror #6
    45dc:	047d0002 	ldrbteq	r0, [sp], #-2
    45e0:	0000036c 	andeq	r0, r0, ip, ror #6
    45e4:	0000036e 	andeq	r0, r0, lr, ror #6
    45e8:	107d0002 	rsbsne	r0, sp, r2
    45ec:	0000036e 	andeq	r0, r0, lr, ror #6
    45f0:	00000388 	andeq	r0, r0, r8, lsl #7
    45f4:	10770002 	rsbsne	r0, r7, r2
	...
    4600:	00000388 	andeq	r0, r0, r8, lsl #7
    4604:	0000038a 	andeq	r0, r0, sl, lsl #7
    4608:	007d0002 	rsbseq	r0, sp, r2
    460c:	0000038a 	andeq	r0, r0, sl, lsl #7
    4610:	0000038c 	andeq	r0, r0, ip, lsl #7
    4614:	047d0002 	ldrbteq	r0, [sp], #-2
    4618:	0000038c 	andeq	r0, r0, ip, lsl #7
    461c:	0000039c 	muleq	r0, ip, r3
    4620:	04770002 	ldrbteq	r0, [r7], #-2
	...
    462c:	0000039c 	muleq	r0, ip, r3
    4630:	0000039e 	muleq	r0, lr, r3
    4634:	007d0002 	rsbseq	r0, sp, r2
    4638:	0000039e 	muleq	r0, lr, r3
    463c:	000003a0 	andeq	r0, r0, r0, lsr #7
    4640:	047d0002 	ldrbteq	r0, [sp], #-2
    4644:	000003a0 	andeq	r0, r0, r0, lsr #7
    4648:	000003a2 	andeq	r0, r0, r2, lsr #7
    464c:	107d0002 	rsbsne	r0, sp, r2
    4650:	000003a2 	andeq	r0, r0, r2, lsr #7
    4654:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
    4658:	10770002 	rsbsne	r0, r7, r2
	...
    4664:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
    4668:	000003be 			; <UNDEFINED> instruction: 0x000003be
    466c:	007d0002 	rsbseq	r0, sp, r2
    4670:	000003be 			; <UNDEFINED> instruction: 0x000003be
    4674:	000003c0 	andeq	r0, r0, r0, asr #7
    4678:	047d0002 	ldrbteq	r0, [sp], #-2
    467c:	000003c0 	andeq	r0, r0, r0, asr #7
    4680:	000003c2 	andeq	r0, r0, r2, asr #7
    4684:	107d0002 	rsbsne	r0, sp, r2
    4688:	000003c2 	andeq	r0, r0, r2, asr #7
    468c:	000003dc 	ldrdeq	r0, [r0], -ip
    4690:	10770002 	rsbsne	r0, r7, r2
	...
    469c:	000003dc 	ldrdeq	r0, [r0], -ip
    46a0:	000003de 	ldrdeq	r0, [r0], -lr
    46a4:	007d0002 	rsbseq	r0, sp, r2
    46a8:	000003de 	ldrdeq	r0, [r0], -lr
    46ac:	000003e0 	andeq	r0, r0, r0, ror #7
    46b0:	047d0002 	ldrbteq	r0, [sp], #-2
    46b4:	000003e0 	andeq	r0, r0, r0, ror #7
    46b8:	000003e2 	andeq	r0, r0, r2, ror #7
    46bc:	107d0002 	rsbsne	r0, sp, r2
    46c0:	000003e2 	andeq	r0, r0, r2, ror #7
    46c4:	000003f8 	strdeq	r0, [r0], -r8
    46c8:	10770002 	rsbsne	r0, r7, r2
	...
    46d4:	000003f8 	strdeq	r0, [r0], -r8
    46d8:	000003fa 	strdeq	r0, [r0], -sl
    46dc:	007d0002 	rsbseq	r0, sp, r2
    46e0:	000003fa 	strdeq	r0, [r0], -sl
    46e4:	000003fc 	strdeq	r0, [r0], -ip
    46e8:	047d0002 	ldrbteq	r0, [sp], #-2
    46ec:	000003fc 	strdeq	r0, [r0], -ip
    46f0:	000003fe 	strdeq	r0, [r0], -lr
    46f4:	107d0002 	rsbsne	r0, sp, r2
    46f8:	000003fe 	strdeq	r0, [r0], -lr
    46fc:	00000418 	andeq	r0, r0, r8, lsl r4
    4700:	10770002 	rsbsne	r0, r7, r2
	...
    470c:	00000418 	andeq	r0, r0, r8, lsl r4
    4710:	0000041a 	andeq	r0, r0, sl, lsl r4
    4714:	007d0002 	rsbseq	r0, sp, r2
    4718:	0000041a 	andeq	r0, r0, sl, lsl r4
    471c:	0000041c 	andeq	r0, r0, ip, lsl r4
    4720:	047d0002 	ldrbteq	r0, [sp], #-2
    4724:	0000041c 	andeq	r0, r0, ip, lsl r4
    4728:	0000041e 	andeq	r0, r0, lr, lsl r4
    472c:	107d0002 	rsbsne	r0, sp, r2
    4730:	0000041e 	andeq	r0, r0, lr, lsl r4
    4734:	00000438 	andeq	r0, r0, r8, lsr r4
    4738:	10770002 	rsbsne	r0, r7, r2
	...
    4744:	00000438 	andeq	r0, r0, r8, lsr r4
    4748:	0000043a 	andeq	r0, r0, sl, lsr r4
    474c:	007d0002 	rsbseq	r0, sp, r2
    4750:	0000043a 	andeq	r0, r0, sl, lsr r4
    4754:	0000043c 	andeq	r0, r0, ip, lsr r4
    4758:	047d0002 	ldrbteq	r0, [sp], #-2
    475c:	0000043c 	andeq	r0, r0, ip, lsr r4
    4760:	0000043e 	andeq	r0, r0, lr, lsr r4
    4764:	107d0002 	rsbsne	r0, sp, r2
    4768:	0000043e 	andeq	r0, r0, lr, lsr r4
    476c:	00000458 	andeq	r0, r0, r8, asr r4
    4770:	10770002 	rsbsne	r0, r7, r2
	...
    477c:	00000458 	andeq	r0, r0, r8, asr r4
    4780:	0000045a 	andeq	r0, r0, sl, asr r4
    4784:	007d0002 	rsbseq	r0, sp, r2
    4788:	0000045a 	andeq	r0, r0, sl, asr r4
    478c:	0000045c 	andeq	r0, r0, ip, asr r4
    4790:	047d0002 	ldrbteq	r0, [sp], #-2
    4794:	0000045c 	andeq	r0, r0, ip, asr r4
    4798:	0000045e 	andeq	r0, r0, lr, asr r4
    479c:	107d0002 	rsbsne	r0, sp, r2
    47a0:	0000045e 	andeq	r0, r0, lr, asr r4
    47a4:	00000484 	andeq	r0, r0, r4, lsl #9
    47a8:	10770002 	rsbsne	r0, r7, r2
	...
    47b4:	00000484 	andeq	r0, r0, r4, lsl #9
    47b8:	00000486 	andeq	r0, r0, r6, lsl #9
    47bc:	007d0002 	rsbseq	r0, sp, r2
    47c0:	00000486 	andeq	r0, r0, r6, lsl #9
    47c4:	00000488 	andeq	r0, r0, r8, lsl #9
    47c8:	047d0002 	ldrbteq	r0, [sp], #-2
    47cc:	00000488 	andeq	r0, r0, r8, lsl #9
    47d0:	0000048a 	andeq	r0, r0, sl, lsl #9
    47d4:	107d0002 	rsbsne	r0, sp, r2
    47d8:	0000048a 	andeq	r0, r0, sl, lsl #9
    47dc:	000004a4 	andeq	r0, r0, r4, lsr #9
    47e0:	10770002 	rsbsne	r0, r7, r2
	...
    47ec:	000004a4 	andeq	r0, r0, r4, lsr #9
    47f0:	000004a6 	andeq	r0, r0, r6, lsr #9
    47f4:	007d0002 	rsbseq	r0, sp, r2
    47f8:	000004a6 	andeq	r0, r0, r6, lsr #9
    47fc:	000004a8 	andeq	r0, r0, r8, lsr #9
    4800:	047d0002 	ldrbteq	r0, [sp], #-2
    4804:	000004a8 	andeq	r0, r0, r8, lsr #9
    4808:	000004aa 	andeq	r0, r0, sl, lsr #9
    480c:	187d0002 	ldmdane	sp!, {r1}^
    4810:	000004aa 	andeq	r0, r0, sl, lsr #9
    4814:	000004e0 	andeq	r0, r0, r0, ror #9
    4818:	18770002 	ldmdane	r7!, {r1}^
	...
    4824:	000004e0 	andeq	r0, r0, r0, ror #9
    4828:	000004e2 	andeq	r0, r0, r2, ror #9
    482c:	007d0002 	rsbseq	r0, sp, r2
    4830:	000004e2 	andeq	r0, r0, r2, ror #9
    4834:	000004e4 	andeq	r0, r0, r4, ror #9
    4838:	047d0002 	ldrbteq	r0, [sp], #-2
    483c:	000004e4 	andeq	r0, r0, r4, ror #9
    4840:	000004e6 	andeq	r0, r0, r6, ror #9
    4844:	107d0002 	rsbsne	r0, sp, r2
    4848:	000004e6 	andeq	r0, r0, r6, ror #9
    484c:	000004fc 	strdeq	r0, [r0], -ip
    4850:	10770002 	rsbsne	r0, r7, r2
	...
    485c:	000004fc 	strdeq	r0, [r0], -ip
    4860:	000004fe 	strdeq	r0, [r0], -lr
    4864:	007d0002 	rsbseq	r0, sp, r2
    4868:	000004fe 	strdeq	r0, [r0], -lr
    486c:	00000500 	andeq	r0, r0, r0, lsl #10
    4870:	047d0002 	ldrbteq	r0, [sp], #-2
    4874:	00000500 	andeq	r0, r0, r0, lsl #10
    4878:	00000502 	andeq	r0, r0, r2, lsl #10
    487c:	187d0002 	ldmdane	sp!, {r1}^
    4880:	00000502 	andeq	r0, r0, r2, lsl #10
    4884:	00000538 	andeq	r0, r0, r8, lsr r5
    4888:	18770002 	ldmdane	r7!, {r1}^
	...
    4894:	00000538 	andeq	r0, r0, r8, lsr r5
    4898:	0000053a 	andeq	r0, r0, sl, lsr r5
    489c:	007d0002 	rsbseq	r0, sp, r2
    48a0:	0000053a 	andeq	r0, r0, sl, lsr r5
    48a4:	0000053c 	andeq	r0, r0, ip, lsr r5
    48a8:	047d0002 	ldrbteq	r0, [sp], #-2
    48ac:	0000053c 	andeq	r0, r0, ip, lsr r5
    48b0:	0000053e 	andeq	r0, r0, lr, lsr r5
    48b4:	107d0002 	rsbsne	r0, sp, r2
    48b8:	0000053e 	andeq	r0, r0, lr, lsr r5
    48bc:	00000554 	andeq	r0, r0, r4, asr r5
    48c0:	10770002 	rsbsne	r0, r7, r2
	...
    48d0:	00000002 	andeq	r0, r0, r2
    48d4:	007d0002 	rsbseq	r0, sp, r2
    48d8:	00000002 	andeq	r0, r0, r2
    48dc:	00000004 	andeq	r0, r0, r4
    48e0:	087d0002 	ldmdaeq	sp!, {r1}^
    48e4:	00000004 	andeq	r0, r0, r4
    48e8:	00000006 	andeq	r0, r0, r6
    48ec:	107d0002 	rsbsne	r0, sp, r2
    48f0:	00000006 	andeq	r0, r0, r6
    48f4:	00000080 	andeq	r0, r0, r0, lsl #1
    48f8:	10770002 	rsbsne	r0, r7, r2
	...
    4904:	00000080 	andeq	r0, r0, r0, lsl #1
    4908:	00000082 	andeq	r0, r0, r2, lsl #1
    490c:	007d0002 	rsbseq	r0, sp, r2
    4910:	00000082 	andeq	r0, r0, r2, lsl #1
    4914:	00000084 	andeq	r0, r0, r4, lsl #1
    4918:	047d0002 	ldrbteq	r0, [sp], #-2
    491c:	00000084 	andeq	r0, r0, r4, lsl #1
    4920:	00000086 	andeq	r0, r0, r6, lsl #1
    4924:	187d0002 	ldmdane	sp!, {r1}^
    4928:	00000086 	andeq	r0, r0, r6, lsl #1
    492c:	00000108 	andeq	r0, r0, r8, lsl #2
    4930:	18770002 	ldmdane	r7!, {r1}^
	...
    493c:	00000108 	andeq	r0, r0, r8, lsl #2
    4940:	0000010a 	andeq	r0, r0, sl, lsl #2
    4944:	007d0002 	rsbseq	r0, sp, r2
    4948:	0000010a 	andeq	r0, r0, sl, lsl #2
    494c:	0000010c 	andeq	r0, r0, ip, lsl #2
    4950:	087d0002 	ldmdaeq	sp!, {r1}^
    4954:	0000010c 	andeq	r0, r0, ip, lsl #2
    4958:	0000010e 	andeq	r0, r0, lr, lsl #2
    495c:	387d0002 	ldmdacc	sp!, {r1}^
    4960:	0000010e 	andeq	r0, r0, lr, lsl #2
    4964:	0000029c 	muleq	r0, ip, r2
    4968:	38770002 	ldmdacc	r7!, {r1}^
	...
    4974:	0000029c 	muleq	r0, ip, r2
    4978:	0000029e 	muleq	r0, lr, r2
    497c:	007d0002 	rsbseq	r0, sp, r2
    4980:	0000029e 	muleq	r0, lr, r2
    4984:	000002a0 	andeq	r0, r0, r0, lsr #5
    4988:	047d0002 	ldrbteq	r0, [sp], #-2
    498c:	000002a0 	andeq	r0, r0, r0, lsr #5
    4990:	000002a2 	andeq	r0, r0, r2, lsr #5
    4994:	107d0002 	rsbsne	r0, sp, r2
    4998:	000002a2 	andeq	r0, r0, r2, lsr #5
    499c:	000002f6 	strdeq	r0, [r0], -r6
    49a0:	10770002 	rsbsne	r0, r7, r2
	...
    49ac:	000002f8 	strdeq	r0, [r0], -r8
    49b0:	000002fa 	strdeq	r0, [r0], -sl
    49b4:	007d0002 	rsbseq	r0, sp, r2
    49b8:	000002fa 	strdeq	r0, [r0], -sl
    49bc:	000002fc 	strdeq	r0, [r0], -ip
    49c0:	047d0002 	ldrbteq	r0, [sp], #-2
    49c4:	000002fc 	strdeq	r0, [r0], -ip
    49c8:	000002fe 	strdeq	r0, [r0], -lr
    49cc:	107d0002 	rsbsne	r0, sp, r2
    49d0:	000002fe 	strdeq	r0, [r0], -lr
    49d4:	0000033a 	andeq	r0, r0, sl, lsr r3
    49d8:	10770002 	rsbsne	r0, r7, r2
	...
    49e4:	0000033c 	andeq	r0, r0, ip, lsr r3
    49e8:	0000033e 	andeq	r0, r0, lr, lsr r3
    49ec:	007d0002 	rsbseq	r0, sp, r2
    49f0:	0000033e 	andeq	r0, r0, lr, lsr r3
    49f4:	00000340 	andeq	r0, r0, r0, asr #6
    49f8:	047d0002 	ldrbteq	r0, [sp], #-2
    49fc:	00000340 	andeq	r0, r0, r0, asr #6
    4a00:	00000342 	andeq	r0, r0, r2, asr #6
    4a04:	107d0002 	rsbsne	r0, sp, r2
    4a08:	00000342 	andeq	r0, r0, r2, asr #6
    4a0c:	0000037a 	andeq	r0, r0, sl, ror r3
    4a10:	10770002 	rsbsne	r0, r7, r2
	...
    4a1c:	0000037c 	andeq	r0, r0, ip, ror r3
    4a20:	0000037e 	andeq	r0, r0, lr, ror r3
    4a24:	007d0002 	rsbseq	r0, sp, r2
    4a28:	0000037e 	andeq	r0, r0, lr, ror r3
    4a2c:	00000380 	andeq	r0, r0, r0, lsl #7
    4a30:	047d0002 	ldrbteq	r0, [sp], #-2
    4a34:	00000380 	andeq	r0, r0, r0, lsl #7
    4a38:	00000382 	andeq	r0, r0, r2, lsl #7
    4a3c:	107d0002 	rsbsne	r0, sp, r2
    4a40:	00000382 	andeq	r0, r0, r2, lsl #7
    4a44:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    4a48:	10770002 	rsbsne	r0, r7, r2
	...
    4a54:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
    4a58:	000003be 			; <UNDEFINED> instruction: 0x000003be
    4a5c:	007d0002 	rsbseq	r0, sp, r2
    4a60:	000003be 			; <UNDEFINED> instruction: 0x000003be
    4a64:	000003c0 	andeq	r0, r0, r0, asr #7
    4a68:	047d0002 	ldrbteq	r0, [sp], #-2
    4a6c:	000003c0 	andeq	r0, r0, r0, asr #7
    4a70:	000003c2 	andeq	r0, r0, r2, asr #7
    4a74:	187d0002 	ldmdane	sp!, {r1}^
    4a78:	000003c2 	andeq	r0, r0, r2, asr #7
    4a7c:	00000426 	andeq	r0, r0, r6, lsr #8
    4a80:	18770002 	ldmdane	r7!, {r1}^
	...
    4a8c:	00000428 	andeq	r0, r0, r8, lsr #8
    4a90:	0000042a 	andeq	r0, r0, sl, lsr #8
    4a94:	007d0002 	rsbseq	r0, sp, r2
    4a98:	0000042a 	andeq	r0, r0, sl, lsr #8
    4a9c:	0000042c 	andeq	r0, r0, ip, lsr #8
    4aa0:	047d0002 	ldrbteq	r0, [sp], #-2
    4aa4:	0000042c 	andeq	r0, r0, ip, lsr #8
    4aa8:	0000042e 	andeq	r0, r0, lr, lsr #8
    4aac:	107d0002 	rsbsne	r0, sp, r2
    4ab0:	0000042e 	andeq	r0, r0, lr, lsr #8
    4ab4:	00000470 	andeq	r0, r0, r0, ror r4
    4ab8:	10770002 	rsbsne	r0, r7, r2
	...
    4ac4:	00000470 	andeq	r0, r0, r0, ror r4
    4ac8:	00000472 	andeq	r0, r0, r2, ror r4
    4acc:	007d0002 	rsbseq	r0, sp, r2
    4ad0:	00000472 	andeq	r0, r0, r2, ror r4
    4ad4:	00000474 	andeq	r0, r0, r4, ror r4
    4ad8:	047d0002 	ldrbteq	r0, [sp], #-2
    4adc:	00000474 	andeq	r0, r0, r4, ror r4
    4ae0:	00000476 	andeq	r0, r0, r6, ror r4
    4ae4:	107d0002 	rsbsne	r0, sp, r2
    4ae8:	00000476 	andeq	r0, r0, r6, ror r4
    4aec:	0000048c 	andeq	r0, r0, ip, lsl #9
    4af0:	10770002 	rsbsne	r0, r7, r2
	...
    4afc:	0000048c 	andeq	r0, r0, ip, lsl #9
    4b00:	0000048e 	andeq	r0, r0, lr, lsl #9
    4b04:	007d0002 	rsbseq	r0, sp, r2
    4b08:	0000048e 	andeq	r0, r0, lr, lsl #9
    4b0c:	00000490 	muleq	r0, r0, r4
    4b10:	047d0002 	ldrbteq	r0, [sp], #-2
    4b14:	00000490 	muleq	r0, r0, r4
    4b18:	00000492 	muleq	r0, r2, r4
    4b1c:	107d0002 	rsbsne	r0, sp, r2
    4b20:	00000492 	muleq	r0, r2, r4
    4b24:	000004a6 	andeq	r0, r0, r6, lsr #9
    4b28:	10770002 	rsbsne	r0, r7, r2
	...
    4b34:	000004a8 	andeq	r0, r0, r8, lsr #9
    4b38:	000004aa 	andeq	r0, r0, sl, lsr #9
    4b3c:	007d0002 	rsbseq	r0, sp, r2
    4b40:	000004aa 	andeq	r0, r0, sl, lsr #9
    4b44:	000004ac 	andeq	r0, r0, ip, lsr #9
    4b48:	047d0002 	ldrbteq	r0, [sp], #-2
    4b4c:	000004ac 	andeq	r0, r0, ip, lsr #9
    4b50:	000004ae 	andeq	r0, r0, lr, lsr #9
    4b54:	107d0002 	rsbsne	r0, sp, r2
    4b58:	000004ae 	andeq	r0, r0, lr, lsr #9
    4b5c:	000004ea 	andeq	r0, r0, sl, ror #9
    4b60:	10770002 	rsbsne	r0, r7, r2
	...
    4b6c:	000004ec 	andeq	r0, r0, ip, ror #9
    4b70:	000004ee 	andeq	r0, r0, lr, ror #9
    4b74:	007d0002 	rsbseq	r0, sp, r2
    4b78:	000004ee 	andeq	r0, r0, lr, ror #9
    4b7c:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4b80:	047d0002 	ldrbteq	r0, [sp], #-2
    4b84:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4b88:	000004f2 	strdeq	r0, [r0], -r2
    4b8c:	107d0002 	rsbsne	r0, sp, r2
    4b90:	000004f2 	strdeq	r0, [r0], -r2
    4b94:	0000052a 	andeq	r0, r0, sl, lsr #10
    4b98:	10770002 	rsbsne	r0, r7, r2
	...
    4ba4:	0000052c 	andeq	r0, r0, ip, lsr #10
    4ba8:	0000052e 	andeq	r0, r0, lr, lsr #10
    4bac:	007d0002 	rsbseq	r0, sp, r2
    4bb0:	0000052e 	andeq	r0, r0, lr, lsr #10
    4bb4:	00000530 	andeq	r0, r0, r0, lsr r5
    4bb8:	047d0002 	ldrbteq	r0, [sp], #-2
    4bbc:	00000530 	andeq	r0, r0, r0, lsr r5
    4bc0:	00000532 	andeq	r0, r0, r2, lsr r5
    4bc4:	107d0002 	rsbsne	r0, sp, r2
    4bc8:	00000532 	andeq	r0, r0, r2, lsr r5
    4bcc:	00000562 	andeq	r0, r0, r2, ror #10
    4bd0:	10770002 	rsbsne	r0, r7, r2
	...
    4bdc:	00000564 	andeq	r0, r0, r4, ror #10
    4be0:	00000566 	andeq	r0, r0, r6, ror #10
    4be4:	007d0002 	rsbseq	r0, sp, r2
    4be8:	00000566 	andeq	r0, r0, r6, ror #10
    4bec:	00000568 	andeq	r0, r0, r8, ror #10
    4bf0:	047d0002 	ldrbteq	r0, [sp], #-2
    4bf4:	00000568 	andeq	r0, r0, r8, ror #10
    4bf8:	0000056a 	andeq	r0, r0, sl, ror #10
    4bfc:	107d0002 	rsbsne	r0, sp, r2
    4c00:	0000056a 	andeq	r0, r0, sl, ror #10
    4c04:	00000586 	andeq	r0, r0, r6, lsl #11
    4c08:	10770002 	rsbsne	r0, r7, r2
	...
    4c14:	00000588 	andeq	r0, r0, r8, lsl #11
    4c18:	0000058a 	andeq	r0, r0, sl, lsl #11
    4c1c:	007d0002 	rsbseq	r0, sp, r2
    4c20:	0000058a 	andeq	r0, r0, sl, lsl #11
    4c24:	0000058c 	andeq	r0, r0, ip, lsl #11
    4c28:	047d0002 	ldrbteq	r0, [sp], #-2
    4c2c:	0000058c 	andeq	r0, r0, ip, lsl #11
    4c30:	0000058e 	andeq	r0, r0, lr, lsl #11
    4c34:	107d0002 	rsbsne	r0, sp, r2
    4c38:	0000058e 	andeq	r0, r0, lr, lsl #11
    4c3c:	000005c6 	andeq	r0, r0, r6, asr #11
    4c40:	10770002 	rsbsne	r0, r7, r2
	...
    4c4c:	000005c8 	andeq	r0, r0, r8, asr #11
    4c50:	000005ca 	andeq	r0, r0, sl, asr #11
    4c54:	007d0002 	rsbseq	r0, sp, r2
    4c58:	000005ca 	andeq	r0, r0, sl, asr #11
    4c5c:	000005cc 	andeq	r0, r0, ip, asr #11
    4c60:	047d0002 	ldrbteq	r0, [sp], #-2
    4c64:	000005cc 	andeq	r0, r0, ip, asr #11
    4c68:	000005ce 	andeq	r0, r0, lr, asr #11
    4c6c:	187d0002 	ldmdane	sp!, {r1}^
    4c70:	000005ce 	andeq	r0, r0, lr, asr #11
    4c74:	000005fc 	strdeq	r0, [r0], -ip
    4c78:	18770002 	ldmdane	r7!, {r1}^
	...
    4c84:	000005fc 	strdeq	r0, [r0], -ip
    4c88:	000005fe 	strdeq	r0, [r0], -lr
    4c8c:	007d0002 	rsbseq	r0, sp, r2
    4c90:	000005fe 	strdeq	r0, [r0], -lr
    4c94:	00000600 	andeq	r0, r0, r0, lsl #12
    4c98:	047d0002 	ldrbteq	r0, [sp], #-2
    4c9c:	00000600 	andeq	r0, r0, r0, lsl #12
    4ca0:	00000602 	andeq	r0, r0, r2, lsl #12
    4ca4:	107d0002 	rsbsne	r0, sp, r2
    4ca8:	00000602 	andeq	r0, r0, r2, lsl #12
    4cac:	00000616 	andeq	r0, r0, r6, lsl r6
    4cb0:	10770002 	rsbsne	r0, r7, r2
	...
    4cbc:	00000618 	andeq	r0, r0, r8, lsl r6
    4cc0:	0000061a 	andeq	r0, r0, sl, lsl r6
    4cc4:	007d0002 	rsbseq	r0, sp, r2
    4cc8:	0000061a 	andeq	r0, r0, sl, lsl r6
    4ccc:	0000061c 	andeq	r0, r0, ip, lsl r6
    4cd0:	047d0002 	ldrbteq	r0, [sp], #-2
    4cd4:	0000061c 	andeq	r0, r0, ip, lsl r6
    4cd8:	0000061e 	andeq	r0, r0, lr, lsl r6
    4cdc:	107d0002 	rsbsne	r0, sp, r2
    4ce0:	0000061e 	andeq	r0, r0, lr, lsl r6
    4ce4:	00000658 	andeq	r0, r0, r8, asr r6
    4ce8:	10770002 	rsbsne	r0, r7, r2
	...
    4cf4:	00000658 	andeq	r0, r0, r8, asr r6
    4cf8:	0000065a 	andeq	r0, r0, sl, asr r6
    4cfc:	007d0002 	rsbseq	r0, sp, r2
    4d00:	0000065a 	andeq	r0, r0, sl, asr r6
    4d04:	0000065c 	andeq	r0, r0, ip, asr r6
    4d08:	047d0002 	ldrbteq	r0, [sp], #-2
    4d0c:	0000065c 	andeq	r0, r0, ip, asr r6
    4d10:	0000065e 	andeq	r0, r0, lr, asr r6
    4d14:	187d0002 	ldmdane	sp!, {r1}^
    4d18:	0000065e 	andeq	r0, r0, lr, asr r6
    4d1c:	00000696 	muleq	r0, r6, r6
    4d20:	18770002 	ldmdane	r7!, {r1}^
	...
    4d2c:	00000698 	muleq	r0, r8, r6
    4d30:	0000069a 	muleq	r0, sl, r6
    4d34:	007d0002 	rsbseq	r0, sp, r2
    4d38:	0000069a 	muleq	r0, sl, r6
    4d3c:	0000069c 	muleq	r0, ip, r6
    4d40:	047d0002 	ldrbteq	r0, [sp], #-2
    4d44:	0000069c 	muleq	r0, ip, r6
    4d48:	0000069e 	muleq	r0, lr, r6
    4d4c:	107d0002 	rsbsne	r0, sp, r2
    4d50:	0000069e 	muleq	r0, lr, r6
    4d54:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
    4d58:	10770002 	rsbsne	r0, r7, r2
	...
    4d64:	000006bc 			; <UNDEFINED> instruction: 0x000006bc
    4d68:	000006be 			; <UNDEFINED> instruction: 0x000006be
    4d6c:	007d0002 	rsbseq	r0, sp, r2
    4d70:	000006be 			; <UNDEFINED> instruction: 0x000006be
    4d74:	000006c0 	andeq	r0, r0, r0, asr #13
    4d78:	047d0002 	ldrbteq	r0, [sp], #-2
    4d7c:	000006c0 	andeq	r0, r0, r0, asr #13
    4d80:	000006c2 	andeq	r0, r0, r2, asr #13
    4d84:	187d0002 	ldmdane	sp!, {r1}^
    4d88:	000006c2 	andeq	r0, r0, r2, asr #13
    4d8c:	00000744 	andeq	r0, r0, r4, asr #14
    4d90:	18770002 	ldmdane	r7!, {r1}^
	...
    4d9c:	00000744 	andeq	r0, r0, r4, asr #14
    4da0:	00000746 	andeq	r0, r0, r6, asr #14
    4da4:	007d0002 	rsbseq	r0, sp, r2
    4da8:	00000746 	andeq	r0, r0, r6, asr #14
    4dac:	00000748 	andeq	r0, r0, r8, asr #14
    4db0:	047d0002 	ldrbteq	r0, [sp], #-2
    4db4:	00000748 	andeq	r0, r0, r8, asr #14
    4db8:	0000074a 	andeq	r0, r0, sl, asr #14
    4dbc:	187d0002 	ldmdane	sp!, {r1}^
    4dc0:	0000074a 	andeq	r0, r0, sl, asr #14
    4dc4:	0000077c 	andeq	r0, r0, ip, ror r7
    4dc8:	18770002 	ldmdane	r7!, {r1}^
	...
    4dd8:	00000002 	andeq	r0, r0, r2
    4ddc:	007d0002 	rsbseq	r0, sp, r2
    4de0:	00000002 	andeq	r0, r0, r2
    4de4:	00000004 	andeq	r0, r0, r4
    4de8:	087d0002 	ldmdaeq	sp!, {r1}^
    4dec:	00000004 	andeq	r0, r0, r4
    4df0:	00000006 	andeq	r0, r0, r6
    4df4:	107d0002 	rsbsne	r0, sp, r2
    4df8:	00000006 	andeq	r0, r0, r6
    4dfc:	00000290 	muleq	r0, r0, r2
    4e00:	10770002 	rsbsne	r0, r7, r2
	...
    4e0c:	00000290 	muleq	r0, r0, r2
    4e10:	00000292 	muleq	r0, r2, r2
    4e14:	007d0002 	rsbseq	r0, sp, r2
    4e18:	00000292 	muleq	r0, r2, r2
    4e1c:	00000294 	muleq	r0, r4, r2
    4e20:	047d0002 	ldrbteq	r0, [sp], #-2
    4e24:	00000294 	muleq	r0, r4, r2
    4e28:	00000296 	muleq	r0, r6, r2
    4e2c:	187d0002 	ldmdane	sp!, {r1}^
    4e30:	00000296 	muleq	r0, r6, r2
    4e34:	0000038c 	andeq	r0, r0, ip, lsl #7
    4e38:	18770002 	ldmdane	r7!, {r1}^
	...
    4e44:	0000038c 	andeq	r0, r0, ip, lsl #7
    4e48:	0000038e 	andeq	r0, r0, lr, lsl #7
    4e4c:	007d0002 	rsbseq	r0, sp, r2
    4e50:	0000038e 	andeq	r0, r0, lr, lsl #7
    4e54:	00000390 	muleq	r0, r0, r3
    4e58:	047d0002 	ldrbteq	r0, [sp], #-2
    4e5c:	00000390 	muleq	r0, r0, r3
    4e60:	00000392 	muleq	r0, r2, r3
    4e64:	187d0002 	ldmdane	sp!, {r1}^
    4e68:	00000392 	muleq	r0, r2, r3
    4e6c:	000004a8 	andeq	r0, r0, r8, lsr #9
    4e70:	18770002 	ldmdane	r7!, {r1}^
	...
    4e7c:	000004a8 	andeq	r0, r0, r8, lsr #9
    4e80:	000004aa 	andeq	r0, r0, sl, lsr #9
    4e84:	007d0002 	rsbseq	r0, sp, r2
    4e88:	000004aa 	andeq	r0, r0, sl, lsr #9
    4e8c:	000004ac 	andeq	r0, r0, ip, lsr #9
    4e90:	047d0002 	ldrbteq	r0, [sp], #-2
    4e94:	000004ac 	andeq	r0, r0, ip, lsr #9
    4e98:	000004ae 	andeq	r0, r0, lr, lsr #9
    4e9c:	187d0002 	ldmdane	sp!, {r1}^
    4ea0:	000004ae 	andeq	r0, r0, lr, lsr #9
    4ea4:	000005cc 	andeq	r0, r0, ip, asr #11
    4ea8:	18770002 	ldmdane	r7!, {r1}^
	...
    4eb4:	000005cc 	andeq	r0, r0, ip, asr #11
    4eb8:	000005ce 	andeq	r0, r0, lr, asr #11
    4ebc:	007d0002 	rsbseq	r0, sp, r2
    4ec0:	000005ce 	andeq	r0, r0, lr, asr #11
    4ec4:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4ec8:	047d0002 	ldrbteq	r0, [sp], #-2
    4ecc:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4ed0:	000005d2 	ldrdeq	r0, [r0], -r2
    4ed4:	187d0002 	ldmdane	sp!, {r1}^
    4ed8:	000005d2 	ldrdeq	r0, [r0], -r2
    4edc:	000006e8 	andeq	r0, r0, r8, ror #13
    4ee0:	18770002 	ldmdane	r7!, {r1}^
	...
    4eec:	000006e8 	andeq	r0, r0, r8, ror #13
    4ef0:	000006ea 	andeq	r0, r0, sl, ror #13
    4ef4:	007d0002 	rsbseq	r0, sp, r2
    4ef8:	000006ea 	andeq	r0, r0, sl, ror #13
    4efc:	000006ec 	andeq	r0, r0, ip, ror #13
    4f00:	047d0002 	ldrbteq	r0, [sp], #-2
    4f04:	000006ec 	andeq	r0, r0, ip, ror #13
    4f08:	000006ee 	andeq	r0, r0, lr, ror #13
    4f0c:	187d0002 	ldmdane	sp!, {r1}^
    4f10:	000006ee 	andeq	r0, r0, lr, ror #13
    4f14:	000007c4 	andeq	r0, r0, r4, asr #15
    4f18:	18770002 	ldmdane	r7!, {r1}^
	...
    4f24:	000007c4 	andeq	r0, r0, r4, asr #15
    4f28:	000007c6 	andeq	r0, r0, r6, asr #15
    4f2c:	007d0002 	rsbseq	r0, sp, r2
    4f30:	000007c6 	andeq	r0, r0, r6, asr #15
    4f34:	000007c8 	andeq	r0, r0, r8, asr #15
    4f38:	087d0002 	ldmdaeq	sp!, {r1}^
    4f3c:	000007c8 	andeq	r0, r0, r8, asr #15
    4f40:	000007ca 	andeq	r0, r0, sl, asr #15
    4f44:	107d0002 	rsbsne	r0, sp, r2
    4f48:	000007ca 	andeq	r0, r0, sl, asr #15
    4f4c:	0000086c 	andeq	r0, r0, ip, ror #16
    4f50:	10770002 	rsbsne	r0, r7, r2
	...
    4f5c:	0000086c 	andeq	r0, r0, ip, ror #16
    4f60:	0000086e 	andeq	r0, r0, lr, ror #16
    4f64:	007d0002 	rsbseq	r0, sp, r2
    4f68:	0000086e 	andeq	r0, r0, lr, ror #16
    4f6c:	00000870 	andeq	r0, r0, r0, ror r8
    4f70:	087d0002 	ldmdaeq	sp!, {r1}^
    4f74:	00000870 	andeq	r0, r0, r0, ror r8
    4f78:	00000872 	andeq	r0, r0, r2, ror r8
    4f7c:	187d0002 	ldmdane	sp!, {r1}^
    4f80:	00000872 	andeq	r0, r0, r2, ror r8
    4f84:	00000930 	andeq	r0, r0, r0, lsr r9
    4f88:	18770002 	ldmdane	r7!, {r1}^
	...
    4f94:	00000930 	andeq	r0, r0, r0, lsr r9
    4f98:	00000932 	andeq	r0, r0, r2, lsr r9
    4f9c:	007d0002 	rsbseq	r0, sp, r2
    4fa0:	00000932 	andeq	r0, r0, r2, lsr r9
    4fa4:	00000934 	andeq	r0, r0, r4, lsr r9
    4fa8:	047d0002 	ldrbteq	r0, [sp], #-2
    4fac:	00000934 	andeq	r0, r0, r4, lsr r9
    4fb0:	00000936 	andeq	r0, r0, r6, lsr r9
    4fb4:	107d0002 	rsbsne	r0, sp, r2
    4fb8:	00000936 	andeq	r0, r0, r6, lsr r9
    4fbc:	0000097e 	andeq	r0, r0, lr, ror r9
    4fc0:	10770002 	rsbsne	r0, r7, r2
	...
    4fcc:	00000980 	andeq	r0, r0, r0, lsl #19
    4fd0:	00000982 	andeq	r0, r0, r2, lsl #19
    4fd4:	007d0002 	rsbseq	r0, sp, r2
    4fd8:	00000982 	andeq	r0, r0, r2, lsl #19
    4fdc:	00000984 	andeq	r0, r0, r4, lsl #19
    4fe0:	047d0002 	ldrbteq	r0, [sp], #-2
    4fe4:	00000984 	andeq	r0, r0, r4, lsl #19
    4fe8:	00000986 	andeq	r0, r0, r6, lsl #19
    4fec:	107d0002 	rsbsne	r0, sp, r2
    4ff0:	00000986 	andeq	r0, r0, r6, lsl #19
    4ff4:	000009ba 			; <UNDEFINED> instruction: 0x000009ba
    4ff8:	10770002 	rsbsne	r0, r7, r2
	...
    5004:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
    5008:	000009be 			; <UNDEFINED> instruction: 0x000009be
    500c:	007d0002 	rsbseq	r0, sp, r2
    5010:	000009be 			; <UNDEFINED> instruction: 0x000009be
    5014:	000009c0 	andeq	r0, r0, r0, asr #19
    5018:	047d0002 	ldrbteq	r0, [sp], #-2
    501c:	000009c0 	andeq	r0, r0, r0, asr #19
    5020:	000009c2 	andeq	r0, r0, r2, asr #19
    5024:	107d0002 	rsbsne	r0, sp, r2
    5028:	000009c2 	andeq	r0, r0, r2, asr #19
    502c:	00000a0e 	andeq	r0, r0, lr, lsl #20
    5030:	10770002 	rsbsne	r0, r7, r2
	...
    503c:	00000a10 	andeq	r0, r0, r0, lsl sl
    5040:	00000a12 	andeq	r0, r0, r2, lsl sl
    5044:	007d0002 	rsbseq	r0, sp, r2
    5048:	00000a12 	andeq	r0, r0, r2, lsl sl
    504c:	00000a14 	andeq	r0, r0, r4, lsl sl
    5050:	047d0002 	ldrbteq	r0, [sp], #-2
    5054:	00000a14 	andeq	r0, r0, r4, lsl sl
    5058:	00000a16 	andeq	r0, r0, r6, lsl sl
    505c:	107d0002 	rsbsne	r0, sp, r2
    5060:	00000a16 	andeq	r0, r0, r6, lsl sl
    5064:	00000a4a 	andeq	r0, r0, sl, asr #20
    5068:	10770002 	rsbsne	r0, r7, r2
	...
    5074:	00000a4c 	andeq	r0, r0, ip, asr #20
    5078:	00000a4e 	andeq	r0, r0, lr, asr #20
    507c:	007d0002 	rsbseq	r0, sp, r2
    5080:	00000a4e 	andeq	r0, r0, lr, asr #20
    5084:	00000a50 	andeq	r0, r0, r0, asr sl
    5088:	047d0002 	ldrbteq	r0, [sp], #-2
    508c:	00000a50 	andeq	r0, r0, r0, asr sl
    5090:	00000a52 	andeq	r0, r0, r2, asr sl
    5094:	107d0002 	rsbsne	r0, sp, r2
    5098:	00000a52 	andeq	r0, r0, r2, asr sl
    509c:	00000a96 	muleq	r0, r6, sl
    50a0:	10770002 	rsbsne	r0, r7, r2
	...
    50ac:	00000a98 	muleq	r0, r8, sl
    50b0:	00000a9a 	muleq	r0, sl, sl
    50b4:	007d0002 	rsbseq	r0, sp, r2
    50b8:	00000a9a 	muleq	r0, sl, sl
    50bc:	00000a9c 	muleq	r0, ip, sl
    50c0:	047d0002 	ldrbteq	r0, [sp], #-2
    50c4:	00000a9c 	muleq	r0, ip, sl
    50c8:	00000a9e 	muleq	r0, lr, sl
    50cc:	107d0002 	rsbsne	r0, sp, r2
    50d0:	00000a9e 	muleq	r0, lr, sl
    50d4:	00000ad6 	ldrdeq	r0, [r0], -r6
    50d8:	10770002 	rsbsne	r0, r7, r2
	...
    50e4:	00000ad8 	ldrdeq	r0, [r0], -r8
    50e8:	00000ada 	ldrdeq	r0, [r0], -sl
    50ec:	007d0002 	rsbseq	r0, sp, r2
    50f0:	00000ada 	ldrdeq	r0, [r0], -sl
    50f4:	00000adc 	ldrdeq	r0, [r0], -ip
    50f8:	047d0002 	ldrbteq	r0, [sp], #-2
    50fc:	00000adc 	ldrdeq	r0, [r0], -ip
    5100:	00000ade 	ldrdeq	r0, [r0], -lr
    5104:	107d0002 	rsbsne	r0, sp, r2
    5108:	00000ade 	ldrdeq	r0, [r0], -lr
    510c:	00000b26 	andeq	r0, r0, r6, lsr #22
    5110:	10770002 	rsbsne	r0, r7, r2
	...
    511c:	00000b28 	andeq	r0, r0, r8, lsr #22
    5120:	00000b2a 	andeq	r0, r0, sl, lsr #22
    5124:	007d0002 	rsbseq	r0, sp, r2
    5128:	00000b2a 	andeq	r0, r0, sl, lsr #22
    512c:	00000b2c 	andeq	r0, r0, ip, lsr #22
    5130:	047d0002 	ldrbteq	r0, [sp], #-2
    5134:	00000b2c 	andeq	r0, r0, ip, lsr #22
    5138:	00000b2e 	andeq	r0, r0, lr, lsr #22
    513c:	107d0002 	rsbsne	r0, sp, r2
    5140:	00000b2e 	andeq	r0, r0, lr, lsr #22
    5144:	00000b70 	andeq	r0, r0, r0, ror fp
    5148:	10770002 	rsbsne	r0, r7, r2
	...
    5154:	00000b70 	andeq	r0, r0, r0, ror fp
    5158:	00000b72 	andeq	r0, r0, r2, ror fp
    515c:	007d0002 	rsbseq	r0, sp, r2
    5160:	00000b72 	andeq	r0, r0, r2, ror fp
    5164:	00000b74 	andeq	r0, r0, r4, ror fp
    5168:	047d0002 	ldrbteq	r0, [sp], #-2
    516c:	00000b74 	andeq	r0, r0, r4, ror fp
    5170:	00000b76 	andeq	r0, r0, r6, ror fp
    5174:	107d0002 	rsbsne	r0, sp, r2
    5178:	00000b76 	andeq	r0, r0, r6, ror fp
    517c:	00000b8c 	andeq	r0, r0, ip, lsl #23
    5180:	10770002 	rsbsne	r0, r7, r2
	...
    518c:	00000b8c 	andeq	r0, r0, ip, lsl #23
    5190:	00000b8e 	andeq	r0, r0, lr, lsl #23
    5194:	007d0002 	rsbseq	r0, sp, r2
    5198:	00000b8e 	andeq	r0, r0, lr, lsl #23
    519c:	00000b90 	muleq	r0, r0, fp
    51a0:	047d0002 	ldrbteq	r0, [sp], #-2
    51a4:	00000b90 	muleq	r0, r0, fp
    51a8:	00000b92 	muleq	r0, r2, fp
    51ac:	107d0002 	rsbsne	r0, sp, r2
    51b0:	00000b92 	muleq	r0, r2, fp
    51b4:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    51b8:	10770002 	rsbsne	r0, r7, r2
	...
    51c4:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    51c8:	00000bb6 			; <UNDEFINED> instruction: 0x00000bb6
    51cc:	007d0002 	rsbseq	r0, sp, r2
    51d0:	00000bb6 			; <UNDEFINED> instruction: 0x00000bb6
    51d4:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
    51d8:	047d0002 	ldrbteq	r0, [sp], #-2
    51dc:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
    51e0:	00000bba 			; <UNDEFINED> instruction: 0x00000bba
    51e4:	107d0002 	rsbsne	r0, sp, r2
    51e8:	00000bba 			; <UNDEFINED> instruction: 0x00000bba
    51ec:	00000bfc 	strdeq	r0, [r0], -ip
    51f0:	10770002 	rsbsne	r0, r7, r2
	...
    51fc:	00000bfc 	strdeq	r0, [r0], -ip
    5200:	00000bfe 	strdeq	r0, [r0], -lr
    5204:	007d0002 	rsbseq	r0, sp, r2
    5208:	00000bfe 	strdeq	r0, [r0], -lr
    520c:	00000c00 	andeq	r0, r0, r0, lsl #24
    5210:	047d0002 	ldrbteq	r0, [sp], #-2
    5214:	00000c00 	andeq	r0, r0, r0, lsl #24
    5218:	00000c02 	andeq	r0, r0, r2, lsl #24
    521c:	107d0002 	rsbsne	r0, sp, r2
    5220:	00000c02 	andeq	r0, r0, r2, lsl #24
    5224:	00000c1e 	andeq	r0, r0, lr, lsl ip
    5228:	10770002 	rsbsne	r0, r7, r2
	...
    5234:	00000c20 	andeq	r0, r0, r0, lsr #24
    5238:	00000c22 	andeq	r0, r0, r2, lsr #24
    523c:	007d0002 	rsbseq	r0, sp, r2
    5240:	00000c22 	andeq	r0, r0, r2, lsr #24
    5244:	00000c24 	andeq	r0, r0, r4, lsr #24
    5248:	087d0002 	ldmdaeq	sp!, {r1}^
    524c:	00000c24 	andeq	r0, r0, r4, lsr #24
    5250:	00000c26 	andeq	r0, r0, r6, lsr #24
    5254:	107d0002 	rsbsne	r0, sp, r2
    5258:	00000c26 	andeq	r0, r0, r6, lsr #24
    525c:	00000c4e 	andeq	r0, r0, lr, asr #24
    5260:	10770002 	rsbsne	r0, r7, r2
	...
    526c:	00000c50 	andeq	r0, r0, r0, asr ip
    5270:	00000c52 	andeq	r0, r0, r2, asr ip
    5274:	007d0002 	rsbseq	r0, sp, r2
    5278:	00000c52 	andeq	r0, r0, r2, asr ip
    527c:	00000c54 	andeq	r0, r0, r4, asr ip
    5280:	087d0002 	ldmdaeq	sp!, {r1}^
    5284:	00000c54 	andeq	r0, r0, r4, asr ip
    5288:	00000c56 	andeq	r0, r0, r6, asr ip
    528c:	187d0002 	ldmdane	sp!, {r1}^
    5290:	00000c56 	andeq	r0, r0, r6, asr ip
    5294:	00000ca8 	andeq	r0, r0, r8, lsr #25
    5298:	18770002 	ldmdane	r7!, {r1}^
	...
    52a4:	00000ca8 	andeq	r0, r0, r8, lsr #25
    52a8:	00000caa 	andeq	r0, r0, sl, lsr #25
    52ac:	007d0002 	rsbseq	r0, sp, r2
    52b0:	00000caa 	andeq	r0, r0, sl, lsr #25
    52b4:	00000cac 	andeq	r0, r0, ip, lsr #25
    52b8:	087d0002 	ldmdaeq	sp!, {r1}^
    52bc:	00000cac 	andeq	r0, r0, ip, lsr #25
    52c0:	00000cae 	andeq	r0, r0, lr, lsr #25
    52c4:	207d0002 	rsbscs	r0, sp, r2
    52c8:	00000cae 	andeq	r0, r0, lr, lsr #25
    52cc:	00000cfc 	strdeq	r0, [r0], -ip
    52d0:	20770002 	rsbscs	r0, r7, r2
	...
    52dc:	00000cfc 	strdeq	r0, [r0], -ip
    52e0:	00000cfe 	strdeq	r0, [r0], -lr
    52e4:	007d0002 	rsbseq	r0, sp, r2
    52e8:	00000cfe 	strdeq	r0, [r0], -lr
    52ec:	00000d00 	andeq	r0, r0, r0, lsl #26
    52f0:	087d0002 	ldmdaeq	sp!, {r1}^
    52f4:	00000d00 	andeq	r0, r0, r0, lsl #26
    52f8:	00000d02 	andeq	r0, r0, r2, lsl #26
    52fc:	187d0002 	ldmdane	sp!, {r1}^
    5300:	00000d02 	andeq	r0, r0, r2, lsl #26
    5304:	00000d2e 	andeq	r0, r0, lr, lsr #26
    5308:	18770002 	ldmdane	r7!, {r1}^
	...
    5314:	00000d30 	andeq	r0, r0, r0, lsr sp
    5318:	00000d32 	andeq	r0, r0, r2, lsr sp
    531c:	007d0002 	rsbseq	r0, sp, r2
    5320:	00000d32 	andeq	r0, r0, r2, lsr sp
    5324:	00000d34 	andeq	r0, r0, r4, lsr sp
    5328:	047d0002 	ldrbteq	r0, [sp], #-2
    532c:	00000d34 	andeq	r0, r0, r4, lsr sp
    5330:	00000d36 	andeq	r0, r0, r6, lsr sp
    5334:	207d0002 	rsbscs	r0, sp, r2
    5338:	00000d36 	andeq	r0, r0, r6, lsr sp
    533c:	00000d7a 	andeq	r0, r0, sl, ror sp
    5340:	20770002 	rsbscs	r0, r7, r2
	...
    534c:	00000d7c 	andeq	r0, r0, ip, ror sp
    5350:	00000d7e 	andeq	r0, r0, lr, ror sp
    5354:	007d0002 	rsbseq	r0, sp, r2
    5358:	00000d7e 	andeq	r0, r0, lr, ror sp
    535c:	00000d80 	andeq	r0, r0, r0, lsl #27
    5360:	047d0002 	ldrbteq	r0, [sp], #-2
    5364:	00000d80 	andeq	r0, r0, r0, lsl #27
    5368:	00000d82 	andeq	r0, r0, r2, lsl #27
    536c:	107d0002 	rsbsne	r0, sp, r2
    5370:	00000d82 	andeq	r0, r0, r2, lsl #27
    5374:	00000da2 	andeq	r0, r0, r2, lsr #27
    5378:	10770002 	rsbsne	r0, r7, r2
	...
    5384:	00000da4 	andeq	r0, r0, r4, lsr #27
    5388:	00000da6 	andeq	r0, r0, r6, lsr #27
    538c:	007d0002 	rsbseq	r0, sp, r2
    5390:	00000da6 	andeq	r0, r0, r6, lsr #27
    5394:	00000da8 	andeq	r0, r0, r8, lsr #27
    5398:	047d0002 	ldrbteq	r0, [sp], #-2
    539c:	00000da8 	andeq	r0, r0, r8, lsr #27
    53a0:	00000daa 	andeq	r0, r0, sl, lsr #27
    53a4:	187d0002 	ldmdane	sp!, {r1}^
    53a8:	00000daa 	andeq	r0, r0, sl, lsr #27
    53ac:	00000ddc 	ldrdeq	r0, [r0], -ip
    53b0:	18770002 	ldmdane	r7!, {r1}^
	...
    53bc:	00000ddc 	ldrdeq	r0, [r0], -ip
    53c0:	00000dde 	ldrdeq	r0, [r0], -lr
    53c4:	007d0002 	rsbseq	r0, sp, r2
    53c8:	00000dde 	ldrdeq	r0, [r0], -lr
    53cc:	00000de0 	andeq	r0, r0, r0, ror #27
    53d0:	047d0002 	ldrbteq	r0, [sp], #-2
    53d4:	00000de0 	andeq	r0, r0, r0, ror #27
    53d8:	00000de2 	andeq	r0, r0, r2, ror #27
    53dc:	187d0002 	ldmdane	sp!, {r1}^
    53e0:	00000de2 	andeq	r0, r0, r2, ror #27
    53e4:	00000e14 	andeq	r0, r0, r4, lsl lr
    53e8:	18770002 	ldmdane	r7!, {r1}^
	...
    53f4:	00000e14 	andeq	r0, r0, r4, lsl lr
    53f8:	00000e16 	andeq	r0, r0, r6, lsl lr
    53fc:	007d0002 	rsbseq	r0, sp, r2
    5400:	00000e16 	andeq	r0, r0, r6, lsl lr
    5404:	00000e18 	andeq	r0, r0, r8, lsl lr
    5408:	047d0002 	ldrbteq	r0, [sp], #-2
    540c:	00000e18 	andeq	r0, r0, r8, lsl lr
    5410:	00000e1a 	andeq	r0, r0, sl, lsl lr
    5414:	207d0002 	rsbscs	r0, sp, r2
    5418:	00000e1a 	andeq	r0, r0, sl, lsl lr
    541c:	00000ea6 	andeq	r0, r0, r6, lsr #29
    5420:	20770002 	rsbscs	r0, r7, r2
	...
    542c:	00000ea8 	andeq	r0, r0, r8, lsr #29
    5430:	00000eaa 	andeq	r0, r0, sl, lsr #29
    5434:	007d0002 	rsbseq	r0, sp, r2
    5438:	00000eaa 	andeq	r0, r0, sl, lsr #29
    543c:	00000eac 	andeq	r0, r0, ip, lsr #29
    5440:	047d0002 	ldrbteq	r0, [sp], #-2
    5444:	00000eac 	andeq	r0, r0, ip, lsr #29
    5448:	00000eae 	andeq	r0, r0, lr, lsr #29
    544c:	187d0002 	ldmdane	sp!, {r1}^
    5450:	00000eae 	andeq	r0, r0, lr, lsr #29
    5454:	00000ee0 	andeq	r0, r0, r0, ror #29
    5458:	18770002 	ldmdane	r7!, {r1}^
	...
    5464:	00000ee0 	andeq	r0, r0, r0, ror #29
    5468:	00000ee2 	andeq	r0, r0, r2, ror #29
    546c:	007d0002 	rsbseq	r0, sp, r2
    5470:	00000ee2 	andeq	r0, r0, r2, ror #29
    5474:	00000ee4 	andeq	r0, r0, r4, ror #29
    5478:	047d0002 	ldrbteq	r0, [sp], #-2
    547c:	00000ee4 	andeq	r0, r0, r4, ror #29
    5480:	00000ee6 	andeq	r0, r0, r6, ror #29
    5484:	187d0002 	ldmdane	sp!, {r1}^
    5488:	00000ee6 	andeq	r0, r0, r6, ror #29
    548c:	00000f1e 	andeq	r0, r0, lr, lsl pc
    5490:	18770002 	ldmdane	r7!, {r1}^
	...
    549c:	00000f20 	andeq	r0, r0, r0, lsr #30
    54a0:	00000f22 	andeq	r0, r0, r2, lsr #30
    54a4:	007d0002 	rsbseq	r0, sp, r2
    54a8:	00000f22 	andeq	r0, r0, r2, lsr #30
    54ac:	00000f24 	andeq	r0, r0, r4, lsr #30
    54b0:	047d0002 	ldrbteq	r0, [sp], #-2
    54b4:	00000f24 	andeq	r0, r0, r4, lsr #30
    54b8:	00000f26 	andeq	r0, r0, r6, lsr #30
    54bc:	187d0002 	ldmdane	sp!, {r1}^
    54c0:	00000f26 	andeq	r0, r0, r6, lsr #30
    54c4:	00000f58 	andeq	r0, r0, r8, asr pc
    54c8:	18770002 	ldmdane	r7!, {r1}^
	...
    54d4:	00000f58 	andeq	r0, r0, r8, asr pc
    54d8:	00000f5a 	andeq	r0, r0, sl, asr pc
    54dc:	007d0002 	rsbseq	r0, sp, r2
    54e0:	00000f5a 	andeq	r0, r0, sl, asr pc
    54e4:	00000f5c 	andeq	r0, r0, ip, asr pc
    54e8:	047d0002 	ldrbteq	r0, [sp], #-2
    54ec:	00000f5c 	andeq	r0, r0, ip, asr pc
    54f0:	00000f5e 	andeq	r0, r0, lr, asr pc
    54f4:	187d0002 	ldmdane	sp!, {r1}^
    54f8:	00000f5e 	andeq	r0, r0, lr, asr pc
    54fc:	00000f96 	muleq	r0, r6, pc	; <UNPREDICTABLE>
    5500:	18770002 	ldmdane	r7!, {r1}^
	...
    550c:	00000f98 	muleq	r0, r8, pc	; <UNPREDICTABLE>
    5510:	00000f9a 	muleq	r0, sl, pc	; <UNPREDICTABLE>
    5514:	007d0002 	rsbseq	r0, sp, r2
    5518:	00000f9a 	muleq	r0, sl, pc	; <UNPREDICTABLE>
    551c:	00000f9c 	muleq	r0, ip, pc	; <UNPREDICTABLE>
    5520:	047d0002 	ldrbteq	r0, [sp], #-2
    5524:	00000f9c 	muleq	r0, ip, pc	; <UNPREDICTABLE>
    5528:	00000f9e 	muleq	r0, lr, pc	; <UNPREDICTABLE>
    552c:	107d0002 	rsbsne	r0, sp, r2
    5530:	00000f9e 	muleq	r0, lr, pc	; <UNPREDICTABLE>
    5534:	00000fd6 	ldrdeq	r0, [r0], -r6
    5538:	10770002 	rsbsne	r0, r7, r2
	...
    5544:	00000fd8 	ldrdeq	r0, [r0], -r8
    5548:	00000fda 	ldrdeq	r0, [r0], -sl
    554c:	007d0002 	rsbseq	r0, sp, r2
    5550:	00000fda 	ldrdeq	r0, [r0], -sl
    5554:	00000fdc 	ldrdeq	r0, [r0], -ip
    5558:	047d0002 	ldrbteq	r0, [sp], #-2
    555c:	00000fdc 	ldrdeq	r0, [r0], -ip
    5560:	00000fde 	ldrdeq	r0, [r0], -lr
    5564:	107d0002 	rsbsne	r0, sp, r2
    5568:	00000fde 	ldrdeq	r0, [r0], -lr
    556c:	00001016 	andeq	r1, r0, r6, lsl r0
    5570:	10770002 	rsbsne	r0, r7, r2
	...
    557c:	00001018 	andeq	r1, r0, r8, lsl r0
    5580:	0000101a 	andeq	r1, r0, sl, lsl r0
    5584:	007d0002 	rsbseq	r0, sp, r2
    5588:	0000101a 	andeq	r1, r0, sl, lsl r0
    558c:	0000101c 	andeq	r1, r0, ip, lsl r0
    5590:	047d0002 	ldrbteq	r0, [sp], #-2
    5594:	0000101c 	andeq	r1, r0, ip, lsl r0
    5598:	0000101e 	andeq	r1, r0, lr, lsl r0
    559c:	107d0002 	rsbsne	r0, sp, r2
    55a0:	0000101e 	andeq	r1, r0, lr, lsl r0
    55a4:	00001056 	andeq	r1, r0, r6, asr r0
    55a8:	10770002 	rsbsne	r0, r7, r2
	...
    55b4:	00001058 	andeq	r1, r0, r8, asr r0
    55b8:	0000105a 	andeq	r1, r0, sl, asr r0
    55bc:	007d0002 	rsbseq	r0, sp, r2
    55c0:	0000105a 	andeq	r1, r0, sl, asr r0
    55c4:	0000105c 	andeq	r1, r0, ip, asr r0
    55c8:	047d0002 	ldrbteq	r0, [sp], #-2
    55cc:	0000105c 	andeq	r1, r0, ip, asr r0
    55d0:	0000105e 	andeq	r1, r0, lr, asr r0
    55d4:	107d0002 	rsbsne	r0, sp, r2
    55d8:	0000105e 	andeq	r1, r0, lr, asr r0
    55dc:	00001096 	muleq	r0, r6, r0
    55e0:	10770002 	rsbsne	r0, r7, r2
	...
    55ec:	00001098 	muleq	r0, r8, r0
    55f0:	0000109a 	muleq	r0, sl, r0
    55f4:	007d0002 	rsbseq	r0, sp, r2
    55f8:	0000109a 	muleq	r0, sl, r0
    55fc:	0000109c 	muleq	r0, ip, r0
    5600:	047d0002 	ldrbteq	r0, [sp], #-2
    5604:	0000109c 	muleq	r0, ip, r0
    5608:	0000109e 	muleq	r0, lr, r0
    560c:	187d0002 	ldmdane	sp!, {r1}^
    5610:	0000109e 	muleq	r0, lr, r0
    5614:	000010d0 	ldrdeq	r1, [r0], -r0
    5618:	18770002 	ldmdane	r7!, {r1}^
	...
    5624:	000010d0 	ldrdeq	r1, [r0], -r0
    5628:	000010d2 	ldrdeq	r1, [r0], -r2
    562c:	007d0002 	rsbseq	r0, sp, r2
    5630:	000010d2 	ldrdeq	r1, [r0], -r2
    5634:	000010d4 	ldrdeq	r1, [r0], -r4
    5638:	047d0002 	ldrbteq	r0, [sp], #-2
    563c:	000010d4 	ldrdeq	r1, [r0], -r4
    5640:	000010d6 	ldrdeq	r1, [r0], -r6
    5644:	187d0002 	ldmdane	sp!, {r1}^
    5648:	000010d6 	ldrdeq	r1, [r0], -r6
    564c:	0000110e 	andeq	r1, r0, lr, lsl #2
    5650:	18770002 	ldmdane	r7!, {r1}^
	...
    565c:	00001110 	andeq	r1, r0, r0, lsl r1
    5660:	00001112 	andeq	r1, r0, r2, lsl r1
    5664:	007d0002 	rsbseq	r0, sp, r2
    5668:	00001112 	andeq	r1, r0, r2, lsl r1
    566c:	00001114 	andeq	r1, r0, r4, lsl r1
    5670:	047d0002 	ldrbteq	r0, [sp], #-2
    5674:	00001114 	andeq	r1, r0, r4, lsl r1
    5678:	00001116 	andeq	r1, r0, r6, lsl r1
    567c:	187d0002 	ldmdane	sp!, {r1}^
    5680:	00001116 	andeq	r1, r0, r6, lsl r1
    5684:	00001148 	andeq	r1, r0, r8, asr #2
    5688:	18770002 	ldmdane	r7!, {r1}^
	...
    5694:	00001148 	andeq	r1, r0, r8, asr #2
    5698:	0000114a 	andeq	r1, r0, sl, asr #2
    569c:	007d0002 	rsbseq	r0, sp, r2
    56a0:	0000114a 	andeq	r1, r0, sl, asr #2
    56a4:	0000114c 	andeq	r1, r0, ip, asr #2
    56a8:	047d0002 	ldrbteq	r0, [sp], #-2
    56ac:	0000114c 	andeq	r1, r0, ip, asr #2
    56b0:	0000114e 	andeq	r1, r0, lr, asr #2
    56b4:	187d0002 	ldmdane	sp!, {r1}^
    56b8:	0000114e 	andeq	r1, r0, lr, asr #2
    56bc:	00001186 	andeq	r1, r0, r6, lsl #3
    56c0:	18770002 	ldmdane	r7!, {r1}^
	...
    56cc:	00001188 	andeq	r1, r0, r8, lsl #3
    56d0:	0000118a 	andeq	r1, r0, sl, lsl #3
    56d4:	007d0002 	rsbseq	r0, sp, r2
    56d8:	0000118a 	andeq	r1, r0, sl, lsl #3
    56dc:	0000118c 	andeq	r1, r0, ip, lsl #3
    56e0:	047d0002 	ldrbteq	r0, [sp], #-2
    56e4:	0000118c 	andeq	r1, r0, ip, lsl #3
    56e8:	0000118e 	andeq	r1, r0, lr, lsl #3
    56ec:	187d0002 	ldmdane	sp!, {r1}^
    56f0:	0000118e 	andeq	r1, r0, lr, lsl #3
    56f4:	000011c0 	andeq	r1, r0, r0, asr #3
    56f8:	18770002 	ldmdane	r7!, {r1}^
	...
    5704:	000011c0 	andeq	r1, r0, r0, asr #3
    5708:	000011c2 	andeq	r1, r0, r2, asr #3
    570c:	007d0002 	rsbseq	r0, sp, r2
    5710:	000011c2 	andeq	r1, r0, r2, asr #3
    5714:	000011c4 	andeq	r1, r0, r4, asr #3
    5718:	047d0002 	ldrbteq	r0, [sp], #-2
    571c:	000011c4 	andeq	r1, r0, r4, asr #3
    5720:	000011c6 	andeq	r1, r0, r6, asr #3
    5724:	187d0002 	ldmdane	sp!, {r1}^
    5728:	000011c6 	andeq	r1, r0, r6, asr #3
    572c:	000011fe 	strdeq	r1, [r0], -lr
    5730:	18770002 	ldmdane	r7!, {r1}^
	...
    573c:	00001200 	andeq	r1, r0, r0, lsl #4
    5740:	00001202 	andeq	r1, r0, r2, lsl #4
    5744:	007d0002 	rsbseq	r0, sp, r2
    5748:	00001202 	andeq	r1, r0, r2, lsl #4
    574c:	00001204 	andeq	r1, r0, r4, lsl #4
    5750:	047d0002 	ldrbteq	r0, [sp], #-2
    5754:	00001204 	andeq	r1, r0, r4, lsl #4
    5758:	00001206 	andeq	r1, r0, r6, lsl #4
    575c:	187d0002 	ldmdane	sp!, {r1}^
    5760:	00001206 	andeq	r1, r0, r6, lsl #4
    5764:	00001238 	andeq	r1, r0, r8, lsr r2
    5768:	18770002 	ldmdane	r7!, {r1}^
	...
    5774:	00001238 	andeq	r1, r0, r8, lsr r2
    5778:	0000123a 	andeq	r1, r0, sl, lsr r2
    577c:	007d0002 	rsbseq	r0, sp, r2
    5780:	0000123a 	andeq	r1, r0, sl, lsr r2
    5784:	0000123c 	andeq	r1, r0, ip, lsr r2
    5788:	047d0002 	ldrbteq	r0, [sp], #-2
    578c:	0000123c 	andeq	r1, r0, ip, lsr r2
    5790:	0000123e 	andeq	r1, r0, lr, lsr r2
    5794:	187d0002 	ldmdane	sp!, {r1}^
    5798:	0000123e 	andeq	r1, r0, lr, lsr r2
    579c:	00001276 	andeq	r1, r0, r6, ror r2
    57a0:	18770002 	ldmdane	r7!, {r1}^
	...
    57ac:	00001278 	andeq	r1, r0, r8, ror r2
    57b0:	0000127a 	andeq	r1, r0, sl, ror r2
    57b4:	007d0002 	rsbseq	r0, sp, r2
    57b8:	0000127a 	andeq	r1, r0, sl, ror r2
    57bc:	0000127c 	andeq	r1, r0, ip, ror r2
    57c0:	047d0002 	ldrbteq	r0, [sp], #-2
    57c4:	0000127c 	andeq	r1, r0, ip, ror r2
    57c8:	0000127e 	andeq	r1, r0, lr, ror r2
    57cc:	187d0002 	ldmdane	sp!, {r1}^
    57d0:	0000127e 	andeq	r1, r0, lr, ror r2
    57d4:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
    57d8:	18770002 	ldmdane	r7!, {r1}^
	...
    57e4:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
    57e8:	000012b2 			; <UNDEFINED> instruction: 0x000012b2
    57ec:	007d0002 	rsbseq	r0, sp, r2
    57f0:	000012b2 			; <UNDEFINED> instruction: 0x000012b2
    57f4:	000012b4 			; <UNDEFINED> instruction: 0x000012b4
    57f8:	047d0002 	ldrbteq	r0, [sp], #-2
    57fc:	000012b4 			; <UNDEFINED> instruction: 0x000012b4
    5800:	000012b6 			; <UNDEFINED> instruction: 0x000012b6
    5804:	187d0002 	ldmdane	sp!, {r1}^
    5808:	000012b6 			; <UNDEFINED> instruction: 0x000012b6
    580c:	000012f2 	strdeq	r1, [r0], -r2
    5810:	18770002 	ldmdane	r7!, {r1}^
	...
    581c:	000012f4 	strdeq	r1, [r0], -r4
    5820:	000012f6 	strdeq	r1, [r0], -r6
    5824:	007d0002 	rsbseq	r0, sp, r2
    5828:	000012f6 	strdeq	r1, [r0], -r6
    582c:	000012f8 	strdeq	r1, [r0], -r8
    5830:	047d0002 	ldrbteq	r0, [sp], #-2
    5834:	000012f8 	strdeq	r1, [r0], -r8
    5838:	000012fa 	strdeq	r1, [r0], -sl
    583c:	187d0002 	ldmdane	sp!, {r1}^
    5840:	000012fa 	strdeq	r1, [r0], -sl
    5844:	0000132c 	andeq	r1, r0, ip, lsr #6
    5848:	18770002 	ldmdane	r7!, {r1}^
	...
    5854:	0000132c 	andeq	r1, r0, ip, lsr #6
    5858:	0000132e 	andeq	r1, r0, lr, lsr #6
    585c:	007d0002 	rsbseq	r0, sp, r2
    5860:	0000132e 	andeq	r1, r0, lr, lsr #6
    5864:	00001330 	andeq	r1, r0, r0, lsr r3
    5868:	047d0002 	ldrbteq	r0, [sp], #-2
    586c:	00001330 	andeq	r1, r0, r0, lsr r3
    5870:	00001332 	andeq	r1, r0, r2, lsr r3
    5874:	187d0002 	ldmdane	sp!, {r1}^
    5878:	00001332 	andeq	r1, r0, r2, lsr r3
    587c:	0000136e 	andeq	r1, r0, lr, ror #6
    5880:	18770002 	ldmdane	r7!, {r1}^
	...
    588c:	00001370 	andeq	r1, r0, r0, ror r3
    5890:	00001372 	andeq	r1, r0, r2, ror r3
    5894:	007d0002 	rsbseq	r0, sp, r2
    5898:	00001372 	andeq	r1, r0, r2, ror r3
    589c:	00001374 	andeq	r1, r0, r4, ror r3
    58a0:	047d0002 	ldrbteq	r0, [sp], #-2
    58a4:	00001374 	andeq	r1, r0, r4, ror r3
    58a8:	00001376 	andeq	r1, r0, r6, ror r3
    58ac:	187d0002 	ldmdane	sp!, {r1}^
    58b0:	00001376 	andeq	r1, r0, r6, ror r3
    58b4:	000013a8 	andeq	r1, r0, r8, lsr #7
    58b8:	18770002 	ldmdane	r7!, {r1}^
	...
    58c4:	000013a8 	andeq	r1, r0, r8, lsr #7
    58c8:	000013aa 	andeq	r1, r0, sl, lsr #7
    58cc:	007d0002 	rsbseq	r0, sp, r2
    58d0:	000013aa 	andeq	r1, r0, sl, lsr #7
    58d4:	000013ac 	andeq	r1, r0, ip, lsr #7
    58d8:	047d0002 	ldrbteq	r0, [sp], #-2
    58dc:	000013ac 	andeq	r1, r0, ip, lsr #7
    58e0:	000013ae 	andeq	r1, r0, lr, lsr #7
    58e4:	187d0002 	ldmdane	sp!, {r1}^
    58e8:	000013ae 	andeq	r1, r0, lr, lsr #7
    58ec:	000013e0 	andeq	r1, r0, r0, ror #7
    58f0:	18770002 	ldmdane	r7!, {r1}^
	...
    58fc:	000013e0 	andeq	r1, r0, r0, ror #7
    5900:	000013e2 	andeq	r1, r0, r2, ror #7
    5904:	007d0002 	rsbseq	r0, sp, r2
    5908:	000013e2 	andeq	r1, r0, r2, ror #7
    590c:	000013e4 	andeq	r1, r0, r4, ror #7
    5910:	047d0002 	ldrbteq	r0, [sp], #-2
    5914:	000013e4 	andeq	r1, r0, r4, ror #7
    5918:	000013e6 	andeq	r1, r0, r6, ror #7
    591c:	187d0002 	ldmdane	sp!, {r1}^
    5920:	000013e6 	andeq	r1, r0, r6, ror #7
    5924:	0000141e 	andeq	r1, r0, lr, lsl r4
    5928:	18770002 	ldmdane	r7!, {r1}^
	...
    5934:	00001420 	andeq	r1, r0, r0, lsr #8
    5938:	00001422 	andeq	r1, r0, r2, lsr #8
    593c:	007d0002 	rsbseq	r0, sp, r2
    5940:	00001422 	andeq	r1, r0, r2, lsr #8
    5944:	00001424 	andeq	r1, r0, r4, lsr #8
    5948:	047d0002 	ldrbteq	r0, [sp], #-2
    594c:	00001424 	andeq	r1, r0, r4, lsr #8
    5950:	00001426 	andeq	r1, r0, r6, lsr #8
    5954:	187d0002 	ldmdane	sp!, {r1}^
    5958:	00001426 	andeq	r1, r0, r6, lsr #8
    595c:	0000145e 	andeq	r1, r0, lr, asr r4
    5960:	18770002 	ldmdane	r7!, {r1}^
	...
    596c:	00001460 	andeq	r1, r0, r0, ror #8
    5970:	00001462 	andeq	r1, r0, r2, ror #8
    5974:	007d0002 	rsbseq	r0, sp, r2
    5978:	00001462 	andeq	r1, r0, r2, ror #8
    597c:	00001464 	andeq	r1, r0, r4, ror #8
    5980:	047d0002 	ldrbteq	r0, [sp], #-2
    5984:	00001464 	andeq	r1, r0, r4, ror #8
    5988:	00001466 	andeq	r1, r0, r6, ror #8
    598c:	187d0002 	ldmdane	sp!, {r1}^
    5990:	00001466 	andeq	r1, r0, r6, ror #8
    5994:	0000149e 	muleq	r0, lr, r4
    5998:	18770002 	ldmdane	r7!, {r1}^
	...
    59a4:	000014a0 	andeq	r1, r0, r0, lsr #9
    59a8:	000014a2 	andeq	r1, r0, r2, lsr #9
    59ac:	007d0002 	rsbseq	r0, sp, r2
    59b0:	000014a2 	andeq	r1, r0, r2, lsr #9
    59b4:	000014a4 	andeq	r1, r0, r4, lsr #9
    59b8:	047d0002 	ldrbteq	r0, [sp], #-2
    59bc:	000014a4 	andeq	r1, r0, r4, lsr #9
    59c0:	000014a6 	andeq	r1, r0, r6, lsr #9
    59c4:	187d0002 	ldmdane	sp!, {r1}^
    59c8:	000014a6 	andeq	r1, r0, r6, lsr #9
    59cc:	000014de 	ldrdeq	r1, [r0], -lr
    59d0:	18770002 	ldmdane	r7!, {r1}^
	...
    59dc:	000014e0 	andeq	r1, r0, r0, ror #9
    59e0:	000014e2 	andeq	r1, r0, r2, ror #9
    59e4:	007d0002 	rsbseq	r0, sp, r2
    59e8:	000014e2 	andeq	r1, r0, r2, ror #9
    59ec:	000014e4 	andeq	r1, r0, r4, ror #9
    59f0:	047d0002 	ldrbteq	r0, [sp], #-2
    59f4:	000014e4 	andeq	r1, r0, r4, ror #9
    59f8:	000014e6 	andeq	r1, r0, r6, ror #9
    59fc:	187d0002 	ldmdane	sp!, {r1}^
    5a00:	000014e6 	andeq	r1, r0, r6, ror #9
    5a04:	0000151e 	andeq	r1, r0, lr, lsl r5
    5a08:	18770002 	ldmdane	r7!, {r1}^
	...
    5a14:	00001520 	andeq	r1, r0, r0, lsr #10
    5a18:	00001522 	andeq	r1, r0, r2, lsr #10
    5a1c:	007d0002 	rsbseq	r0, sp, r2
    5a20:	00001522 	andeq	r1, r0, r2, lsr #10
    5a24:	00001524 	andeq	r1, r0, r4, lsr #10
    5a28:	047d0002 	ldrbteq	r0, [sp], #-2
    5a2c:	00001524 	andeq	r1, r0, r4, lsr #10
    5a30:	00001526 	andeq	r1, r0, r6, lsr #10
    5a34:	187d0002 	ldmdane	sp!, {r1}^
    5a38:	00001526 	andeq	r1, r0, r6, lsr #10
    5a3c:	0000157a 	andeq	r1, r0, sl, ror r5
    5a40:	18770002 	ldmdane	r7!, {r1}^
	...
    5a4c:	0000157c 	andeq	r1, r0, ip, ror r5
    5a50:	0000157e 	andeq	r1, r0, lr, ror r5
    5a54:	007d0002 	rsbseq	r0, sp, r2
    5a58:	0000157e 	andeq	r1, r0, lr, ror r5
    5a5c:	00001580 	andeq	r1, r0, r0, lsl #11
    5a60:	047d0002 	ldrbteq	r0, [sp], #-2
    5a64:	00001580 	andeq	r1, r0, r0, lsl #11
    5a68:	00001582 	andeq	r1, r0, r2, lsl #11
    5a6c:	187d0002 	ldmdane	sp!, {r1}^
    5a70:	00001582 	andeq	r1, r0, r2, lsl #11
    5a74:	000015d6 	ldrdeq	r1, [r0], -r6
    5a78:	18770002 	ldmdane	r7!, {r1}^
	...
    5a84:	000015d8 	ldrdeq	r1, [r0], -r8
    5a88:	000015da 	ldrdeq	r1, [r0], -sl
    5a8c:	007d0002 	rsbseq	r0, sp, r2
    5a90:	000015da 	ldrdeq	r1, [r0], -sl
    5a94:	000015dc 	ldrdeq	r1, [r0], -ip
    5a98:	047d0002 	ldrbteq	r0, [sp], #-2
    5a9c:	000015dc 	ldrdeq	r1, [r0], -ip
    5aa0:	000015de 	ldrdeq	r1, [r0], -lr
    5aa4:	187d0002 	ldmdane	sp!, {r1}^
    5aa8:	000015de 	ldrdeq	r1, [r0], -lr
    5aac:	00001692 	muleq	r0, r2, r6
    5ab0:	18770002 	ldmdane	r7!, {r1}^
	...
    5abc:	00001694 	muleq	r0, r4, r6
    5ac0:	00001696 	muleq	r0, r6, r6
    5ac4:	007d0002 	rsbseq	r0, sp, r2
    5ac8:	00001696 	muleq	r0, r6, r6
    5acc:	00001698 	muleq	r0, r8, r6
    5ad0:	047d0002 	ldrbteq	r0, [sp], #-2
    5ad4:	00001698 	muleq	r0, r8, r6
    5ad8:	0000169a 	muleq	r0, sl, r6
    5adc:	107d0002 	rsbsne	r0, sp, r2
    5ae0:	0000169a 	muleq	r0, sl, r6
    5ae4:	000016d2 	ldrdeq	r1, [r0], -r2
    5ae8:	10770002 	rsbsne	r0, r7, r2
	...
    5af4:	000016d4 	ldrdeq	r1, [r0], -r4
    5af8:	000016d6 	ldrdeq	r1, [r0], -r6
    5afc:	007d0002 	rsbseq	r0, sp, r2
    5b00:	000016d6 	ldrdeq	r1, [r0], -r6
    5b04:	000016d8 	ldrdeq	r1, [r0], -r8
    5b08:	047d0002 	ldrbteq	r0, [sp], #-2
    5b0c:	000016d8 	ldrdeq	r1, [r0], -r8
    5b10:	000016da 	ldrdeq	r1, [r0], -sl
    5b14:	107d0002 	rsbsne	r0, sp, r2
    5b18:	000016da 	ldrdeq	r1, [r0], -sl
    5b1c:	00001712 	andeq	r1, r0, r2, lsl r7
    5b20:	10770002 	rsbsne	r0, r7, r2
	...
    5b2c:	00001714 	andeq	r1, r0, r4, lsl r7
    5b30:	00001716 	andeq	r1, r0, r6, lsl r7
    5b34:	007d0002 	rsbseq	r0, sp, r2
    5b38:	00001716 	andeq	r1, r0, r6, lsl r7
    5b3c:	00001718 	andeq	r1, r0, r8, lsl r7
    5b40:	047d0002 	ldrbteq	r0, [sp], #-2
    5b44:	00001718 	andeq	r1, r0, r8, lsl r7
    5b48:	0000171a 	andeq	r1, r0, sl, lsl r7
    5b4c:	107d0002 	rsbsne	r0, sp, r2
    5b50:	0000171a 	andeq	r1, r0, sl, lsl r7
    5b54:	00001752 	andeq	r1, r0, r2, asr r7
    5b58:	10770002 	rsbsne	r0, r7, r2
	...
    5b64:	00001754 	andeq	r1, r0, r4, asr r7
    5b68:	00001756 	andeq	r1, r0, r6, asr r7
    5b6c:	007d0002 	rsbseq	r0, sp, r2
    5b70:	00001756 	andeq	r1, r0, r6, asr r7
    5b74:	00001758 	andeq	r1, r0, r8, asr r7
    5b78:	047d0002 	ldrbteq	r0, [sp], #-2
    5b7c:	00001758 	andeq	r1, r0, r8, asr r7
    5b80:	0000175a 	andeq	r1, r0, sl, asr r7
    5b84:	107d0002 	rsbsne	r0, sp, r2
    5b88:	0000175a 	andeq	r1, r0, sl, asr r7
    5b8c:	0000178a 	andeq	r1, r0, sl, lsl #15
    5b90:	10770002 	rsbsne	r0, r7, r2
	...
    5b9c:	0000178c 	andeq	r1, r0, ip, lsl #15
    5ba0:	0000178e 	andeq	r1, r0, lr, lsl #15
    5ba4:	007d0002 	rsbseq	r0, sp, r2
    5ba8:	0000178e 	andeq	r1, r0, lr, lsl #15
    5bac:	00001790 	muleq	r0, r0, r7
    5bb0:	047d0002 	ldrbteq	r0, [sp], #-2
    5bb4:	00001790 	muleq	r0, r0, r7
    5bb8:	00001792 	muleq	r0, r2, r7
    5bbc:	107d0002 	rsbsne	r0, sp, r2
    5bc0:	00001792 	muleq	r0, r2, r7
    5bc4:	000017c2 	andeq	r1, r0, r2, asr #15
    5bc8:	10770002 	rsbsne	r0, r7, r2
	...
    5bd4:	000017c4 	andeq	r1, r0, r4, asr #15
    5bd8:	000017c6 	andeq	r1, r0, r6, asr #15
    5bdc:	007d0002 	rsbseq	r0, sp, r2
    5be0:	000017c6 	andeq	r1, r0, r6, asr #15
    5be4:	000017c8 	andeq	r1, r0, r8, asr #15
    5be8:	047d0002 	ldrbteq	r0, [sp], #-2
    5bec:	000017c8 	andeq	r1, r0, r8, asr #15
    5bf0:	000017ca 	andeq	r1, r0, sl, asr #15
    5bf4:	107d0002 	rsbsne	r0, sp, r2
    5bf8:	000017ca 	andeq	r1, r0, sl, asr #15
    5bfc:	000017fa 	strdeq	r1, [r0], -sl
    5c00:	10770002 	rsbsne	r0, r7, r2
	...
    5c0c:	000017fc 	strdeq	r1, [r0], -ip
    5c10:	000017fe 	strdeq	r1, [r0], -lr
    5c14:	007d0002 	rsbseq	r0, sp, r2
    5c18:	000017fe 	strdeq	r1, [r0], -lr
    5c1c:	00001800 	andeq	r1, r0, r0, lsl #16
    5c20:	047d0002 	ldrbteq	r0, [sp], #-2
    5c24:	00001800 	andeq	r1, r0, r0, lsl #16
    5c28:	00001802 	andeq	r1, r0, r2, lsl #16
    5c2c:	107d0002 	rsbsne	r0, sp, r2
    5c30:	00001802 	andeq	r1, r0, r2, lsl #16
    5c34:	00001832 	andeq	r1, r0, r2, lsr r8
    5c38:	10770002 	rsbsne	r0, r7, r2
	...
    5c44:	00001834 	andeq	r1, r0, r4, lsr r8
    5c48:	00001836 	andeq	r1, r0, r6, lsr r8
    5c4c:	007d0002 	rsbseq	r0, sp, r2
    5c50:	00001836 	andeq	r1, r0, r6, lsr r8
    5c54:	00001838 	andeq	r1, r0, r8, lsr r8
    5c58:	047d0002 	ldrbteq	r0, [sp], #-2
    5c5c:	00001838 	andeq	r1, r0, r8, lsr r8
    5c60:	0000183a 	andeq	r1, r0, sl, lsr r8
    5c64:	107d0002 	rsbsne	r0, sp, r2
    5c68:	0000183a 	andeq	r1, r0, sl, lsr r8
    5c6c:	00001850 	andeq	r1, r0, r0, asr r8
    5c70:	10770002 	rsbsne	r0, r7, r2
	...
    5c7c:	00001850 	andeq	r1, r0, r0, asr r8
    5c80:	00001852 	andeq	r1, r0, r2, asr r8
    5c84:	007d0002 	rsbseq	r0, sp, r2
    5c88:	00001852 	andeq	r1, r0, r2, asr r8
    5c8c:	00001854 	andeq	r1, r0, r4, asr r8
    5c90:	047d0002 	ldrbteq	r0, [sp], #-2
    5c94:	00001854 	andeq	r1, r0, r4, asr r8
    5c98:	00001856 	andeq	r1, r0, r6, asr r8
    5c9c:	107d0002 	rsbsne	r0, sp, r2
    5ca0:	00001856 	andeq	r1, r0, r6, asr r8
    5ca4:	0000186c 	andeq	r1, r0, ip, ror #16
    5ca8:	10770002 	rsbsne	r0, r7, r2
	...
    5cb4:	0000186c 	andeq	r1, r0, ip, ror #16
    5cb8:	0000186e 	andeq	r1, r0, lr, ror #16
    5cbc:	007d0002 	rsbseq	r0, sp, r2
    5cc0:	0000186e 	andeq	r1, r0, lr, ror #16
    5cc4:	00001870 	andeq	r1, r0, r0, ror r8
    5cc8:	047d0002 	ldrbteq	r0, [sp], #-2
    5ccc:	00001870 	andeq	r1, r0, r0, ror r8
    5cd0:	00001872 	andeq	r1, r0, r2, ror r8
    5cd4:	107d0002 	rsbsne	r0, sp, r2
    5cd8:	00001872 	andeq	r1, r0, r2, ror r8
    5cdc:	00001888 	andeq	r1, r0, r8, lsl #17
    5ce0:	10770002 	rsbsne	r0, r7, r2
	...
    5cec:	00001888 	andeq	r1, r0, r8, lsl #17
    5cf0:	0000188a 	andeq	r1, r0, sl, lsl #17
    5cf4:	007d0002 	rsbseq	r0, sp, r2
    5cf8:	0000188a 	andeq	r1, r0, sl, lsl #17
    5cfc:	0000188c 	andeq	r1, r0, ip, lsl #17
    5d00:	047d0002 	ldrbteq	r0, [sp], #-2
    5d04:	0000188c 	andeq	r1, r0, ip, lsl #17
    5d08:	0000188e 	andeq	r1, r0, lr, lsl #17
    5d0c:	107d0002 	rsbsne	r0, sp, r2
    5d10:	0000188e 	andeq	r1, r0, lr, lsl #17
    5d14:	000018a4 	andeq	r1, r0, r4, lsr #17
    5d18:	10770002 	rsbsne	r0, r7, r2
	...
    5d24:	000018a4 	andeq	r1, r0, r4, lsr #17
    5d28:	000018a6 	andeq	r1, r0, r6, lsr #17
    5d2c:	007d0002 	rsbseq	r0, sp, r2
    5d30:	000018a6 	andeq	r1, r0, r6, lsr #17
    5d34:	000018a8 	andeq	r1, r0, r8, lsr #17
    5d38:	047d0002 	ldrbteq	r0, [sp], #-2
    5d3c:	000018a8 	andeq	r1, r0, r8, lsr #17
    5d40:	000018aa 	andeq	r1, r0, sl, lsr #17
    5d44:	107d0002 	rsbsne	r0, sp, r2
    5d48:	000018aa 	andeq	r1, r0, sl, lsr #17
    5d4c:	000018c0 	andeq	r1, r0, r0, asr #17
    5d50:	10770002 	rsbsne	r0, r7, r2
	...
    5d5c:	000018c0 	andeq	r1, r0, r0, asr #17
    5d60:	000018c2 	andeq	r1, r0, r2, asr #17
    5d64:	007d0002 	rsbseq	r0, sp, r2
    5d68:	000018c2 	andeq	r1, r0, r2, asr #17
    5d6c:	000018c4 	andeq	r1, r0, r4, asr #17
    5d70:	047d0002 	ldrbteq	r0, [sp], #-2
    5d74:	000018c4 	andeq	r1, r0, r4, asr #17
    5d78:	000018c6 	andeq	r1, r0, r6, asr #17
    5d7c:	107d0002 	rsbsne	r0, sp, r2
    5d80:	000018c6 	andeq	r1, r0, r6, asr #17
    5d84:	000018de 	ldrdeq	r1, [r0], -lr
    5d88:	10770002 	rsbsne	r0, r7, r2
	...
    5d94:	000018e0 	andeq	r1, r0, r0, ror #17
    5d98:	000018e2 	andeq	r1, r0, r2, ror #17
    5d9c:	007d0002 	rsbseq	r0, sp, r2
    5da0:	000018e2 	andeq	r1, r0, r2, ror #17
    5da4:	000018e4 	andeq	r1, r0, r4, ror #17
    5da8:	047d0002 	ldrbteq	r0, [sp], #-2
    5dac:	000018e4 	andeq	r1, r0, r4, ror #17
    5db0:	000018e6 	andeq	r1, r0, r6, ror #17
    5db4:	107d0002 	rsbsne	r0, sp, r2
    5db8:	000018e6 	andeq	r1, r0, r6, ror #17
    5dbc:	00001916 	andeq	r1, r0, r6, lsl r9
    5dc0:	10770002 	rsbsne	r0, r7, r2
	...
    5dcc:	00001918 	andeq	r1, r0, r8, lsl r9
    5dd0:	0000191a 	andeq	r1, r0, sl, lsl r9
    5dd4:	007d0002 	rsbseq	r0, sp, r2
    5dd8:	0000191a 	andeq	r1, r0, sl, lsl r9
    5ddc:	0000191c 	andeq	r1, r0, ip, lsl r9
    5de0:	047d0002 	ldrbteq	r0, [sp], #-2
    5de4:	0000191c 	andeq	r1, r0, ip, lsl r9
    5de8:	0000191e 	andeq	r1, r0, lr, lsl r9
    5dec:	107d0002 	rsbsne	r0, sp, r2
    5df0:	0000191e 	andeq	r1, r0, lr, lsl r9
    5df4:	00001954 	andeq	r1, r0, r4, asr r9
    5df8:	10770002 	rsbsne	r0, r7, r2
	...
    5e04:	00001954 	andeq	r1, r0, r4, asr r9
    5e08:	00001956 	andeq	r1, r0, r6, asr r9
    5e0c:	007d0002 	rsbseq	r0, sp, r2
    5e10:	00001956 	andeq	r1, r0, r6, asr r9
    5e14:	00001958 	andeq	r1, r0, r8, asr r9
    5e18:	047d0002 	ldrbteq	r0, [sp], #-2
    5e1c:	00001958 	andeq	r1, r0, r8, asr r9
    5e20:	0000195a 	andeq	r1, r0, sl, asr r9
    5e24:	107d0002 	rsbsne	r0, sp, r2
    5e28:	0000195a 	andeq	r1, r0, sl, asr r9
    5e2c:	0000198a 	andeq	r1, r0, sl, lsl #19
    5e30:	10770002 	rsbsne	r0, r7, r2
	...
    5e3c:	0000198c 	andeq	r1, r0, ip, lsl #19
    5e40:	0000198e 	andeq	r1, r0, lr, lsl #19
    5e44:	007d0002 	rsbseq	r0, sp, r2
    5e48:	0000198e 	andeq	r1, r0, lr, lsl #19
    5e4c:	00001990 	muleq	r0, r0, r9
    5e50:	047d0002 	ldrbteq	r0, [sp], #-2
    5e54:	00001990 	muleq	r0, r0, r9
    5e58:	00001992 	muleq	r0, r2, r9
    5e5c:	107d0002 	rsbsne	r0, sp, r2
    5e60:	00001992 	muleq	r0, r2, r9
    5e64:	000019c8 	andeq	r1, r0, r8, asr #19
    5e68:	10770002 	rsbsne	r0, r7, r2
	...
    5e74:	000019c8 	andeq	r1, r0, r8, asr #19
    5e78:	000019ca 	andeq	r1, r0, sl, asr #19
    5e7c:	007d0002 	rsbseq	r0, sp, r2
    5e80:	000019ca 	andeq	r1, r0, sl, asr #19
    5e84:	000019cc 	andeq	r1, r0, ip, asr #19
    5e88:	047d0002 	ldrbteq	r0, [sp], #-2
    5e8c:	000019cc 	andeq	r1, r0, ip, asr #19
    5e90:	000019ce 	andeq	r1, r0, lr, asr #19
    5e94:	107d0002 	rsbsne	r0, sp, r2
    5e98:	000019ce 	andeq	r1, r0, lr, asr #19
    5e9c:	000019fe 	strdeq	r1, [r0], -lr
    5ea0:	10770002 	rsbsne	r0, r7, r2
	...
    5eac:	00001a00 	andeq	r1, r0, r0, lsl #20
    5eb0:	00001a02 	andeq	r1, r0, r2, lsl #20
    5eb4:	007d0002 	rsbseq	r0, sp, r2
    5eb8:	00001a02 	andeq	r1, r0, r2, lsl #20
    5ebc:	00001a04 	andeq	r1, r0, r4, lsl #20
    5ec0:	047d0002 	ldrbteq	r0, [sp], #-2
    5ec4:	00001a04 	andeq	r1, r0, r4, lsl #20
    5ec8:	00001a06 	andeq	r1, r0, r6, lsl #20
    5ecc:	107d0002 	rsbsne	r0, sp, r2
    5ed0:	00001a06 	andeq	r1, r0, r6, lsl #20
    5ed4:	00001a1a 	andeq	r1, r0, sl, lsl sl
    5ed8:	10770002 	rsbsne	r0, r7, r2
	...
    5ee4:	00001a1c 	andeq	r1, r0, ip, lsl sl
    5ee8:	00001a1e 	andeq	r1, r0, lr, lsl sl
    5eec:	007d0002 	rsbseq	r0, sp, r2
    5ef0:	00001a1e 	andeq	r1, r0, lr, lsl sl
    5ef4:	00001a20 	andeq	r1, r0, r0, lsr #20
    5ef8:	047d0002 	ldrbteq	r0, [sp], #-2
    5efc:	00001a20 	andeq	r1, r0, r0, lsr #20
    5f00:	00001a22 	andeq	r1, r0, r2, lsr #20
    5f04:	107d0002 	rsbsne	r0, sp, r2
    5f08:	00001a22 	andeq	r1, r0, r2, lsr #20
    5f0c:	00001a36 	andeq	r1, r0, r6, lsr sl
    5f10:	10770002 	rsbsne	r0, r7, r2
	...
    5f1c:	00001a38 	andeq	r1, r0, r8, lsr sl
    5f20:	00001a3a 	andeq	r1, r0, sl, lsr sl
    5f24:	007d0002 	rsbseq	r0, sp, r2
    5f28:	00001a3a 	andeq	r1, r0, sl, lsr sl
    5f2c:	00001a3c 	andeq	r1, r0, ip, lsr sl
    5f30:	047d0002 	ldrbteq	r0, [sp], #-2
    5f34:	00001a3c 	andeq	r1, r0, ip, lsr sl
    5f38:	00001a3e 	andeq	r1, r0, lr, lsr sl
    5f3c:	107d0002 	rsbsne	r0, sp, r2
    5f40:	00001a3e 	andeq	r1, r0, lr, lsr sl
    5f44:	00001a52 	andeq	r1, r0, r2, asr sl
    5f48:	10770002 	rsbsne	r0, r7, r2
	...
    5f54:	00001a54 	andeq	r1, r0, r4, asr sl
    5f58:	00001a56 	andeq	r1, r0, r6, asr sl
    5f5c:	007d0002 	rsbseq	r0, sp, r2
    5f60:	00001a56 	andeq	r1, r0, r6, asr sl
    5f64:	00001a58 	andeq	r1, r0, r8, asr sl
    5f68:	047d0002 	ldrbteq	r0, [sp], #-2
    5f6c:	00001a58 	andeq	r1, r0, r8, asr sl
    5f70:	00001a5a 	andeq	r1, r0, sl, asr sl
    5f74:	107d0002 	rsbsne	r0, sp, r2
    5f78:	00001a5a 	andeq	r1, r0, sl, asr sl
    5f7c:	00001a70 	andeq	r1, r0, r0, ror sl
    5f80:	10770002 	rsbsne	r0, r7, r2
	...
    5f8c:	00001a70 	andeq	r1, r0, r0, ror sl
    5f90:	00001a72 	andeq	r1, r0, r2, ror sl
    5f94:	007d0002 	rsbseq	r0, sp, r2
    5f98:	00001a72 	andeq	r1, r0, r2, ror sl
    5f9c:	00001a74 	andeq	r1, r0, r4, ror sl
    5fa0:	047d0002 	ldrbteq	r0, [sp], #-2
    5fa4:	00001a74 	andeq	r1, r0, r4, ror sl
    5fa8:	00001a76 	andeq	r1, r0, r6, ror sl
    5fac:	107d0002 	rsbsne	r0, sp, r2
    5fb0:	00001a76 	andeq	r1, r0, r6, ror sl
    5fb4:	00001a8a 	andeq	r1, r0, sl, lsl #21
    5fb8:	10770002 	rsbsne	r0, r7, r2
	...
    5fc4:	00001a8c 	andeq	r1, r0, ip, lsl #21
    5fc8:	00001a8e 	andeq	r1, r0, lr, lsl #21
    5fcc:	007d0002 	rsbseq	r0, sp, r2
    5fd0:	00001a8e 	andeq	r1, r0, lr, lsl #21
    5fd4:	00001a90 	muleq	r0, r0, sl
    5fd8:	047d0002 	ldrbteq	r0, [sp], #-2
    5fdc:	00001a90 	muleq	r0, r0, sl
    5fe0:	00001a92 	muleq	r0, r2, sl
    5fe4:	107d0002 	rsbsne	r0, sp, r2
    5fe8:	00001a92 	muleq	r0, r2, sl
    5fec:	00001aa6 	andeq	r1, r0, r6, lsr #21
    5ff0:	10770002 	rsbsne	r0, r7, r2
	...
    5ffc:	00001aa8 	andeq	r1, r0, r8, lsr #21
    6000:	00001aaa 	andeq	r1, r0, sl, lsr #21
    6004:	007d0002 	rsbseq	r0, sp, r2
    6008:	00001aaa 	andeq	r1, r0, sl, lsr #21
    600c:	00001aac 	andeq	r1, r0, ip, lsr #21
    6010:	047d0002 	ldrbteq	r0, [sp], #-2
    6014:	00001aac 	andeq	r1, r0, ip, lsr #21
    6018:	00001aae 	andeq	r1, r0, lr, lsr #21
    601c:	187d0002 	ldmdane	sp!, {r1}^
    6020:	00001aae 	andeq	r1, r0, lr, lsr #21
    6024:	00001ae6 	andeq	r1, r0, r6, ror #21
    6028:	18770002 	ldmdane	r7!, {r1}^
	...
    6034:	00001ae8 	andeq	r1, r0, r8, ror #21
    6038:	00001aea 	andeq	r1, r0, sl, ror #21
    603c:	007d0002 	rsbseq	r0, sp, r2
    6040:	00001aea 	andeq	r1, r0, sl, ror #21
    6044:	00001aec 	andeq	r1, r0, ip, ror #21
    6048:	047d0002 	ldrbteq	r0, [sp], #-2
    604c:	00001aec 	andeq	r1, r0, ip, ror #21
    6050:	00001aee 	andeq	r1, r0, lr, ror #21
    6054:	107d0002 	rsbsne	r0, sp, r2
    6058:	00001aee 	andeq	r1, r0, lr, ror #21
    605c:	00001b0a 	andeq	r1, r0, sl, lsl #22
    6060:	10770002 	rsbsne	r0, r7, r2
	...
    606c:	00001b0c 	andeq	r1, r0, ip, lsl #22
    6070:	00001b0e 	andeq	r1, r0, lr, lsl #22
    6074:	007d0002 	rsbseq	r0, sp, r2
    6078:	00001b0e 	andeq	r1, r0, lr, lsl #22
    607c:	00001b10 	andeq	r1, r0, r0, lsl fp
    6080:	047d0002 	ldrbteq	r0, [sp], #-2
    6084:	00001b10 	andeq	r1, r0, r0, lsl fp
    6088:	00001b12 	andeq	r1, r0, r2, lsl fp
    608c:	187d0002 	ldmdane	sp!, {r1}^
    6090:	00001b12 	andeq	r1, r0, r2, lsl fp
    6094:	00001b6a 	andeq	r1, r0, sl, ror #22
    6098:	18770002 	ldmdane	r7!, {r1}^
	...
    60a4:	00001b6c 	andeq	r1, r0, ip, ror #22
    60a8:	00001b6e 	andeq	r1, r0, lr, ror #22
    60ac:	007d0002 	rsbseq	r0, sp, r2
    60b0:	00001b6e 	andeq	r1, r0, lr, ror #22
    60b4:	00001b70 	andeq	r1, r0, r0, ror fp
    60b8:	047d0002 	ldrbteq	r0, [sp], #-2
    60bc:	00001b70 	andeq	r1, r0, r0, ror fp
    60c0:	00001b72 	andeq	r1, r0, r2, ror fp
    60c4:	107d0002 	rsbsne	r0, sp, r2
    60c8:	00001b72 	andeq	r1, r0, r2, ror fp
    60cc:	00001b8e 	andeq	r1, r0, lr, lsl #23
    60d0:	10770002 	rsbsne	r0, r7, r2
	...
    60dc:	00001b90 	muleq	r0, r0, fp
    60e0:	00001b92 	muleq	r0, r2, fp
    60e4:	007d0002 	rsbseq	r0, sp, r2
    60e8:	00001b92 	muleq	r0, r2, fp
    60ec:	00001b94 	muleq	r0, r4, fp
    60f0:	047d0002 	ldrbteq	r0, [sp], #-2
    60f4:	00001b94 	muleq	r0, r4, fp
    60f8:	00001b96 	muleq	r0, r6, fp
    60fc:	207d0002 	rsbscs	r0, sp, r2
    6100:	00001b96 	muleq	r0, r6, fp
    6104:	00001c6c 	andeq	r1, r0, ip, ror #24
    6108:	20770002 	rsbscs	r0, r7, r2
	...
    6114:	00001c6c 	andeq	r1, r0, ip, ror #24
    6118:	00001c6e 	andeq	r1, r0, lr, ror #24
    611c:	007d0002 	rsbseq	r0, sp, r2
    6120:	00001c6e 	andeq	r1, r0, lr, ror #24
    6124:	00001c70 	andeq	r1, r0, r0, ror ip
    6128:	047d0002 	ldrbteq	r0, [sp], #-2
    612c:	00001c70 	andeq	r1, r0, r0, ror ip
    6130:	00001c72 	andeq	r1, r0, r2, ror ip
    6134:	207d0002 	rsbscs	r0, sp, r2
    6138:	00001c72 	andeq	r1, r0, r2, ror ip
    613c:	00001d64 	andeq	r1, r0, r4, ror #26
    6140:	20770002 	rsbscs	r0, r7, r2
	...
    614c:	00001d64 	andeq	r1, r0, r4, ror #26
    6150:	00001d66 	andeq	r1, r0, r6, ror #26
    6154:	007d0002 	rsbseq	r0, sp, r2
    6158:	00001d66 	andeq	r1, r0, r6, ror #26
    615c:	00001d68 	andeq	r1, r0, r8, ror #26
    6160:	047d0002 	ldrbteq	r0, [sp], #-2
    6164:	00001d68 	andeq	r1, r0, r8, ror #26
    6168:	00001d6a 	andeq	r1, r0, sl, ror #26
    616c:	207d0002 	rsbscs	r0, sp, r2
    6170:	00001d6a 	andeq	r1, r0, sl, ror #26
    6174:	00001e4c 	andeq	r1, r0, ip, asr #28
    6178:	20770002 	rsbscs	r0, r7, r2
	...
    6184:	00001e4c 	andeq	r1, r0, ip, asr #28
    6188:	00001e4e 	andeq	r1, r0, lr, asr #28
    618c:	007d0002 	rsbseq	r0, sp, r2
    6190:	00001e4e 	andeq	r1, r0, lr, asr #28
    6194:	00001e50 	andeq	r1, r0, r0, asr lr
    6198:	047d0002 	ldrbteq	r0, [sp], #-2
    619c:	00001e50 	andeq	r1, r0, r0, asr lr
    61a0:	00001e52 	andeq	r1, r0, r2, asr lr
    61a4:	207d0002 	rsbscs	r0, sp, r2
    61a8:	00001e52 	andeq	r1, r0, r2, asr lr
    61ac:	00001f4c 	andeq	r1, r0, ip, asr #30
    61b0:	20770002 	rsbscs	r0, r7, r2
	...
    61c0:	00000002 	andeq	r0, r0, r2
    61c4:	007d0002 	rsbseq	r0, sp, r2
    61c8:	00000002 	andeq	r0, r0, r2
    61cc:	00000004 	andeq	r0, r0, r4
    61d0:	087d0002 	ldmdaeq	sp!, {r1}^
    61d4:	00000004 	andeq	r0, r0, r4
    61d8:	00000006 	andeq	r0, r0, r6
    61dc:	107d0002 	rsbsne	r0, sp, r2
    61e0:	00000006 	andeq	r0, r0, r6
    61e4:	000000cc 	andeq	r0, r0, ip, asr #1
    61e8:	10770002 	rsbsne	r0, r7, r2
	...
    61f4:	000000cc 	andeq	r0, r0, ip, asr #1
    61f8:	000000ce 	andeq	r0, r0, lr, asr #1
    61fc:	007d0002 	rsbseq	r0, sp, r2
    6200:	000000ce 	andeq	r0, r0, lr, asr #1
    6204:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6208:	087d0002 	ldmdaeq	sp!, {r1}^
    620c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6210:	000000d2 	ldrdeq	r0, [r0], -r2
    6214:	387d0002 	ldmdacc	sp!, {r1}^
    6218:	000000d2 	ldrdeq	r0, [r0], -r2
    621c:	00000268 	andeq	r0, r0, r8, ror #4
    6220:	38770002 	ldmdacc	r7!, {r1}^
	...
    622c:	00000268 	andeq	r0, r0, r8, ror #4
    6230:	0000026a 	andeq	r0, r0, sl, ror #4
    6234:	007d0002 	rsbseq	r0, sp, r2
    6238:	0000026a 	andeq	r0, r0, sl, ror #4
    623c:	0000026c 	andeq	r0, r0, ip, ror #4
    6240:	047d0002 	ldrbteq	r0, [sp], #-2
    6244:	0000026c 	andeq	r0, r0, ip, ror #4
    6248:	0000026e 	andeq	r0, r0, lr, ror #4
    624c:	107d0002 	rsbsne	r0, sp, r2
    6250:	0000026e 	andeq	r0, r0, lr, ror #4
    6254:	000002aa 	andeq	r0, r0, sl, lsr #5
    6258:	10770002 	rsbsne	r0, r7, r2
	...
    6264:	000002ac 	andeq	r0, r0, ip, lsr #5
    6268:	000002ae 	andeq	r0, r0, lr, lsr #5
    626c:	007d0002 	rsbseq	r0, sp, r2
    6270:	000002ae 	andeq	r0, r0, lr, lsr #5
    6274:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    6278:	047d0002 	ldrbteq	r0, [sp], #-2
    627c:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    6280:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    6284:	187d0002 	ldmdane	sp!, {r1}^
    6288:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    628c:	00000302 	andeq	r0, r0, r2, lsl #6
    6290:	18770002 	ldmdane	r7!, {r1}^
	...
    629c:	00000304 	andeq	r0, r0, r4, lsl #6
    62a0:	00000306 	andeq	r0, r0, r6, lsl #6
    62a4:	007d0002 	rsbseq	r0, sp, r2
    62a8:	00000306 	andeq	r0, r0, r6, lsl #6
    62ac:	00000308 	andeq	r0, r0, r8, lsl #6
    62b0:	047d0002 	ldrbteq	r0, [sp], #-2
    62b4:	00000308 	andeq	r0, r0, r8, lsl #6
    62b8:	0000030a 	andeq	r0, r0, sl, lsl #6
    62bc:	107d0002 	rsbsne	r0, sp, r2
    62c0:	0000030a 	andeq	r0, r0, sl, lsl #6
    62c4:	00000336 	andeq	r0, r0, r6, lsr r3
    62c8:	10770002 	rsbsne	r0, r7, r2
	...
    62d4:	00000338 	andeq	r0, r0, r8, lsr r3
    62d8:	0000033a 	andeq	r0, r0, sl, lsr r3
    62dc:	007d0002 	rsbseq	r0, sp, r2
    62e0:	0000033a 	andeq	r0, r0, sl, lsr r3
    62e4:	0000033c 	andeq	r0, r0, ip, lsr r3
    62e8:	047d0002 	ldrbteq	r0, [sp], #-2
    62ec:	0000033c 	andeq	r0, r0, ip, lsr r3
    62f0:	0000033e 	andeq	r0, r0, lr, lsr r3
    62f4:	107d0002 	rsbsne	r0, sp, r2
    62f8:	0000033e 	andeq	r0, r0, lr, lsr r3
    62fc:	00000376 	andeq	r0, r0, r6, ror r3
    6300:	10770002 	rsbsne	r0, r7, r2
	...
    630c:	00000378 	andeq	r0, r0, r8, ror r3
    6310:	0000037a 	andeq	r0, r0, sl, ror r3
    6314:	007d0002 	rsbseq	r0, sp, r2
    6318:	0000037a 	andeq	r0, r0, sl, ror r3
    631c:	0000037c 	andeq	r0, r0, ip, ror r3
    6320:	047d0002 	ldrbteq	r0, [sp], #-2
    6324:	0000037c 	andeq	r0, r0, ip, ror r3
    6328:	0000037e 	andeq	r0, r0, lr, ror r3
    632c:	207d0002 	rsbscs	r0, sp, r2
    6330:	0000037e 	andeq	r0, r0, lr, ror r3
    6334:	0000041a 	andeq	r0, r0, sl, lsl r4
    6338:	20770002 	rsbscs	r0, r7, r2
	...
    6344:	0000041c 	andeq	r0, r0, ip, lsl r4
    6348:	0000041e 	andeq	r0, r0, lr, lsl r4
    634c:	007d0002 	rsbseq	r0, sp, r2
    6350:	0000041e 	andeq	r0, r0, lr, lsl r4
    6354:	00000420 	andeq	r0, r0, r0, lsr #8
    6358:	047d0002 	ldrbteq	r0, [sp], #-2
    635c:	00000420 	andeq	r0, r0, r0, lsr #8
    6360:	00000422 	andeq	r0, r0, r2, lsr #8
    6364:	107d0002 	rsbsne	r0, sp, r2
    6368:	00000422 	andeq	r0, r0, r2, lsr #8
    636c:	00000464 	andeq	r0, r0, r4, ror #8
    6370:	10770002 	rsbsne	r0, r7, r2
	...
    637c:	00000464 	andeq	r0, r0, r4, ror #8
    6380:	00000466 	andeq	r0, r0, r6, ror #8
    6384:	007d0002 	rsbseq	r0, sp, r2
    6388:	00000466 	andeq	r0, r0, r6, ror #8
    638c:	00000468 	andeq	r0, r0, r8, ror #8
    6390:	047d0002 	ldrbteq	r0, [sp], #-2
    6394:	00000468 	andeq	r0, r0, r8, ror #8
    6398:	0000046a 	andeq	r0, r0, sl, ror #8
    639c:	107d0002 	rsbsne	r0, sp, r2
    63a0:	0000046a 	andeq	r0, r0, sl, ror #8
    63a4:	0000049c 	muleq	r0, ip, r4
    63a8:	10770002 	rsbsne	r0, r7, r2
	...
    63b4:	0000049c 	muleq	r0, ip, r4
    63b8:	0000049e 	muleq	r0, lr, r4
    63bc:	007d0002 	rsbseq	r0, sp, r2
    63c0:	0000049e 	muleq	r0, lr, r4
    63c4:	000004a0 	andeq	r0, r0, r0, lsr #9
    63c8:	047d0002 	ldrbteq	r0, [sp], #-2
    63cc:	000004a0 	andeq	r0, r0, r0, lsr #9
    63d0:	000004a2 	andeq	r0, r0, r2, lsr #9
    63d4:	107d0002 	rsbsne	r0, sp, r2
    63d8:	000004a2 	andeq	r0, r0, r2, lsr #9
    63dc:	000004d2 	ldrdeq	r0, [r0], -r2
    63e0:	10770002 	rsbsne	r0, r7, r2
	...
    63ec:	000004d4 	ldrdeq	r0, [r0], -r4
    63f0:	000004d6 	ldrdeq	r0, [r0], -r6
    63f4:	007d0002 	rsbseq	r0, sp, r2
    63f8:	000004d6 	ldrdeq	r0, [r0], -r6
    63fc:	000004d8 	ldrdeq	r0, [r0], -r8
    6400:	047d0002 	ldrbteq	r0, [sp], #-2
    6404:	000004d8 	ldrdeq	r0, [r0], -r8
    6408:	000004da 	ldrdeq	r0, [r0], -sl
    640c:	107d0002 	rsbsne	r0, sp, r2
    6410:	000004da 	ldrdeq	r0, [r0], -sl
    6414:	00000512 	andeq	r0, r0, r2, lsl r5
    6418:	10770002 	rsbsne	r0, r7, r2
	...
    6424:	00000514 	andeq	r0, r0, r4, lsl r5
    6428:	00000516 	andeq	r0, r0, r6, lsl r5
    642c:	007d0002 	rsbseq	r0, sp, r2
    6430:	00000516 	andeq	r0, r0, r6, lsl r5
    6434:	00000518 	andeq	r0, r0, r8, lsl r5
    6438:	047d0002 	ldrbteq	r0, [sp], #-2
    643c:	00000518 	andeq	r0, r0, r8, lsl r5
    6440:	0000051a 	andeq	r0, r0, sl, lsl r5
    6444:	107d0002 	rsbsne	r0, sp, r2
    6448:	0000051a 	andeq	r0, r0, sl, lsl r5
    644c:	0000054a 	andeq	r0, r0, sl, asr #10
    6450:	10770002 	rsbsne	r0, r7, r2
	...
    645c:	0000054c 	andeq	r0, r0, ip, asr #10
    6460:	0000054e 	andeq	r0, r0, lr, asr #10
    6464:	007d0002 	rsbseq	r0, sp, r2
    6468:	0000054e 	andeq	r0, r0, lr, asr #10
    646c:	00000550 	andeq	r0, r0, r0, asr r5
    6470:	047d0002 	ldrbteq	r0, [sp], #-2
    6474:	00000550 	andeq	r0, r0, r0, asr r5
    6478:	00000552 	andeq	r0, r0, r2, asr r5
    647c:	107d0002 	rsbsne	r0, sp, r2
    6480:	00000552 	andeq	r0, r0, r2, asr r5
    6484:	0000058a 	andeq	r0, r0, sl, lsl #11
    6488:	10770002 	rsbsne	r0, r7, r2
	...
    6494:	0000058c 	andeq	r0, r0, ip, lsl #11
    6498:	0000058e 	andeq	r0, r0, lr, lsl #11
    649c:	007d0002 	rsbseq	r0, sp, r2
    64a0:	0000058e 	andeq	r0, r0, lr, lsl #11
    64a4:	00000590 	muleq	r0, r0, r5
    64a8:	047d0002 	ldrbteq	r0, [sp], #-2
    64ac:	00000590 	muleq	r0, r0, r5
    64b0:	00000592 	muleq	r0, r2, r5
    64b4:	107d0002 	rsbsne	r0, sp, r2
    64b8:	00000592 	muleq	r0, r2, r5
    64bc:	000005b2 			; <UNDEFINED> instruction: 0x000005b2
    64c0:	10770002 	rsbsne	r0, r7, r2
	...
    64cc:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
    64d0:	000005b6 			; <UNDEFINED> instruction: 0x000005b6
    64d4:	007d0002 	rsbseq	r0, sp, r2
    64d8:	000005b6 			; <UNDEFINED> instruction: 0x000005b6
    64dc:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
    64e0:	047d0002 	ldrbteq	r0, [sp], #-2
    64e4:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
    64e8:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
    64ec:	107d0002 	rsbsne	r0, sp, r2
    64f0:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
    64f4:	000005d8 	ldrdeq	r0, [r0], -r8
    64f8:	10770002 	rsbsne	r0, r7, r2
	...
    6504:	000005d8 	ldrdeq	r0, [r0], -r8
    6508:	000005da 	ldrdeq	r0, [r0], -sl
    650c:	007d0002 	rsbseq	r0, sp, r2
    6510:	000005da 	ldrdeq	r0, [r0], -sl
    6514:	000005dc 	ldrdeq	r0, [r0], -ip
    6518:	047d0002 	ldrbteq	r0, [sp], #-2
    651c:	000005dc 	ldrdeq	r0, [r0], -ip
    6520:	000005de 	ldrdeq	r0, [r0], -lr
    6524:	107d0002 	rsbsne	r0, sp, r2
    6528:	000005de 	ldrdeq	r0, [r0], -lr
    652c:	000005fa 	strdeq	r0, [r0], -sl
    6530:	10770002 	rsbsne	r0, r7, r2
	...
    653c:	000005fc 	strdeq	r0, [r0], -ip
    6540:	000005fe 	strdeq	r0, [r0], -lr
    6544:	007d0002 	rsbseq	r0, sp, r2
    6548:	000005fe 	strdeq	r0, [r0], -lr
    654c:	00000600 	andeq	r0, r0, r0, lsl #12
    6550:	047d0002 	ldrbteq	r0, [sp], #-2
    6554:	00000600 	andeq	r0, r0, r0, lsl #12
    6558:	00000602 	andeq	r0, r0, r2, lsl #12
    655c:	107d0002 	rsbsne	r0, sp, r2
    6560:	00000602 	andeq	r0, r0, r2, lsl #12
    6564:	00000638 	andeq	r0, r0, r8, lsr r6
    6568:	10770002 	rsbsne	r0, r7, r2
	...
    6574:	00000638 	andeq	r0, r0, r8, lsr r6
    6578:	0000063a 	andeq	r0, r0, sl, lsr r6
    657c:	007d0002 	rsbseq	r0, sp, r2
    6580:	0000063a 	andeq	r0, r0, sl, lsr r6
    6584:	0000063c 	andeq	r0, r0, ip, lsr r6
    6588:	047d0002 	ldrbteq	r0, [sp], #-2
    658c:	0000063c 	andeq	r0, r0, ip, lsr r6
    6590:	0000063e 	andeq	r0, r0, lr, lsr r6
    6594:	107d0002 	rsbsne	r0, sp, r2
    6598:	0000063e 	andeq	r0, r0, lr, lsr r6
    659c:	00000670 	andeq	r0, r0, r0, ror r6
    65a0:	10770002 	rsbsne	r0, r7, r2
	...
    65ac:	00000670 	andeq	r0, r0, r0, ror r6
    65b0:	00000672 	andeq	r0, r0, r2, ror r6
    65b4:	007d0002 	rsbseq	r0, sp, r2
    65b8:	00000672 	andeq	r0, r0, r2, ror r6
    65bc:	00000674 	andeq	r0, r0, r4, ror r6
    65c0:	047d0002 	ldrbteq	r0, [sp], #-2
    65c4:	00000674 	andeq	r0, r0, r4, ror r6
    65c8:	00000676 	andeq	r0, r0, r6, ror r6
    65cc:	107d0002 	rsbsne	r0, sp, r2
    65d0:	00000676 	andeq	r0, r0, r6, ror r6
    65d4:	000006ae 	andeq	r0, r0, lr, lsr #13
    65d8:	10770002 	rsbsne	r0, r7, r2
	...
    65e4:	000006b0 			; <UNDEFINED> instruction: 0x000006b0
    65e8:	000006b2 			; <UNDEFINED> instruction: 0x000006b2
    65ec:	007d0002 	rsbseq	r0, sp, r2
    65f0:	000006b2 			; <UNDEFINED> instruction: 0x000006b2
    65f4:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
    65f8:	047d0002 	ldrbteq	r0, [sp], #-2
    65fc:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
    6600:	000006b6 			; <UNDEFINED> instruction: 0x000006b6
    6604:	107d0002 	rsbsne	r0, sp, r2
    6608:	000006b6 			; <UNDEFINED> instruction: 0x000006b6
    660c:	000006ee 	andeq	r0, r0, lr, ror #13
    6610:	10770002 	rsbsne	r0, r7, r2
	...
    661c:	000006f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6620:	000006f2 	strdeq	r0, [r0], -r2
    6624:	007d0002 	rsbseq	r0, sp, r2
    6628:	000006f2 	strdeq	r0, [r0], -r2
    662c:	000006f4 	strdeq	r0, [r0], -r4
    6630:	047d0002 	ldrbteq	r0, [sp], #-2
    6634:	000006f4 	strdeq	r0, [r0], -r4
    6638:	000006f6 	strdeq	r0, [r0], -r6
    663c:	107d0002 	rsbsne	r0, sp, r2
    6640:	000006f6 	strdeq	r0, [r0], -r6
    6644:	0000072e 	andeq	r0, r0, lr, lsr #14
    6648:	10770002 	rsbsne	r0, r7, r2
	...
    6654:	00000730 	andeq	r0, r0, r0, lsr r7
    6658:	00000732 	andeq	r0, r0, r2, lsr r7
    665c:	007d0002 	rsbseq	r0, sp, r2
    6660:	00000732 	andeq	r0, r0, r2, lsr r7
    6664:	00000734 	andeq	r0, r0, r4, lsr r7
    6668:	047d0002 	ldrbteq	r0, [sp], #-2
    666c:	00000734 	andeq	r0, r0, r4, lsr r7
    6670:	00000736 	andeq	r0, r0, r6, lsr r7
    6674:	107d0002 	rsbsne	r0, sp, r2
    6678:	00000736 	andeq	r0, r0, r6, lsr r7
    667c:	00000776 	andeq	r0, r0, r6, ror r7
    6680:	10770002 	rsbsne	r0, r7, r2
	...
    668c:	00000778 	andeq	r0, r0, r8, ror r7
    6690:	0000077a 	andeq	r0, r0, sl, ror r7
    6694:	007d0002 	rsbseq	r0, sp, r2
    6698:	0000077a 	andeq	r0, r0, sl, ror r7
    669c:	0000077c 	andeq	r0, r0, ip, ror r7
    66a0:	047d0002 	ldrbteq	r0, [sp], #-2
    66a4:	0000077c 	andeq	r0, r0, ip, ror r7
    66a8:	0000077e 	andeq	r0, r0, lr, ror r7
    66ac:	107d0002 	rsbsne	r0, sp, r2
    66b0:	0000077e 	andeq	r0, r0, lr, ror r7
    66b4:	000007b6 			; <UNDEFINED> instruction: 0x000007b6
    66b8:	10770002 	rsbsne	r0, r7, r2
	...
    66c4:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
    66c8:	000007ba 			; <UNDEFINED> instruction: 0x000007ba
    66cc:	007d0002 	rsbseq	r0, sp, r2
    66d0:	000007ba 			; <UNDEFINED> instruction: 0x000007ba
    66d4:	000007bc 			; <UNDEFINED> instruction: 0x000007bc
    66d8:	047d0002 	ldrbteq	r0, [sp], #-2
    66dc:	000007bc 			; <UNDEFINED> instruction: 0x000007bc
    66e0:	000007be 			; <UNDEFINED> instruction: 0x000007be
    66e4:	107d0002 	rsbsne	r0, sp, r2
    66e8:	000007be 			; <UNDEFINED> instruction: 0x000007be
    66ec:	000007ee 	andeq	r0, r0, lr, ror #15
    66f0:	10770002 	rsbsne	r0, r7, r2
	...
    66fc:	000007f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6700:	000007f2 	strdeq	r0, [r0], -r2
    6704:	007d0002 	rsbseq	r0, sp, r2
    6708:	000007f2 	strdeq	r0, [r0], -r2
    670c:	000007f4 	strdeq	r0, [r0], -r4
    6710:	047d0002 	ldrbteq	r0, [sp], #-2
    6714:	000007f4 	strdeq	r0, [r0], -r4
    6718:	000007f6 	strdeq	r0, [r0], -r6
    671c:	107d0002 	rsbsne	r0, sp, r2
    6720:	000007f6 	strdeq	r0, [r0], -r6
    6724:	0000082e 	andeq	r0, r0, lr, lsr #16
    6728:	10770002 	rsbsne	r0, r7, r2
	...
    6734:	00000830 	andeq	r0, r0, r0, lsr r8
    6738:	00000832 	andeq	r0, r0, r2, lsr r8
    673c:	007d0002 	rsbseq	r0, sp, r2
    6740:	00000832 	andeq	r0, r0, r2, lsr r8
    6744:	00000834 	andeq	r0, r0, r4, lsr r8
    6748:	047d0002 	ldrbteq	r0, [sp], #-2
    674c:	00000834 	andeq	r0, r0, r4, lsr r8
    6750:	00000836 	andeq	r0, r0, r6, lsr r8
    6754:	187d0002 	ldmdane	sp!, {r1}^
    6758:	00000836 	andeq	r0, r0, r6, lsr r8
    675c:	0000086e 	andeq	r0, r0, lr, ror #16
    6760:	18770002 	ldmdane	r7!, {r1}^
	...
    676c:	00000870 	andeq	r0, r0, r0, ror r8
    6770:	00000872 	andeq	r0, r0, r2, ror r8
    6774:	007d0002 	rsbseq	r0, sp, r2
    6778:	00000872 	andeq	r0, r0, r2, ror r8
    677c:	00000874 	andeq	r0, r0, r4, ror r8
    6780:	047d0002 	ldrbteq	r0, [sp], #-2
    6784:	00000874 	andeq	r0, r0, r4, ror r8
    6788:	00000876 	andeq	r0, r0, r6, ror r8
    678c:	107d0002 	rsbsne	r0, sp, r2
    6790:	00000876 	andeq	r0, r0, r6, ror r8
    6794:	00000892 	muleq	r0, r2, r8
    6798:	10770002 	rsbsne	r0, r7, r2
	...
    67a4:	00000894 	muleq	r0, r4, r8
    67a8:	00000896 	muleq	r0, r6, r8
    67ac:	007d0002 	rsbseq	r0, sp, r2
    67b0:	00000896 	muleq	r0, r6, r8
    67b4:	00000898 	muleq	r0, r8, r8
    67b8:	047d0002 	ldrbteq	r0, [sp], #-2
    67bc:	00000898 	muleq	r0, r8, r8
    67c0:	0000089a 	muleq	r0, sl, r8
    67c4:	207d0002 	rsbscs	r0, sp, r2
    67c8:	0000089a 	muleq	r0, sl, r8
    67cc:	00000956 	andeq	r0, r0, r6, asr r9
    67d0:	20770002 	rsbscs	r0, r7, r2
	...
    67dc:	00000958 	andeq	r0, r0, r8, asr r9
    67e0:	0000095a 	andeq	r0, r0, sl, asr r9
    67e4:	007d0002 	rsbseq	r0, sp, r2
    67e8:	0000095a 	andeq	r0, r0, sl, asr r9
    67ec:	0000095c 	andeq	r0, r0, ip, asr r9
    67f0:	047d0002 	ldrbteq	r0, [sp], #-2
    67f4:	0000095c 	andeq	r0, r0, ip, asr r9
    67f8:	0000095e 	andeq	r0, r0, lr, asr r9
    67fc:	187d0002 	ldmdane	sp!, {r1}^
    6800:	0000095e 	andeq	r0, r0, lr, asr r9
    6804:	0000099a 	muleq	r0, sl, r9
    6808:	18770002 	ldmdane	r7!, {r1}^
	...
    6818:	00000002 	andeq	r0, r0, r2
    681c:	007d0002 	rsbseq	r0, sp, r2
    6820:	00000002 	andeq	r0, r0, r2
    6824:	00000004 	andeq	r0, r0, r4
    6828:	087d0002 	ldmdaeq	sp!, {r1}^
    682c:	00000004 	andeq	r0, r0, r4
    6830:	0000001e 	andeq	r0, r0, lr, lsl r0
    6834:	08770002 	ldmdaeq	r7!, {r1}^
	...
    6840:	00000020 	andeq	r0, r0, r0, lsr #32
    6844:	00000022 	andeq	r0, r0, r2, lsr #32
    6848:	007d0002 	rsbseq	r0, sp, r2
    684c:	00000022 	andeq	r0, r0, r2, lsr #32
    6850:	00000024 	andeq	r0, r0, r4, lsr #32
    6854:	047d0002 	ldrbteq	r0, [sp], #-2
    6858:	00000024 	andeq	r0, r0, r4, lsr #32
    685c:	00000026 	andeq	r0, r0, r6, lsr #32
    6860:	187d0002 	ldmdane	sp!, {r1}^
    6864:	00000026 	andeq	r0, r0, r6, lsr #32
    6868:	00000054 	andeq	r0, r0, r4, asr r0
    686c:	18770002 	ldmdane	r7!, {r1}^
	...
    6878:	00000054 	andeq	r0, r0, r4, asr r0
    687c:	00000056 	andeq	r0, r0, r6, asr r0
    6880:	007d0002 	rsbseq	r0, sp, r2
    6884:	00000056 	andeq	r0, r0, r6, asr r0
    6888:	00000058 	andeq	r0, r0, r8, asr r0
    688c:	047d0002 	ldrbteq	r0, [sp], #-2
    6890:	00000058 	andeq	r0, r0, r8, asr r0
    6894:	0000005a 	andeq	r0, r0, sl, asr r0
    6898:	187d0002 	ldmdane	sp!, {r1}^
    689c:	0000005a 	andeq	r0, r0, sl, asr r0
    68a0:	00000090 	muleq	r0, r0, r0
    68a4:	18770002 	ldmdane	r7!, {r1}^
	...
    68b0:	00000090 	muleq	r0, r0, r0
    68b4:	00000092 	muleq	r0, r2, r0
    68b8:	007d0002 	rsbseq	r0, sp, r2
    68bc:	00000092 	muleq	r0, r2, r0
    68c0:	00000094 	muleq	r0, r4, r0
    68c4:	047d0002 	ldrbteq	r0, [sp], #-2
    68c8:	00000094 	muleq	r0, r4, r0
    68cc:	000000a8 	andeq	r0, r0, r8, lsr #1
    68d0:	04770002 	ldrbteq	r0, [r7], #-2
	...
    68dc:	000000a8 	andeq	r0, r0, r8, lsr #1
    68e0:	000000aa 	andeq	r0, r0, sl, lsr #1
    68e4:	007d0002 	rsbseq	r0, sp, r2
    68e8:	000000aa 	andeq	r0, r0, sl, lsr #1
    68ec:	000000ac 	andeq	r0, r0, ip, lsr #1
    68f0:	047d0002 	ldrbteq	r0, [sp], #-2
    68f4:	000000ac 	andeq	r0, r0, ip, lsr #1
    68f8:	000000ae 	andeq	r0, r0, lr, lsr #1
    68fc:	107d0002 	rsbsne	r0, sp, r2
    6900:	000000ae 	andeq	r0, r0, lr, lsr #1
    6904:	000000cc 	andeq	r0, r0, ip, asr #1
    6908:	10770002 	rsbsne	r0, r7, r2
	...
    6914:	000000cc 	andeq	r0, r0, ip, asr #1
    6918:	000000ce 	andeq	r0, r0, lr, asr #1
    691c:	007d0002 	rsbseq	r0, sp, r2
    6920:	000000ce 	andeq	r0, r0, lr, asr #1
    6924:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6928:	047d0002 	ldrbteq	r0, [sp], #-2
    692c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6930:	000000d2 	ldrdeq	r0, [r0], -r2
    6934:	107d0002 	rsbsne	r0, sp, r2
    6938:	000000d2 	ldrdeq	r0, [r0], -r2
    693c:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6940:	10770002 	rsbsne	r0, r7, r2
	...
    694c:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    6950:	000000f2 	strdeq	r0, [r0], -r2
    6954:	007d0002 	rsbseq	r0, sp, r2
    6958:	000000f2 	strdeq	r0, [r0], -r2
    695c:	000000f4 	strdeq	r0, [r0], -r4
    6960:	047d0002 	ldrbteq	r0, [sp], #-2
    6964:	000000f4 	strdeq	r0, [r0], -r4
    6968:	00000108 	andeq	r0, r0, r8, lsl #2
    696c:	04770002 	ldrbteq	r0, [r7], #-2
	...
    6978:	00000108 	andeq	r0, r0, r8, lsl #2
    697c:	0000010a 	andeq	r0, r0, sl, lsl #2
    6980:	007d0002 	rsbseq	r0, sp, r2
    6984:	0000010a 	andeq	r0, r0, sl, lsl #2
    6988:	0000010c 	andeq	r0, r0, ip, lsl #2
    698c:	047d0002 	ldrbteq	r0, [sp], #-2
    6990:	0000010c 	andeq	r0, r0, ip, lsl #2
    6994:	00000120 	andeq	r0, r0, r0, lsr #2
    6998:	04770002 	ldrbteq	r0, [r7], #-2
	...
    69a8:	00000002 	andeq	r0, r0, r2
    69ac:	007d0002 	rsbseq	r0, sp, r2
    69b0:	00000002 	andeq	r0, r0, r2
    69b4:	00000004 	andeq	r0, r0, r4
    69b8:	087d0002 	ldmdaeq	sp!, {r1}^
    69bc:	00000004 	andeq	r0, r0, r4
    69c0:	00000050 	andeq	r0, r0, r0, asr r0
    69c4:	08770002 	ldmdaeq	r7!, {r1}^
	...
    69d0:	00000050 	andeq	r0, r0, r0, asr r0
    69d4:	00000052 	andeq	r0, r0, r2, asr r0
    69d8:	007d0002 	rsbseq	r0, sp, r2
    69dc:	00000052 	andeq	r0, r0, r2, asr r0
    69e0:	00000054 	andeq	r0, r0, r4, asr r0
    69e4:	047d0002 	ldrbteq	r0, [sp], #-2
    69e8:	00000054 	andeq	r0, r0, r4, asr r0
    69ec:	00000056 	andeq	r0, r0, r6, asr r0
    69f0:	187d0002 	ldmdane	sp!, {r1}^
    69f4:	00000056 	andeq	r0, r0, r6, asr r0
    69f8:	000000bc 	strheq	r0, [r0], -ip
    69fc:	18770002 	ldmdane	r7!, {r1}^
	...
    6a08:	000000bc 	strheq	r0, [r0], -ip
    6a0c:	000000be 	strheq	r0, [r0], -lr
    6a10:	007d0002 	rsbseq	r0, sp, r2
    6a14:	000000be 	strheq	r0, [r0], -lr
    6a18:	000000c0 	andeq	r0, r0, r0, asr #1
    6a1c:	047d0002 	ldrbteq	r0, [sp], #-2
    6a20:	000000c0 	andeq	r0, r0, r0, asr #1
    6a24:	000000c2 	andeq	r0, r0, r2, asr #1
    6a28:	187d0002 	ldmdane	sp!, {r1}^
    6a2c:	000000c2 	andeq	r0, r0, r2, asr #1
    6a30:	00000128 	andeq	r0, r0, r8, lsr #2
    6a34:	18770002 	ldmdane	r7!, {r1}^
	...
    6a44:	00000002 	andeq	r0, r0, r2
    6a48:	007d0002 	rsbseq	r0, sp, r2
    6a4c:	00000002 	andeq	r0, r0, r2
    6a50:	00000004 	andeq	r0, r0, r4
    6a54:	087d0002 	ldmdaeq	sp!, {r1}^
    6a58:	00000004 	andeq	r0, r0, r4
    6a5c:	0000000e 	andeq	r0, r0, lr
    6a60:	08770002 	ldmdaeq	r7!, {r1}^
	...
    6a70:	00000002 	andeq	r0, r0, r2
    6a74:	007d0002 	rsbseq	r0, sp, r2
    6a78:	00000002 	andeq	r0, r0, r2
    6a7c:	00000004 	andeq	r0, r0, r4
    6a80:	047d0002 	ldrbteq	r0, [sp], #-2
    6a84:	00000004 	andeq	r0, r0, r4
    6a88:	00000006 	andeq	r0, r0, r6
    6a8c:	107d0002 	rsbsne	r0, sp, r2
    6a90:	00000006 	andeq	r0, r0, r6
    6a94:	00000014 	andeq	r0, r0, r4, lsl r0
    6a98:	10770002 	rsbsne	r0, r7, r2
	...
    6aa4:	00000014 	andeq	r0, r0, r4, lsl r0
    6aa8:	00000016 	andeq	r0, r0, r6, lsl r0
    6aac:	007d0002 	rsbseq	r0, sp, r2
    6ab0:	00000016 	andeq	r0, r0, r6, lsl r0
    6ab4:	00000018 	andeq	r0, r0, r8, lsl r0
    6ab8:	047d0002 	ldrbteq	r0, [sp], #-2
    6abc:	00000018 	andeq	r0, r0, r8, lsl r0
    6ac0:	0000001a 	andeq	r0, r0, sl, lsl r0
    6ac4:	107d0002 	rsbsne	r0, sp, r2
    6ac8:	0000001a 	andeq	r0, r0, sl, lsl r0
    6acc:	00000048 	andeq	r0, r0, r8, asr #32
    6ad0:	10770002 	rsbsne	r0, r7, r2
	...
    6adc:	00000048 	andeq	r0, r0, r8, asr #32
    6ae0:	0000004a 	andeq	r0, r0, sl, asr #32
    6ae4:	007d0002 	rsbseq	r0, sp, r2
    6ae8:	0000004a 	andeq	r0, r0, sl, asr #32
    6aec:	0000004c 	andeq	r0, r0, ip, asr #32
    6af0:	087d0002 	ldmdaeq	sp!, {r1}^
    6af4:	0000004c 	andeq	r0, r0, ip, asr #32
    6af8:	0000004e 	andeq	r0, r0, lr, asr #32
    6afc:	287d0002 	ldmdacs	sp!, {r1}^
    6b00:	0000004e 	andeq	r0, r0, lr, asr #32
    6b04:	0000010c 	andeq	r0, r0, ip, lsl #2
    6b08:	28770002 	ldmdacs	r7!, {r1}^
	...
    6b14:	0000010c 	andeq	r0, r0, ip, lsl #2
    6b18:	0000010e 	andeq	r0, r0, lr, lsl #2
    6b1c:	007d0002 	rsbseq	r0, sp, r2
    6b20:	0000010e 	andeq	r0, r0, lr, lsl #2
    6b24:	00000110 	andeq	r0, r0, r0, lsl r1
    6b28:	087d0002 	ldmdaeq	sp!, {r1}^
    6b2c:	00000110 	andeq	r0, r0, r0, lsl r1
    6b30:	00000112 	andeq	r0, r0, r2, lsl r1
    6b34:	107d0002 	rsbsne	r0, sp, r2
    6b38:	00000112 	andeq	r0, r0, r2, lsl r1
    6b3c:	000001c4 	andeq	r0, r0, r4, asr #3
    6b40:	10770002 	rsbsne	r0, r7, r2
	...
    6b50:	00000002 	andeq	r0, r0, r2
    6b54:	007d0002 	rsbseq	r0, sp, r2
    6b58:	00000002 	andeq	r0, r0, r2
    6b5c:	00000004 	andeq	r0, r0, r4
    6b60:	087d0002 	ldmdaeq	sp!, {r1}^
    6b64:	00000004 	andeq	r0, r0, r4
    6b68:	00000050 	andeq	r0, r0, r0, asr r0
    6b6c:	08770002 	ldmdaeq	r7!, {r1}^
	...
    6b7c:	00000002 	andeq	r0, r0, r2
    6b80:	007d0002 	rsbseq	r0, sp, r2
    6b84:	00000002 	andeq	r0, r0, r2
    6b88:	00000004 	andeq	r0, r0, r4
    6b8c:	047d0002 	ldrbteq	r0, [sp], #-2
    6b90:	00000004 	andeq	r0, r0, r4
    6b94:	0000000a 	andeq	r0, r0, sl
    6b98:	04770002 	ldrbteq	r0, [r7], #-2
	...
    6ba4:	0000000c 	andeq	r0, r0, ip
    6ba8:	0000000e 	andeq	r0, r0, lr
    6bac:	007d0002 	rsbseq	r0, sp, r2
    6bb0:	0000000e 	andeq	r0, r0, lr
    6bb4:	00000010 	andeq	r0, r0, r0, lsl r0
    6bb8:	047d0002 	ldrbteq	r0, [sp], #-2
    6bbc:	00000010 	andeq	r0, r0, r0, lsl r0
    6bc0:	00000012 	andeq	r0, r0, r2, lsl r0
    6bc4:	04770002 	ldrbteq	r0, [r7], #-2
	...
    6bd0:	00000014 	andeq	r0, r0, r4, lsl r0
    6bd4:	00000016 	andeq	r0, r0, r6, lsl r0
    6bd8:	007d0002 	rsbseq	r0, sp, r2
    6bdc:	00000016 	andeq	r0, r0, r6, lsl r0
    6be0:	00000018 	andeq	r0, r0, r8, lsl r0
    6be4:	047d0002 	ldrbteq	r0, [sp], #-2
    6be8:	00000018 	andeq	r0, r0, r8, lsl r0
    6bec:	0000001a 	andeq	r0, r0, sl, lsl r0
    6bf0:	04770002 	ldrbteq	r0, [r7], #-2
	...
    6bfc:	0000001c 	andeq	r0, r0, ip, lsl r0
    6c00:	0000001e 	andeq	r0, r0, lr, lsl r0
    6c04:	007d0002 	rsbseq	r0, sp, r2
    6c08:	0000001e 	andeq	r0, r0, lr, lsl r0
    6c0c:	00000020 	andeq	r0, r0, r0, lsr #32
    6c10:	047d0002 	ldrbteq	r0, [sp], #-2
    6c14:	00000020 	andeq	r0, r0, r0, lsr #32
    6c18:	00000022 	andeq	r0, r0, r2, lsr #32
    6c1c:	04770002 	ldrbteq	r0, [r7], #-2
	...
    6c28:	00000024 	andeq	r0, r0, r4, lsr #32
    6c2c:	00000026 	andeq	r0, r0, r6, lsr #32
    6c30:	007d0002 	rsbseq	r0, sp, r2
    6c34:	00000026 	andeq	r0, r0, r6, lsr #32
    6c38:	00000028 	andeq	r0, r0, r8, lsr #32
    6c3c:	047d0002 	ldrbteq	r0, [sp], #-2
    6c40:	00000028 	andeq	r0, r0, r8, lsr #32
    6c44:	0000002a 	andeq	r0, r0, sl, lsr #32
    6c48:	04770002 	ldrbteq	r0, [r7], #-2
	...
    6c54:	0000002c 	andeq	r0, r0, ip, lsr #32
    6c58:	0000002e 	andeq	r0, r0, lr, lsr #32
    6c5c:	007d0002 	rsbseq	r0, sp, r2
    6c60:	0000002e 	andeq	r0, r0, lr, lsr #32
    6c64:	00000030 	andeq	r0, r0, r0, lsr r0
    6c68:	047d0002 	ldrbteq	r0, [sp], #-2
    6c6c:	00000030 	andeq	r0, r0, r0, lsr r0
    6c70:	00000036 	andeq	r0, r0, r6, lsr r0
    6c74:	04770002 	ldrbteq	r0, [r7], #-2
	...
    6c80:	00000038 	andeq	r0, r0, r8, lsr r0
    6c84:	0000003a 	andeq	r0, r0, sl, lsr r0
    6c88:	007d0002 	rsbseq	r0, sp, r2
    6c8c:	0000003a 	andeq	r0, r0, sl, lsr r0
    6c90:	0000003c 	andeq	r0, r0, ip, lsr r0
    6c94:	047d0002 	ldrbteq	r0, [sp], #-2
    6c98:	0000003c 	andeq	r0, r0, ip, lsr r0
    6c9c:	00000042 	andeq	r0, r0, r2, asr #32
    6ca0:	04770002 	ldrbteq	r0, [r7], #-2
	...
    6cac:	00000044 	andeq	r0, r0, r4, asr #32
    6cb0:	00000046 	andeq	r0, r0, r6, asr #32
    6cb4:	007d0002 	rsbseq	r0, sp, r2
    6cb8:	00000046 	andeq	r0, r0, r6, asr #32
    6cbc:	00000048 	andeq	r0, r0, r8, asr #32
    6cc0:	047d0002 	ldrbteq	r0, [sp], #-2
    6cc4:	00000048 	andeq	r0, r0, r8, asr #32
    6cc8:	0000004e 	andeq	r0, r0, lr, asr #32
    6ccc:	04770002 	ldrbteq	r0, [r7], #-2
	...
    6cd8:	00000050 	andeq	r0, r0, r0, asr r0
    6cdc:	00000052 	andeq	r0, r0, r2, asr r0
    6ce0:	007d0002 	rsbseq	r0, sp, r2
    6ce4:	00000052 	andeq	r0, r0, r2, asr r0
    6ce8:	00000054 	andeq	r0, r0, r4, asr r0
    6cec:	047d0002 	ldrbteq	r0, [sp], #-2
    6cf0:	00000054 	andeq	r0, r0, r4, asr r0
    6cf4:	0000005a 	andeq	r0, r0, sl, asr r0
    6cf8:	04770002 	ldrbteq	r0, [r7], #-2
	...
    6d08:	00000002 	andeq	r0, r0, r2
    6d0c:	007d0002 	rsbseq	r0, sp, r2
    6d10:	00000002 	andeq	r0, r0, r2
    6d14:	00000004 	andeq	r0, r0, r4
    6d18:	087d0002 	ldmdaeq	sp!, {r1}^
    6d1c:	00000004 	andeq	r0, r0, r4
    6d20:	00000068 	andeq	r0, r0, r8, rrx
    6d24:	08770002 	ldmdaeq	r7!, {r1}^
	...
    6d30:	00000068 	andeq	r0, r0, r8, rrx
    6d34:	0000006a 	andeq	r0, r0, sl, rrx
    6d38:	007d0002 	rsbseq	r0, sp, r2
    6d3c:	0000006a 	andeq	r0, r0, sl, rrx
    6d40:	0000006c 	andeq	r0, r0, ip, rrx
    6d44:	047d0002 	ldrbteq	r0, [sp], #-2
    6d48:	0000006c 	andeq	r0, r0, ip, rrx
    6d4c:	0000006e 	andeq	r0, r0, lr, rrx
    6d50:	187d0002 	ldmdane	sp!, {r1}^
    6d54:	0000006e 	andeq	r0, r0, lr, rrx
    6d58:	0000014c 	andeq	r0, r0, ip, asr #2
    6d5c:	18770002 	ldmdane	r7!, {r1}^
	...
    6d68:	0000014c 	andeq	r0, r0, ip, asr #2
    6d6c:	0000014e 	andeq	r0, r0, lr, asr #2
    6d70:	007d0002 	rsbseq	r0, sp, r2
    6d74:	0000014e 	andeq	r0, r0, lr, asr #2
    6d78:	00000150 	andeq	r0, r0, r0, asr r1
    6d7c:	087d0002 	ldmdaeq	sp!, {r1}^
    6d80:	00000150 	andeq	r0, r0, r0, asr r1
    6d84:	00000156 	andeq	r0, r0, r6, asr r1
    6d88:	08770002 	ldmdaeq	r7!, {r1}^
	...
    6d94:	00000158 	andeq	r0, r0, r8, asr r1
    6d98:	0000015a 	andeq	r0, r0, sl, asr r1
    6d9c:	007d0002 	rsbseq	r0, sp, r2
    6da0:	0000015a 	andeq	r0, r0, sl, asr r1
    6da4:	0000015c 	andeq	r0, r0, ip, asr r1
    6da8:	047d0002 	ldrbteq	r0, [sp], #-2
    6dac:	0000015c 	andeq	r0, r0, ip, asr r1
    6db0:	0000015e 	andeq	r0, r0, lr, asr r1
    6db4:	107d0002 	rsbsne	r0, sp, r2
    6db8:	0000015e 	andeq	r0, r0, lr, asr r1
    6dbc:	00000260 	andeq	r0, r0, r0, ror #4
    6dc0:	10770002 	rsbsne	r0, r7, r2
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   4:	00000000 	andeq	r0, r0, r0
   8:	0800a160 	stmdaeq	r0, {r5, r6, r8, sp, pc}
   c:	0800a1ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sp, pc}
  10:	0800a1ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sp, pc}
  14:	0800a1b0 	stmdaeq	r0, {r4, r5, r7, r8, sp, pc}
	...
