// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "06/12/2024 13:08:26"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	CLOCK_50,
	SW,
	KEY,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_BLANK_N,
	VGA_SYNC_N,
	HEX0,
	HEX1,
	HEX2,
	GPIO_0);
input 	CLOCK_50;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[35:0] GPIO_0;

// Design Ports Information
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[12]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[13]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[14]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[15]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[16]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[17]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[18]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[19]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[20]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[21]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[22]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[23]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[24]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[25]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[26]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[27]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[28]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[29]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[30]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[31]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[32]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[33]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[34]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[35]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[3]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[4]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[5]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[6]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[7]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[8]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[9]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[10]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO_0[11]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \CLOCK_50~input_o ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \SW[0]~input_o ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \vga|VGA_CLK~_wirecell_combout ;
wire \vga|VGA_CLK~feeder_combout ;
wire \vga|VGA_CLK~q ;
wire \vga|Add0~17_sumout ;
wire \vga|Add0~14 ;
wire \vga|Add0~1_sumout ;
wire \vga|Equal0~0_combout ;
wire \vga|x[1]~0_combout ;
wire \vga|Add0~18 ;
wire \vga|Add0~21_sumout ;
wire \vga|Add0~22 ;
wire \vga|Add0~25_sumout ;
wire \vga|Add0~26 ;
wire \vga|Add0~29_sumout ;
wire \vga|Add0~30 ;
wire \vga|Add0~33_sumout ;
wire \vga|Add0~34 ;
wire \vga|Add0~37_sumout ;
wire \vga|Add0~38 ;
wire \vga|Add0~5_sumout ;
wire \vga|Add0~6 ;
wire \vga|Add0~9_sumout ;
wire \vga|Add0~10 ;
wire \vga|Add0~13_sumout ;
wire \vga|LessThan0~0_combout ;
wire \vga|Add1~21_sumout ;
wire \vga|Add1~2 ;
wire \vga|Add1~37_sumout ;
wire \vga|Add1~38 ;
wire \vga|Add1~9_sumout ;
wire \vga|Add1~10 ;
wire \vga|Add1~13_sumout ;
wire \vga|Add1~14 ;
wire \vga|Add1~17_sumout ;
wire \vga|Add1~18 ;
wire \vga|Add1~5_sumout ;
wire \vga|Equal1~0_combout ;
wire \vga|y[0]~0_combout ;
wire \vga|Add1~22 ;
wire \vga|Add1~25_sumout ;
wire \vga|Add1~26 ;
wire \vga|Add1~29_sumout ;
wire \vga|Add1~30 ;
wire \vga|Add1~33_sumout ;
wire \vga|Add1~34 ;
wire \vga|Add1~1_sumout ;
wire \vga|LessThan3~0_combout ;
wire \vga|LessThan3~1_combout ;
wire \rtl~0_combout ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \vga|Add3~38 ;
wire \vga|Add3~34 ;
wire \vga|Add3~30 ;
wire \vga|Add3~2 ;
wire \vga|Add3~6 ;
wire \vga|Add3~10 ;
wire \vga|Add3~13_sumout ;
wire \vga|Add3~9_sumout ;
wire \controllerObstacle4|Add0~25_sumout ;
wire \controllerObstacle4|obstacle_y~6_combout ;
wire \controllerObstacle0|obstacle_y[9]~1_combout ;
wire \controllerObstacle4|Add0~26 ;
wire \controllerObstacle4|Add0~29_sumout ;
wire \controllerObstacle4|obstacle_y~7_combout ;
wire \controllerObstacle4|Add0~30 ;
wire \controllerObstacle4|Add0~14 ;
wire \controllerObstacle4|Add0~17_sumout ;
wire \controllerObstacle4|obstacle_y~4_combout ;
wire \controllerObstacle4|Add0~18 ;
wire \controllerObstacle4|Add0~21_sumout ;
wire \controllerObstacle4|obstacle_y~5_combout ;
wire \controllerObstacle4|Add0~22 ;
wire \controllerObstacle4|Add0~5_sumout ;
wire \controllerObstacle4|obstacle_y~1_combout ;
wire \controllerObstacle4|Add0~6 ;
wire \controllerObstacle4|Add0~9_sumout ;
wire \controllerObstacle4|obstacle_y~2_combout ;
wire \controllerObstacle4|Add0~10 ;
wire \controllerObstacle4|Add0~1_sumout ;
wire \controllerObstacle4|obstacle_y~0_combout ;
wire \controllerObstacle4|LessThan0~0_combout ;
wire \controllerObstacle4|Add0~13_sumout ;
wire \controllerObstacle4|obstacle_y~3_combout ;
wire \LessThan29~0_combout ;
wire \LessThan30~0_combout ;
wire \always1~15_combout ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[9]~inputCLKENA0_outclk ;
wire \GPIO_0[11]~input_o ;
wire \camera|state~10_combout ;
wire \camera|state.WAIT_VSYNC_DOWN~q ;
wire \camera|state~9_combout ;
wire \camera|state.000~q ;
wire \GPIO_0[10]~input_o ;
wire \camera|state.COUNT~0_combout ;
wire \camera|state.COUNT~q ;
wire \camera|bit~0_combout ;
wire \camera|bit[1]~1_combout ;
wire \camera|bit~2_combout ;
wire \camera|Equal3~0_combout ;
wire \camera|x~11_combout ;
wire \camera|Selector4~0_combout ;
wire \camera|Selector5~0_combout ;
wire \camera|Selector9~0_combout ;
wire \camera|Add3~37_sumout ;
wire \camera|Add4~37_sumout ;
wire \camera|x~7_combout ;
wire \camera|Selector12~0_combout ;
wire \camera|Add3~38 ;
wire \camera|Add3~33_sumout ;
wire \camera|Add4~38 ;
wire \camera|Add4~33_sumout ;
wire \camera|x~9_combout ;
wire \camera|Selector11~0_combout ;
wire \camera|Add3~34 ;
wire \camera|Add3~29_sumout ;
wire \camera|Add4~34 ;
wire \camera|Add4~29_sumout ;
wire \camera|x~8_combout ;
wire \camera|Selector10~0_combout ;
wire \camera|Add3~30 ;
wire \camera|Add3~25_sumout ;
wire \camera|Add4~30 ;
wire \camera|Add4~25_sumout ;
wire \camera|x~10_combout ;
wire \camera|Equal6~1_combout ;
wire \camera|Selector8~0_combout ;
wire \camera|Add3~26 ;
wire \camera|Add3~21_sumout ;
wire \camera|Add4~26 ;
wire \camera|Add4~21_sumout ;
wire \camera|x~3_combout ;
wire \camera|Selector3~0_combout ;
wire \camera|Add3~22 ;
wire \camera|Add3~17_sumout ;
wire \camera|Add4~22 ;
wire \camera|Add4~13_sumout ;
wire \camera|x~1_combout ;
wire \camera|Selector7~0_combout ;
wire \camera|x~5_combout ;
wire \camera|Add4~14 ;
wire \camera|Add4~17_sumout ;
wire \camera|x~0_combout ;
wire \camera|Selector6~0_combout ;
wire \camera|Add3~18 ;
wire \camera|Add3~13_sumout ;
wire \camera|x~6_combout ;
wire \camera|Add3~14 ;
wire \camera|Add3~9_sumout ;
wire \camera|Add4~18 ;
wire \camera|Add4~9_sumout ;
wire \camera|x~4_combout ;
wire \camera|Equal6~0_combout ;
wire \camera|Add4~10 ;
wire \camera|Add4~6 ;
wire \camera|Add4~1_sumout ;
wire \camera|x~2_combout ;
wire \camera|Selector3~1_combout ;
wire \camera|Add3~6 ;
wire \camera|Add3~1_sumout ;
wire \camera|Equal6~2_combout ;
wire \camera|Selector5~1_combout ;
wire \camera|Add3~10 ;
wire \camera|Add3~5_sumout ;
wire \camera|Add4~5_sumout ;
wire \camera|LessThan4~1_combout ;
wire \camera|LessThan4~0_combout ;
wire \camera|posx~3_combout ;
wire \GPIO_0[7]~input_o ;
wire \camera|cb~7_combout ;
wire \camera|ipsilonzero[5]~4_combout ;
wire \camera|cr~7_combout ;
wire \camera|always0~0_combout ;
wire \GPIO_0[2]~input_o ;
wire \camera|cr~2_combout ;
wire \GPIO_0[3]~input_o ;
wire \camera|cr~1_combout ;
wire \GPIO_0[4]~input_o ;
wire \camera|cr~0_combout ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \camera|cr~6_combout ;
wire \camera|cr~5_combout ;
wire \camera|LessThan1~1_combout ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \camera|cr~3_combout ;
wire \camera|cr~4_combout ;
wire \camera|LessThan1~0_combout ;
wire \camera|always0~1_combout ;
wire \camera|contar[4]~0_combout ;
wire \camera|Add1~41_sumout ;
wire \camera|Add1~42 ;
wire \camera|Add1~45_sumout ;
wire \camera|Add1~46 ;
wire \camera|Add1~49_sumout ;
wire \camera|Add1~50 ;
wire \camera|Add1~21_sumout ;
wire \camera|Add1~22 ;
wire \camera|Add1~25_sumout ;
wire \camera|Add1~26 ;
wire \camera|Add1~1_sumout ;
wire \camera|Add1~2 ;
wire \camera|Add1~5_sumout ;
wire \camera|Add1~6 ;
wire \camera|Add1~9_sumout ;
wire \camera|Add1~10 ;
wire \camera|Add1~13_sumout ;
wire \camera|Add1~14 ;
wire \camera|Add1~17_sumout ;
wire \camera|Selector28~0_combout ;
wire \camera|ipsilonzero~0_combout ;
wire \camera|ipsilonzero~3_combout ;
wire \camera|ipsilonzero~2_combout ;
wire \camera|ipsilonzero~1_combout ;
wire \camera|ipsilonzero~5_combout ;
wire \camera|ipsilonzero~6_combout ;
wire \camera|LessThan3~0_combout ;
wire \camera|ipsilonzero~8_combout ;
wire \camera|ipsilonzero~7_combout ;
wire \camera|LessThan3~1_combout ;
wire \camera|LessThan3~2_combout ;
wire \camera|cb~3_combout ;
wire \camera|cb~4_combout ;
wire \camera|cb~6_combout ;
wire \camera|cb~5_combout ;
wire \camera|LessThan2~0_combout ;
wire \camera|cb~0_combout ;
wire \camera|cb~1_combout ;
wire \camera|cb~2_combout ;
wire \camera|LessThan2~1_combout ;
wire \camera|always0~2_combout ;
wire \camera|Selector28~1_combout ;
wire \camera|Add1~18 ;
wire \camera|Add1~29_sumout ;
wire \camera|Add1~30 ;
wire \camera|Add1~33_sumout ;
wire \camera|Add1~34 ;
wire \camera|Add1~37_sumout ;
wire \camera|Selector28~2_combout ;
wire \camera|quantidade~0_combout ;
wire \camera|Selector27~0_combout ;
wire \camera|Selector27~1_combout ;
wire \camera|Selector26~0_combout ;
wire \camera|Selector25~0_combout ;
wire \camera|Add5~0_combout ;
wire \camera|Selector24~0_combout ;
wire \camera|posx[9]~1_combout ;
wire \camera|Selector28~3_combout ;
wire \camera|achei~q ;
wire \camera|posx[9]~2_combout ;
wire \camera|posx~25_combout ;
wire \spawn_position_index[6]~feeder_combout ;
wire \spawn_position_index[5]~feeder_combout ;
wire \spawn_position_index[4]~feeder_combout ;
wire \spawn_position_index[3]~feeder_combout ;
wire \spawn_position_index[2]~feeder_combout ;
wire \spawn_position_index[1]~feeder_combout ;
wire \spawn_position_index[1]~_wirecell_combout ;
wire \Add5~2 ;
wire \Add5~17_sumout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \Add5~1_sumout ;
wire \Add6~22_cout ;
wire \Add6~17_sumout ;
wire \Add5~18 ;
wire \Add5~21_sumout ;
wire \Add6~18 ;
wire \Add6~1_sumout ;
wire \Add5~22 ;
wire \Add5~25_sumout ;
wire \Add6~2 ;
wire \Add6~5_sumout ;
wire \Add5~26 ;
wire \Add5~13_sumout ;
wire \Add6~6 ;
wire \Add6~9_sumout ;
wire \Add5~14 ;
wire \Add5~9_sumout ;
wire \Add6~10 ;
wire \Add6~13_sumout ;
wire \Add5~10 ;
wire \Add5~5_sumout ;
wire \spawn_position_index~5_combout ;
wire \spawn_position_index~1_combout ;
wire \spawn_position_index~0_combout ;
wire \spawn_position_index~3_combout ;
wire \spawn_position_index~6_combout ;
wire \spawn_position_index~2_combout ;
wire \spawn_position_index~4_combout ;
wire \Mux41~0_combout ;
wire \Mux41~1_combout ;
wire \Mux41~2_combout ;
wire \obstacle4_start_x~1_combout ;
wire \controllerObstacle4|obstacle_x~0_combout ;
wire \camera|posx~0_combout ;
wire \camera|posx~4_combout ;
wire \LessThan27~0_combout ;
wire \Mux40~1_combout ;
wire \Mux40~0_combout ;
wire \Mux40~2_combout ;
wire \obstacle4_start_x~0_combout ;
wire \Mux44~7_combout ;
wire \Mux44~2_combout ;
wire \Mux44~8_combout ;
wire \Mux44~3_combout ;
wire \Mux44~1_combout ;
wire \Mux44~6_combout ;
wire \Mux44~0_combout ;
wire \Mux44~4_combout ;
wire \Mux44~5_combout ;
wire \controllerObstacle4|obstacle_x[5]~feeder_combout ;
wire \LessThan26~0_combout ;
wire \Mux43~1_combout ;
wire \Mux43~0_combout ;
wire \Mux43~2_combout ;
wire \obstacle4_start_x~2_combout ;
wire \LessThan27~2_combout ;
wire \Mux42~1_combout ;
wire \Mux42~2_combout ;
wire \Mux42~3_combout ;
wire \Mux42~0_combout ;
wire \LessThan27~1_combout ;
wire \Add12~2_combout ;
wire \LessThan27~3_combout ;
wire \Add21~3_combout ;
wire \LessThan28~1_combout ;
wire \LessThan27~4_combout ;
wire \Add12~1_combout ;
wire \always1~22_combout ;
wire \Add21~1_combout ;
wire \Add21~2_combout ;
wire \Add12~0_combout ;
wire \LessThan28~0_combout ;
wire \always1~21_combout ;
wire \always1~23_combout ;
wire \camera|posx~17_combout ;
wire \Mux45~2_combout ;
wire \Mux45~1_combout ;
wire \Mux45~3_combout ;
wire \Mux45~0_combout ;
wire \camera|posx~21_combout ;
wire \Mux46~3_combout ;
wire \Mux46~2_combout ;
wire \Mux46~4_combout ;
wire \obstacle4_start_x~3_combout ;
wire \Mux48~3_combout ;
wire \Mux48~2_combout ;
wire \Mux48~0_combout ;
wire \Mux48~1_combout ;
wire \Mux48~4_combout ;
wire \obstacle4_start_x~4_combout ;
wire \controllerObstacle4|obstacle_x[1]~feeder_combout ;
wire \Mux47~1_combout ;
wire \Mux47~2_combout ;
wire \Mux47~3_combout ;
wire \Mux47~0_combout ;
wire \controllerObstacle4|obstacle_x[2]~feeder_combout ;
wire \Mux49~2_combout ;
wire \Mux49~1_combout ;
wire \Mux49~3_combout ;
wire \Mux49~0_combout ;
wire \camera|posx~13_combout ;
wire \camera|posx~9_combout ;
wire \camera|posx~5_combout ;
wire \LessThan26~1_combout ;
wire \LessThan26~2_combout ;
wire \LessThan26~4_combout ;
wire \LessThan26~5_combout ;
wire \Add21~0_combout ;
wire \LessThan26~3_combout ;
wire \LessThan26~6_combout ;
wire \LessThan26~7_combout ;
wire \LessThan27~5_combout ;
wire \LessThan28~3_combout ;
wire \LessThan28~2_combout ;
wire \LessThan28~4_combout ;
wire \LessThan25~0_combout ;
wire \LessThan25~1_combout ;
wire \always1~24_combout ;
wire \LessThan25~2_combout ;
wire \always1~16_combout ;
wire \always1~19_combout ;
wire \LessThan26~8_combout ;
wire \always1~17_combout ;
wire \always1~18_combout ;
wire \LessThan25~3_combout ;
wire \always1~20_combout ;
wire \game_over[0]~0_combout ;
wire \controllerObstacle3|Add0~25_sumout ;
wire \controllerObstacle3|obstacle_y~6_combout ;
wire \controllerObstacle3|Add0~26 ;
wire \controllerObstacle3|Add0~29_sumout ;
wire \controllerObstacle3|obstacle_y~7_combout ;
wire \controllerObstacle3|Add0~30 ;
wire \controllerObstacle3|Add0~13_sumout ;
wire \controllerObstacle3|obstacle_y~3_combout ;
wire \controllerObstacle3|Add0~14 ;
wire \controllerObstacle3|Add0~18 ;
wire \controllerObstacle3|Add0~21_sumout ;
wire \controllerObstacle3|obstacle_y~5_combout ;
wire \controllerObstacle3|Add0~22 ;
wire \controllerObstacle3|Add0~5_sumout ;
wire \controllerObstacle3|obstacle_y~1_combout ;
wire \controllerObstacle3|Add0~6 ;
wire \controllerObstacle3|Add0~9_sumout ;
wire \controllerObstacle3|obstacle_y~2_combout ;
wire \controllerObstacle3|Add0~10 ;
wire \controllerObstacle3|Add0~1_sumout ;
wire \controllerObstacle3|obstacle_y~0_combout ;
wire \controllerObstacle3|LessThan0~0_combout ;
wire \controllerObstacle3|Add0~17_sumout ;
wire \controllerObstacle3|obstacle_y~4_combout ;
wire \LessThan24~0_combout ;
wire \LessThan23~0_combout ;
wire \always1~42_combout ;
wire \obstacle3_start_x~8_combout ;
wire \obstacle3_start_x~7_combout ;
wire \obstacle3_start_x~6_combout ;
wire \obstacle3_start_x~5_combout ;
wire \obstacle3_start_x~0_combout ;
wire \controllerObstacle3|obstacle_x~0_combout ;
wire \Mux33~0_combout ;
wire \Mux33~1_combout ;
wire \Mux33~2_combout ;
wire \obstacle3_start_x~3_combout ;
wire \Mux30~2_combout ;
wire \Mux30~1_combout ;
wire \Mux30~3_combout ;
wire \Mux30~0_combout ;
wire \Mux31~1_combout ;
wire \Mux31~0_combout ;
wire \Mux31~2_combout ;
wire \obstacle3_start_x~2_combout ;
wire \Mux32~1_combout ;
wire \Mux32~0_combout ;
wire \Mux32~2_combout ;
wire \obstacle3_start_x~1_combout ;
wire \LessThan19~2_combout ;
wire \LessThan19~3_combout ;
wire \Mux35~7_combout ;
wire \Mux35~2_combout ;
wire \Mux35~8_combout ;
wire \Mux35~3_combout ;
wire \Mux35~6_combout ;
wire \Mux35~0_combout ;
wire \Mux35~9_combout ;
wire \Mux35~1_combout ;
wire \Mux35~4_combout ;
wire \Mux35~5_combout ;
wire \Mux46~1_combout ;
wire \Mux46~0_combout ;
wire \Mux36~0_combout ;
wire \Mux36~1_combout ;
wire \Mux36~2_combout ;
wire \obstacle3_start_x~4_combout ;
wire \Mux37~9_combout ;
wire \Mux37~3_combout ;
wire \Mux37~7_combout ;
wire \Mux37~2_combout ;
wire \Mux37~6_combout ;
wire \Mux37~0_combout ;
wire \Mux37~8_combout ;
wire \Mux37~1_combout ;
wire \Mux37~4_combout ;
wire \Mux37~5_combout ;
wire \Mux39~2_combout ;
wire \Mux39~1_combout ;
wire \Mux39~3_combout ;
wire \Mux39~0_combout ;
wire \Mux38~1_combout ;
wire \Mux38~0_combout ;
wire \Mux38~2_combout ;
wire \Mux38~3_combout ;
wire \LessThan19~0_combout ;
wire \LessThan19~1_combout ;
wire \always1~53_combout ;
wire \Add19~1_combout ;
wire \Add19~2_combout ;
wire \Add19~0_combout ;
wire \LessThan20~2_combout ;
wire \LessThan20~4_combout ;
wire \always1~54_combout ;
wire \always1~55_combout ;
wire \always1~56_combout ;
wire \LessThan20~0_combout ;
wire \LessThan20~1_combout ;
wire \LessThan20~3_combout ;
wire \always1~57_combout ;
wire \controllerObstacle1|LessThan0~0_combout ;
wire \controllerObstacle1|Add0~25_sumout ;
wire \controllerObstacle1|obstacle_y~6_combout ;
wire \controllerObstacle1|Add0~26 ;
wire \controllerObstacle1|Add0~29_sumout ;
wire \controllerObstacle1|obstacle_y~7_combout ;
wire \controllerObstacle1|Add0~30 ;
wire \controllerObstacle1|Add0~13_sumout ;
wire \controllerObstacle1|obstacle_y~3_combout ;
wire \controllerObstacle1|Add0~14 ;
wire \controllerObstacle1|Add0~17_sumout ;
wire \controllerObstacle1|obstacle_y~4_combout ;
wire \controllerObstacle1|Add0~18 ;
wire \controllerObstacle1|Add0~21_sumout ;
wire \controllerObstacle1|obstacle_y~5_combout ;
wire \controllerObstacle1|Add0~22 ;
wire \controllerObstacle1|Add0~5_sumout ;
wire \controllerObstacle1|obstacle_y~1_combout ;
wire \controllerObstacle1|Add0~6 ;
wire \controllerObstacle1|Add0~9_sumout ;
wire \controllerObstacle1|obstacle_y~2_combout ;
wire \controllerObstacle1|obstacle_y[8]~feeder_combout ;
wire \controllerObstacle1|Add0~10 ;
wire \controllerObstacle1|Add0~1_sumout ;
wire \controllerObstacle1|obstacle_y~0_combout ;
wire \LessThan12~0_combout ;
wire \LessThan11~0_combout ;
wire \always1~31_combout ;
wire \Mux14~1_combout ;
wire \Mux14~2_combout ;
wire \Mux14~3_combout ;
wire \Mux14~0_combout ;
wire \controllerObstacle1|obstacle_x~0_combout ;
wire \Mux13~2_combout ;
wire \Mux13~1_combout ;
wire \Mux13~3_combout ;
wire \Mux13~0_combout ;
wire \Mux11~2_combout ;
wire \Mux11~1_combout ;
wire \Mux11~3_combout ;
wire \Mux11~0_combout ;
wire \Mux12~1_combout ;
wire \Mux12~2_combout ;
wire \Mux12~3_combout ;
wire \Mux12~0_combout ;
wire \Mux10~1_combout ;
wire \Mux10~0_combout ;
wire \Mux10~2_combout ;
wire \obstacle1_start_x~1_combout ;
wire \LessThan7~2_combout ;
wire \LessThan7~3_combout ;
wire \always1~32_combout ;
wire \Mux16~1_combout ;
wire \Mux16~2_combout ;
wire \Mux16~3_combout ;
wire \Mux16~0_combout ;
wire \Mux15~2_combout ;
wire \Mux15~1_combout ;
wire \Mux15~3_combout ;
wire \Mux15~0_combout ;
wire \Mux19~1_combout ;
wire \Mux19~0_combout ;
wire \Mux19~2_combout ;
wire \obstacle1_start_x~0_combout ;
wire \Mux17~2_combout ;
wire \Mux17~1_combout ;
wire \Mux17~3_combout ;
wire \Mux17~0_combout ;
wire \controllerObstacle1|obstacle_x[2]~feeder_combout ;
wire \Mux28~0_combout ;
wire \Mux18~0_combout ;
wire \Mux28~1_combout ;
wire \Mux18~1_combout ;
wire \Mux18~2_combout ;
wire \Mux18~3_combout ;
wire \LessThan7~0_combout ;
wire \LessThan7~1_combout ;
wire \Add15~0_combout ;
wire \Add15~2_combout ;
wire \Add15~1_combout ;
wire \LessThan8~0_combout ;
wire \LessThan8~4_combout ;
wire \always1~33_combout ;
wire \always1~34_combout ;
wire \always1~35_combout ;
wire \LessThan8~1_combout ;
wire \LessThan8~2_combout ;
wire \LessThan8~3_combout ;
wire \always1~36_combout ;
wire \LessThan9~0_combout ;
wire \LessThan9~1_combout ;
wire \LessThan9~2_combout ;
wire \LessThan10~1_combout ;
wire \LessThan10~0_combout ;
wire \always1~37_combout ;
wire \LessThan9~3_combout ;
wire \always1~38_combout ;
wire \always1~39_combout ;
wire \LessThan10~3_combout ;
wire \LessThan10~2_combout ;
wire \LessThan10~4_combout ;
wire \always1~40_combout ;
wire \always1~41_combout ;
wire \Mux23~1_combout ;
wire \Mux23~0_combout ;
wire \Mux23~2_combout ;
wire \obstacle2_start_x~5_combout ;
wire \controllerObstacle2|Add0~22 ;
wire \controllerObstacle2|Add0~5_sumout ;
wire \controllerObstacle2|obstacle_y~1_combout ;
wire \controllerObstacle2|Add0~6 ;
wire \controllerObstacle2|Add0~9_sumout ;
wire \controllerObstacle2|obstacle_y~2_combout ;
wire \controllerObstacle2|Add0~10 ;
wire \controllerObstacle2|Add0~1_sumout ;
wire \controllerObstacle2|obstacle_y~0_combout ;
wire \controllerObstacle2|LessThan0~0_combout ;
wire \controllerObstacle2|Add0~25_sumout ;
wire \controllerObstacle2|obstacle_y~6_combout ;
wire \controllerObstacle2|Add0~26 ;
wire \controllerObstacle2|Add0~29_sumout ;
wire \controllerObstacle2|obstacle_y~7_combout ;
wire \controllerObstacle2|Add0~30 ;
wire \controllerObstacle2|Add0~13_sumout ;
wire \controllerObstacle2|obstacle_y~3_combout ;
wire \controllerObstacle2|Add0~14 ;
wire \controllerObstacle2|Add0~17_sumout ;
wire \controllerObstacle2|obstacle_y~4_combout ;
wire \controllerObstacle2|Add0~18 ;
wire \controllerObstacle2|Add0~21_sumout ;
wire \controllerObstacle2|obstacle_y~5_combout ;
wire \controllerObstacle2|obstacle_x~0_combout ;
wire \Mux24~7_combout ;
wire \Mux24~1_combout ;
wire \Mux24~6_combout ;
wire \Mux24~3_combout ;
wire \Mux24~8_combout ;
wire \Mux24~2_combout ;
wire \Mux24~0_combout ;
wire \Mux24~4_combout ;
wire \Mux24~5_combout ;
wire \Mux20~1_combout ;
wire \Mux20~0_combout ;
wire \Mux20~2_combout ;
wire \obstacle2_start_x~6_combout ;
wire \Mux21~1_combout ;
wire \Mux21~0_combout ;
wire \Mux21~2_combout ;
wire \obstacle2_start_x~7_combout ;
wire \obstacle2_start_x~11_combout ;
wire \obstacle2_start_x~9_combout ;
wire \obstacle2_start_x~10_combout ;
wire \obstacle2_start_x~8_combout ;
wire \LessThan13~2_combout ;
wire \LessThan13~3_combout ;
wire \LessThan18~0_combout ;
wire \LessThan17~0_combout ;
wire \always1~25_combout ;
wire \Mux25~1_combout ;
wire \Mux25~0_combout ;
wire \Mux25~2_combout ;
wire \obstacle2_start_x~0_combout ;
wire \Mux26~1_combout ;
wire \Mux26~0_combout ;
wire \Mux26~2_combout ;
wire \obstacle2_start_x~1_combout ;
wire \Mux27~0_combout ;
wire \Mux27~1_combout ;
wire \Mux27~2_combout ;
wire \obstacle2_start_x~2_combout ;
wire \Mux28~2_combout ;
wire \obstacle2_start_x~3_combout ;
wire \Mux29~1_combout ;
wire \Mux29~0_combout ;
wire \Mux29~2_combout ;
wire \obstacle2_start_x~4_combout ;
wire \LessThan13~0_combout ;
wire \LessThan13~1_combout ;
wire \always1~26_combout ;
wire \Add17~0_combout ;
wire \Add17~2_combout ;
wire \Add17~1_combout ;
wire \LessThan14~0_combout ;
wire \LessThan14~4_combout ;
wire \always1~27_combout ;
wire \always1~28_combout ;
wire \always1~29_combout ;
wire \LessThan14~1_combout ;
wire \LessThan14~2_combout ;
wire \LessThan14~3_combout ;
wire \always1~30_combout ;
wire \LessThan21~0_combout ;
wire \LessThan21~1_combout ;
wire \LessThan21~2_combout ;
wire \LessThan22~1_combout ;
wire \always1~43_combout ;
wire \LessThan22~0_combout ;
wire \LessThan21~3_combout ;
wire \always1~44_combout ;
wire \always1~45_combout ;
wire \LessThan22~3_combout ;
wire \LessThan22~2_combout ;
wire \LessThan22~4_combout ;
wire \always1~46_combout ;
wire \always1~47_combout ;
wire \LessThan15~1_combout ;
wire \LessThan15~0_combout ;
wire \LessThan15~2_combout ;
wire \LessThan16~0_combout ;
wire \always1~48_combout ;
wire \LessThan16~1_combout ;
wire \LessThan15~3_combout ;
wire \always1~49_combout ;
wire \always1~50_combout ;
wire \LessThan16~3_combout ;
wire \LessThan16~2_combout ;
wire \LessThan16~4_combout ;
wire \always1~51_combout ;
wire \always1~52_combout ;
wire \game_over[0]~1_combout ;
wire \controllerObstacle0|Add0~13_sumout ;
wire \controllerObstacle0|Add0~6 ;
wire \controllerObstacle0|Add0~9_sumout ;
wire \controllerObstacle0|Add0~10 ;
wire \controllerObstacle0|Add0~2 ;
wire \controllerObstacle0|Add0~29_sumout ;
wire \controllerObstacle0|Add0~30 ;
wire \controllerObstacle0|Add0~25_sumout ;
wire \controllerObstacle0|Add0~26 ;
wire \controllerObstacle0|Add0~21_sumout ;
wire \controllerObstacle0|obstacle_y[9]~0_combout ;
wire \controllerObstacle0|Add0~14 ;
wire \controllerObstacle0|Add0~17_sumout ;
wire \controllerObstacle0|Add0~18 ;
wire \controllerObstacle0|Add0~5_sumout ;
wire \always1~13_combout ;
wire \always1~12_combout ;
wire \Mux4~2_combout ;
wire \Mux4~1_combout ;
wire \Mux4~3_combout ;
wire \Mux4~0_combout ;
wire \controllerObstacle0|obstacle_x~0_combout ;
wire \Mux3~2_combout ;
wire \Mux3~1_combout ;
wire \Mux3~3_combout ;
wire \Mux3~0_combout ;
wire \controllerObstacle0|obstacle_x[6]~feeder_combout ;
wire \Mux2~8_combout ;
wire \Mux2~3_combout ;
wire \Mux2~7_combout ;
wire \Mux2~1_combout ;
wire \Mux2~5_combout ;
wire \Mux2~0_combout ;
wire \Mux2~6_combout ;
wire \Mux2~2_combout ;
wire \Mux2~4_combout ;
wire \obstacle0_start_x~1_combout ;
wire \Add13~0_combout ;
wire \Mux0~0_combout ;
wire \obstacle0_start_x~2_combout ;
wire \obstacle0_start_x~9_combout ;
wire \Add13~1_combout ;
wire \Mux1~1_combout ;
wire \Mux1~0_combout ;
wire \Mux1~2_combout ;
wire \obstacle0_start_x~0_combout ;
wire \always1~9_combout ;
wire \always1~10_combout ;
wire \Mux5~2_combout ;
wire \Mux5~1_combout ;
wire \Mux5~3_combout ;
wire \Mux5~0_combout ;
wire \obstacle0_start_x~8_combout ;
wire \obstacle0_start_x~6_combout ;
wire \obstacle0_start_x~7_combout ;
wire \obstacle0_start_x~3_combout ;
wire \Mux7~1_combout ;
wire \Mux7~2_combout ;
wire \Mux7~3_combout ;
wire \Mux7~0_combout ;
wire \Mux9~1_combout ;
wire \Mux9~0_combout ;
wire \Mux9~2_combout ;
wire \obstacle0_start_x~5_combout ;
wire \Mux8~1_combout ;
wire \Mux8~0_combout ;
wire \Mux8~2_combout ;
wire \obstacle0_start_x~4_combout ;
wire \LessThan2~0_combout ;
wire \LessThan2~1_combout ;
wire \always1~8_combout ;
wire \always1~11_combout ;
wire \always1~5_combout ;
wire \always1~6_combout ;
wire \always1~4_combout ;
wire \always1~7_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~2_combout ;
wire \always1~0_combout ;
wire \LessThan1~0_combout ;
wire \always1~1_combout ;
wire \always1~2_combout ;
wire \LessThan3~0_combout ;
wire \always1~3_combout ;
wire \always1~14_combout ;
wire \collision~0_combout ;
wire \collision~q ;
wire \KEY[3]~input_o ;
wire \gameController|state~9_combout ;
wire \gameController|state.game~feeder_combout ;
wire \gameController|state.game~q ;
wire \gameController|state~8_combout ;
wire \gameController|state.00~q ;
wire \gameController|Selector3~0_combout ;
wire \gameController|gameon~q ;
wire \always1~58_combout ;
wire \Add23~86 ;
wire \Add23~5_sumout ;
wire \LessThan31~4_combout ;
wire \Add23~6 ;
wire \Add23~9_sumout ;
wire \Add23~10 ;
wire \Add23~13_sumout ;
wire \LessThan31~5_combout ;
wire \divider~13_combout ;
wire \divider~8_combout ;
wire \Add23~34 ;
wire \Add23~25_sumout ;
wire \divider~14_combout ;
wire \Add23~26 ;
wire \Add23~29_sumout ;
wire \divider~4_combout ;
wire \Add23~109_sumout ;
wire \divider~6_combout ;
wire \Add23~110 ;
wire \Add23~113_sumout ;
wire \divider~7_combout ;
wire \Add23~114 ;
wire \Add23~117_sumout ;
wire \divider~15_combout ;
wire \Add23~118 ;
wire \Add23~53_sumout ;
wire \divider~16_combout ;
wire \Add23~54 ;
wire \Add23~57_sumout ;
wire \divider~17_combout ;
wire \Add23~58 ;
wire \Add23~61_sumout ;
wire \divider~2_combout ;
wire \Add23~62 ;
wire \Add23~41_sumout ;
wire \divider~3_combout ;
wire \Add23~42 ;
wire \Add23~17_sumout ;
wire \divider~0_combout ;
wire \Add23~18 ;
wire \Add23~45_sumout ;
wire \divider~11_combout ;
wire \Add23~46 ;
wire \Add23~49_sumout ;
wire \divider~12_combout ;
wire \Add23~50 ;
wire \Add23~37_sumout ;
wire \divider~5_combout ;
wire \Add23~38 ;
wire \Add23~65_sumout ;
wire \LessThan31~6_combout ;
wire \Add23~66 ;
wire \Add23~69_sumout ;
wire \LessThan31~7_combout ;
wire \Add23~30 ;
wire \Add23~21_sumout ;
wire \LessThan31~8_combout ;
wire \divider~10_combout ;
wire \Add23~70 ;
wire \Add23~33_sumout ;
wire \LessThan31~2_combout ;
wire \LessThan31~0_combout ;
wire \LessThan31~1_combout ;
wire \LessThan31~3_combout ;
wire \divider~9_combout ;
wire \Add23~22 ;
wire \Add23~89_sumout ;
wire \divider~1_combout ;
wire \Add23~90 ;
wire \Add23~1_sumout ;
wire \Add23~2 ;
wire \Add23~93_sumout ;
wire \Add23~94 ;
wire \Add23~97_sumout ;
wire \Add23~98 ;
wire \Add23~101_sumout ;
wire \Add23~102 ;
wire \Add23~105_sumout ;
wire \Add23~106 ;
wire \Add23~73_sumout ;
wire \Add23~74 ;
wire \Add23~77_sumout ;
wire \Add23~78 ;
wire \Add23~81_sumout ;
wire \Add23~82 ;
wire \Add23~85_sumout ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~117_sumout ;
wire \Add0~118 ;
wire \Add0~121_sumout ;
wire \Add0~122 ;
wire \Add0~125_sumout ;
wire \Add0~126 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~101_sumout ;
wire \Add0~102 ;
wire \Add0~105_sumout ;
wire \Add0~106 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~93_sumout ;
wire \Add0~94 ;
wire \Add0~109_sumout ;
wire \Add0~110 ;
wire \Add0~113_sumout ;
wire \Add0~114 ;
wire \Add0~69_sumout ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \Equal0~9_combout ;
wire \Add0~74 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~97_sumout ;
wire \Add0~98 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~61_sumout ;
wire \Add0~62 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~86 ;
wire \Add0~77_sumout ;
wire \Add0~78 ;
wire \Add0~81_sumout ;
wire \Add0~82 ;
wire \Add0~65_sumout ;
wire \Equal0~10_combout ;
wire \Equal0~22_combout ;
wire \Equal0~19_combout ;
wire \Equal0~14_combout ;
wire \Equal0~21_combout ;
wire \Equal0~20_combout ;
wire \Equal0~18_combout ;
wire \Equal0~23_combout ;
wire \Add0~66 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~89_sumout ;
wire \Equal0~17_combout ;
wire \Equal0~11_combout ;
wire \Equal0~4_combout ;
wire \Equal0~7_combout ;
wire \Equal0~6_combout ;
wire \Equal0~5_combout ;
wire \Equal0~8_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \Equal0~24_combout ;
wire \Add0~85_sumout ;
wire \Equal0~15_combout ;
wire \Equal0~12_combout ;
wire \Equal0~13_combout ;
wire \Equal0~16_combout ;
wire \SLOW_CLK~0_combout ;
wire \SLOW_CLK~q ;
wire \controllerObstacle0|Add0~1_sumout ;
wire \vga|Add3~5_sumout ;
wire \vga|Add3~1_sumout ;
wire \vga|Add3~29_sumout ;
wire \spriteObstaculo0|LessThan1~0_combout ;
wire \vga|Add3~14 ;
wire \vga|Add3~17_sumout ;
wire \vga|Add3~18 ;
wire \vga|Add3~25_sumout ;
wire \vga|Add3~26 ;
wire \vga|Add3~21_sumout ;
wire \spriteObstaculo0|LessThan0~0_combout ;
wire \red~10_combout ;
wire \red~8_combout ;
wire \vga|Add2~30 ;
wire \vga|Add2~38 ;
wire \vga|Add2~34 ;
wire \vga|Add2~26 ;
wire \vga|Add2~22 ;
wire \vga|Add2~18 ;
wire \vga|Add2~6 ;
wire \vga|Add2~10 ;
wire \vga|Add2~14 ;
wire \vga|Add2~1_sumout ;
wire \spriteObstaculo0|LessThan2~2_combout ;
wire \vga|Add2~9_sumout ;
wire \vga|Add2~13_sumout ;
wire \spriteObstaculo0|LessThan2~4_combout ;
wire \spriteObstaculo0|LessThan2~5_combout ;
wire \spriteObstaculo0|LessThan2~3_combout ;
wire \vga|Add2~5_sumout ;
wire \spriteObstaculo0|LessThan2~6_combout ;
wire \game_over[0]~2_combout ;
wire \red~9_combout ;
wire \vga|Add2~17_sumout ;
wire \spriteObstaculo0|LessThan3~1_combout ;
wire \spriteObstaculo0|LessThan3~0_combout ;
wire \vga|Add2~25_sumout ;
wire \vga|Add2~21_sumout ;
wire \vga|Add2~33_sumout ;
wire \vga|Add2~37_sumout ;
wire \vga|Add2~29_sumout ;
wire \spriteObstaculo0|LessThan2~0_combout ;
wire \spriteObstaculo0|LessThan2~1_combout ;
wire \spriteObstaculo0|LessThan3~2_combout ;
wire \spriteObstaculo0|Add1~0_combout ;
wire \spriteObstaculo0|LessThan3~3_combout ;
wire \spriteObstaculo0|LessThan2~7_combout ;
wire \red~11_combout ;
wire \spriteObstaculo0|Add2~2 ;
wire \spriteObstaculo0|Add2~3 ;
wire \spriteObstaculo0|Add2~10 ;
wire \spriteObstaculo0|Add2~11 ;
wire \spriteObstaculo0|Add2~13_sumout ;
wire \spriteObstaculo0|Add2~14 ;
wire \spriteObstaculo0|Add2~15 ;
wire \spriteObstaculo0|Add2~17_sumout ;
wire \spriteObstaculo0|Add2~18 ;
wire \spriteObstaculo0|Add2~19 ;
wire \spriteObstaculo0|Add2~5_sumout ;
wire \vga|Add3~33_sumout ;
wire \vga|Add3~37_sumout ;
wire \spriteObstaculo0|Add3~10 ;
wire \spriteObstaculo0|Add3~11 ;
wire \spriteObstaculo0|Add3~14 ;
wire \spriteObstaculo0|Add3~15 ;
wire \spriteObstaculo0|Add3~6 ;
wire \spriteObstaculo0|Add3~7 ;
wire \spriteObstaculo0|Add3~18 ;
wire \spriteObstaculo0|Add3~19 ;
wire \spriteObstaculo0|Add3~1_sumout ;
wire \spriteObstaculo0|Add3~9_sumout ;
wire \spriteObstaculo0|Add2~1_sumout ;
wire \spriteObstaculo0|Add2~9_sumout ;
wire \spriteObstaculo0|Add3~13_sumout ;
wire \spriteObstaculo0|Add3~5_sumout ;
wire \spriteObstaculo0|Add3~17_sumout ;
wire \spriteObstaculo0|bmap~18_combout ;
wire \spriteObstaculo0|bmap~9_combout ;
wire \spriteObstaculo0|bmap~8_combout ;
wire \spriteObstaculo0|bmap~17_combout ;
wire \spriteObstaculo0|bmap~10_combout ;
wire \spriteObstaculo0|bmap~1_combout ;
wire \spriteObstaculo0|bmap~2_combout ;
wire \spriteObstaculo0|bmap~0_combout ;
wire \spriteObstaculo0|bmap~20_combout ;
wire \spriteObstaculo0|bmap~3_combout ;
wire \spriteObstaculo0|bmap~19_combout ;
wire \spriteObstaculo0|bmap~6_combout ;
wire \spriteObstaculo0|bmap~5_combout ;
wire \spriteObstaculo0|bmap~4_combout ;
wire \spriteObstaculo0|bmap~7_combout ;
wire \spriteObstaculo0|bmap~13_combout ;
wire \spriteObstaculo0|bmap~11_combout ;
wire \spriteObstaculo0|bmap~14_combout ;
wire \spriteObstaculo0|bmap~12_combout ;
wire \spriteObstaculo0|bmap~15_combout ;
wire \spriteObstaculo0|bmap~16_combout ;
wire \spriteObstaculo0|Add0~0_combout ;
wire \spriteObstaculo0|LessThan1~1_combout ;
wire \spriteObstaculo0|LessThan1~2_combout ;
wire \spriteObstaculo0|LessThan1~3_combout ;
wire \red~12_combout ;
wire \spriteGameOver|drawing~0_combout ;
wire \red~1_combout ;
wire \red~0_combout ;
wire \red~2_combout ;
wire \red~13_combout ;
wire \spriteNave|Add1~0_combout ;
wire \spriteNave|LessThan3~3_combout ;
wire \spriteNave|LessThan3~4_combout ;
wire \spriteNave|LessThan3~0_combout ;
wire \spriteNave|LessThan3~1_combout ;
wire \spriteNave|LessThan2~0_combout ;
wire \spriteNave|LessThan2~1_combout ;
wire \spriteNave|LessThan3~2_combout ;
wire \spriteNave|LessThan2~2_combout ;
wire \red~14_combout ;
wire \red~15_combout ;
wire \spriteNave|LessThan2~3_combout ;
wire \red~16_combout ;
wire \red~17_combout ;
wire \spriteObstaculo4|Add0~0_combout ;
wire \spriteObstaculo4|LessThan1~4_combout ;
wire \spriteObstaculo4|LessThan1~0_combout ;
wire \spriteObstaculo4|LessThan0~0_combout ;
wire \red~20_combout ;
wire \spriteObstaculo4|sprite_x_reg[0]~feeder_combout ;
wire \spriteObstaculo4|sprite_x_reg[2]~feeder_combout ;
wire \spriteObstaculo4|LessThan2~0_combout ;
wire \spriteObstaculo4|LessThan2~1_combout ;
wire \spriteObstaculo4|LessThan2~4_combout ;
wire \spriteObstaculo4|LessThan2~7_combout ;
wire \red~21_combout ;
wire \spriteObstaculo4|LessThan2~5_combout ;
wire \red~18_combout ;
wire \spriteObstaculo4|LessThan2~3_combout ;
wire \spriteObstaculo4|LessThan2~2_combout ;
wire \spriteObstaculo4|LessThan2~6_combout ;
wire \red~19_combout ;
wire \spriteObstaculo4|Add1~0_combout ;
wire \spriteObstaculo4|LessThan3~0_combout ;
wire \spriteObstaculo4|LessThan3~1_combout ;
wire \spriteObstaculo4|LessThan3~2_combout ;
wire \spriteObstaculo4|LessThan3~3_combout ;
wire \spriteObstaculo4|LessThan1~1_combout ;
wire \spriteObstaculo4|LessThan1~2_combout ;
wire \spriteObstaculo4|LessThan1~3_combout ;
wire \red~22_combout ;
wire \spriteNave|Add2~1_sumout ;
wire \spriteNave|Add2~2 ;
wire \spriteNave|Add2~3 ;
wire \spriteNave|Add2~5_sumout ;
wire \spriteNave|Add2~6 ;
wire \spriteNave|Add2~7 ;
wire \spriteNave|Add2~9_sumout ;
wire \spriteNave|Add2~10 ;
wire \spriteNave|Add2~11 ;
wire \spriteNave|Add2~13_sumout ;
wire \spriteNave|Add2~14 ;
wire \spriteNave|Add2~15 ;
wire \spriteNave|Add2~17_sumout ;
wire \spriteNave|bmap~4_combout ;
wire \spriteNave|bmap~3_combout ;
wire \spriteNave|bmap~5_combout ;
wire \spriteNave|bmap~6_combout ;
wire \spriteNave|Add3~0_combout ;
wire \spriteNave|bmap~7_combout ;
wire \spriteNave|bmap~8_combout ;
wire \spriteNave|bmap~0_combout ;
wire \spriteNave|bmap~1_combout ;
wire \spriteNave|bmap~2_combout ;
wire \spriteObstaculo4|Add2~2 ;
wire \spriteObstaculo4|Add2~3 ;
wire \spriteObstaculo4|Add2~10 ;
wire \spriteObstaculo4|Add2~11 ;
wire \spriteObstaculo4|Add2~14 ;
wire \spriteObstaculo4|Add2~15 ;
wire \spriteObstaculo4|Add2~17_sumout ;
wire \spriteObstaculo4|Add2~13_sumout ;
wire \spriteObstaculo4|Add3~10 ;
wire \spriteObstaculo4|Add3~11 ;
wire \spriteObstaculo4|Add3~14 ;
wire \spriteObstaculo4|Add3~15 ;
wire \spriteObstaculo4|Add3~6 ;
wire \spriteObstaculo4|Add3~7 ;
wire \spriteObstaculo4|Add3~18 ;
wire \spriteObstaculo4|Add3~19 ;
wire \spriteObstaculo4|Add3~1_sumout ;
wire \spriteObstaculo4|Add2~18 ;
wire \spriteObstaculo4|Add2~19 ;
wire \spriteObstaculo4|Add2~5_sumout ;
wire \spriteObstaculo4|Add3~9_sumout ;
wire \spriteObstaculo4|Add3~13_sumout ;
wire \spriteObstaculo4|Add3~5_sumout ;
wire \spriteObstaculo4|Add2~1_sumout ;
wire \spriteObstaculo4|Add3~17_sumout ;
wire \spriteObstaculo4|Add2~9_sumout ;
wire \spriteObstaculo4|bmap~6_combout ;
wire \spriteObstaculo4|bmap~5_combout ;
wire \spriteObstaculo4|bmap~4_combout ;
wire \spriteObstaculo4|bmap~19_combout ;
wire \spriteObstaculo4|bmap~7_combout ;
wire \spriteObstaculo4|bmap~2_combout ;
wire \spriteObstaculo4|bmap~1_combout ;
wire \spriteObstaculo4|bmap~0_combout ;
wire \spriteObstaculo4|bmap~20_combout ;
wire \spriteObstaculo4|bmap~3_combout ;
wire \spriteObstaculo4|bmap~12_combout ;
wire \spriteObstaculo4|bmap~13_combout ;
wire \spriteObstaculo4|bmap~14_combout ;
wire \spriteObstaculo4|bmap~11_combout ;
wire \spriteObstaculo4|bmap~15_combout ;
wire \spriteObstaculo4|bmap~17_combout ;
wire \spriteObstaculo4|bmap~8_combout ;
wire \spriteObstaculo4|bmap~9_combout ;
wire \spriteObstaculo4|bmap~18_combout ;
wire \spriteObstaculo4|bmap~10_combout ;
wire \spriteObstaculo4|bmap~16_combout ;
wire \red~23_combout ;
wire \spriteObstaculo2|LessThan2~4_combout ;
wire \spriteObstaculo2|LessThan2~7_combout ;
wire \spriteObstaculo2|sprite_x_reg[0]~feeder_combout ;
wire \spriteObstaculo2|sprite_x_reg[1]~feeder_combout ;
wire \spriteObstaculo2|LessThan2~0_combout ;
wire \spriteObstaculo2|LessThan2~1_combout ;
wire \red~27_combout ;
wire \spriteObstaculo2|Add0~0_combout ;
wire \spriteObstaculo2|LessThan1~4_combout ;
wire \spriteObstaculo2|LessThan3~0_combout ;
wire \spriteObstaculo2|LessThan3~1_combout ;
wire \spriteObstaculo2|LessThan3~2_combout ;
wire \spriteObstaculo2|Add1~0_combout ;
wire \spriteObstaculo2|LessThan3~3_combout ;
wire \spriteObstaculo2|LessThan1~2_combout ;
wire \spriteObstaculo2|LessThan1~0_combout ;
wire \spriteObstaculo2|LessThan1~1_combout ;
wire \spriteObstaculo2|LessThan1~3_combout ;
wire \spriteObstaculo2|LessThan0~0_combout ;
wire \red~26_combout ;
wire \spriteObstaculo2|LessThan2~5_combout ;
wire \spriteObstaculo2|LessThan2~2_combout ;
wire \spriteObstaculo2|LessThan2~3_combout ;
wire \spriteObstaculo2|LessThan2~6_combout ;
wire \red~24_combout ;
wire \red~25_combout ;
wire \red~28_combout ;
wire \spriteObstaculo1|LessThan2~0_combout ;
wire \spriteObstaculo1|LessThan2~1_combout ;
wire \spriteObstaculo1|LessThan2~2_combout ;
wire \spriteObstaculo1|LessThan2~3_combout ;
wire \red~29_combout ;
wire \spriteObstaculo1|LessThan2~5_combout ;
wire \red~31_combout ;
wire \spriteObstaculo1|LessThan2~4_combout ;
wire \red~30_combout ;
wire \spriteObstaculo1|Add1~0_combout ;
wire \spriteObstaculo1|LessThan3~4_combout ;
wire \spriteObstaculo1|LessThan3~0_combout ;
wire \spriteObstaculo1|LessThan3~1_combout ;
wire \spriteObstaculo1|LessThan3~2_combout ;
wire \spriteObstaculo1|LessThan3~3_combout ;
wire \spriteObstaculo1|LessThan0~0_combout ;
wire \spriteObstaculo1|LessThan1~0_combout ;
wire \red~32_combout ;
wire \red~33_combout ;
wire \spriteObstaculo1|LessThan1~1_combout ;
wire \spriteObstaculo1|LessThan1~2_combout ;
wire \spriteObstaculo1|Add0~0_combout ;
wire \spriteObstaculo1|LessThan1~3_combout ;
wire \spriteObstaculo2|Add2~2 ;
wire \spriteObstaculo2|Add2~3 ;
wire \spriteObstaculo2|Add2~10 ;
wire \spriteObstaculo2|Add2~11 ;
wire \spriteObstaculo2|Add2~14 ;
wire \spriteObstaculo2|Add2~15 ;
wire \spriteObstaculo2|Add2~17_sumout ;
wire \spriteObstaculo2|Add2~13_sumout ;
wire \spriteObstaculo2|Add3~10 ;
wire \spriteObstaculo2|Add3~11 ;
wire \spriteObstaculo2|Add3~14 ;
wire \spriteObstaculo2|Add3~15 ;
wire \spriteObstaculo2|Add3~6 ;
wire \spriteObstaculo2|Add3~7 ;
wire \spriteObstaculo2|Add3~18 ;
wire \spriteObstaculo2|Add3~19 ;
wire \spriteObstaculo2|Add3~1_sumout ;
wire \spriteObstaculo2|Add2~18 ;
wire \spriteObstaculo2|Add2~19 ;
wire \spriteObstaculo2|Add2~5_sumout ;
wire \spriteObstaculo2|Add3~5_sumout ;
wire \spriteObstaculo2|Add3~13_sumout ;
wire \spriteObstaculo2|Add3~9_sumout ;
wire \spriteObstaculo2|Add2~1_sumout ;
wire \spriteObstaculo2|Add3~17_sumout ;
wire \spriteObstaculo2|Add2~9_sumout ;
wire \spriteObstaculo2|bmap~4_combout ;
wire \spriteObstaculo2|bmap~5_combout ;
wire \spriteObstaculo2|bmap~6_combout ;
wire \spriteObstaculo2|bmap~19_combout ;
wire \spriteObstaculo2|bmap~7_combout ;
wire \spriteObstaculo2|bmap~2_combout ;
wire \spriteObstaculo2|bmap~1_combout ;
wire \spriteObstaculo2|bmap~0_combout ;
wire \spriteObstaculo2|bmap~20_combout ;
wire \spriteObstaculo2|bmap~3_combout ;
wire \spriteObstaculo2|bmap~9_combout ;
wire \spriteObstaculo2|bmap~8_combout ;
wire \spriteObstaculo2|bmap~17_combout ;
wire \spriteObstaculo2|bmap~18_combout ;
wire \spriteObstaculo2|bmap~10_combout ;
wire \spriteObstaculo2|bmap~14_combout ;
wire \spriteObstaculo2|bmap~13_combout ;
wire \spriteObstaculo2|bmap~12_combout ;
wire \spriteObstaculo2|bmap~11_combout ;
wire \spriteObstaculo2|bmap~15_combout ;
wire \spriteObstaculo2|bmap~16_combout ;
wire \spriteObstaculo1|Add2~2 ;
wire \spriteObstaculo1|Add2~3 ;
wire \spriteObstaculo1|Add2~10 ;
wire \spriteObstaculo1|Add2~11 ;
wire \spriteObstaculo1|Add2~14 ;
wire \spriteObstaculo1|Add2~15 ;
wire \spriteObstaculo1|Add2~18 ;
wire \spriteObstaculo1|Add2~19 ;
wire \spriteObstaculo1|Add2~5_sumout ;
wire \spriteObstaculo1|Add3~10 ;
wire \spriteObstaculo1|Add3~11 ;
wire \spriteObstaculo1|Add3~14 ;
wire \spriteObstaculo1|Add3~15 ;
wire \spriteObstaculo1|Add3~6 ;
wire \spriteObstaculo1|Add3~7 ;
wire \spriteObstaculo1|Add3~18 ;
wire \spriteObstaculo1|Add3~19 ;
wire \spriteObstaculo1|Add3~1_sumout ;
wire \spriteObstaculo1|Add3~13_sumout ;
wire \spriteObstaculo1|Add3~9_sumout ;
wire \spriteObstaculo1|Add2~9_sumout ;
wire \spriteObstaculo1|Add3~5_sumout ;
wire \spriteObstaculo1|Add2~1_sumout ;
wire \spriteObstaculo1|Add3~17_sumout ;
wire \spriteObstaculo1|bmap~9_combout ;
wire \spriteObstaculo1|bmap~8_combout ;
wire \spriteObstaculo1|bmap~17_combout ;
wire \spriteObstaculo1|bmap~18_combout ;
wire \spriteObstaculo1|bmap~10_combout ;
wire \spriteObstaculo1|bmap~5_combout ;
wire \spriteObstaculo1|bmap~4_combout ;
wire \spriteObstaculo1|bmap~19_combout ;
wire \spriteObstaculo1|bmap~6_combout ;
wire \spriteObstaculo1|bmap~7_combout ;
wire \spriteObstaculo1|Add2~13_sumout ;
wire \spriteObstaculo1|bmap~1_combout ;
wire \spriteObstaculo1|bmap~2_combout ;
wire \spriteObstaculo1|bmap~0_combout ;
wire \spriteObstaculo1|bmap~20_combout ;
wire \spriteObstaculo1|bmap~3_combout ;
wire \spriteObstaculo1|Add2~17_sumout ;
wire \spriteObstaculo1|bmap~13_combout ;
wire \spriteObstaculo1|bmap~14_combout ;
wire \spriteObstaculo1|bmap~11_combout ;
wire \spriteObstaculo1|bmap~12_combout ;
wire \spriteObstaculo1|bmap~15_combout ;
wire \spriteObstaculo1|bmap~16_combout ;
wire \red~34_combout ;
wire \spriteObstaculo3|LessThan2~3_combout ;
wire \spriteObstaculo3|LessThan2~2_combout ;
wire \spriteObstaculo3|LessThan2~4_combout ;
wire \spriteObstaculo3|LessThan2~6_combout ;
wire \spriteObstaculo3|LessThan2~5_combout ;
wire \red~3_combout ;
wire \red~4_combout ;
wire \spriteObstaculo3|Add1~0_combout ;
wire \spriteObstaculo3|LessThan3~1_combout ;
wire \spriteObstaculo3|LessThan2~0_combout ;
wire \spriteObstaculo3|LessThan2~1_combout ;
wire \spriteObstaculo3|LessThan3~0_combout ;
wire \spriteObstaculo3|LessThan3~2_combout ;
wire \spriteObstaculo3|LessThan3~3_combout ;
wire \spriteObstaculo3|LessThan1~0_combout ;
wire \spriteObstaculo3|LessThan0~0_combout ;
wire \red~5_combout ;
wire \spriteObstaculo3|LessThan2~7_combout ;
wire \red~6_combout ;
wire \spriteObstaculo3|Add0~0_combout ;
wire \spriteObstaculo3|LessThan1~1_combout ;
wire \spriteObstaculo3|LessThan1~2_combout ;
wire \spriteObstaculo3|LessThan1~3_combout ;
wire \spriteObstaculo3|Add2~2 ;
wire \spriteObstaculo3|Add2~3 ;
wire \spriteObstaculo3|Add2~10 ;
wire \spriteObstaculo3|Add2~11 ;
wire \spriteObstaculo3|Add2~14 ;
wire \spriteObstaculo3|Add2~15 ;
wire \spriteObstaculo3|Add2~18 ;
wire \spriteObstaculo3|Add2~19 ;
wire \spriteObstaculo3|Add2~5_sumout ;
wire \spriteObstaculo3|Add3~10 ;
wire \spriteObstaculo3|Add3~11 ;
wire \spriteObstaculo3|Add3~13_sumout ;
wire \spriteObstaculo3|Add2~9_sumout ;
wire \spriteObstaculo3|Add3~14 ;
wire \spriteObstaculo3|Add3~15 ;
wire \spriteObstaculo3|Add3~5_sumout ;
wire \spriteObstaculo3|Add3~9_sumout ;
wire \spriteObstaculo3|Add2~1_sumout ;
wire \spriteObstaculo3|Add3~6 ;
wire \spriteObstaculo3|Add3~7 ;
wire \spriteObstaculo3|Add3~17_sumout ;
wire \spriteObstaculo3|bmap~6_combout ;
wire \spriteObstaculo3|Add3~18 ;
wire \spriteObstaculo3|Add3~19 ;
wire \spriteObstaculo3|Add3~1_sumout ;
wire \spriteObstaculo3|bmap~4_combout ;
wire \spriteObstaculo3|bmap~19_combout ;
wire \spriteObstaculo3|bmap~5_combout ;
wire \spriteObstaculo3|bmap~7_combout ;
wire \spriteObstaculo3|Add2~17_sumout ;
wire \spriteObstaculo3|bmap~1_combout ;
wire \spriteObstaculo3|bmap~2_combout ;
wire \spriteObstaculo3|bmap~0_combout ;
wire \spriteObstaculo3|bmap~20_combout ;
wire \spriteObstaculo3|bmap~3_combout ;
wire \spriteObstaculo3|Add2~13_sumout ;
wire \spriteObstaculo3|bmap~9_combout ;
wire \spriteObstaculo3|bmap~8_combout ;
wire \spriteObstaculo3|bmap~18_combout ;
wire \spriteObstaculo3|bmap~17_combout ;
wire \spriteObstaculo3|bmap~10_combout ;
wire \spriteObstaculo3|bmap~12_combout ;
wire \spriteObstaculo3|bmap~14_combout ;
wire \spriteObstaculo3|bmap~11_combout ;
wire \spriteObstaculo3|bmap~13_combout ;
wire \spriteObstaculo3|bmap~15_combout ;
wire \spriteObstaculo3|bmap~16_combout ;
wire \red~7_combout ;
wire \spriteGameOver|Add2~2 ;
wire \spriteGameOver|Add2~3 ;
wire \spriteGameOver|Add2~10 ;
wire \spriteGameOver|Add2~11 ;
wire \spriteGameOver|Add2~13_sumout ;
wire \spriteGameOver|Add2~14 ;
wire \spriteGameOver|Add2~15 ;
wire \spriteGameOver|Add2~26 ;
wire \spriteGameOver|Add2~27 ;
wire \spriteGameOver|Add2~30 ;
wire \spriteGameOver|Add2~31 ;
wire \spriteGameOver|Add2~22 ;
wire \spriteGameOver|Add2~23 ;
wire \spriteGameOver|Add2~6 ;
wire \spriteGameOver|Add2~7 ;
wire \spriteGameOver|Add2~17_sumout ;
wire \spriteGameOver|Add2~5_sumout ;
wire \spriteGameOver|bmap~6_combout ;
wire \spriteGameOver|bmap~4_combout ;
wire \spriteGameOver|Add2~21_sumout ;
wire \spriteGameOver|Add2~9_sumout ;
wire \spriteGameOver|bmap~5_combout ;
wire \spriteGameOver|Add2~1_sumout ;
wire \spriteGameOver|bmap~51_combout ;
wire \spriteGameOver|bmap~50_combout ;
wire \spriteGameOver|bmap~52_combout ;
wire \spriteGameOver|bmap~7_combout ;
wire \spriteGameOver|bmap~13_combout ;
wire \spriteGameOver|bmap~14_combout ;
wire \spriteGameOver|bmap~38_combout ;
wire \spriteGameOver|bmap~15_combout ;
wire \spriteGameOver|bmap~34_combout ;
wire \spriteGameOver|bmap~30_combout ;
wire \spriteGameOver|bmap~21_combout ;
wire \spriteGameOver|bmap~22_combout ;
wire \spriteGameOver|Add2~29_sumout ;
wire \spriteGameOver|Add2~25_sumout ;
wire \spriteGameOver|bmap~18_combout ;
wire \spriteGameOver|bmap~16_combout ;
wire \spriteGameOver|bmap~17_combout ;
wire \spriteGameOver|bmap~19_combout ;
wire \spriteGameOver|bmap~20_combout ;
wire \spriteGameOver|bmap~26_combout ;
wire \spriteGameOver|bmap~9_combout ;
wire \spriteGameOver|bmap~46_combout ;
wire \spriteGameOver|bmap~8_combout ;
wire \spriteGameOver|bmap~42_combout ;
wire \spriteGameOver|bmap~0_combout ;
wire \red~35_combout ;
wire \vga|VGA_R[0]~0_combout ;
wire \Add3~26 ;
wire \Add3~30 ;
wire \Add3~34 ;
wire \Add3~38 ;
wire \Add3~18 ;
wire \Add3~14 ;
wire \Add3~10 ;
wire \Add3~22 ;
wire \Add3~5_sumout ;
wire \Add3~21_sumout ;
wire \Add3~9_sumout ;
wire \Add3~13_sumout ;
wire \Add3~17_sumout ;
wire \Add3~37_sumout ;
wire \Add3~33_sumout ;
wire \Add3~29_sumout ;
wire \Add3~25_sumout ;
wire \Add4~26 ;
wire \Add4~30 ;
wire \Add4~34 ;
wire \Add4~38 ;
wire \Add4~42 ;
wire \Add4~46 ;
wire \Add4~18 ;
wire \Add4~14 ;
wire \Add4~10 ;
wire \Add4~22 ;
wire \Add4~5_sumout ;
wire \Add3~6 ;
wire \Add3~1_sumout ;
wire \Add4~6 ;
wire \Add4~1_sumout ;
wire \Add4~9_sumout ;
wire \Add4~13_sumout ;
wire \camera|Equal6~3_combout ;
wire \camera|Add6~25_sumout ;
wire \camera|Selector22~0_combout ;
wire \camera|Add6~26 ;
wire \camera|Add6~29_sumout ;
wire \camera|Selector21~0_combout ;
wire \camera|Add6~30 ;
wire \camera|Add6~33_sumout ;
wire \camera|Selector20~0_combout ;
wire \camera|Add6~34 ;
wire \camera|Add6~37_sumout ;
wire \camera|Selector19~0_combout ;
wire \camera|Add6~38 ;
wire \camera|Add6~13_sumout ;
wire \camera|Selector18~0_combout ;
wire \camera|Add6~14 ;
wire \camera|Add6~5_sumout ;
wire \camera|Selector17~0_combout ;
wire \camera|Add6~6 ;
wire \camera|Add6~9_sumout ;
wire \camera|Selector16~0_combout ;
wire \camera|Add6~10 ;
wire \camera|Add6~1_sumout ;
wire \camera|Selector15~0_combout ;
wire \camera|Add6~2 ;
wire \camera|Add6~17_sumout ;
wire \camera|Selector14~0_combout ;
wire \camera|Add6~18 ;
wire \camera|Add6~21_sumout ;
wire \camera|Selector13~0_combout ;
wire \camera|LessThan0~0_combout ;
wire \camera|Add0~2 ;
wire \camera|Add0~6 ;
wire \camera|Add0~10 ;
wire \camera|Add0~14 ;
wire \camera|Add0~18 ;
wire \camera|Add0~22 ;
wire \camera|Add0~26 ;
wire \camera|Add0~30 ;
wire \camera|Add0~34 ;
wire \camera|Add0~37_sumout ;
wire \camera|Add0~33_sumout ;
wire \camera|next_x[8]~7_combout ;
wire \camera|LessThan0~1_combout ;
wire \camera|Add0~29_sumout ;
wire \Add1~26 ;
wire \Add1~27 ;
wire \Add1~30 ;
wire \Add1~31 ;
wire \Add1~34 ;
wire \Add1~35 ;
wire \Add1~38 ;
wire \Add1~39 ;
wire \Add1~42 ;
wire \Add1~43 ;
wire \Add1~46 ;
wire \Add1~47 ;
wire \Add1~6 ;
wire \Add1~7 ;
wire \Add1~2 ;
wire \Add1~3 ;
wire \Add1~10 ;
wire \Add1~11 ;
wire \Add1~17_sumout ;
wire \camera|Selector23~0_combout ;
wire \camera|wren~q ;
wire \Add1~18 ;
wire \Add1~19 ;
wire \Add1~22 ;
wire \Add1~23 ;
wire \Add1~13_sumout ;
wire \Add1~5_sumout ;
wire \Add1~21_sumout ;
wire \Add1~1_sumout ;
wire \Add1~9_sumout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode994w[3]~0_combout ;
wire \Add4~17_sumout ;
wire \Add4~21_sumout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1759w[3]~0_combout ;
wire \camera|rgb~0_combout ;
wire \camera|rgb[4]~1_combout ;
wire \camera|Add0~1_sumout ;
wire \camera|next_x[0]~0_combout ;
wire \camera|Add0~5_sumout ;
wire \camera|next_x[1]~1_combout ;
wire \camera|Add0~9_sumout ;
wire \camera|next_x[2]~2_combout ;
wire \camera|Add0~13_sumout ;
wire \camera|next_x[3]~3_combout ;
wire \camera|Add0~17_sumout ;
wire \camera|next_x[4]~4_combout ;
wire \camera|Add0~21_sumout ;
wire \camera|next_x[5]~5_combout ;
wire \camera|Add0~25_sumout ;
wire \camera|next_x[6]~6_combout ;
wire \Add1~25_sumout ;
wire \Add1~29_sumout ;
wire \Add1~33_sumout ;
wire \Add1~37_sumout ;
wire \Add1~41_sumout ;
wire \Add4~25_sumout ;
wire \Add4~29_sumout ;
wire \Add4~33_sumout ;
wire \Add4~37_sumout ;
wire \Add4~41_sumout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a339~portbdataout ;
wire \red~36_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1739w[3]~0_combout ;
wire \Add1~45_sumout ;
wire \Add4~45_sumout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a321~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1708w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a294~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1719w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a303~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1729w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a312~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1749w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a330~portbdataout ;
wire \red~44_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1382w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1437w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a87~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1342w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1477w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1352w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1487w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a132~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1447w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a96~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1392w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1402w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1457w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a105~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1497w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1362w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1372w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1426w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a78~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1467w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a114~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1645w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a249~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1685w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a285~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1551w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a177~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1591w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a213~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1655w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a258~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1614w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a222~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1520w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a150~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1561w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a186~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1531w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a159~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1571w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a195~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1625w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a231~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1665w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a267~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1675w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a276~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1541w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1581w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a204~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1635w[3]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a240~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout ;
wire \red~37_combout ;
wire \vga|VGA_R[5]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a340 ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a331~portbdataout ;
wire \red~38_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a313~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a322~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a304~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a295~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout ;
wire \red~39_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a106~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a79~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a115~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a88~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a178~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a151~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a196~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a205~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a187~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a277~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a268~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a223~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a241~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a232~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout ;
wire \red~40_combout ;
wire \vga|VGA_R[6]~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a332~portbdataout ;
wire \camera|rgb~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a341 ;
wire \red~41_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a296~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a305~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a314~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a323~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0_combout ;
wire \red~42_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a143~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a80~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a116~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a89~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a215~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a197~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a206~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a161~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a170~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a179~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a251~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a233~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a242~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a278~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a269~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a260~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4_combout ;
wire \red~43_combout ;
wire \vga|VGA_R[7]~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a111~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a75~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a129~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a93~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a138~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a102~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a336~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a327~portbdataout ;
wire \green~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a318~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a309~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a300~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a291~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout ;
wire \green~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a237~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a228~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a210~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a273~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a255~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a264~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a156~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a174~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout ;
wire \green~2_combout ;
wire \vga|VGA_G[5]~0_combout ;
wire \camera|rgb~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a337~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a328~portbdataout ;
wire \green~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a310~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a292~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a301~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a319~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout ;
wire \green~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a112~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a103~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a121~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a211~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a184~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a193~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a202~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a220~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a238~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a229~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a247~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a283~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a256~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a274~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a265~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout ;
wire \green~5_combout ;
wire \vga|VGA_G[6]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a338 ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a329~portbdataout ;
wire \green~6_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a293~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a320~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a302~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a311~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout ;
wire \green~7_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a104~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a140~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a77~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a113~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a131~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a95~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a212~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a185~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a194~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a203~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a176~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a158~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a149~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a284~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a266~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a230~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout ;
wire \green~8_combout ;
wire \vga|VGA_G[7]~2_combout ;
wire \~GND~combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a333~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a324~portbdataout ;
wire \blue~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a288~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a315~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a306~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a297~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout ;
wire \blue~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a81~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a117~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a108~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a99~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a90~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a126~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a144~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a162~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a171~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a153~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a207~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a189~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a225~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a270~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a252~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a261~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a279~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout ;
wire \blue~2_combout ;
wire \vga|VGA_B[5]~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a334 ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a325~portbdataout ;
wire \blue~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a298~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a316~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a307~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a289~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout ;
wire \blue~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a118~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a82~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a73~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a109~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a100~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a136~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a181~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a190~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a199~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a154~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a172~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a163~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a145~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a217~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a244~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a226~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a235~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a280~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a262~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a271~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a253~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout ;
wire \blue~5_combout ;
wire \vga|VGA_B[6]~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a335~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a326~portbdataout ;
wire \blue~6_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a317~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a308~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a290~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a299~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout ;
wire \blue~7_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a74~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a110~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a83~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a119~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a128~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a92~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a137~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a65~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a209~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a182~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a200~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a245~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a218~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a227~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a236~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a281~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a254~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a173~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a155~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|ram_block1a146~portbdataout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout ;
wire \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout ;
wire \blue~8_combout ;
wire \vga|VGA_B[7]~2_combout ;
wire \vga|VGA_BLANK_N~combout ;
wire [0:0] \pll_inst|pll_inst|altera_pll_i|outclk_wire ;
wire [0:0] \pll_inst|pll_inst|altera_pll_i|fboutclk_wire ;
wire [9:0] obstacle3_start_x;
wire [9:0] \spriteObstaculo4|sprite_y_reg ;
wire [12:0] \camera|contar ;
wire [31:0] divider;
wire [9:0] \spriteObstaculo4|sprite_x_reg ;
wire [6:0] spawn_position_index;
wire [9:0] \spriteObstaculo0|sprite_x_reg ;
wire [9:0] \spriteObstaculo0|sprite_y_reg ;
wire [9:0] \spriteObstaculo3|sprite_y_reg ;
wire [9:0] \camera|y ;
wire [7:0] blue;
wire [9:0] \controllerObstacle4|obstacle_x ;
wire [9:0] obstacle2_start_x;
wire [7:0] green;
wire [9:0] \spriteObstaculo1|sprite_x_reg ;
wire [7:0] \camera|ipsilonzero ;
wire [9:0] \vga|x ;
wire [3:0] \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1325w ;
wire [9:0] obstacle0_start_x;
wire [9:0] \camera|x ;
wire [9:0] obstacle4_start_x;
wire [1:0] game_over;
wire [7:0] \camera|cr ;
wire [1:0] \camera|bit ;
wire [9:0] \vga|y ;
wire [9:0] \camera|posx ;
wire [9:0] \spriteNave|sprite_x_reg ;
wire [9:0] obstacle1_start_x;
wire [8:0] \camera|rgb ;
wire [9:0] \controllerObstacle0|obstacle_y ;
wire [9:0] \spriteObstaculo3|sprite_x_reg ;
wire [9:0] \controllerObstacle2|obstacle_y ;
wire [7:0] \camera|cb ;
wire [31:0] counter;
wire [9:0] \spriteObstaculo2|sprite_y_reg ;
wire [9:0] \spriteObstaculo1|sprite_y_reg ;
wire [9:0] \controllerObstacle4|obstacle_y ;
wire [5:0] \buffer|memoria_rtl_0|auto_generated|address_reg_b ;
wire [3:0] \camera|quantidade ;
wire [9:0] \controllerObstacle3|obstacle_x ;
wire [9:0] \controllerObstacle0|obstacle_x ;
wire [9:0] \controllerObstacle2|obstacle_x ;
wire [7:0] red;
wire [9:0] \spriteObstaculo2|sprite_x_reg ;
wire [9:0] \controllerObstacle1|obstacle_x ;
wire [9:0] \controllerObstacle1|obstacle_y ;
wire [9:0] \controllerObstacle3|obstacle_y ;

wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a294_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a303_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a312_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a321_PORTBDATAOUT_bus ;
wire [1:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a339_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a330_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a258_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a267_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a276_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a285_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a295_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a304_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a313_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a322_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a331_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a259_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a268_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a277_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a286_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a296_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a305_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a314_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a323_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a332_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a269_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a278_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a287_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a291_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a300_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a309_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a318_PORTBDATAOUT_bus ;
wire [1:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a336_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a327_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a264_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a273_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a282_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a292_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a301_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a310_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a319_PORTBDATAOUT_bus ;
wire [1:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a337_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a328_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a265_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a274_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a283_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a293_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a302_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a311_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a320_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a329_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a257_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a266_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a275_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a284_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a288_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a297_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a306_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a315_PORTBDATAOUT_bus ;
wire [1:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a333_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a324_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a261_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a270_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a279_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a289_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a298_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a307_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a316_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a325_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a262_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a271_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a280_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a290_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a299_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a308_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a317_PORTBDATAOUT_bus ;
wire [1:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a335_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a326_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a263_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a272_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a281_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \buffer|memoria_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus ;
wire [7:0] \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a294~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a294_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a303~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a303_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a312~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a312_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a321~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a321_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a339~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a339_PORTBDATAOUT_bus [0];
assign \buffer|memoria_rtl_0|auto_generated|ram_block1a340  = \buffer|memoria_rtl_0|auto_generated|ram_block1a339_PORTBDATAOUT_bus [1];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a330~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a330_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a150~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a186~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a222~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a258~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a258_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a159~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a195~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a231~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a267~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a267_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a204~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a240~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a276~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a276_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a177~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a213~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a249~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a285~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a285_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a42~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a78~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a114~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a51~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a87~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a24~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a96~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a132~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a33~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a105~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a295~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a295_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a304~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a304_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a313~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a313_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a322~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a322_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a331~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a331_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a151~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a178~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a187~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a196~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a205~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a223~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a232~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a241~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a259_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a268~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a268_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a277~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a277_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a286_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a7~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a43~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a79~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a115~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a16~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a52~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a88~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a25~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a61~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a106~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a296~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a296_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a305~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a305_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a314~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a314_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a323~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a323_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a332~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a332_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a161~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a170~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a179~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a197~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a206~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a215~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a233~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a242~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a251~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a260~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a269~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a269_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a278~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a278_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a287_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a80~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a116~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a17~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a53~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a89~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a35~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a143~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a291~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a291_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a300~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a300_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a309~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a309_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a318~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a318_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a336~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a336_PORTBDATAOUT_bus [0];
assign \buffer|memoria_rtl_0|auto_generated|ram_block1a341  = \buffer|memoria_rtl_0|auto_generated|ram_block1a336_PORTBDATAOUT_bus [1];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a327~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a327_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a156~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a174~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a210~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a228~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a237~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a255~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a264~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a264_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a273~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a273_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a282_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a3~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a39~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a75~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a111~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a21~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a57~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a93~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a129~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a30~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a102~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a138~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a292~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a292_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a301~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a301_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a310~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a310_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a319~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a319_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a337~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a337_PORTBDATAOUT_bus [0];
assign \buffer|memoria_rtl_0|auto_generated|ram_block1a338  = \buffer|memoria_rtl_0|auto_generated|ram_block1a337_PORTBDATAOUT_bus [1];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a328~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a328_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a184~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a193~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a202~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a211~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a220~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a229~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a238~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a247~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a256~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a265~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a265_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a274~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a274_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a283~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a283_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a4~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a40~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a112~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a13~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a49~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a121~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a103~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a293~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a293_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a302~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a302_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a311~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a311_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a320~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a320_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a329~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a329_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a149~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a158~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a176~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a185~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a194~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a203~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a212~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a230~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a257_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a266~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a266_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a275_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a284~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a284_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a41~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a77~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a113~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a50~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a23~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a59~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a95~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a131~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a104~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a140~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a288~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a288_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a297~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a297_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a306~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a306_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a315~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a315_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a333~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a333_PORTBDATAOUT_bus [0];
assign \buffer|memoria_rtl_0|auto_generated|ram_block1a334  = \buffer|memoria_rtl_0|auto_generated|ram_block1a333_PORTBDATAOUT_bus [1];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a324~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a324_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a144~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a153~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a162~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a171~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a189~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a207~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a225~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a252~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a261~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a261_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a270~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a270_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a279~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a279_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a0~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a72~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a108~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a9~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a45~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a81~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a117~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a18~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a90~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a126~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a99~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a289~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a289_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a298~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a298_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a307~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a307_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a316~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a316_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a325~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a325_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a145~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a154~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a163~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a172~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a181~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a190~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a199~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a217~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a226~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a235~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a244~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a253~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a262~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a262_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a271~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a271_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a280~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a280_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a1~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a73~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a109~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a10~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a46~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a82~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a118~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a19~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a28~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a64~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a100~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a136~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a290~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a290_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a299~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a299_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a308~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a308_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a317~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a317_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a335~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a335_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a326~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a326_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a146~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a155~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a173~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a182~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a200~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a209~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a218~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a227~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a236~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a245~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a254~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a263_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a272_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a281~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a281_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a38~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a74~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a110~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a11~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a47~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a83~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a119~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a20~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a56~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a92~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a128~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a29~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a65~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \buffer|memoria_rtl_0|auto_generated|ram_block1a137~portbdataout  = \buffer|memoria_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus [0];

assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\vga|VGA_CLK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(!\vga|LessThan0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(!\rtl~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\vga|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\vga|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\vga|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\vga|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\vga|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\vga|VGA_R[5]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\vga|VGA_R[6]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\vga|VGA_R[7]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\vga|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\vga|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\vga|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\vga|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\vga|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\vga|VGA_G[5]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\vga|VGA_G[6]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\vga|VGA_G[7]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\vga|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\vga|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\vga|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\vga|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\vga|VGA_R[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\vga|VGA_B[5]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\vga|VGA_B[6]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\vga|VGA_B[7]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(!\vga|VGA_BLANK_N~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "false";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pll_inst|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(\SW[0]~input_o ),
	.pfden(gnd),
	.refclkin(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pll_inst|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "360.0 mhz";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 10000;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 18;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 18;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 5;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 4;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 2;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll_inst|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 8;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 7;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "24.0 mhz";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pll_inst|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N0
cyclonev_lcell_comb \vga|VGA_CLK~_wirecell (
// Equation(s):
// \vga|VGA_CLK~_wirecell_combout  = ( !\vga|VGA_CLK~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|VGA_CLK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGA_CLK~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGA_CLK~_wirecell .extended_lut = "off";
defparam \vga|VGA_CLK~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga|VGA_CLK~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N24
cyclonev_lcell_comb \vga|VGA_CLK~feeder (
// Equation(s):
// \vga|VGA_CLK~feeder_combout  = ( \vga|VGA_CLK~_wirecell_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|VGA_CLK~_wirecell_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGA_CLK~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGA_CLK~feeder .extended_lut = "off";
defparam \vga|VGA_CLK~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga|VGA_CLK~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N26
dffeas \vga|VGA_CLK (
	.clk(\CLOCK_50~input_o ),
	.d(\vga|VGA_CLK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|VGA_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga|VGA_CLK .is_wysiwyg = "true";
defparam \vga|VGA_CLK .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N0
cyclonev_lcell_comb \vga|Add0~17 (
// Equation(s):
// \vga|Add0~17_sumout  = SUM(( \vga|x [0] ) + ( VCC ) + ( !VCC ))
// \vga|Add0~18  = CARRY(( \vga|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~17_sumout ),
	.cout(\vga|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~17 .extended_lut = "off";
defparam \vga|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \vga|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N59
dffeas \vga|x[9] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|x[9] .is_wysiwyg = "true";
defparam \vga|x[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N24
cyclonev_lcell_comb \vga|Add0~13 (
// Equation(s):
// \vga|Add0~13_sumout  = SUM(( \vga|x [8] ) + ( GND ) + ( \vga|Add0~10  ))
// \vga|Add0~14  = CARRY(( \vga|x [8] ) + ( GND ) + ( \vga|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~13_sumout ),
	.cout(\vga|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~13 .extended_lut = "off";
defparam \vga|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N27
cyclonev_lcell_comb \vga|Add0~1 (
// Equation(s):
// \vga|Add0~1_sumout  = SUM(( \vga|x [9] ) + ( GND ) + ( \vga|Add0~14  ))

	.dataa(!\vga|x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~1 .extended_lut = "off";
defparam \vga|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N33
cyclonev_lcell_comb \vga|Equal0~0 (
// Equation(s):
// \vga|Equal0~0_combout  = ( !\vga|Add0~17_sumout  & ( \vga|Add0~37_sumout  & ( (!\vga|Add0~21_sumout  & (!\vga|Add0~33_sumout  & (!\vga|Add0~29_sumout  & !\vga|Add0~25_sumout ))) ) ) )

	.dataa(!\vga|Add0~21_sumout ),
	.datab(!\vga|Add0~33_sumout ),
	.datac(!\vga|Add0~29_sumout ),
	.datad(!\vga|Add0~25_sumout ),
	.datae(!\vga|Add0~17_sumout ),
	.dataf(!\vga|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Equal0~0 .extended_lut = "off";
defparam \vga|Equal0~0 .lut_mask = 64'h0000000080000000;
defparam \vga|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N36
cyclonev_lcell_comb \vga|x[1]~0 (
// Equation(s):
// \vga|x[1]~0_combout  = ( \vga|Add0~1_sumout  & ( \vga|Equal0~0_combout  & ( ((!\vga|Add0~5_sumout  & (\vga|Add0~13_sumout  & !\vga|Add0~9_sumout ))) # (\SW[0]~input_o ) ) ) ) # ( !\vga|Add0~1_sumout  & ( \vga|Equal0~0_combout  & ( \SW[0]~input_o  ) ) ) # 
// ( \vga|Add0~1_sumout  & ( !\vga|Equal0~0_combout  & ( \SW[0]~input_o  ) ) ) # ( !\vga|Add0~1_sumout  & ( !\vga|Equal0~0_combout  & ( \SW[0]~input_o  ) ) )

	.dataa(!\vga|Add0~5_sumout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\vga|Add0~13_sumout ),
	.datad(!\vga|Add0~9_sumout ),
	.datae(!\vga|Add0~1_sumout ),
	.dataf(!\vga|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|x[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|x[1]~0 .extended_lut = "off";
defparam \vga|x[1]~0 .lut_mask = 64'h3333333333333B33;
defparam \vga|x[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N26
dffeas \vga|x[0] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|x[0] .is_wysiwyg = "true";
defparam \vga|x[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N3
cyclonev_lcell_comb \vga|Add0~21 (
// Equation(s):
// \vga|Add0~21_sumout  = SUM(( \vga|x [1] ) + ( GND ) + ( \vga|Add0~18  ))
// \vga|Add0~22  = CARRY(( \vga|x [1] ) + ( GND ) + ( \vga|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~21_sumout ),
	.cout(\vga|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~21 .extended_lut = "off";
defparam \vga|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N29
dffeas \vga|x[1] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|x[1] .is_wysiwyg = "true";
defparam \vga|x[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N6
cyclonev_lcell_comb \vga|Add0~25 (
// Equation(s):
// \vga|Add0~25_sumout  = SUM(( \vga|x [2] ) + ( GND ) + ( \vga|Add0~22  ))
// \vga|Add0~26  = CARRY(( \vga|x [2] ) + ( GND ) + ( \vga|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~25_sumout ),
	.cout(\vga|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~25 .extended_lut = "off";
defparam \vga|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N35
dffeas \vga|x[2] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|x[2] .is_wysiwyg = "true";
defparam \vga|x[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N9
cyclonev_lcell_comb \vga|Add0~29 (
// Equation(s):
// \vga|Add0~29_sumout  = SUM(( \vga|x [3] ) + ( GND ) + ( \vga|Add0~26  ))
// \vga|Add0~30  = CARRY(( \vga|x [3] ) + ( GND ) + ( \vga|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~29_sumout ),
	.cout(\vga|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~29 .extended_lut = "off";
defparam \vga|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N40
dffeas \vga|x[3] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|x[3] .is_wysiwyg = "true";
defparam \vga|x[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N12
cyclonev_lcell_comb \vga|Add0~33 (
// Equation(s):
// \vga|Add0~33_sumout  = SUM(( \vga|x [4] ) + ( GND ) + ( \vga|Add0~30  ))
// \vga|Add0~34  = CARRY(( \vga|x [4] ) + ( GND ) + ( \vga|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~33_sumout ),
	.cout(\vga|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~33 .extended_lut = "off";
defparam \vga|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N44
dffeas \vga|x[4] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|x[4] .is_wysiwyg = "true";
defparam \vga|x[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N15
cyclonev_lcell_comb \vga|Add0~37 (
// Equation(s):
// \vga|Add0~37_sumout  = SUM(( \vga|x [5] ) + ( GND ) + ( \vga|Add0~34  ))
// \vga|Add0~38  = CARRY(( \vga|x [5] ) + ( GND ) + ( \vga|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~37_sumout ),
	.cout(\vga|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~37 .extended_lut = "off";
defparam \vga|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N47
dffeas \vga|x[5] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|x[5] .is_wysiwyg = "true";
defparam \vga|x[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N18
cyclonev_lcell_comb \vga|Add0~5 (
// Equation(s):
// \vga|Add0~5_sumout  = SUM(( \vga|x [6] ) + ( GND ) + ( \vga|Add0~38  ))
// \vga|Add0~6  = CARRY(( \vga|x [6] ) + ( GND ) + ( \vga|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~5_sumout ),
	.cout(\vga|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~5 .extended_lut = "off";
defparam \vga|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N50
dffeas \vga|x[6] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|x[6] .is_wysiwyg = "true";
defparam \vga|x[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y20_N21
cyclonev_lcell_comb \vga|Add0~9 (
// Equation(s):
// \vga|Add0~9_sumout  = SUM(( \vga|x [7] ) + ( GND ) + ( \vga|Add0~6  ))
// \vga|Add0~10  = CARRY(( \vga|x [7] ) + ( GND ) + ( \vga|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add0~9_sumout ),
	.cout(\vga|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add0~9 .extended_lut = "off";
defparam \vga|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N53
dffeas \vga|x[7] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|x[7] .is_wysiwyg = "true";
defparam \vga|x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N56
dffeas \vga|x[8] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|x[1]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|x[8] .is_wysiwyg = "true";
defparam \vga|x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N30
cyclonev_lcell_comb \vga|LessThan0~0 (
// Equation(s):
// \vga|LessThan0~0_combout  = ( !\vga|x [9] & ( !\vga|x [7] & ( (!\vga|x [8] & ((!\vga|x [5]) # (!\vga|x [6]))) ) ) )

	.dataa(!\vga|x [8]),
	.datab(!\vga|x [5]),
	.datac(!\vga|x [6]),
	.datad(gnd),
	.datae(!\vga|x [9]),
	.dataf(!\vga|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|LessThan0~0 .extended_lut = "off";
defparam \vga|LessThan0~0 .lut_mask = 64'hA8A8000000000000;
defparam \vga|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N30
cyclonev_lcell_comb \vga|Add1~21 (
// Equation(s):
// \vga|Add1~21_sumout  = SUM(( \vga|y [0] ) + ( VCC ) + ( !VCC ))
// \vga|Add1~22  = CARRY(( \vga|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~21_sumout ),
	.cout(\vga|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~21 .extended_lut = "off";
defparam \vga|Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \vga|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N23
dffeas \vga|y[7] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|y[0]~0_combout ),
	.sload(vcc),
	.ena(\vga|x[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|y[7] .is_wysiwyg = "true";
defparam \vga|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N42
cyclonev_lcell_comb \vga|Add1~1 (
// Equation(s):
// \vga|Add1~1_sumout  = SUM(( \vga|y [4] ) + ( GND ) + ( \vga|Add1~34  ))
// \vga|Add1~2  = CARRY(( \vga|y [4] ) + ( GND ) + ( \vga|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~1_sumout ),
	.cout(\vga|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~1 .extended_lut = "off";
defparam \vga|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N45
cyclonev_lcell_comb \vga|Add1~37 (
// Equation(s):
// \vga|Add1~37_sumout  = SUM(( \vga|y [5] ) + ( GND ) + ( \vga|Add1~2  ))
// \vga|Add1~38  = CARRY(( \vga|y [5] ) + ( GND ) + ( \vga|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~37_sumout ),
	.cout(\vga|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~37 .extended_lut = "off";
defparam \vga|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N17
dffeas \vga|y[5] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|y[0]~0_combout ),
	.sload(vcc),
	.ena(\vga|x[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|y[5] .is_wysiwyg = "true";
defparam \vga|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N48
cyclonev_lcell_comb \vga|Add1~9 (
// Equation(s):
// \vga|Add1~9_sumout  = SUM(( \vga|y [6] ) + ( GND ) + ( \vga|Add1~38  ))
// \vga|Add1~10  = CARRY(( \vga|y [6] ) + ( GND ) + ( \vga|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~9_sumout ),
	.cout(\vga|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~9 .extended_lut = "off";
defparam \vga|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N20
dffeas \vga|y[6] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|y[0]~0_combout ),
	.sload(vcc),
	.ena(\vga|x[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|y[6] .is_wysiwyg = "true";
defparam \vga|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N51
cyclonev_lcell_comb \vga|Add1~13 (
// Equation(s):
// \vga|Add1~13_sumout  = SUM(( \vga|y [7] ) + ( GND ) + ( \vga|Add1~10  ))
// \vga|Add1~14  = CARRY(( \vga|y [7] ) + ( GND ) + ( \vga|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~13_sumout ),
	.cout(\vga|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~13 .extended_lut = "off";
defparam \vga|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N29
dffeas \vga|y[9] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|y[0]~0_combout ),
	.sload(vcc),
	.ena(\vga|x[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|y[9] .is_wysiwyg = "true";
defparam \vga|y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N54
cyclonev_lcell_comb \vga|Add1~17 (
// Equation(s):
// \vga|Add1~17_sumout  = SUM(( \vga|y [8] ) + ( GND ) + ( \vga|Add1~14  ))
// \vga|Add1~18  = CARRY(( \vga|y [8] ) + ( GND ) + ( \vga|Add1~14  ))

	.dataa(gnd),
	.datab(!\vga|y [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~17_sumout ),
	.cout(\vga|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~17 .extended_lut = "off";
defparam \vga|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \vga|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y23_N17
dffeas \vga|y[8] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|y[0]~0_combout ),
	.sload(vcc),
	.ena(\vga|x[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|y[8] .is_wysiwyg = "true";
defparam \vga|y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N57
cyclonev_lcell_comb \vga|Add1~5 (
// Equation(s):
// \vga|Add1~5_sumout  = SUM(( \vga|y [9] ) + ( GND ) + ( \vga|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~5 .extended_lut = "off";
defparam \vga|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N0
cyclonev_lcell_comb \vga|Equal1~0 (
// Equation(s):
// \vga|Equal1~0_combout  = ( !\vga|Add1~1_sumout  & ( \vga|Add1~33_sumout  & ( (\vga|Add1~21_sumout  & (!\vga|Add1~37_sumout  & (!\vga|Add1~25_sumout  & \vga|Add1~29_sumout ))) ) ) )

	.dataa(!\vga|Add1~21_sumout ),
	.datab(!\vga|Add1~37_sumout ),
	.datac(!\vga|Add1~25_sumout ),
	.datad(!\vga|Add1~29_sumout ),
	.datae(!\vga|Add1~1_sumout ),
	.dataf(!\vga|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Equal1~0 .extended_lut = "off";
defparam \vga|Equal1~0 .lut_mask = 64'h0000000000400000;
defparam \vga|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N36
cyclonev_lcell_comb \vga|y[0]~0 (
// Equation(s):
// \vga|y[0]~0_combout  = ( \vga|Equal1~0_combout  & ( \vga|Add1~17_sumout  & ( \SW[0]~input_o  ) ) ) # ( !\vga|Equal1~0_combout  & ( \vga|Add1~17_sumout  & ( \SW[0]~input_o  ) ) ) # ( \vga|Equal1~0_combout  & ( !\vga|Add1~17_sumout  & ( 
// ((!\vga|Add1~13_sumout  & (\vga|Add1~5_sumout  & !\vga|Add1~9_sumout ))) # (\SW[0]~input_o ) ) ) ) # ( !\vga|Equal1~0_combout  & ( !\vga|Add1~17_sumout  & ( \SW[0]~input_o  ) ) )

	.dataa(!\vga|Add1~13_sumout ),
	.datab(!\vga|Add1~5_sumout ),
	.datac(!\vga|Add1~9_sumout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\vga|Equal1~0_combout ),
	.dataf(!\vga|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|y[0]~0 .extended_lut = "off";
defparam \vga|y[0]~0 .lut_mask = 64'h00FF20FF00FF00FF;
defparam \vga|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N2
dffeas \vga|y[0] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|y[0]~0_combout ),
	.sload(vcc),
	.ena(\vga|x[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|y[0] .is_wysiwyg = "true";
defparam \vga|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N33
cyclonev_lcell_comb \vga|Add1~25 (
// Equation(s):
// \vga|Add1~25_sumout  = SUM(( \vga|y [1] ) + ( GND ) + ( \vga|Add1~22  ))
// \vga|Add1~26  = CARRY(( \vga|y [1] ) + ( GND ) + ( \vga|Add1~22  ))

	.dataa(!\vga|y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~25_sumout ),
	.cout(\vga|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~25 .extended_lut = "off";
defparam \vga|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \vga|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N5
dffeas \vga|y[1] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|y[0]~0_combout ),
	.sload(vcc),
	.ena(\vga|x[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|y[1] .is_wysiwyg = "true";
defparam \vga|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N36
cyclonev_lcell_comb \vga|Add1~29 (
// Equation(s):
// \vga|Add1~29_sumout  = SUM(( \vga|y [2] ) + ( GND ) + ( \vga|Add1~26  ))
// \vga|Add1~30  = CARRY(( \vga|y [2] ) + ( GND ) + ( \vga|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~29_sumout ),
	.cout(\vga|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~29 .extended_lut = "off";
defparam \vga|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N8
dffeas \vga|y[2] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|y[0]~0_combout ),
	.sload(vcc),
	.ena(\vga|x[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|y[2] .is_wysiwyg = "true";
defparam \vga|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N39
cyclonev_lcell_comb \vga|Add1~33 (
// Equation(s):
// \vga|Add1~33_sumout  = SUM(( \vga|y [3] ) + ( GND ) + ( \vga|Add1~30  ))
// \vga|Add1~34  = CARRY(( \vga|y [3] ) + ( GND ) + ( \vga|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add1~33_sumout ),
	.cout(\vga|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add1~33 .extended_lut = "off";
defparam \vga|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N11
dffeas \vga|y[3] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|y[0]~0_combout ),
	.sload(vcc),
	.ena(\vga|x[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|y[3] .is_wysiwyg = "true";
defparam \vga|y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N14
dffeas \vga|y[4] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\vga|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga|y[0]~0_combout ),
	.sload(vcc),
	.ena(\vga|x[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga|y[4] .is_wysiwyg = "true";
defparam \vga|y[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N33
cyclonev_lcell_comb \vga|LessThan3~0 (
// Equation(s):
// \vga|LessThan3~0_combout  = ( !\vga|y [5] & ( !\vga|y [7] & ( (!\vga|y [8] & (!\vga|y [9] & !\vga|y [6])) ) ) )

	.dataa(!\vga|y [8]),
	.datab(gnd),
	.datac(!\vga|y [9]),
	.datad(!\vga|y [6]),
	.datae(!\vga|y [5]),
	.dataf(!\vga|y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|LessThan3~0 .extended_lut = "off";
defparam \vga|LessThan3~0 .lut_mask = 64'hA000000000000000;
defparam \vga|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N9
cyclonev_lcell_comb \vga|LessThan3~1 (
// Equation(s):
// \vga|LessThan3~1_combout  = ( !\vga|y [2] & ( !\vga|y [1] & ( !\vga|y [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|y [3]),
	.datad(gnd),
	.datae(!\vga|y [2]),
	.dataf(!\vga|y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|LessThan3~1 .extended_lut = "off";
defparam \vga|LessThan3~1 .lut_mask = 64'hF0F0000000000000;
defparam \vga|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N21
cyclonev_lcell_comb \rtl~0 (
// Equation(s):
// \rtl~0_combout  = LCELL((!\vga|y [4] & (\vga|LessThan3~0_combout  & \vga|LessThan3~1_combout )))

	.dataa(!\vga|y [4]),
	.datab(gnd),
	.datac(!\vga|LessThan3~0_combout ),
	.datad(!\vga|LessThan3~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~0 .extended_lut = "off";
defparam \rtl~0 .lut_mask = 64'h000A000A000A000A;
defparam \rtl~0 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N0
cyclonev_lcell_comb \vga|Add3~37 (
// Equation(s):
// \vga|Add3~37_sumout  = SUM(( \vga|y [0] ) + ( VCC ) + ( !VCC ))
// \vga|Add3~38  = CARRY(( \vga|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~37_sumout ),
	.cout(\vga|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~37 .extended_lut = "off";
defparam \vga|Add3~37 .lut_mask = 64'h00000000000000FF;
defparam \vga|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N3
cyclonev_lcell_comb \vga|Add3~33 (
// Equation(s):
// \vga|Add3~33_sumout  = SUM(( \vga|y [1] ) + ( GND ) + ( \vga|Add3~38  ))
// \vga|Add3~34  = CARRY(( \vga|y [1] ) + ( GND ) + ( \vga|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~33_sumout ),
	.cout(\vga|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~33 .extended_lut = "off";
defparam \vga|Add3~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N6
cyclonev_lcell_comb \vga|Add3~29 (
// Equation(s):
// \vga|Add3~29_sumout  = SUM(( \vga|y [2] ) + ( VCC ) + ( \vga|Add3~34  ))
// \vga|Add3~30  = CARRY(( \vga|y [2] ) + ( VCC ) + ( \vga|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~29_sumout ),
	.cout(\vga|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~29 .extended_lut = "off";
defparam \vga|Add3~29 .lut_mask = 64'h00000000000000FF;
defparam \vga|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N9
cyclonev_lcell_comb \vga|Add3~1 (
// Equation(s):
// \vga|Add3~1_sumout  = SUM(( \vga|y [3] ) + ( VCC ) + ( \vga|Add3~30  ))
// \vga|Add3~2  = CARRY(( \vga|y [3] ) + ( VCC ) + ( \vga|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~1_sumout ),
	.cout(\vga|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~1 .extended_lut = "off";
defparam \vga|Add3~1 .lut_mask = 64'h00000000000000FF;
defparam \vga|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N12
cyclonev_lcell_comb \vga|Add3~5 (
// Equation(s):
// \vga|Add3~5_sumout  = SUM(( \vga|y [4] ) + ( VCC ) + ( \vga|Add3~2  ))
// \vga|Add3~6  = CARRY(( \vga|y [4] ) + ( VCC ) + ( \vga|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~5_sumout ),
	.cout(\vga|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~5 .extended_lut = "off";
defparam \vga|Add3~5 .lut_mask = 64'h00000000000000FF;
defparam \vga|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N15
cyclonev_lcell_comb \vga|Add3~9 (
// Equation(s):
// \vga|Add3~9_sumout  = SUM(( \vga|y [5] ) + ( GND ) + ( \vga|Add3~6  ))
// \vga|Add3~10  = CARRY(( \vga|y [5] ) + ( GND ) + ( \vga|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~9_sumout ),
	.cout(\vga|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~9 .extended_lut = "off";
defparam \vga|Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N18
cyclonev_lcell_comb \vga|Add3~13 (
// Equation(s):
// \vga|Add3~13_sumout  = SUM(( \vga|y [6] ) + ( VCC ) + ( \vga|Add3~10  ))
// \vga|Add3~14  = CARRY(( \vga|y [6] ) + ( VCC ) + ( \vga|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~13_sumout ),
	.cout(\vga|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~13 .extended_lut = "off";
defparam \vga|Add3~13 .lut_mask = 64'h00000000000000FF;
defparam \vga|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N30
cyclonev_lcell_comb \controllerObstacle4|Add0~25 (
// Equation(s):
// \controllerObstacle4|Add0~25_sumout  = SUM(( \controllerObstacle4|obstacle_y [2] ) + ( VCC ) + ( !VCC ))
// \controllerObstacle4|Add0~26  = CARRY(( \controllerObstacle4|obstacle_y [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controllerObstacle4|obstacle_y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle4|Add0~25_sumout ),
	.cout(\controllerObstacle4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|Add0~25 .extended_lut = "off";
defparam \controllerObstacle4|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \controllerObstacle4|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N18
cyclonev_lcell_comb \controllerObstacle4|obstacle_y~6 (
// Equation(s):
// \controllerObstacle4|obstacle_y~6_combout  = ( \controllerObstacle4|Add0~25_sumout  & ( (\controllerObstacle4|LessThan0~0_combout  & !\SW[0]~input_o ) ) )

	.dataa(!\controllerObstacle4|LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controllerObstacle4|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle4|obstacle_y~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|obstacle_y~6 .extended_lut = "off";
defparam \controllerObstacle4|obstacle_y~6 .lut_mask = 64'h0000000050505050;
defparam \controllerObstacle4|obstacle_y~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N45
cyclonev_lcell_comb \controllerObstacle0|obstacle_y[9]~1 (
// Equation(s):
// \controllerObstacle0|obstacle_y[9]~1_combout  = ( \SW[0]~input_o  & ( \gameController|gameon~q  ) ) # ( !\SW[0]~input_o  & ( \gameController|gameon~q  ) ) # ( \SW[0]~input_o  & ( !\gameController|gameon~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(!\gameController|gameon~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle0|obstacle_y[9]~1 .extended_lut = "off";
defparam \controllerObstacle0|obstacle_y[9]~1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \controllerObstacle0|obstacle_y[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y24_N20
dffeas \controllerObstacle4|obstacle_y[2] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle4|obstacle_y~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle4|obstacle_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle4|obstacle_y[2] .is_wysiwyg = "true";
defparam \controllerObstacle4|obstacle_y[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N33
cyclonev_lcell_comb \controllerObstacle4|Add0~29 (
// Equation(s):
// \controllerObstacle4|Add0~29_sumout  = SUM(( \controllerObstacle4|obstacle_y [3] ) + ( GND ) + ( \controllerObstacle4|Add0~26  ))
// \controllerObstacle4|Add0~30  = CARRY(( \controllerObstacle4|obstacle_y [3] ) + ( GND ) + ( \controllerObstacle4|Add0~26  ))

	.dataa(!\controllerObstacle4|obstacle_y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle4|Add0~29_sumout ),
	.cout(\controllerObstacle4|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|Add0~29 .extended_lut = "off";
defparam \controllerObstacle4|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \controllerObstacle4|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N21
cyclonev_lcell_comb \controllerObstacle4|obstacle_y~7 (
// Equation(s):
// \controllerObstacle4|obstacle_y~7_combout  = ( \controllerObstacle4|Add0~29_sumout  & ( (\controllerObstacle4|LessThan0~0_combout  & !\SW[0]~input_o ) ) )

	.dataa(!\controllerObstacle4|LessThan0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\controllerObstacle4|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle4|obstacle_y~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|obstacle_y~7 .extended_lut = "off";
defparam \controllerObstacle4|obstacle_y~7 .lut_mask = 64'h0000000055005500;
defparam \controllerObstacle4|obstacle_y~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y24_N23
dffeas \controllerObstacle4|obstacle_y[3] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle4|obstacle_y~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle4|obstacle_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle4|obstacle_y[3] .is_wysiwyg = "true";
defparam \controllerObstacle4|obstacle_y[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N36
cyclonev_lcell_comb \controllerObstacle4|Add0~13 (
// Equation(s):
// \controllerObstacle4|Add0~13_sumout  = SUM(( \controllerObstacle4|obstacle_y [4] ) + ( GND ) + ( \controllerObstacle4|Add0~30  ))
// \controllerObstacle4|Add0~14  = CARRY(( \controllerObstacle4|obstacle_y [4] ) + ( GND ) + ( \controllerObstacle4|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle4|obstacle_y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle4|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle4|Add0~13_sumout ),
	.cout(\controllerObstacle4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|Add0~13 .extended_lut = "off";
defparam \controllerObstacle4|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controllerObstacle4|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N39
cyclonev_lcell_comb \controllerObstacle4|Add0~17 (
// Equation(s):
// \controllerObstacle4|Add0~17_sumout  = SUM(( \controllerObstacle4|obstacle_y [5] ) + ( GND ) + ( \controllerObstacle4|Add0~14  ))
// \controllerObstacle4|Add0~18  = CARRY(( \controllerObstacle4|obstacle_y [5] ) + ( GND ) + ( \controllerObstacle4|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle4|obstacle_y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle4|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle4|Add0~17_sumout ),
	.cout(\controllerObstacle4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|Add0~17 .extended_lut = "off";
defparam \controllerObstacle4|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controllerObstacle4|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N57
cyclonev_lcell_comb \controllerObstacle4|obstacle_y~4 (
// Equation(s):
// \controllerObstacle4|obstacle_y~4_combout  = ( \controllerObstacle4|Add0~17_sumout  & ( (\controllerObstacle4|LessThan0~0_combout  & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle4|LessThan0~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\controllerObstacle4|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle4|obstacle_y~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|obstacle_y~4 .extended_lut = "off";
defparam \controllerObstacle4|obstacle_y~4 .lut_mask = 64'h000000000F000F00;
defparam \controllerObstacle4|obstacle_y~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N59
dffeas \controllerObstacle4|obstacle_y[5] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle4|obstacle_y~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle4|obstacle_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle4|obstacle_y[5] .is_wysiwyg = "true";
defparam \controllerObstacle4|obstacle_y[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N42
cyclonev_lcell_comb \controllerObstacle4|Add0~21 (
// Equation(s):
// \controllerObstacle4|Add0~21_sumout  = SUM(( \controllerObstacle4|obstacle_y [6] ) + ( GND ) + ( \controllerObstacle4|Add0~18  ))
// \controllerObstacle4|Add0~22  = CARRY(( \controllerObstacle4|obstacle_y [6] ) + ( GND ) + ( \controllerObstacle4|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle4|obstacle_y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle4|Add0~21_sumout ),
	.cout(\controllerObstacle4|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|Add0~21 .extended_lut = "off";
defparam \controllerObstacle4|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controllerObstacle4|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N39
cyclonev_lcell_comb \controllerObstacle4|obstacle_y~5 (
// Equation(s):
// \controllerObstacle4|obstacle_y~5_combout  = ( \controllerObstacle4|Add0~21_sumout  & ( (\controllerObstacle4|LessThan0~0_combout  & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle4|LessThan0~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\controllerObstacle4|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle4|obstacle_y~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|obstacle_y~5 .extended_lut = "off";
defparam \controllerObstacle4|obstacle_y~5 .lut_mask = 64'h000000000F000F00;
defparam \controllerObstacle4|obstacle_y~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N41
dffeas \controllerObstacle4|obstacle_y[6] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle4|obstacle_y~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle4|obstacle_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle4|obstacle_y[6] .is_wysiwyg = "true";
defparam \controllerObstacle4|obstacle_y[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N45
cyclonev_lcell_comb \controllerObstacle4|Add0~5 (
// Equation(s):
// \controllerObstacle4|Add0~5_sumout  = SUM(( \controllerObstacle4|obstacle_y [7] ) + ( GND ) + ( \controllerObstacle4|Add0~22  ))
// \controllerObstacle4|Add0~6  = CARRY(( \controllerObstacle4|obstacle_y [7] ) + ( GND ) + ( \controllerObstacle4|Add0~22  ))

	.dataa(!\controllerObstacle4|obstacle_y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle4|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle4|Add0~5_sumout ),
	.cout(\controllerObstacle4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|Add0~5 .extended_lut = "off";
defparam \controllerObstacle4|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \controllerObstacle4|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N54
cyclonev_lcell_comb \controllerObstacle4|obstacle_y~1 (
// Equation(s):
// \controllerObstacle4|obstacle_y~1_combout  = ( \controllerObstacle4|LessThan0~0_combout  & ( (!\SW[0]~input_o  & \controllerObstacle4|Add0~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\controllerObstacle4|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\controllerObstacle4|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle4|obstacle_y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|obstacle_y~1 .extended_lut = "off";
defparam \controllerObstacle4|obstacle_y~1 .lut_mask = 64'h0000000000F000F0;
defparam \controllerObstacle4|obstacle_y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N56
dffeas \controllerObstacle4|obstacle_y[7] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle4|obstacle_y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle4|obstacle_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle4|obstacle_y[7] .is_wysiwyg = "true";
defparam \controllerObstacle4|obstacle_y[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N48
cyclonev_lcell_comb \controllerObstacle4|Add0~9 (
// Equation(s):
// \controllerObstacle4|Add0~9_sumout  = SUM(( \controllerObstacle4|obstacle_y [8] ) + ( GND ) + ( \controllerObstacle4|Add0~6  ))
// \controllerObstacle4|Add0~10  = CARRY(( \controllerObstacle4|obstacle_y [8] ) + ( GND ) + ( \controllerObstacle4|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle4|obstacle_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle4|Add0~9_sumout ),
	.cout(\controllerObstacle4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|Add0~9 .extended_lut = "off";
defparam \controllerObstacle4|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controllerObstacle4|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N24
cyclonev_lcell_comb \controllerObstacle4|obstacle_y~2 (
// Equation(s):
// \controllerObstacle4|obstacle_y~2_combout  = ( \controllerObstacle4|LessThan0~0_combout  & ( (\controllerObstacle4|Add0~9_sumout ) # (\SW[0]~input_o ) ) ) # ( !\controllerObstacle4|LessThan0~0_combout  & ( \SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\controllerObstacle4|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\controllerObstacle4|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle4|obstacle_y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|obstacle_y~2 .extended_lut = "off";
defparam \controllerObstacle4|obstacle_y~2 .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \controllerObstacle4|obstacle_y~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N26
dffeas \controllerObstacle4|obstacle_y[8] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle4|obstacle_y~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle4|obstacle_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle4|obstacle_y[8] .is_wysiwyg = "true";
defparam \controllerObstacle4|obstacle_y[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N51
cyclonev_lcell_comb \controllerObstacle4|Add0~1 (
// Equation(s):
// \controllerObstacle4|Add0~1_sumout  = SUM(( \controllerObstacle4|obstacle_y [9] ) + ( GND ) + ( \controllerObstacle4|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle4|obstacle_y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle4|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle4|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|Add0~1 .extended_lut = "off";
defparam \controllerObstacle4|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controllerObstacle4|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N9
cyclonev_lcell_comb \controllerObstacle4|obstacle_y~0 (
// Equation(s):
// \controllerObstacle4|obstacle_y~0_combout  = ( \controllerObstacle4|Add0~1_sumout  & ( (\controllerObstacle4|LessThan0~0_combout  & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle4|LessThan0~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\controllerObstacle4|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle4|obstacle_y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|obstacle_y~0 .extended_lut = "off";
defparam \controllerObstacle4|obstacle_y~0 .lut_mask = 64'h000000000F000F00;
defparam \controllerObstacle4|obstacle_y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y21_N11
dffeas \controllerObstacle4|obstacle_y[9] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle4|obstacle_y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle4|obstacle_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle4|obstacle_y[9] .is_wysiwyg = "true";
defparam \controllerObstacle4|obstacle_y[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N57
cyclonev_lcell_comb \controllerObstacle4|LessThan0~0 (
// Equation(s):
// \controllerObstacle4|LessThan0~0_combout  = ( !\controllerObstacle4|obstacle_y [9] & ( \controllerObstacle4|obstacle_y [6] & ( (!\controllerObstacle4|obstacle_y [7]) # (!\controllerObstacle4|obstacle_y [8]) ) ) ) # ( !\controllerObstacle4|obstacle_y [9] & 
// ( !\controllerObstacle4|obstacle_y [6] ) )

	.dataa(!\controllerObstacle4|obstacle_y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controllerObstacle4|obstacle_y [8]),
	.datae(!\controllerObstacle4|obstacle_y [9]),
	.dataf(!\controllerObstacle4|obstacle_y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle4|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|LessThan0~0 .extended_lut = "off";
defparam \controllerObstacle4|LessThan0~0 .lut_mask = 64'hFFFF0000FFAA0000;
defparam \controllerObstacle4|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N30
cyclonev_lcell_comb \controllerObstacle4|obstacle_y~3 (
// Equation(s):
// \controllerObstacle4|obstacle_y~3_combout  = ( \controllerObstacle4|Add0~13_sumout  & ( (\controllerObstacle4|LessThan0~0_combout  & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle4|LessThan0~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\controllerObstacle4|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle4|obstacle_y~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|obstacle_y~3 .extended_lut = "off";
defparam \controllerObstacle4|obstacle_y~3 .lut_mask = 64'h000000000F000F00;
defparam \controllerObstacle4|obstacle_y~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y24_N32
dffeas \controllerObstacle4|obstacle_y[4] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle4|obstacle_y~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle4|obstacle_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle4|obstacle_y[4] .is_wysiwyg = "true";
defparam \controllerObstacle4|obstacle_y[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N27
cyclonev_lcell_comb \LessThan29~0 (
// Equation(s):
// \LessThan29~0_combout  = ( \controllerObstacle4|obstacle_y [8] & ( \controllerObstacle4|obstacle_y [7] & ( (\controllerObstacle4|obstacle_y [6] & ((\controllerObstacle4|obstacle_y [5]) # (\controllerObstacle4|obstacle_y [4]))) ) ) )

	.dataa(!\controllerObstacle4|obstacle_y [4]),
	.datab(gnd),
	.datac(!\controllerObstacle4|obstacle_y [5]),
	.datad(!\controllerObstacle4|obstacle_y [6]),
	.datae(!\controllerObstacle4|obstacle_y [8]),
	.dataf(!\controllerObstacle4|obstacle_y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan29~0 .extended_lut = "off";
defparam \LessThan29~0 .lut_mask = 64'h000000000000005F;
defparam \LessThan29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N6
cyclonev_lcell_comb \LessThan30~0 (
// Equation(s):
// \LessThan30~0_combout  = ( \controllerObstacle4|obstacle_y [5] & ( !\controllerObstacle4|obstacle_y [6] & ( (!\controllerObstacle4|obstacle_y [4] & ((!\controllerObstacle4|obstacle_y [3]) # (!\controllerObstacle4|obstacle_y [2]))) ) ) ) # ( 
// !\controllerObstacle4|obstacle_y [5] & ( !\controllerObstacle4|obstacle_y [6] ) )

	.dataa(!\controllerObstacle4|obstacle_y [3]),
	.datab(!\controllerObstacle4|obstacle_y [2]),
	.datac(!\controllerObstacle4|obstacle_y [4]),
	.datad(gnd),
	.datae(!\controllerObstacle4|obstacle_y [5]),
	.dataf(!\controllerObstacle4|obstacle_y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan30~0 .extended_lut = "off";
defparam \LessThan30~0 .lut_mask = 64'hFFFFE0E000000000;
defparam \LessThan30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y24_N12
cyclonev_lcell_comb \always1~15 (
// Equation(s):
// \always1~15_combout  = ( \controllerObstacle4|obstacle_y [8] & ( !\LessThan30~0_combout  & ( (!\LessThan29~0_combout  & (\controllerObstacle4|obstacle_y [7] & !\controllerObstacle4|obstacle_y [9])) ) ) )

	.dataa(gnd),
	.datab(!\LessThan29~0_combout ),
	.datac(!\controllerObstacle4|obstacle_y [7]),
	.datad(!\controllerObstacle4|obstacle_y [9]),
	.datae(!\controllerObstacle4|obstacle_y [8]),
	.dataf(!\LessThan30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~15 .extended_lut = "off";
defparam \always1~15 .lut_mask = 64'h00000C0000000000;
defparam \always1~15 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \GPIO_0[9]~inputCLKENA0 (
	.inclk(\GPIO_0[9]~input_o ),
	.ena(vcc),
	.outclk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \GPIO_0[9]~inputCLKENA0 .clock_type = "global clock";
defparam \GPIO_0[9]~inputCLKENA0 .disable_mode = "low";
defparam \GPIO_0[9]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \GPIO_0[9]~inputCLKENA0 .ena_register_power_up = "high";
defparam \GPIO_0[9]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N36
cyclonev_lcell_comb \camera|state~10 (
// Equation(s):
// \camera|state~10_combout  = ( \GPIO_0[11]~input_o  & ( !\SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\GPIO_0[11]~input_o ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|state~10 .extended_lut = "off";
defparam \camera|state~10 .lut_mask = 64'h0000FFFF00000000;
defparam \camera|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N38
dffeas \camera|state.WAIT_VSYNC_DOWN (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|state.WAIT_VSYNC_DOWN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera|state.WAIT_VSYNC_DOWN .is_wysiwyg = "true";
defparam \camera|state.WAIT_VSYNC_DOWN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N57
cyclonev_lcell_comb \camera|state~9 (
// Equation(s):
// \camera|state~9_combout  = ( \camera|state.000~q  & ( \camera|state.WAIT_VSYNC_DOWN~q  & ( !\SW[0]~input_o  ) ) ) # ( !\camera|state.000~q  & ( \camera|state.WAIT_VSYNC_DOWN~q  & ( (!\GPIO_0[11]~input_o  & !\SW[0]~input_o ) ) ) ) # ( \camera|state.000~q  
// & ( !\camera|state.WAIT_VSYNC_DOWN~q  & ( !\SW[0]~input_o  ) ) ) # ( !\camera|state.000~q  & ( !\camera|state.WAIT_VSYNC_DOWN~q  & ( (\GPIO_0[11]~input_o  & !\SW[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\GPIO_0[11]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\camera|state.000~q ),
	.dataf(!\camera|state.WAIT_VSYNC_DOWN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|state~9 .extended_lut = "off";
defparam \camera|state~9 .lut_mask = 64'h3030F0F0C0C0F0F0;
defparam \camera|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N59
dffeas \camera|state.000 (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera|state.000 .is_wysiwyg = "true";
defparam \camera|state.000 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N24
cyclonev_lcell_comb \camera|state.COUNT~0 (
// Equation(s):
// \camera|state.COUNT~0_combout  = ( \camera|state.COUNT~q  & ( \camera|state.WAIT_VSYNC_DOWN~q  & ( !\SW[0]~input_o  ) ) ) # ( !\camera|state.COUNT~q  & ( \camera|state.WAIT_VSYNC_DOWN~q  & ( (!\SW[0]~input_o  & !\GPIO_0[11]~input_o ) ) ) ) # ( 
// \camera|state.COUNT~q  & ( !\camera|state.WAIT_VSYNC_DOWN~q  & ( (!\SW[0]~input_o  & !\GPIO_0[11]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\GPIO_0[11]~input_o ),
	.datae(!\camera|state.COUNT~q ),
	.dataf(!\camera|state.WAIT_VSYNC_DOWN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|state.COUNT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|state.COUNT~0 .extended_lut = "off";
defparam \camera|state.COUNT~0 .lut_mask = 64'h0000CC00CC00CCCC;
defparam \camera|state.COUNT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N26
dffeas \camera|state.COUNT (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|state.COUNT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|state.COUNT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera|state.COUNT .is_wysiwyg = "true";
defparam \camera|state.COUNT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N48
cyclonev_lcell_comb \camera|bit~0 (
// Equation(s):
// \camera|bit~0_combout  = ( \camera|state.COUNT~q  & ( (!\SW[0]~input_o  & !\camera|bit [0]) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\camera|bit [0]),
	.datae(gnd),
	.dataf(!\camera|state.COUNT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|bit~0 .extended_lut = "off";
defparam \camera|bit~0 .lut_mask = 64'h00000000CC00CC00;
defparam \camera|bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N45
cyclonev_lcell_comb \camera|bit[1]~1 (
// Equation(s):
// \camera|bit[1]~1_combout  = ( \GPIO_0[10]~input_o  & ( (((\camera|state.WAIT_VSYNC_DOWN~q  & !\GPIO_0[11]~input_o )) # (\SW[0]~input_o )) # (\camera|state.COUNT~q ) ) ) # ( !\GPIO_0[10]~input_o  & ( ((\camera|state.WAIT_VSYNC_DOWN~q  & 
// !\GPIO_0[11]~input_o )) # (\SW[0]~input_o ) ) )

	.dataa(!\camera|state.COUNT~q ),
	.datab(!\SW[0]~input_o ),
	.datac(!\camera|state.WAIT_VSYNC_DOWN~q ),
	.datad(!\GPIO_0[11]~input_o ),
	.datae(gnd),
	.dataf(!\GPIO_0[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|bit[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|bit[1]~1 .extended_lut = "off";
defparam \camera|bit[1]~1 .lut_mask = 64'h3F333F337F777F77;
defparam \camera|bit[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N50
dffeas \camera|bit[0] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|bit[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|bit[0] .is_wysiwyg = "true";
defparam \camera|bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N42
cyclonev_lcell_comb \camera|bit~2 (
// Equation(s):
// \camera|bit~2_combout  = ( \camera|state.COUNT~q  & ( (!\SW[0]~input_o  & (!\camera|bit [0] $ (!\camera|bit [1]))) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\camera|bit [0]),
	.datad(!\camera|bit [1]),
	.datae(gnd),
	.dataf(!\camera|state.COUNT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|bit~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|bit~2 .extended_lut = "off";
defparam \camera|bit~2 .lut_mask = 64'h000000000CC00CC0;
defparam \camera|bit~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y26_N44
dffeas \camera|bit[1] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|bit~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|bit[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|bit[1] .is_wysiwyg = "true";
defparam \camera|bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N51
cyclonev_lcell_comb \camera|Equal3~0 (
// Equation(s):
// \camera|Equal3~0_combout  = ( !\camera|bit [0] & ( \camera|bit [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Equal3~0 .extended_lut = "off";
defparam \camera|Equal3~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \camera|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N15
cyclonev_lcell_comb \camera|x~11 (
// Equation(s):
// \camera|x~11_combout  = ( \camera|Add4~5_sumout  & ( (\camera|Add3~5_sumout ) # (\camera|Equal3~0_combout ) ) ) # ( !\camera|Add4~5_sumout  & ( (!\camera|Equal3~0_combout  & \camera|Add3~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\camera|Equal3~0_combout ),
	.datac(!\camera|Add3~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~11 .extended_lut = "off";
defparam \camera|x~11 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \camera|x~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N12
cyclonev_lcell_comb \camera|Selector4~0 (
// Equation(s):
// \camera|Selector4~0_combout  = ( \camera|x~11_combout  & ( (!\camera|state.COUNT~q  & (!\camera|state.000~q  & ((\camera|x [8])))) # (\camera|state.COUNT~q  & (((\camera|x [8]) # (\GPIO_0[10]~input_o )))) ) ) # ( !\camera|x~11_combout  & ( (\camera|x [8] 
// & ((!\camera|state.000~q ) # ((!\GPIO_0[10]~input_o  & \camera|state.COUNT~q )))) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\camera|state.COUNT~q ),
	.datad(!\camera|x [8]),
	.datae(gnd),
	.dataf(!\camera|x~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector4~0 .extended_lut = "off";
defparam \camera|Selector4~0 .lut_mask = 64'h00AE00AE03AF03AF;
defparam \camera|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N14
dffeas \camera|x[8] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[8] .is_wysiwyg = "true";
defparam \camera|x[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y22_N36
cyclonev_lcell_comb \camera|Selector5~0 (
// Equation(s):
// \camera|Selector5~0_combout  = ( \camera|x [7] & ( !\camera|state.000~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\camera|x [7]),
	.dataf(!\camera|state.000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector5~0 .extended_lut = "off";
defparam \camera|Selector5~0 .lut_mask = 64'h0000FFFF00000000;
defparam \camera|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N24
cyclonev_lcell_comb \camera|Selector9~0 (
// Equation(s):
// \camera|Selector9~0_combout  = ( \camera|x~10_combout  & ( ((!\camera|state.000~q  & \camera|x [3])) # (\camera|state.COUNT~q ) ) ) # ( !\camera|x~10_combout  & ( (!\camera|state.000~q  & \camera|x [3]) ) )

	.dataa(gnd),
	.datab(!\camera|state.000~q ),
	.datac(!\camera|state.COUNT~q ),
	.datad(!\camera|x [3]),
	.datae(gnd),
	.dataf(!\camera|x~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector9~0 .extended_lut = "off";
defparam \camera|Selector9~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \camera|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N26
dffeas \camera|x[3] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[3] .is_wysiwyg = "true";
defparam \camera|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N30
cyclonev_lcell_comb \camera|Add3~37 (
// Equation(s):
// \camera|Add3~37_sumout  = SUM(( (!\camera|bit [0] & !\camera|bit [1]) ) + ( \camera|x [0] ) + ( !VCC ))
// \camera|Add3~38  = CARRY(( (!\camera|bit [0] & !\camera|bit [1]) ) + ( \camera|x [0] ) + ( !VCC ))

	.dataa(!\camera|x [0]),
	.datab(gnd),
	.datac(!\camera|bit [0]),
	.datad(!\camera|bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add3~37_sumout ),
	.cout(\camera|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add3~37 .extended_lut = "off";
defparam \camera|Add3~37 .lut_mask = 64'h0000AAAA0000F000;
defparam \camera|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N0
cyclonev_lcell_comb \camera|Add4~37 (
// Equation(s):
// \camera|Add4~37_sumout  = SUM(( \camera|Add3~37_sumout  ) + ( VCC ) + ( !VCC ))
// \camera|Add4~38  = CARRY(( \camera|Add3~37_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\camera|Add3~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add4~37_sumout ),
	.cout(\camera|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add4~37 .extended_lut = "off";
defparam \camera|Add4~37 .lut_mask = 64'h0000000000003333;
defparam \camera|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N36
cyclonev_lcell_comb \camera|x~7 (
// Equation(s):
// \camera|x~7_combout  = ( \camera|x [0] & ( (!\GPIO_0[10]~input_o ) # ((!\camera|Equal3~0_combout  & (\camera|Add3~37_sumout )) # (\camera|Equal3~0_combout  & ((\camera|Add4~37_sumout )))) ) ) # ( !\camera|x [0] & ( (\GPIO_0[10]~input_o  & 
// ((!\camera|Equal3~0_combout  & (\camera|Add3~37_sumout )) # (\camera|Equal3~0_combout  & ((\camera|Add4~37_sumout ))))) ) )

	.dataa(!\GPIO_0[10]~input_o ),
	.datab(!\camera|Equal3~0_combout ),
	.datac(!\camera|Add3~37_sumout ),
	.datad(!\camera|Add4~37_sumout ),
	.datae(gnd),
	.dataf(!\camera|x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~7 .extended_lut = "off";
defparam \camera|x~7 .lut_mask = 64'h04150415AEBFAEBF;
defparam \camera|x~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N3
cyclonev_lcell_comb \camera|Selector12~0 (
// Equation(s):
// \camera|Selector12~0_combout  = ( \camera|x~7_combout  & ( ((!\camera|state.000~q  & \camera|x [0])) # (\camera|state.COUNT~q ) ) ) # ( !\camera|x~7_combout  & ( (!\camera|state.000~q  & \camera|x [0]) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|state.COUNT~q ),
	.datac(gnd),
	.datad(!\camera|x [0]),
	.datae(gnd),
	.dataf(!\camera|x~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector12~0 .extended_lut = "off";
defparam \camera|Selector12~0 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \camera|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N5
dffeas \camera|x[0] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[0] .is_wysiwyg = "true";
defparam \camera|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N33
cyclonev_lcell_comb \camera|Add3~33 (
// Equation(s):
// \camera|Add3~33_sumout  = SUM(( \camera|x [1] ) + ( GND ) + ( \camera|Add3~38  ))
// \camera|Add3~34  = CARRY(( \camera|x [1] ) + ( GND ) + ( \camera|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add3~33_sumout ),
	.cout(\camera|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add3~33 .extended_lut = "off";
defparam \camera|Add3~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \camera|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N3
cyclonev_lcell_comb \camera|Add4~33 (
// Equation(s):
// \camera|Add4~33_sumout  = SUM(( \camera|Add3~33_sumout  ) + ( GND ) + ( \camera|Add4~38  ))
// \camera|Add4~34  = CARRY(( \camera|Add3~33_sumout  ) + ( GND ) + ( \camera|Add4~38  ))

	.dataa(!\camera|Add3~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add4~33_sumout ),
	.cout(\camera|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add4~33 .extended_lut = "off";
defparam \camera|Add4~33 .lut_mask = 64'h0000FFFF00005555;
defparam \camera|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N39
cyclonev_lcell_comb \camera|x~9 (
// Equation(s):
// \camera|x~9_combout  = ( \camera|Add3~33_sumout  & ( (!\GPIO_0[10]~input_o  & (((\camera|x [1])))) # (\GPIO_0[10]~input_o  & ((!\camera|Equal3~0_combout ) # ((\camera|Add4~33_sumout )))) ) ) # ( !\camera|Add3~33_sumout  & ( (!\GPIO_0[10]~input_o  & 
// (((\camera|x [1])))) # (\GPIO_0[10]~input_o  & (\camera|Equal3~0_combout  & (\camera|Add4~33_sumout ))) ) )

	.dataa(!\GPIO_0[10]~input_o ),
	.datab(!\camera|Equal3~0_combout ),
	.datac(!\camera|Add4~33_sumout ),
	.datad(!\camera|x [1]),
	.datae(gnd),
	.dataf(!\camera|Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~9 .extended_lut = "off";
defparam \camera|x~9 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \camera|x~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N0
cyclonev_lcell_comb \camera|Selector11~0 (
// Equation(s):
// \camera|Selector11~0_combout  = ( \camera|x~9_combout  & ( ((!\camera|state.000~q  & \camera|x [1])) # (\camera|state.COUNT~q ) ) ) # ( !\camera|x~9_combout  & ( (!\camera|state.000~q  & \camera|x [1]) ) )

	.dataa(gnd),
	.datab(!\camera|state.000~q ),
	.datac(!\camera|state.COUNT~q ),
	.datad(!\camera|x [1]),
	.datae(gnd),
	.dataf(!\camera|x~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector11~0 .extended_lut = "off";
defparam \camera|Selector11~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \camera|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N2
dffeas \camera|x[1] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[1] .is_wysiwyg = "true";
defparam \camera|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N36
cyclonev_lcell_comb \camera|Add3~29 (
// Equation(s):
// \camera|Add3~29_sumout  = SUM(( \camera|x [2] ) + ( GND ) + ( \camera|Add3~34  ))
// \camera|Add3~30  = CARRY(( \camera|x [2] ) + ( GND ) + ( \camera|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add3~29_sumout ),
	.cout(\camera|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add3~29 .extended_lut = "off";
defparam \camera|Add3~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \camera|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N6
cyclonev_lcell_comb \camera|Add4~29 (
// Equation(s):
// \camera|Add4~29_sumout  = SUM(( \camera|Add3~29_sumout  ) + ( GND ) + ( \camera|Add4~34  ))
// \camera|Add4~30  = CARRY(( \camera|Add3~29_sumout  ) + ( GND ) + ( \camera|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|Add3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add4~29_sumout ),
	.cout(\camera|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add4~29 .extended_lut = "off";
defparam \camera|Add4~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \camera|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N9
cyclonev_lcell_comb \camera|x~8 (
// Equation(s):
// \camera|x~8_combout  = ( \camera|Add4~29_sumout  & ( \camera|x [2] & ( (!\GPIO_0[10]~input_o ) # ((\camera|Add3~29_sumout ) # (\camera|Equal3~0_combout )) ) ) ) # ( !\camera|Add4~29_sumout  & ( \camera|x [2] & ( (!\GPIO_0[10]~input_o ) # 
// ((!\camera|Equal3~0_combout  & \camera|Add3~29_sumout )) ) ) ) # ( \camera|Add4~29_sumout  & ( !\camera|x [2] & ( (\GPIO_0[10]~input_o  & ((\camera|Add3~29_sumout ) # (\camera|Equal3~0_combout ))) ) ) ) # ( !\camera|Add4~29_sumout  & ( !\camera|x [2] & ( 
// (\GPIO_0[10]~input_o  & (!\camera|Equal3~0_combout  & \camera|Add3~29_sumout )) ) ) )

	.dataa(!\GPIO_0[10]~input_o ),
	.datab(!\camera|Equal3~0_combout ),
	.datac(!\camera|Add3~29_sumout ),
	.datad(gnd),
	.datae(!\camera|Add4~29_sumout ),
	.dataf(!\camera|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~8 .extended_lut = "off";
defparam \camera|x~8 .lut_mask = 64'h04041515AEAEBFBF;
defparam \camera|x~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N42
cyclonev_lcell_comb \camera|Selector10~0 (
// Equation(s):
// \camera|Selector10~0_combout  = ( \camera|x~8_combout  & ( ((!\camera|state.000~q  & \camera|x [2])) # (\camera|state.COUNT~q ) ) ) # ( !\camera|x~8_combout  & ( (!\camera|state.000~q  & \camera|x [2]) ) )

	.dataa(!\camera|state.COUNT~q ),
	.datab(!\camera|state.000~q ),
	.datac(gnd),
	.datad(!\camera|x [2]),
	.datae(gnd),
	.dataf(!\camera|x~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector10~0 .extended_lut = "off";
defparam \camera|Selector10~0 .lut_mask = 64'h00CC00CC55DD55DD;
defparam \camera|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y22_N44
dffeas \camera|x[2] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[2] .is_wysiwyg = "true";
defparam \camera|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N39
cyclonev_lcell_comb \camera|Add3~25 (
// Equation(s):
// \camera|Add3~25_sumout  = SUM(( \camera|x [3] ) + ( GND ) + ( \camera|Add3~30  ))
// \camera|Add3~26  = CARRY(( \camera|x [3] ) + ( GND ) + ( \camera|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add3~25_sumout ),
	.cout(\camera|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add3~25 .extended_lut = "off";
defparam \camera|Add3~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \camera|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N9
cyclonev_lcell_comb \camera|Add4~25 (
// Equation(s):
// \camera|Add4~25_sumout  = SUM(( \camera|Add3~25_sumout  ) + ( GND ) + ( \camera|Add4~30  ))
// \camera|Add4~26  = CARRY(( \camera|Add3~25_sumout  ) + ( GND ) + ( \camera|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|Add3~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add4~25_sumout ),
	.cout(\camera|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add4~25 .extended_lut = "off";
defparam \camera|Add4~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N57
cyclonev_lcell_comb \camera|x~10 (
// Equation(s):
// \camera|x~10_combout  = ( \camera|x [3] & ( (!\GPIO_0[10]~input_o ) # ((!\camera|Equal3~0_combout  & (\camera|Add3~25_sumout )) # (\camera|Equal3~0_combout  & ((\camera|Add4~25_sumout )))) ) ) # ( !\camera|x [3] & ( (\GPIO_0[10]~input_o  & 
// ((!\camera|Equal3~0_combout  & (\camera|Add3~25_sumout )) # (\camera|Equal3~0_combout  & ((\camera|Add4~25_sumout ))))) ) )

	.dataa(!\GPIO_0[10]~input_o ),
	.datab(!\camera|Equal3~0_combout ),
	.datac(!\camera|Add3~25_sumout ),
	.datad(!\camera|Add4~25_sumout ),
	.datae(gnd),
	.dataf(!\camera|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~10 .extended_lut = "off";
defparam \camera|x~10 .lut_mask = 64'h04150415AEBFAEBF;
defparam \camera|x~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N18
cyclonev_lcell_comb \camera|Equal6~1 (
// Equation(s):
// \camera|Equal6~1_combout  = ( !\camera|x~10_combout  & ( \camera|Add4~5_sumout  & ( (!\GPIO_0[10]~input_o  & (((!\camera|x [8])))) # (\GPIO_0[10]~input_o  & (!\camera|Equal3~0_combout  & ((!\camera|Add3~5_sumout )))) ) ) ) # ( !\camera|x~10_combout  & ( 
// !\camera|Add4~5_sumout  & ( (!\GPIO_0[10]~input_o  & (((!\camera|x [8])))) # (\GPIO_0[10]~input_o  & (((!\camera|Add3~5_sumout )) # (\camera|Equal3~0_combout ))) ) ) )

	.dataa(!\GPIO_0[10]~input_o ),
	.datab(!\camera|Equal3~0_combout ),
	.datac(!\camera|x [8]),
	.datad(!\camera|Add3~5_sumout ),
	.datae(!\camera|x~10_combout ),
	.dataf(!\camera|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Equal6~1 .extended_lut = "off";
defparam \camera|Equal6~1 .lut_mask = 64'hF5B10000E4A00000;
defparam \camera|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N45
cyclonev_lcell_comb \camera|Selector8~0 (
// Equation(s):
// \camera|Selector8~0_combout  = ( \camera|x [4] & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & \camera|x~3_combout )) ) ) # ( !\camera|x [4] & ( (\camera|state.COUNT~q  & \camera|x~3_combout ) ) )

	.dataa(!\camera|state.COUNT~q ),
	.datab(!\camera|state.000~q ),
	.datac(gnd),
	.datad(!\camera|x~3_combout ),
	.datae(gnd),
	.dataf(!\camera|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector8~0 .extended_lut = "off";
defparam \camera|Selector8~0 .lut_mask = 64'h00550055CCDDCCDD;
defparam \camera|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N23
dffeas \camera|x[4] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\camera|Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[4] .is_wysiwyg = "true";
defparam \camera|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N42
cyclonev_lcell_comb \camera|Add3~21 (
// Equation(s):
// \camera|Add3~21_sumout  = SUM(( \camera|x [4] ) + ( GND ) + ( \camera|Add3~26  ))
// \camera|Add3~22  = CARRY(( \camera|x [4] ) + ( GND ) + ( \camera|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add3~21_sumout ),
	.cout(\camera|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add3~21 .extended_lut = "off";
defparam \camera|Add3~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N12
cyclonev_lcell_comb \camera|Add4~21 (
// Equation(s):
// \camera|Add4~21_sumout  = SUM(( \camera|Add3~21_sumout  ) + ( GND ) + ( \camera|Add4~26  ))
// \camera|Add4~22  = CARRY(( \camera|Add3~21_sumout  ) + ( GND ) + ( \camera|Add4~26  ))

	.dataa(gnd),
	.datab(!\camera|Add3~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add4~21_sumout ),
	.cout(\camera|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add4~21 .extended_lut = "off";
defparam \camera|Add4~21 .lut_mask = 64'h0000FFFF00003333;
defparam \camera|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N54
cyclonev_lcell_comb \camera|x~3 (
// Equation(s):
// \camera|x~3_combout  = ( \camera|x [4] & ( (!\GPIO_0[10]~input_o ) # ((!\camera|Equal3~0_combout  & ((\camera|Add3~21_sumout ))) # (\camera|Equal3~0_combout  & (\camera|Add4~21_sumout ))) ) ) # ( !\camera|x [4] & ( (\GPIO_0[10]~input_o  & 
// ((!\camera|Equal3~0_combout  & ((\camera|Add3~21_sumout ))) # (\camera|Equal3~0_combout  & (\camera|Add4~21_sumout )))) ) )

	.dataa(!\GPIO_0[10]~input_o ),
	.datab(!\camera|Equal3~0_combout ),
	.datac(!\camera|Add4~21_sumout ),
	.datad(!\camera|Add3~21_sumout ),
	.datae(gnd),
	.dataf(!\camera|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~3 .extended_lut = "off";
defparam \camera|x~3 .lut_mask = 64'h01450145ABEFABEF;
defparam \camera|x~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N3
cyclonev_lcell_comb \camera|Selector3~0 (
// Equation(s):
// \camera|Selector3~0_combout  = ( \camera|x [9] & ( !\camera|state.000~q  ) )

	.dataa(gnd),
	.datab(!\camera|state.000~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector3~0 .extended_lut = "off";
defparam \camera|Selector3~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \camera|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N45
cyclonev_lcell_comb \camera|Add3~17 (
// Equation(s):
// \camera|Add3~17_sumout  = SUM(( \camera|x [5] ) + ( GND ) + ( \camera|Add3~22  ))
// \camera|Add3~18  = CARRY(( \camera|x [5] ) + ( GND ) + ( \camera|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add3~17_sumout ),
	.cout(\camera|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add3~17 .extended_lut = "off";
defparam \camera|Add3~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N15
cyclonev_lcell_comb \camera|Add4~13 (
// Equation(s):
// \camera|Add4~13_sumout  = SUM(( \camera|Add3~17_sumout  ) + ( GND ) + ( \camera|Add4~22  ))
// \camera|Add4~14  = CARRY(( \camera|Add3~17_sumout  ) + ( GND ) + ( \camera|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|Add3~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add4~13_sumout ),
	.cout(\camera|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add4~13 .extended_lut = "off";
defparam \camera|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \camera|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N48
cyclonev_lcell_comb \camera|x~1 (
// Equation(s):
// \camera|x~1_combout  = ( \camera|Add4~13_sumout  & ( (\camera|Add3~17_sumout ) # (\camera|Equal3~0_combout ) ) ) # ( !\camera|Add4~13_sumout  & ( (!\camera|Equal3~0_combout  & \camera|Add3~17_sumout ) ) )

	.dataa(!\camera|Equal3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|Add3~17_sumout ),
	.datae(gnd),
	.dataf(!\camera|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~1 .extended_lut = "off";
defparam \camera|x~1 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \camera|x~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N27
cyclonev_lcell_comb \camera|Selector7~0 (
// Equation(s):
// \camera|Selector7~0_combout  = ( \camera|x~1_combout  & ( (!\camera|state.COUNT~q  & (!\camera|state.000~q  & ((\camera|x [5])))) # (\camera|state.COUNT~q  & (((\camera|x [5]) # (\GPIO_0[10]~input_o )))) ) ) # ( !\camera|x~1_combout  & ( (\camera|x [5] & 
// ((!\camera|state.000~q ) # ((\camera|state.COUNT~q  & !\GPIO_0[10]~input_o )))) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(!\camera|x [5]),
	.datae(gnd),
	.dataf(!\camera|x~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector7~0 .extended_lut = "off";
defparam \camera|Selector7~0 .lut_mask = 64'h00BA00BA03BB03BB;
defparam \camera|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N29
dffeas \camera|x[5] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[5] .is_wysiwyg = "true";
defparam \camera|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N42
cyclonev_lcell_comb \camera|x~5 (
// Equation(s):
// \camera|x~5_combout  = ( \camera|Add4~13_sumout  & ( (!\GPIO_0[10]~input_o  & (((\camera|x [5])))) # (\GPIO_0[10]~input_o  & (((\camera|Add3~17_sumout )) # (\camera|Equal3~0_combout ))) ) ) # ( !\camera|Add4~13_sumout  & ( (!\GPIO_0[10]~input_o  & 
// (((\camera|x [5])))) # (\GPIO_0[10]~input_o  & (!\camera|Equal3~0_combout  & ((\camera|Add3~17_sumout )))) ) )

	.dataa(!\camera|Equal3~0_combout ),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\camera|x [5]),
	.datad(!\camera|Add3~17_sumout ),
	.datae(gnd),
	.dataf(!\camera|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~5 .extended_lut = "off";
defparam \camera|x~5 .lut_mask = 64'h0C2E0C2E1D3F1D3F;
defparam \camera|x~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N18
cyclonev_lcell_comb \camera|Add4~17 (
// Equation(s):
// \camera|Add4~17_sumout  = SUM(( \camera|Add3~13_sumout  ) + ( GND ) + ( \camera|Add4~14  ))
// \camera|Add4~18  = CARRY(( \camera|Add3~13_sumout  ) + ( GND ) + ( \camera|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|Add3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add4~17_sumout ),
	.cout(\camera|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add4~17 .extended_lut = "off";
defparam \camera|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N27
cyclonev_lcell_comb \camera|x~0 (
// Equation(s):
// \camera|x~0_combout  = ( \camera|Add4~17_sumout  & ( (\camera|Add3~13_sumout ) # (\camera|Equal3~0_combout ) ) ) # ( !\camera|Add4~17_sumout  & ( (!\camera|Equal3~0_combout  & \camera|Add3~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|Equal3~0_combout ),
	.datad(!\camera|Add3~13_sumout ),
	.datae(gnd),
	.dataf(!\camera|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~0 .extended_lut = "off";
defparam \camera|x~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \camera|x~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N0
cyclonev_lcell_comb \camera|Selector6~0 (
// Equation(s):
// \camera|Selector6~0_combout  = ( \camera|x~0_combout  & ( (!\camera|state.COUNT~q  & (!\camera|state.000~q  & ((\camera|x [6])))) # (\camera|state.COUNT~q  & (((\camera|x [6]) # (\GPIO_0[10]~input_o )))) ) ) # ( !\camera|x~0_combout  & ( (\camera|x [6] & 
// ((!\camera|state.000~q ) # ((\camera|state.COUNT~q  & !\GPIO_0[10]~input_o )))) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(!\camera|x [6]),
	.datae(gnd),
	.dataf(!\camera|x~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector6~0 .extended_lut = "off";
defparam \camera|Selector6~0 .lut_mask = 64'h00BA00BA03BB03BB;
defparam \camera|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N2
dffeas \camera|x[6] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[6] .is_wysiwyg = "true";
defparam \camera|x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N48
cyclonev_lcell_comb \camera|Add3~13 (
// Equation(s):
// \camera|Add3~13_sumout  = SUM(( \camera|x [6] ) + ( GND ) + ( \camera|Add3~18  ))
// \camera|Add3~14  = CARRY(( \camera|x [6] ) + ( GND ) + ( \camera|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add3~13_sumout ),
	.cout(\camera|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add3~13 .extended_lut = "off";
defparam \camera|Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N51
cyclonev_lcell_comb \camera|x~6 (
// Equation(s):
// \camera|x~6_combout  = ( \camera|Add4~17_sumout  & ( (!\GPIO_0[10]~input_o  & (((\camera|x [6])))) # (\GPIO_0[10]~input_o  & (((\camera|Add3~13_sumout )) # (\camera|Equal3~0_combout ))) ) ) # ( !\camera|Add4~17_sumout  & ( (!\GPIO_0[10]~input_o  & 
// (((\camera|x [6])))) # (\GPIO_0[10]~input_o  & (!\camera|Equal3~0_combout  & (\camera|Add3~13_sumout ))) ) )

	.dataa(!\camera|Equal3~0_combout ),
	.datab(!\camera|Add3~13_sumout ),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(!\camera|x [6]),
	.datae(gnd),
	.dataf(!\camera|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~6 .extended_lut = "off";
defparam \camera|x~6 .lut_mask = 64'h02F202F207F707F7;
defparam \camera|x~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N51
cyclonev_lcell_comb \camera|Add3~9 (
// Equation(s):
// \camera|Add3~9_sumout  = SUM(( \camera|x [7] ) + ( GND ) + ( \camera|Add3~14  ))
// \camera|Add3~10  = CARRY(( \camera|x [7] ) + ( GND ) + ( \camera|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add3~9_sumout ),
	.cout(\camera|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add3~9 .extended_lut = "off";
defparam \camera|Add3~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N21
cyclonev_lcell_comb \camera|Add4~9 (
// Equation(s):
// \camera|Add4~9_sumout  = SUM(( \camera|Add3~9_sumout  ) + ( GND ) + ( \camera|Add4~18  ))
// \camera|Add4~10  = CARRY(( \camera|Add3~9_sumout  ) + ( GND ) + ( \camera|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|Add3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add4~9_sumout ),
	.cout(\camera|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add4~9 .extended_lut = "off";
defparam \camera|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \camera|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N45
cyclonev_lcell_comb \camera|x~4 (
// Equation(s):
// \camera|x~4_combout  = ( \camera|Add3~9_sumout  & ( (!\GPIO_0[10]~input_o  & (((\camera|x [7])))) # (\GPIO_0[10]~input_o  & ((!\camera|Equal3~0_combout ) # ((\camera|Add4~9_sumout )))) ) ) # ( !\camera|Add3~9_sumout  & ( (!\GPIO_0[10]~input_o  & 
// (((\camera|x [7])))) # (\GPIO_0[10]~input_o  & (\camera|Equal3~0_combout  & ((\camera|Add4~9_sumout )))) ) )

	.dataa(!\camera|Equal3~0_combout ),
	.datab(!\GPIO_0[10]~input_o ),
	.datac(!\camera|x [7]),
	.datad(!\camera|Add4~9_sumout ),
	.datae(gnd),
	.dataf(!\camera|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~4 .extended_lut = "off";
defparam \camera|x~4 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \camera|x~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N36
cyclonev_lcell_comb \camera|Equal6~0 (
// Equation(s):
// \camera|Equal6~0_combout  = ( !\camera|x~9_combout  & ( \camera|x~4_combout  & ( (!\camera|x~5_combout  & (!\camera|x~8_combout  & (!\camera|x~7_combout  & !\camera|x~6_combout ))) ) ) )

	.dataa(!\camera|x~5_combout ),
	.datab(!\camera|x~8_combout ),
	.datac(!\camera|x~7_combout ),
	.datad(!\camera|x~6_combout ),
	.datae(!\camera|x~9_combout ),
	.dataf(!\camera|x~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Equal6~0 .extended_lut = "off";
defparam \camera|Equal6~0 .lut_mask = 64'h0000000080000000;
defparam \camera|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N24
cyclonev_lcell_comb \camera|Add4~5 (
// Equation(s):
// \camera|Add4~5_sumout  = SUM(( \camera|Add3~5_sumout  ) + ( GND ) + ( \camera|Add4~10  ))
// \camera|Add4~6  = CARRY(( \camera|Add3~5_sumout  ) + ( GND ) + ( \camera|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|Add3~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add4~5_sumout ),
	.cout(\camera|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add4~5 .extended_lut = "off";
defparam \camera|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N27
cyclonev_lcell_comb \camera|Add4~1 (
// Equation(s):
// \camera|Add4~1_sumout  = SUM(( \camera|Add3~1_sumout  ) + ( GND ) + ( \camera|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|Add3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Add4~1 .extended_lut = "off";
defparam \camera|Add4~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N12
cyclonev_lcell_comb \camera|x~2 (
// Equation(s):
// \camera|x~2_combout  = ( \camera|x [9] & ( (!\GPIO_0[10]~input_o ) # ((!\camera|Equal3~0_combout  & (\camera|Add3~1_sumout )) # (\camera|Equal3~0_combout  & ((\camera|Add4~1_sumout )))) ) ) # ( !\camera|x [9] & ( (\GPIO_0[10]~input_o  & 
// ((!\camera|Equal3~0_combout  & (\camera|Add3~1_sumout )) # (\camera|Equal3~0_combout  & ((\camera|Add4~1_sumout ))))) ) )

	.dataa(!\GPIO_0[10]~input_o ),
	.datab(!\camera|Equal3~0_combout ),
	.datac(!\camera|Add3~1_sumout ),
	.datad(!\camera|Add4~1_sumout ),
	.datae(gnd),
	.dataf(!\camera|x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|x~2 .extended_lut = "off";
defparam \camera|x~2 .lut_mask = 64'h04150415AEBFAEBF;
defparam \camera|x~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N18
cyclonev_lcell_comb \camera|Selector3~1 (
// Equation(s):
// \camera|Selector3~1_combout  = ( \camera|x~2_combout  & ( \camera|x~3_combout  & ( (\camera|Selector3~0_combout ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|x~2_combout  & ( \camera|x~3_combout  & ( \camera|Selector3~0_combout  ) ) ) # ( 
// \camera|x~2_combout  & ( !\camera|x~3_combout  & ( ((\camera|state.COUNT~q  & ((!\camera|Equal6~1_combout ) # (!\camera|Equal6~0_combout )))) # (\camera|Selector3~0_combout ) ) ) ) # ( !\camera|x~2_combout  & ( !\camera|x~3_combout  & ( 
// \camera|Selector3~0_combout  ) ) )

	.dataa(!\camera|Equal6~1_combout ),
	.datab(!\camera|state.COUNT~q ),
	.datac(!\camera|Selector3~0_combout ),
	.datad(!\camera|Equal6~0_combout ),
	.datae(!\camera|x~2_combout ),
	.dataf(!\camera|x~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector3~1 .extended_lut = "off";
defparam \camera|Selector3~1 .lut_mask = 64'h0F0F3F2F0F0F3F3F;
defparam \camera|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N20
dffeas \camera|x[9] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[9] .is_wysiwyg = "true";
defparam \camera|x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N54
cyclonev_lcell_comb \camera|Add3~5 (
// Equation(s):
// \camera|Add3~5_sumout  = SUM(( \camera|x [8] ) + ( GND ) + ( \camera|Add3~10  ))
// \camera|Add3~6  = CARRY(( \camera|x [8] ) + ( GND ) + ( \camera|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add3~5_sumout ),
	.cout(\camera|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add3~5 .extended_lut = "off";
defparam \camera|Add3~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y22_N57
cyclonev_lcell_comb \camera|Add3~1 (
// Equation(s):
// \camera|Add3~1_sumout  = SUM(( \camera|x [9] ) + ( GND ) + ( \camera|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Add3~1 .extended_lut = "off";
defparam \camera|Add3~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N30
cyclonev_lcell_comb \camera|Equal6~2 (
// Equation(s):
// \camera|Equal6~2_combout  = ( \camera|Add4~1_sumout  & ( \camera|Equal3~0_combout  & ( (!\camera|x~3_combout  & ((\camera|x [9]) # (\GPIO_0[10]~input_o ))) ) ) ) # ( !\camera|Add4~1_sumout  & ( \camera|Equal3~0_combout  & ( (!\camera|x~3_combout  & 
// (!\GPIO_0[10]~input_o  & \camera|x [9])) ) ) ) # ( \camera|Add4~1_sumout  & ( !\camera|Equal3~0_combout  & ( (!\camera|x~3_combout  & ((!\GPIO_0[10]~input_o  & ((\camera|x [9]))) # (\GPIO_0[10]~input_o  & (\camera|Add3~1_sumout )))) ) ) ) # ( 
// !\camera|Add4~1_sumout  & ( !\camera|Equal3~0_combout  & ( (!\camera|x~3_combout  & ((!\GPIO_0[10]~input_o  & ((\camera|x [9]))) # (\GPIO_0[10]~input_o  & (\camera|Add3~1_sumout )))) ) ) )

	.dataa(!\camera|x~3_combout ),
	.datab(!\camera|Add3~1_sumout ),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(!\camera|x [9]),
	.datae(!\camera|Add4~1_sumout ),
	.dataf(!\camera|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Equal6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Equal6~2 .extended_lut = "off";
defparam \camera|Equal6~2 .lut_mask = 64'h02A202A200A00AAA;
defparam \camera|Equal6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N6
cyclonev_lcell_comb \camera|Selector5~1 (
// Equation(s):
// \camera|Selector5~1_combout  = ( \camera|Equal6~0_combout  & ( \camera|x~4_combout  & ( ((\camera|state.COUNT~q  & ((!\camera|Equal6~1_combout ) # (!\camera|Equal6~2_combout )))) # (\camera|Selector5~0_combout ) ) ) ) # ( !\camera|Equal6~0_combout  & ( 
// \camera|x~4_combout  & ( (\camera|Selector5~0_combout ) # (\camera|state.COUNT~q ) ) ) ) # ( \camera|Equal6~0_combout  & ( !\camera|x~4_combout  & ( \camera|Selector5~0_combout  ) ) ) # ( !\camera|Equal6~0_combout  & ( !\camera|x~4_combout  & ( 
// \camera|Selector5~0_combout  ) ) )

	.dataa(!\camera|state.COUNT~q ),
	.datab(!\camera|Selector5~0_combout ),
	.datac(!\camera|Equal6~1_combout ),
	.datad(!\camera|Equal6~2_combout ),
	.datae(!\camera|Equal6~0_combout ),
	.dataf(!\camera|x~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector5~1 .extended_lut = "off";
defparam \camera|Selector5~1 .lut_mask = 64'h3333333377777773;
defparam \camera|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y22_N8
dffeas \camera|x[7] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|x[7] .is_wysiwyg = "true";
defparam \camera|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N54
cyclonev_lcell_comb \camera|LessThan4~1 (
// Equation(s):
// \camera|LessThan4~1_combout  = ( \camera|Add4~9_sumout  & ( ((\camera|Equal3~0_combout ) # (\camera|Add3~9_sumout )) # (\camera|Add3~5_sumout ) ) ) # ( !\camera|Add4~9_sumout  & ( (!\camera|Equal3~0_combout  & (((\camera|Add3~9_sumout ) # 
// (\camera|Add3~5_sumout )))) # (\camera|Equal3~0_combout  & (\camera|Add4~5_sumout )) ) )

	.dataa(!\camera|Add4~5_sumout ),
	.datab(!\camera|Add3~5_sumout ),
	.datac(!\camera|Add3~9_sumout ),
	.datad(!\camera|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\camera|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|LessThan4~1 .extended_lut = "off";
defparam \camera|LessThan4~1 .lut_mask = 64'h3F553F553FFF3FFF;
defparam \camera|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N33
cyclonev_lcell_comb \camera|LessThan4~0 (
// Equation(s):
// \camera|LessThan4~0_combout  = ( \camera|Add3~13_sumout  & ( (!\camera|Equal3~0_combout  & (((\camera|Add3~17_sumout )))) # (\camera|Equal3~0_combout  & (\camera|Add4~17_sumout  & (\camera|Add4~13_sumout ))) ) ) # ( !\camera|Add3~13_sumout  & ( 
// (\camera|Add4~17_sumout  & (\camera|Add4~13_sumout  & \camera|Equal3~0_combout )) ) )

	.dataa(!\camera|Add4~17_sumout ),
	.datab(!\camera|Add4~13_sumout ),
	.datac(!\camera|Equal3~0_combout ),
	.datad(!\camera|Add3~17_sumout ),
	.datae(!\camera|Add3~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|LessThan4~0 .extended_lut = "off";
defparam \camera|LessThan4~0 .lut_mask = 64'h010101F1010101F1;
defparam \camera|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N36
cyclonev_lcell_comb \camera|posx~3 (
// Equation(s):
// \camera|posx~3_combout  = ( \camera|Add3~1_sumout  & ( \camera|LessThan4~0_combout  & ( (!\camera|Equal3~0_combout ) # ((\camera|x~0_combout ) # (\camera|Add4~1_sumout )) ) ) ) # ( !\camera|Add3~1_sumout  & ( \camera|LessThan4~0_combout  & ( 
// ((\camera|Equal3~0_combout  & \camera|Add4~1_sumout )) # (\camera|x~0_combout ) ) ) ) # ( \camera|Add3~1_sumout  & ( !\camera|LessThan4~0_combout  & ( ((\camera|LessThan4~1_combout  & ((!\camera|Equal3~0_combout ) # (\camera|Add4~1_sumout )))) # 
// (\camera|x~0_combout ) ) ) ) # ( !\camera|Add3~1_sumout  & ( !\camera|LessThan4~0_combout  & ( ((\camera|LessThan4~1_combout  & (\camera|Equal3~0_combout  & \camera|Add4~1_sumout ))) # (\camera|x~0_combout ) ) ) )

	.dataa(!\camera|LessThan4~1_combout ),
	.datab(!\camera|Equal3~0_combout ),
	.datac(!\camera|Add4~1_sumout ),
	.datad(!\camera|x~0_combout ),
	.datae(!\camera|Add3~1_sumout ),
	.dataf(!\camera|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|posx~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|posx~3 .extended_lut = "off";
defparam \camera|posx~3 .lut_mask = 64'h01FF45FF03FFCFFF;
defparam \camera|posx~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N15
cyclonev_lcell_comb \camera|cb~7 (
// Equation(s):
// \camera|cb~7_combout  = ( \GPIO_0[7]~input_o  & ( ((!\camera|bit [0] & !\camera|bit [1])) # (\camera|cb [7]) ) ) # ( !\GPIO_0[7]~input_o  & ( (\camera|cb [7] & ((\camera|bit [1]) # (\camera|bit [0]))) ) )

	.dataa(!\camera|bit [0]),
	.datab(gnd),
	.datac(!\camera|bit [1]),
	.datad(!\camera|cb [7]),
	.datae(gnd),
	.dataf(!\GPIO_0[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cb~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cb~7 .extended_lut = "off";
defparam \camera|cb~7 .lut_mask = 64'h005F005FA0FFA0FF;
defparam \camera|cb~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N57
cyclonev_lcell_comb \camera|ipsilonzero[5]~4 (
// Equation(s):
// \camera|ipsilonzero[5]~4_combout  = ( !\SW[0]~input_o  & ( \camera|state.COUNT~q  & ( \GPIO_0[10]~input_o  ) ) )

	.dataa(!\GPIO_0[10]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SW[0]~input_o ),
	.dataf(!\camera|state.COUNT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|ipsilonzero[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|ipsilonzero[5]~4 .extended_lut = "off";
defparam \camera|ipsilonzero[5]~4 .lut_mask = 64'h0000000055550000;
defparam \camera|ipsilonzero[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N17
dffeas \camera|cb[7] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cb~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cb[7] .is_wysiwyg = "true";
defparam \camera|cb[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N12
cyclonev_lcell_comb \camera|cr~7 (
// Equation(s):
// \camera|cr~7_combout  = ( \GPIO_0[7]~input_o  & ( ((!\camera|bit [0] & \camera|bit [1])) # (\camera|cr [7]) ) ) # ( !\GPIO_0[7]~input_o  & ( (\camera|cr [7] & ((!\camera|bit [1]) # (\camera|bit [0]))) ) )

	.dataa(!\camera|bit [0]),
	.datab(!\camera|bit [1]),
	.datac(gnd),
	.datad(!\camera|cr [7]),
	.datae(gnd),
	.dataf(!\GPIO_0[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cr~7 .extended_lut = "off";
defparam \camera|cr~7 .lut_mask = 64'h00DD00DD22FF22FF;
defparam \camera|cr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N14
dffeas \camera|cr[7] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cr[7] .is_wysiwyg = "true";
defparam \camera|cr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N33
cyclonev_lcell_comb \camera|always0~0 (
// Equation(s):
// \camera|always0~0_combout  = ( \camera|cr [7] & ( (!\camera|bit [0] & (\GPIO_0[7]~input_o  & ((!\camera|bit [1]) # (\camera|cb [7])))) # (\camera|bit [0] & (((\camera|cb [7])))) ) ) # ( !\camera|cr [7] & ( (!\camera|bit [0] & (\camera|bit [1] & 
// (\camera|cb [7] & \GPIO_0[7]~input_o ))) ) )

	.dataa(!\camera|bit [0]),
	.datab(!\camera|bit [1]),
	.datac(!\camera|cb [7]),
	.datad(!\GPIO_0[7]~input_o ),
	.datae(gnd),
	.dataf(!\camera|cr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|always0~0 .extended_lut = "off";
defparam \camera|always0~0 .lut_mask = 64'h00020002058F058F;
defparam \camera|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N32
dffeas \camera|cr[2] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cr[2] .is_wysiwyg = "true";
defparam \camera|cr[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N30
cyclonev_lcell_comb \camera|cr~2 (
// Equation(s):
// \camera|cr~2_combout  = ( \GPIO_0[2]~input_o  & ( ((!\camera|bit [0] & \camera|bit [1])) # (\camera|cr [2]) ) ) # ( !\GPIO_0[2]~input_o  & ( (\camera|cr [2] & ((!\camera|bit [1]) # (\camera|bit [0]))) ) )

	.dataa(!\camera|bit [0]),
	.datab(!\camera|bit [1]),
	.datac(gnd),
	.datad(!\camera|cr [2]),
	.datae(gnd),
	.dataf(!\GPIO_0[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cr~2 .extended_lut = "off";
defparam \camera|cr~2 .lut_mask = 64'h00DD00DD22FF22FF;
defparam \camera|cr~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y19_N53
dffeas \camera|cr[3] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cr[3] .is_wysiwyg = "true";
defparam \camera|cr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N51
cyclonev_lcell_comb \camera|cr~1 (
// Equation(s):
// \camera|cr~1_combout  = (!\camera|bit [0] & ((!\camera|bit [1] & ((\camera|cr [3]))) # (\camera|bit [1] & (\GPIO_0[3]~input_o )))) # (\camera|bit [0] & (((\camera|cr [3]))))

	.dataa(!\camera|bit [0]),
	.datab(!\camera|bit [1]),
	.datac(!\GPIO_0[3]~input_o ),
	.datad(!\camera|cr [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cr~1 .extended_lut = "off";
defparam \camera|cr~1 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \camera|cr~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y23_N29
dffeas \camera|cr[4] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cr[4] .is_wysiwyg = "true";
defparam \camera|cr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N27
cyclonev_lcell_comb \camera|cr~0 (
// Equation(s):
// \camera|cr~0_combout  = ( \camera|cr [4] & ( \camera|bit [1] & ( (\camera|bit [0]) # (\GPIO_0[4]~input_o ) ) ) ) # ( !\camera|cr [4] & ( \camera|bit [1] & ( (\GPIO_0[4]~input_o  & !\camera|bit [0]) ) ) ) # ( \camera|cr [4] & ( !\camera|bit [1] ) )

	.dataa(!\GPIO_0[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|bit [0]),
	.datae(!\camera|cr [4]),
	.dataf(!\camera|bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cr~0 .extended_lut = "off";
defparam \camera|cr~0 .lut_mask = 64'h0000FFFF550055FF;
defparam \camera|cr~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N39
cyclonev_lcell_comb \camera|cr~6 (
// Equation(s):
// \camera|cr~6_combout  = ( \GPIO_0[6]~input_o  & ( ((!\camera|bit [0] & \camera|bit [1])) # (\camera|cr [6]) ) ) # ( !\GPIO_0[6]~input_o  & ( (\camera|cr [6] & ((!\camera|bit [1]) # (\camera|bit [0]))) ) )

	.dataa(!\camera|bit [0]),
	.datab(!\camera|bit [1]),
	.datac(gnd),
	.datad(!\camera|cr [6]),
	.datae(gnd),
	.dataf(!\GPIO_0[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cr~6 .extended_lut = "off";
defparam \camera|cr~6 .lut_mask = 64'h00DD00DD22FF22FF;
defparam \camera|cr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N41
dffeas \camera|cr[6] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cr[6] .is_wysiwyg = "true";
defparam \camera|cr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N36
cyclonev_lcell_comb \camera|cr~5 (
// Equation(s):
// \camera|cr~5_combout  = (!\camera|bit [0] & ((!\camera|bit [1] & ((\camera|cr [5]))) # (\camera|bit [1] & (\GPIO_0[5]~input_o )))) # (\camera|bit [0] & (((\camera|cr [5]))))

	.dataa(!\camera|bit [0]),
	.datab(!\camera|bit [1]),
	.datac(!\GPIO_0[5]~input_o ),
	.datad(!\camera|cr [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cr~5 .extended_lut = "off";
defparam \camera|cr~5 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \camera|cr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N37
dffeas \camera|cr[5] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cr[5] .is_wysiwyg = "true";
defparam \camera|cr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N54
cyclonev_lcell_comb \camera|LessThan1~1 (
// Equation(s):
// \camera|LessThan1~1_combout  = ( !\camera|bit [0] & ( \camera|cr [5] & ( (!\GPIO_0[6]~input_o  & (\camera|bit [1] & !\GPIO_0[5]~input_o )) ) ) ) # ( \camera|bit [0] & ( !\camera|cr [5] & ( !\camera|cr [6] ) ) ) # ( !\camera|bit [0] & ( !\camera|cr [5] & ( 
// (!\camera|bit [1] & (((!\camera|cr [6])))) # (\camera|bit [1] & (!\GPIO_0[6]~input_o  & (!\GPIO_0[5]~input_o ))) ) ) )

	.dataa(!\GPIO_0[6]~input_o ),
	.datab(!\camera|bit [1]),
	.datac(!\GPIO_0[5]~input_o ),
	.datad(!\camera|cr [6]),
	.datae(!\camera|bit [0]),
	.dataf(!\camera|cr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|LessThan1~1 .extended_lut = "off";
defparam \camera|LessThan1~1 .lut_mask = 64'hEC20FF0020200000;
defparam \camera|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N36
cyclonev_lcell_comb \camera|cr~3 (
// Equation(s):
// \camera|cr~3_combout  = ( \GPIO_0[1]~input_o  & ( ((!\camera|bit [0] & \camera|bit [1])) # (\camera|cr [1]) ) ) # ( !\GPIO_0[1]~input_o  & ( (\camera|cr [1] & ((!\camera|bit [1]) # (\camera|bit [0]))) ) )

	.dataa(!\camera|bit [0]),
	.datab(!\camera|bit [1]),
	.datac(gnd),
	.datad(!\camera|cr [1]),
	.datae(gnd),
	.dataf(!\GPIO_0[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cr~3 .extended_lut = "off";
defparam \camera|cr~3 .lut_mask = 64'h00DD00DD22FF22FF;
defparam \camera|cr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N38
dffeas \camera|cr[1] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cr[1] .is_wysiwyg = "true";
defparam \camera|cr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N39
cyclonev_lcell_comb \camera|cr~4 (
// Equation(s):
// \camera|cr~4_combout  = ( \GPIO_0[0]~input_o  & ( ((!\camera|bit [0] & \camera|bit [1])) # (\camera|cr [0]) ) ) # ( !\GPIO_0[0]~input_o  & ( (\camera|cr [0] & ((!\camera|bit [1]) # (\camera|bit [0]))) ) )

	.dataa(!\camera|bit [0]),
	.datab(gnd),
	.datac(!\camera|bit [1]),
	.datad(!\camera|cr [0]),
	.datae(gnd),
	.dataf(!\GPIO_0[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cr~4 .extended_lut = "off";
defparam \camera|cr~4 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \camera|cr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N41
dffeas \camera|cr[0] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cr[0] .is_wysiwyg = "true";
defparam \camera|cr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N18
cyclonev_lcell_comb \camera|LessThan1~0 (
// Equation(s):
// \camera|LessThan1~0_combout  = ( \camera|bit [1] & ( \camera|bit [0] & ( (\camera|cr [1] & \camera|cr [0]) ) ) ) # ( !\camera|bit [1] & ( \camera|bit [0] & ( (\camera|cr [1] & \camera|cr [0]) ) ) ) # ( \camera|bit [1] & ( !\camera|bit [0] & ( 
// (\GPIO_0[0]~input_o  & \GPIO_0[1]~input_o ) ) ) ) # ( !\camera|bit [1] & ( !\camera|bit [0] & ( (\camera|cr [1] & \camera|cr [0]) ) ) )

	.dataa(!\GPIO_0[0]~input_o ),
	.datab(!\GPIO_0[1]~input_o ),
	.datac(!\camera|cr [1]),
	.datad(!\camera|cr [0]),
	.datae(!\camera|bit [1]),
	.dataf(!\camera|bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|LessThan1~0 .extended_lut = "off";
defparam \camera|LessThan1~0 .lut_mask = 64'h000F1111000F000F;
defparam \camera|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N6
cyclonev_lcell_comb \camera|always0~1 (
// Equation(s):
// \camera|always0~1_combout  = ( \camera|LessThan1~1_combout  & ( \camera|LessThan1~0_combout  & ( (\camera|always0~0_combout  & (\camera|cr~0_combout  & ((\camera|cr~1_combout ) # (\camera|cr~2_combout )))) ) ) ) # ( !\camera|LessThan1~1_combout  & ( 
// \camera|LessThan1~0_combout  & ( \camera|always0~0_combout  ) ) ) # ( \camera|LessThan1~1_combout  & ( !\camera|LessThan1~0_combout  & ( (\camera|always0~0_combout  & (\camera|cr~1_combout  & \camera|cr~0_combout )) ) ) ) # ( !\camera|LessThan1~1_combout  
// & ( !\camera|LessThan1~0_combout  & ( \camera|always0~0_combout  ) ) )

	.dataa(!\camera|always0~0_combout ),
	.datab(!\camera|cr~2_combout ),
	.datac(!\camera|cr~1_combout ),
	.datad(!\camera|cr~0_combout ),
	.datae(!\camera|LessThan1~1_combout ),
	.dataf(!\camera|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|always0~1 .extended_lut = "off";
defparam \camera|always0~1 .lut_mask = 64'h5555000555550015;
defparam \camera|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N51
cyclonev_lcell_comb \camera|contar[4]~0 (
// Equation(s):
// \camera|contar[4]~0_combout  = ( \camera|state.WAIT_VSYNC_DOWN~q  ) # ( !\camera|state.WAIT_VSYNC_DOWN~q  & ( \SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\camera|state.WAIT_VSYNC_DOWN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|contar[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|contar[4]~0 .extended_lut = "off";
defparam \camera|contar[4]~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \camera|contar[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N19
dffeas \camera|contar[6] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\camera|contar[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|contar [6]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|contar[6] .is_wysiwyg = "true";
defparam \camera|contar[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N0
cyclonev_lcell_comb \camera|Add1~41 (
// Equation(s):
// \camera|Add1~41_sumout  = SUM(( \camera|contar [0] ) + ( VCC ) + ( !VCC ))
// \camera|Add1~42  = CARRY(( \camera|contar [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|contar [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~41_sumout ),
	.cout(\camera|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~41 .extended_lut = "off";
defparam \camera|Add1~41 .lut_mask = 64'h0000000000000F0F;
defparam \camera|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N1
dffeas \camera|contar[0] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\camera|contar[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|contar [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|contar[0] .is_wysiwyg = "true";
defparam \camera|contar[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N3
cyclonev_lcell_comb \camera|Add1~45 (
// Equation(s):
// \camera|Add1~45_sumout  = SUM(( \camera|contar [1] ) + ( GND ) + ( \camera|Add1~42  ))
// \camera|Add1~46  = CARRY(( \camera|contar [1] ) + ( GND ) + ( \camera|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|contar [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~45_sumout ),
	.cout(\camera|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~45 .extended_lut = "off";
defparam \camera|Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N4
dffeas \camera|contar[1] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\camera|contar[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|contar [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|contar[1] .is_wysiwyg = "true";
defparam \camera|contar[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N6
cyclonev_lcell_comb \camera|Add1~49 (
// Equation(s):
// \camera|Add1~49_sumout  = SUM(( \camera|contar [2] ) + ( GND ) + ( \camera|Add1~46  ))
// \camera|Add1~50  = CARRY(( \camera|contar [2] ) + ( GND ) + ( \camera|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|contar [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~49_sumout ),
	.cout(\camera|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~49 .extended_lut = "off";
defparam \camera|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N7
dffeas \camera|contar[2] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\camera|contar[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|contar [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|contar[2] .is_wysiwyg = "true";
defparam \camera|contar[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N9
cyclonev_lcell_comb \camera|Add1~21 (
// Equation(s):
// \camera|Add1~21_sumout  = SUM(( \camera|contar [3] ) + ( GND ) + ( \camera|Add1~50  ))
// \camera|Add1~22  = CARRY(( \camera|contar [3] ) + ( GND ) + ( \camera|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|contar [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~21_sumout ),
	.cout(\camera|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~21 .extended_lut = "off";
defparam \camera|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \camera|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N10
dffeas \camera|contar[3] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\camera|contar[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|contar [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|contar[3] .is_wysiwyg = "true";
defparam \camera|contar[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N12
cyclonev_lcell_comb \camera|Add1~25 (
// Equation(s):
// \camera|Add1~25_sumout  = SUM(( \camera|contar [4] ) + ( GND ) + ( \camera|Add1~22  ))
// \camera|Add1~26  = CARRY(( \camera|contar [4] ) + ( GND ) + ( \camera|Add1~22  ))

	.dataa(gnd),
	.datab(!\camera|contar [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~25_sumout ),
	.cout(\camera|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~25 .extended_lut = "off";
defparam \camera|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \camera|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N13
dffeas \camera|contar[4] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\camera|contar[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|contar [4]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|contar[4] .is_wysiwyg = "true";
defparam \camera|contar[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N15
cyclonev_lcell_comb \camera|Add1~1 (
// Equation(s):
// \camera|Add1~1_sumout  = SUM(( \camera|contar [5] ) + ( GND ) + ( \camera|Add1~26  ))
// \camera|Add1~2  = CARRY(( \camera|contar [5] ) + ( GND ) + ( \camera|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|contar [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~1_sumout ),
	.cout(\camera|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~1 .extended_lut = "off";
defparam \camera|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N16
dffeas \camera|contar[5] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\camera|contar[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|contar [5]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|contar[5] .is_wysiwyg = "true";
defparam \camera|contar[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N18
cyclonev_lcell_comb \camera|Add1~5 (
// Equation(s):
// \camera|Add1~5_sumout  = SUM(( \camera|contar [6] ) + ( GND ) + ( \camera|Add1~2  ))
// \camera|Add1~6  = CARRY(( \camera|contar [6] ) + ( GND ) + ( \camera|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|contar [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~5_sumout ),
	.cout(\camera|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~5 .extended_lut = "off";
defparam \camera|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N22
dffeas \camera|contar[7] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\camera|contar[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|contar [7]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|contar[7] .is_wysiwyg = "true";
defparam \camera|contar[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N21
cyclonev_lcell_comb \camera|Add1~9 (
// Equation(s):
// \camera|Add1~9_sumout  = SUM(( \camera|contar [7] ) + ( GND ) + ( \camera|Add1~6  ))
// \camera|Add1~10  = CARRY(( \camera|contar [7] ) + ( GND ) + ( \camera|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|contar [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~9_sumout ),
	.cout(\camera|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~9 .extended_lut = "off";
defparam \camera|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N28
dffeas \camera|contar[9] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\camera|contar[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|contar [9]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|contar[9] .is_wysiwyg = "true";
defparam \camera|contar[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N24
cyclonev_lcell_comb \camera|Add1~13 (
// Equation(s):
// \camera|Add1~13_sumout  = SUM(( \camera|contar [8] ) + ( GND ) + ( \camera|Add1~10  ))
// \camera|Add1~14  = CARRY(( \camera|contar [8] ) + ( GND ) + ( \camera|Add1~10  ))

	.dataa(gnd),
	.datab(!\camera|contar [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~13_sumout ),
	.cout(\camera|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~13 .extended_lut = "off";
defparam \camera|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \camera|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N25
dffeas \camera|contar[8] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\camera|contar[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|contar [8]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|contar[8] .is_wysiwyg = "true";
defparam \camera|contar[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N27
cyclonev_lcell_comb \camera|Add1~17 (
// Equation(s):
// \camera|Add1~17_sumout  = SUM(( \camera|contar [9] ) + ( GND ) + ( \camera|Add1~14  ))
// \camera|Add1~18  = CARRY(( \camera|contar [9] ) + ( GND ) + ( \camera|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|contar [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~17_sumout ),
	.cout(\camera|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~17 .extended_lut = "off";
defparam \camera|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N54
cyclonev_lcell_comb \camera|Selector28~0 (
// Equation(s):
// \camera|Selector28~0_combout  = ( !\camera|Add1~17_sumout  & ( !\camera|Add1~13_sumout  & ( (!\camera|Add1~5_sumout  & (!\camera|Add1~1_sumout  & !\camera|Add1~9_sumout )) ) ) )

	.dataa(!\camera|Add1~5_sumout ),
	.datab(!\camera|Add1~1_sumout ),
	.datac(!\camera|Add1~9_sumout ),
	.datad(gnd),
	.datae(!\camera|Add1~17_sumout ),
	.dataf(!\camera|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector28~0 .extended_lut = "off";
defparam \camera|Selector28~0 .lut_mask = 64'h8080000000000000;
defparam \camera|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N2
dffeas \camera|ipsilonzero[7] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|ipsilonzero~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|ipsilonzero [7]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|ipsilonzero[7] .is_wysiwyg = "true";
defparam \camera|ipsilonzero[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N0
cyclonev_lcell_comb \camera|ipsilonzero~0 (
// Equation(s):
// \camera|ipsilonzero~0_combout  = ( \camera|bit [0] & ( (!\camera|bit [1] & (\GPIO_0[7]~input_o )) # (\camera|bit [1] & ((\camera|ipsilonzero [7]))) ) ) # ( !\camera|bit [0] & ( \camera|ipsilonzero [7] ) )

	.dataa(gnd),
	.datab(!\camera|bit [1]),
	.datac(!\GPIO_0[7]~input_o ),
	.datad(!\camera|ipsilonzero [7]),
	.datae(gnd),
	.dataf(!\camera|bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|ipsilonzero~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|ipsilonzero~0 .extended_lut = "off";
defparam \camera|ipsilonzero~0 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \camera|ipsilonzero~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N44
dffeas \camera|ipsilonzero[2] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|ipsilonzero~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|ipsilonzero [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|ipsilonzero[2] .is_wysiwyg = "true";
defparam \camera|ipsilonzero[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N42
cyclonev_lcell_comb \camera|ipsilonzero~3 (
// Equation(s):
// \camera|ipsilonzero~3_combout  = ( \camera|bit [0] & ( (!\camera|bit [1] & (\GPIO_0[2]~input_o )) # (\camera|bit [1] & ((\camera|ipsilonzero [2]))) ) ) # ( !\camera|bit [0] & ( \camera|ipsilonzero [2] ) )

	.dataa(gnd),
	.datab(!\camera|bit [1]),
	.datac(!\GPIO_0[2]~input_o ),
	.datad(!\camera|ipsilonzero [2]),
	.datae(gnd),
	.dataf(!\camera|bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|ipsilonzero~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|ipsilonzero~3 .extended_lut = "off";
defparam \camera|ipsilonzero~3 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \camera|ipsilonzero~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N5
dffeas \camera|ipsilonzero[6] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|ipsilonzero~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|ipsilonzero [6]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|ipsilonzero[6] .is_wysiwyg = "true";
defparam \camera|ipsilonzero[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N3
cyclonev_lcell_comb \camera|ipsilonzero~2 (
// Equation(s):
// \camera|ipsilonzero~2_combout  = ( \GPIO_0[6]~input_o  & ( ((\camera|bit [0] & !\camera|bit [1])) # (\camera|ipsilonzero [6]) ) ) # ( !\GPIO_0[6]~input_o  & ( (\camera|ipsilonzero [6] & ((!\camera|bit [0]) # (\camera|bit [1]))) ) )

	.dataa(!\camera|bit [0]),
	.datab(!\camera|bit [1]),
	.datac(gnd),
	.datad(!\camera|ipsilonzero [6]),
	.datae(gnd),
	.dataf(!\GPIO_0[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|ipsilonzero~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|ipsilonzero~2 .extended_lut = "off";
defparam \camera|ipsilonzero~2 .lut_mask = 64'h00BB00BB44FF44FF;
defparam \camera|ipsilonzero~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N47
dffeas \camera|ipsilonzero[5] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|ipsilonzero~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|ipsilonzero [5]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|ipsilonzero[5] .is_wysiwyg = "true";
defparam \camera|ipsilonzero[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N45
cyclonev_lcell_comb \camera|ipsilonzero~1 (
// Equation(s):
// \camera|ipsilonzero~1_combout  = ( \camera|bit [0] & ( (!\camera|bit [1] & (\GPIO_0[5]~input_o )) # (\camera|bit [1] & ((\camera|ipsilonzero [5]))) ) ) # ( !\camera|bit [0] & ( \camera|ipsilonzero [5] ) )

	.dataa(!\GPIO_0[5]~input_o ),
	.datab(!\camera|bit [1]),
	.datac(gnd),
	.datad(!\camera|ipsilonzero [5]),
	.datae(gnd),
	.dataf(!\camera|bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|ipsilonzero~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|ipsilonzero~1 .extended_lut = "off";
defparam \camera|ipsilonzero~1 .lut_mask = 64'h00FF00FF44774477;
defparam \camera|ipsilonzero~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N51
cyclonev_lcell_comb \camera|ipsilonzero~5 (
// Equation(s):
// \camera|ipsilonzero~5_combout  = ( \GPIO_0[0]~input_o  & ( ((\camera|bit [0] & !\camera|bit [1])) # (\camera|ipsilonzero [0]) ) ) # ( !\GPIO_0[0]~input_o  & ( (\camera|ipsilonzero [0] & ((!\camera|bit [0]) # (\camera|bit [1]))) ) )

	.dataa(!\camera|bit [0]),
	.datab(gnd),
	.datac(!\camera|bit [1]),
	.datad(!\camera|ipsilonzero [0]),
	.datae(gnd),
	.dataf(!\GPIO_0[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|ipsilonzero~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|ipsilonzero~5 .extended_lut = "off";
defparam \camera|ipsilonzero~5 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \camera|ipsilonzero~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N53
dffeas \camera|ipsilonzero[0] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|ipsilonzero~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|ipsilonzero [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|ipsilonzero[0] .is_wysiwyg = "true";
defparam \camera|ipsilonzero[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N48
cyclonev_lcell_comb \camera|ipsilonzero~6 (
// Equation(s):
// \camera|ipsilonzero~6_combout  = ( \GPIO_0[1]~input_o  & ( ((\camera|bit [0] & !\camera|bit [1])) # (\camera|ipsilonzero [1]) ) ) # ( !\GPIO_0[1]~input_o  & ( (\camera|ipsilonzero [1] & ((!\camera|bit [0]) # (\camera|bit [1]))) ) )

	.dataa(!\camera|bit [0]),
	.datab(!\camera|bit [1]),
	.datac(gnd),
	.datad(!\camera|ipsilonzero [1]),
	.datae(gnd),
	.dataf(!\GPIO_0[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|ipsilonzero~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|ipsilonzero~6 .extended_lut = "off";
defparam \camera|ipsilonzero~6 .lut_mask = 64'h00BB00BB44FF44FF;
defparam \camera|ipsilonzero~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N49
dffeas \camera|ipsilonzero[1] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|ipsilonzero~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|ipsilonzero [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|ipsilonzero[1] .is_wysiwyg = "true";
defparam \camera|ipsilonzero[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N42
cyclonev_lcell_comb \camera|LessThan3~0 (
// Equation(s):
// \camera|LessThan3~0_combout  = ( \camera|bit [1] & ( \camera|bit [0] & ( (!\camera|ipsilonzero [0] & !\camera|ipsilonzero [1]) ) ) ) # ( !\camera|bit [1] & ( \camera|bit [0] & ( (!\GPIO_0[1]~input_o  & !\GPIO_0[0]~input_o ) ) ) ) # ( \camera|bit [1] & ( 
// !\camera|bit [0] & ( (!\camera|ipsilonzero [0] & !\camera|ipsilonzero [1]) ) ) ) # ( !\camera|bit [1] & ( !\camera|bit [0] & ( (!\camera|ipsilonzero [0] & !\camera|ipsilonzero [1]) ) ) )

	.dataa(!\camera|ipsilonzero [0]),
	.datab(!\GPIO_0[1]~input_o ),
	.datac(!\GPIO_0[0]~input_o ),
	.datad(!\camera|ipsilonzero [1]),
	.datae(!\camera|bit [1]),
	.dataf(!\camera|bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|LessThan3~0 .extended_lut = "off";
defparam \camera|LessThan3~0 .lut_mask = 64'hAA00AA00C0C0AA00;
defparam \camera|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N12
cyclonev_lcell_comb \camera|ipsilonzero~8 (
// Equation(s):
// \camera|ipsilonzero~8_combout  = (!\camera|bit [0] & (((\camera|ipsilonzero [4])))) # (\camera|bit [0] & ((!\camera|bit [1] & (\GPIO_0[4]~input_o )) # (\camera|bit [1] & ((\camera|ipsilonzero [4])))))

	.dataa(!\camera|bit [0]),
	.datab(!\camera|bit [1]),
	.datac(!\GPIO_0[4]~input_o ),
	.datad(!\camera|ipsilonzero [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|ipsilonzero~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|ipsilonzero~8 .extended_lut = "off";
defparam \camera|ipsilonzero~8 .lut_mask = 64'h04BF04BF04BF04BF;
defparam \camera|ipsilonzero~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N14
dffeas \camera|ipsilonzero[4] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|ipsilonzero~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|ipsilonzero [4]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|ipsilonzero[4] .is_wysiwyg = "true";
defparam \camera|ipsilonzero[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N15
cyclonev_lcell_comb \camera|ipsilonzero~7 (
// Equation(s):
// \camera|ipsilonzero~7_combout  = ( \GPIO_0[3]~input_o  & ( ((\camera|bit [0] & !\camera|bit [1])) # (\camera|ipsilonzero [3]) ) ) # ( !\GPIO_0[3]~input_o  & ( (\camera|ipsilonzero [3] & ((!\camera|bit [0]) # (\camera|bit [1]))) ) )

	.dataa(!\camera|bit [0]),
	.datab(gnd),
	.datac(!\camera|bit [1]),
	.datad(!\camera|ipsilonzero [3]),
	.datae(gnd),
	.dataf(!\GPIO_0[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|ipsilonzero~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|ipsilonzero~7 .extended_lut = "off";
defparam \camera|ipsilonzero~7 .lut_mask = 64'h00AF00AF50FF50FF;
defparam \camera|ipsilonzero~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N17
dffeas \camera|ipsilonzero[3] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|ipsilonzero~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|ipsilonzero [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|ipsilonzero[3] .is_wysiwyg = "true";
defparam \camera|ipsilonzero[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N30
cyclonev_lcell_comb \camera|LessThan3~1 (
// Equation(s):
// \camera|LessThan3~1_combout  = ( !\camera|bit [1] & ( \camera|ipsilonzero [3] & ( (!\GPIO_0[4]~input_o  & (!\GPIO_0[3]~input_o  & \camera|bit [0])) ) ) ) # ( \camera|bit [1] & ( !\camera|ipsilonzero [3] & ( !\camera|ipsilonzero [4] ) ) ) # ( !\camera|bit 
// [1] & ( !\camera|ipsilonzero [3] & ( (!\camera|bit [0] & (((!\camera|ipsilonzero [4])))) # (\camera|bit [0] & (!\GPIO_0[4]~input_o  & ((!\GPIO_0[3]~input_o )))) ) ) )

	.dataa(!\GPIO_0[4]~input_o ),
	.datab(!\camera|ipsilonzero [4]),
	.datac(!\GPIO_0[3]~input_o ),
	.datad(!\camera|bit [0]),
	.datae(!\camera|bit [1]),
	.dataf(!\camera|ipsilonzero [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|LessThan3~1 .extended_lut = "off";
defparam \camera|LessThan3~1 .lut_mask = 64'hCCA0CCCC00A00000;
defparam \camera|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N24
cyclonev_lcell_comb \camera|LessThan3~2 (
// Equation(s):
// \camera|LessThan3~2_combout  = ( \camera|LessThan3~0_combout  & ( \camera|LessThan3~1_combout  & ( !\camera|ipsilonzero~0_combout  ) ) ) # ( !\camera|LessThan3~0_combout  & ( \camera|LessThan3~1_combout  & ( (!\camera|ipsilonzero~0_combout  & 
// ((!\camera|ipsilonzero~3_combout ) # ((!\camera|ipsilonzero~2_combout ) # (!\camera|ipsilonzero~1_combout )))) ) ) ) # ( \camera|LessThan3~0_combout  & ( !\camera|LessThan3~1_combout  & ( (!\camera|ipsilonzero~0_combout  & ((!\camera|ipsilonzero~2_combout 
// ) # (!\camera|ipsilonzero~1_combout ))) ) ) ) # ( !\camera|LessThan3~0_combout  & ( !\camera|LessThan3~1_combout  & ( (!\camera|ipsilonzero~0_combout  & ((!\camera|ipsilonzero~2_combout ) # (!\camera|ipsilonzero~1_combout ))) ) ) )

	.dataa(!\camera|ipsilonzero~0_combout ),
	.datab(!\camera|ipsilonzero~3_combout ),
	.datac(!\camera|ipsilonzero~2_combout ),
	.datad(!\camera|ipsilonzero~1_combout ),
	.datae(!\camera|LessThan3~0_combout ),
	.dataf(!\camera|LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|LessThan3~2 .extended_lut = "off";
defparam \camera|LessThan3~2 .lut_mask = 64'hAAA0AAA0AAA8AAAA;
defparam \camera|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N29
dffeas \camera|cb[3] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cb~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cb[3] .is_wysiwyg = "true";
defparam \camera|cb[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N27
cyclonev_lcell_comb \camera|cb~3 (
// Equation(s):
// \camera|cb~3_combout  = ( \GPIO_0[3]~input_o  & ( ((!\camera|bit [1] & !\camera|bit [0])) # (\camera|cb [3]) ) ) # ( !\GPIO_0[3]~input_o  & ( (\camera|cb [3] & ((\camera|bit [0]) # (\camera|bit [1]))) ) )

	.dataa(gnd),
	.datab(!\camera|bit [1]),
	.datac(!\camera|bit [0]),
	.datad(!\camera|cb [3]),
	.datae(gnd),
	.dataf(!\GPIO_0[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cb~3 .extended_lut = "off";
defparam \camera|cb~3 .lut_mask = 64'h003F003FC0FFC0FF;
defparam \camera|cb~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N50
dffeas \camera|cb[2] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cb~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cb[2] .is_wysiwyg = "true";
defparam \camera|cb[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N48
cyclonev_lcell_comb \camera|cb~4 (
// Equation(s):
// \camera|cb~4_combout  = (!\camera|bit [0] & ((!\camera|bit [1] & (\GPIO_0[2]~input_o )) # (\camera|bit [1] & ((\camera|cb [2]))))) # (\camera|bit [0] & (((\camera|cb [2]))))

	.dataa(!\camera|bit [0]),
	.datab(!\camera|bit [1]),
	.datac(!\GPIO_0[2]~input_o ),
	.datad(!\camera|cb [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cb~4 .extended_lut = "off";
defparam \camera|cb~4 .lut_mask = 64'h087F087F087F087F;
defparam \camera|cb~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N6
cyclonev_lcell_comb \camera|cb~6 (
// Equation(s):
// \camera|cb~6_combout  = ( \GPIO_0[0]~input_o  & ( ((!\camera|bit [0] & !\camera|bit [1])) # (\camera|cb [0]) ) ) # ( !\GPIO_0[0]~input_o  & ( (\camera|cb [0] & ((\camera|bit [1]) # (\camera|bit [0]))) ) )

	.dataa(!\camera|bit [0]),
	.datab(!\camera|bit [1]),
	.datac(gnd),
	.datad(!\camera|cb [0]),
	.datae(gnd),
	.dataf(!\GPIO_0[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cb~6 .extended_lut = "off";
defparam \camera|cb~6 .lut_mask = 64'h0077007788FF88FF;
defparam \camera|cb~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N7
dffeas \camera|cb[0] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cb~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cb[0] .is_wysiwyg = "true";
defparam \camera|cb[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N9
cyclonev_lcell_comb \camera|cb~5 (
// Equation(s):
// \camera|cb~5_combout  = ( \GPIO_0[1]~input_o  & ( ((!\camera|bit [0] & !\camera|bit [1])) # (\camera|cb [1]) ) ) # ( !\GPIO_0[1]~input_o  & ( (\camera|cb [1] & ((\camera|bit [1]) # (\camera|bit [0]))) ) )

	.dataa(!\camera|bit [0]),
	.datab(gnd),
	.datac(!\camera|bit [1]),
	.datad(!\camera|cb [1]),
	.datae(gnd),
	.dataf(!\GPIO_0[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cb~5 .extended_lut = "off";
defparam \camera|cb~5 .lut_mask = 64'h005F005FA0FFA0FF;
defparam \camera|cb~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N11
dffeas \camera|cb[1] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cb~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cb[1] .is_wysiwyg = "true";
defparam \camera|cb[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N0
cyclonev_lcell_comb \camera|LessThan2~0 (
// Equation(s):
// \camera|LessThan2~0_combout  = ( \camera|bit [1] & ( \camera|bit [0] & ( (\camera|cb [0] & \camera|cb [1]) ) ) ) # ( !\camera|bit [1] & ( \camera|bit [0] & ( (\camera|cb [0] & \camera|cb [1]) ) ) ) # ( \camera|bit [1] & ( !\camera|bit [0] & ( (\camera|cb 
// [0] & \camera|cb [1]) ) ) ) # ( !\camera|bit [1] & ( !\camera|bit [0] & ( (\GPIO_0[1]~input_o  & \GPIO_0[0]~input_o ) ) ) )

	.dataa(!\camera|cb [0]),
	.datab(!\GPIO_0[1]~input_o ),
	.datac(!\GPIO_0[0]~input_o ),
	.datad(!\camera|cb [1]),
	.datae(!\camera|bit [1]),
	.dataf(!\camera|bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|LessThan2~0 .extended_lut = "off";
defparam \camera|LessThan2~0 .lut_mask = 64'h0303005500550055;
defparam \camera|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N20
dffeas \camera|cb[5] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cb[5] .is_wysiwyg = "true";
defparam \camera|cb[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N18
cyclonev_lcell_comb \camera|cb~0 (
// Equation(s):
// \camera|cb~0_combout  = (!\camera|bit [0] & ((!\camera|bit [1] & (\GPIO_0[5]~input_o )) # (\camera|bit [1] & ((\camera|cb [5]))))) # (\camera|bit [0] & (((\camera|cb [5]))))

	.dataa(!\camera|bit [0]),
	.datab(!\camera|bit [1]),
	.datac(!\GPIO_0[5]~input_o ),
	.datad(!\camera|cb [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cb~0 .extended_lut = "off";
defparam \camera|cb~0 .lut_mask = 64'h087F087F087F087F;
defparam \camera|cb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y19_N23
dffeas \camera|cb[6] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cb~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cb[6] .is_wysiwyg = "true";
defparam \camera|cb[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y19_N21
cyclonev_lcell_comb \camera|cb~1 (
// Equation(s):
// \camera|cb~1_combout  = ( \GPIO_0[6]~input_o  & ( ((!\camera|bit [0] & !\camera|bit [1])) # (\camera|cb [6]) ) ) # ( !\GPIO_0[6]~input_o  & ( (\camera|cb [6] & ((\camera|bit [1]) # (\camera|bit [0]))) ) )

	.dataa(!\camera|bit [0]),
	.datab(!\camera|bit [1]),
	.datac(gnd),
	.datad(!\camera|cb [6]),
	.datae(gnd),
	.dataf(!\GPIO_0[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cb~1 .extended_lut = "off";
defparam \camera|cb~1 .lut_mask = 64'h0077007788FF88FF;
defparam \camera|cb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y19_N26
dffeas \camera|cb[4] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|cb~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|ipsilonzero[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|cb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|cb[4] .is_wysiwyg = "true";
defparam \camera|cb[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N24
cyclonev_lcell_comb \camera|cb~2 (
// Equation(s):
// \camera|cb~2_combout  = ( \camera|bit [0] & ( \camera|cb [4] ) ) # ( !\camera|bit [0] & ( (!\camera|bit [1] & (\GPIO_0[4]~input_o )) # (\camera|bit [1] & ((\camera|cb [4]))) ) )

	.dataa(gnd),
	.datab(!\camera|bit [1]),
	.datac(!\GPIO_0[4]~input_o ),
	.datad(!\camera|cb [4]),
	.datae(gnd),
	.dataf(!\camera|bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|cb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|cb~2 .extended_lut = "off";
defparam \camera|cb~2 .lut_mask = 64'h0C3F0C3F00FF00FF;
defparam \camera|cb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y19_N54
cyclonev_lcell_comb \camera|LessThan2~1 (
// Equation(s):
// \camera|LessThan2~1_combout  = ( !\camera|cb~1_combout  & ( \camera|cb~2_combout  & ( (!\camera|cb~3_combout  & (!\camera|cb~0_combout  & ((!\camera|cb~4_combout ) # (!\camera|LessThan2~0_combout )))) ) ) ) # ( !\camera|cb~1_combout  & ( 
// !\camera|cb~2_combout  & ( !\camera|cb~0_combout  ) ) )

	.dataa(!\camera|cb~3_combout ),
	.datab(!\camera|cb~4_combout ),
	.datac(!\camera|LessThan2~0_combout ),
	.datad(!\camera|cb~0_combout ),
	.datae(!\camera|cb~1_combout ),
	.dataf(!\camera|cb~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|LessThan2~1 .extended_lut = "off";
defparam \camera|LessThan2~1 .lut_mask = 64'hFF000000A8000000;
defparam \camera|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N57
cyclonev_lcell_comb \camera|always0~2 (
// Equation(s):
// \camera|always0~2_combout  = ( !\camera|LessThan2~1_combout  & ( (!\camera|LessThan3~2_combout  & \camera|always0~1_combout ) ) )

	.dataa(!\camera|LessThan3~2_combout ),
	.datab(gnd),
	.datac(!\camera|always0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|always0~2 .extended_lut = "off";
defparam \camera|always0~2 .lut_mask = 64'h0A0A0A0A00000000;
defparam \camera|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N48
cyclonev_lcell_comb \camera|Selector28~1 (
// Equation(s):
// \camera|Selector28~1_combout  = ( !\camera|Add1~49_sumout  & ( (!\camera|Add1~41_sumout  & (\camera|state.000~q  & (!\camera|Add1~45_sumout  & !\camera|state.COUNT~q ))) ) )

	.dataa(!\camera|Add1~41_sumout ),
	.datab(!\camera|state.000~q ),
	.datac(!\camera|Add1~45_sumout ),
	.datad(!\camera|state.COUNT~q ),
	.datae(gnd),
	.dataf(!\camera|Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector28~1 .extended_lut = "off";
defparam \camera|Selector28~1 .lut_mask = 64'h2000200000000000;
defparam \camera|Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N34
dffeas \camera|contar[11] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\camera|contar[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|contar [11]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|contar[11] .is_wysiwyg = "true";
defparam \camera|contar[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N30
cyclonev_lcell_comb \camera|Add1~29 (
// Equation(s):
// \camera|Add1~29_sumout  = SUM(( \camera|contar [10] ) + ( GND ) + ( \camera|Add1~18  ))
// \camera|Add1~30  = CARRY(( \camera|contar [10] ) + ( GND ) + ( \camera|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|contar [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~29_sumout ),
	.cout(\camera|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~29 .extended_lut = "off";
defparam \camera|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N31
dffeas \camera|contar[10] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\camera|contar[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|contar [10]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|contar[10] .is_wysiwyg = "true";
defparam \camera|contar[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N33
cyclonev_lcell_comb \camera|Add1~33 (
// Equation(s):
// \camera|Add1~33_sumout  = SUM(( \camera|contar [11] ) + ( GND ) + ( \camera|Add1~30  ))
// \camera|Add1~34  = CARRY(( \camera|contar [11] ) + ( GND ) + ( \camera|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|contar [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~33_sumout ),
	.cout(\camera|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~33 .extended_lut = "off";
defparam \camera|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y24_N37
dffeas \camera|contar[12] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(\camera|contar[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|contar [12]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|contar[12] .is_wysiwyg = "true";
defparam \camera|contar[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N36
cyclonev_lcell_comb \camera|Add1~37 (
// Equation(s):
// \camera|Add1~37_sumout  = SUM(( \camera|contar [12] ) + ( GND ) + ( \camera|Add1~34  ))

	.dataa(gnd),
	.datab(!\camera|contar [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Add1~37 .extended_lut = "off";
defparam \camera|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \camera|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y24_N42
cyclonev_lcell_comb \camera|Selector28~2 (
// Equation(s):
// \camera|Selector28~2_combout  = ( !\camera|Add1~37_sumout  & ( !\camera|Add1~29_sumout  & ( (\camera|Selector28~1_combout  & (!\camera|Add1~21_sumout  & (!\camera|Add1~33_sumout  & !\camera|Add1~25_sumout ))) ) ) )

	.dataa(!\camera|Selector28~1_combout ),
	.datab(!\camera|Add1~21_sumout ),
	.datac(!\camera|Add1~33_sumout ),
	.datad(!\camera|Add1~25_sumout ),
	.datae(!\camera|Add1~37_sumout ),
	.dataf(!\camera|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector28~2 .extended_lut = "off";
defparam \camera|Selector28~2 .lut_mask = 64'h4000000000000000;
defparam \camera|Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N39
cyclonev_lcell_comb \camera|quantidade~0 (
// Equation(s):
// \camera|quantidade~0_combout  = ( \camera|bit [1] & ( (\GPIO_0[10]~input_o  & \camera|bit [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(!\camera|bit [0]),
	.datae(gnd),
	.dataf(!\camera|bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|quantidade~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|quantidade~0 .extended_lut = "off";
defparam \camera|quantidade~0 .lut_mask = 64'h00000000000F000F;
defparam \camera|quantidade~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N12
cyclonev_lcell_comb \camera|Selector27~0 (
// Equation(s):
// \camera|Selector27~0_combout  = ( \camera|always0~1_combout  & ( \camera|LessThan2~1_combout  & ( (\camera|state.COUNT~q  & !\camera|quantidade~0_combout ) ) ) ) # ( !\camera|always0~1_combout  & ( \camera|LessThan2~1_combout  & ( (\camera|state.COUNT~q  
// & !\camera|quantidade~0_combout ) ) ) ) # ( \camera|always0~1_combout  & ( !\camera|LessThan2~1_combout  & ( (\camera|state.COUNT~q  & ((!\camera|quantidade~0_combout ) # ((!\camera|LessThan3~2_combout  & !\camera|achei~q )))) ) ) ) # ( 
// !\camera|always0~1_combout  & ( !\camera|LessThan2~1_combout  & ( (\camera|state.COUNT~q  & !\camera|quantidade~0_combout ) ) ) )

	.dataa(!\camera|LessThan3~2_combout ),
	.datab(!\camera|achei~q ),
	.datac(!\camera|state.COUNT~q ),
	.datad(!\camera|quantidade~0_combout ),
	.datae(!\camera|always0~1_combout ),
	.dataf(!\camera|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector27~0 .extended_lut = "off";
defparam \camera|Selector27~0 .lut_mask = 64'h0F000F080F000F00;
defparam \camera|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N48
cyclonev_lcell_comb \camera|Selector27~1 (
// Equation(s):
// \camera|Selector27~1_combout  = ( \camera|state.000~q  & ( (\camera|Selector27~0_combout  & (!\camera|quantidade~0_combout  $ (!\camera|quantidade [0]))) ) ) # ( !\camera|state.000~q  & ( ((\camera|Selector27~0_combout  & \camera|quantidade~0_combout )) # 
// (\camera|quantidade [0]) ) )

	.dataa(!\camera|Selector27~0_combout ),
	.datab(!\camera|quantidade~0_combout ),
	.datac(gnd),
	.datad(!\camera|quantidade [0]),
	.datae(gnd),
	.dataf(!\camera|state.000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector27~1 .extended_lut = "off";
defparam \camera|Selector27~1 .lut_mask = 64'h11FF11FF11441144;
defparam \camera|Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N50
dffeas \camera|quantidade[0] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector27~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|quantidade [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|quantidade[0] .is_wysiwyg = "true";
defparam \camera|quantidade[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N51
cyclonev_lcell_comb \camera|Selector26~0 (
// Equation(s):
// \camera|Selector26~0_combout  = ( \camera|quantidade [0] & ( (!\camera|quantidade [1] & (\camera|Selector27~0_combout  & (\camera|quantidade~0_combout ))) # (\camera|quantidade [1] & ((!\camera|state.000~q ) # ((\camera|Selector27~0_combout  & 
// !\camera|quantidade~0_combout )))) ) ) # ( !\camera|quantidade [0] & ( (\camera|quantidade [1] & ((!\camera|state.000~q ) # (\camera|Selector27~0_combout ))) ) )

	.dataa(!\camera|Selector27~0_combout ),
	.datab(!\camera|quantidade~0_combout ),
	.datac(!\camera|state.000~q ),
	.datad(!\camera|quantidade [1]),
	.datae(gnd),
	.dataf(!\camera|quantidade [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector26~0 .extended_lut = "off";
defparam \camera|Selector26~0 .lut_mask = 64'h00F500F511F411F4;
defparam \camera|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N53
dffeas \camera|quantidade[1] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|quantidade [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|quantidade[1] .is_wysiwyg = "true";
defparam \camera|quantidade[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N42
cyclonev_lcell_comb \camera|Selector25~0 (
// Equation(s):
// \camera|Selector25~0_combout  = ( \camera|quantidade [2] & ( \camera|quantidade [0] & ( (!\camera|state.000~q ) # ((\camera|Selector27~0_combout  & ((!\camera|quantidade [1]) # (!\camera|quantidade~0_combout )))) ) ) ) # ( !\camera|quantidade [2] & ( 
// \camera|quantidade [0] & ( (\camera|quantidade [1] & (\camera|quantidade~0_combout  & \camera|Selector27~0_combout )) ) ) ) # ( \camera|quantidade [2] & ( !\camera|quantidade [0] & ( (!\camera|state.000~q ) # (\camera|Selector27~0_combout ) ) ) )

	.dataa(!\camera|quantidade [1]),
	.datab(!\camera|quantidade~0_combout ),
	.datac(!\camera|Selector27~0_combout ),
	.datad(!\camera|state.000~q ),
	.datae(!\camera|quantidade [2]),
	.dataf(!\camera|quantidade [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector25~0 .extended_lut = "off";
defparam \camera|Selector25~0 .lut_mask = 64'h0000FF0F0101FF0E;
defparam \camera|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N44
dffeas \camera|quantidade[2] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|quantidade [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|quantidade[2] .is_wysiwyg = "true";
defparam \camera|quantidade[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N3
cyclonev_lcell_comb \camera|Add5~0 (
// Equation(s):
// \camera|Add5~0_combout  = ( \camera|quantidade [0] & ( (\camera|quantidade [2] & \camera|quantidade [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|quantidade [2]),
	.datad(!\camera|quantidade [1]),
	.datae(gnd),
	.dataf(!\camera|quantidade [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Add5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Add5~0 .extended_lut = "off";
defparam \camera|Add5~0 .lut_mask = 64'h00000000000F000F;
defparam \camera|Add5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N36
cyclonev_lcell_comb \camera|Selector24~0 (
// Equation(s):
// \camera|Selector24~0_combout  = ( \camera|Add5~0_combout  & ( (!\camera|quantidade [3] & (\camera|Selector27~0_combout  & (\camera|quantidade~0_combout ))) # (\camera|quantidade [3] & ((!\camera|state.000~q ) # ((\camera|Selector27~0_combout  & 
// !\camera|quantidade~0_combout )))) ) ) # ( !\camera|Add5~0_combout  & ( (\camera|quantidade [3] & ((!\camera|state.000~q ) # (\camera|Selector27~0_combout ))) ) )

	.dataa(!\camera|Selector27~0_combout ),
	.datab(!\camera|quantidade~0_combout ),
	.datac(!\camera|state.000~q ),
	.datad(!\camera|quantidade [3]),
	.datae(gnd),
	.dataf(!\camera|Add5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector24~0 .extended_lut = "off";
defparam \camera|Selector24~0 .lut_mask = 64'h00F500F511F411F4;
defparam \camera|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N37
dffeas \camera|quantidade[3] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|quantidade [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|quantidade[3] .is_wysiwyg = "true";
defparam \camera|quantidade[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N6
cyclonev_lcell_comb \camera|posx[9]~1 (
// Equation(s):
// \camera|posx[9]~1_combout  = ( !\camera|quantidade [3] & ( \camera|state.COUNT~q  & ( (!\camera|quantidade [0] & (\camera|quantidade [2] & (\camera|quantidade [1] & \camera|quantidade~0_combout ))) ) ) )

	.dataa(!\camera|quantidade [0]),
	.datab(!\camera|quantidade [2]),
	.datac(!\camera|quantidade [1]),
	.datad(!\camera|quantidade~0_combout ),
	.datae(!\camera|quantidade [3]),
	.dataf(!\camera|state.COUNT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|posx[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|posx[9]~1 .extended_lut = "off";
defparam \camera|posx[9]~1 .lut_mask = 64'h0000000000020000;
defparam \camera|posx[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N18
cyclonev_lcell_comb \camera|Selector28~3 (
// Equation(s):
// \camera|Selector28~3_combout  = ( \camera|achei~q  & ( \camera|posx[9]~1_combout  & ( (!\camera|Selector28~0_combout ) # ((!\camera|Selector28~2_combout ) # ((\camera|state.000~q  & \camera|always0~2_combout ))) ) ) ) # ( !\camera|achei~q  & ( 
// \camera|posx[9]~1_combout  & ( (\camera|state.000~q  & \camera|always0~2_combout ) ) ) ) # ( \camera|achei~q  & ( !\camera|posx[9]~1_combout  & ( (!\camera|Selector28~0_combout ) # (!\camera|Selector28~2_combout ) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|Selector28~0_combout ),
	.datac(!\camera|always0~2_combout ),
	.datad(!\camera|Selector28~2_combout ),
	.datae(!\camera|achei~q ),
	.dataf(!\camera|posx[9]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector28~3 .extended_lut = "off";
defparam \camera|Selector28~3 .lut_mask = 64'h0000FFCC0505FFCD;
defparam \camera|Selector28~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N20
dffeas \camera|achei (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector28~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|achei~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera|achei .is_wysiwyg = "true";
defparam \camera|achei .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N51
cyclonev_lcell_comb \camera|posx[9]~2 (
// Equation(s):
// \camera|posx[9]~2_combout  = ( \camera|posx[9]~1_combout  & ( !\camera|LessThan2~1_combout  & ( (\camera|always0~1_combout  & (!\SW[0]~input_o  & (!\camera|achei~q  & !\camera|LessThan3~2_combout ))) ) ) )

	.dataa(!\camera|always0~1_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\camera|achei~q ),
	.datad(!\camera|LessThan3~2_combout ),
	.datae(!\camera|posx[9]~1_combout ),
	.dataf(!\camera|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|posx[9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|posx[9]~2 .extended_lut = "off";
defparam \camera|posx[9]~2 .lut_mask = 64'h0000400000000000;
defparam \camera|posx[9]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N38
dffeas \camera|posx[6] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|posx~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|posx[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|posx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|posx[6] .is_wysiwyg = "true";
defparam \camera|posx[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N30
cyclonev_lcell_comb \camera|posx~25 (
// Equation(s):
// \camera|posx~25_combout  = ( !\camera|Equal3~0_combout  & ( (\camera|Add3~9_sumout  & ((!\camera|Add3~1_sumout ) # ((!\camera|LessThan4~0_combout  & (!\camera|LessThan4~1_combout ))))) ) ) # ( \camera|Equal3~0_combout  & ( ((\camera|Add4~9_sumout  & 
// ((!\camera|Add4~1_sumout ) # ((!\camera|LessThan4~0_combout  & !\camera|LessThan4~1_combout ))))) ) )

	.dataa(!\camera|Add3~9_sumout ),
	.datab(!\camera|LessThan4~0_combout ),
	.datac(!\camera|Add4~9_sumout ),
	.datad(!\camera|LessThan4~1_combout ),
	.datae(!\camera|Equal3~0_combout ),
	.dataf(!\camera|Add4~1_sumout ),
	.datag(!\camera|Add3~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|posx~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|posx~25 .extended_lut = "on";
defparam \camera|posx~25 .lut_mask = 64'h54500F0F54500C00;
defparam \camera|posx~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N32
dffeas \camera|posx[7] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|posx~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|posx[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|posx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|posx[7] .is_wysiwyg = "true";
defparam \camera|posx[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N30
cyclonev_lcell_comb \spawn_position_index[6]~feeder (
// Equation(s):
// \spawn_position_index[6]~feeder_combout  = ( \Add5~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spawn_position_index[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spawn_position_index[6]~feeder .extended_lut = "off";
defparam \spawn_position_index[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spawn_position_index[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N12
cyclonev_lcell_comb \spawn_position_index[5]~feeder (
// Equation(s):
// \spawn_position_index[5]~feeder_combout  = \Add5~9_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spawn_position_index[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spawn_position_index[5]~feeder .extended_lut = "off";
defparam \spawn_position_index[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \spawn_position_index[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N33
cyclonev_lcell_comb \spawn_position_index[4]~feeder (
// Equation(s):
// \spawn_position_index[4]~feeder_combout  = \Add5~13_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spawn_position_index[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spawn_position_index[4]~feeder .extended_lut = "off";
defparam \spawn_position_index[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \spawn_position_index[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N54
cyclonev_lcell_comb \spawn_position_index[3]~feeder (
// Equation(s):
// \spawn_position_index[3]~feeder_combout  = ( \Add5~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spawn_position_index[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spawn_position_index[3]~feeder .extended_lut = "off";
defparam \spawn_position_index[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spawn_position_index[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N57
cyclonev_lcell_comb \spawn_position_index[2]~feeder (
// Equation(s):
// \spawn_position_index[2]~feeder_combout  = \Add5~21_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spawn_position_index[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spawn_position_index[2]~feeder .extended_lut = "off";
defparam \spawn_position_index[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \spawn_position_index[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N30
cyclonev_lcell_comb \spawn_position_index[1]~feeder (
// Equation(s):
// \spawn_position_index[1]~feeder_combout  = \Add5~17_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add5~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spawn_position_index[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spawn_position_index[1]~feeder .extended_lut = "off";
defparam \spawn_position_index[1]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \spawn_position_index[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N12
cyclonev_lcell_comb \spawn_position_index[1]~_wirecell (
// Equation(s):
// \spawn_position_index[1]~_wirecell_combout  = ( !spawn_position_index[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!spawn_position_index[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spawn_position_index[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spawn_position_index[1]~_wirecell .extended_lut = "off";
defparam \spawn_position_index[1]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \spawn_position_index[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N32
dffeas \spawn_position_index[1] (
	.clk(\SLOW_CLK~q ),
	.d(\spawn_position_index[1]~feeder_combout ),
	.asdata(\spawn_position_index[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(\always1~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spawn_position_index[1]),
	.prn(vcc));
// synopsys translate_off
defparam \spawn_position_index[1] .is_wysiwyg = "true";
defparam \spawn_position_index[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N0
cyclonev_lcell_comb \Add5~1 (
// Equation(s):
// \Add5~1_sumout  = SUM(( spawn_position_index[0] ) + ( VCC ) + ( !VCC ))
// \Add5~2  = CARRY(( spawn_position_index[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!spawn_position_index[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~1_sumout ),
	.cout(\Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \Add5~1 .extended_lut = "off";
defparam \Add5~1 .lut_mask = 64'h00000000000000FF;
defparam \Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N3
cyclonev_lcell_comb \Add5~17 (
// Equation(s):
// \Add5~17_sumout  = SUM(( spawn_position_index[1] ) + ( GND ) + ( \Add5~2  ))
// \Add5~18  = CARRY(( spawn_position_index[1] ) + ( GND ) + ( \Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!spawn_position_index[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~17_sumout ),
	.cout(\Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \Add5~17 .extended_lut = "off";
defparam \Add5~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N48
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( \Add5~21_sumout  & ( (\Add5~25_sumout  & (\Add5~1_sumout  & \Add5~17_sumout )) ) )

	.dataa(gnd),
	.datab(!\Add5~25_sumout ),
	.datac(!\Add5~1_sumout ),
	.datad(!\Add5~17_sumout ),
	.datae(gnd),
	.dataf(!\Add5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h0000000000030003;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N51
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( \Add5~13_sumout  & ( (\Add5~5_sumout  & ((\LessThan0~0_combout ) # (\Add5~9_sumout ))) ) ) # ( !\Add5~13_sumout  & ( (\Add5~5_sumout  & \Add5~9_sumout ) ) )

	.dataa(!\Add5~5_sumout ),
	.datab(gnd),
	.datac(!\Add5~9_sumout ),
	.datad(!\LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\Add5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h0505050505550555;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N2
dffeas \spawn_position_index[0] (
	.clk(\SLOW_CLK~q ),
	.d(\Add5~1_sumout ),
	.asdata(spawn_position_index[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(\always1~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spawn_position_index[0]),
	.prn(vcc));
// synopsys translate_off
defparam \spawn_position_index[0] .is_wysiwyg = "true";
defparam \spawn_position_index[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N30
cyclonev_lcell_comb \Add6~22 (
// Equation(s):
// \Add6~22_cout  = CARRY(( \Add5~17_sumout  ) + ( \Add5~1_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~1_sumout ),
	.datad(!\Add5~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Add6~22 .extended_lut = "off";
defparam \Add6~22 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add6~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N33
cyclonev_lcell_comb \Add6~17 (
// Equation(s):
// \Add6~17_sumout  = SUM(( \Add5~21_sumout  ) + ( GND ) + ( \Add6~22_cout  ))
// \Add6~18  = CARRY(( \Add5~21_sumout  ) + ( GND ) + ( \Add6~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~17_sumout ),
	.cout(\Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \Add6~17 .extended_lut = "off";
defparam \Add6~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N59
dffeas \spawn_position_index[2] (
	.clk(\SLOW_CLK~q ),
	.d(\spawn_position_index[2]~feeder_combout ),
	.asdata(\Add6~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(\always1~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spawn_position_index[2]),
	.prn(vcc));
// synopsys translate_off
defparam \spawn_position_index[2] .is_wysiwyg = "true";
defparam \spawn_position_index[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N6
cyclonev_lcell_comb \Add5~21 (
// Equation(s):
// \Add5~21_sumout  = SUM(( spawn_position_index[2] ) + ( GND ) + ( \Add5~18  ))
// \Add5~22  = CARRY(( spawn_position_index[2] ) + ( GND ) + ( \Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!spawn_position_index[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~21_sumout ),
	.cout(\Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \Add5~21 .extended_lut = "off";
defparam \Add5~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N36
cyclonev_lcell_comb \Add6~1 (
// Equation(s):
// \Add6~1_sumout  = SUM(( \Add5~25_sumout  ) + ( GND ) + ( \Add6~18  ))
// \Add6~2  = CARRY(( \Add5~25_sumout  ) + ( GND ) + ( \Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add5~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~1_sumout ),
	.cout(\Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \Add6~1 .extended_lut = "off";
defparam \Add6~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N56
dffeas \spawn_position_index[3] (
	.clk(\SLOW_CLK~q ),
	.d(\spawn_position_index[3]~feeder_combout ),
	.asdata(\Add6~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(\always1~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spawn_position_index[3]),
	.prn(vcc));
// synopsys translate_off
defparam \spawn_position_index[3] .is_wysiwyg = "true";
defparam \spawn_position_index[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N9
cyclonev_lcell_comb \Add5~25 (
// Equation(s):
// \Add5~25_sumout  = SUM(( spawn_position_index[3] ) + ( GND ) + ( \Add5~22  ))
// \Add5~26  = CARRY(( spawn_position_index[3] ) + ( GND ) + ( \Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!spawn_position_index[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~25_sumout ),
	.cout(\Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \Add5~25 .extended_lut = "off";
defparam \Add5~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N39
cyclonev_lcell_comb \Add6~5 (
// Equation(s):
// \Add6~5_sumout  = SUM(( \Add5~13_sumout  ) + ( GND ) + ( \Add6~2  ))
// \Add6~6  = CARRY(( \Add5~13_sumout  ) + ( GND ) + ( \Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~5_sumout ),
	.cout(\Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \Add6~5 .extended_lut = "off";
defparam \Add6~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y18_N35
dffeas \spawn_position_index[4] (
	.clk(\SLOW_CLK~q ),
	.d(\spawn_position_index[4]~feeder_combout ),
	.asdata(\Add6~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(\always1~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spawn_position_index[4]),
	.prn(vcc));
// synopsys translate_off
defparam \spawn_position_index[4] .is_wysiwyg = "true";
defparam \spawn_position_index[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N12
cyclonev_lcell_comb \Add5~13 (
// Equation(s):
// \Add5~13_sumout  = SUM(( spawn_position_index[4] ) + ( GND ) + ( \Add5~26  ))
// \Add5~14  = CARRY(( spawn_position_index[4] ) + ( GND ) + ( \Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!spawn_position_index[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~13_sumout ),
	.cout(\Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \Add5~13 .extended_lut = "off";
defparam \Add5~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N42
cyclonev_lcell_comb \Add6~9 (
// Equation(s):
// \Add6~9_sumout  = SUM(( \Add5~9_sumout  ) + ( VCC ) + ( \Add6~6  ))
// \Add6~10  = CARRY(( \Add5~9_sumout  ) + ( VCC ) + ( \Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add5~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~9_sumout ),
	.cout(\Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \Add6~9 .extended_lut = "off";
defparam \Add6~9 .lut_mask = 64'h00000000000000FF;
defparam \Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N13
dffeas \spawn_position_index[5] (
	.clk(\SLOW_CLK~q ),
	.d(\spawn_position_index[5]~feeder_combout ),
	.asdata(\Add6~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(\always1~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spawn_position_index[5]),
	.prn(vcc));
// synopsys translate_off
defparam \spawn_position_index[5] .is_wysiwyg = "true";
defparam \spawn_position_index[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N15
cyclonev_lcell_comb \Add5~9 (
// Equation(s):
// \Add5~9_sumout  = SUM(( spawn_position_index[5] ) + ( GND ) + ( \Add5~14  ))
// \Add5~10  = CARRY(( spawn_position_index[5] ) + ( GND ) + ( \Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!spawn_position_index[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~9_sumout ),
	.cout(\Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \Add5~9 .extended_lut = "off";
defparam \Add5~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N45
cyclonev_lcell_comb \Add6~13 (
// Equation(s):
// \Add6~13_sumout  = SUM(( \Add5~5_sumout  ) + ( GND ) + ( \Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~13 .extended_lut = "off";
defparam \Add6~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y18_N31
dffeas \spawn_position_index[6] (
	.clk(\SLOW_CLK~q ),
	.d(\spawn_position_index[6]~feeder_combout ),
	.asdata(\Add6~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(\always1~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spawn_position_index[6]),
	.prn(vcc));
// synopsys translate_off
defparam \spawn_position_index[6] .is_wysiwyg = "true";
defparam \spawn_position_index[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N18
cyclonev_lcell_comb \Add5~5 (
// Equation(s):
// \Add5~5_sumout  = SUM(( spawn_position_index[6] ) + ( GND ) + ( \Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!spawn_position_index[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add5~5 .extended_lut = "off";
defparam \Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N21
cyclonev_lcell_comb \spawn_position_index~5 (
// Equation(s):
// \spawn_position_index~5_combout  = ( \LessThan0~1_combout  & ( \Add6~13_sumout  ) ) # ( !\LessThan0~1_combout  & ( \Add5~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~5_sumout ),
	.datad(!\Add6~13_sumout ),
	.datae(gnd),
	.dataf(!\LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spawn_position_index~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spawn_position_index~5 .extended_lut = "off";
defparam \spawn_position_index~5 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \spawn_position_index~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N42
cyclonev_lcell_comb \spawn_position_index~1 (
// Equation(s):
// \spawn_position_index~1_combout  = ( \Add5~17_sumout  & ( spawn_position_index[1] & ( (!\Add5~5_sumout ) # ((!\Add5~9_sumout  & ((!\LessThan0~0_combout ) # (!\Add5~13_sumout )))) ) ) ) # ( \Add5~17_sumout  & ( !spawn_position_index[1] ) ) # ( 
// !\Add5~17_sumout  & ( !spawn_position_index[1] & ( (\Add5~5_sumout  & (((\LessThan0~0_combout  & \Add5~13_sumout )) # (\Add5~9_sumout ))) ) ) )

	.dataa(!\Add5~5_sumout ),
	.datab(!\Add5~9_sumout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\Add5~13_sumout ),
	.datae(!\Add5~17_sumout ),
	.dataf(!spawn_position_index[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spawn_position_index~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spawn_position_index~1 .extended_lut = "off";
defparam \spawn_position_index~1 .lut_mask = 64'h1115FFFF0000EEEA;
defparam \spawn_position_index~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N36
cyclonev_lcell_comb \spawn_position_index~0 (
// Equation(s):
// \spawn_position_index~0_combout  = ( \LessThan0~0_combout  & ( \Add5~13_sumout  & ( (!\Add5~5_sumout  & ((\Add5~1_sumout ))) # (\Add5~5_sumout  & (spawn_position_index[0])) ) ) ) # ( !\LessThan0~0_combout  & ( \Add5~13_sumout  & ( (!\Add5~9_sumout  & 
// (((\Add5~1_sumout )))) # (\Add5~9_sumout  & ((!\Add5~5_sumout  & ((\Add5~1_sumout ))) # (\Add5~5_sumout  & (spawn_position_index[0])))) ) ) ) # ( \LessThan0~0_combout  & ( !\Add5~13_sumout  & ( (!\Add5~9_sumout  & (((\Add5~1_sumout )))) # (\Add5~9_sumout  
// & ((!\Add5~5_sumout  & ((\Add5~1_sumout ))) # (\Add5~5_sumout  & (spawn_position_index[0])))) ) ) ) # ( !\LessThan0~0_combout  & ( !\Add5~13_sumout  & ( (!\Add5~9_sumout  & (((\Add5~1_sumout )))) # (\Add5~9_sumout  & ((!\Add5~5_sumout  & ((\Add5~1_sumout 
// ))) # (\Add5~5_sumout  & (spawn_position_index[0])))) ) ) )

	.dataa(!spawn_position_index[0]),
	.datab(!\Add5~9_sumout ),
	.datac(!\Add5~5_sumout ),
	.datad(!\Add5~1_sumout ),
	.datae(!\LessThan0~0_combout ),
	.dataf(!\Add5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spawn_position_index~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spawn_position_index~0 .extended_lut = "off";
defparam \spawn_position_index~0 .lut_mask = 64'h01FD01FD01FD05F5;
defparam \spawn_position_index~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N15
cyclonev_lcell_comb \spawn_position_index~3 (
// Equation(s):
// \spawn_position_index~3_combout  = ( \Add5~13_sumout  & ( (!\LessThan0~1_combout ) # (\Add6~5_sumout ) ) ) # ( !\Add5~13_sumout  & ( (\LessThan0~1_combout  & \Add6~5_sumout ) ) )

	.dataa(!\LessThan0~1_combout ),
	.datab(gnd),
	.datac(!\Add6~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spawn_position_index~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spawn_position_index~3 .extended_lut = "off";
defparam \spawn_position_index~3 .lut_mask = 64'h05050505AFAFAFAF;
defparam \spawn_position_index~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N9
cyclonev_lcell_comb \spawn_position_index~6 (
// Equation(s):
// \spawn_position_index~6_combout  = ( \Add6~17_sumout  & ( (\Add5~21_sumout ) # (\LessThan0~1_combout ) ) ) # ( !\Add6~17_sumout  & ( (!\LessThan0~1_combout  & \Add5~21_sumout ) ) )

	.dataa(!\LessThan0~1_combout ),
	.datab(gnd),
	.datac(!\Add5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spawn_position_index~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spawn_position_index~6 .extended_lut = "off";
defparam \spawn_position_index~6 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \spawn_position_index~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N6
cyclonev_lcell_comb \spawn_position_index~2 (
// Equation(s):
// \spawn_position_index~2_combout  = ( \LessThan0~1_combout  & ( \Add6~1_sumout  ) ) # ( !\LessThan0~1_combout  & ( \Add5~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~25_sumout ),
	.datad(!\Add6~1_sumout ),
	.datae(gnd),
	.dataf(!\LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spawn_position_index~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spawn_position_index~2 .extended_lut = "off";
defparam \spawn_position_index~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \spawn_position_index~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N18
cyclonev_lcell_comb \spawn_position_index~4 (
// Equation(s):
// \spawn_position_index~4_combout  = ( \LessThan0~1_combout  & ( ((\Add5~9_sumout  & !\Add5~5_sumout )) # (\Add6~9_sumout ) ) ) # ( !\LessThan0~1_combout  & ( (\Add5~9_sumout  & !\Add5~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\Add6~9_sumout ),
	.datac(!\Add5~9_sumout ),
	.datad(!\Add5~5_sumout ),
	.datae(gnd),
	.dataf(!\LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spawn_position_index~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spawn_position_index~4 .extended_lut = "off";
defparam \spawn_position_index~4 .lut_mask = 64'h0F000F003F333F33;
defparam \spawn_position_index~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N0
cyclonev_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~4_combout  & ( (!\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & (!\spawn_position_index~3_combout  $ (!\spawn_position_index~6_combout )))) # 
// (\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  & ((\spawn_position_index~6_combout ) # (\spawn_position_index~0_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( \spawn_position_index~4_combout  & ( 
// ((!\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & !\spawn_position_index~3_combout )) # (\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout ))) # (\spawn_position_index~6_combout ) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~4_combout  & ( (!\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & (\spawn_position_index~3_combout ))) # (\spawn_position_index~1_combout  & 
// ((!\spawn_position_index~3_combout  & (\spawn_position_index~0_combout )) # (\spawn_position_index~3_combout  & ((\spawn_position_index~6_combout ))))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~4_combout  & ( 
// (!\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout )))) # (\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  & (!\spawn_position_index~3_combout  & 
// \spawn_position_index~6_combout ))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~0 .extended_lut = "off";
defparam \Mux41~0 .lut_mask = 64'h2240121764FF1270;
defparam \Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N6
cyclonev_lcell_comb \Mux41~1 (
// Equation(s):
// \Mux41~1_combout  = ( \spawn_position_index~3_combout  & ( \spawn_position_index~4_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  & (\spawn_position_index~2_combout  & \spawn_position_index~6_combout ))) ) ) ) # ( 
// \spawn_position_index~3_combout  & ( !\spawn_position_index~4_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  & ((!\spawn_position_index~2_combout ) # (\spawn_position_index~6_combout )))) ) ) ) # ( 
// !\spawn_position_index~3_combout  & ( !\spawn_position_index~4_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  $ (\spawn_position_index~2_combout )))) # 
// (\spawn_position_index~1_combout  & (\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  $ (!\spawn_position_index~2_combout )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~2_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~3_combout ),
	.dataf(!\spawn_position_index~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~1 .extended_lut = "off";
defparam \Mux41~1 .lut_mask = 64'h8412808800000008;
defparam \Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N39
cyclonev_lcell_comb \Mux41~2 (
// Equation(s):
// \Mux41~2_combout  = ( \Mux41~1_combout  & ( (\Mux41~0_combout ) # (\spawn_position_index~5_combout ) ) ) # ( !\Mux41~1_combout  & ( (!\spawn_position_index~5_combout  & \Mux41~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spawn_position_index~5_combout ),
	.datad(!\Mux41~0_combout ),
	.datae(gnd),
	.dataf(!\Mux41~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~2 .extended_lut = "off";
defparam \Mux41~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N36
cyclonev_lcell_comb \obstacle4_start_x~1 (
// Equation(s):
// \obstacle4_start_x~1_combout  = ( \Mux41~2_combout  & ( (\gameController|gameon~q  & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\gameController|gameon~q ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux41~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle4_start_x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle4_start_x~1 .extended_lut = "off";
defparam \obstacle4_start_x~1 .lut_mask = 64'h0000000030303030;
defparam \obstacle4_start_x~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y18_N38
dffeas \obstacle4_start_x[8] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle4_start_x~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle4_start_x[8]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle4_start_x[8] .is_wysiwyg = "true";
defparam \obstacle4_start_x[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N21
cyclonev_lcell_comb \controllerObstacle4|obstacle_x~0 (
// Equation(s):
// \controllerObstacle4|obstacle_x~0_combout  = ( \controllerObstacle4|obstacle_y [7] & ( \gameController|gameon~q  & ( (((\controllerObstacle4|obstacle_y [8] & \controllerObstacle4|obstacle_y [6])) # (\SW[0]~input_o )) # (\controllerObstacle4|obstacle_y 
// [9]) ) ) ) # ( !\controllerObstacle4|obstacle_y [7] & ( \gameController|gameon~q  & ( (\SW[0]~input_o ) # (\controllerObstacle4|obstacle_y [9]) ) ) ) # ( \controllerObstacle4|obstacle_y [7] & ( !\gameController|gameon~q  & ( \SW[0]~input_o  ) ) ) # ( 
// !\controllerObstacle4|obstacle_y [7] & ( !\gameController|gameon~q  & ( \SW[0]~input_o  ) ) )

	.dataa(!\controllerObstacle4|obstacle_y [8]),
	.datab(!\controllerObstacle4|obstacle_y [9]),
	.datac(!\controllerObstacle4|obstacle_y [6]),
	.datad(!\SW[0]~input_o ),
	.datae(!\controllerObstacle4|obstacle_y [7]),
	.dataf(!\gameController|gameon~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle4|obstacle_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|obstacle_x~0 .extended_lut = "off";
defparam \controllerObstacle4|obstacle_x~0 .lut_mask = 64'h00FF00FF33FF37FF;
defparam \controllerObstacle4|obstacle_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y22_N35
dffeas \controllerObstacle4|obstacle_x[8] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle4_start_x[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle4|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle4|obstacle_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle4|obstacle_x[8] .is_wysiwyg = "true";
defparam \controllerObstacle4|obstacle_x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N57
cyclonev_lcell_comb \camera|posx~0 (
// Equation(s):
// \camera|posx~0_combout  = ( \camera|Add4~1_sumout  & ( (\camera|Add3~5_sumout  & (!\camera|Equal3~0_combout  & !\camera|Add3~1_sumout )) ) ) # ( !\camera|Add4~1_sumout  & ( (!\camera|Equal3~0_combout  & (((\camera|Add3~5_sumout  & !\camera|Add3~1_sumout 
// )))) # (\camera|Equal3~0_combout  & (\camera|Add4~5_sumout )) ) )

	.dataa(!\camera|Add4~5_sumout ),
	.datab(!\camera|Add3~5_sumout ),
	.datac(!\camera|Equal3~0_combout ),
	.datad(!\camera|Add3~1_sumout ),
	.datae(gnd),
	.dataf(!\camera|Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|posx~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|posx~0 .extended_lut = "off";
defparam \camera|posx~0 .lut_mask = 64'h3505350530003000;
defparam \camera|posx~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N59
dffeas \camera|posx[8] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|posx~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|posx[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|posx [8]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|posx[8] .is_wysiwyg = "true";
defparam \camera|posx[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N42
cyclonev_lcell_comb \camera|posx~4 (
// Equation(s):
// \camera|posx~4_combout  = ( \camera|LessThan4~1_combout  & ( \camera|x~1_combout  & ( (!\camera|Equal3~0_combout  & ((!\camera|Add3~1_sumout ))) # (\camera|Equal3~0_combout  & (!\camera|Add4~1_sumout )) ) ) ) # ( !\camera|LessThan4~1_combout  & ( 
// \camera|x~1_combout  & ( (!\camera|LessThan4~0_combout ) # ((!\camera|Equal3~0_combout  & ((!\camera|Add3~1_sumout ))) # (\camera|Equal3~0_combout  & (!\camera|Add4~1_sumout ))) ) ) )

	.dataa(!\camera|LessThan4~0_combout ),
	.datab(!\camera|Equal3~0_combout ),
	.datac(!\camera|Add4~1_sumout ),
	.datad(!\camera|Add3~1_sumout ),
	.datae(!\camera|LessThan4~1_combout ),
	.dataf(!\camera|x~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|posx~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|posx~4 .extended_lut = "off";
defparam \camera|posx~4 .lut_mask = 64'h00000000FEBAFC30;
defparam \camera|posx~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N44
dffeas \camera|posx[5] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|posx~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|posx[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|posx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|posx[5] .is_wysiwyg = "true";
defparam \camera|posx[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N15
cyclonev_lcell_comb \LessThan27~0 (
// Equation(s):
// \LessThan27~0_combout  = ( \camera|posx [5] & ( !\controllerObstacle4|obstacle_x [8] $ (!\camera|posx [8] $ (((\camera|posx [6] & \camera|posx [7])))) ) ) # ( !\camera|posx [5] & ( !\controllerObstacle4|obstacle_x [8] $ (!\camera|posx [8]) ) )

	.dataa(!\camera|posx [6]),
	.datab(!\camera|posx [7]),
	.datac(!\controllerObstacle4|obstacle_x [8]),
	.datad(!\camera|posx [8]),
	.datae(gnd),
	.dataf(!\camera|posx [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan27~0 .extended_lut = "off";
defparam \LessThan27~0 .lut_mask = 64'h0FF00FF01EE11EE1;
defparam \LessThan27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N6
cyclonev_lcell_comb \Mux40~1 (
// Equation(s):
// \Mux40~1_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  & (\spawn_position_index~6_combout  & \spawn_position_index~3_combout ))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  $ (\spawn_position_index~3_combout )))) ) ) ) # ( 
// !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  $ (\spawn_position_index~3_combout )))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~1 .extended_lut = "off";
defparam \Mux40~1 .lut_mask = 64'h8020401000000004;
defparam \Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N12
cyclonev_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  $ (\spawn_position_index~6_combout )))) ) ) ) # ( 
// !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~3_combout  & (!\spawn_position_index~1_combout  $ (!\spawn_position_index~6_combout )))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~3_combout  & (!\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  $ (\spawn_position_index~6_combout )))) # 
// (\spawn_position_index~3_combout  & (!\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  $ (!\spawn_position_index~6_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( 
// (\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout  & (\spawn_position_index~3_combout  & \spawn_position_index~6_combout )) # (\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  & !\spawn_position_index~6_combout 
// )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~0 .extended_lut = "off";
defparam \Mux40~0 .lut_mask = 64'h1004824820802002;
defparam \Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N30
cyclonev_lcell_comb \Mux40~2 (
// Equation(s):
// \Mux40~2_combout  = ( \Mux40~0_combout  & ( (!\spawn_position_index~4_combout ) # (\Mux40~1_combout ) ) ) # ( !\Mux40~0_combout  & ( (\spawn_position_index~4_combout  & \Mux40~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spawn_position_index~4_combout ),
	.datad(!\Mux40~1_combout ),
	.datae(gnd),
	.dataf(!\Mux40~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~2 .extended_lut = "off";
defparam \Mux40~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N33
cyclonev_lcell_comb \obstacle4_start_x~0 (
// Equation(s):
// \obstacle4_start_x~0_combout  = ( \Mux40~2_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux40~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle4_start_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle4_start_x~0 .extended_lut = "off";
defparam \obstacle4_start_x~0 .lut_mask = 64'h0000000000F000F0;
defparam \obstacle4_start_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N34
dffeas \obstacle4_start_x[9] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle4_start_x~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle4_start_x[9]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle4_start_x[9] .is_wysiwyg = "true";
defparam \obstacle4_start_x[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N20
dffeas \controllerObstacle4|obstacle_x[9] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle4_start_x[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle4|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle4|obstacle_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle4|obstacle_x[9] .is_wysiwyg = "true";
defparam \controllerObstacle4|obstacle_x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N42
cyclonev_lcell_comb \Mux44~7 (
// Equation(s):
// \Mux44~7_combout  = ( \spawn_position_index~1_combout  & ( \spawn_position_index~0_combout  & ( (!\LessThan0~1_combout  & ((!\Add5~21_sumout  & ((\Add5~25_sumout ) # (\Add5~5_sumout ))) # (\Add5~21_sumout  & (\Add5~5_sumout  & \Add5~25_sumout )))) ) ) ) # 
// ( !\spawn_position_index~1_combout  & ( \spawn_position_index~0_combout  & ( ((\Add5~21_sumout  & ((!\Add5~5_sumout ) # (\Add5~25_sumout )))) # (\LessThan0~1_combout ) ) ) ) # ( \spawn_position_index~1_combout  & ( !\spawn_position_index~0_combout  & ( 
// ((!\Add5~21_sumout  & (!\Add5~5_sumout )) # (\Add5~21_sumout  & ((!\Add5~25_sumout )))) # (\LessThan0~1_combout ) ) ) ) # ( !\spawn_position_index~1_combout  & ( !\spawn_position_index~0_combout  & ( (!\Add5~21_sumout  & (!\Add5~5_sumout  & 
// !\LessThan0~1_combout )) ) ) )

	.dataa(!\Add5~21_sumout ),
	.datab(!\Add5~5_sumout ),
	.datac(!\LessThan0~1_combout ),
	.datad(!\Add5~25_sumout ),
	.datae(!\spawn_position_index~1_combout ),
	.dataf(!\spawn_position_index~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~7 .extended_lut = "off";
defparam \Mux44~7 .lut_mask = 64'h8080DF8F4F5F20B0;
defparam \Mux44~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N54
cyclonev_lcell_comb \Mux44~2 (
// Equation(s):
// \Mux44~2_combout  = ( \Add6~1_sumout  & ( \Add6~13_sumout  & ( (!\LessThan0~1_combout  & (\Mux44~7_combout )) # (\LessThan0~1_combout  & ((!\Mux44~7_combout  & (\spawn_position_index~1_combout )) # (\Mux44~7_combout  & (!\spawn_position_index~1_combout  & 
// \Add6~17_sumout )))) ) ) ) # ( !\Add6~1_sumout  & ( \Add6~13_sumout  & ( (!\LessThan0~1_combout  & (\Mux44~7_combout )) # (\LessThan0~1_combout  & (\spawn_position_index~1_combout  & (!\Mux44~7_combout  $ (\Add6~17_sumout )))) ) ) ) # ( \Add6~1_sumout  & 
// ( !\Add6~13_sumout  & ( (!\LessThan0~1_combout  & (\Mux44~7_combout )) # (\LessThan0~1_combout  & (!\Add6~17_sumout  $ (((\Mux44~7_combout  & !\spawn_position_index~1_combout ))))) ) ) ) # ( !\Add6~1_sumout  & ( !\Add6~13_sumout  & ( !\Mux44~7_combout  $ 
// (((!\LessThan0~1_combout ) # ((\Add6~17_sumout ) # (\spawn_position_index~1_combout )))) ) ) )

	.dataa(!\LessThan0~1_combout ),
	.datab(!\Mux44~7_combout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\Add6~17_sumout ),
	.datae(!\Add6~1_sumout ),
	.dataf(!\Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~2 .extended_lut = "off";
defparam \Mux44~2 .lut_mask = 64'h6333673226232636;
defparam \Mux44~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N36
cyclonev_lcell_comb \Mux44~8 (
// Equation(s):
// \Mux44~8_combout  = ( \LessThan0~1_combout  & ( \spawn_position_index~0_combout  & ( !\spawn_position_index~1_combout  ) ) ) # ( !\LessThan0~1_combout  & ( \spawn_position_index~0_combout  & ( (\Add5~25_sumout  & (!\Add5~5_sumout  $ 
// (((\spawn_position_index~1_combout ) # (\Add5~21_sumout ))))) ) ) ) # ( \LessThan0~1_combout  & ( !\spawn_position_index~0_combout  & ( \spawn_position_index~1_combout  ) ) ) # ( !\LessThan0~1_combout  & ( !\spawn_position_index~0_combout  & ( 
// (!\Add5~25_sumout  & (((!\Add5~5_sumout )))) # (\Add5~25_sumout  & ((!\Add5~21_sumout  & (\spawn_position_index~1_combout  & !\Add5~5_sumout )) # (\Add5~21_sumout  & (!\spawn_position_index~1_combout  & \Add5~5_sumout )))) ) ) )

	.dataa(!\Add5~21_sumout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\Add5~25_sumout ),
	.datad(!\Add5~5_sumout ),
	.datae(!\LessThan0~1_combout ),
	.dataf(!\spawn_position_index~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~8 .extended_lut = "off";
defparam \Mux44~8 .lut_mask = 64'hF20433330807CCCC;
defparam \Mux44~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y18_N24
cyclonev_lcell_comb \Mux44~3 (
// Equation(s):
// \Mux44~3_combout  = ( \Mux44~8_combout  & ( \spawn_position_index~1_combout  & ( (!\LessThan0~1_combout ) # ((!\Add6~13_sumout  & ((!\Add6~1_sumout ) # (!\Add6~17_sumout )))) ) ) ) # ( !\Mux44~8_combout  & ( \spawn_position_index~1_combout  & ( 
// (\Add6~1_sumout  & (\LessThan0~1_combout  & \Add6~13_sumout )) ) ) ) # ( \Mux44~8_combout  & ( !\spawn_position_index~1_combout  & ( (!\LessThan0~1_combout ) # ((\Add6~1_sumout  & (!\Add6~13_sumout  $ (\Add6~17_sumout )))) ) ) ) # ( !\Mux44~8_combout  & ( 
// !\spawn_position_index~1_combout  & ( (\LessThan0~1_combout  & ((!\Add6~1_sumout  & (!\Add6~13_sumout )) # (\Add6~1_sumout  & (\Add6~13_sumout  & \Add6~17_sumout )))) ) ) )

	.dataa(!\Add6~1_sumout ),
	.datab(!\LessThan0~1_combout ),
	.datac(!\Add6~13_sumout ),
	.datad(!\Add6~17_sumout ),
	.datae(!\Mux44~8_combout ),
	.dataf(!\spawn_position_index~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~3 .extended_lut = "off";
defparam \Mux44~3 .lut_mask = 64'h2021DCCD0101FCEC;
defparam \Mux44~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N48
cyclonev_lcell_comb \Mux44~1 (
// Equation(s):
// \Mux44~1_combout  = ( \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  & !\spawn_position_index~6_combout )) # (\spawn_position_index~1_combout  & 
// ((\spawn_position_index~6_combout ))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (\spawn_position_index~6_combout  & ((!\spawn_position_index~0_combout ) # (\spawn_position_index~1_combout ))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(gnd),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~1 .extended_lut = "off";
defparam \Mux44~1 .lut_mask = 64'h0B0B838300000000;
defparam \Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N48
cyclonev_lcell_comb \Mux44~6 (
// Equation(s):
// \Mux44~6_combout  = ( \LessThan0~1_combout  & ( \spawn_position_index~0_combout  & ( \spawn_position_index~1_combout  ) ) ) # ( !\LessThan0~1_combout  & ( \spawn_position_index~0_combout  & ( (!\Add5~21_sumout  & (!\Add5~5_sumout  $ (((!\Add5~25_sumout ) 
// # (\spawn_position_index~1_combout ))))) # (\Add5~21_sumout  & ((!\Add5~5_sumout  & (!\Add5~25_sumout )) # (\Add5~5_sumout  & ((\spawn_position_index~1_combout ))))) ) ) ) # ( \LessThan0~1_combout  & ( !\spawn_position_index~0_combout  & ( 
// !\spawn_position_index~1_combout  ) ) ) # ( !\LessThan0~1_combout  & ( !\spawn_position_index~0_combout  & ( (\Add5~21_sumout  & ((!\Add5~25_sumout  & ((!\Add5~5_sumout ) # (\spawn_position_index~1_combout ))) # (\Add5~25_sumout  & (!\Add5~5_sumout  $ 
// (!\spawn_position_index~1_combout ))))) ) ) )

	.dataa(!\Add5~25_sumout ),
	.datab(!\Add5~5_sumout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\Add5~21_sumout ),
	.datae(!\LessThan0~1_combout ),
	.dataf(!\spawn_position_index~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~6 .extended_lut = "off";
defparam \Mux44~6 .lut_mask = 64'h009EF0F0638B0F0F;
defparam \Mux44~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N12
cyclonev_lcell_comb \Mux44~0 (
// Equation(s):
// \Mux44~0_combout  = ( \Add6~17_sumout  & ( \Add6~13_sumout  & ( !\Mux44~6_combout  $ ((((!\LessThan0~1_combout ) # (\Add6~1_sumout )) # (\spawn_position_index~0_combout ))) ) ) ) # ( !\Add6~17_sumout  & ( \Add6~13_sumout  & ( (!\LessThan0~1_combout  & 
// (\Mux44~6_combout )) # (\LessThan0~1_combout  & (\spawn_position_index~0_combout  & ((!\Add6~1_sumout ) # (\Mux44~6_combout )))) ) ) ) # ( \Add6~17_sumout  & ( !\Add6~13_sumout  & ( (!\LessThan0~1_combout  & (\Mux44~6_combout )) # (\LessThan0~1_combout  & 
// ((!\Add6~1_sumout ) # ((!\Mux44~6_combout  & !\spawn_position_index~0_combout )))) ) ) ) # ( !\Add6~17_sumout  & ( !\Add6~13_sumout  & ( (!\Mux44~6_combout  & (\spawn_position_index~0_combout  & (\LessThan0~1_combout  & \Add6~1_sumout ))) # 
// (\Mux44~6_combout  & (((!\LessThan0~1_combout )))) ) ) )

	.dataa(!\Mux44~6_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\LessThan0~1_combout ),
	.datad(!\Add6~1_sumout ),
	.datae(!\Add6~17_sumout ),
	.dataf(!\Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~0 .extended_lut = "off";
defparam \Mux44~0 .lut_mask = 64'h50525F5853515955;
defparam \Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N39
cyclonev_lcell_comb \Mux44~4 (
// Equation(s):
// \Mux44~4_combout  = ( \Mux44~1_combout  & ( \Mux44~0_combout  & ( (!\spawn_position_index~3_combout ) # ((!\spawn_position_index~4_combout  & (!\Mux44~2_combout )) # (\spawn_position_index~4_combout  & ((\Mux44~3_combout )))) ) ) ) # ( !\Mux44~1_combout  
// & ( \Mux44~0_combout  & ( (!\spawn_position_index~4_combout  & ((!\Mux44~2_combout ) # ((!\spawn_position_index~3_combout )))) # (\spawn_position_index~4_combout  & (((\Mux44~3_combout  & \spawn_position_index~3_combout )))) ) ) ) # ( \Mux44~1_combout  & 
// ( !\Mux44~0_combout  & ( (!\spawn_position_index~4_combout  & (!\Mux44~2_combout  & ((\spawn_position_index~3_combout )))) # (\spawn_position_index~4_combout  & (((!\spawn_position_index~3_combout ) # (\Mux44~3_combout )))) ) ) ) # ( !\Mux44~1_combout  & 
// ( !\Mux44~0_combout  & ( (\spawn_position_index~3_combout  & ((!\spawn_position_index~4_combout  & (!\Mux44~2_combout )) # (\spawn_position_index~4_combout  & ((\Mux44~3_combout ))))) ) ) )

	.dataa(!\spawn_position_index~4_combout ),
	.datab(!\Mux44~2_combout ),
	.datac(!\Mux44~3_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\Mux44~1_combout ),
	.dataf(!\Mux44~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~4 .extended_lut = "off";
defparam \Mux44~4 .lut_mask = 64'h008D558DAA8DFF8D;
defparam \Mux44~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N33
cyclonev_lcell_comb \Mux44~5 (
// Equation(s):
// \Mux44~5_combout  = ( \Mux44~4_combout  ) # ( !\Mux44~4_combout  & ( (!\gameController|gameon~q ) # (\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gameController|gameon~q ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\Mux44~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~5 .extended_lut = "off";
defparam \Mux44~5 .lut_mask = 64'hF0FFF0FFFFFFFFFF;
defparam \Mux44~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N34
dffeas \obstacle4_start_x[5] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux44~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle4_start_x[5]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle4_start_x[5] .is_wysiwyg = "true";
defparam \obstacle4_start_x[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N39
cyclonev_lcell_comb \controllerObstacle4|obstacle_x[5]~feeder (
// Equation(s):
// \controllerObstacle4|obstacle_x[5]~feeder_combout  = obstacle4_start_x[5]

	.dataa(gnd),
	.datab(!obstacle4_start_x[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle4|obstacle_x[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|obstacle_x[5]~feeder .extended_lut = "off";
defparam \controllerObstacle4|obstacle_x[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \controllerObstacle4|obstacle_x[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y24_N41
dffeas \controllerObstacle4|obstacle_x[5] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle4|obstacle_x[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle4|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle4|obstacle_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle4|obstacle_x[5] .is_wysiwyg = "true";
defparam \controllerObstacle4|obstacle_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N57
cyclonev_lcell_comb \LessThan26~0 (
// Equation(s):
// \LessThan26~0_combout  = ( \camera|posx [5] & ( \controllerObstacle4|obstacle_x [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controllerObstacle4|obstacle_x [5]),
	.datae(gnd),
	.dataf(!\camera|posx [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan26~0 .extended_lut = "off";
defparam \LessThan26~0 .lut_mask = 64'h0000000000FF00FF;
defparam \LessThan26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N54
cyclonev_lcell_comb \Mux43~1 (
// Equation(s):
// \Mux43~1_combout  = ( \spawn_position_index~4_combout  & ( \spawn_position_index~2_combout  & ( (\spawn_position_index~3_combout  & ((!\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  & \spawn_position_index~6_combout )) # 
// (\spawn_position_index~0_combout  & (\spawn_position_index~1_combout  & !\spawn_position_index~6_combout )))) ) ) ) # ( !\spawn_position_index~4_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~0_combout  & 
// (\spawn_position_index~3_combout  & (!\spawn_position_index~1_combout  $ (!\spawn_position_index~6_combout )))) # (\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout  & 
// \spawn_position_index~3_combout )) # (\spawn_position_index~6_combout  & ((!\spawn_position_index~3_combout ))))) ) ) ) # ( !\spawn_position_index~4_combout  & ( !\spawn_position_index~2_combout  & ( (!\spawn_position_index~0_combout  & 
// ((!\spawn_position_index~1_combout  & (\spawn_position_index~6_combout  & !\spawn_position_index~3_combout )) # (\spawn_position_index~1_combout  & ((\spawn_position_index~3_combout ))))) # (\spawn_position_index~0_combout  & 
// (!\spawn_position_index~1_combout  $ (((\spawn_position_index~6_combout  & !\spawn_position_index~3_combout ))))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~4_combout ),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~1 .extended_lut = "off";
defparam \Mux43~1 .lut_mask = 64'h4966000005680018;
defparam \Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N24
cyclonev_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = ( \spawn_position_index~4_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~6_combout  & ((!\spawn_position_index~0_combout ) # ((\spawn_position_index~3_combout )))) # (\spawn_position_index~6_combout  & 
// (\spawn_position_index~3_combout  & (!\spawn_position_index~0_combout  $ (!\spawn_position_index~1_combout )))) ) ) ) # ( !\spawn_position_index~4_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~3_combout  & 
// ((!\spawn_position_index~6_combout ) # ((\spawn_position_index~0_combout  & !\spawn_position_index~1_combout )))) # (\spawn_position_index~3_combout  & (!\spawn_position_index~0_combout  $ (!\spawn_position_index~1_combout  $ 
// (\spawn_position_index~6_combout )))) ) ) ) # ( \spawn_position_index~4_combout  & ( !\spawn_position_index~2_combout  & ( (!\spawn_position_index~0_combout  & (\spawn_position_index~1_combout  & (\spawn_position_index~6_combout  & 
// \spawn_position_index~3_combout ))) # (\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  $ (((!\spawn_position_index~6_combout  & \spawn_position_index~3_combout ))))) ) ) ) # ( !\spawn_position_index~4_combout  & ( 
// !\spawn_position_index~2_combout  & ( (!\spawn_position_index~1_combout  & (((!\spawn_position_index~6_combout  & !\spawn_position_index~3_combout )))) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~3_combout  & 
// (\spawn_position_index~0_combout )) # (\spawn_position_index~3_combout  & ((!\spawn_position_index~6_combout ))))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~4_combout ),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~0 .extended_lut = "off";
defparam \Mux43~0 .lut_mask = 64'hD1304416F469A0F6;
defparam \Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N42
cyclonev_lcell_comb \Mux43~2 (
// Equation(s):
// \Mux43~2_combout  = ( \Mux43~0_combout  & ( (\spawn_position_index~5_combout  & \Mux43~1_combout ) ) ) # ( !\Mux43~0_combout  & ( (!\spawn_position_index~5_combout ) # (\Mux43~1_combout ) ) )

	.dataa(gnd),
	.datab(!\spawn_position_index~5_combout ),
	.datac(gnd),
	.datad(!\Mux43~1_combout ),
	.datae(gnd),
	.dataf(!\Mux43~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~2 .extended_lut = "off";
defparam \Mux43~2 .lut_mask = 64'hCCFFCCFF00330033;
defparam \Mux43~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N45
cyclonev_lcell_comb \obstacle4_start_x~2 (
// Equation(s):
// \obstacle4_start_x~2_combout  = ( \Mux43~2_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux43~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle4_start_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle4_start_x~2 .extended_lut = "off";
defparam \obstacle4_start_x~2 .lut_mask = 64'h0000000000AA00AA;
defparam \obstacle4_start_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N46
dffeas \obstacle4_start_x[6] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle4_start_x~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle4_start_x[6]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle4_start_x[6] .is_wysiwyg = "true";
defparam \obstacle4_start_x[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N53
dffeas \controllerObstacle4|obstacle_x[6] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle4_start_x[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle4|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle4|obstacle_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle4|obstacle_x[6] .is_wysiwyg = "true";
defparam \controllerObstacle4|obstacle_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N18
cyclonev_lcell_comb \LessThan27~2 (
// Equation(s):
// \LessThan27~2_combout  = ( \controllerObstacle4|obstacle_x [6] & ( !\camera|posx [6] $ (\camera|posx [5]) ) ) # ( !\controllerObstacle4|obstacle_x [6] & ( !\camera|posx [6] $ (!\camera|posx [5]) ) )

	.dataa(!\camera|posx [6]),
	.datab(!\camera|posx [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controllerObstacle4|obstacle_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan27~2 .extended_lut = "off";
defparam \LessThan27~2 .lut_mask = 64'h6666666699999999;
defparam \LessThan27~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N48
cyclonev_lcell_comb \Mux42~1 (
// Equation(s):
// \Mux42~1_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  $ (((\spawn_position_index~6_combout  & !\spawn_position_index~3_combout ))))) # 
// (\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout ) # (!\spawn_position_index~6_combout  $ (!\spawn_position_index~3_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~6_combout  & (!\spawn_position_index~3_combout  $ (((\spawn_position_index~1_combout ) # (\spawn_position_index~0_combout ))))) # (\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  $ 
// ((!\spawn_position_index~1_combout )))) ) ) ) # ( \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout  & ((\spawn_position_index~3_combout ) # 
// (\spawn_position_index~0_combout )))) # (\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  & ((!\spawn_position_index~3_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  & (!\spawn_position_index~6_combout  $ (!\spawn_position_index~3_combout )))) # (\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  $ 
// (((\spawn_position_index~6_combout  & \spawn_position_index~3_combout ))))) ) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~1 .extended_lut = "off";
defparam \Mux42~1 .lut_mask = 64'h4C8964A0943EB5F2;
defparam \Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N30
cyclonev_lcell_comb \Mux42~2 (
// Equation(s):
// \Mux42~2_combout  = ( \spawn_position_index~3_combout  & ( \spawn_position_index~5_combout  & ( (\spawn_position_index~6_combout  & (\spawn_position_index~2_combout  & (!\spawn_position_index~1_combout  $ (\spawn_position_index~0_combout )))) ) ) ) # ( 
// \spawn_position_index~3_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  & !\spawn_position_index~2_combout ))) # 
// (\spawn_position_index~6_combout  & ((!\spawn_position_index~1_combout  & ((!\spawn_position_index~0_combout ) # (!\spawn_position_index~2_combout ))) # (\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  & 
// !\spawn_position_index~2_combout )))) ) ) ) # ( !\spawn_position_index~3_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (\spawn_position_index~6_combout  & (\spawn_position_index~1_combout ))) # 
// (\spawn_position_index~0_combout  & ((!\spawn_position_index~2_combout  & (!\spawn_position_index~6_combout )) # (\spawn_position_index~2_combout  & ((\spawn_position_index~1_combout ))))) ) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~0_combout ),
	.datad(!\spawn_position_index~2_combout ),
	.datae(!\spawn_position_index~3_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~2 .extended_lut = "off";
defparam \Mux42~2 .lut_mask = 64'h1A13D44000000041;
defparam \Mux42~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N0
cyclonev_lcell_comb \Mux42~3 (
// Equation(s):
// \Mux42~3_combout  = ( \Mux42~2_combout  & ( (\Mux42~1_combout ) # (\spawn_position_index~4_combout ) ) ) # ( !\Mux42~2_combout  & ( (!\spawn_position_index~4_combout  & \Mux42~1_combout ) ) )

	.dataa(gnd),
	.datab(!\spawn_position_index~4_combout ),
	.datac(gnd),
	.datad(!\Mux42~1_combout ),
	.datae(gnd),
	.dataf(!\Mux42~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~3 .extended_lut = "off";
defparam \Mux42~3 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \Mux42~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N3
cyclonev_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = (!\gameController|gameon~q ) # ((\Mux42~3_combout ) # (\SW[0]~input_o ))

	.dataa(!\gameController|gameon~q ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\Mux42~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~0 .extended_lut = "off";
defparam \Mux42~0 .lut_mask = 64'hAFFFAFFFAFFFAFFF;
defparam \Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N4
dffeas \obstacle4_start_x[7] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle4_start_x[7]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle4_start_x[7] .is_wysiwyg = "true";
defparam \obstacle4_start_x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N17
dffeas \controllerObstacle4|obstacle_x[7] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle4_start_x[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle4|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle4|obstacle_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle4|obstacle_x[7] .is_wysiwyg = "true";
defparam \controllerObstacle4|obstacle_x[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N21
cyclonev_lcell_comb \LessThan27~1 (
// Equation(s):
// \LessThan27~1_combout  = ( \camera|posx [5] & ( \camera|posx [6] & ( !\controllerObstacle4|obstacle_x [7] $ (\camera|posx [7]) ) ) ) # ( !\camera|posx [5] & ( \camera|posx [6] & ( !\controllerObstacle4|obstacle_x [7] $ (!\camera|posx [7]) ) ) ) # ( 
// \camera|posx [5] & ( !\camera|posx [6] & ( !\controllerObstacle4|obstacle_x [7] $ (!\camera|posx [7]) ) ) ) # ( !\camera|posx [5] & ( !\camera|posx [6] & ( !\controllerObstacle4|obstacle_x [7] $ (!\camera|posx [7]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle4|obstacle_x [7]),
	.datad(!\camera|posx [7]),
	.datae(!\camera|posx [5]),
	.dataf(!\camera|posx [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan27~1 .extended_lut = "off";
defparam \LessThan27~1 .lut_mask = 64'h0FF00FF00FF0F00F;
defparam \LessThan27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N59
dffeas \camera|posx[9] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\camera|Add3~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\camera|posx[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|posx [9]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|posx[9] .is_wysiwyg = "true";
defparam \camera|posx[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N21
cyclonev_lcell_comb \Add12~2 (
// Equation(s):
// \Add12~2_combout  = ( \camera|posx [9] & ( (!\camera|posx [6]) # ((!\camera|posx [5]) # ((!\camera|posx [7]) # (!\camera|posx [8]))) ) ) # ( !\camera|posx [9] & ( (\camera|posx [6] & (\camera|posx [5] & (\camera|posx [7] & \camera|posx [8]))) ) )

	.dataa(!\camera|posx [6]),
	.datab(!\camera|posx [5]),
	.datac(!\camera|posx [7]),
	.datad(!\camera|posx [8]),
	.datae(gnd),
	.dataf(!\camera|posx [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add12~2 .extended_lut = "off";
defparam \Add12~2 .lut_mask = 64'h00010001FFFEFFFE;
defparam \Add12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N12
cyclonev_lcell_comb \LessThan27~3 (
// Equation(s):
// \LessThan27~3_combout  = ( !\LessThan27~1_combout  & ( \Add12~2_combout  & ( (!\LessThan27~0_combout  & (\controllerObstacle4|obstacle_x [9] & (\LessThan26~0_combout  & !\LessThan27~2_combout ))) ) ) ) # ( !\LessThan27~1_combout  & ( !\Add12~2_combout  & 
// ( (!\LessThan27~0_combout  & (!\controllerObstacle4|obstacle_x [9] & (\LessThan26~0_combout  & !\LessThan27~2_combout ))) ) ) )

	.dataa(!\LessThan27~0_combout ),
	.datab(!\controllerObstacle4|obstacle_x [9]),
	.datac(!\LessThan26~0_combout ),
	.datad(!\LessThan27~2_combout ),
	.datae(!\LessThan27~1_combout ),
	.dataf(!\Add12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan27~3 .extended_lut = "off";
defparam \LessThan27~3 .lut_mask = 64'h0800000002000000;
defparam \LessThan27~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N27
cyclonev_lcell_comb \Add21~3 (
// Equation(s):
// \Add21~3_combout  = ( \controllerObstacle4|obstacle_x [5] & ( !\controllerObstacle4|obstacle_x [7] $ (!\controllerObstacle4|obstacle_x [6]) ) ) # ( !\controllerObstacle4|obstacle_x [5] & ( \controllerObstacle4|obstacle_x [7] ) )

	.dataa(gnd),
	.datab(!\controllerObstacle4|obstacle_x [7]),
	.datac(!\controllerObstacle4|obstacle_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controllerObstacle4|obstacle_x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add21~3 .extended_lut = "off";
defparam \Add21~3 .lut_mask = 64'h333333333C3C3C3C;
defparam \Add21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N30
cyclonev_lcell_comb \LessThan28~1 (
// Equation(s):
// \LessThan28~1_combout  = ( \camera|posx [5] & ( (!\camera|posx [6] & (!\controllerObstacle4|obstacle_x [5] $ (\controllerObstacle4|obstacle_x [6]))) ) ) # ( !\camera|posx [5] & ( (\camera|posx [6] & (!\controllerObstacle4|obstacle_x [5] $ 
// (\controllerObstacle4|obstacle_x [6]))) ) )

	.dataa(!\controllerObstacle4|obstacle_x [5]),
	.datab(!\controllerObstacle4|obstacle_x [6]),
	.datac(gnd),
	.datad(!\camera|posx [6]),
	.datae(gnd),
	.dataf(!\camera|posx [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan28~1 .extended_lut = "off";
defparam \LessThan28~1 .lut_mask = 64'h0099009999009900;
defparam \LessThan28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N24
cyclonev_lcell_comb \LessThan27~4 (
// Equation(s):
// \LessThan27~4_combout  = ( \controllerObstacle4|obstacle_x [6] & ( !\camera|posx [5] $ (\camera|posx [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|posx [5]),
	.datad(!\camera|posx [6]),
	.datae(gnd),
	.dataf(!\controllerObstacle4|obstacle_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan27~4 .extended_lut = "off";
defparam \LessThan27~4 .lut_mask = 64'h00000000F00FF00F;
defparam \LessThan27~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N51
cyclonev_lcell_comb \Add12~1 (
// Equation(s):
// \Add12~1_combout  = ( \camera|posx [7] & ( (!\camera|posx [5]) # (!\camera|posx [6]) ) ) # ( !\camera|posx [7] & ( (\camera|posx [5] & \camera|posx [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|posx [5]),
	.datad(!\camera|posx [6]),
	.datae(gnd),
	.dataf(!\camera|posx [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add12~1 .extended_lut = "off";
defparam \Add12~1 .lut_mask = 64'h000F000FFFF0FFF0;
defparam \Add12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N54
cyclonev_lcell_comb \always1~22 (
// Equation(s):
// \always1~22_combout  = ( \Add12~1_combout  & ( \Add12~2_combout  & ( (\controllerObstacle4|obstacle_x [7] & (\LessThan27~4_combout  & (!\LessThan27~0_combout  & \controllerObstacle4|obstacle_x [9]))) ) ) ) # ( !\Add12~1_combout  & ( \Add12~2_combout  & ( 
// (!\LessThan27~0_combout  & (\controllerObstacle4|obstacle_x [9] & ((\LessThan27~4_combout ) # (\controllerObstacle4|obstacle_x [7])))) ) ) ) # ( \Add12~1_combout  & ( !\Add12~2_combout  & ( (\controllerObstacle4|obstacle_x [7] & (\LessThan27~4_combout  & 
// (!\LessThan27~0_combout  & !\controllerObstacle4|obstacle_x [9]))) ) ) ) # ( !\Add12~1_combout  & ( !\Add12~2_combout  & ( (!\LessThan27~0_combout  & (!\controllerObstacle4|obstacle_x [9] & ((\LessThan27~4_combout ) # (\controllerObstacle4|obstacle_x 
// [7])))) ) ) )

	.dataa(!\controllerObstacle4|obstacle_x [7]),
	.datab(!\LessThan27~4_combout ),
	.datac(!\LessThan27~0_combout ),
	.datad(!\controllerObstacle4|obstacle_x [9]),
	.datae(!\Add12~1_combout ),
	.dataf(!\Add12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~22 .extended_lut = "off";
defparam \always1~22 .lut_mask = 64'h7000100000700010;
defparam \always1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N33
cyclonev_lcell_comb \Add21~1 (
// Equation(s):
// \Add21~1_combout  = ( \controllerObstacle4|obstacle_x [9] & ( (!\controllerObstacle4|obstacle_x [5]) # ((!\controllerObstacle4|obstacle_x [6]) # ((!\controllerObstacle4|obstacle_x [8]) # (!\controllerObstacle4|obstacle_x [7]))) ) ) # ( 
// !\controllerObstacle4|obstacle_x [9] & ( (\controllerObstacle4|obstacle_x [5] & (\controllerObstacle4|obstacle_x [6] & (\controllerObstacle4|obstacle_x [8] & \controllerObstacle4|obstacle_x [7]))) ) )

	.dataa(!\controllerObstacle4|obstacle_x [5]),
	.datab(!\controllerObstacle4|obstacle_x [6]),
	.datac(!\controllerObstacle4|obstacle_x [8]),
	.datad(!\controllerObstacle4|obstacle_x [7]),
	.datae(gnd),
	.dataf(!\controllerObstacle4|obstacle_x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add21~1 .extended_lut = "off";
defparam \Add21~1 .lut_mask = 64'h00010001FFFEFFFE;
defparam \Add21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N51
cyclonev_lcell_comb \Add21~2 (
// Equation(s):
// \Add21~2_combout  = ( \controllerObstacle4|obstacle_x [5] & ( !\controllerObstacle4|obstacle_x [8] $ (((!\controllerObstacle4|obstacle_x [6]) # (!\controllerObstacle4|obstacle_x [7]))) ) ) # ( !\controllerObstacle4|obstacle_x [5] & ( 
// \controllerObstacle4|obstacle_x [8] ) )

	.dataa(gnd),
	.datab(!\controllerObstacle4|obstacle_x [6]),
	.datac(!\controllerObstacle4|obstacle_x [8]),
	.datad(!\controllerObstacle4|obstacle_x [7]),
	.datae(gnd),
	.dataf(!\controllerObstacle4|obstacle_x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add21~2 .extended_lut = "off";
defparam \Add21~2 .lut_mask = 64'h0F0F0F0F0F3C0F3C;
defparam \Add21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N3
cyclonev_lcell_comb \Add12~0 (
// Equation(s):
// \Add12~0_combout  = ( \camera|posx [7] & ( !\camera|posx [8] $ (((!\camera|posx [5]) # (!\camera|posx [6]))) ) ) # ( !\camera|posx [7] & ( \camera|posx [8] ) )

	.dataa(gnd),
	.datab(!\camera|posx [8]),
	.datac(!\camera|posx [5]),
	.datad(!\camera|posx [6]),
	.datae(gnd),
	.dataf(!\camera|posx [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add12~0 .extended_lut = "off";
defparam \Add12~0 .lut_mask = 64'h33333333333C333C;
defparam \Add12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N48
cyclonev_lcell_comb \LessThan28~0 (
// Equation(s):
// \LessThan28~0_combout  = ( \Add12~2_combout  & ( (\Add21~1_combout  & (!\Add21~2_combout  $ (\Add12~0_combout ))) ) ) # ( !\Add12~2_combout  & ( (!\Add21~1_combout  & (!\Add21~2_combout  $ (\Add12~0_combout ))) ) )

	.dataa(!\Add21~1_combout ),
	.datab(gnd),
	.datac(!\Add21~2_combout ),
	.datad(!\Add12~0_combout ),
	.datae(gnd),
	.dataf(!\Add12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan28~0 .extended_lut = "off";
defparam \LessThan28~0 .lut_mask = 64'hA00AA00A50055005;
defparam \LessThan28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N30
cyclonev_lcell_comb \always1~21 (
// Equation(s):
// \always1~21_combout  = ( \Add12~0_combout  & ( \Add12~2_combout  & ( (\Add21~1_combout  & \Add21~2_combout ) ) ) ) # ( !\Add12~0_combout  & ( \Add12~2_combout  & ( (\Add21~1_combout  & ((!\controllerObstacle4|obstacle_x [9]) # 
// (!\controllerObstacle4|obstacle_x [8]))) ) ) ) # ( \Add12~0_combout  & ( !\Add12~2_combout  & ( (!\controllerObstacle4|obstacle_x [9] & ((\Add21~2_combout ) # (\Add21~1_combout ))) ) ) ) # ( !\Add12~0_combout  & ( !\Add12~2_combout  & ( 
// (!\controllerObstacle4|obstacle_x [9] & !\controllerObstacle4|obstacle_x [8]) ) ) )

	.dataa(!\Add21~1_combout ),
	.datab(!\controllerObstacle4|obstacle_x [9]),
	.datac(!\Add21~2_combout ),
	.datad(!\controllerObstacle4|obstacle_x [8]),
	.datae(!\Add12~0_combout ),
	.dataf(!\Add12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~21 .extended_lut = "off";
defparam \always1~21 .lut_mask = 64'hCC004C4C55440505;
defparam \always1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N36
cyclonev_lcell_comb \always1~23 (
// Equation(s):
// \always1~23_combout  = ( \LessThan28~0_combout  & ( \always1~21_combout  & ( (!\always1~22_combout  & ((!\Add21~3_combout  & (!\LessThan28~1_combout  & !\Add12~1_combout )) # (\Add21~3_combout  & ((!\LessThan28~1_combout ) # (!\Add12~1_combout ))))) ) ) ) 
// # ( !\LessThan28~0_combout  & ( \always1~21_combout  & ( !\always1~22_combout  ) ) )

	.dataa(!\Add21~3_combout ),
	.datab(!\LessThan28~1_combout ),
	.datac(!\always1~22_combout ),
	.datad(!\Add12~1_combout ),
	.datae(!\LessThan28~0_combout ),
	.dataf(!\always1~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~23 .extended_lut = "off";
defparam \always1~23 .lut_mask = 64'h00000000F0F0D040;
defparam \always1~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N0
cyclonev_lcell_comb \camera|posx~17 (
// Equation(s):
// \camera|posx~17_combout  = ( !\camera|Equal3~0_combout  & ( (((\camera|Add3~1_sumout  & ((\camera|LessThan4~0_combout ) # (\camera|LessThan4~1_combout )))) # (\camera|Add3~25_sumout )) ) ) # ( \camera|Equal3~0_combout  & ( (((\camera|Add4~1_sumout  & 
// ((\camera|LessThan4~0_combout ) # (\camera|LessThan4~1_combout )))) # (\camera|Add4~25_sumout )) ) )

	.dataa(!\camera|Add4~1_sumout ),
	.datab(!\camera|Add3~25_sumout ),
	.datac(!\camera|Add4~25_sumout ),
	.datad(!\camera|LessThan4~1_combout ),
	.datae(!\camera|Equal3~0_combout ),
	.dataf(!\camera|LessThan4~0_combout ),
	.datag(!\camera|Add3~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|posx~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|posx~17 .extended_lut = "on";
defparam \camera|posx~17 .lut_mask = 64'h333F0F5F3F3F5F5F;
defparam \camera|posx~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N2
dffeas \camera|posx[3] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|posx~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|posx[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|posx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|posx[3] .is_wysiwyg = "true";
defparam \camera|posx[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N36
cyclonev_lcell_comb \Mux45~2 (
// Equation(s):
// \Mux45~2_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (\spawn_position_index~3_combout  & ((!\spawn_position_index~0_combout  & ((\spawn_position_index~6_combout ))) # (\spawn_position_index~0_combout  & 
// (\spawn_position_index~1_combout )))) ) ) ) # ( \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & ((!\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout )) # 
// (\spawn_position_index~0_combout  & ((!\spawn_position_index~3_combout ))))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~6_combout  $ 
// (((\spawn_position_index~3_combout ) # (\spawn_position_index~1_combout ))))) # (\spawn_position_index~0_combout  & (\spawn_position_index~1_combout  & (\spawn_position_index~3_combout  & \spawn_position_index~6_combout ))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~2 .extended_lut = "off";
defparam \Mux45~2 .lut_mask = 64'h802BD8000000010B;
defparam \Mux45~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N42
cyclonev_lcell_comb \Mux45~1 (
// Equation(s):
// \Mux45~1_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & ((!\spawn_position_index~3_combout  & ((!\spawn_position_index~6_combout ))) # (\spawn_position_index~3_combout  & 
// (!\spawn_position_index~0_combout  & \spawn_position_index~6_combout )))) # (\spawn_position_index~1_combout  & (((!\spawn_position_index~0_combout  & \spawn_position_index~3_combout )) # (\spawn_position_index~6_combout ))) ) ) ) # ( 
// !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & ((!\spawn_position_index~1_combout  & ((!\spawn_position_index~3_combout ))) # (\spawn_position_index~1_combout  & 
// (\spawn_position_index~0_combout  & \spawn_position_index~3_combout )))) # (\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  $ (((!\spawn_position_index~1_combout ) # (!\spawn_position_index~3_combout ))))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & ((!\spawn_position_index~1_combout  & ((\spawn_position_index~3_combout ))) # (\spawn_position_index~1_combout  & 
// ((!\spawn_position_index~0_combout ) # (!\spawn_position_index~3_combout ))))) # (\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  $ ((\spawn_position_index~1_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( 
// !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~6_combout  & ((!\spawn_position_index~3_combout ) # (\spawn_position_index~1_combout )))) # (\spawn_position_index~0_combout  & 
// (!\spawn_position_index~1_combout  $ (!\spawn_position_index~3_combout  $ (!\spawn_position_index~6_combout )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~1 .extended_lut = "off";
defparam \Mux45~1 .lut_mask = 64'hE3143E99C156C23B;
defparam \Mux45~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N51
cyclonev_lcell_comb \Mux45~3 (
// Equation(s):
// \Mux45~3_combout  = ( \Mux45~1_combout  & ( (\spawn_position_index~4_combout  & \Mux45~2_combout ) ) ) # ( !\Mux45~1_combout  & ( (!\spawn_position_index~4_combout ) # (\Mux45~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spawn_position_index~4_combout ),
	.datad(!\Mux45~2_combout ),
	.datae(gnd),
	.dataf(!\Mux45~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~3 .extended_lut = "off";
defparam \Mux45~3 .lut_mask = 64'hF0FFF0FF000F000F;
defparam \Mux45~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N48
cyclonev_lcell_comb \Mux45~0 (
// Equation(s):
// \Mux45~0_combout  = ( \Mux45~3_combout  ) # ( !\Mux45~3_combout  & ( (!\gameController|gameon~q ) # (\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux45~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~0 .extended_lut = "off";
defparam \Mux45~0 .lut_mask = 64'hFF0FFF0FFFFFFFFF;
defparam \Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N49
dffeas \obstacle4_start_x[4] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle4_start_x[4]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle4_start_x[4] .is_wysiwyg = "true";
defparam \obstacle4_start_x[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N29
dffeas \controllerObstacle4|obstacle_x[4] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle4_start_x[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle4|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle4|obstacle_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle4|obstacle_x[4] .is_wysiwyg = "true";
defparam \controllerObstacle4|obstacle_x[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N12
cyclonev_lcell_comb \camera|posx~21 (
// Equation(s):
// \camera|posx~21_combout  = ( !\camera|Equal3~0_combout  & ( (((\camera|Add3~1_sumout  & ((\camera|LessThan4~0_combout ) # (\camera|LessThan4~1_combout )))) # (\camera|Add3~21_sumout )) ) ) # ( \camera|Equal3~0_combout  & ( (((\camera|Add4~1_sumout  & 
// ((\camera|LessThan4~0_combout ) # (\camera|LessThan4~1_combout )))) # (\camera|Add4~21_sumout )) ) )

	.dataa(!\camera|Add4~1_sumout ),
	.datab(!\camera|Add3~21_sumout ),
	.datac(!\camera|Add4~21_sumout ),
	.datad(!\camera|LessThan4~1_combout ),
	.datae(!\camera|Equal3~0_combout ),
	.dataf(!\camera|LessThan4~0_combout ),
	.datag(!\camera|Add3~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|posx~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|posx~21 .extended_lut = "on";
defparam \camera|posx~21 .lut_mask = 64'h333F0F5F3F3F5F5F;
defparam \camera|posx~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N14
dffeas \camera|posx[4] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|posx~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|posx[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|posx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|posx[4] .is_wysiwyg = "true";
defparam \camera|posx[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N24
cyclonev_lcell_comb \Mux46~3 (
// Equation(s):
// \Mux46~3_combout  = ( \spawn_position_index~1_combout  & ( \spawn_position_index~3_combout  & ( (!\spawn_position_index~4_combout  & (!\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout ) # (!\spawn_position_index~2_combout )))) ) ) ) # 
// ( !\spawn_position_index~1_combout  & ( \spawn_position_index~3_combout  & ( (!\spawn_position_index~4_combout  & (((!\spawn_position_index~2_combout )))) # (\spawn_position_index~4_combout  & (\spawn_position_index~6_combout  & 
// (!\spawn_position_index~0_combout  & \spawn_position_index~2_combout ))) ) ) ) # ( \spawn_position_index~1_combout  & ( !\spawn_position_index~3_combout  & ( (!\spawn_position_index~4_combout  & (!\spawn_position_index~0_combout  & 
// ((\spawn_position_index~2_combout ) # (\spawn_position_index~6_combout )))) ) ) ) # ( !\spawn_position_index~1_combout  & ( !\spawn_position_index~3_combout  & ( (!\spawn_position_index~4_combout  & ((!\spawn_position_index~2_combout ) # 
// (!\spawn_position_index~6_combout  $ (!\spawn_position_index~0_combout )))) ) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~4_combout ),
	.datac(!\spawn_position_index~0_combout ),
	.datad(!\spawn_position_index~2_combout ),
	.datae(!\spawn_position_index~1_combout ),
	.dataf(!\spawn_position_index~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~3 .extended_lut = "off";
defparam \Mux46~3 .lut_mask = 64'hCC4840C0CC10C080;
defparam \Mux46~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N48
cyclonev_lcell_comb \Mux46~2 (
// Equation(s):
// \Mux46~2_combout  = ( \spawn_position_index~1_combout  & ( \spawn_position_index~6_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~4_combout  & (\spawn_position_index~2_combout  & \spawn_position_index~3_combout ))) # 
// (\spawn_position_index~0_combout  & (!\spawn_position_index~4_combout  $ ((\spawn_position_index~2_combout )))) ) ) ) # ( !\spawn_position_index~1_combout  & ( \spawn_position_index~6_combout  & ( (!\spawn_position_index~2_combout  & 
// ((!\spawn_position_index~0_combout  & ((\spawn_position_index~3_combout ))) # (\spawn_position_index~0_combout  & (!\spawn_position_index~4_combout )))) # (\spawn_position_index~2_combout  & (!\spawn_position_index~3_combout  & 
// ((\spawn_position_index~4_combout ) # (\spawn_position_index~0_combout )))) ) ) ) # ( \spawn_position_index~1_combout  & ( !\spawn_position_index~6_combout  & ( (!\spawn_position_index~4_combout  & ((!\spawn_position_index~0_combout  & 
// ((\spawn_position_index~3_combout ) # (\spawn_position_index~2_combout ))) # (\spawn_position_index~0_combout  & ((!\spawn_position_index~2_combout ) # (!\spawn_position_index~3_combout ))))) # (\spawn_position_index~4_combout  & 
// (\spawn_position_index~3_combout  & ((\spawn_position_index~2_combout ) # (\spawn_position_index~0_combout )))) ) ) ) # ( !\spawn_position_index~1_combout  & ( !\spawn_position_index~6_combout  & ( (!\spawn_position_index~4_combout  & 
// (((!\spawn_position_index~3_combout )))) # (\spawn_position_index~4_combout  & (((!\spawn_position_index~2_combout  & \spawn_position_index~3_combout )) # (\spawn_position_index~0_combout ))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~4_combout ),
	.datac(!\spawn_position_index~2_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~1_combout ),
	.dataf(!\spawn_position_index~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~2 .extended_lut = "off";
defparam \Mux46~2 .lut_mask = 64'hDD314CDB47E04149;
defparam \Mux46~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N39
cyclonev_lcell_comb \Mux46~4 (
// Equation(s):
// \Mux46~4_combout  = ( \Mux46~2_combout  & ( (\Mux46~3_combout  & \spawn_position_index~5_combout ) ) ) # ( !\Mux46~2_combout  & ( (!\spawn_position_index~5_combout ) # (\Mux46~3_combout ) ) )

	.dataa(!\Mux46~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spawn_position_index~5_combout ),
	.datae(gnd),
	.dataf(!\Mux46~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~4 .extended_lut = "off";
defparam \Mux46~4 .lut_mask = 64'hFF55FF5500550055;
defparam \Mux46~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N36
cyclonev_lcell_comb \obstacle4_start_x~3 (
// Equation(s):
// \obstacle4_start_x~3_combout  = ( \Mux46~4_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\gameController|gameon~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux46~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle4_start_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle4_start_x~3 .extended_lut = "off";
defparam \obstacle4_start_x~3 .lut_mask = 64'h000000000C0C0C0C;
defparam \obstacle4_start_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N37
dffeas \obstacle4_start_x[3] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle4_start_x~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle4_start_x[3]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle4_start_x[3] .is_wysiwyg = "true";
defparam \obstacle4_start_x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N47
dffeas \controllerObstacle4|obstacle_x[3] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle4_start_x[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle4|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle4|obstacle_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle4|obstacle_x[3] .is_wysiwyg = "true";
defparam \controllerObstacle4|obstacle_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N45
cyclonev_lcell_comb \Mux48~3 (
// Equation(s):
// \Mux48~3_combout  = ( !\spawn_position_index~4_combout  & ( \spawn_position_index~2_combout  & ( !\spawn_position_index~3_combout  ) ) ) # ( !\spawn_position_index~4_combout  & ( !\spawn_position_index~2_combout  & ( (\spawn_position_index~3_combout  & 
// !\spawn_position_index~6_combout ) ) ) )

	.dataa(gnd),
	.datab(!\spawn_position_index~3_combout ),
	.datac(gnd),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~4_combout ),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~3 .extended_lut = "off";
defparam \Mux48~3 .lut_mask = 64'h33000000CCCC0000;
defparam \Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N3
cyclonev_lcell_comb \Mux48~2 (
// Equation(s):
// \Mux48~2_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~4_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  & !\spawn_position_index~3_combout )) ) ) ) # ( !\spawn_position_index~2_combout  & ( 
// \spawn_position_index~4_combout  ) ) # ( \spawn_position_index~2_combout  & ( !\spawn_position_index~4_combout  & ( (\spawn_position_index~1_combout  & (\spawn_position_index~6_combout  & \spawn_position_index~3_combout )) ) ) ) # ( 
// !\spawn_position_index~2_combout  & ( !\spawn_position_index~4_combout  & ( (\spawn_position_index~3_combout  & ((\spawn_position_index~6_combout ) # (\spawn_position_index~1_combout ))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(gnd),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~2 .extended_lut = "off";
defparam \Mux48~2 .lut_mask = 64'h005F0005FFFFA000;
defparam \Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N18
cyclonev_lcell_comb \Mux48~0 (
// Equation(s):
// \Mux48~0_combout  = ( \spawn_position_index~4_combout  & ( (!\spawn_position_index~2_combout  & (!\spawn_position_index~6_combout  $ (((\spawn_position_index~3_combout ) # (\spawn_position_index~1_combout ))))) # (\spawn_position_index~2_combout  & 
// ((!\spawn_position_index~1_combout  & ((\spawn_position_index~3_combout ) # (\spawn_position_index~6_combout ))) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~3_combout ))))) ) ) # ( !\spawn_position_index~4_combout  & ( 
// (!\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout  & (\spawn_position_index~2_combout  & !\spawn_position_index~3_combout )) # (\spawn_position_index~6_combout  & (!\spawn_position_index~2_combout  & \spawn_position_index~3_combout 
// )))) # (\spawn_position_index~1_combout  & (((\spawn_position_index~6_combout  & !\spawn_position_index~2_combout )) # (\spawn_position_index~3_combout ))) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~2_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(gnd),
	.dataf(!\spawn_position_index~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~0 .extended_lut = "off";
defparam \Mux48~0 .lut_mask = 64'h18731873975C975C;
defparam \Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N39
cyclonev_lcell_comb \Mux48~1 (
// Equation(s):
// \Mux48~1_combout  = ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~6_combout  & (!\spawn_position_index~4_combout  & (!\spawn_position_index~1_combout  $ (\spawn_position_index~3_combout )))) # (\spawn_position_index~6_combout  & 
// (((\spawn_position_index~3_combout )))) ) ) # ( !\spawn_position_index~2_combout  & ( (!\spawn_position_index~4_combout  & ((!\spawn_position_index~6_combout  & ((!\spawn_position_index~3_combout ) # (\spawn_position_index~1_combout ))) # 
// (\spawn_position_index~6_combout  & ((!\spawn_position_index~1_combout ) # (\spawn_position_index~3_combout ))))) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~4_combout ),
	.datae(gnd),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~1 .extended_lut = "off";
defparam \Mux48~1 .lut_mask = 64'hE700E70087058705;
defparam \Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N48
cyclonev_lcell_comb \Mux48~4 (
// Equation(s):
// \Mux48~4_combout  = ( \Mux48~0_combout  & ( \Mux48~1_combout  & ( (!\spawn_position_index~0_combout ) # ((!\spawn_position_index~5_combout  & ((\Mux48~2_combout ))) # (\spawn_position_index~5_combout  & (\Mux48~3_combout ))) ) ) ) # ( !\Mux48~0_combout  & 
// ( \Mux48~1_combout  & ( (!\spawn_position_index~0_combout  & (((\spawn_position_index~5_combout )))) # (\spawn_position_index~0_combout  & ((!\spawn_position_index~5_combout  & ((\Mux48~2_combout ))) # (\spawn_position_index~5_combout  & (\Mux48~3_combout 
// )))) ) ) ) # ( \Mux48~0_combout  & ( !\Mux48~1_combout  & ( (!\spawn_position_index~0_combout  & (((!\spawn_position_index~5_combout )))) # (\spawn_position_index~0_combout  & ((!\spawn_position_index~5_combout  & ((\Mux48~2_combout ))) # 
// (\spawn_position_index~5_combout  & (\Mux48~3_combout )))) ) ) ) # ( !\Mux48~0_combout  & ( !\Mux48~1_combout  & ( (\spawn_position_index~0_combout  & ((!\spawn_position_index~5_combout  & ((\Mux48~2_combout ))) # (\spawn_position_index~5_combout  & 
// (\Mux48~3_combout )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\Mux48~3_combout ),
	.datac(!\spawn_position_index~5_combout ),
	.datad(!\Mux48~2_combout ),
	.datae(!\Mux48~0_combout ),
	.dataf(!\Mux48~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~4 .extended_lut = "off";
defparam \Mux48~4 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N36
cyclonev_lcell_comb \obstacle4_start_x~4 (
// Equation(s):
// \obstacle4_start_x~4_combout  = ( \Mux48~4_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux48~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle4_start_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle4_start_x~4 .extended_lut = "off";
defparam \obstacle4_start_x~4 .lut_mask = 64'h0000000000F000F0;
defparam \obstacle4_start_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y18_N37
dffeas \obstacle4_start_x[1] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle4_start_x~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle4_start_x[1]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle4_start_x[1] .is_wysiwyg = "true";
defparam \obstacle4_start_x[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N57
cyclonev_lcell_comb \controllerObstacle4|obstacle_x[1]~feeder (
// Equation(s):
// \controllerObstacle4|obstacle_x[1]~feeder_combout  = ( obstacle4_start_x[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!obstacle4_start_x[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle4|obstacle_x[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|obstacle_x[1]~feeder .extended_lut = "off";
defparam \controllerObstacle4|obstacle_x[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controllerObstacle4|obstacle_x[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N59
dffeas \controllerObstacle4|obstacle_x[1] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle4|obstacle_x[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle4|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle4|obstacle_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle4|obstacle_x[1] .is_wysiwyg = "true";
defparam \controllerObstacle4|obstacle_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N0
cyclonev_lcell_comb \Mux47~1 (
// Equation(s):
// \Mux47~1_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  $ (((\spawn_position_index~6_combout ) # (\spawn_position_index~0_combout ))))) # 
// (\spawn_position_index~1_combout  & (\spawn_position_index~0_combout )) ) ) ) # ( !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (\spawn_position_index~1_combout  & 
// ((!\spawn_position_index~6_combout )))) # (\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout )) # (\spawn_position_index~1_combout  & (\spawn_position_index~3_combout  & 
// \spawn_position_index~6_combout )))) ) ) ) # ( \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~3_combout  & (!\spawn_position_index~0_combout  & ((\spawn_position_index~6_combout )))) # 
// (\spawn_position_index~3_combout  & (((\spawn_position_index~1_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout  $ 
// (!\spawn_position_index~6_combout )) # (\spawn_position_index~3_combout ))) # (\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout  & ((\spawn_position_index~3_combout ))) # (\spawn_position_index~6_combout  & 
// (\spawn_position_index~1_combout )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~1 .extended_lut = "off";
defparam \Mux47~1 .lut_mask = 64'h2F9B03A36241951D;
defparam \Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N24
cyclonev_lcell_comb \Mux47~2 (
// Equation(s):
// \Mux47~2_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (\spawn_position_index~3_combout  & ((!\spawn_position_index~0_combout  & ((\spawn_position_index~6_combout ))) # (\spawn_position_index~0_combout  & 
// (\spawn_position_index~1_combout )))) ) ) ) # ( \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (\spawn_position_index~6_combout  & ((!\spawn_position_index~0_combout ) # 
// (!\spawn_position_index~3_combout )))) # (\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  $ (!\spawn_position_index~3_combout  $ (\spawn_position_index~6_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( 
// !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (\spawn_position_index~6_combout  & ((!\spawn_position_index~0_combout ) # (!\spawn_position_index~3_combout )))) # (\spawn_position_index~1_combout  & 
// (!\spawn_position_index~3_combout  $ (((!\spawn_position_index~0_combout ) # (!\spawn_position_index~6_combout ))))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~2 .extended_lut = "off";
defparam \Mux47~2 .lut_mask = 64'h03DA12E90000010B;
defparam \Mux47~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N6
cyclonev_lcell_comb \Mux47~3 (
// Equation(s):
// \Mux47~3_combout  = ( \Mux47~2_combout  & ( (!\Mux47~1_combout ) # (\spawn_position_index~4_combout ) ) ) # ( !\Mux47~2_combout  & ( (!\spawn_position_index~4_combout  & !\Mux47~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spawn_position_index~4_combout ),
	.datad(!\Mux47~1_combout ),
	.datae(gnd),
	.dataf(!\Mux47~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~3 .extended_lut = "off";
defparam \Mux47~3 .lut_mask = 64'hF000F000FF0FFF0F;
defparam \Mux47~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N9
cyclonev_lcell_comb \Mux47~0 (
// Equation(s):
// \Mux47~0_combout  = ( \Mux47~3_combout  ) # ( !\Mux47~3_combout  & ( (!\gameController|gameon~q ) # (\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux47~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~0 .extended_lut = "off";
defparam \Mux47~0 .lut_mask = 64'hFF0FFF0FFFFFFFFF;
defparam \Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N10
dffeas \obstacle4_start_x[2] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle4_start_x[2]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle4_start_x[2] .is_wysiwyg = "true";
defparam \obstacle4_start_x[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N54
cyclonev_lcell_comb \controllerObstacle4|obstacle_x[2]~feeder (
// Equation(s):
// \controllerObstacle4|obstacle_x[2]~feeder_combout  = ( obstacle4_start_x[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!obstacle4_start_x[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle4|obstacle_x[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle4|obstacle_x[2]~feeder .extended_lut = "off";
defparam \controllerObstacle4|obstacle_x[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controllerObstacle4|obstacle_x[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N56
dffeas \controllerObstacle4|obstacle_x[2] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle4|obstacle_x[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle4|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle4|obstacle_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle4|obstacle_x[2] .is_wysiwyg = "true";
defparam \controllerObstacle4|obstacle_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N42
cyclonev_lcell_comb \Mux49~2 (
// Equation(s):
// \Mux49~2_combout  = ( \spawn_position_index~5_combout  & ( \spawn_position_index~2_combout  & ( (\spawn_position_index~1_combout  & (\spawn_position_index~3_combout  & \spawn_position_index~6_combout )) ) ) ) # ( !\spawn_position_index~5_combout  & ( 
// \spawn_position_index~2_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  $ (((!\spawn_position_index~6_combout ))))) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~0_combout  & 
// ((!\spawn_position_index~6_combout ) # (\spawn_position_index~3_combout ))) # (\spawn_position_index~0_combout  & (\spawn_position_index~3_combout  & !\spawn_position_index~6_combout )))) ) ) ) # ( !\spawn_position_index~5_combout  & ( 
// !\spawn_position_index~2_combout  & ( (!\spawn_position_index~6_combout  & (((\spawn_position_index~1_combout  & \spawn_position_index~0_combout )) # (\spawn_position_index~3_combout ))) # (\spawn_position_index~6_combout  & 
// (\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout ))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~5_combout ),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~2 .extended_lut = "off";
defparam \Mux49~2 .lut_mask = 64'h1F440000678C0005;
defparam \Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N36
cyclonev_lcell_comb \Mux49~1 (
// Equation(s):
// \Mux49~1_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~3_combout  & (!\spawn_position_index~6_combout  & ((!\spawn_position_index~1_combout ) # (\spawn_position_index~0_combout )))) # 
// (\spawn_position_index~3_combout  & ((!\spawn_position_index~1_combout  & (\spawn_position_index~0_combout )) # (\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  & \spawn_position_index~6_combout )))) ) ) ) # ( 
// !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (\spawn_position_index~1_combout  & (\spawn_position_index~3_combout  & !\spawn_position_index~6_combout ))) # (\spawn_position_index~0_combout 
//  & (\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout  $ (!\spawn_position_index~3_combout )))) ) ) ) # ( \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & 
// ((!\spawn_position_index~6_combout ) # ((!\spawn_position_index~0_combout  & !\spawn_position_index~3_combout )))) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~0_combout ) # ((!\spawn_position_index~3_combout  & 
// \spawn_position_index~6_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout ) # ((!\spawn_position_index~3_combout  & 
// !\spawn_position_index~6_combout )))) # (\spawn_position_index~0_combout  & (\spawn_position_index~3_combout  & ((\spawn_position_index~6_combout ) # (\spawn_position_index~1_combout )))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~1 .extended_lut = "off";
defparam \Mux49~1 .lut_mask = 64'hC98BEED40412B206;
defparam \Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N42
cyclonev_lcell_comb \Mux49~3 (
// Equation(s):
// \Mux49~3_combout  = ( \Mux49~1_combout  & ( (!\spawn_position_index~4_combout ) # (\Mux49~2_combout ) ) ) # ( !\Mux49~1_combout  & ( (\spawn_position_index~4_combout  & \Mux49~2_combout ) ) )

	.dataa(gnd),
	.datab(!\spawn_position_index~4_combout ),
	.datac(gnd),
	.datad(!\Mux49~2_combout ),
	.datae(gnd),
	.dataf(!\Mux49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~3 .extended_lut = "off";
defparam \Mux49~3 .lut_mask = 64'h00330033CCFFCCFF;
defparam \Mux49~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N45
cyclonev_lcell_comb \Mux49~0 (
// Equation(s):
// \Mux49~0_combout  = ( \Mux49~3_combout  ) # ( !\Mux49~3_combout  & ( (!\gameController|gameon~q ) # (\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux49~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~0 .extended_lut = "off";
defparam \Mux49~0 .lut_mask = 64'hFF0FFF0FFFFFFFFF;
defparam \Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N47
dffeas \obstacle4_start_x[0] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle4_start_x[0]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle4_start_x[0] .is_wysiwyg = "true";
defparam \obstacle4_start_x[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N35
dffeas \controllerObstacle4|obstacle_x[0] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle4_start_x[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle4|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle4|obstacle_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle4|obstacle_x[0] .is_wysiwyg = "true";
defparam \controllerObstacle4|obstacle_x[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N24
cyclonev_lcell_comb \camera|posx~13 (
// Equation(s):
// \camera|posx~13_combout  = ( !\camera|Equal3~0_combout  & ( (((\camera|Add3~1_sumout  & ((\camera|LessThan4~0_combout ) # (\camera|LessThan4~1_combout )))) # (\camera|Add3~29_sumout )) ) ) # ( \camera|Equal3~0_combout  & ( ((\camera|Add4~1_sumout  & 
// (((\camera|LessThan4~0_combout )) # (\camera|LessThan4~1_combout )))) # (\camera|Add4~29_sumout ) ) )

	.dataa(!\camera|Add4~1_sumout ),
	.datab(!\camera|LessThan4~1_combout ),
	.datac(!\camera|Add4~29_sumout ),
	.datad(!\camera|Add3~29_sumout ),
	.datae(!\camera|Equal3~0_combout ),
	.dataf(!\camera|LessThan4~0_combout ),
	.datag(!\camera|Add3~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|posx~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|posx~13 .extended_lut = "on";
defparam \camera|posx~13 .lut_mask = 64'h03FF1F1F0FFF5F5F;
defparam \camera|posx~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N26
dffeas \camera|posx[2] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|posx~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|posx[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|posx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|posx[2] .is_wysiwyg = "true";
defparam \camera|posx[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N54
cyclonev_lcell_comb \camera|posx~9 (
// Equation(s):
// \camera|posx~9_combout  = ( !\camera|Equal3~0_combout  & ( (((\camera|Add3~1_sumout  & ((\camera|LessThan4~0_combout ) # (\camera|LessThan4~1_combout )))) # (\camera|Add3~33_sumout )) ) ) # ( \camera|Equal3~0_combout  & ( ((\camera|Add4~1_sumout  & 
// (((\camera|LessThan4~0_combout )) # (\camera|LessThan4~1_combout )))) # (\camera|Add4~33_sumout ) ) )

	.dataa(!\camera|Add4~1_sumout ),
	.datab(!\camera|LessThan4~1_combout ),
	.datac(!\camera|Add4~33_sumout ),
	.datad(!\camera|Add3~33_sumout ),
	.datae(!\camera|Equal3~0_combout ),
	.dataf(!\camera|LessThan4~0_combout ),
	.datag(!\camera|Add3~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|posx~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|posx~9 .extended_lut = "on";
defparam \camera|posx~9 .lut_mask = 64'h03FF1F1F0FFF5F5F;
defparam \camera|posx~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N56
dffeas \camera|posx[1] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|posx~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|posx[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|posx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|posx[1] .is_wysiwyg = "true";
defparam \camera|posx[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N30
cyclonev_lcell_comb \camera|posx~5 (
// Equation(s):
// \camera|posx~5_combout  = ( !\camera|Equal3~0_combout  & ( (((\camera|Add3~1_sumout  & ((\camera|LessThan4~0_combout ) # (\camera|LessThan4~1_combout ))))) # (\camera|Add3~37_sumout ) ) ) # ( \camera|Equal3~0_combout  & ( (((\camera|Add4~1_sumout  & 
// ((\camera|LessThan4~0_combout ) # (\camera|LessThan4~1_combout )))) # (\camera|Add4~37_sumout )) ) )

	.dataa(!\camera|Add3~37_sumout ),
	.datab(!\camera|Add4~1_sumout ),
	.datac(!\camera|Add4~37_sumout ),
	.datad(!\camera|LessThan4~1_combout ),
	.datae(!\camera|Equal3~0_combout ),
	.dataf(!\camera|LessThan4~0_combout ),
	.datag(!\camera|Add3~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|posx~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|posx~5 .extended_lut = "on";
defparam \camera|posx~5 .lut_mask = 64'h555F0F3F5F5F3F3F;
defparam \camera|posx~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N32
dffeas \camera|posx[0] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|posx~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|posx[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|posx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|posx[0] .is_wysiwyg = "true";
defparam \camera|posx[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N24
cyclonev_lcell_comb \LessThan26~1 (
// Equation(s):
// \LessThan26~1_combout  = ( \camera|posx [1] & ( \camera|posx [0] & ( (!\controllerObstacle4|obstacle_x [2] & ((!\controllerObstacle4|obstacle_x [1]) # ((!\controllerObstacle4|obstacle_x [0]) # (\camera|posx [2])))) # (\controllerObstacle4|obstacle_x [2] & 
// (\camera|posx [2] & ((!\controllerObstacle4|obstacle_x [1]) # (!\controllerObstacle4|obstacle_x [0])))) ) ) ) # ( !\camera|posx [1] & ( \camera|posx [0] & ( (!\controllerObstacle4|obstacle_x [2] & (((!\controllerObstacle4|obstacle_x [1] & 
// !\controllerObstacle4|obstacle_x [0])) # (\camera|posx [2]))) # (\controllerObstacle4|obstacle_x [2] & (!\controllerObstacle4|obstacle_x [1] & (!\controllerObstacle4|obstacle_x [0] & \camera|posx [2]))) ) ) ) # ( \camera|posx [1] & ( !\camera|posx [0] & ( 
// (!\controllerObstacle4|obstacle_x [1] & ((!\controllerObstacle4|obstacle_x [2]) # (\camera|posx [2]))) # (\controllerObstacle4|obstacle_x [1] & (!\controllerObstacle4|obstacle_x [2] & \camera|posx [2])) ) ) ) # ( !\camera|posx [1] & ( !\camera|posx [0] & 
// ( (!\controllerObstacle4|obstacle_x [2] & \camera|posx [2]) ) ) )

	.dataa(!\controllerObstacle4|obstacle_x [1]),
	.datab(!\controllerObstacle4|obstacle_x [2]),
	.datac(!\controllerObstacle4|obstacle_x [0]),
	.datad(!\camera|posx [2]),
	.datae(!\camera|posx [1]),
	.dataf(!\camera|posx [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan26~1 .extended_lut = "off";
defparam \LessThan26~1 .lut_mask = 64'h00CC88EE80ECC8FE;
defparam \LessThan26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N54
cyclonev_lcell_comb \LessThan26~2 (
// Equation(s):
// \LessThan26~2_combout  = ( \LessThan26~1_combout  & ( (!\controllerObstacle4|obstacle_x [4] & (((!\controllerObstacle4|obstacle_x [3]) # (\camera|posx [4])) # (\camera|posx [3]))) # (\controllerObstacle4|obstacle_x [4] & (\camera|posx [4] & 
// ((!\controllerObstacle4|obstacle_x [3]) # (\camera|posx [3])))) ) ) # ( !\LessThan26~1_combout  & ( (!\controllerObstacle4|obstacle_x [4] & (((\camera|posx [3] & !\controllerObstacle4|obstacle_x [3])) # (\camera|posx [4]))) # 
// (\controllerObstacle4|obstacle_x [4] & (\camera|posx [3] & (\camera|posx [4] & !\controllerObstacle4|obstacle_x [3]))) ) )

	.dataa(!\camera|posx [3]),
	.datab(!\controllerObstacle4|obstacle_x [4]),
	.datac(!\camera|posx [4]),
	.datad(!\controllerObstacle4|obstacle_x [3]),
	.datae(gnd),
	.dataf(!\LessThan26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan26~2 .extended_lut = "off";
defparam \LessThan26~2 .lut_mask = 64'h4D0C4D0CCF4DCF4D;
defparam \LessThan26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N48
cyclonev_lcell_comb \LessThan26~4 (
// Equation(s):
// \LessThan26~4_combout  = ( \controllerObstacle4|obstacle_x [7] & ( !\controllerObstacle4|obstacle_x [8] $ (!\camera|posx [8] $ (((\controllerObstacle4|obstacle_x [5] & \controllerObstacle4|obstacle_x [6])))) ) ) # ( !\controllerObstacle4|obstacle_x [7] & 
// ( !\controllerObstacle4|obstacle_x [8] $ (!\camera|posx [8]) ) )

	.dataa(!\controllerObstacle4|obstacle_x [5]),
	.datab(!\controllerObstacle4|obstacle_x [6]),
	.datac(!\controllerObstacle4|obstacle_x [8]),
	.datad(!\camera|posx [8]),
	.datae(gnd),
	.dataf(!\controllerObstacle4|obstacle_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan26~4 .extended_lut = "off";
defparam \LessThan26~4 .lut_mask = 64'h0FF00FF01EE11EE1;
defparam \LessThan26~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N39
cyclonev_lcell_comb \LessThan26~5 (
// Equation(s):
// \LessThan26~5_combout  = ( \camera|posx [7] & ( !\controllerObstacle4|obstacle_x [7] $ (((\controllerObstacle4|obstacle_x [5] & \controllerObstacle4|obstacle_x [6]))) ) ) # ( !\camera|posx [7] & ( !\controllerObstacle4|obstacle_x [7] $ 
// (((!\controllerObstacle4|obstacle_x [5]) # (!\controllerObstacle4|obstacle_x [6]))) ) )

	.dataa(!\controllerObstacle4|obstacle_x [5]),
	.datab(gnd),
	.datac(!\controllerObstacle4|obstacle_x [7]),
	.datad(!\controllerObstacle4|obstacle_x [6]),
	.datae(gnd),
	.dataf(!\camera|posx [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan26~5 .extended_lut = "off";
defparam \LessThan26~5 .lut_mask = 64'h0F5A0F5AF0A5F0A5;
defparam \LessThan26~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N51
cyclonev_lcell_comb \Add21~0 (
// Equation(s):
// \Add21~0_combout  = ( \controllerObstacle4|obstacle_x [6] & ( !\controllerObstacle4|obstacle_x [5] ) ) # ( !\controllerObstacle4|obstacle_x [6] & ( \controllerObstacle4|obstacle_x [5] ) )

	.dataa(!\controllerObstacle4|obstacle_x [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controllerObstacle4|obstacle_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add21~0 .extended_lut = "off";
defparam \Add21~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \Add21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N30
cyclonev_lcell_comb \LessThan26~3 (
// Equation(s):
// \LessThan26~3_combout  = ( \controllerObstacle4|obstacle_x [6] & ( \camera|posx [9] & ( !\controllerObstacle4|obstacle_x [9] $ (((\controllerObstacle4|obstacle_x [8] & (\controllerObstacle4|obstacle_x [7] & \controllerObstacle4|obstacle_x [5])))) ) ) ) # 
// ( !\controllerObstacle4|obstacle_x [6] & ( \camera|posx [9] & ( !\controllerObstacle4|obstacle_x [9] ) ) ) # ( \controllerObstacle4|obstacle_x [6] & ( !\camera|posx [9] & ( !\controllerObstacle4|obstacle_x [9] $ (((!\controllerObstacle4|obstacle_x [8]) # 
// ((!\controllerObstacle4|obstacle_x [7]) # (!\controllerObstacle4|obstacle_x [5])))) ) ) ) # ( !\controllerObstacle4|obstacle_x [6] & ( !\camera|posx [9] & ( \controllerObstacle4|obstacle_x [9] ) ) )

	.dataa(!\controllerObstacle4|obstacle_x [8]),
	.datab(!\controllerObstacle4|obstacle_x [7]),
	.datac(!\controllerObstacle4|obstacle_x [5]),
	.datad(!\controllerObstacle4|obstacle_x [9]),
	.datae(!\controllerObstacle4|obstacle_x [6]),
	.dataf(!\camera|posx [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan26~3 .extended_lut = "off";
defparam \LessThan26~3 .lut_mask = 64'h00FF01FEFF00FE01;
defparam \LessThan26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N9
cyclonev_lcell_comb \LessThan26~6 (
// Equation(s):
// \LessThan26~6_combout  = ( !\LessThan26~3_combout  & ( (!\LessThan26~4_combout  & (!\LessThan26~5_combout  & (!\Add21~0_combout  $ (\camera|posx [6])))) ) )

	.dataa(!\LessThan26~4_combout ),
	.datab(!\LessThan26~5_combout ),
	.datac(!\Add21~0_combout ),
	.datad(!\camera|posx [6]),
	.datae(gnd),
	.dataf(!\LessThan26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan26~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan26~6 .extended_lut = "off";
defparam \LessThan26~6 .lut_mask = 64'h8008800800000000;
defparam \LessThan26~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N36
cyclonev_lcell_comb \LessThan26~7 (
// Equation(s):
// \LessThan26~7_combout  = ( \LessThan26~6_combout  & ( (\LessThan26~2_combout  & (!\controllerObstacle4|obstacle_x [5] $ (!\camera|posx [5]))) ) )

	.dataa(!\controllerObstacle4|obstacle_x [5]),
	.datab(gnd),
	.datac(!\camera|posx [5]),
	.datad(!\LessThan26~2_combout ),
	.datae(gnd),
	.dataf(!\LessThan26~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan26~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan26~7 .extended_lut = "off";
defparam \LessThan26~7 .lut_mask = 64'h00000000005A005A;
defparam \LessThan26~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N27
cyclonev_lcell_comb \LessThan27~5 (
// Equation(s):
// \LessThan27~5_combout  = ( \Add12~2_combout  & ( (!\LessThan27~0_combout  & (\controllerObstacle4|obstacle_x [9] & (!\LessThan27~2_combout  & !\LessThan27~1_combout ))) ) ) # ( !\Add12~2_combout  & ( (!\LessThan27~0_combout  & 
// (!\controllerObstacle4|obstacle_x [9] & (!\LessThan27~2_combout  & !\LessThan27~1_combout ))) ) )

	.dataa(!\LessThan27~0_combout ),
	.datab(!\controllerObstacle4|obstacle_x [9]),
	.datac(!\LessThan27~2_combout ),
	.datad(!\LessThan27~1_combout ),
	.datae(gnd),
	.dataf(!\Add12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan27~5 .extended_lut = "off";
defparam \LessThan27~5 .lut_mask = 64'h8000800020002000;
defparam \LessThan27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N12
cyclonev_lcell_comb \LessThan28~3 (
// Equation(s):
// \LessThan28~3_combout  = ( \controllerObstacle4|obstacle_x [6] & ( !\camera|posx [6] $ (!\controllerObstacle4|obstacle_x [5] $ (!\camera|posx [5])) ) ) # ( !\controllerObstacle4|obstacle_x [6] & ( !\camera|posx [6] $ (!\controllerObstacle4|obstacle_x [5] 
// $ (\camera|posx [5])) ) )

	.dataa(!\camera|posx [6]),
	.datab(gnd),
	.datac(!\controllerObstacle4|obstacle_x [5]),
	.datad(!\camera|posx [5]),
	.datae(gnd),
	.dataf(!\controllerObstacle4|obstacle_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan28~3 .extended_lut = "off";
defparam \LessThan28~3 .lut_mask = 64'h5AA55AA5A55AA55A;
defparam \LessThan28~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N18
cyclonev_lcell_comb \LessThan28~2 (
// Equation(s):
// \LessThan28~2_combout  = ( \camera|posx [6] & ( \camera|posx [5] & ( !\controllerObstacle4|obstacle_x [7] $ (!\camera|posx [7] $ (((!\controllerObstacle4|obstacle_x [6]) # (!\controllerObstacle4|obstacle_x [5])))) ) ) ) # ( !\camera|posx [6] & ( 
// \camera|posx [5] & ( !\controllerObstacle4|obstacle_x [7] $ (!\camera|posx [7] $ (((\controllerObstacle4|obstacle_x [6] & \controllerObstacle4|obstacle_x [5])))) ) ) ) # ( \camera|posx [6] & ( !\camera|posx [5] & ( !\controllerObstacle4|obstacle_x [7] $ 
// (!\camera|posx [7] $ (((\controllerObstacle4|obstacle_x [6] & \controllerObstacle4|obstacle_x [5])))) ) ) ) # ( !\camera|posx [6] & ( !\camera|posx [5] & ( !\controllerObstacle4|obstacle_x [7] $ (!\camera|posx [7] $ (((\controllerObstacle4|obstacle_x [6] 
// & \controllerObstacle4|obstacle_x [5])))) ) ) )

	.dataa(!\controllerObstacle4|obstacle_x [7]),
	.datab(!\controllerObstacle4|obstacle_x [6]),
	.datac(!\camera|posx [7]),
	.datad(!\controllerObstacle4|obstacle_x [5]),
	.datae(!\camera|posx [6]),
	.dataf(!\camera|posx [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan28~2 .extended_lut = "off";
defparam \LessThan28~2 .lut_mask = 64'h5A695A695A69A596;
defparam \LessThan28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N21
cyclonev_lcell_comb \LessThan28~4 (
// Equation(s):
// \LessThan28~4_combout  = ( \Add12~2_combout  & ( !\LessThan28~2_combout  & ( (!\LessThan28~3_combout  & (\Add21~1_combout  & (!\Add21~2_combout  $ (\Add12~0_combout )))) ) ) ) # ( !\Add12~2_combout  & ( !\LessThan28~2_combout  & ( (!\LessThan28~3_combout  
// & (!\Add21~1_combout  & (!\Add21~2_combout  $ (\Add12~0_combout )))) ) ) )

	.dataa(!\Add21~2_combout ),
	.datab(!\Add12~0_combout ),
	.datac(!\LessThan28~3_combout ),
	.datad(!\Add21~1_combout ),
	.datae(!\Add12~2_combout ),
	.dataf(!\LessThan28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan28~4 .extended_lut = "off";
defparam \LessThan28~4 .lut_mask = 64'h9000009000000000;
defparam \LessThan28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N24
cyclonev_lcell_comb \LessThan25~0 (
// Equation(s):
// \LessThan25~0_combout  = ( \camera|posx [2] & ( \camera|posx [1] & ( (!\camera|posx [0] & (\controllerObstacle4|obstacle_x [2] & (\controllerObstacle4|obstacle_x [1] & \controllerObstacle4|obstacle_x [0]))) ) ) ) # ( !\camera|posx [2] & ( \camera|posx [1] 
// & ( ((!\camera|posx [0] & (\controllerObstacle4|obstacle_x [1] & \controllerObstacle4|obstacle_x [0]))) # (\controllerObstacle4|obstacle_x [2]) ) ) ) # ( \camera|posx [2] & ( !\camera|posx [1] & ( (\controllerObstacle4|obstacle_x [2] & (((!\camera|posx 
// [0] & \controllerObstacle4|obstacle_x [0])) # (\controllerObstacle4|obstacle_x [1]))) ) ) ) # ( !\camera|posx [2] & ( !\camera|posx [1] & ( (((!\camera|posx [0] & \controllerObstacle4|obstacle_x [0])) # (\controllerObstacle4|obstacle_x [1])) # 
// (\controllerObstacle4|obstacle_x [2]) ) ) )

	.dataa(!\camera|posx [0]),
	.datab(!\controllerObstacle4|obstacle_x [2]),
	.datac(!\controllerObstacle4|obstacle_x [1]),
	.datad(!\controllerObstacle4|obstacle_x [0]),
	.datae(!\camera|posx [2]),
	.dataf(!\camera|posx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan25~0 .extended_lut = "off";
defparam \LessThan25~0 .lut_mask = 64'h3FBF0323333B0002;
defparam \LessThan25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N0
cyclonev_lcell_comb \LessThan25~1 (
// Equation(s):
// \LessThan25~1_combout  = ( \camera|posx [3] & ( \LessThan25~0_combout  & ( (!\controllerObstacle4|obstacle_x [4] & (\controllerObstacle4|obstacle_x [3] & !\camera|posx [4])) # (\controllerObstacle4|obstacle_x [4] & ((!\camera|posx [4]) # 
// (\controllerObstacle4|obstacle_x [3]))) ) ) ) # ( !\camera|posx [3] & ( \LessThan25~0_combout  & ( (!\camera|posx [4]) # (\controllerObstacle4|obstacle_x [4]) ) ) ) # ( \camera|posx [3] & ( !\LessThan25~0_combout  & ( (\controllerObstacle4|obstacle_x [4] 
// & !\camera|posx [4]) ) ) ) # ( !\camera|posx [3] & ( !\LessThan25~0_combout  & ( (!\controllerObstacle4|obstacle_x [4] & (\controllerObstacle4|obstacle_x [3] & !\camera|posx [4])) # (\controllerObstacle4|obstacle_x [4] & ((!\camera|posx [4]) # 
// (\controllerObstacle4|obstacle_x [3]))) ) ) )

	.dataa(!\controllerObstacle4|obstacle_x [4]),
	.datab(gnd),
	.datac(!\controllerObstacle4|obstacle_x [3]),
	.datad(!\camera|posx [4]),
	.datae(!\camera|posx [3]),
	.dataf(!\LessThan25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan25~1 .extended_lut = "off";
defparam \LessThan25~1 .lut_mask = 64'h5F055500FF555F05;
defparam \LessThan25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N0
cyclonev_lcell_comb \always1~24 (
// Equation(s):
// \always1~24_combout  = ( \LessThan28~4_combout  & ( \LessThan25~1_combout  & ( (!\controllerObstacle4|obstacle_x [5] & ((!\camera|posx [5] & ((\LessThan26~2_combout ))) # (\camera|posx [5] & (\LessThan27~5_combout )))) # (\controllerObstacle4|obstacle_x 
// [5] & (((!\camera|posx [5]) # (\LessThan26~2_combout )))) ) ) ) # ( !\LessThan28~4_combout  & ( \LessThan25~1_combout  & ( (\LessThan27~5_combout  & (!\controllerObstacle4|obstacle_x [5] $ (!\camera|posx [5]))) ) ) ) # ( \LessThan28~4_combout  & ( 
// !\LessThan25~1_combout  & ( (!\controllerObstacle4|obstacle_x [5] & (\LessThan26~2_combout  & !\camera|posx [5])) # (\controllerObstacle4|obstacle_x [5] & ((!\camera|posx [5]) # (\LessThan26~2_combout ))) ) ) )

	.dataa(!\LessThan27~5_combout ),
	.datab(!\controllerObstacle4|obstacle_x [5]),
	.datac(!\LessThan26~2_combout ),
	.datad(!\camera|posx [5]),
	.datae(!\LessThan28~4_combout ),
	.dataf(!\LessThan25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~24 .extended_lut = "off";
defparam \always1~24 .lut_mask = 64'h00003F0311443F47;
defparam \always1~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N12
cyclonev_lcell_comb \LessThan25~2 (
// Equation(s):
// \LessThan25~2_combout  = ( \camera|posx [8] & ( \camera|posx [9] & ( (\controllerObstacle4|obstacle_x [9] & (\controllerObstacle4|obstacle_x [8] & (!\camera|posx [7] $ (\controllerObstacle4|obstacle_x [7])))) ) ) ) # ( !\camera|posx [8] & ( \camera|posx 
// [9] & ( (\controllerObstacle4|obstacle_x [9] & (!\controllerObstacle4|obstacle_x [8] & (!\camera|posx [7] $ (\controllerObstacle4|obstacle_x [7])))) ) ) ) # ( \camera|posx [8] & ( !\camera|posx [9] & ( (!\controllerObstacle4|obstacle_x [9] & 
// (\controllerObstacle4|obstacle_x [8] & (!\camera|posx [7] $ (\controllerObstacle4|obstacle_x [7])))) ) ) ) # ( !\camera|posx [8] & ( !\camera|posx [9] & ( (!\controllerObstacle4|obstacle_x [9] & (!\controllerObstacle4|obstacle_x [8] & (!\camera|posx [7] $ 
// (\controllerObstacle4|obstacle_x [7])))) ) ) )

	.dataa(!\camera|posx [7]),
	.datab(!\controllerObstacle4|obstacle_x [9]),
	.datac(!\controllerObstacle4|obstacle_x [7]),
	.datad(!\controllerObstacle4|obstacle_x [8]),
	.datae(!\camera|posx [8]),
	.dataf(!\camera|posx [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan25~2 .extended_lut = "off";
defparam \LessThan25~2 .lut_mask = 64'h8400008421000021;
defparam \LessThan25~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N3
cyclonev_lcell_comb \always1~16 (
// Equation(s):
// \always1~16_combout  = ( \camera|posx [5] & ( \LessThan25~2_combout  & ( (!\camera|posx [6] & \controllerObstacle4|obstacle_x [6]) ) ) ) # ( !\camera|posx [5] & ( \LessThan25~2_combout  & ( (!\camera|posx [6] & ((\controllerObstacle4|obstacle_x [5]) # 
// (\controllerObstacle4|obstacle_x [6]))) # (\camera|posx [6] & (\controllerObstacle4|obstacle_x [6] & \controllerObstacle4|obstacle_x [5])) ) ) )

	.dataa(!\camera|posx [6]),
	.datab(gnd),
	.datac(!\controllerObstacle4|obstacle_x [6]),
	.datad(!\controllerObstacle4|obstacle_x [5]),
	.datae(!\camera|posx [5]),
	.dataf(!\LessThan25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~16 .extended_lut = "off";
defparam \always1~16 .lut_mask = 64'h000000000AAF0A0A;
defparam \always1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N0
cyclonev_lcell_comb \always1~19 (
// Equation(s):
// \always1~19_combout  = ( \camera|posx [6] & ( !\LessThan26~3_combout  & ( (!\LessThan26~4_combout  & (!\LessThan26~5_combout  & ((!\Add21~0_combout ) # (\LessThan26~0_combout )))) ) ) ) # ( !\camera|posx [6] & ( !\LessThan26~3_combout  & ( 
// (!\Add21~0_combout  & (\LessThan26~0_combout  & (!\LessThan26~4_combout  & !\LessThan26~5_combout ))) ) ) )

	.dataa(!\Add21~0_combout ),
	.datab(!\LessThan26~0_combout ),
	.datac(!\LessThan26~4_combout ),
	.datad(!\LessThan26~5_combout ),
	.datae(!\camera|posx [6]),
	.dataf(!\LessThan26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~19 .extended_lut = "off";
defparam \always1~19 .lut_mask = 64'h2000B00000000000;
defparam \always1~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N57
cyclonev_lcell_comb \LessThan26~8 (
// Equation(s):
// \LessThan26~8_combout  = ( \controllerObstacle4|obstacle_x [6] & ( (\camera|posx [7] & (!\controllerObstacle4|obstacle_x [7] $ (\controllerObstacle4|obstacle_x [5]))) ) ) # ( !\controllerObstacle4|obstacle_x [6] & ( (\camera|posx [7] & 
// !\controllerObstacle4|obstacle_x [7]) ) )

	.dataa(!\camera|posx [7]),
	.datab(gnd),
	.datac(!\controllerObstacle4|obstacle_x [7]),
	.datad(!\controllerObstacle4|obstacle_x [5]),
	.datae(gnd),
	.dataf(!\controllerObstacle4|obstacle_x [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan26~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan26~8 .extended_lut = "off";
defparam \LessThan26~8 .lut_mask = 64'h5050505050055005;
defparam \LessThan26~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N48
cyclonev_lcell_comb \always1~17 (
// Equation(s):
// \always1~17_combout  = ( \controllerObstacle4|obstacle_x [8] & ( \camera|posx [9] & ( (\controllerObstacle4|obstacle_x [9] & ((!\camera|posx [8]) # ((!\camera|posx [7] & \controllerObstacle4|obstacle_x [7])))) ) ) ) # ( !\controllerObstacle4|obstacle_x 
// [8] & ( \camera|posx [9] & ( (!\camera|posx [7] & (\controllerObstacle4|obstacle_x [9] & (\controllerObstacle4|obstacle_x [7] & !\camera|posx [8]))) ) ) ) # ( \controllerObstacle4|obstacle_x [8] & ( !\camera|posx [9] & ( ((!\camera|posx [8]) # 
// ((!\camera|posx [7] & \controllerObstacle4|obstacle_x [7]))) # (\controllerObstacle4|obstacle_x [9]) ) ) ) # ( !\controllerObstacle4|obstacle_x [8] & ( !\camera|posx [9] & ( ((!\camera|posx [7] & (\controllerObstacle4|obstacle_x [7] & !\camera|posx [8]))) 
// # (\controllerObstacle4|obstacle_x [9]) ) ) )

	.dataa(!\camera|posx [7]),
	.datab(!\controllerObstacle4|obstacle_x [9]),
	.datac(!\controllerObstacle4|obstacle_x [7]),
	.datad(!\camera|posx [8]),
	.datae(!\controllerObstacle4|obstacle_x [8]),
	.dataf(!\camera|posx [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~17 .extended_lut = "off";
defparam \always1~17 .lut_mask = 64'h3B33FF3B02003302;
defparam \always1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N42
cyclonev_lcell_comb \always1~18 (
// Equation(s):
// \always1~18_combout  = ( \LessThan26~8_combout  & ( !\always1~17_combout  & ( (!\Add21~1_combout  & (!\camera|posx [9] & (\Add21~2_combout  & !\camera|posx [8]))) # (\Add21~1_combout  & ((!\camera|posx [9]) # ((\Add21~2_combout  & !\camera|posx [8])))) ) 
// ) ) # ( !\LessThan26~8_combout  & ( !\always1~17_combout  & ( (!\Add21~1_combout  & (!\camera|posx [9] & ((!\camera|posx [8]) # (\Add21~2_combout )))) # (\Add21~1_combout  & ((!\camera|posx [9]) # ((!\camera|posx [8]) # (\Add21~2_combout )))) ) ) )

	.dataa(!\Add21~1_combout ),
	.datab(!\camera|posx [9]),
	.datac(!\Add21~2_combout ),
	.datad(!\camera|posx [8]),
	.datae(!\LessThan26~8_combout ),
	.dataf(!\always1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~18 .extended_lut = "off";
defparam \always1~18 .lut_mask = 64'hDD4D4D4400000000;
defparam \always1~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N6
cyclonev_lcell_comb \LessThan25~3 (
// Equation(s):
// \LessThan25~3_combout  = ( \camera|posx [5] & ( \LessThan25~2_combout  & ( (\controllerObstacle4|obstacle_x [5] & (!\controllerObstacle4|obstacle_x [6] $ (\camera|posx [6]))) ) ) ) # ( !\camera|posx [5] & ( \LessThan25~2_combout  & ( 
// (!\controllerObstacle4|obstacle_x [5] & (!\controllerObstacle4|obstacle_x [6] $ (\camera|posx [6]))) ) ) )

	.dataa(!\controllerObstacle4|obstacle_x [5]),
	.datab(!\controllerObstacle4|obstacle_x [6]),
	.datac(!\camera|posx [6]),
	.datad(gnd),
	.datae(!\camera|posx [5]),
	.dataf(!\LessThan25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan25~3 .extended_lut = "off";
defparam \LessThan25~3 .lut_mask = 64'h0000000082824141;
defparam \LessThan25~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N6
cyclonev_lcell_comb \always1~20 (
// Equation(s):
// \always1~20_combout  = ( !\LessThan25~3_combout  & ( \LessThan25~1_combout  & ( (\always1~15_combout  & (!\always1~16_combout  & (!\always1~19_combout  & \always1~18_combout ))) ) ) ) # ( \LessThan25~3_combout  & ( !\LessThan25~1_combout  & ( 
// (\always1~15_combout  & (!\always1~16_combout  & (!\always1~19_combout  & \always1~18_combout ))) ) ) ) # ( !\LessThan25~3_combout  & ( !\LessThan25~1_combout  & ( (\always1~15_combout  & (!\always1~16_combout  & (!\always1~19_combout  & 
// \always1~18_combout ))) ) ) )

	.dataa(!\always1~15_combout ),
	.datab(!\always1~16_combout ),
	.datac(!\always1~19_combout ),
	.datad(!\always1~18_combout ),
	.datae(!\LessThan25~3_combout ),
	.dataf(!\LessThan25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~20 .extended_lut = "off";
defparam \always1~20 .lut_mask = 64'h0040004000400000;
defparam \always1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N42
cyclonev_lcell_comb \game_over[0]~0 (
// Equation(s):
// \game_over[0]~0_combout  = ( \always1~24_combout  & ( \always1~20_combout  & ( !\LessThan26~7_combout  ) ) ) # ( !\always1~24_combout  & ( \always1~20_combout  & ( (!\LessThan26~7_combout ) # ((\always1~15_combout  & (!\LessThan27~3_combout  & 
// \always1~23_combout ))) ) ) ) # ( !\always1~24_combout  & ( !\always1~20_combout  & ( (\always1~15_combout  & (!\LessThan27~3_combout  & \always1~23_combout )) ) ) )

	.dataa(!\always1~15_combout ),
	.datab(!\LessThan27~3_combout ),
	.datac(!\always1~23_combout ),
	.datad(!\LessThan26~7_combout ),
	.datae(!\always1~24_combout ),
	.dataf(!\always1~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\game_over[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \game_over[0]~0 .extended_lut = "off";
defparam \game_over[0]~0 .lut_mask = 64'h04040000FF04FF00;
defparam \game_over[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N30
cyclonev_lcell_comb \controllerObstacle3|Add0~25 (
// Equation(s):
// \controllerObstacle3|Add0~25_sumout  = SUM(( \controllerObstacle3|obstacle_y [2] ) + ( VCC ) + ( !VCC ))
// \controllerObstacle3|Add0~26  = CARRY(( \controllerObstacle3|obstacle_y [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controllerObstacle3|obstacle_y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle3|Add0~25_sumout ),
	.cout(\controllerObstacle3|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle3|Add0~25 .extended_lut = "off";
defparam \controllerObstacle3|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \controllerObstacle3|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N51
cyclonev_lcell_comb \controllerObstacle3|obstacle_y~6 (
// Equation(s):
// \controllerObstacle3|obstacle_y~6_combout  = (!\SW[0]~input_o  & (\controllerObstacle3|Add0~25_sumout  & \controllerObstacle3|LessThan0~0_combout ))

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\controllerObstacle3|Add0~25_sumout ),
	.datad(!\controllerObstacle3|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle3|obstacle_y~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle3|obstacle_y~6 .extended_lut = "off";
defparam \controllerObstacle3|obstacle_y~6 .lut_mask = 64'h000A000A000A000A;
defparam \controllerObstacle3|obstacle_y~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N53
dffeas \controllerObstacle3|obstacle_y[2] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle3|obstacle_y~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle3|obstacle_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle3|obstacle_y[2] .is_wysiwyg = "true";
defparam \controllerObstacle3|obstacle_y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N33
cyclonev_lcell_comb \controllerObstacle3|Add0~29 (
// Equation(s):
// \controllerObstacle3|Add0~29_sumout  = SUM(( \controllerObstacle3|obstacle_y [3] ) + ( GND ) + ( \controllerObstacle3|Add0~26  ))
// \controllerObstacle3|Add0~30  = CARRY(( \controllerObstacle3|obstacle_y [3] ) + ( GND ) + ( \controllerObstacle3|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle3|obstacle_y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle3|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle3|Add0~29_sumout ),
	.cout(\controllerObstacle3|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle3|Add0~29 .extended_lut = "off";
defparam \controllerObstacle3|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controllerObstacle3|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N57
cyclonev_lcell_comb \controllerObstacle3|obstacle_y~7 (
// Equation(s):
// \controllerObstacle3|obstacle_y~7_combout  = ( \controllerObstacle3|LessThan0~0_combout  & ( \controllerObstacle3|Add0~29_sumout  & ( !\SW[0]~input_o  ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controllerObstacle3|LessThan0~0_combout ),
	.dataf(!\controllerObstacle3|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle3|obstacle_y~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle3|obstacle_y~7 .extended_lut = "off";
defparam \controllerObstacle3|obstacle_y~7 .lut_mask = 64'h000000000000AAAA;
defparam \controllerObstacle3|obstacle_y~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N59
dffeas \controllerObstacle3|obstacle_y[3] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle3|obstacle_y~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle3|obstacle_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle3|obstacle_y[3] .is_wysiwyg = "true";
defparam \controllerObstacle3|obstacle_y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N36
cyclonev_lcell_comb \controllerObstacle3|Add0~13 (
// Equation(s):
// \controllerObstacle3|Add0~13_sumout  = SUM(( \controllerObstacle3|obstacle_y [4] ) + ( GND ) + ( \controllerObstacle3|Add0~30  ))
// \controllerObstacle3|Add0~14  = CARRY(( \controllerObstacle3|obstacle_y [4] ) + ( GND ) + ( \controllerObstacle3|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controllerObstacle3|obstacle_y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle3|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle3|Add0~13_sumout ),
	.cout(\controllerObstacle3|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle3|Add0~13 .extended_lut = "off";
defparam \controllerObstacle3|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \controllerObstacle3|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N51
cyclonev_lcell_comb \controllerObstacle3|obstacle_y~3 (
// Equation(s):
// \controllerObstacle3|obstacle_y~3_combout  = ( \controllerObstacle3|Add0~13_sumout  & ( (!\SW[0]~input_o  & \controllerObstacle3|LessThan0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\controllerObstacle3|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\controllerObstacle3|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle3|obstacle_y~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle3|obstacle_y~3 .extended_lut = "off";
defparam \controllerObstacle3|obstacle_y~3 .lut_mask = 64'h0000000000F000F0;
defparam \controllerObstacle3|obstacle_y~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N53
dffeas \controllerObstacle3|obstacle_y[4] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle3|obstacle_y~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle3|obstacle_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle3|obstacle_y[4] .is_wysiwyg = "true";
defparam \controllerObstacle3|obstacle_y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N39
cyclonev_lcell_comb \controllerObstacle3|Add0~17 (
// Equation(s):
// \controllerObstacle3|Add0~17_sumout  = SUM(( \controllerObstacle3|obstacle_y [5] ) + ( GND ) + ( \controllerObstacle3|Add0~14  ))
// \controllerObstacle3|Add0~18  = CARRY(( \controllerObstacle3|obstacle_y [5] ) + ( GND ) + ( \controllerObstacle3|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle3|obstacle_y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle3|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle3|Add0~17_sumout ),
	.cout(\controllerObstacle3|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle3|Add0~17 .extended_lut = "off";
defparam \controllerObstacle3|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controllerObstacle3|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N42
cyclonev_lcell_comb \controllerObstacle3|Add0~21 (
// Equation(s):
// \controllerObstacle3|Add0~21_sumout  = SUM(( \controllerObstacle3|obstacle_y [6] ) + ( GND ) + ( \controllerObstacle3|Add0~18  ))
// \controllerObstacle3|Add0~22  = CARRY(( \controllerObstacle3|obstacle_y [6] ) + ( GND ) + ( \controllerObstacle3|Add0~18  ))

	.dataa(gnd),
	.datab(!\controllerObstacle3|obstacle_y [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle3|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle3|Add0~21_sumout ),
	.cout(\controllerObstacle3|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle3|Add0~21 .extended_lut = "off";
defparam \controllerObstacle3|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \controllerObstacle3|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N48
cyclonev_lcell_comb \controllerObstacle3|obstacle_y~5 (
// Equation(s):
// \controllerObstacle3|obstacle_y~5_combout  = ((\controllerObstacle3|LessThan0~0_combout  & \controllerObstacle3|Add0~21_sumout )) # (\SW[0]~input_o )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\controllerObstacle3|LessThan0~0_combout ),
	.datad(!\controllerObstacle3|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle3|obstacle_y~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle3|obstacle_y~5 .extended_lut = "off";
defparam \controllerObstacle3|obstacle_y~5 .lut_mask = 64'h333F333F333F333F;
defparam \controllerObstacle3|obstacle_y~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y24_N50
dffeas \controllerObstacle3|obstacle_y[6] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle3|obstacle_y~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle3|obstacle_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle3|obstacle_y[6] .is_wysiwyg = "true";
defparam \controllerObstacle3|obstacle_y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N45
cyclonev_lcell_comb \controllerObstacle3|Add0~5 (
// Equation(s):
// \controllerObstacle3|Add0~5_sumout  = SUM(( \controllerObstacle3|obstacle_y [7] ) + ( GND ) + ( \controllerObstacle3|Add0~22  ))
// \controllerObstacle3|Add0~6  = CARRY(( \controllerObstacle3|obstacle_y [7] ) + ( GND ) + ( \controllerObstacle3|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controllerObstacle3|obstacle_y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle3|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle3|Add0~5_sumout ),
	.cout(\controllerObstacle3|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle3|Add0~5 .extended_lut = "off";
defparam \controllerObstacle3|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \controllerObstacle3|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N21
cyclonev_lcell_comb \controllerObstacle3|obstacle_y~1 (
// Equation(s):
// \controllerObstacle3|obstacle_y~1_combout  = ( \controllerObstacle3|LessThan0~0_combout  & ( (\SW[0]~input_o ) # (\controllerObstacle3|Add0~5_sumout ) ) ) # ( !\controllerObstacle3|LessThan0~0_combout  & ( \SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle3|Add0~5_sumout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\controllerObstacle3|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle3|obstacle_y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle3|obstacle_y~1 .extended_lut = "off";
defparam \controllerObstacle3|obstacle_y~1 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \controllerObstacle3|obstacle_y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y21_N23
dffeas \controllerObstacle3|obstacle_y[7] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle3|obstacle_y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle3|obstacle_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle3|obstacle_y[7] .is_wysiwyg = "true";
defparam \controllerObstacle3|obstacle_y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N48
cyclonev_lcell_comb \controllerObstacle3|Add0~9 (
// Equation(s):
// \controllerObstacle3|Add0~9_sumout  = SUM(( \controllerObstacle3|obstacle_y [8] ) + ( GND ) + ( \controllerObstacle3|Add0~6  ))
// \controllerObstacle3|Add0~10  = CARRY(( \controllerObstacle3|obstacle_y [8] ) + ( GND ) + ( \controllerObstacle3|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle3|obstacle_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle3|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle3|Add0~9_sumout ),
	.cout(\controllerObstacle3|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle3|Add0~9 .extended_lut = "off";
defparam \controllerObstacle3|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controllerObstacle3|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N18
cyclonev_lcell_comb \controllerObstacle3|obstacle_y~2 (
// Equation(s):
// \controllerObstacle3|obstacle_y~2_combout  = ( \controllerObstacle3|Add0~9_sumout  & ( (\controllerObstacle3|LessThan0~0_combout  & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle3|LessThan0~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\controllerObstacle3|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle3|obstacle_y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle3|obstacle_y~2 .extended_lut = "off";
defparam \controllerObstacle3|obstacle_y~2 .lut_mask = 64'h000000000F000F00;
defparam \controllerObstacle3|obstacle_y~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N53
dffeas \controllerObstacle3|obstacle_y[8] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\controllerObstacle3|obstacle_y~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle3|obstacle_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle3|obstacle_y[8] .is_wysiwyg = "true";
defparam \controllerObstacle3|obstacle_y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N51
cyclonev_lcell_comb \controllerObstacle3|Add0~1 (
// Equation(s):
// \controllerObstacle3|Add0~1_sumout  = SUM(( \controllerObstacle3|obstacle_y [9] ) + ( GND ) + ( \controllerObstacle3|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle3|obstacle_y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle3|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle3|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle3|Add0~1 .extended_lut = "off";
defparam \controllerObstacle3|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controllerObstacle3|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N24
cyclonev_lcell_comb \controllerObstacle3|obstacle_y~0 (
// Equation(s):
// \controllerObstacle3|obstacle_y~0_combout  = ( \controllerObstacle3|Add0~1_sumout  & ( (!\SW[0]~input_o  & \controllerObstacle3|LessThan0~0_combout ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\controllerObstacle3|LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controllerObstacle3|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle3|obstacle_y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle3|obstacle_y~0 .extended_lut = "off";
defparam \controllerObstacle3|obstacle_y~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \controllerObstacle3|obstacle_y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N26
dffeas \controllerObstacle3|obstacle_y[9] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle3|obstacle_y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle3|obstacle_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle3|obstacle_y[9] .is_wysiwyg = "true";
defparam \controllerObstacle3|obstacle_y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N21
cyclonev_lcell_comb \controllerObstacle3|LessThan0~0 (
// Equation(s):
// \controllerObstacle3|LessThan0~0_combout  = ( !\controllerObstacle3|obstacle_y [9] & ( (!\controllerObstacle3|obstacle_y [8]) # ((!\controllerObstacle3|obstacle_y [6]) # (!\controllerObstacle3|obstacle_y [7])) ) )

	.dataa(!\controllerObstacle3|obstacle_y [8]),
	.datab(!\controllerObstacle3|obstacle_y [6]),
	.datac(!\controllerObstacle3|obstacle_y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controllerObstacle3|obstacle_y [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle3|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle3|LessThan0~0 .extended_lut = "off";
defparam \controllerObstacle3|LessThan0~0 .lut_mask = 64'hFEFEFEFE00000000;
defparam \controllerObstacle3|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N54
cyclonev_lcell_comb \controllerObstacle3|obstacle_y~4 (
// Equation(s):
// \controllerObstacle3|obstacle_y~4_combout  = ( \controllerObstacle3|Add0~17_sumout  & ( (\controllerObstacle3|LessThan0~0_combout  & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle3|LessThan0~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\controllerObstacle3|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle3|obstacle_y~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle3|obstacle_y~4 .extended_lut = "off";
defparam \controllerObstacle3|obstacle_y~4 .lut_mask = 64'h000000000F000F00;
defparam \controllerObstacle3|obstacle_y~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N56
dffeas \controllerObstacle3|obstacle_y[5] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle3|obstacle_y~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle3|obstacle_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle3|obstacle_y[5] .is_wysiwyg = "true";
defparam \controllerObstacle3|obstacle_y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N54
cyclonev_lcell_comb \LessThan24~0 (
// Equation(s):
// \LessThan24~0_combout  = ( \controllerObstacle3|obstacle_y [3] & ( (!\controllerObstacle3|obstacle_y [6] & ((!\controllerObstacle3|obstacle_y [5]) # ((!\controllerObstacle3|obstacle_y [2] & !\controllerObstacle3|obstacle_y [4])))) ) ) # ( 
// !\controllerObstacle3|obstacle_y [3] & ( (!\controllerObstacle3|obstacle_y [6] & ((!\controllerObstacle3|obstacle_y [5]) # (!\controllerObstacle3|obstacle_y [4]))) ) )

	.dataa(!\controllerObstacle3|obstacle_y [5]),
	.datab(!\controllerObstacle3|obstacle_y [6]),
	.datac(!\controllerObstacle3|obstacle_y [2]),
	.datad(!\controllerObstacle3|obstacle_y [4]),
	.datae(gnd),
	.dataf(!\controllerObstacle3|obstacle_y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan24~0 .extended_lut = "off";
defparam \LessThan24~0 .lut_mask = 64'hCC88CC88C888C888;
defparam \LessThan24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N57
cyclonev_lcell_comb \LessThan23~0 (
// Equation(s):
// \LessThan23~0_combout  = ( \controllerObstacle3|obstacle_y [8] & ( (\controllerObstacle3|obstacle_y [6] & (\controllerObstacle3|obstacle_y [7] & ((\controllerObstacle3|obstacle_y [4]) # (\controllerObstacle3|obstacle_y [5])))) ) )

	.dataa(!\controllerObstacle3|obstacle_y [5]),
	.datab(!\controllerObstacle3|obstacle_y [6]),
	.datac(!\controllerObstacle3|obstacle_y [4]),
	.datad(!\controllerObstacle3|obstacle_y [7]),
	.datae(gnd),
	.dataf(!\controllerObstacle3|obstacle_y [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan23~0 .extended_lut = "off";
defparam \LessThan23~0 .lut_mask = 64'h0000000000130013;
defparam \LessThan23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N18
cyclonev_lcell_comb \always1~42 (
// Equation(s):
// \always1~42_combout  = ( \controllerObstacle3|obstacle_y [8] & ( (!\LessThan24~0_combout  & (!\controllerObstacle3|obstacle_y [9] & (\controllerObstacle3|obstacle_y [7] & !\LessThan23~0_combout ))) ) )

	.dataa(!\LessThan24~0_combout ),
	.datab(!\controllerObstacle3|obstacle_y [9]),
	.datac(!\controllerObstacle3|obstacle_y [7]),
	.datad(!\LessThan23~0_combout ),
	.datae(gnd),
	.dataf(!\controllerObstacle3|obstacle_y [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~42 .extended_lut = "off";
defparam \always1~42 .lut_mask = 64'h0000000008000800;
defparam \always1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N36
cyclonev_lcell_comb \obstacle3_start_x~8 (
// Equation(s):
// \obstacle3_start_x~8_combout  = ( !\spawn_position_index~5_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~6_combout ) # ((\spawn_position_index~0_combout  & ((\spawn_position_index~1_combout ) # (\spawn_position_index~3_combout 
// )))) ) ) ) # ( !\spawn_position_index~5_combout  & ( !\spawn_position_index~2_combout  & ( (!\spawn_position_index~6_combout ) # ((!\spawn_position_index~3_combout  & ((\spawn_position_index~0_combout ) # (\spawn_position_index~1_combout ))) # 
// (\spawn_position_index~3_combout  & (!\spawn_position_index~1_combout ))) ) ) )

	.dataa(!\spawn_position_index~3_combout ),
	.datab(!\spawn_position_index~6_combout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\spawn_position_index~0_combout ),
	.datae(!\spawn_position_index~5_combout ),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle3_start_x~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle3_start_x~8 .extended_lut = "off";
defparam \obstacle3_start_x~8 .lut_mask = 64'hDEFE0000CCDF0000;
defparam \obstacle3_start_x~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N54
cyclonev_lcell_comb \obstacle3_start_x~7 (
// Equation(s):
// \obstacle3_start_x~7_combout  = ( \spawn_position_index~5_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~0_combout  & ((!\spawn_position_index~3_combout  & (\spawn_position_index~1_combout )) # (\spawn_position_index~3_combout  
// & ((\spawn_position_index~6_combout ))))) # (\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  & (\spawn_position_index~6_combout ))) ) ) ) # ( !\spawn_position_index~5_combout  & ( \spawn_position_index~2_combout  & ( 
// (\spawn_position_index~1_combout  & !\spawn_position_index~6_combout ) ) ) ) # ( \spawn_position_index~5_combout  & ( !\spawn_position_index~2_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  & 
// (!\spawn_position_index~3_combout  & \spawn_position_index~0_combout ))) ) ) ) # ( !\spawn_position_index~5_combout  & ( !\spawn_position_index~2_combout  & ( (!\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout  $ 
// (!\spawn_position_index~3_combout )) # (\spawn_position_index~0_combout ))) # (\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout ) # (\spawn_position_index~3_combout )))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~6_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~0_combout ),
	.datae(!\spawn_position_index~5_combout ),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle3_start_x~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle3_start_x~7 .extended_lut = "off";
defparam \obstacle3_start_x~7 .lut_mask = 64'h28EF008044445322;
defparam \obstacle3_start_x~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N0
cyclonev_lcell_comb \obstacle3_start_x~6 (
// Equation(s):
// \obstacle3_start_x~6_combout  = ( \spawn_position_index~5_combout  & ( \spawn_position_index~3_combout  & ( (!\spawn_position_index~6_combout ) # (!\spawn_position_index~0_combout  $ (((!\spawn_position_index~1_combout ) # (\spawn_position_index~2_combout 
// )))) ) ) ) # ( !\spawn_position_index~5_combout  & ( \spawn_position_index~3_combout  & ( (!\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  & ((\spawn_position_index~2_combout ) # (\spawn_position_index~1_combout )))) # 
// (\spawn_position_index~6_combout  & ((!\spawn_position_index~2_combout  & (!\spawn_position_index~1_combout )) # (\spawn_position_index~2_combout  & ((\spawn_position_index~0_combout ))))) ) ) ) # ( \spawn_position_index~5_combout  & ( 
// !\spawn_position_index~3_combout  & ( (!\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  $ (!\spawn_position_index~2_combout )))) # (\spawn_position_index~6_combout  & 
// (!\spawn_position_index~1_combout  $ (((!\spawn_position_index~2_combout  & \spawn_position_index~0_combout ))))) ) ) ) # ( !\spawn_position_index~5_combout  & ( !\spawn_position_index~3_combout  & ( (!\spawn_position_index~0_combout  & 
// (!\spawn_position_index~6_combout  $ (((\spawn_position_index~1_combout  & !\spawn_position_index~2_combout ))))) # (\spawn_position_index~0_combout  & (\spawn_position_index~6_combout  & ((!\spawn_position_index~2_combout ) # 
// (\spawn_position_index~1_combout )))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~6_combout ),
	.datac(!\spawn_position_index~2_combout ),
	.datad(!\spawn_position_index~0_combout ),
	.datae(!\spawn_position_index~5_combout ),
	.dataf(!\spawn_position_index~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle3_start_x~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle3_start_x~6 .extended_lut = "off";
defparam \obstacle3_start_x~6 .lut_mask = 64'h9C316A126C23DCEF;
defparam \obstacle3_start_x~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N42
cyclonev_lcell_comb \obstacle3_start_x~5 (
// Equation(s):
// \obstacle3_start_x~5_combout  = ( !\SW[0]~input_o  & ( \spawn_position_index~4_combout  & ( (\gameController|gameon~q  & (((!\spawn_position_index~1_combout ) # (\spawn_position_index~0_combout )) # (\spawn_position_index~3_combout ))) ) ) ) # ( 
// !\SW[0]~input_o  & ( !\spawn_position_index~4_combout  & ( \gameController|gameon~q  ) ) )

	.dataa(!\spawn_position_index~3_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\gameController|gameon~q ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\spawn_position_index~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle3_start_x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle3_start_x~5 .extended_lut = "off";
defparam \obstacle3_start_x~5 .lut_mask = 64'h00FF000000F70000;
defparam \obstacle3_start_x~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N12
cyclonev_lcell_comb \obstacle3_start_x~0 (
// Equation(s):
// \obstacle3_start_x~0_combout  = ( \obstacle3_start_x~6_combout  & ( \obstacle3_start_x~5_combout  & ( (!\spawn_position_index~4_combout ) # ((!\spawn_position_index~3_combout  & (\obstacle3_start_x~8_combout )) # (\spawn_position_index~3_combout  & 
// ((\obstacle3_start_x~7_combout )))) ) ) ) # ( !\obstacle3_start_x~6_combout  & ( \obstacle3_start_x~5_combout  & ( (\spawn_position_index~4_combout  & ((!\spawn_position_index~3_combout  & (\obstacle3_start_x~8_combout  & !\obstacle3_start_x~7_combout )) 
// # (\spawn_position_index~3_combout  & ((\obstacle3_start_x~7_combout ))))) ) ) )

	.dataa(!\spawn_position_index~3_combout ),
	.datab(!\spawn_position_index~4_combout ),
	.datac(!\obstacle3_start_x~8_combout ),
	.datad(!\obstacle3_start_x~7_combout ),
	.datae(!\obstacle3_start_x~6_combout ),
	.dataf(!\obstacle3_start_x~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle3_start_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle3_start_x~0 .extended_lut = "off";
defparam \obstacle3_start_x~0 .lut_mask = 64'h000000000211CEDF;
defparam \obstacle3_start_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N13
dffeas \obstacle3_start_x[5] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle3_start_x~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle3_start_x[5]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle3_start_x[5] .is_wysiwyg = "true";
defparam \obstacle3_start_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N57
cyclonev_lcell_comb \controllerObstacle3|obstacle_x~0 (
// Equation(s):
// \controllerObstacle3|obstacle_x~0_combout  = ( \controllerObstacle3|obstacle_y [8] & ( \gameController|gameon~q  & ( (((\controllerObstacle3|obstacle_y [7] & \controllerObstacle3|obstacle_y [6])) # (\controllerObstacle3|obstacle_y [9])) # (\SW[0]~input_o 
// ) ) ) ) # ( !\controllerObstacle3|obstacle_y [8] & ( \gameController|gameon~q  & ( (\controllerObstacle3|obstacle_y [9]) # (\SW[0]~input_o ) ) ) ) # ( \controllerObstacle3|obstacle_y [8] & ( !\gameController|gameon~q  & ( \SW[0]~input_o  ) ) ) # ( 
// !\controllerObstacle3|obstacle_y [8] & ( !\gameController|gameon~q  & ( \SW[0]~input_o  ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\controllerObstacle3|obstacle_y [7]),
	.datac(!\controllerObstacle3|obstacle_y [6]),
	.datad(!\controllerObstacle3|obstacle_y [9]),
	.datae(!\controllerObstacle3|obstacle_y [8]),
	.dataf(!\gameController|gameon~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle3|obstacle_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle3|obstacle_x~0 .extended_lut = "off";
defparam \controllerObstacle3|obstacle_x~0 .lut_mask = 64'h5555555555FF57FF;
defparam \controllerObstacle3|obstacle_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y23_N23
dffeas \controllerObstacle3|obstacle_x[5] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle3_start_x[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle3|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle3|obstacle_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle3|obstacle_x[5] .is_wysiwyg = "true";
defparam \controllerObstacle3|obstacle_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N3
cyclonev_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = ( \spawn_position_index~3_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~2_combout  & (((!\spawn_position_index~0_combout  & !\spawn_position_index~6_combout )) # (\spawn_position_index~1_combout ))) # 
// (\spawn_position_index~2_combout  & ((!\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & \spawn_position_index~6_combout )) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout ))))) ) ) ) # ( 
// !\spawn_position_index~3_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~6_combout  $ (((\spawn_position_index~2_combout  & \spawn_position_index~1_combout ))))) # 
// (\spawn_position_index~0_combout  & (!\spawn_position_index~2_combout  & (!\spawn_position_index~1_combout  & \spawn_position_index~6_combout ))) ) ) ) # ( \spawn_position_index~3_combout  & ( !\spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout ) # (!\spawn_position_index~2_combout  $ (!\spawn_position_index~0_combout )))) # (\spawn_position_index~1_combout  & (((!\spawn_position_index~2_combout  & 
// !\spawn_position_index~0_combout )) # (\spawn_position_index~6_combout ))) ) ) ) # ( !\spawn_position_index~3_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~2_combout  & 
// (\spawn_position_index~1_combout  & \spawn_position_index~6_combout ))) # (\spawn_position_index~0_combout  & (((!\spawn_position_index~2_combout  & \spawn_position_index~1_combout )) # (\spawn_position_index~6_combout ))) ) ) )

	.dataa(!\spawn_position_index~2_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~0_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~3_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~0 .extended_lut = "off";
defparam \Mux33~0 .lut_mask = 64'h022FEC7BE018B326;
defparam \Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N30
cyclonev_lcell_comb \Mux33~1 (
// Equation(s):
// \Mux33~1_combout  = ( \spawn_position_index~3_combout  & ( \spawn_position_index~5_combout  & ( (\spawn_position_index~6_combout  & (\spawn_position_index~2_combout  & !\spawn_position_index~1_combout )) ) ) ) # ( \spawn_position_index~3_combout  & ( 
// !\spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & ((!\spawn_position_index~2_combout ) # ((!\spawn_position_index~0_combout  & !\spawn_position_index~1_combout )))) # (\spawn_position_index~6_combout  & 
// (\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout )))) ) ) ) # ( !\spawn_position_index~3_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  $ 
// ((!\spawn_position_index~2_combout )))) # (\spawn_position_index~6_combout  & (((!\spawn_position_index~1_combout ) # (\spawn_position_index~2_combout )) # (\spawn_position_index~0_combout ))) ) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~2_combout ),
	.datad(!\spawn_position_index~1_combout ),
	.datae(!\spawn_position_index~3_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~1 .extended_lut = "off";
defparam \Mux33~1 .lut_mask = 64'h7D3DB9A000000500;
defparam \Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N39
cyclonev_lcell_comb \Mux33~2 (
// Equation(s):
// \Mux33~2_combout  = ( \Mux33~1_combout  & ( (\Mux33~0_combout ) # (\spawn_position_index~4_combout ) ) ) # ( !\Mux33~1_combout  & ( (!\spawn_position_index~4_combout  & \Mux33~0_combout ) ) )

	.dataa(gnd),
	.datab(!\spawn_position_index~4_combout ),
	.datac(gnd),
	.datad(!\Mux33~0_combout ),
	.datae(gnd),
	.dataf(!\Mux33~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~2 .extended_lut = "off";
defparam \Mux33~2 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N24
cyclonev_lcell_comb \obstacle3_start_x~3 (
// Equation(s):
// \obstacle3_start_x~3_combout  = ( \Mux33~2_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux33~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle3_start_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle3_start_x~3 .extended_lut = "off";
defparam \obstacle3_start_x~3 .lut_mask = 64'h0000000000F000F0;
defparam \obstacle3_start_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y18_N26
dffeas \obstacle3_start_x[6] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle3_start_x~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle3_start_x[6]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle3_start_x[6] .is_wysiwyg = "true";
defparam \obstacle3_start_x[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N35
dffeas \controllerObstacle3|obstacle_x[6] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle3_start_x[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle3|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle3|obstacle_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle3|obstacle_x[6] .is_wysiwyg = "true";
defparam \controllerObstacle3|obstacle_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N36
cyclonev_lcell_comb \Mux30~2 (
// Equation(s):
// \Mux30~2_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & (\spawn_position_index~3_combout  & \spawn_position_index~6_combout ))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  & (\spawn_position_index~3_combout  & \spawn_position_index~6_combout ))) # (\spawn_position_index~1_combout 
//  & (\spawn_position_index~0_combout  & (!\spawn_position_index~3_combout  & !\spawn_position_index~6_combout ))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & 
// ((!\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & !\spawn_position_index~3_combout )) # (\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  & \spawn_position_index~3_combout )))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~2 .extended_lut = "off";
defparam \Mux30~2 .lut_mask = 64'h2400100800000001;
defparam \Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N6
cyclonev_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & (!\spawn_position_index~3_combout  $ (\spawn_position_index~6_combout )))) ) ) ) # ( 
// !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (\spawn_position_index~0_combout  & (!\spawn_position_index~3_combout  & (!\spawn_position_index~1_combout  $ (!\spawn_position_index~6_combout )))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & (!\spawn_position_index~3_combout  $ (\spawn_position_index~6_combout )))) # 
// (\spawn_position_index~1_combout  & ((!\spawn_position_index~0_combout  & (!\spawn_position_index~3_combout  & \spawn_position_index~6_combout )) # (\spawn_position_index~0_combout  & (\spawn_position_index~3_combout  & !\spawn_position_index~6_combout 
// )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout  $ (\spawn_position_index~3_combout )))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~1 .extended_lut = "off";
defparam \Mux30~1 .lut_mask = 64'h0084214210201001;
defparam \Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N12
cyclonev_lcell_comb \Mux30~3 (
// Equation(s):
// \Mux30~3_combout  = ( \Mux30~1_combout  & ( (!\spawn_position_index~4_combout ) # (\Mux30~2_combout ) ) ) # ( !\Mux30~1_combout  & ( (\spawn_position_index~4_combout  & \Mux30~2_combout ) ) )

	.dataa(gnd),
	.datab(!\spawn_position_index~4_combout ),
	.datac(gnd),
	.datad(!\Mux30~2_combout ),
	.datae(gnd),
	.dataf(!\Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~3 .extended_lut = "off";
defparam \Mux30~3 .lut_mask = 64'h00330033CCFFCCFF;
defparam \Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N15
cyclonev_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = ( \Mux30~3_combout  ) # ( !\Mux30~3_combout  & ( (!\gameController|gameon~q ) # (\SW[0]~input_o ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux30~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~0 .extended_lut = "off";
defparam \Mux30~0 .lut_mask = 64'hFF55FF55FFFFFFFF;
defparam \Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N16
dffeas \obstacle3_start_x[9] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle3_start_x[9]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle3_start_x[9] .is_wysiwyg = "true";
defparam \obstacle3_start_x[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N29
dffeas \controllerObstacle3|obstacle_x[9] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle3_start_x[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle3|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle3|obstacle_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle3|obstacle_x[9] .is_wysiwyg = "true";
defparam \controllerObstacle3|obstacle_x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N48
cyclonev_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & (\spawn_position_index~3_combout  & \spawn_position_index~6_combout ))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~3_combout  & ((!\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout )) # (\spawn_position_index~1_combout  & 
// ((\spawn_position_index~6_combout ))))) # (\spawn_position_index~3_combout  & (((!\spawn_position_index~0_combout  & !\spawn_position_index~6_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  $ (((\spawn_position_index~6_combout ))))) # (\spawn_position_index~1_combout  & (((!\spawn_position_index~3_combout ) # (\spawn_position_index~6_combout )) # 
// (\spawn_position_index~0_combout ))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~1 .extended_lut = "off";
defparam \Mux31~1 .lut_mask = 64'hD9778CD000000002;
defparam \Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N18
cyclonev_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (((!\spawn_position_index~3_combout  & !\spawn_position_index~6_combout )))) # (\spawn_position_index~0_combout  & 
// (\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout  $ (!\spawn_position_index~3_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & 
// (\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout ) # (\spawn_position_index~3_combout )))) ) ) ) # ( \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & 
// (!\spawn_position_index~0_combout  & (!\spawn_position_index~3_combout  & \spawn_position_index~6_combout ))) # (\spawn_position_index~1_combout  & (\spawn_position_index~3_combout  & ((!\spawn_position_index~0_combout ) # (\spawn_position_index~6_combout 
// )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~3_combout  & (\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  $ (\spawn_position_index~6_combout )))) # 
// (\spawn_position_index~3_combout  & (((!\spawn_position_index~0_combout  & !\spawn_position_index~6_combout )))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~0 .extended_lut = "off";
defparam \Mux31~0 .lut_mask = 64'h4C1004852202C012;
defparam \Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N24
cyclonev_lcell_comb \Mux31~2 (
// Equation(s):
// \Mux31~2_combout  = ( \Mux31~0_combout  & ( (!\spawn_position_index~4_combout ) # (\Mux31~1_combout ) ) ) # ( !\Mux31~0_combout  & ( (\Mux31~1_combout  & \spawn_position_index~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux31~1_combout ),
	.datad(!\spawn_position_index~4_combout ),
	.datae(gnd),
	.dataf(!\Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~2 .extended_lut = "off";
defparam \Mux31~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N27
cyclonev_lcell_comb \obstacle3_start_x~2 (
// Equation(s):
// \obstacle3_start_x~2_combout  = ( \Mux31~2_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle3_start_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle3_start_x~2 .extended_lut = "off";
defparam \obstacle3_start_x~2 .lut_mask = 64'h0000000000AA00AA;
defparam \obstacle3_start_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N28
dffeas \obstacle3_start_x[8] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle3_start_x~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle3_start_x[8]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle3_start_x[8] .is_wysiwyg = "true";
defparam \obstacle3_start_x[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N59
dffeas \controllerObstacle3|obstacle_x[8] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle3_start_x[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle3|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle3|obstacle_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle3|obstacle_x[8] .is_wysiwyg = "true";
defparam \controllerObstacle3|obstacle_x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N0
cyclonev_lcell_comb \Mux32~1 (
// Equation(s):
// \Mux32~1_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & (\spawn_position_index~3_combout  & \spawn_position_index~6_combout ))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (\spawn_position_index~6_combout  & ((!\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  $ (\spawn_position_index~3_combout ))) # 
// (\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & !\spawn_position_index~3_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & 
// (!\spawn_position_index~3_combout  $ (((!\spawn_position_index~6_combout ) # (\spawn_position_index~0_combout ))))) # (\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  $ (((\spawn_position_index~3_combout ) # 
// (\spawn_position_index~0_combout ))))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~1 .extended_lut = "off";
defparam \Mux32~1 .lut_mask = 64'h4A97009200000002;
defparam \Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N42
cyclonev_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout  & (\spawn_position_index~0_combout )) # (\spawn_position_index~6_combout  & 
// ((\spawn_position_index~3_combout ))))) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~0_combout ) # ((!\spawn_position_index~3_combout  & \spawn_position_index~6_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( 
// \spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & ((!\spawn_position_index~0_combout  & (\spawn_position_index~3_combout )) # (\spawn_position_index~0_combout  & (!\spawn_position_index~3_combout  & !\spawn_position_index~6_combout 
// )))) # (\spawn_position_index~1_combout  & (((\spawn_position_index~6_combout ) # (\spawn_position_index~3_combout )))) ) ) ) # ( \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & 
// ((!\spawn_position_index~1_combout  & ((\spawn_position_index~3_combout ))) # (\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout )))) # (\spawn_position_index~6_combout  & (((\spawn_position_index~0_combout  & 
// !\spawn_position_index~3_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~3_combout  & (!\spawn_position_index~0_combout  $ (((\spawn_position_index~6_combout ) # 
// (\spawn_position_index~1_combout ))))) # (\spawn_position_index~3_combout  & (((\spawn_position_index~0_combout  & !\spawn_position_index~6_combout )))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~0 .extended_lut = "off";
defparam \Mux32~0 .lut_mask = 64'h93304E302D5D665E;
defparam \Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N30
cyclonev_lcell_comb \Mux32~2 (
// Equation(s):
// \Mux32~2_combout  = ( \Mux32~0_combout  & ( (!\spawn_position_index~4_combout ) # (\Mux32~1_combout ) ) ) # ( !\Mux32~0_combout  & ( (\spawn_position_index~4_combout  & \Mux32~1_combout ) ) )

	.dataa(gnd),
	.datab(!\spawn_position_index~4_combout ),
	.datac(gnd),
	.datad(!\Mux32~1_combout ),
	.datae(gnd),
	.dataf(!\Mux32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~2 .extended_lut = "off";
defparam \Mux32~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y18_N33
cyclonev_lcell_comb \obstacle3_start_x~1 (
// Equation(s):
// \obstacle3_start_x~1_combout  = ( \Mux32~2_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle3_start_x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle3_start_x~1 .extended_lut = "off";
defparam \obstacle3_start_x~1 .lut_mask = 64'h0000000000AA00AA;
defparam \obstacle3_start_x~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y18_N34
dffeas \obstacle3_start_x[7] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle3_start_x~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle3_start_x[7]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle3_start_x[7] .is_wysiwyg = "true";
defparam \obstacle3_start_x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y23_N14
dffeas \controllerObstacle3|obstacle_x[7] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle3_start_x[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle3|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle3|obstacle_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle3|obstacle_x[7] .is_wysiwyg = "true";
defparam \controllerObstacle3|obstacle_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N54
cyclonev_lcell_comb \LessThan19~2 (
// Equation(s):
// \LessThan19~2_combout  = ( \camera|posx [7] & ( \camera|posx [9] & ( (\controllerObstacle3|obstacle_x [9] & (\controllerObstacle3|obstacle_x [7] & (!\controllerObstacle3|obstacle_x [8] $ (\camera|posx [8])))) ) ) ) # ( !\camera|posx [7] & ( \camera|posx 
// [9] & ( (\controllerObstacle3|obstacle_x [9] & (!\controllerObstacle3|obstacle_x [7] & (!\controllerObstacle3|obstacle_x [8] $ (\camera|posx [8])))) ) ) ) # ( \camera|posx [7] & ( !\camera|posx [9] & ( (!\controllerObstacle3|obstacle_x [9] & 
// (\controllerObstacle3|obstacle_x [7] & (!\controllerObstacle3|obstacle_x [8] $ (\camera|posx [8])))) ) ) ) # ( !\camera|posx [7] & ( !\camera|posx [9] & ( (!\controllerObstacle3|obstacle_x [9] & (!\controllerObstacle3|obstacle_x [7] & 
// (!\controllerObstacle3|obstacle_x [8] $ (\camera|posx [8])))) ) ) )

	.dataa(!\controllerObstacle3|obstacle_x [9]),
	.datab(!\controllerObstacle3|obstacle_x [8]),
	.datac(!\controllerObstacle3|obstacle_x [7]),
	.datad(!\camera|posx [8]),
	.datae(!\camera|posx [7]),
	.dataf(!\camera|posx [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan19~2 .extended_lut = "off";
defparam \LessThan19~2 .lut_mask = 64'h8020080240100401;
defparam \LessThan19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N15
cyclonev_lcell_comb \LessThan19~3 (
// Equation(s):
// \LessThan19~3_combout  = ( \LessThan19~2_combout  & ( (!\controllerObstacle3|obstacle_x [5] & (!\camera|posx [5] & (!\controllerObstacle3|obstacle_x [6] $ (\camera|posx [6])))) # (\controllerObstacle3|obstacle_x [5] & (\camera|posx [5] & 
// (!\controllerObstacle3|obstacle_x [6] $ (\camera|posx [6])))) ) )

	.dataa(!\controllerObstacle3|obstacle_x [5]),
	.datab(!\controllerObstacle3|obstacle_x [6]),
	.datac(!\camera|posx [6]),
	.datad(!\camera|posx [5]),
	.datae(gnd),
	.dataf(!\LessThan19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan19~3 .extended_lut = "off";
defparam \LessThan19~3 .lut_mask = 64'h0000000082418241;
defparam \LessThan19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N36
cyclonev_lcell_comb \Mux35~7 (
// Equation(s):
// \Mux35~7_combout  = ( \Add5~13_sumout  & ( \spawn_position_index~1_combout  & ( ((!\spawn_position_index~0_combout  & (!\Add5~25_sumout )) # (\spawn_position_index~0_combout  & ((\Add5~5_sumout )))) # (\LessThan0~1_combout ) ) ) ) # ( !\Add5~13_sumout  & 
// ( \spawn_position_index~1_combout  & ( ((\Add5~5_sumout  & (!\Add5~25_sumout  $ (\spawn_position_index~0_combout )))) # (\LessThan0~1_combout ) ) ) ) # ( \Add5~13_sumout  & ( !\spawn_position_index~1_combout  & ( (!\LessThan0~1_combout  & 
// (!\Add5~25_sumout  $ (\spawn_position_index~0_combout ))) ) ) ) # ( !\Add5~13_sumout  & ( !\spawn_position_index~1_combout  & ( (\Add5~25_sumout  & (!\LessThan0~1_combout  & !\Add5~5_sumout )) ) ) )

	.dataa(!\Add5~25_sumout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\LessThan0~1_combout ),
	.datad(!\Add5~5_sumout ),
	.datae(!\Add5~13_sumout ),
	.dataf(!\spawn_position_index~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~7 .extended_lut = "off";
defparam \Mux35~7 .lut_mask = 64'h500090900F9F8FBF;
defparam \Mux35~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N6
cyclonev_lcell_comb \Mux35~2 (
// Equation(s):
// \Mux35~2_combout  = ( \Add6~1_sumout  & ( \Add6~13_sumout  & ( (!\LessThan0~1_combout  & (\Mux35~7_combout )) # (\LessThan0~1_combout  & (\spawn_position_index~0_combout  & ((\Add6~5_sumout ) # (\Mux35~7_combout )))) ) ) ) # ( !\Add6~1_sumout  & ( 
// \Add6~13_sumout  & ( (!\Mux35~7_combout  & (\LessThan0~1_combout  & (\Add6~5_sumout  & !\spawn_position_index~0_combout ))) # (\Mux35~7_combout  & ((!\LessThan0~1_combout ) # ((!\spawn_position_index~0_combout ) # (\Add6~5_sumout )))) ) ) ) # ( 
// \Add6~1_sumout  & ( !\Add6~13_sumout  & ( (!\Mux35~7_combout  & (\LessThan0~1_combout  & ((!\Add6~5_sumout ) # (\spawn_position_index~0_combout )))) # (\Mux35~7_combout  & (!\LessThan0~1_combout )) ) ) ) # ( !\Add6~1_sumout  & ( !\Add6~13_sumout  & ( 
// (!\LessThan0~1_combout  & (\Mux35~7_combout )) # (\LessThan0~1_combout  & (((\Add6~5_sumout  & !\spawn_position_index~0_combout )))) ) ) )

	.dataa(!\Mux35~7_combout ),
	.datab(!\LessThan0~1_combout ),
	.datac(!\Add6~5_sumout ),
	.datad(!\spawn_position_index~0_combout ),
	.datae(!\Add6~1_sumout ),
	.dataf(!\Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~2 .extended_lut = "off";
defparam \Mux35~2 .lut_mask = 64'h4744646657454457;
defparam \Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N48
cyclonev_lcell_comb \Mux35~8 (
// Equation(s):
// \Mux35~8_combout  = ( \LessThan0~1_combout  & ( \spawn_position_index~1_combout  & ( \spawn_position_index~0_combout  ) ) ) # ( !\LessThan0~1_combout  & ( \spawn_position_index~1_combout  & ( (\spawn_position_index~0_combout  & ((!\Add5~25_sumout  & 
// ((!\Add5~5_sumout ))) # (\Add5~25_sumout  & (\Add5~13_sumout  & \Add5~5_sumout )))) ) ) ) # ( \LessThan0~1_combout  & ( !\spawn_position_index~1_combout  & ( !\spawn_position_index~0_combout  ) ) ) # ( !\LessThan0~1_combout  & ( 
// !\spawn_position_index~1_combout  & ( (!\spawn_position_index~0_combout  & (\Add5~25_sumout  & (!\Add5~13_sumout  $ (\Add5~5_sumout )))) # (\spawn_position_index~0_combout  & (\Add5~13_sumout  & (!\Add5~25_sumout  $ (\Add5~5_sumout )))) ) ) )

	.dataa(!\Add5~25_sumout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\Add5~13_sumout ),
	.datad(!\Add5~5_sumout ),
	.datae(!\LessThan0~1_combout ),
	.dataf(!\spawn_position_index~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~8 .extended_lut = "off";
defparam \Mux35~8 .lut_mask = 64'h4205CCCC22013333;
defparam \Mux35~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N24
cyclonev_lcell_comb \Mux35~3 (
// Equation(s):
// \Mux35~3_combout  = ( \Add6~1_sumout  & ( \Add6~13_sumout  & ( (!\LessThan0~1_combout  & (\Mux35~8_combout )) # (\LessThan0~1_combout  & (\Add6~5_sumout  & ((\spawn_position_index~0_combout ) # (\Mux35~8_combout )))) ) ) ) # ( !\Add6~1_sumout  & ( 
// \Add6~13_sumout  & ( (\Mux35~8_combout  & !\LessThan0~1_combout ) ) ) ) # ( \Add6~1_sumout  & ( !\Add6~13_sumout  & ( (\Mux35~8_combout  & ((!\LessThan0~1_combout ) # ((!\spawn_position_index~0_combout  & !\Add6~5_sumout )))) ) ) ) # ( !\Add6~1_sumout  & 
// ( !\Add6~13_sumout  & ( (!\LessThan0~1_combout  & (\Mux35~8_combout )) # (\LessThan0~1_combout  & (\spawn_position_index~0_combout  & ((\Add6~5_sumout ) # (\Mux35~8_combout )))) ) ) )

	.dataa(!\Mux35~8_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\Add6~5_sumout ),
	.datad(!\LessThan0~1_combout ),
	.datae(!\Add6~1_sumout ),
	.dataf(!\Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~3 .extended_lut = "off";
defparam \Mux35~3 .lut_mask = 64'h5513554055005507;
defparam \Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N6
cyclonev_lcell_comb \Mux35~6 (
// Equation(s):
// \Mux35~6_combout  = ( \spawn_position_index~0_combout  & ( \spawn_position_index~1_combout  & ( (\Add5~5_sumout  & (!\LessThan0~1_combout  & ((!\Add5~25_sumout ) # (!\Add5~13_sumout )))) ) ) ) # ( !\spawn_position_index~0_combout  & ( 
// \spawn_position_index~1_combout  & ( (!\Add5~13_sumout  $ (((!\Add5~25_sumout ) # (\Add5~5_sumout )))) # (\LessThan0~1_combout ) ) ) ) # ( \spawn_position_index~0_combout  & ( !\spawn_position_index~1_combout  & ( (!\Add5~13_sumout  $ (((!\Add5~25_sumout 
// ) # (\Add5~5_sumout )))) # (\LessThan0~1_combout ) ) ) ) # ( !\spawn_position_index~0_combout  & ( !\spawn_position_index~1_combout  & ( (!\LessThan0~1_combout  & ((!\Add5~25_sumout  & (!\Add5~5_sumout  & !\Add5~13_sumout )) # (\Add5~25_sumout  & 
// ((\Add5~13_sumout ))))) ) ) )

	.dataa(!\Add5~25_sumout ),
	.datab(!\Add5~5_sumout ),
	.datac(!\Add5~13_sumout ),
	.datad(!\LessThan0~1_combout ),
	.datae(!\spawn_position_index~0_combout ),
	.dataf(!\spawn_position_index~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~6 .extended_lut = "off";
defparam \Mux35~6 .lut_mask = 64'h85004BFF4BFF3200;
defparam \Mux35~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y17_N36
cyclonev_lcell_comb \Mux35~0 (
// Equation(s):
// \Mux35~0_combout  = ( \Add6~5_sumout  & ( \Add6~13_sumout  & ( ((\LessThan0~1_combout  & (!\Add6~1_sumout  $ (!\spawn_position_index~1_combout )))) # (\Mux35~6_combout ) ) ) ) # ( !\Add6~5_sumout  & ( \Add6~13_sumout  & ( (!\LessThan0~1_combout  & 
// ((\Mux35~6_combout ))) # (\LessThan0~1_combout  & (\spawn_position_index~1_combout  & !\Mux35~6_combout )) ) ) ) # ( \Add6~5_sumout  & ( !\Add6~13_sumout  & ( (!\Add6~1_sumout  & (((\Mux35~6_combout )))) # (\Add6~1_sumout  & ((!\LessThan0~1_combout  & 
// ((\Mux35~6_combout ))) # (\LessThan0~1_combout  & (!\spawn_position_index~1_combout  & !\Mux35~6_combout )))) ) ) ) # ( !\Add6~5_sumout  & ( !\Add6~13_sumout  & ( (!\Add6~1_sumout  & ((!\LessThan0~1_combout  & ((\Mux35~6_combout ))) # 
// (\LessThan0~1_combout  & (!\spawn_position_index~1_combout  & !\Mux35~6_combout )))) # (\Add6~1_sumout  & (((\Mux35~6_combout )))) ) ) )

	.dataa(!\Add6~1_sumout ),
	.datab(!\LessThan0~1_combout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\Mux35~6_combout ),
	.datae(!\Add6~5_sumout ),
	.dataf(!\Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~0 .extended_lut = "off";
defparam \Mux35~0 .lut_mask = 64'h20DD10EE03CC12FF;
defparam \Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N42
cyclonev_lcell_comb \Mux35~9 (
// Equation(s):
// \Mux35~9_combout  = ( \LessThan0~1_combout  & ( \spawn_position_index~1_combout  & ( !\spawn_position_index~0_combout  ) ) ) # ( !\LessThan0~1_combout  & ( \spawn_position_index~1_combout  & ( (\Add5~25_sumout  & (!\spawn_position_index~0_combout  & 
// (!\Add5~13_sumout  & !\Add5~5_sumout ))) ) ) ) # ( \LessThan0~1_combout  & ( !\spawn_position_index~1_combout  & ( \spawn_position_index~0_combout  ) ) ) # ( !\LessThan0~1_combout  & ( !\spawn_position_index~1_combout  & ( (!\Add5~5_sumout  & 
// ((!\Add5~13_sumout  & ((\spawn_position_index~0_combout ))) # (\Add5~13_sumout  & (\Add5~25_sumout )))) ) ) )

	.dataa(!\Add5~25_sumout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\Add5~13_sumout ),
	.datad(!\Add5~5_sumout ),
	.datae(!\LessThan0~1_combout ),
	.dataf(!\spawn_position_index~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~9 .extended_lut = "off";
defparam \Mux35~9 .lut_mask = 64'h350033334000CCCC;
defparam \Mux35~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N12
cyclonev_lcell_comb \Mux35~1 (
// Equation(s):
// \Mux35~1_combout  = ( \Add6~1_sumout  & ( \Add6~13_sumout  & ( (!\LessThan0~1_combout  & \Mux35~9_combout ) ) ) ) # ( !\Add6~1_sumout  & ( \Add6~13_sumout  & ( (!\LessThan0~1_combout  & \Mux35~9_combout ) ) ) ) # ( \Add6~1_sumout  & ( !\Add6~13_sumout  & 
// ( (!\LessThan0~1_combout  & (((\Mux35~9_combout )))) # (\LessThan0~1_combout  & ((!\Add6~5_sumout  & ((\Mux35~9_combout ))) # (\Add6~5_sumout  & (!\spawn_position_index~1_combout )))) ) ) ) # ( !\Add6~1_sumout  & ( !\Add6~13_sumout  & ( (\Mux35~9_combout  
// & ((!\LessThan0~1_combout ) # ((!\spawn_position_index~1_combout  & !\Add6~5_sumout )))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\LessThan0~1_combout ),
	.datac(!\Add6~5_sumout ),
	.datad(!\Mux35~9_combout ),
	.datae(!\Add6~1_sumout ),
	.dataf(!\Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~1 .extended_lut = "off";
defparam \Mux35~1 .lut_mask = 64'h00EC02FE00CC00CC;
defparam \Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N0
cyclonev_lcell_comb \Mux35~4 (
// Equation(s):
// \Mux35~4_combout  = ( \Mux35~0_combout  & ( \Mux35~1_combout  & ( (!\spawn_position_index~6_combout ) # ((!\spawn_position_index~4_combout  & (!\Mux35~2_combout )) # (\spawn_position_index~4_combout  & ((\Mux35~3_combout )))) ) ) ) # ( !\Mux35~0_combout  
// & ( \Mux35~1_combout  & ( (!\spawn_position_index~4_combout  & (\spawn_position_index~6_combout  & (!\Mux35~2_combout ))) # (\spawn_position_index~4_combout  & ((!\spawn_position_index~6_combout ) # ((\Mux35~3_combout )))) ) ) ) # ( \Mux35~0_combout  & ( 
// !\Mux35~1_combout  & ( (!\spawn_position_index~4_combout  & ((!\spawn_position_index~6_combout ) # ((!\Mux35~2_combout )))) # (\spawn_position_index~4_combout  & (\spawn_position_index~6_combout  & ((\Mux35~3_combout )))) ) ) ) # ( !\Mux35~0_combout  & ( 
// !\Mux35~1_combout  & ( (\spawn_position_index~6_combout  & ((!\spawn_position_index~4_combout  & (!\Mux35~2_combout )) # (\spawn_position_index~4_combout  & ((\Mux35~3_combout ))))) ) ) )

	.dataa(!\spawn_position_index~4_combout ),
	.datab(!\spawn_position_index~6_combout ),
	.datac(!\Mux35~2_combout ),
	.datad(!\Mux35~3_combout ),
	.datae(!\Mux35~0_combout ),
	.dataf(!\Mux35~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~4 .extended_lut = "off";
defparam \Mux35~4 .lut_mask = 64'h2031A8B96475ECFD;
defparam \Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N42
cyclonev_lcell_comb \Mux35~5 (
// Equation(s):
// \Mux35~5_combout  = ( \Mux35~4_combout  & ( \gameController|gameon~q  ) ) # ( !\Mux35~4_combout  & ( \gameController|gameon~q  & ( \SW[0]~input_o  ) ) ) # ( \Mux35~4_combout  & ( !\gameController|gameon~q  ) ) # ( !\Mux35~4_combout  & ( 
// !\gameController|gameon~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\Mux35~4_combout ),
	.dataf(!\gameController|gameon~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~5 .extended_lut = "off";
defparam \Mux35~5 .lut_mask = 64'hFFFFFFFF0F0FFFFF;
defparam \Mux35~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y18_N44
dffeas \obstacle3_start_x[4] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux35~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle3_start_x[4]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle3_start_x[4] .is_wysiwyg = "true";
defparam \obstacle3_start_x[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N23
dffeas \controllerObstacle3|obstacle_x[4] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle3_start_x[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle3|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle3|obstacle_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle3|obstacle_x[4] .is_wysiwyg = "true";
defparam \controllerObstacle3|obstacle_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N48
cyclonev_lcell_comb \Mux46~1 (
// Equation(s):
// \Mux46~1_combout  = ( \spawn_position_index~3_combout  & ( (!\spawn_position_index~4_combout  & ((!\spawn_position_index~2_combout ) # ((\spawn_position_index~1_combout  & !\spawn_position_index~6_combout )))) # (\spawn_position_index~4_combout  & 
// (!\spawn_position_index~1_combout  & (\spawn_position_index~2_combout  & \spawn_position_index~6_combout ))) ) ) # ( !\spawn_position_index~3_combout  & ( (!\spawn_position_index~4_combout  & ((!\spawn_position_index~1_combout  $ 
// (\spawn_position_index~2_combout )) # (\spawn_position_index~6_combout ))) ) )

	.dataa(!\spawn_position_index~4_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~2_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(gnd),
	.dataf(!\spawn_position_index~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~1 .extended_lut = "off";
defparam \Mux46~1 .lut_mask = 64'h82AA82AAA2A4A2A4;
defparam \Mux46~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N45
cyclonev_lcell_comb \Mux46~0 (
// Equation(s):
// \Mux46~0_combout  = ( \spawn_position_index~4_combout  & ( (!\spawn_position_index~6_combout  & (\spawn_position_index~3_combout  & (!\spawn_position_index~1_combout  $ (\spawn_position_index~2_combout )))) # (\spawn_position_index~6_combout  & 
// (!\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  $ (!\spawn_position_index~2_combout )))) ) ) # ( !\spawn_position_index~4_combout  & ( (!\spawn_position_index~3_combout  & (!\spawn_position_index~6_combout  & 
// ((!\spawn_position_index~1_combout ) # (\spawn_position_index~2_combout )))) # (\spawn_position_index~3_combout  & (!\spawn_position_index~1_combout  $ (((!\spawn_position_index~6_combout ) # (\spawn_position_index~2_combout ))))) ) )

	.dataa(!\spawn_position_index~3_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~2_combout ),
	.datae(gnd),
	.dataf(!\spawn_position_index~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~0 .extended_lut = "off";
defparam \Mux46~0 .lut_mask = 64'h94B194B144184418;
defparam \Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N3
cyclonev_lcell_comb \Mux36~0 (
// Equation(s):
// \Mux36~0_combout  = ( \spawn_position_index~4_combout  & ( (!\spawn_position_index~1_combout  & ((!\spawn_position_index~3_combout ) # ((!\spawn_position_index~6_combout  & \spawn_position_index~2_combout )))) # (\spawn_position_index~1_combout  & 
// (\spawn_position_index~6_combout  & ((!\spawn_position_index~2_combout ) # (\spawn_position_index~3_combout )))) ) ) # ( !\spawn_position_index~4_combout  & ( (\spawn_position_index~3_combout  & ((!\spawn_position_index~6_combout  & 
// ((!\spawn_position_index~2_combout ) # (\spawn_position_index~1_combout ))) # (\spawn_position_index~6_combout  & ((\spawn_position_index~2_combout ))))) ) )

	.dataa(!\spawn_position_index~3_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~2_combout ),
	.datae(gnd),
	.dataf(!\spawn_position_index~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~0 .extended_lut = "off";
defparam \Mux36~0 .lut_mask = 64'h501550158BC98BC9;
defparam \Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N33
cyclonev_lcell_comb \Mux36~1 (
// Equation(s):
// \Mux36~1_combout  = ( \spawn_position_index~2_combout  & ( !\spawn_position_index~4_combout  & ( (\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  & !\spawn_position_index~3_combout )) ) ) ) # ( !\spawn_position_index~2_combout  & ( 
// !\spawn_position_index~4_combout  & ( \spawn_position_index~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~1 .extended_lut = "off";
defparam \Mux36~1 .lut_mask = 64'h3333300000000000;
defparam \Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N18
cyclonev_lcell_comb \Mux36~2 (
// Equation(s):
// \Mux36~2_combout  = ( \Mux36~0_combout  & ( \Mux36~1_combout  & ( (!\spawn_position_index~0_combout ) # ((!\spawn_position_index~5_combout  & ((!\Mux46~0_combout ))) # (\spawn_position_index~5_combout  & (\Mux46~1_combout ))) ) ) ) # ( !\Mux36~0_combout  
// & ( \Mux36~1_combout  & ( (!\spawn_position_index~0_combout  & (\spawn_position_index~5_combout )) # (\spawn_position_index~0_combout  & ((!\spawn_position_index~5_combout  & ((!\Mux46~0_combout ))) # (\spawn_position_index~5_combout  & (\Mux46~1_combout 
// )))) ) ) ) # ( \Mux36~0_combout  & ( !\Mux36~1_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~5_combout )) # (\spawn_position_index~0_combout  & ((!\spawn_position_index~5_combout  & ((!\Mux46~0_combout ))) # 
// (\spawn_position_index~5_combout  & (\Mux46~1_combout )))) ) ) ) # ( !\Mux36~0_combout  & ( !\Mux36~1_combout  & ( (\spawn_position_index~0_combout  & ((!\spawn_position_index~5_combout  & ((!\Mux46~0_combout ))) # (\spawn_position_index~5_combout  & 
// (\Mux46~1_combout )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~5_combout ),
	.datac(!\Mux46~1_combout ),
	.datad(!\Mux46~0_combout ),
	.datae(!\Mux36~0_combout ),
	.dataf(!\Mux36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~2 .extended_lut = "off";
defparam \Mux36~2 .lut_mask = 64'h4501CD896723EFAB;
defparam \Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N9
cyclonev_lcell_comb \obstacle3_start_x~4 (
// Equation(s):
// \obstacle3_start_x~4_combout  = ( \Mux36~2_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\gameController|gameon~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux36~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle3_start_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle3_start_x~4 .extended_lut = "off";
defparam \obstacle3_start_x~4 .lut_mask = 64'h000000000A0A0A0A;
defparam \obstacle3_start_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N10
dffeas \obstacle3_start_x[3] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle3_start_x~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle3_start_x[3]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle3_start_x[3] .is_wysiwyg = "true";
defparam \obstacle3_start_x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N53
dffeas \controllerObstacle3|obstacle_x[3] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle3_start_x[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle3|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle3|obstacle_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle3|obstacle_x[3] .is_wysiwyg = "true";
defparam \controllerObstacle3|obstacle_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N18
cyclonev_lcell_comb \Mux37~9 (
// Equation(s):
// \Mux37~9_combout  = ( \Add5~5_sumout  & ( \spawn_position_index~0_combout  & ( (!\LessThan0~1_combout  & (\Add5~25_sumout  & (\Add5~13_sumout ))) # (\LessThan0~1_combout  & (((!\spawn_position_index~1_combout )))) ) ) ) # ( !\Add5~5_sumout  & ( 
// \spawn_position_index~0_combout  & ( (!\spawn_position_index~1_combout ) # ((!\LessThan0~1_combout  & (!\Add5~25_sumout  $ (!\Add5~13_sumout )))) ) ) ) # ( \Add5~5_sumout  & ( !\spawn_position_index~0_combout  & ( (!\spawn_position_index~1_combout  & 
// (\Add5~25_sumout  & (\Add5~13_sumout  & !\LessThan0~1_combout ))) # (\spawn_position_index~1_combout  & (((\LessThan0~1_combout )))) ) ) ) # ( !\Add5~5_sumout  & ( !\spawn_position_index~0_combout  & ( (!\LessThan0~1_combout  & (!\Add5~13_sumout  $ 
// (((!\Add5~25_sumout  & !\spawn_position_index~1_combout ))))) # (\LessThan0~1_combout  & (((\spawn_position_index~1_combout )))) ) ) )

	.dataa(!\Add5~25_sumout ),
	.datab(!\Add5~13_sumout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\LessThan0~1_combout ),
	.datae(!\Add5~5_sumout ),
	.dataf(!\spawn_position_index~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~9 .extended_lut = "off";
defparam \Mux37~9 .lut_mask = 64'h6C0F100FF6F011F0;
defparam \Mux37~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N0
cyclonev_lcell_comb \Mux37~3 (
// Equation(s):
// \Mux37~3_combout  = ( \Add6~13_sumout  & ( \Add6~1_sumout  & ( (!\LessThan0~1_combout  & (((\Mux37~9_combout )))) # (\LessThan0~1_combout  & (\Add6~5_sumout  & ((!\spawn_position_index~1_combout ) # (!\Mux37~9_combout )))) ) ) ) # ( !\Add6~13_sumout  & ( 
// \Add6~1_sumout  & ( (!\LessThan0~1_combout  & (((\Mux37~9_combout )))) # (\LessThan0~1_combout  & ((!\Add6~5_sumout ) # ((!\spawn_position_index~1_combout  & \Mux37~9_combout )))) ) ) ) # ( \Add6~13_sumout  & ( !\Add6~1_sumout  & ( (!\LessThan0~1_combout  
// & \Mux37~9_combout ) ) ) ) # ( !\Add6~13_sumout  & ( !\Add6~1_sumout  & ( (!\LessThan0~1_combout  & (((\Mux37~9_combout )))) # (\LessThan0~1_combout  & ((!\Mux37~9_combout  & ((\Add6~5_sumout ))) # (\Mux37~9_combout  & ((!\spawn_position_index~1_combout ) 
// # (!\Add6~5_sumout ))))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\LessThan0~1_combout ),
	.datac(!\Mux37~9_combout ),
	.datad(!\Add6~5_sumout ),
	.datae(!\Add6~13_sumout ),
	.dataf(!\Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~3 .extended_lut = "off";
defparam \Mux37~3 .lut_mask = 64'h0F3E0C0C3F0E0C3E;
defparam \Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N30
cyclonev_lcell_comb \Mux37~7 (
// Equation(s):
// \Mux37~7_combout  = ( \Add5~5_sumout  & ( \spawn_position_index~0_combout  & ( (!\spawn_position_index~1_combout  & (\Add5~25_sumout  & (\Add5~13_sumout  & !\LessThan0~1_combout ))) # (\spawn_position_index~1_combout  & (((\LessThan0~1_combout )))) ) ) ) 
// # ( !\Add5~5_sumout  & ( \spawn_position_index~0_combout  & ( (!\spawn_position_index~1_combout  & (!\LessThan0~1_combout  & ((!\Add5~25_sumout ) # (!\Add5~13_sumout )))) # (\spawn_position_index~1_combout  & (((\LessThan0~1_combout ) # (\Add5~13_sumout 
// )) # (\Add5~25_sumout ))) ) ) ) # ( \Add5~5_sumout  & ( !\spawn_position_index~0_combout  & ( (!\LessThan0~1_combout  & (!\Add5~25_sumout  $ (((!\spawn_position_index~1_combout ) # (\Add5~13_sumout ))))) # (\LessThan0~1_combout  & 
// (((!\spawn_position_index~1_combout )))) ) ) ) # ( !\Add5~5_sumout  & ( !\spawn_position_index~0_combout  & ( (!\spawn_position_index~1_combout  & ((\LessThan0~1_combout ) # (\Add5~13_sumout ))) ) ) )

	.dataa(!\Add5~25_sumout ),
	.datab(!\Add5~13_sumout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\LessThan0~1_combout ),
	.datae(!\Add5~5_sumout ),
	.dataf(!\spawn_position_index~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~7 .extended_lut = "off";
defparam \Mux37~7 .lut_mask = 64'h30F059F0E70F100F;
defparam \Mux37~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N6
cyclonev_lcell_comb \Mux37~2 (
// Equation(s):
// \Mux37~2_combout  = ( \Add6~5_sumout  & ( \Mux37~7_combout  & ( (!\LessThan0~1_combout ) # ((!\Add6~13_sumout ) # ((!\spawn_position_index~0_combout  & \Add6~1_sumout ))) ) ) ) # ( !\Add6~5_sumout  & ( \Mux37~7_combout  & ( (!\LessThan0~1_combout ) # 
// ((\Add6~1_sumout  & (!\spawn_position_index~0_combout  $ (!\Add6~13_sumout )))) ) ) ) # ( \Add6~5_sumout  & ( !\Mux37~7_combout  & ( (\LessThan0~1_combout  & ((!\Add6~1_sumout  & (\spawn_position_index~0_combout  & !\Add6~13_sumout )) # (\Add6~1_sumout  & 
// ((\Add6~13_sumout ))))) ) ) ) # ( !\Add6~5_sumout  & ( !\Mux37~7_combout  & ( (\LessThan0~1_combout  & ((!\spawn_position_index~0_combout  & (!\Add6~1_sumout  & \Add6~13_sumout )) # (\spawn_position_index~0_combout  & ((!\Add6~13_sumout ))))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\LessThan0~1_combout ),
	.datac(!\Add6~1_sumout ),
	.datad(!\Add6~13_sumout ),
	.datae(!\Add6~5_sumout ),
	.dataf(!\Mux37~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~2 .extended_lut = "off";
defparam \Mux37~2 .lut_mask = 64'h11201003CDCEFFCE;
defparam \Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N24
cyclonev_lcell_comb \Mux37~6 (
// Equation(s):
// \Mux37~6_combout  = ( \Add5~5_sumout  & ( \spawn_position_index~0_combout  & ( (!\LessThan0~1_combout  & ((!\Add5~25_sumout  & ((\spawn_position_index~1_combout ))) # (\Add5~25_sumout  & (!\Add5~13_sumout  & !\spawn_position_index~1_combout )))) ) ) ) # ( 
// !\Add5~5_sumout  & ( \spawn_position_index~0_combout  & ( (!\LessThan0~1_combout  & ((!\Add5~25_sumout  & ((\spawn_position_index~1_combout ) # (\Add5~13_sumout ))) # (\Add5~25_sumout  & (\Add5~13_sumout  & \spawn_position_index~1_combout )))) ) ) ) # ( 
// \Add5~5_sumout  & ( !\spawn_position_index~0_combout  & ( (!\Add5~13_sumout  $ (((!\spawn_position_index~1_combout ) # (\Add5~25_sumout )))) # (\LessThan0~1_combout ) ) ) ) # ( !\Add5~5_sumout  & ( !\spawn_position_index~0_combout  & ( ((!\Add5~25_sumout  
// & (\Add5~13_sumout  & \spawn_position_index~1_combout )) # (\Add5~25_sumout  & ((!\spawn_position_index~1_combout )))) # (\LessThan0~1_combout ) ) ) )

	.dataa(!\Add5~25_sumout ),
	.datab(!\Add5~13_sumout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\LessThan0~1_combout ),
	.datae(!\Add5~5_sumout ),
	.dataf(!\spawn_position_index~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~6 .extended_lut = "off";
defparam \Mux37~6 .lut_mask = 64'h52FF39FF2B004A00;
defparam \Mux37~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N54
cyclonev_lcell_comb \Mux37~0 (
// Equation(s):
// \Mux37~0_combout  = ( \Add6~13_sumout  & ( \Add6~1_sumout  & ( (!\LessThan0~1_combout  & (((\Mux37~6_combout )))) # (\LessThan0~1_combout  & ((!\Mux37~6_combout  & (!\spawn_position_index~1_combout  & !\Add6~5_sumout )) # (\Mux37~6_combout  & 
// ((\Add6~5_sumout ))))) ) ) ) # ( !\Add6~13_sumout  & ( \Add6~1_sumout  & ( (!\spawn_position_index~1_combout  & (((\Mux37~6_combout )))) # (\spawn_position_index~1_combout  & ((!\LessThan0~1_combout  & (\Mux37~6_combout )) # (\LessThan0~1_combout  & 
// (!\Mux37~6_combout  & \Add6~5_sumout )))) ) ) ) # ( \Add6~13_sumout  & ( !\Add6~1_sumout  & ( (!\LessThan0~1_combout  & (((\Mux37~6_combout )))) # (\LessThan0~1_combout  & (!\spawn_position_index~1_combout  $ (((!\Mux37~6_combout ) # (!\Add6~5_sumout 
// ))))) ) ) ) # ( !\Add6~13_sumout  & ( !\Add6~1_sumout  & ( (!\LessThan0~1_combout  & (((\Mux37~6_combout )))) # (\LessThan0~1_combout  & ((!\spawn_position_index~1_combout  & (!\Mux37~6_combout  & \Add6~5_sumout )) # (\spawn_position_index~1_combout  & 
// ((!\Mux37~6_combout ) # (\Add6~5_sumout ))))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\LessThan0~1_combout ),
	.datac(!\Mux37~6_combout ),
	.datad(!\Add6~5_sumout ),
	.datae(!\Add6~13_sumout ),
	.dataf(!\Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~0 .extended_lut = "off";
defparam \Mux37~0 .lut_mask = 64'h1C3D1D1E0E1E2C0F;
defparam \Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N36
cyclonev_lcell_comb \Mux37~8 (
// Equation(s):
// \Mux37~8_combout  = ( \Add5~5_sumout  & ( \spawn_position_index~0_combout  & ( (\spawn_position_index~1_combout  & \LessThan0~1_combout ) ) ) ) # ( !\Add5~5_sumout  & ( \spawn_position_index~0_combout  & ( (\spawn_position_index~1_combout  & 
// ((\LessThan0~1_combout ) # (\Add5~13_sumout ))) ) ) ) # ( \Add5~5_sumout  & ( !\spawn_position_index~0_combout  & ( (!\spawn_position_index~1_combout  & \LessThan0~1_combout ) ) ) ) # ( !\Add5~5_sumout  & ( !\spawn_position_index~0_combout  & ( 
// (!\spawn_position_index~1_combout  & (((\Add5~25_sumout  & !\Add5~13_sumout )) # (\LessThan0~1_combout ))) ) ) )

	.dataa(!\Add5~25_sumout ),
	.datab(!\Add5~13_sumout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\LessThan0~1_combout ),
	.datae(!\Add5~5_sumout ),
	.dataf(!\spawn_position_index~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~8 .extended_lut = "off";
defparam \Mux37~8 .lut_mask = 64'h40F000F0030F000F;
defparam \Mux37~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N48
cyclonev_lcell_comb \Mux37~1 (
// Equation(s):
// \Mux37~1_combout  = ( \Add6~5_sumout  & ( \Add6~1_sumout  & ( (\Mux37~8_combout  & ((!\LessThan0~1_combout ) # ((\spawn_position_index~1_combout  & !\Add6~13_sumout )))) ) ) ) # ( !\Add6~5_sumout  & ( \Add6~1_sumout  & ( (\Mux37~8_combout  & 
// ((!\LessThan0~1_combout ) # ((!\spawn_position_index~1_combout  & !\Add6~13_sumout )))) ) ) ) # ( \Add6~5_sumout  & ( !\Add6~1_sumout  & ( (\Mux37~8_combout  & ((!\LessThan0~1_combout ) # ((\spawn_position_index~1_combout  & !\Add6~13_sumout )))) ) ) ) # 
// ( !\Add6~5_sumout  & ( !\Add6~1_sumout  & ( (!\LessThan0~1_combout  & \Mux37~8_combout ) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\LessThan0~1_combout ),
	.datac(!\Mux37~8_combout ),
	.datad(!\Add6~13_sumout ),
	.datae(!\Add6~5_sumout ),
	.dataf(!\Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~1 .extended_lut = "off";
defparam \Mux37~1 .lut_mask = 64'h0C0C0D0C0E0C0D0C;
defparam \Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N42
cyclonev_lcell_comb \Mux37~4 (
// Equation(s):
// \Mux37~4_combout  = ( \Mux37~0_combout  & ( \Mux37~1_combout  & ( (!\spawn_position_index~6_combout  & (\spawn_position_index~4_combout )) # (\spawn_position_index~6_combout  & ((!\spawn_position_index~4_combout  & ((!\Mux37~2_combout ))) # 
// (\spawn_position_index~4_combout  & (\Mux37~3_combout )))) ) ) ) # ( !\Mux37~0_combout  & ( \Mux37~1_combout  & ( (!\spawn_position_index~6_combout ) # ((!\spawn_position_index~4_combout  & ((!\Mux37~2_combout ))) # (\spawn_position_index~4_combout  & 
// (\Mux37~3_combout ))) ) ) ) # ( \Mux37~0_combout  & ( !\Mux37~1_combout  & ( (\spawn_position_index~6_combout  & ((!\spawn_position_index~4_combout  & ((!\Mux37~2_combout ))) # (\spawn_position_index~4_combout  & (\Mux37~3_combout )))) ) ) ) # ( 
// !\Mux37~0_combout  & ( !\Mux37~1_combout  & ( (!\spawn_position_index~6_combout  & (!\spawn_position_index~4_combout )) # (\spawn_position_index~6_combout  & ((!\spawn_position_index~4_combout  & ((!\Mux37~2_combout ))) # (\spawn_position_index~4_combout  
// & (\Mux37~3_combout )))) ) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~4_combout ),
	.datac(!\Mux37~3_combout ),
	.datad(!\Mux37~2_combout ),
	.datae(!\Mux37~0_combout ),
	.dataf(!\Mux37~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~4 .extended_lut = "off";
defparam \Mux37~4 .lut_mask = 64'hCD894501EFAB6723;
defparam \Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y16_N12
cyclonev_lcell_comb \Mux37~5 (
// Equation(s):
// \Mux37~5_combout  = ( \gameController|gameon~q  & ( \Mux37~4_combout  ) ) # ( !\gameController|gameon~q  & ( \Mux37~4_combout  ) ) # ( \gameController|gameon~q  & ( !\Mux37~4_combout  & ( \SW[0]~input_o  ) ) ) # ( !\gameController|gameon~q  & ( 
// !\Mux37~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\gameController|gameon~q ),
	.dataf(!\Mux37~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~5 .extended_lut = "off";
defparam \Mux37~5 .lut_mask = 64'hFFFF0F0FFFFFFFFF;
defparam \Mux37~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y16_N14
dffeas \obstacle3_start_x[2] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux37~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle3_start_x[2]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle3_start_x[2] .is_wysiwyg = "true";
defparam \obstacle3_start_x[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N41
dffeas \controllerObstacle3|obstacle_x[2] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle3_start_x[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle3|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle3|obstacle_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle3|obstacle_x[2] .is_wysiwyg = "true";
defparam \controllerObstacle3|obstacle_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N24
cyclonev_lcell_comb \Mux39~2 (
// Equation(s):
// \Mux39~2_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (\spawn_position_index~0_combout  & (\spawn_position_index~1_combout  & (\spawn_position_index~3_combout  & \spawn_position_index~6_combout ))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (\spawn_position_index~6_combout  & ((\spawn_position_index~3_combout ) # (\spawn_position_index~0_combout )))) # 
// (\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout ) # ((\spawn_position_index~0_combout  & \spawn_position_index~3_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~6_combout  & (\spawn_position_index~3_combout  & ((\spawn_position_index~1_combout ) # (\spawn_position_index~0_combout )))) # (\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  $ 
// ((\spawn_position_index~1_combout )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~2 .extended_lut = "off";
defparam \Mux39~2 .lut_mask = 64'h0799334D00000001;
defparam \Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N18
cyclonev_lcell_comb \Mux39~1 (
// Equation(s):
// \Mux39~1_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  & ((!\spawn_position_index~0_combout ) # (!\spawn_position_index~6_combout )))) # 
// (\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout )) # (\spawn_position_index~6_combout  & ((\spawn_position_index~3_combout ))))) ) ) ) # ( !\spawn_position_index~2_combout  & ( 
// \spawn_position_index~5_combout  & ( (\spawn_position_index~1_combout  & (\spawn_position_index~3_combout  & (!\spawn_position_index~0_combout  $ (!\spawn_position_index~6_combout )))) ) ) ) # ( \spawn_position_index~2_combout  & ( 
// !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & ((!\spawn_position_index~3_combout  & (\spawn_position_index~0_combout )) # (\spawn_position_index~3_combout  & ((!\spawn_position_index~6_combout ))))) # 
// (\spawn_position_index~1_combout  & (((!\spawn_position_index~6_combout )) # (\spawn_position_index~0_combout ))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & 
// ((!\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout )) # (\spawn_position_index~6_combout  & ((\spawn_position_index~3_combout ))))) # (\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout ) # 
// ((!\spawn_position_index~3_combout  & !\spawn_position_index~6_combout )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~1 .extended_lut = "off";
defparam \Mux39~1 .lut_mask = 64'hDC4E7F510102E283;
defparam \Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N15
cyclonev_lcell_comb \Mux39~3 (
// Equation(s):
// \Mux39~3_combout  = ( \Mux39~1_combout  & ( (!\spawn_position_index~4_combout ) # (\Mux39~2_combout ) ) ) # ( !\Mux39~1_combout  & ( (\Mux39~2_combout  & \spawn_position_index~4_combout ) ) )

	.dataa(!\Mux39~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spawn_position_index~4_combout ),
	.datae(gnd),
	.dataf(!\Mux39~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~3 .extended_lut = "off";
defparam \Mux39~3 .lut_mask = 64'h00550055FF55FF55;
defparam \Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N12
cyclonev_lcell_comb \Mux39~0 (
// Equation(s):
// \Mux39~0_combout  = ( \Mux39~3_combout  ) # ( !\Mux39~3_combout  & ( (!\gameController|gameon~q ) # (\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux39~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~0 .extended_lut = "off";
defparam \Mux39~0 .lut_mask = 64'hFF0FFF0FFFFFFFFF;
defparam \Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N13
dffeas \obstacle3_start_x[0] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle3_start_x[0]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle3_start_x[0] .is_wysiwyg = "true";
defparam \obstacle3_start_x[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N59
dffeas \controllerObstacle3|obstacle_x[0] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle3_start_x[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle3|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle3|obstacle_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle3|obstacle_x[0] .is_wysiwyg = "true";
defparam \controllerObstacle3|obstacle_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N36
cyclonev_lcell_comb \Mux38~1 (
// Equation(s):
// \Mux38~1_combout  = ( \spawn_position_index~1_combout  & ( (!\spawn_position_index~4_combout  & ((!\spawn_position_index~3_combout  & ((\spawn_position_index~2_combout ))) # (\spawn_position_index~3_combout  & (!\spawn_position_index~6_combout  & 
// !\spawn_position_index~2_combout )))) ) ) # ( !\spawn_position_index~1_combout  & ( (!\spawn_position_index~4_combout  & ((!\spawn_position_index~3_combout  & (\spawn_position_index~6_combout  & \spawn_position_index~2_combout )) # 
// (\spawn_position_index~3_combout  & ((!\spawn_position_index~2_combout ))))) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~4_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~2_combout ),
	.datae(gnd),
	.dataf(!\spawn_position_index~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~1 .extended_lut = "off";
defparam \Mux38~1 .lut_mask = 64'h0C400C4008C008C0;
defparam \Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N27
cyclonev_lcell_comb \Mux38~0 (
// Equation(s):
// \Mux38~0_combout  = ( \spawn_position_index~4_combout  & ( (!\spawn_position_index~6_combout  & ((!\spawn_position_index~3_combout ) # (!\spawn_position_index~1_combout  $ (!\spawn_position_index~2_combout )))) # (\spawn_position_index~6_combout  & 
// (((!\spawn_position_index~2_combout )))) ) ) # ( !\spawn_position_index~4_combout  & ( (\spawn_position_index~3_combout  & ((!\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout  & \spawn_position_index~2_combout )) # 
// (\spawn_position_index~6_combout  & ((!\spawn_position_index~2_combout ))))) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~3_combout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\spawn_position_index~2_combout ),
	.datae(gnd),
	.dataf(!\spawn_position_index~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~0 .extended_lut = "off";
defparam \Mux38~0 .lut_mask = 64'h11201120DFA8DFA8;
defparam \Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N6
cyclonev_lcell_comb \Mux38~2 (
// Equation(s):
// \Mux38~2_combout  = ( \Mux38~0_combout  & ( \Mux48~0_combout  & ( (!\spawn_position_index~5_combout ) # ((!\spawn_position_index~0_combout  & ((\Mux38~1_combout ))) # (\spawn_position_index~0_combout  & (\Mux48~1_combout ))) ) ) ) # ( !\Mux38~0_combout  & 
// ( \Mux48~0_combout  & ( (!\spawn_position_index~0_combout  & (((\Mux38~1_combout  & \spawn_position_index~5_combout )))) # (\spawn_position_index~0_combout  & (((!\spawn_position_index~5_combout )) # (\Mux48~1_combout ))) ) ) ) # ( \Mux38~0_combout  & ( 
// !\Mux48~0_combout  & ( (!\spawn_position_index~0_combout  & (((!\spawn_position_index~5_combout ) # (\Mux38~1_combout )))) # (\spawn_position_index~0_combout  & (\Mux48~1_combout  & ((\spawn_position_index~5_combout )))) ) ) ) # ( !\Mux38~0_combout  & ( 
// !\Mux48~0_combout  & ( (\spawn_position_index~5_combout  & ((!\spawn_position_index~0_combout  & ((\Mux38~1_combout ))) # (\spawn_position_index~0_combout  & (\Mux48~1_combout )))) ) ) )

	.dataa(!\Mux48~1_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\Mux38~1_combout ),
	.datad(!\spawn_position_index~5_combout ),
	.datae(!\Mux38~0_combout ),
	.dataf(!\Mux48~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~2 .extended_lut = "off";
defparam \Mux38~2 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N21
cyclonev_lcell_comb \Mux38~3 (
// Equation(s):
// \Mux38~3_combout  = ( \Mux38~2_combout  ) # ( !\Mux38~2_combout  & ( (!\gameController|gameon~q ) # (\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux38~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~3 .extended_lut = "off";
defparam \Mux38~3 .lut_mask = 64'hFF0FFF0FFFFFFFFF;
defparam \Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y18_N23
dffeas \obstacle3_start_x[1] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux38~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle3_start_x[1]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle3_start_x[1] .is_wysiwyg = "true";
defparam \obstacle3_start_x[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N35
dffeas \controllerObstacle3|obstacle_x[1] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle3_start_x[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle3|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle3|obstacle_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle3|obstacle_x[1] .is_wysiwyg = "true";
defparam \controllerObstacle3|obstacle_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N0
cyclonev_lcell_comb \LessThan19~0 (
// Equation(s):
// \LessThan19~0_combout  = ( \camera|posx [0] & ( \camera|posx [2] & ( (\controllerObstacle3|obstacle_x [2] & (\controllerObstacle3|obstacle_x [1] & !\camera|posx [1])) ) ) ) # ( !\camera|posx [0] & ( \camera|posx [2] & ( (\controllerObstacle3|obstacle_x 
// [2] & ((!\controllerObstacle3|obstacle_x [0] & (\controllerObstacle3|obstacle_x [1] & !\camera|posx [1])) # (\controllerObstacle3|obstacle_x [0] & ((!\camera|posx [1]) # (\controllerObstacle3|obstacle_x [1]))))) ) ) ) # ( \camera|posx [0] & ( 
// !\camera|posx [2] & ( ((\controllerObstacle3|obstacle_x [1] & !\camera|posx [1])) # (\controllerObstacle3|obstacle_x [2]) ) ) ) # ( !\camera|posx [0] & ( !\camera|posx [2] & ( ((!\controllerObstacle3|obstacle_x [0] & (\controllerObstacle3|obstacle_x [1] & 
// !\camera|posx [1])) # (\controllerObstacle3|obstacle_x [0] & ((!\camera|posx [1]) # (\controllerObstacle3|obstacle_x [1])))) # (\controllerObstacle3|obstacle_x [2]) ) ) )

	.dataa(!\controllerObstacle3|obstacle_x [2]),
	.datab(!\controllerObstacle3|obstacle_x [0]),
	.datac(!\controllerObstacle3|obstacle_x [1]),
	.datad(!\camera|posx [1]),
	.datae(!\camera|posx [0]),
	.dataf(!\camera|posx [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan19~0 .extended_lut = "off";
defparam \LessThan19~0 .lut_mask = 64'h7F575F5515010500;
defparam \LessThan19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N21
cyclonev_lcell_comb \LessThan19~1 (
// Equation(s):
// \LessThan19~1_combout  = ( \LessThan19~0_combout  & ( \camera|posx [3] & ( (!\camera|posx [4] & ((\controllerObstacle3|obstacle_x [3]) # (\controllerObstacle3|obstacle_x [4]))) # (\camera|posx [4] & (\controllerObstacle3|obstacle_x [4] & 
// \controllerObstacle3|obstacle_x [3])) ) ) ) # ( !\LessThan19~0_combout  & ( \camera|posx [3] & ( (!\camera|posx [4] & \controllerObstacle3|obstacle_x [4]) ) ) ) # ( \LessThan19~0_combout  & ( !\camera|posx [3] & ( (!\camera|posx [4]) # 
// (\controllerObstacle3|obstacle_x [4]) ) ) ) # ( !\LessThan19~0_combout  & ( !\camera|posx [3] & ( (!\camera|posx [4] & ((\controllerObstacle3|obstacle_x [3]) # (\controllerObstacle3|obstacle_x [4]))) # (\camera|posx [4] & (\controllerObstacle3|obstacle_x 
// [4] & \controllerObstacle3|obstacle_x [3])) ) ) )

	.dataa(gnd),
	.datab(!\camera|posx [4]),
	.datac(!\controllerObstacle3|obstacle_x [4]),
	.datad(!\controllerObstacle3|obstacle_x [3]),
	.datae(!\LessThan19~0_combout ),
	.dataf(!\camera|posx [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan19~1 .extended_lut = "off";
defparam \LessThan19~1 .lut_mask = 64'h0CCFCFCF0C0C0CCF;
defparam \LessThan19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N39
cyclonev_lcell_comb \always1~53 (
// Equation(s):
// \always1~53_combout  = ( \LessThan19~2_combout  & ( (!\controllerObstacle3|obstacle_x [6] & (\controllerObstacle3|obstacle_x [5] & (!\camera|posx [6] & !\camera|posx [5]))) # (\controllerObstacle3|obstacle_x [6] & ((!\camera|posx [6]) # 
// ((\controllerObstacle3|obstacle_x [5] & !\camera|posx [5])))) ) )

	.dataa(!\controllerObstacle3|obstacle_x [5]),
	.datab(!\controllerObstacle3|obstacle_x [6]),
	.datac(!\camera|posx [6]),
	.datad(!\camera|posx [5]),
	.datae(gnd),
	.dataf(!\LessThan19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~53 .extended_lut = "off";
defparam \always1~53 .lut_mask = 64'h0000000071307130;
defparam \always1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N48
cyclonev_lcell_comb \Add19~1 (
// Equation(s):
// \Add19~1_combout  = ( \controllerObstacle3|obstacle_x [8] & ( !\controllerObstacle3|obstacle_x [9] $ (((!\controllerObstacle3|obstacle_x [5]) # ((!\controllerObstacle3|obstacle_x [6]) # (!\controllerObstacle3|obstacle_x [7])))) ) ) # ( 
// !\controllerObstacle3|obstacle_x [8] & ( \controllerObstacle3|obstacle_x [9] ) )

	.dataa(!\controllerObstacle3|obstacle_x [5]),
	.datab(!\controllerObstacle3|obstacle_x [6]),
	.datac(!\controllerObstacle3|obstacle_x [7]),
	.datad(!\controllerObstacle3|obstacle_x [9]),
	.datae(gnd),
	.dataf(!\controllerObstacle3|obstacle_x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add19~1 .extended_lut = "off";
defparam \Add19~1 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \Add19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N12
cyclonev_lcell_comb \Add19~2 (
// Equation(s):
// \Add19~2_combout  = ( \controllerObstacle3|obstacle_x [8] & ( (!\controllerObstacle3|obstacle_x [5]) # ((!\controllerObstacle3|obstacle_x [6]) # (!\controllerObstacle3|obstacle_x [7])) ) ) # ( !\controllerObstacle3|obstacle_x [8] & ( 
// (\controllerObstacle3|obstacle_x [5] & (\controllerObstacle3|obstacle_x [6] & \controllerObstacle3|obstacle_x [7])) ) )

	.dataa(!\controllerObstacle3|obstacle_x [5]),
	.datab(!\controllerObstacle3|obstacle_x [6]),
	.datac(!\controllerObstacle3|obstacle_x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controllerObstacle3|obstacle_x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add19~2 .extended_lut = "off";
defparam \Add19~2 .lut_mask = 64'h01010101FEFEFEFE;
defparam \Add19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N51
cyclonev_lcell_comb \Add19~0 (
// Equation(s):
// \Add19~0_combout  = ( \controllerObstacle3|obstacle_x [7] & ( (!\controllerObstacle3|obstacle_x [5]) # (!\controllerObstacle3|obstacle_x [6]) ) ) # ( !\controllerObstacle3|obstacle_x [7] & ( (\controllerObstacle3|obstacle_x [5] & 
// \controllerObstacle3|obstacle_x [6]) ) )

	.dataa(!\controllerObstacle3|obstacle_x [5]),
	.datab(gnd),
	.datac(!\controllerObstacle3|obstacle_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controllerObstacle3|obstacle_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add19~0 .extended_lut = "off";
defparam \Add19~0 .lut_mask = 64'h05050505FAFAFAFA;
defparam \Add19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N30
cyclonev_lcell_comb \LessThan20~2 (
// Equation(s):
// \LessThan20~2_combout  = ( \camera|posx [8] & ( \camera|posx [9] & ( (\Add19~1_combout  & (\Add19~2_combout  & (!\Add19~0_combout  $ (\camera|posx [7])))) ) ) ) # ( !\camera|posx [8] & ( \camera|posx [9] & ( (\Add19~1_combout  & (!\Add19~2_combout  & 
// (!\Add19~0_combout  $ (\camera|posx [7])))) ) ) ) # ( \camera|posx [8] & ( !\camera|posx [9] & ( (!\Add19~1_combout  & (\Add19~2_combout  & (!\Add19~0_combout  $ (\camera|posx [7])))) ) ) ) # ( !\camera|posx [8] & ( !\camera|posx [9] & ( 
// (!\Add19~1_combout  & (!\Add19~2_combout  & (!\Add19~0_combout  $ (\camera|posx [7])))) ) ) )

	.dataa(!\Add19~1_combout ),
	.datab(!\Add19~2_combout ),
	.datac(!\Add19~0_combout ),
	.datad(!\camera|posx [7]),
	.datae(!\camera|posx [8]),
	.dataf(!\camera|posx [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan20~2 .extended_lut = "off";
defparam \LessThan20~2 .lut_mask = 64'h8008200240041001;
defparam \LessThan20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N36
cyclonev_lcell_comb \LessThan20~4 (
// Equation(s):
// \LessThan20~4_combout  = ( \camera|posx [7] & ( !\controllerObstacle3|obstacle_x [7] $ (((\controllerObstacle3|obstacle_x [5] & \controllerObstacle3|obstacle_x [6]))) ) )

	.dataa(!\controllerObstacle3|obstacle_x [5]),
	.datab(!\controllerObstacle3|obstacle_x [6]),
	.datac(!\controllerObstacle3|obstacle_x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|posx [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan20~4 .extended_lut = "off";
defparam \LessThan20~4 .lut_mask = 64'h00000000E1E1E1E1;
defparam \LessThan20~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N6
cyclonev_lcell_comb \always1~54 (
// Equation(s):
// \always1~54_combout  = ( \camera|posx [8] & ( \camera|posx [9] & ( (\controllerObstacle3|obstacle_x [9] & (\controllerObstacle3|obstacle_x [8] & (\controllerObstacle3|obstacle_x [7] & !\camera|posx [7]))) ) ) ) # ( !\camera|posx [8] & ( \camera|posx [9] & 
// ( (\controllerObstacle3|obstacle_x [9] & (((\controllerObstacle3|obstacle_x [7] & !\camera|posx [7])) # (\controllerObstacle3|obstacle_x [8]))) ) ) ) # ( \camera|posx [8] & ( !\camera|posx [9] & ( ((\controllerObstacle3|obstacle_x [8] & 
// (\controllerObstacle3|obstacle_x [7] & !\camera|posx [7]))) # (\controllerObstacle3|obstacle_x [9]) ) ) ) # ( !\camera|posx [8] & ( !\camera|posx [9] & ( (((\controllerObstacle3|obstacle_x [7] & !\camera|posx [7])) # (\controllerObstacle3|obstacle_x [8])) 
// # (\controllerObstacle3|obstacle_x [9]) ) ) )

	.dataa(!\controllerObstacle3|obstacle_x [9]),
	.datab(!\controllerObstacle3|obstacle_x [8]),
	.datac(!\controllerObstacle3|obstacle_x [7]),
	.datad(!\camera|posx [7]),
	.datae(!\camera|posx [8]),
	.dataf(!\camera|posx [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~54 .extended_lut = "off";
defparam \always1~54 .lut_mask = 64'h7F77575515110100;
defparam \always1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N18
cyclonev_lcell_comb \always1~55 (
// Equation(s):
// \always1~55_combout  = ( \LessThan20~4_combout  & ( !\always1~54_combout  & ( (!\Add19~1_combout  & (\Add19~2_combout  & (!\camera|posx [9] & !\camera|posx [8]))) # (\Add19~1_combout  & ((!\camera|posx [9]) # ((\Add19~2_combout  & !\camera|posx [8])))) ) 
// ) ) # ( !\LessThan20~4_combout  & ( !\always1~54_combout  & ( (!\Add19~1_combout  & (!\camera|posx [9] & ((!\camera|posx [8]) # (\Add19~2_combout )))) # (\Add19~1_combout  & (((!\camera|posx [9]) # (!\camera|posx [8])) # (\Add19~2_combout ))) ) ) )

	.dataa(!\Add19~1_combout ),
	.datab(!\Add19~2_combout ),
	.datac(!\camera|posx [9]),
	.datad(!\camera|posx [8]),
	.datae(!\LessThan20~4_combout ),
	.dataf(!\always1~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~55 .extended_lut = "off";
defparam \always1~55 .lut_mask = 64'hF571715000000000;
defparam \always1~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N54
cyclonev_lcell_comb \always1~56 (
// Equation(s):
// \always1~56_combout  = ( \camera|posx [6] & ( \always1~55_combout  & ( (!\LessThan20~2_combout ) # ((!\controllerObstacle3|obstacle_x [6] & (!\camera|posx [5] & \controllerObstacle3|obstacle_x [5])) # (\controllerObstacle3|obstacle_x [6] & 
// ((!\controllerObstacle3|obstacle_x [5])))) ) ) ) # ( !\camera|posx [6] & ( \always1~55_combout  & ( (!\camera|posx [5]) # ((!\controllerObstacle3|obstacle_x [6]) # ((!\controllerObstacle3|obstacle_x [5]) # (!\LessThan20~2_combout ))) ) ) )

	.dataa(!\camera|posx [5]),
	.datab(!\controllerObstacle3|obstacle_x [6]),
	.datac(!\controllerObstacle3|obstacle_x [5]),
	.datad(!\LessThan20~2_combout ),
	.datae(!\camera|posx [6]),
	.dataf(!\always1~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~56 .extended_lut = "off";
defparam \always1~56 .lut_mask = 64'h00000000FFFEFF38;
defparam \always1~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N30
cyclonev_lcell_comb \LessThan20~0 (
// Equation(s):
// \LessThan20~0_combout  = ( \camera|posx [0] & ( \camera|posx [1] & ( (!\controllerObstacle3|obstacle_x [2] & ((!\controllerObstacle3|obstacle_x [1]) # ((!\controllerObstacle3|obstacle_x [0]) # (\camera|posx [2])))) # (\controllerObstacle3|obstacle_x [2] & 
// (\camera|posx [2] & ((!\controllerObstacle3|obstacle_x [1]) # (!\controllerObstacle3|obstacle_x [0])))) ) ) ) # ( !\camera|posx [0] & ( \camera|posx [1] & ( (!\controllerObstacle3|obstacle_x [1] & ((!\controllerObstacle3|obstacle_x [2]) # (\camera|posx 
// [2]))) # (\controllerObstacle3|obstacle_x [1] & (!\controllerObstacle3|obstacle_x [2] & \camera|posx [2])) ) ) ) # ( \camera|posx [0] & ( !\camera|posx [1] & ( (!\controllerObstacle3|obstacle_x [2] & (((!\controllerObstacle3|obstacle_x [1] & 
// !\controllerObstacle3|obstacle_x [0])) # (\camera|posx [2]))) # (\controllerObstacle3|obstacle_x [2] & (!\controllerObstacle3|obstacle_x [1] & (\camera|posx [2] & !\controllerObstacle3|obstacle_x [0]))) ) ) ) # ( !\camera|posx [0] & ( !\camera|posx [1] & 
// ( (!\controllerObstacle3|obstacle_x [2] & \camera|posx [2]) ) ) )

	.dataa(!\controllerObstacle3|obstacle_x [1]),
	.datab(!\controllerObstacle3|obstacle_x [2]),
	.datac(!\camera|posx [2]),
	.datad(!\controllerObstacle3|obstacle_x [0]),
	.datae(!\camera|posx [0]),
	.dataf(!\camera|posx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan20~0 .extended_lut = "off";
defparam \LessThan20~0 .lut_mask = 64'h0C0C8E0C8E8ECF8E;
defparam \LessThan20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N42
cyclonev_lcell_comb \LessThan20~1 (
// Equation(s):
// \LessThan20~1_combout  = ( \camera|posx [4] & ( \LessThan20~0_combout  & ( (!\controllerObstacle3|obstacle_x [3]) # ((!\controllerObstacle3|obstacle_x [4]) # (\camera|posx [3])) ) ) ) # ( !\camera|posx [4] & ( \LessThan20~0_combout  & ( 
// (!\controllerObstacle3|obstacle_x [4] & ((!\controllerObstacle3|obstacle_x [3]) # (\camera|posx [3]))) ) ) ) # ( \camera|posx [4] & ( !\LessThan20~0_combout  & ( (!\controllerObstacle3|obstacle_x [4]) # ((!\controllerObstacle3|obstacle_x [3] & 
// \camera|posx [3])) ) ) ) # ( !\camera|posx [4] & ( !\LessThan20~0_combout  & ( (!\controllerObstacle3|obstacle_x [3] & (!\controllerObstacle3|obstacle_x [4] & \camera|posx [3])) ) ) )

	.dataa(gnd),
	.datab(!\controllerObstacle3|obstacle_x [3]),
	.datac(!\controllerObstacle3|obstacle_x [4]),
	.datad(!\camera|posx [3]),
	.datae(!\camera|posx [4]),
	.dataf(!\LessThan20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan20~1 .extended_lut = "off";
defparam \LessThan20~1 .lut_mask = 64'h00C0F0FCC0F0FCFF;
defparam \LessThan20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N42
cyclonev_lcell_comb \LessThan20~3 (
// Equation(s):
// \LessThan20~3_combout  = ( \camera|posx [6] & ( \LessThan20~1_combout  & ( (\LessThan20~2_combout  & ((!\camera|posx [5] & (!\controllerObstacle3|obstacle_x [6] & \controllerObstacle3|obstacle_x [5])) # (\camera|posx [5] & (\controllerObstacle3|obstacle_x 
// [6] & !\controllerObstacle3|obstacle_x [5])))) ) ) ) # ( !\camera|posx [6] & ( \LessThan20~1_combout  & ( (\LessThan20~2_combout  & ((!\camera|posx [5] & (\controllerObstacle3|obstacle_x [6] & \controllerObstacle3|obstacle_x [5])) # (\camera|posx [5] & 
// (!\controllerObstacle3|obstacle_x [6] & !\controllerObstacle3|obstacle_x [5])))) ) ) )

	.dataa(!\camera|posx [5]),
	.datab(!\controllerObstacle3|obstacle_x [6]),
	.datac(!\controllerObstacle3|obstacle_x [5]),
	.datad(!\LessThan20~2_combout ),
	.datae(!\camera|posx [6]),
	.dataf(!\LessThan20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan20~3 .extended_lut = "off";
defparam \LessThan20~3 .lut_mask = 64'h0000000000420018;
defparam \LessThan20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N0
cyclonev_lcell_comb \always1~57 (
// Equation(s):
// \always1~57_combout  = ( \always1~56_combout  & ( !\LessThan20~3_combout  & ( (\always1~42_combout  & (!\always1~53_combout  & ((!\LessThan19~3_combout ) # (!\LessThan19~1_combout )))) ) ) )

	.dataa(!\always1~42_combout ),
	.datab(!\LessThan19~3_combout ),
	.datac(!\LessThan19~1_combout ),
	.datad(!\always1~53_combout ),
	.datae(!\always1~56_combout ),
	.dataf(!\LessThan20~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~57 .extended_lut = "off";
defparam \always1~57 .lut_mask = 64'h0000540000000000;
defparam \always1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N12
cyclonev_lcell_comb \controllerObstacle1|LessThan0~0 (
// Equation(s):
// \controllerObstacle1|LessThan0~0_combout  = ( \controllerObstacle1|obstacle_y [7] & ( (!\controllerObstacle1|obstacle_y [9] & ((!\controllerObstacle1|obstacle_y [6]) # (!\controllerObstacle1|obstacle_y [8]))) ) ) # ( !\controllerObstacle1|obstacle_y [7] & 
// ( !\controllerObstacle1|obstacle_y [9] ) )

	.dataa(gnd),
	.datab(!\controllerObstacle1|obstacle_y [6]),
	.datac(!\controllerObstacle1|obstacle_y [8]),
	.datad(!\controllerObstacle1|obstacle_y [9]),
	.datae(gnd),
	.dataf(!\controllerObstacle1|obstacle_y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle1|LessThan0~0 .extended_lut = "off";
defparam \controllerObstacle1|LessThan0~0 .lut_mask = 64'hFF00FF00FC00FC00;
defparam \controllerObstacle1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N30
cyclonev_lcell_comb \controllerObstacle1|Add0~25 (
// Equation(s):
// \controllerObstacle1|Add0~25_sumout  = SUM(( \controllerObstacle1|obstacle_y [2] ) + ( VCC ) + ( !VCC ))
// \controllerObstacle1|Add0~26  = CARRY(( \controllerObstacle1|obstacle_y [2] ) + ( VCC ) + ( !VCC ))

	.dataa(!\controllerObstacle1|obstacle_y [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle1|Add0~25_sumout ),
	.cout(\controllerObstacle1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle1|Add0~25 .extended_lut = "off";
defparam \controllerObstacle1|Add0~25 .lut_mask = 64'h0000000000005555;
defparam \controllerObstacle1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N54
cyclonev_lcell_comb \controllerObstacle1|obstacle_y~6 (
// Equation(s):
// \controllerObstacle1|obstacle_y~6_combout  = ( \controllerObstacle1|Add0~25_sumout  & ( (!\SW[0]~input_o  & \controllerObstacle1|LessThan0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\controllerObstacle1|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\controllerObstacle1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle1|obstacle_y~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle1|obstacle_y~6 .extended_lut = "off";
defparam \controllerObstacle1|obstacle_y~6 .lut_mask = 64'h0000000000F000F0;
defparam \controllerObstacle1|obstacle_y~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N56
dffeas \controllerObstacle1|obstacle_y[2] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle1|obstacle_y~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle1|obstacle_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle1|obstacle_y[2] .is_wysiwyg = "true";
defparam \controllerObstacle1|obstacle_y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N33
cyclonev_lcell_comb \controllerObstacle1|Add0~29 (
// Equation(s):
// \controllerObstacle1|Add0~29_sumout  = SUM(( \controllerObstacle1|obstacle_y [3] ) + ( GND ) + ( \controllerObstacle1|Add0~26  ))
// \controllerObstacle1|Add0~30  = CARRY(( \controllerObstacle1|obstacle_y [3] ) + ( GND ) + ( \controllerObstacle1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle1|obstacle_y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle1|Add0~29_sumout ),
	.cout(\controllerObstacle1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle1|Add0~29 .extended_lut = "off";
defparam \controllerObstacle1|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controllerObstacle1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N15
cyclonev_lcell_comb \controllerObstacle1|obstacle_y~7 (
// Equation(s):
// \controllerObstacle1|obstacle_y~7_combout  = ( \controllerObstacle1|LessThan0~0_combout  & ( (\controllerObstacle1|Add0~29_sumout  & !\SW[0]~input_o ) ) )

	.dataa(!\controllerObstacle1|Add0~29_sumout ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controllerObstacle1|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle1|obstacle_y~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle1|obstacle_y~7 .extended_lut = "off";
defparam \controllerObstacle1|obstacle_y~7 .lut_mask = 64'h0000000050505050;
defparam \controllerObstacle1|obstacle_y~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N17
dffeas \controllerObstacle1|obstacle_y[3] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle1|obstacle_y~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle1|obstacle_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle1|obstacle_y[3] .is_wysiwyg = "true";
defparam \controllerObstacle1|obstacle_y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N36
cyclonev_lcell_comb \controllerObstacle1|Add0~13 (
// Equation(s):
// \controllerObstacle1|Add0~13_sumout  = SUM(( \controllerObstacle1|obstacle_y [4] ) + ( GND ) + ( \controllerObstacle1|Add0~30  ))
// \controllerObstacle1|Add0~14  = CARRY(( \controllerObstacle1|obstacle_y [4] ) + ( GND ) + ( \controllerObstacle1|Add0~30  ))

	.dataa(gnd),
	.datab(!\controllerObstacle1|obstacle_y [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle1|Add0~13_sumout ),
	.cout(\controllerObstacle1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle1|Add0~13 .extended_lut = "off";
defparam \controllerObstacle1|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \controllerObstacle1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N24
cyclonev_lcell_comb \controllerObstacle1|obstacle_y~3 (
// Equation(s):
// \controllerObstacle1|obstacle_y~3_combout  = ( \controllerObstacle1|LessThan0~0_combout  & ( (!\SW[0]~input_o  & \controllerObstacle1|Add0~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\controllerObstacle1|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\controllerObstacle1|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle1|obstacle_y~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle1|obstacle_y~3 .extended_lut = "off";
defparam \controllerObstacle1|obstacle_y~3 .lut_mask = 64'h0000000000F000F0;
defparam \controllerObstacle1|obstacle_y~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N26
dffeas \controllerObstacle1|obstacle_y[4] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle1|obstacle_y~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle1|obstacle_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle1|obstacle_y[4] .is_wysiwyg = "true";
defparam \controllerObstacle1|obstacle_y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N39
cyclonev_lcell_comb \controllerObstacle1|Add0~17 (
// Equation(s):
// \controllerObstacle1|Add0~17_sumout  = SUM(( \controllerObstacle1|obstacle_y [5] ) + ( GND ) + ( \controllerObstacle1|Add0~14  ))
// \controllerObstacle1|Add0~18  = CARRY(( \controllerObstacle1|obstacle_y [5] ) + ( GND ) + ( \controllerObstacle1|Add0~14  ))

	.dataa(!\controllerObstacle1|obstacle_y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle1|Add0~17_sumout ),
	.cout(\controllerObstacle1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle1|Add0~17 .extended_lut = "off";
defparam \controllerObstacle1|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \controllerObstacle1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N3
cyclonev_lcell_comb \controllerObstacle1|obstacle_y~4 (
// Equation(s):
// \controllerObstacle1|obstacle_y~4_combout  = ( \controllerObstacle1|Add0~17_sumout  & ( (\controllerObstacle1|LessThan0~0_combout  & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle1|LessThan0~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\controllerObstacle1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle1|obstacle_y~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle1|obstacle_y~4 .extended_lut = "off";
defparam \controllerObstacle1|obstacle_y~4 .lut_mask = 64'h000000000F000F00;
defparam \controllerObstacle1|obstacle_y~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y27_N5
dffeas \controllerObstacle1|obstacle_y[5] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle1|obstacle_y~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle1|obstacle_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle1|obstacle_y[5] .is_wysiwyg = "true";
defparam \controllerObstacle1|obstacle_y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N42
cyclonev_lcell_comb \controllerObstacle1|Add0~21 (
// Equation(s):
// \controllerObstacle1|Add0~21_sumout  = SUM(( \controllerObstacle1|obstacle_y [6] ) + ( GND ) + ( \controllerObstacle1|Add0~18  ))
// \controllerObstacle1|Add0~22  = CARRY(( \controllerObstacle1|obstacle_y [6] ) + ( GND ) + ( \controllerObstacle1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controllerObstacle1|obstacle_y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle1|Add0~21_sumout ),
	.cout(\controllerObstacle1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle1|Add0~21 .extended_lut = "off";
defparam \controllerObstacle1|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \controllerObstacle1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N51
cyclonev_lcell_comb \controllerObstacle1|obstacle_y~5 (
// Equation(s):
// \controllerObstacle1|obstacle_y~5_combout  = ( \controllerObstacle1|Add0~21_sumout  & ( \controllerObstacle1|LessThan0~0_combout  ) ) # ( !\controllerObstacle1|Add0~21_sumout  & ( \controllerObstacle1|LessThan0~0_combout  & ( \SW[0]~input_o  ) ) ) # ( 
// \controllerObstacle1|Add0~21_sumout  & ( !\controllerObstacle1|LessThan0~0_combout  & ( \SW[0]~input_o  ) ) ) # ( !\controllerObstacle1|Add0~21_sumout  & ( !\controllerObstacle1|LessThan0~0_combout  & ( \SW[0]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\controllerObstacle1|Add0~21_sumout ),
	.dataf(!\controllerObstacle1|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle1|obstacle_y~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle1|obstacle_y~5 .extended_lut = "off";
defparam \controllerObstacle1|obstacle_y~5 .lut_mask = 64'h0F0F0F0F0F0FFFFF;
defparam \controllerObstacle1|obstacle_y~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N53
dffeas \controllerObstacle1|obstacle_y[6] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle1|obstacle_y~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle1|obstacle_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle1|obstacle_y[6] .is_wysiwyg = "true";
defparam \controllerObstacle1|obstacle_y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N45
cyclonev_lcell_comb \controllerObstacle1|Add0~5 (
// Equation(s):
// \controllerObstacle1|Add0~5_sumout  = SUM(( \controllerObstacle1|obstacle_y [7] ) + ( GND ) + ( \controllerObstacle1|Add0~22  ))
// \controllerObstacle1|Add0~6  = CARRY(( \controllerObstacle1|obstacle_y [7] ) + ( GND ) + ( \controllerObstacle1|Add0~22  ))

	.dataa(!\controllerObstacle1|obstacle_y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle1|Add0~5_sumout ),
	.cout(\controllerObstacle1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle1|Add0~5 .extended_lut = "off";
defparam \controllerObstacle1|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \controllerObstacle1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N18
cyclonev_lcell_comb \controllerObstacle1|obstacle_y~1 (
// Equation(s):
// \controllerObstacle1|obstacle_y~1_combout  = ( \controllerObstacle1|LessThan0~0_combout  & ( (!\SW[0]~input_o  & \controllerObstacle1|Add0~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\controllerObstacle1|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controllerObstacle1|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle1|obstacle_y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle1|obstacle_y~1 .extended_lut = "off";
defparam \controllerObstacle1|obstacle_y~1 .lut_mask = 64'h000000000C0C0C0C;
defparam \controllerObstacle1|obstacle_y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N20
dffeas \controllerObstacle1|obstacle_y[7] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle1|obstacle_y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle1|obstacle_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle1|obstacle_y[7] .is_wysiwyg = "true";
defparam \controllerObstacle1|obstacle_y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N48
cyclonev_lcell_comb \controllerObstacle1|Add0~9 (
// Equation(s):
// \controllerObstacle1|Add0~9_sumout  = SUM(( \controllerObstacle1|obstacle_y [8] ) + ( GND ) + ( \controllerObstacle1|Add0~6  ))
// \controllerObstacle1|Add0~10  = CARRY(( \controllerObstacle1|obstacle_y [8] ) + ( GND ) + ( \controllerObstacle1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controllerObstacle1|obstacle_y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle1|Add0~9_sumout ),
	.cout(\controllerObstacle1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle1|Add0~9 .extended_lut = "off";
defparam \controllerObstacle1|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \controllerObstacle1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N15
cyclonev_lcell_comb \controllerObstacle1|obstacle_y~2 (
// Equation(s):
// \controllerObstacle1|obstacle_y~2_combout  = ( \controllerObstacle1|LessThan0~0_combout  & ( (!\SW[0]~input_o  & \controllerObstacle1|Add0~9_sumout ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\controllerObstacle1|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\controllerObstacle1|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle1|obstacle_y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle1|obstacle_y~2 .extended_lut = "off";
defparam \controllerObstacle1|obstacle_y~2 .lut_mask = 64'h0000000000CC00CC;
defparam \controllerObstacle1|obstacle_y~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N54
cyclonev_lcell_comb \controllerObstacle1|obstacle_y[8]~feeder (
// Equation(s):
// \controllerObstacle1|obstacle_y[8]~feeder_combout  = ( \controllerObstacle1|obstacle_y~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controllerObstacle1|obstacle_y~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle1|obstacle_y[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle1|obstacle_y[8]~feeder .extended_lut = "off";
defparam \controllerObstacle1|obstacle_y[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controllerObstacle1|obstacle_y[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N56
dffeas \controllerObstacle1|obstacle_y[8] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle1|obstacle_y[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle1|obstacle_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle1|obstacle_y[8] .is_wysiwyg = "true";
defparam \controllerObstacle1|obstacle_y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N51
cyclonev_lcell_comb \controllerObstacle1|Add0~1 (
// Equation(s):
// \controllerObstacle1|Add0~1_sumout  = SUM(( \controllerObstacle1|obstacle_y [9] ) + ( GND ) + ( \controllerObstacle1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle1|obstacle_y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle1|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle1|Add0~1 .extended_lut = "off";
defparam \controllerObstacle1|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controllerObstacle1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N15
cyclonev_lcell_comb \controllerObstacle1|obstacle_y~0 (
// Equation(s):
// \controllerObstacle1|obstacle_y~0_combout  = ( \controllerObstacle1|LessThan0~0_combout  & ( (!\SW[0]~input_o  & \controllerObstacle1|Add0~1_sumout ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controllerObstacle1|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\controllerObstacle1|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle1|obstacle_y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle1|obstacle_y~0 .extended_lut = "off";
defparam \controllerObstacle1|obstacle_y~0 .lut_mask = 64'h0000000000AA00AA;
defparam \controllerObstacle1|obstacle_y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N17
dffeas \controllerObstacle1|obstacle_y[9] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle1|obstacle_y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle1|obstacle_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle1|obstacle_y[9] .is_wysiwyg = "true";
defparam \controllerObstacle1|obstacle_y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N57
cyclonev_lcell_comb \LessThan12~0 (
// Equation(s):
// \LessThan12~0_combout  = ( \controllerObstacle1|obstacle_y [5] & ( (!\controllerObstacle1|obstacle_y [6] & (!\controllerObstacle1|obstacle_y [4] & ((!\controllerObstacle1|obstacle_y [3]) # (!\controllerObstacle1|obstacle_y [2])))) ) ) # ( 
// !\controllerObstacle1|obstacle_y [5] & ( !\controllerObstacle1|obstacle_y [6] ) )

	.dataa(!\controllerObstacle1|obstacle_y [6]),
	.datab(!\controllerObstacle1|obstacle_y [3]),
	.datac(!\controllerObstacle1|obstacle_y [4]),
	.datad(!\controllerObstacle1|obstacle_y [2]),
	.datae(gnd),
	.dataf(!\controllerObstacle1|obstacle_y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan12~0 .extended_lut = "off";
defparam \LessThan12~0 .lut_mask = 64'hAAAAAAAAA080A080;
defparam \LessThan12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N27
cyclonev_lcell_comb \LessThan11~0 (
// Equation(s):
// \LessThan11~0_combout  = ( \controllerObstacle1|obstacle_y [5] & ( (\controllerObstacle1|obstacle_y [7] & (\controllerObstacle1|obstacle_y [6] & \controllerObstacle1|obstacle_y [8])) ) ) # ( !\controllerObstacle1|obstacle_y [5] & ( 
// (\controllerObstacle1|obstacle_y [4] & (\controllerObstacle1|obstacle_y [7] & (\controllerObstacle1|obstacle_y [6] & \controllerObstacle1|obstacle_y [8]))) ) )

	.dataa(!\controllerObstacle1|obstacle_y [4]),
	.datab(!\controllerObstacle1|obstacle_y [7]),
	.datac(!\controllerObstacle1|obstacle_y [6]),
	.datad(!\controllerObstacle1|obstacle_y [8]),
	.datae(gnd),
	.dataf(!\controllerObstacle1|obstacle_y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan11~0 .extended_lut = "off";
defparam \LessThan11~0 .lut_mask = 64'h0001000100030003;
defparam \LessThan11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N3
cyclonev_lcell_comb \always1~31 (
// Equation(s):
// \always1~31_combout  = ( !\LessThan11~0_combout  & ( \controllerObstacle1|obstacle_y [7] & ( (!\controllerObstacle1|obstacle_y [9] & (!\LessThan12~0_combout  & \controllerObstacle1|obstacle_y [8])) ) ) )

	.dataa(!\controllerObstacle1|obstacle_y [9]),
	.datab(!\LessThan12~0_combout ),
	.datac(!\controllerObstacle1|obstacle_y [8]),
	.datad(gnd),
	.datae(!\LessThan11~0_combout ),
	.dataf(!\controllerObstacle1|obstacle_y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~31 .extended_lut = "off";
defparam \always1~31 .lut_mask = 64'h0000000008080000;
defparam \always1~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N48
cyclonev_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = ( \spawn_position_index~1_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout  & ((\spawn_position_index~2_combout ) # (\spawn_position_index~3_combout ))) # 
// (\spawn_position_index~6_combout  & (!\spawn_position_index~3_combout )))) # (\spawn_position_index~0_combout  & (((\spawn_position_index~6_combout  & \spawn_position_index~2_combout )) # (\spawn_position_index~3_combout ))) ) ) ) # ( 
// !\spawn_position_index~1_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & (\spawn_position_index~2_combout  & (!\spawn_position_index~0_combout  $ (!\spawn_position_index~3_combout )))) # 
// (\spawn_position_index~6_combout  & (((!\spawn_position_index~0_combout  & !\spawn_position_index~2_combout )) # (\spawn_position_index~3_combout ))) ) ) ) # ( \spawn_position_index~1_combout  & ( !\spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~0_combout  & (!\spawn_position_index~6_combout  $ (((\spawn_position_index~3_combout  & !\spawn_position_index~2_combout ))))) # (\spawn_position_index~0_combout  & (\spawn_position_index~6_combout  & 
// ((!\spawn_position_index~2_combout ) # (\spawn_position_index~3_combout )))) ) ) ) # ( !\spawn_position_index~1_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & (!\spawn_position_index~3_combout  $ 
// (((\spawn_position_index~0_combout  & !\spawn_position_index~2_combout ))))) # (\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  & ((\spawn_position_index~2_combout ) # (\spawn_position_index~3_combout )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~6_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~2_combout ),
	.datae(!\spawn_position_index~1_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~1 .extended_lut = "off";
defparam \Mux14~1 .lut_mask = 64'h86E29389234B2DBD;
defparam \Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N6
cyclonev_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = ( \spawn_position_index~1_combout  & ( \spawn_position_index~5_combout  & ( (\spawn_position_index~6_combout  & (\spawn_position_index~3_combout  & \spawn_position_index~2_combout )) ) ) ) # ( !\spawn_position_index~1_combout  & ( 
// \spawn_position_index~5_combout  & ( (\spawn_position_index~0_combout  & (!\spawn_position_index~6_combout  & (!\spawn_position_index~3_combout  & !\spawn_position_index~2_combout ))) ) ) ) # ( \spawn_position_index~1_combout  & ( 
// !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~6_combout  & ((!\spawn_position_index~3_combout ) # (!\spawn_position_index~2_combout )))) # (\spawn_position_index~0_combout  & 
// (!\spawn_position_index~2_combout  $ (((!\spawn_position_index~6_combout  & !\spawn_position_index~3_combout ))))) ) ) ) # ( !\spawn_position_index~1_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & 
// (\spawn_position_index~0_combout )) # (\spawn_position_index~6_combout  & (\spawn_position_index~3_combout  & ((\spawn_position_index~2_combout ) # (\spawn_position_index~0_combout )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~6_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~2_combout ),
	.datae(!\spawn_position_index~1_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~2 .extended_lut = "off";
defparam \Mux14~2 .lut_mask = 64'h45479DC040000003;
defparam \Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N18
cyclonev_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = ( \Mux14~2_combout  & ( (\spawn_position_index~4_combout ) # (\Mux14~1_combout ) ) ) # ( !\Mux14~2_combout  & ( (\Mux14~1_combout  & !\spawn_position_index~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux14~1_combout ),
	.datad(!\spawn_position_index~4_combout ),
	.datae(gnd),
	.dataf(!\Mux14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~3 .extended_lut = "off";
defparam \Mux14~3 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N21
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( \Mux14~3_combout  ) # ( !\Mux14~3_combout  & ( (!\gameController|gameon~q ) # (\SW[0]~input_o ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\gameController|gameon~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'hF5F5F5F5FFFFFFFF;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N22
dffeas \obstacle1_start_x[5] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle1_start_x[5]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle1_start_x[5] .is_wysiwyg = "true";
defparam \obstacle1_start_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N12
cyclonev_lcell_comb \controllerObstacle1|obstacle_x~0 (
// Equation(s):
// \controllerObstacle1|obstacle_x~0_combout  = ( \controllerObstacle1|obstacle_y [8] & ( \gameController|gameon~q  & ( (((\controllerObstacle1|obstacle_y [7] & \controllerObstacle1|obstacle_y [6])) # (\controllerObstacle1|obstacle_y [9])) # (\SW[0]~input_o 
// ) ) ) ) # ( !\controllerObstacle1|obstacle_y [8] & ( \gameController|gameon~q  & ( (\controllerObstacle1|obstacle_y [9]) # (\SW[0]~input_o ) ) ) ) # ( \controllerObstacle1|obstacle_y [8] & ( !\gameController|gameon~q  & ( \SW[0]~input_o  ) ) ) # ( 
// !\controllerObstacle1|obstacle_y [8] & ( !\gameController|gameon~q  & ( \SW[0]~input_o  ) ) )

	.dataa(!\controllerObstacle1|obstacle_y [7]),
	.datab(!\SW[0]~input_o ),
	.datac(!\controllerObstacle1|obstacle_y [6]),
	.datad(!\controllerObstacle1|obstacle_y [9]),
	.datae(!\controllerObstacle1|obstacle_y [8]),
	.dataf(!\gameController|gameon~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle1|obstacle_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle1|obstacle_x~0 .extended_lut = "off";
defparam \controllerObstacle1|obstacle_x~0 .lut_mask = 64'h3333333333FF37FF;
defparam \controllerObstacle1|obstacle_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N53
dffeas \controllerObstacle1|obstacle_x[5] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle1_start_x[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle1|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle1|obstacle_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle1|obstacle_x[5] .is_wysiwyg = "true";
defparam \controllerObstacle1|obstacle_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N0
cyclonev_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = ( \spawn_position_index~4_combout  & ( \spawn_position_index~2_combout  & ( (\spawn_position_index~1_combout  & (\spawn_position_index~6_combout  & \spawn_position_index~3_combout )) ) ) ) # ( !\spawn_position_index~4_combout  & ( 
// \spawn_position_index~2_combout  & ( (!\spawn_position_index~1_combout  & (((\spawn_position_index~3_combout )))) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout  & (!\spawn_position_index~3_combout  & 
// !\spawn_position_index~0_combout )) # (\spawn_position_index~6_combout  & (\spawn_position_index~3_combout  & \spawn_position_index~0_combout )))) ) ) ) # ( !\spawn_position_index~4_combout  & ( !\spawn_position_index~2_combout  & ( 
// (!\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  & ((\spawn_position_index~3_combout ) # (\spawn_position_index~1_combout )))) # (\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout  $ 
// (((!\spawn_position_index~3_combout  & \spawn_position_index~0_combout ))))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~6_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~0_combout ),
	.datae(!\spawn_position_index~4_combout ),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~2 .extended_lut = "off";
defparam \Mux13~2 .lut_mask = 64'h6E1200004A0B0101;
defparam \Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N30
cyclonev_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = ( \spawn_position_index~4_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout  $ (\spawn_position_index~0_combout )) # (\spawn_position_index~3_combout ))) # 
// (\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout  & ((\spawn_position_index~0_combout ))) # (\spawn_position_index~6_combout  & (\spawn_position_index~3_combout  & !\spawn_position_index~0_combout )))) ) ) ) # ( 
// !\spawn_position_index~4_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~1_combout  & (\spawn_position_index~6_combout )) # (\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  $ 
// (((\spawn_position_index~6_combout  & \spawn_position_index~0_combout ))))) ) ) ) # ( \spawn_position_index~4_combout  & ( !\spawn_position_index~2_combout  & ( (!\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout  & 
// (\spawn_position_index~6_combout  & !\spawn_position_index~3_combout )) # (\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  $ (\spawn_position_index~3_combout ))))) ) ) ) # ( !\spawn_position_index~4_combout  & ( 
// !\spawn_position_index~2_combout  & ( (!\spawn_position_index~6_combout  & ((!\spawn_position_index~3_combout ) # ((!\spawn_position_index~1_combout  & !\spawn_position_index~0_combout )))) # (\spawn_position_index~6_combout  & 
// (!\spawn_position_index~0_combout  $ (((!\spawn_position_index~1_combout  & \spawn_position_index~3_combout ))))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~6_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~0_combout ),
	.datae(!\spawn_position_index~4_combout ),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~1 .extended_lut = "off";
defparam \Mux13~1 .lut_mask = 64'hF9C2610072638B6E;
defparam \Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N42
cyclonev_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = ( \Mux13~1_combout  & ( (\spawn_position_index~5_combout  & \Mux13~2_combout ) ) ) # ( !\Mux13~1_combout  & ( (!\spawn_position_index~5_combout ) # (\Mux13~2_combout ) ) )

	.dataa(gnd),
	.datab(!\spawn_position_index~5_combout ),
	.datac(gnd),
	.datad(!\Mux13~2_combout ),
	.datae(gnd),
	.dataf(!\Mux13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~3 .extended_lut = "off";
defparam \Mux13~3 .lut_mask = 64'hCCFFCCFF00330033;
defparam \Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N45
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \Mux13~3_combout  ) # ( !\Mux13~3_combout  & ( (!\gameController|gameon~q ) # (\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux13~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'hFF0FFF0FFFFFFFFF;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N46
dffeas \obstacle1_start_x[6] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle1_start_x[6]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle1_start_x[6] .is_wysiwyg = "true";
defparam \obstacle1_start_x[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y21_N23
dffeas \controllerObstacle1|obstacle_x[6] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle1_start_x[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle1|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle1|obstacle_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle1|obstacle_x[6] .is_wysiwyg = "true";
defparam \controllerObstacle1|obstacle_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N54
cyclonev_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (\spawn_position_index~0_combout  & (\spawn_position_index~1_combout  & (\spawn_position_index~3_combout  & \spawn_position_index~6_combout ))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout ) # (!\spawn_position_index~1_combout  $ (!\spawn_position_index~3_combout )))) # 
// (\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & 
// ((!\spawn_position_index~6_combout ) # ((!\spawn_position_index~1_combout  & !\spawn_position_index~3_combout )))) # (\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout ) # ((\spawn_position_index~6_combout )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~2 .extended_lut = "off";
defparam \Mux11~2 .lut_mask = 64'hEED5EE2800000001;
defparam \Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N12
cyclonev_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~3_combout  & (!\spawn_position_index~1_combout  $ (!\spawn_position_index~6_combout )))) # 
// (\spawn_position_index~0_combout  & (\spawn_position_index~1_combout  & (\spawn_position_index~3_combout  & \spawn_position_index~6_combout ))) ) ) ) # ( !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( 
// (\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout  & (\spawn_position_index~3_combout  & !\spawn_position_index~6_combout )) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout ) # (\spawn_position_index~3_combout 
// ))))) ) ) ) # ( \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout  $ (!\spawn_position_index~3_combout )))) # 
// (\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  & !\spawn_position_index~6_combout ))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout  & ((\spawn_position_index~6_combout ))) # (\spawn_position_index~1_combout  & (\spawn_position_index~3_combout  & !\spawn_position_index~6_combout )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~1 .extended_lut = "off";
defparam \Mux11~1 .lut_mask = 64'h0288402815012081;
defparam \Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N51
cyclonev_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = ( \Mux11~1_combout  & ( (!\spawn_position_index~4_combout ) # (\Mux11~2_combout ) ) ) # ( !\Mux11~1_combout  & ( (\spawn_position_index~4_combout  & \Mux11~2_combout ) ) )

	.dataa(!\spawn_position_index~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mux11~2_combout ),
	.datae(gnd),
	.dataf(!\Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~3 .extended_lut = "off";
defparam \Mux11~3 .lut_mask = 64'h00550055AAFFAAFF;
defparam \Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N0
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \Mux11~3_combout  ) # ( !\Mux11~3_combout  & ( (!\gameController|gameon~q ) # (\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux11~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'hFF0FFF0FFFFFFFFF;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N1
dffeas \obstacle1_start_x[8] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle1_start_x[8]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle1_start_x[8] .is_wysiwyg = "true";
defparam \obstacle1_start_x[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N20
dffeas \controllerObstacle1|obstacle_x[8] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle1_start_x[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle1|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle1|obstacle_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle1|obstacle_x[8] .is_wysiwyg = "true";
defparam \controllerObstacle1|obstacle_x[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N36
cyclonev_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = ( \spawn_position_index~3_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & ((!\spawn_position_index~1_combout ) # (!\spawn_position_index~2_combout  $ (\spawn_position_index~0_combout )))) # 
// (\spawn_position_index~6_combout  & ((!\spawn_position_index~0_combout ) # (!\spawn_position_index~1_combout  $ (\spawn_position_index~2_combout )))) ) ) ) # ( !\spawn_position_index~3_combout  & ( \spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~1_combout  & (\spawn_position_index~2_combout  & ((!\spawn_position_index~6_combout ) # (!\spawn_position_index~0_combout )))) # (\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  & 
// ((\spawn_position_index~0_combout )))) ) ) ) # ( \spawn_position_index~3_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & ((!\spawn_position_index~2_combout  & ((\spawn_position_index~0_combout ))) # 
// (\spawn_position_index~2_combout  & (\spawn_position_index~1_combout )))) # (\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout  & (!\spawn_position_index~2_combout  $ (!\spawn_position_index~0_combout )))) ) ) ) # ( 
// !\spawn_position_index~3_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & ((!\spawn_position_index~1_combout  & (\spawn_position_index~2_combout  & \spawn_position_index~0_combout )) # 
// (\spawn_position_index~1_combout  & (!\spawn_position_index~2_combout  & !\spawn_position_index~0_combout )))) # (\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  $ (((!\spawn_position_index~2_combout ) # 
// (\spawn_position_index~1_combout ))))) ) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~2_combout ),
	.datad(!\spawn_position_index~0_combout ),
	.datae(!\spawn_position_index~3_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~1 .extended_lut = "off";
defparam \Mux12~1 .lut_mask = 64'h245906E20C2AFDCB;
defparam \Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N24
cyclonev_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = ( \spawn_position_index~0_combout  & ( \spawn_position_index~3_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~5_combout  & ((!\spawn_position_index~6_combout )))) # (\spawn_position_index~1_combout  & 
// ((!\spawn_position_index~2_combout  & (!\spawn_position_index~5_combout )) # (\spawn_position_index~2_combout  & ((\spawn_position_index~6_combout ))))) ) ) ) # ( !\spawn_position_index~0_combout  & ( \spawn_position_index~3_combout  & ( 
// (!\spawn_position_index~5_combout  & (!\spawn_position_index~6_combout  & (!\spawn_position_index~2_combout  $ (!\spawn_position_index~1_combout )))) ) ) ) # ( \spawn_position_index~0_combout  & ( !\spawn_position_index~3_combout  & ( 
// (!\spawn_position_index~5_combout  & (\spawn_position_index~2_combout  & (!\spawn_position_index~1_combout  & !\spawn_position_index~6_combout ))) ) ) ) # ( !\spawn_position_index~0_combout  & ( !\spawn_position_index~3_combout  & ( 
// (!\spawn_position_index~1_combout  & (!\spawn_position_index~2_combout  & (!\spawn_position_index~5_combout  $ (!\spawn_position_index~6_combout )))) # (\spawn_position_index~1_combout  & (!\spawn_position_index~5_combout  & 
// ((\spawn_position_index~6_combout )))) ) ) )

	.dataa(!\spawn_position_index~5_combout ),
	.datab(!\spawn_position_index~2_combout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~0_combout ),
	.dataf(!\spawn_position_index~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~2 .extended_lut = "off";
defparam \Mux12~2 .lut_mask = 64'h408A20002800A80B;
defparam \Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N51
cyclonev_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = ( \Mux12~2_combout  & ( (\Mux12~1_combout ) # (\spawn_position_index~4_combout ) ) ) # ( !\Mux12~2_combout  & ( (!\spawn_position_index~4_combout  & \Mux12~1_combout ) ) )

	.dataa(!\spawn_position_index~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mux12~1_combout ),
	.datae(gnd),
	.dataf(!\Mux12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~3 .extended_lut = "off";
defparam \Mux12~3 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N48
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \Mux12~3_combout  ) # ( !\Mux12~3_combout  & ( (!\gameController|gameon~q ) # (\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'hFF0FFF0FFFFFFFFF;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y18_N50
dffeas \obstacle1_start_x[7] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle1_start_x[7]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle1_start_x[7] .is_wysiwyg = "true";
defparam \obstacle1_start_x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N56
dffeas \controllerObstacle1|obstacle_x[7] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle1_start_x[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle1|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle1|obstacle_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle1|obstacle_x[7] .is_wysiwyg = "true";
defparam \controllerObstacle1|obstacle_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N54
cyclonev_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = ( !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  & (!\spawn_position_index~6_combout  & \spawn_position_index~0_combout ))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (\spawn_position_index~6_combout  & ((!\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  & \spawn_position_index~0_combout )) # (\spawn_position_index~1_combout 
//  & (\spawn_position_index~3_combout  & !\spawn_position_index~0_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (\spawn_position_index~3_combout  & 
// (\spawn_position_index~6_combout  & !\spawn_position_index~0_combout ))) # (\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  & (!\spawn_position_index~6_combout  & \spawn_position_index~0_combout ))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~3_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~0_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~1 .extended_lut = "off";
defparam \Mux10~1 .lut_mask = 64'h0240010800800000;
defparam \Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N24
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  & (\spawn_position_index~6_combout  & \spawn_position_index~0_combout ))) ) ) ) # ( 
// !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~3_combout  & (\spawn_position_index~6_combout  & \spawn_position_index~0_combout )) ) ) ) # ( \spawn_position_index~2_combout  & ( 
// !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (\spawn_position_index~3_combout  & (!\spawn_position_index~6_combout  $ (\spawn_position_index~0_combout )))) # (\spawn_position_index~1_combout  & 
// (\spawn_position_index~0_combout  & (!\spawn_position_index~3_combout  $ (\spawn_position_index~6_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & 
// (!\spawn_position_index~6_combout  & (!\spawn_position_index~3_combout  $ (!\spawn_position_index~0_combout )))) # (\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  & (\spawn_position_index~6_combout  & 
// !\spawn_position_index~0_combout ))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~3_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~0_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h24802043000C0008;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N3
cyclonev_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = ( \Mux10~0_combout  & ( (!\spawn_position_index~4_combout ) # (\Mux10~1_combout ) ) ) # ( !\Mux10~0_combout  & ( (\spawn_position_index~4_combout  & \Mux10~1_combout ) ) )

	.dataa(!\spawn_position_index~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mux10~1_combout ),
	.datae(gnd),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~2 .extended_lut = "off";
defparam \Mux10~2 .lut_mask = 64'h00550055AAFFAAFF;
defparam \Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N0
cyclonev_lcell_comb \obstacle1_start_x~1 (
// Equation(s):
// \obstacle1_start_x~1_combout  = (\gameController|gameon~q  & (!\SW[0]~input_o  & \Mux10~2_combout ))

	.dataa(gnd),
	.datab(!\gameController|gameon~q ),
	.datac(!\SW[0]~input_o ),
	.datad(!\Mux10~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle1_start_x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle1_start_x~1 .extended_lut = "off";
defparam \obstacle1_start_x~1 .lut_mask = 64'h0030003000300030;
defparam \obstacle1_start_x~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y18_N2
dffeas \obstacle1_start_x[9] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle1_start_x~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle1_start_x[9]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle1_start_x[9] .is_wysiwyg = "true";
defparam \obstacle1_start_x[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N5
dffeas \controllerObstacle1|obstacle_x[9] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle1_start_x[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle1|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle1|obstacle_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle1|obstacle_x[9] .is_wysiwyg = "true";
defparam \controllerObstacle1|obstacle_x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N51
cyclonev_lcell_comb \LessThan7~2 (
// Equation(s):
// \LessThan7~2_combout  = ( \camera|posx [8] & ( \camera|posx [9] & ( (\controllerObstacle1|obstacle_x [8] & (\controllerObstacle1|obstacle_x [9] & (!\controllerObstacle1|obstacle_x [7] $ (\camera|posx [7])))) ) ) ) # ( !\camera|posx [8] & ( \camera|posx 
// [9] & ( (!\controllerObstacle1|obstacle_x [8] & (\controllerObstacle1|obstacle_x [9] & (!\controllerObstacle1|obstacle_x [7] $ (\camera|posx [7])))) ) ) ) # ( \camera|posx [8] & ( !\camera|posx [9] & ( (\controllerObstacle1|obstacle_x [8] & 
// (!\controllerObstacle1|obstacle_x [9] & (!\controllerObstacle1|obstacle_x [7] $ (\camera|posx [7])))) ) ) ) # ( !\camera|posx [8] & ( !\camera|posx [9] & ( (!\controllerObstacle1|obstacle_x [8] & (!\controllerObstacle1|obstacle_x [9] & 
// (!\controllerObstacle1|obstacle_x [7] $ (\camera|posx [7])))) ) ) )

	.dataa(!\controllerObstacle1|obstacle_x [8]),
	.datab(!\controllerObstacle1|obstacle_x [7]),
	.datac(!\controllerObstacle1|obstacle_x [9]),
	.datad(!\camera|posx [7]),
	.datae(!\camera|posx [8]),
	.dataf(!\camera|posx [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan7~2 .extended_lut = "off";
defparam \LessThan7~2 .lut_mask = 64'h8020401008020401;
defparam \LessThan7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N33
cyclonev_lcell_comb \LessThan7~3 (
// Equation(s):
// \LessThan7~3_combout  = ( \camera|posx [6] & ( \LessThan7~2_combout  & ( (\controllerObstacle1|obstacle_x [6] & (!\controllerObstacle1|obstacle_x [5] $ (\camera|posx [5]))) ) ) ) # ( !\camera|posx [6] & ( \LessThan7~2_combout  & ( 
// (!\controllerObstacle1|obstacle_x [6] & (!\controllerObstacle1|obstacle_x [5] $ (\camera|posx [5]))) ) ) )

	.dataa(gnd),
	.datab(!\controllerObstacle1|obstacle_x [5]),
	.datac(!\camera|posx [5]),
	.datad(!\controllerObstacle1|obstacle_x [6]),
	.datae(!\camera|posx [6]),
	.dataf(!\LessThan7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan7~3 .extended_lut = "off";
defparam \LessThan7~3 .lut_mask = 64'h00000000C30000C3;
defparam \LessThan7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N51
cyclonev_lcell_comb \always1~32 (
// Equation(s):
// \always1~32_combout  = ( \LessThan7~2_combout  & ( (!\controllerObstacle1|obstacle_x [6] & (!\camera|posx [5] & (\controllerObstacle1|obstacle_x [5] & !\camera|posx [6]))) # (\controllerObstacle1|obstacle_x [6] & ((!\camera|posx [6]) # ((!\camera|posx [5] 
// & \controllerObstacle1|obstacle_x [5])))) ) )

	.dataa(!\controllerObstacle1|obstacle_x [6]),
	.datab(!\camera|posx [5]),
	.datac(!\controllerObstacle1|obstacle_x [5]),
	.datad(!\camera|posx [6]),
	.datae(gnd),
	.dataf(!\LessThan7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~32 .extended_lut = "off";
defparam \always1~32 .lut_mask = 64'h000000005D045D04;
defparam \always1~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N54
cyclonev_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = ( \spawn_position_index~3_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~6_combout  $ (((!\spawn_position_index~4_combout ))))) # (\spawn_position_index~0_combout  & 
// ((!\spawn_position_index~6_combout ) # ((\spawn_position_index~1_combout )))) ) ) ) # ( !\spawn_position_index~3_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~4_combout  & (\spawn_position_index~0_combout  & 
// (!\spawn_position_index~6_combout  $ (\spawn_position_index~1_combout )))) # (\spawn_position_index~4_combout  & ((!\spawn_position_index~6_combout ) # (!\spawn_position_index~1_combout  $ (!\spawn_position_index~0_combout )))) ) ) ) # ( 
// \spawn_position_index~3_combout  & ( !\spawn_position_index~2_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  $ (((!\spawn_position_index~6_combout ) # (\spawn_position_index~4_combout ))))) # 
// (\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  & (!\spawn_position_index~4_combout ))) ) ) ) # ( !\spawn_position_index~3_combout  & ( !\spawn_position_index~2_combout  & ( (!\spawn_position_index~4_combout  & 
// (\spawn_position_index~6_combout  & ((\spawn_position_index~0_combout )))) # (\spawn_position_index~4_combout  & ((!\spawn_position_index~6_combout  $ (\spawn_position_index~0_combout )) # (\spawn_position_index~1_combout ))) ) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~4_combout ),
	.datad(!\spawn_position_index~0_combout ),
	.datae(!\spawn_position_index~3_combout ),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~1 .extended_lut = "off";
defparam \Mux16~1 .lut_mask = 64'h0B5760AC0B9E5ABB;
defparam \Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N24
cyclonev_lcell_comb \Mux16~2 (
// Equation(s):
// \Mux16~2_combout  = ( \spawn_position_index~3_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout  & (!\spawn_position_index~4_combout ))) # (\spawn_position_index~6_combout  & 
// (\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  $ (\spawn_position_index~4_combout )))) ) ) ) # ( !\spawn_position_index~3_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~4_combout  & 
// ((!\spawn_position_index~1_combout ) # ((\spawn_position_index~6_combout  & \spawn_position_index~0_combout )))) ) ) ) # ( \spawn_position_index~3_combout  & ( !\spawn_position_index~2_combout  & ( (!\spawn_position_index~4_combout  & 
// (((\spawn_position_index~6_combout  & !\spawn_position_index~1_combout )) # (\spawn_position_index~0_combout ))) ) ) ) # ( !\spawn_position_index~3_combout  & ( !\spawn_position_index~2_combout  & ( (!\spawn_position_index~4_combout  & 
// ((!\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout ) # (!\spawn_position_index~0_combout ))) # (\spawn_position_index~1_combout  & ((\spawn_position_index~0_combout ))))) ) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~4_combout ),
	.datad(!\spawn_position_index~0_combout ),
	.datae(!\spawn_position_index~3_combout ),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~2 .extended_lut = "off";
defparam \Mux16~2 .lut_mask = 64'hC0B040F0C0D080C1;
defparam \Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N51
cyclonev_lcell_comb \Mux16~3 (
// Equation(s):
// \Mux16~3_combout  = ( \Mux16~2_combout  & ( (\Mux16~1_combout ) # (\spawn_position_index~5_combout ) ) ) # ( !\Mux16~2_combout  & ( (!\spawn_position_index~5_combout  & \Mux16~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spawn_position_index~5_combout ),
	.datad(!\Mux16~1_combout ),
	.datae(gnd),
	.dataf(!\Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~3 .extended_lut = "off";
defparam \Mux16~3 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N48
cyclonev_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = ( \Mux16~3_combout  ) # ( !\Mux16~3_combout  & ( (!\gameController|gameon~q ) # (\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\gameController|gameon~q ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux16~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~0 .extended_lut = "off";
defparam \Mux16~0 .lut_mask = 64'hCFCFCFCFFFFFFFFF;
defparam \Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y20_N49
dffeas \obstacle1_start_x[3] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle1_start_x[3]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle1_start_x[3] .is_wysiwyg = "true";
defparam \obstacle1_start_x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N29
dffeas \controllerObstacle1|obstacle_x[3] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle1_start_x[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle1|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle1|obstacle_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle1|obstacle_x[3] .is_wysiwyg = "true";
defparam \controllerObstacle1|obstacle_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N54
cyclonev_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = ( \spawn_position_index~5_combout  & ( \spawn_position_index~1_combout  & ( (\spawn_position_index~2_combout  & (\spawn_position_index~3_combout  & \spawn_position_index~6_combout )) ) ) ) # ( !\spawn_position_index~5_combout  & ( 
// \spawn_position_index~1_combout  & ( (!\spawn_position_index~0_combout  & (\spawn_position_index~2_combout  & (!\spawn_position_index~3_combout  $ (!\spawn_position_index~6_combout )))) # (\spawn_position_index~0_combout  & 
// (!\spawn_position_index~6_combout  $ (((!\spawn_position_index~2_combout  & \spawn_position_index~3_combout ))))) ) ) ) # ( \spawn_position_index~5_combout  & ( !\spawn_position_index~1_combout  & ( (!\spawn_position_index~0_combout  & 
// (!\spawn_position_index~2_combout  & (!\spawn_position_index~3_combout  & !\spawn_position_index~6_combout ))) ) ) ) # ( !\spawn_position_index~5_combout  & ( !\spawn_position_index~1_combout  & ( (!\spawn_position_index~0_combout  & 
// (!\spawn_position_index~3_combout  & (!\spawn_position_index~2_combout  $ (\spawn_position_index~6_combout )))) # (\spawn_position_index~0_combout  & (!\spawn_position_index~6_combout  & ((!\spawn_position_index~3_combout ) # 
// (\spawn_position_index~2_combout )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~2_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~5_combout ),
	.dataf(!\spawn_position_index~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~2 .extended_lut = "off";
defparam \Mux15~2 .lut_mask = 64'hD120800053240003;
defparam \Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N39
cyclonev_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = ( \spawn_position_index~3_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout  $ (((\spawn_position_index~2_combout ) # (\spawn_position_index~0_combout ))))) # 
// (\spawn_position_index~6_combout  & ((!\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout ) # (\spawn_position_index~2_combout ))) # (\spawn_position_index~0_combout  & ((!\spawn_position_index~2_combout ))))) ) ) ) # ( 
// !\spawn_position_index~3_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & ((\spawn_position_index~2_combout ) # (\spawn_position_index~6_combout )))) # 
// (\spawn_position_index~1_combout  & (\spawn_position_index~6_combout )) ) ) ) # ( \spawn_position_index~3_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout  $ 
// (\spawn_position_index~2_combout )))) # (\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout )) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~2_combout ))))) ) ) ) # ( 
// !\spawn_position_index~3_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout  $ (!\spawn_position_index~2_combout )))) # (\spawn_position_index~0_combout  & 
// (!\spawn_position_index~6_combout  $ (((\spawn_position_index~1_combout  & !\spawn_position_index~2_combout ))))) ) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\spawn_position_index~2_combout ),
	.datae(!\spawn_position_index~3_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~1 .extended_lut = "off";
defparam \Mux15~1 .lut_mask = 64'h2DE2E32C1535D34E;
defparam \Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N24
cyclonev_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = ( \Mux15~1_combout  & ( (!\spawn_position_index~4_combout ) # (\Mux15~2_combout ) ) ) # ( !\Mux15~1_combout  & ( (\spawn_position_index~4_combout  & \Mux15~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spawn_position_index~4_combout ),
	.datad(!\Mux15~2_combout ),
	.datae(gnd),
	.dataf(!\Mux15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~3 .extended_lut = "off";
defparam \Mux15~3 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N27
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( \Mux15~3_combout  ) # ( !\Mux15~3_combout  & ( (!\gameController|gameon~q ) # (\SW[0]~input_o ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\gameController|gameon~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "off";
defparam \Mux15~0 .lut_mask = 64'hF5F5F5F5FFFFFFFF;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N28
dffeas \obstacle1_start_x[4] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle1_start_x[4]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle1_start_x[4] .is_wysiwyg = "true";
defparam \obstacle1_start_x[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N29
dffeas \controllerObstacle1|obstacle_x[4] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle1_start_x[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle1|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle1|obstacle_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle1|obstacle_x[4] .is_wysiwyg = "true";
defparam \controllerObstacle1|obstacle_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N6
cyclonev_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = ( !\spawn_position_index~6_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  & !\spawn_position_index~2_combout )) ) ) ) # ( \spawn_position_index~6_combout  & ( 
// !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (((\spawn_position_index~2_combout )) # (\spawn_position_index~3_combout ))) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~2_combout  & 
// ((!\spawn_position_index~0_combout ))) # (\spawn_position_index~2_combout  & ((\spawn_position_index~0_combout ) # (\spawn_position_index~3_combout ))))) ) ) ) # ( !\spawn_position_index~6_combout  & ( !\spawn_position_index~5_combout  & ( 
// (\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  $ (((\spawn_position_index~3_combout  & !\spawn_position_index~2_combout ))))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~3_combout ),
	.datac(!\spawn_position_index~2_combout ),
	.datad(!\spawn_position_index~0_combout ),
	.datae(!\spawn_position_index~6_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~1 .extended_lut = "off";
defparam \Mux19~1 .lut_mask = 64'h009A7B2F80800000;
defparam \Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N12
cyclonev_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~3_combout  & ((!\spawn_position_index~6_combout  & (\spawn_position_index~1_combout )) # (\spawn_position_index~6_combout  & 
// ((!\spawn_position_index~0_combout ))))) # (\spawn_position_index~3_combout  & (((!\spawn_position_index~1_combout  & !\spawn_position_index~0_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & (!\spawn_position_index~6_combout  $ (\spawn_position_index~3_combout )))) ) ) ) # ( \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~6_combout  & ((!\spawn_position_index~0_combout  & (\spawn_position_index~3_combout )) # (\spawn_position_index~0_combout  & ((\spawn_position_index~1_combout ))))) # (\spawn_position_index~6_combout  & 
// ((!\spawn_position_index~1_combout ) # ((!\spawn_position_index~3_combout  & \spawn_position_index~0_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & 
// (((\spawn_position_index~0_combout ) # (\spawn_position_index~1_combout )))) # (\spawn_position_index~6_combout  & ((!\spawn_position_index~3_combout  & ((\spawn_position_index~0_combout ))) # (\spawn_position_index~3_combout  & 
// (\spawn_position_index~1_combout )))) ) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~3_combout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\spawn_position_index~0_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~0 .extended_lut = "off";
defparam \Mux19~0 .lut_mask = 64'h0BEF725E00907C08;
defparam \Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N33
cyclonev_lcell_comb \Mux19~2 (
// Equation(s):
// \Mux19~2_combout  = ( \Mux19~0_combout  & ( (!\spawn_position_index~4_combout ) # (\Mux19~1_combout ) ) ) # ( !\Mux19~0_combout  & ( (\Mux19~1_combout  & \spawn_position_index~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux19~1_combout ),
	.datad(!\spawn_position_index~4_combout ),
	.datae(gnd),
	.dataf(!\Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~2 .extended_lut = "off";
defparam \Mux19~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N30
cyclonev_lcell_comb \obstacle1_start_x~0 (
// Equation(s):
// \obstacle1_start_x~0_combout  = ( \Mux19~2_combout  & ( (\gameController|gameon~q  & !\SW[0]~input_o ) ) )

	.dataa(!\gameController|gameon~q ),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle1_start_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle1_start_x~0 .extended_lut = "off";
defparam \obstacle1_start_x~0 .lut_mask = 64'h0000000050505050;
defparam \obstacle1_start_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y18_N31
dffeas \obstacle1_start_x[0] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle1_start_x~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle1_start_x[0]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle1_start_x[0] .is_wysiwyg = "true";
defparam \obstacle1_start_x[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N5
dffeas \controllerObstacle1|obstacle_x[0] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle1_start_x[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle1|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle1|obstacle_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle1|obstacle_x[0] .is_wysiwyg = "true";
defparam \controllerObstacle1|obstacle_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N0
cyclonev_lcell_comb \Mux17~2 (
// Equation(s):
// \Mux17~2_combout  = ( \spawn_position_index~5_combout  & ( \spawn_position_index~0_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  & (!\spawn_position_index~3_combout  & !\spawn_position_index~2_combout ))) # 
// (\spawn_position_index~1_combout  & (\spawn_position_index~6_combout  & (\spawn_position_index~3_combout  & \spawn_position_index~2_combout ))) ) ) ) # ( !\spawn_position_index~5_combout  & ( \spawn_position_index~0_combout  & ( 
// (!\spawn_position_index~1_combout  & ((\spawn_position_index~3_combout ))) # (\spawn_position_index~1_combout  & (\spawn_position_index~6_combout )) ) ) ) # ( \spawn_position_index~5_combout  & ( !\spawn_position_index~0_combout  & ( 
// (\spawn_position_index~1_combout  & (\spawn_position_index~6_combout  & (\spawn_position_index~3_combout  & \spawn_position_index~2_combout ))) ) ) ) # ( !\spawn_position_index~5_combout  & ( !\spawn_position_index~0_combout  & ( 
// (!\spawn_position_index~6_combout  & ((!\spawn_position_index~2_combout  & (!\spawn_position_index~1_combout )) # (\spawn_position_index~2_combout  & ((!\spawn_position_index~3_combout ))))) # (\spawn_position_index~6_combout  & 
// (\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  $ (!\spawn_position_index~2_combout )))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~6_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~2_combout ),
	.datae(!\spawn_position_index~5_combout ),
	.dataf(!\spawn_position_index~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~2 .extended_lut = "off";
defparam \Mux17~2 .lut_mask = 64'h89D000011B1B8001;
defparam \Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N30
cyclonev_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = ( \spawn_position_index~5_combout  & ( \spawn_position_index~0_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~2_combout  & ((!\spawn_position_index~3_combout ) # (\spawn_position_index~6_combout )))) # 
// (\spawn_position_index~1_combout  & (\spawn_position_index~2_combout  & (!\spawn_position_index~3_combout  $ (\spawn_position_index~6_combout )))) ) ) ) # ( !\spawn_position_index~5_combout  & ( \spawn_position_index~0_combout  & ( 
// (!\spawn_position_index~3_combout  & (\spawn_position_index~6_combout  & ((!\spawn_position_index~2_combout ) # (\spawn_position_index~1_combout )))) # (\spawn_position_index~3_combout  & ((!\spawn_position_index~1_combout ) # 
// ((!\spawn_position_index~2_combout )))) ) ) ) # ( \spawn_position_index~5_combout  & ( !\spawn_position_index~0_combout  & ( (!\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout  $ (((\spawn_position_index~3_combout ))))) # 
// (\spawn_position_index~6_combout  & (!\spawn_position_index~2_combout  $ (((\spawn_position_index~3_combout ) # (\spawn_position_index~1_combout ))))) ) ) ) # ( !\spawn_position_index~5_combout  & ( !\spawn_position_index~0_combout  & ( 
// (!\spawn_position_index~1_combout  & (!\spawn_position_index~2_combout  & (!\spawn_position_index~3_combout  $ (\spawn_position_index~6_combout )))) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout  & 
// (\spawn_position_index~2_combout )) # (\spawn_position_index~6_combout  & ((\spawn_position_index~3_combout ))))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~2_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~5_combout ),
	.dataf(!\spawn_position_index~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~1 .extended_lut = "off";
defparam \Mux17~1 .lut_mask = 64'h910DA5930EDE9089;
defparam \Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N42
cyclonev_lcell_comb \Mux17~3 (
// Equation(s):
// \Mux17~3_combout  = ( \Mux17~1_combout  & ( (\spawn_position_index~4_combout  & \Mux17~2_combout ) ) ) # ( !\Mux17~1_combout  & ( (!\spawn_position_index~4_combout ) # (\Mux17~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spawn_position_index~4_combout ),
	.datad(!\Mux17~2_combout ),
	.datae(gnd),
	.dataf(!\Mux17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~3 .extended_lut = "off";
defparam \Mux17~3 .lut_mask = 64'hF0FFF0FF000F000F;
defparam \Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y18_N45
cyclonev_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = ( \Mux17~3_combout  ) # ( !\Mux17~3_combout  & ( (!\gameController|gameon~q ) # (\SW[0]~input_o ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\gameController|gameon~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~0 .extended_lut = "off";
defparam \Mux17~0 .lut_mask = 64'hF5F5F5F5FFFFFFFF;
defparam \Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y18_N46
dffeas \obstacle1_start_x[2] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle1_start_x[2]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle1_start_x[2] .is_wysiwyg = "true";
defparam \obstacle1_start_x[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N54
cyclonev_lcell_comb \controllerObstacle1|obstacle_x[2]~feeder (
// Equation(s):
// \controllerObstacle1|obstacle_x[2]~feeder_combout  = obstacle1_start_x[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!obstacle1_start_x[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle1|obstacle_x[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle1|obstacle_x[2]~feeder .extended_lut = "off";
defparam \controllerObstacle1|obstacle_x[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \controllerObstacle1|obstacle_x[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N56
dffeas \controllerObstacle1|obstacle_x[2] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle1|obstacle_x[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle1|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle1|obstacle_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle1|obstacle_x[2] .is_wysiwyg = "true";
defparam \controllerObstacle1|obstacle_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N51
cyclonev_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~6_combout  & (\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  $ (!\spawn_position_index~4_combout )))) # (\spawn_position_index~6_combout  & 
// (!\spawn_position_index~4_combout  $ (((!\spawn_position_index~1_combout  & \spawn_position_index~3_combout ))))) ) ) # ( !\spawn_position_index~2_combout  & ( (!\spawn_position_index~3_combout  & (((\spawn_position_index~1_combout  & 
// !\spawn_position_index~4_combout )) # (\spawn_position_index~6_combout ))) # (\spawn_position_index~3_combout  & (!\spawn_position_index~6_combout  $ (((!\spawn_position_index~1_combout  & \spawn_position_index~4_combout ))))) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~4_combout ),
	.datae(gnd),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~0 .extended_lut = "off";
defparam \Mux28~0 .lut_mask = 64'h7A567A5653245324;
defparam \Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y18_N57
cyclonev_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = ( \spawn_position_index~3_combout  & ( \spawn_position_index~4_combout  & ( !\spawn_position_index~6_combout  $ (!\spawn_position_index~2_combout ) ) ) ) # ( !\spawn_position_index~3_combout  & ( \spawn_position_index~4_combout  & ( 
// (!\spawn_position_index~1_combout  & ((\spawn_position_index~2_combout ) # (\spawn_position_index~6_combout ))) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout ) # (!\spawn_position_index~2_combout ))) ) ) ) # ( 
// \spawn_position_index~3_combout  & ( !\spawn_position_index~4_combout  & ( (!\spawn_position_index~6_combout  & ((\spawn_position_index~2_combout ))) # (\spawn_position_index~6_combout  & (\spawn_position_index~1_combout  & 
// !\spawn_position_index~2_combout )) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~6_combout ),
	.datac(!\spawn_position_index~2_combout ),
	.datad(gnd),
	.datae(!\spawn_position_index~3_combout ),
	.dataf(!\spawn_position_index~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~0 .extended_lut = "off";
defparam \Mux18~0 .lut_mask = 64'h00001C1C7E7E3C3C;
defparam \Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N54
cyclonev_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = ( \spawn_position_index~1_combout  & ( (!\spawn_position_index~6_combout  & (!\spawn_position_index~3_combout  & (!\spawn_position_index~4_combout ))) # (\spawn_position_index~6_combout  & ((!\spawn_position_index~2_combout  & 
// ((!\spawn_position_index~4_combout ))) # (\spawn_position_index~2_combout  & (\spawn_position_index~3_combout )))) ) ) # ( !\spawn_position_index~1_combout  & ( (!\spawn_position_index~3_combout  & (!\spawn_position_index~2_combout  & 
// (!\spawn_position_index~4_combout  $ (!\spawn_position_index~6_combout )))) # (\spawn_position_index~3_combout  & (!\spawn_position_index~4_combout  & ((\spawn_position_index~2_combout ) # (\spawn_position_index~6_combout )))) ) )

	.dataa(!\spawn_position_index~3_combout ),
	.datab(!\spawn_position_index~4_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~2_combout ),
	.datae(gnd),
	.dataf(!\spawn_position_index~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~1 .extended_lut = "off";
defparam \Mux28~1 .lut_mask = 64'h2C442C448C858C85;
defparam \Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N12
cyclonev_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = ( !\spawn_position_index~4_combout  & ( (!\spawn_position_index~3_combout  & (\spawn_position_index~6_combout  & \spawn_position_index~2_combout )) # (\spawn_position_index~3_combout  & ((!\spawn_position_index~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\spawn_position_index~3_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~2_combout ),
	.datae(gnd),
	.dataf(!\spawn_position_index~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~1 .extended_lut = "off";
defparam \Mux18~1 .lut_mask = 64'h330C330C00000000;
defparam \Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N48
cyclonev_lcell_comb \Mux18~2 (
// Equation(s):
// \Mux18~2_combout  = ( \Mux28~1_combout  & ( \Mux18~1_combout  & ( ((!\spawn_position_index~0_combout  & ((\Mux18~0_combout ))) # (\spawn_position_index~0_combout  & (!\Mux28~0_combout ))) # (\spawn_position_index~5_combout ) ) ) ) # ( !\Mux28~1_combout  & 
// ( \Mux18~1_combout  & ( (!\spawn_position_index~5_combout  & ((!\spawn_position_index~0_combout  & ((\Mux18~0_combout ))) # (\spawn_position_index~0_combout  & (!\Mux28~0_combout )))) # (\spawn_position_index~5_combout  & (!\spawn_position_index~0_combout 
// )) ) ) ) # ( \Mux28~1_combout  & ( !\Mux18~1_combout  & ( (!\spawn_position_index~5_combout  & ((!\spawn_position_index~0_combout  & ((\Mux18~0_combout ))) # (\spawn_position_index~0_combout  & (!\Mux28~0_combout )))) # (\spawn_position_index~5_combout  & 
// (\spawn_position_index~0_combout )) ) ) ) # ( !\Mux28~1_combout  & ( !\Mux18~1_combout  & ( (!\spawn_position_index~5_combout  & ((!\spawn_position_index~0_combout  & ((\Mux18~0_combout ))) # (\spawn_position_index~0_combout  & (!\Mux28~0_combout )))) ) ) 
// )

	.dataa(!\spawn_position_index~5_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\Mux28~0_combout ),
	.datad(!\Mux18~0_combout ),
	.datae(!\Mux28~1_combout ),
	.dataf(!\Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~2 .extended_lut = "off";
defparam \Mux18~2 .lut_mask = 64'h20A831B964EC75FD;
defparam \Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N57
cyclonev_lcell_comb \Mux18~3 (
// Equation(s):
// \Mux18~3_combout  = ( \Mux18~2_combout  ) # ( !\Mux18~2_combout  & ( (!\gameController|gameon~q ) # (\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~3 .extended_lut = "off";
defparam \Mux18~3 .lut_mask = 64'hFF0FFF0FFFFFFFFF;
defparam \Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y18_N59
dffeas \obstacle1_start_x[1] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux18~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle1_start_x[1]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle1_start_x[1] .is_wysiwyg = "true";
defparam \obstacle1_start_x[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N29
dffeas \controllerObstacle1|obstacle_x[1] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle1_start_x[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle1|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle1|obstacle_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle1|obstacle_x[1] .is_wysiwyg = "true";
defparam \controllerObstacle1|obstacle_x[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N18
cyclonev_lcell_comb \LessThan7~0 (
// Equation(s):
// \LessThan7~0_combout  = ( \camera|posx [0] & ( \camera|posx [2] & ( (\controllerObstacle1|obstacle_x [2] & (!\camera|posx [1] & \controllerObstacle1|obstacle_x [1])) ) ) ) # ( !\camera|posx [0] & ( \camera|posx [2] & ( (\controllerObstacle1|obstacle_x [2] 
// & ((!\controllerObstacle1|obstacle_x [0] & (!\camera|posx [1] & \controllerObstacle1|obstacle_x [1])) # (\controllerObstacle1|obstacle_x [0] & ((!\camera|posx [1]) # (\controllerObstacle1|obstacle_x [1]))))) ) ) ) # ( \camera|posx [0] & ( !\camera|posx 
// [2] & ( ((!\camera|posx [1] & \controllerObstacle1|obstacle_x [1])) # (\controllerObstacle1|obstacle_x [2]) ) ) ) # ( !\camera|posx [0] & ( !\camera|posx [2] & ( ((!\controllerObstacle1|obstacle_x [0] & (!\camera|posx [1] & \controllerObstacle1|obstacle_x 
// [1])) # (\controllerObstacle1|obstacle_x [0] & ((!\camera|posx [1]) # (\controllerObstacle1|obstacle_x [1])))) # (\controllerObstacle1|obstacle_x [2]) ) ) )

	.dataa(!\controllerObstacle1|obstacle_x [0]),
	.datab(!\controllerObstacle1|obstacle_x [2]),
	.datac(!\camera|posx [1]),
	.datad(!\controllerObstacle1|obstacle_x [1]),
	.datae(!\camera|posx [0]),
	.dataf(!\camera|posx [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan7~0 .extended_lut = "off";
defparam \LessThan7~0 .lut_mask = 64'h73F733F310310030;
defparam \LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N6
cyclonev_lcell_comb \LessThan7~1 (
// Equation(s):
// \LessThan7~1_combout  = ( \camera|posx [4] & ( \LessThan7~0_combout  & ( (\controllerObstacle1|obstacle_x [4] & ((!\camera|posx [3]) # (\controllerObstacle1|obstacle_x [3]))) ) ) ) # ( !\camera|posx [4] & ( \LessThan7~0_combout  & ( ((!\camera|posx [3]) # 
// (\controllerObstacle1|obstacle_x [4])) # (\controllerObstacle1|obstacle_x [3]) ) ) ) # ( \camera|posx [4] & ( !\LessThan7~0_combout  & ( (\controllerObstacle1|obstacle_x [3] & (\controllerObstacle1|obstacle_x [4] & !\camera|posx [3])) ) ) ) # ( 
// !\camera|posx [4] & ( !\LessThan7~0_combout  & ( ((\controllerObstacle1|obstacle_x [3] & !\camera|posx [3])) # (\controllerObstacle1|obstacle_x [4]) ) ) )

	.dataa(!\controllerObstacle1|obstacle_x [3]),
	.datab(!\controllerObstacle1|obstacle_x [4]),
	.datac(!\camera|posx [3]),
	.datad(gnd),
	.datae(!\camera|posx [4]),
	.dataf(!\LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan7~1 .extended_lut = "off";
defparam \LessThan7~1 .lut_mask = 64'h73731010F7F73131;
defparam \LessThan7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N9
cyclonev_lcell_comb \Add15~0 (
// Equation(s):
// \Add15~0_combout  = ( \controllerObstacle1|obstacle_x [7] & ( \controllerObstacle1|obstacle_x [5] & ( !\controllerObstacle1|obstacle_x [9] $ (((!\controllerObstacle1|obstacle_x [8]) # (!\controllerObstacle1|obstacle_x [6]))) ) ) ) # ( 
// !\controllerObstacle1|obstacle_x [7] & ( \controllerObstacle1|obstacle_x [5] & ( \controllerObstacle1|obstacle_x [9] ) ) ) # ( \controllerObstacle1|obstacle_x [7] & ( !\controllerObstacle1|obstacle_x [5] & ( \controllerObstacle1|obstacle_x [9] ) ) ) # ( 
// !\controllerObstacle1|obstacle_x [7] & ( !\controllerObstacle1|obstacle_x [5] & ( \controllerObstacle1|obstacle_x [9] ) ) )

	.dataa(!\controllerObstacle1|obstacle_x [9]),
	.datab(gnd),
	.datac(!\controllerObstacle1|obstacle_x [8]),
	.datad(!\controllerObstacle1|obstacle_x [6]),
	.datae(!\controllerObstacle1|obstacle_x [7]),
	.dataf(!\controllerObstacle1|obstacle_x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add15~0 .extended_lut = "off";
defparam \Add15~0 .lut_mask = 64'h555555555555555A;
defparam \Add15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N18
cyclonev_lcell_comb \Add15~2 (
// Equation(s):
// \Add15~2_combout  = ( \controllerObstacle1|obstacle_x [5] & ( !\controllerObstacle1|obstacle_x [6] $ (!\controllerObstacle1|obstacle_x [7]) ) ) # ( !\controllerObstacle1|obstacle_x [5] & ( \controllerObstacle1|obstacle_x [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle1|obstacle_x [6]),
	.datad(!\controllerObstacle1|obstacle_x [7]),
	.datae(gnd),
	.dataf(!\controllerObstacle1|obstacle_x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add15~2 .extended_lut = "off";
defparam \Add15~2 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \Add15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N0
cyclonev_lcell_comb \Add15~1 (
// Equation(s):
// \Add15~1_combout  = ( \controllerObstacle1|obstacle_x [7] & ( \controllerObstacle1|obstacle_x [8] & ( (!\controllerObstacle1|obstacle_x [6]) # (!\controllerObstacle1|obstacle_x [5]) ) ) ) # ( !\controllerObstacle1|obstacle_x [7] & ( 
// \controllerObstacle1|obstacle_x [8] ) ) # ( \controllerObstacle1|obstacle_x [7] & ( !\controllerObstacle1|obstacle_x [8] & ( (\controllerObstacle1|obstacle_x [6] & \controllerObstacle1|obstacle_x [5]) ) ) )

	.dataa(!\controllerObstacle1|obstacle_x [6]),
	.datab(gnd),
	.datac(!\controllerObstacle1|obstacle_x [5]),
	.datad(gnd),
	.datae(!\controllerObstacle1|obstacle_x [7]),
	.dataf(!\controllerObstacle1|obstacle_x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add15~1 .extended_lut = "off";
defparam \Add15~1 .lut_mask = 64'h00000505FFFFFAFA;
defparam \Add15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N0
cyclonev_lcell_comb \LessThan8~0 (
// Equation(s):
// \LessThan8~0_combout  = ( \Add15~1_combout  & ( \camera|posx [9] & ( (\Add15~0_combout  & (\camera|posx [8] & (!\camera|posx [7] $ (\Add15~2_combout )))) ) ) ) # ( !\Add15~1_combout  & ( \camera|posx [9] & ( (\Add15~0_combout  & (!\camera|posx [8] & 
// (!\camera|posx [7] $ (\Add15~2_combout )))) ) ) ) # ( \Add15~1_combout  & ( !\camera|posx [9] & ( (!\Add15~0_combout  & (\camera|posx [8] & (!\camera|posx [7] $ (\Add15~2_combout )))) ) ) ) # ( !\Add15~1_combout  & ( !\camera|posx [9] & ( 
// (!\Add15~0_combout  & (!\camera|posx [8] & (!\camera|posx [7] $ (\Add15~2_combout )))) ) ) )

	.dataa(!\camera|posx [7]),
	.datab(!\Add15~0_combout ),
	.datac(!\camera|posx [8]),
	.datad(!\Add15~2_combout ),
	.datae(!\Add15~1_combout ),
	.dataf(!\camera|posx [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan8~0 .extended_lut = "off";
defparam \LessThan8~0 .lut_mask = 64'h8040080420100201;
defparam \LessThan8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N30
cyclonev_lcell_comb \LessThan8~4 (
// Equation(s):
// \LessThan8~4_combout  = ( \controllerObstacle1|obstacle_x [6] & ( \camera|posx [7] & ( !\controllerObstacle1|obstacle_x [7] $ (\controllerObstacle1|obstacle_x [5]) ) ) ) # ( !\controllerObstacle1|obstacle_x [6] & ( \camera|posx [7] & ( 
// !\controllerObstacle1|obstacle_x [7] ) ) )

	.dataa(!\controllerObstacle1|obstacle_x [7]),
	.datab(gnd),
	.datac(!\controllerObstacle1|obstacle_x [5]),
	.datad(gnd),
	.datae(!\controllerObstacle1|obstacle_x [6]),
	.dataf(!\camera|posx [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan8~4 .extended_lut = "off";
defparam \LessThan8~4 .lut_mask = 64'h00000000AAAAA5A5;
defparam \LessThan8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N18
cyclonev_lcell_comb \always1~33 (
// Equation(s):
// \always1~33_combout  = ( \camera|posx [7] & ( \camera|posx [9] & ( (!\camera|posx [8] & (\controllerObstacle1|obstacle_x [8] & \controllerObstacle1|obstacle_x [9])) ) ) ) # ( !\camera|posx [7] & ( \camera|posx [9] & ( (\controllerObstacle1|obstacle_x [9] 
// & ((!\controllerObstacle1|obstacle_x [7] & (!\camera|posx [8] & \controllerObstacle1|obstacle_x [8])) # (\controllerObstacle1|obstacle_x [7] & ((!\camera|posx [8]) # (\controllerObstacle1|obstacle_x [8]))))) ) ) ) # ( \camera|posx [7] & ( !\camera|posx 
// [9] & ( ((!\camera|posx [8] & \controllerObstacle1|obstacle_x [8])) # (\controllerObstacle1|obstacle_x [9]) ) ) ) # ( !\camera|posx [7] & ( !\camera|posx [9] & ( ((!\controllerObstacle1|obstacle_x [7] & (!\camera|posx [8] & \controllerObstacle1|obstacle_x 
// [8])) # (\controllerObstacle1|obstacle_x [7] & ((!\camera|posx [8]) # (\controllerObstacle1|obstacle_x [8])))) # (\controllerObstacle1|obstacle_x [9]) ) ) )

	.dataa(!\controllerObstacle1|obstacle_x [7]),
	.datab(!\camera|posx [8]),
	.datac(!\controllerObstacle1|obstacle_x [8]),
	.datad(!\controllerObstacle1|obstacle_x [9]),
	.datae(!\camera|posx [7]),
	.dataf(!\camera|posx [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~33 .extended_lut = "off";
defparam \always1~33 .lut_mask = 64'h4DFF0CFF004D000C;
defparam \always1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N48
cyclonev_lcell_comb \always1~34 (
// Equation(s):
// \always1~34_combout  = ( \camera|posx [8] & ( !\always1~33_combout  & ( (!\Add15~0_combout  & (\Add15~1_combout  & (!\camera|posx [9] & !\LessThan8~4_combout ))) # (\Add15~0_combout  & ((!\camera|posx [9]) # ((\Add15~1_combout  & !\LessThan8~4_combout 
// )))) ) ) ) # ( !\camera|posx [8] & ( !\always1~33_combout  & ( (!\Add15~0_combout  & (!\camera|posx [9] & ((!\LessThan8~4_combout ) # (\Add15~1_combout )))) # (\Add15~0_combout  & (((!\camera|posx [9]) # (!\LessThan8~4_combout )) # (\Add15~1_combout ))) ) 
// ) )

	.dataa(!\Add15~1_combout ),
	.datab(!\Add15~0_combout ),
	.datac(!\camera|posx [9]),
	.datad(!\LessThan8~4_combout ),
	.datae(!\camera|posx [8]),
	.dataf(!\always1~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~34 .extended_lut = "off";
defparam \always1~34 .lut_mask = 64'hF371713000000000;
defparam \always1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N36
cyclonev_lcell_comb \always1~35 (
// Equation(s):
// \always1~35_combout  = ( \LessThan8~0_combout  & ( \always1~34_combout  & ( (!\controllerObstacle1|obstacle_x [6] & ((!\camera|posx [6]) # ((\controllerObstacle1|obstacle_x [5] & !\camera|posx [5])))) # (\controllerObstacle1|obstacle_x [6] & 
// ((!\controllerObstacle1|obstacle_x [5]) # ((!\camera|posx [5] & !\camera|posx [6])))) ) ) ) # ( !\LessThan8~0_combout  & ( \always1~34_combout  ) )

	.dataa(!\controllerObstacle1|obstacle_x [5]),
	.datab(!\controllerObstacle1|obstacle_x [6]),
	.datac(!\camera|posx [5]),
	.datad(!\camera|posx [6]),
	.datae(!\LessThan8~0_combout ),
	.dataf(!\always1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~35 .extended_lut = "off";
defparam \always1~35 .lut_mask = 64'h00000000FFFFFE62;
defparam \always1~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N51
cyclonev_lcell_comb \LessThan8~1 (
// Equation(s):
// \LessThan8~1_combout  = ( \camera|posx [1] & ( \camera|posx [0] & ( (!\controllerObstacle1|obstacle_x [2] & ((!\controllerObstacle1|obstacle_x [0]) # ((!\controllerObstacle1|obstacle_x [1]) # (\camera|posx [2])))) # (\controllerObstacle1|obstacle_x [2] & 
// (\camera|posx [2] & ((!\controllerObstacle1|obstacle_x [0]) # (!\controllerObstacle1|obstacle_x [1])))) ) ) ) # ( !\camera|posx [1] & ( \camera|posx [0] & ( (!\controllerObstacle1|obstacle_x [2] & (((!\controllerObstacle1|obstacle_x [0] & 
// !\controllerObstacle1|obstacle_x [1])) # (\camera|posx [2]))) # (\controllerObstacle1|obstacle_x [2] & (!\controllerObstacle1|obstacle_x [0] & (!\controllerObstacle1|obstacle_x [1] & \camera|posx [2]))) ) ) ) # ( \camera|posx [1] & ( !\camera|posx [0] & ( 
// (!\controllerObstacle1|obstacle_x [2] & ((!\controllerObstacle1|obstacle_x [1]) # (\camera|posx [2]))) # (\controllerObstacle1|obstacle_x [2] & (!\controllerObstacle1|obstacle_x [1] & \camera|posx [2])) ) ) ) # ( !\camera|posx [1] & ( !\camera|posx [0] & 
// ( (!\controllerObstacle1|obstacle_x [2] & \camera|posx [2]) ) ) )

	.dataa(!\controllerObstacle1|obstacle_x [0]),
	.datab(!\controllerObstacle1|obstacle_x [2]),
	.datac(!\controllerObstacle1|obstacle_x [1]),
	.datad(!\camera|posx [2]),
	.datae(!\camera|posx [1]),
	.dataf(!\camera|posx [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan8~1 .extended_lut = "off";
defparam \LessThan8~1 .lut_mask = 64'h00CCC0FC80ECC8FE;
defparam \LessThan8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N51
cyclonev_lcell_comb \LessThan8~2 (
// Equation(s):
// \LessThan8~2_combout  = ( \camera|posx [3] & ( \LessThan8~1_combout  & ( (!\controllerObstacle1|obstacle_x [4]) # (\camera|posx [4]) ) ) ) # ( !\camera|posx [3] & ( \LessThan8~1_combout  & ( (!\controllerObstacle1|obstacle_x [3] & 
// ((!\controllerObstacle1|obstacle_x [4]) # (\camera|posx [4]))) # (\controllerObstacle1|obstacle_x [3] & (!\controllerObstacle1|obstacle_x [4] & \camera|posx [4])) ) ) ) # ( \camera|posx [3] & ( !\LessThan8~1_combout  & ( (!\controllerObstacle1|obstacle_x 
// [3] & ((!\controllerObstacle1|obstacle_x [4]) # (\camera|posx [4]))) # (\controllerObstacle1|obstacle_x [3] & (!\controllerObstacle1|obstacle_x [4] & \camera|posx [4])) ) ) ) # ( !\camera|posx [3] & ( !\LessThan8~1_combout  & ( 
// (!\controllerObstacle1|obstacle_x [4] & \camera|posx [4]) ) ) )

	.dataa(!\controllerObstacle1|obstacle_x [3]),
	.datab(gnd),
	.datac(!\controllerObstacle1|obstacle_x [4]),
	.datad(!\camera|posx [4]),
	.datae(!\camera|posx [3]),
	.dataf(!\LessThan8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan8~2 .extended_lut = "off";
defparam \LessThan8~2 .lut_mask = 64'h00F0A0FAA0FAF0FF;
defparam \LessThan8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N42
cyclonev_lcell_comb \LessThan8~3 (
// Equation(s):
// \LessThan8~3_combout  = ( \LessThan8~0_combout  & ( \LessThan8~2_combout  & ( (!\controllerObstacle1|obstacle_x [5] & (\camera|posx [5] & (!\controllerObstacle1|obstacle_x [6] $ (\camera|posx [6])))) # (\controllerObstacle1|obstacle_x [5] & (!\camera|posx 
// [5] & (!\controllerObstacle1|obstacle_x [6] $ (!\camera|posx [6])))) ) ) )

	.dataa(!\controllerObstacle1|obstacle_x [5]),
	.datab(!\controllerObstacle1|obstacle_x [6]),
	.datac(!\camera|posx [5]),
	.datad(!\camera|posx [6]),
	.datae(!\LessThan8~0_combout ),
	.dataf(!\LessThan8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan8~3 .extended_lut = "off";
defparam \LessThan8~3 .lut_mask = 64'h0000000000001842;
defparam \LessThan8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N54
cyclonev_lcell_comb \always1~36 (
// Equation(s):
// \always1~36_combout  = ( \always1~35_combout  & ( !\LessThan8~3_combout  & ( (\always1~31_combout  & (!\always1~32_combout  & ((!\LessThan7~3_combout ) # (!\LessThan7~1_combout )))) ) ) )

	.dataa(!\always1~31_combout ),
	.datab(!\LessThan7~3_combout ),
	.datac(!\always1~32_combout ),
	.datad(!\LessThan7~1_combout ),
	.datae(!\always1~35_combout ),
	.dataf(!\LessThan8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~36 .extended_lut = "off";
defparam \always1~36 .lut_mask = 64'h0000504000000000;
defparam \always1~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N12
cyclonev_lcell_comb \LessThan9~0 (
// Equation(s):
// \LessThan9~0_combout  = ( \camera|posx [5] & ( \camera|posx [6] & ( !\controllerObstacle1|obstacle_x [8] $ (!\camera|posx [8] $ (\camera|posx [7])) ) ) ) # ( !\camera|posx [5] & ( \camera|posx [6] & ( !\controllerObstacle1|obstacle_x [8] $ (!\camera|posx 
// [8]) ) ) ) # ( \camera|posx [5] & ( !\camera|posx [6] & ( !\controllerObstacle1|obstacle_x [8] $ (!\camera|posx [8]) ) ) ) # ( !\camera|posx [5] & ( !\camera|posx [6] & ( !\controllerObstacle1|obstacle_x [8] $ (!\camera|posx [8]) ) ) )

	.dataa(gnd),
	.datab(!\controllerObstacle1|obstacle_x [8]),
	.datac(!\camera|posx [8]),
	.datad(!\camera|posx [7]),
	.datae(!\camera|posx [5]),
	.dataf(!\camera|posx [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan9~0 .extended_lut = "off";
defparam \LessThan9~0 .lut_mask = 64'h3C3C3C3C3C3C3CC3;
defparam \LessThan9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N3
cyclonev_lcell_comb \LessThan9~1 (
// Equation(s):
// \LessThan9~1_combout  = ( \camera|posx [6] & ( \camera|posx [5] & ( \controllerObstacle1|obstacle_x [6] ) ) ) # ( !\camera|posx [6] & ( \camera|posx [5] & ( !\controllerObstacle1|obstacle_x [6] ) ) ) # ( \camera|posx [6] & ( !\camera|posx [5] & ( 
// !\controllerObstacle1|obstacle_x [6] ) ) ) # ( !\camera|posx [6] & ( !\camera|posx [5] & ( \controllerObstacle1|obstacle_x [6] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle1|obstacle_x [6]),
	.datad(gnd),
	.datae(!\camera|posx [6]),
	.dataf(!\camera|posx [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan9~1 .extended_lut = "off";
defparam \LessThan9~1 .lut_mask = 64'h0F0FF0F0F0F00F0F;
defparam \LessThan9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N24
cyclonev_lcell_comb \LessThan9~2 (
// Equation(s):
// \LessThan9~2_combout  = ( \Add12~2_combout  & ( !\LessThan9~1_combout  & ( (\controllerObstacle1|obstacle_x [9] & (!\LessThan9~0_combout  & (!\Add12~1_combout  $ (\controllerObstacle1|obstacle_x [7])))) ) ) ) # ( !\Add12~2_combout  & ( 
// !\LessThan9~1_combout  & ( (!\controllerObstacle1|obstacle_x [9] & (!\LessThan9~0_combout  & (!\Add12~1_combout  $ (\controllerObstacle1|obstacle_x [7])))) ) ) )

	.dataa(!\Add12~1_combout ),
	.datab(!\controllerObstacle1|obstacle_x [9]),
	.datac(!\LessThan9~0_combout ),
	.datad(!\controllerObstacle1|obstacle_x [7]),
	.datae(!\Add12~2_combout ),
	.dataf(!\LessThan9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan9~2 .extended_lut = "off";
defparam \LessThan9~2 .lut_mask = 64'h8040201000000000;
defparam \LessThan9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N33
cyclonev_lcell_comb \LessThan10~1 (
// Equation(s):
// \LessThan10~1_combout  = ( !\camera|posx [5] & ( \camera|posx [6] & ( !\controllerObstacle1|obstacle_x [6] $ (\controllerObstacle1|obstacle_x [5]) ) ) ) # ( \camera|posx [5] & ( !\camera|posx [6] & ( !\controllerObstacle1|obstacle_x [6] $ 
// (\controllerObstacle1|obstacle_x [5]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle1|obstacle_x [6]),
	.datad(!\controllerObstacle1|obstacle_x [5]),
	.datae(!\camera|posx [5]),
	.dataf(!\camera|posx [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan10~1 .extended_lut = "off";
defparam \LessThan10~1 .lut_mask = 64'h0000F00FF00F0000;
defparam \LessThan10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N21
cyclonev_lcell_comb \LessThan10~0 (
// Equation(s):
// \LessThan10~0_combout  = ( \Add12~2_combout  & ( (\Add15~0_combout  & (!\Add12~0_combout  $ (\Add15~1_combout ))) ) ) # ( !\Add12~2_combout  & ( (!\Add15~0_combout  & (!\Add12~0_combout  $ (\Add15~1_combout ))) ) )

	.dataa(!\Add12~0_combout ),
	.datab(gnd),
	.datac(!\Add15~1_combout ),
	.datad(!\Add15~0_combout ),
	.datae(gnd),
	.dataf(!\Add12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan10~0 .extended_lut = "off";
defparam \LessThan10~0 .lut_mask = 64'hA500A50000A500A5;
defparam \LessThan10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N3
cyclonev_lcell_comb \always1~37 (
// Equation(s):
// \always1~37_combout  = ( \Add12~2_combout  & ( \Add12~0_combout  & ( (\Add15~0_combout  & \Add15~1_combout ) ) ) ) # ( !\Add12~2_combout  & ( \Add12~0_combout  & ( (!\controllerObstacle1|obstacle_x [9] & ((\Add15~1_combout ) # (\Add15~0_combout ))) ) ) ) 
// # ( \Add12~2_combout  & ( !\Add12~0_combout  & ( (\Add15~0_combout  & ((!\controllerObstacle1|obstacle_x [8]) # (!\controllerObstacle1|obstacle_x [9]))) ) ) ) # ( !\Add12~2_combout  & ( !\Add12~0_combout  & ( (!\controllerObstacle1|obstacle_x [8] & 
// !\controllerObstacle1|obstacle_x [9]) ) ) )

	.dataa(!\controllerObstacle1|obstacle_x [8]),
	.datab(!\Add15~0_combout ),
	.datac(!\controllerObstacle1|obstacle_x [9]),
	.datad(!\Add15~1_combout ),
	.datae(!\Add12~2_combout ),
	.dataf(!\Add12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~37 .extended_lut = "off";
defparam \always1~37 .lut_mask = 64'hA0A0323230F00033;
defparam \always1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N24
cyclonev_lcell_comb \LessThan9~3 (
// Equation(s):
// \LessThan9~3_combout  = ( \camera|posx [6] & ( \camera|posx [5] & ( \controllerObstacle1|obstacle_x [6] ) ) ) # ( !\camera|posx [6] & ( !\camera|posx [5] & ( \controllerObstacle1|obstacle_x [6] ) ) )

	.dataa(gnd),
	.datab(!\controllerObstacle1|obstacle_x [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\camera|posx [6]),
	.dataf(!\camera|posx [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan9~3 .extended_lut = "off";
defparam \LessThan9~3 .lut_mask = 64'h3333000000003333;
defparam \LessThan9~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N36
cyclonev_lcell_comb \always1~38 (
// Equation(s):
// \always1~38_combout  = ( \Add12~1_combout  & ( \Add12~2_combout  & ( (\controllerObstacle1|obstacle_x [9] & (!\LessThan9~0_combout  & (\LessThan9~3_combout  & \controllerObstacle1|obstacle_x [7]))) ) ) ) # ( !\Add12~1_combout  & ( \Add12~2_combout  & ( 
// (\controllerObstacle1|obstacle_x [9] & (!\LessThan9~0_combout  & ((\controllerObstacle1|obstacle_x [7]) # (\LessThan9~3_combout )))) ) ) ) # ( \Add12~1_combout  & ( !\Add12~2_combout  & ( (!\controllerObstacle1|obstacle_x [9] & (!\LessThan9~0_combout  & 
// (\LessThan9~3_combout  & \controllerObstacle1|obstacle_x [7]))) ) ) ) # ( !\Add12~1_combout  & ( !\Add12~2_combout  & ( (!\controllerObstacle1|obstacle_x [9] & (!\LessThan9~0_combout  & ((\controllerObstacle1|obstacle_x [7]) # (\LessThan9~3_combout )))) ) 
// ) )

	.dataa(!\controllerObstacle1|obstacle_x [9]),
	.datab(!\LessThan9~0_combout ),
	.datac(!\LessThan9~3_combout ),
	.datad(!\controllerObstacle1|obstacle_x [7]),
	.datae(!\Add12~1_combout ),
	.dataf(!\Add12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~38 .extended_lut = "off";
defparam \always1~38 .lut_mask = 64'h0888000804440004;
defparam \always1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N6
cyclonev_lcell_comb \always1~39 (
// Equation(s):
// \always1~39_combout  = ( \always1~37_combout  & ( !\always1~38_combout  & ( (!\LessThan10~0_combout ) # ((!\Add15~2_combout  & (!\LessThan10~1_combout  & !\Add12~1_combout )) # (\Add15~2_combout  & ((!\LessThan10~1_combout ) # (!\Add12~1_combout )))) ) ) 
// )

	.dataa(!\Add15~2_combout ),
	.datab(!\LessThan10~1_combout ),
	.datac(!\LessThan10~0_combout ),
	.datad(!\Add12~1_combout ),
	.datae(!\always1~37_combout ),
	.dataf(!\always1~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~39 .extended_lut = "off";
defparam \always1~39 .lut_mask = 64'h0000FDF400000000;
defparam \always1~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N51
cyclonev_lcell_comb \LessThan10~3 (
// Equation(s):
// \LessThan10~3_combout  = ( \camera|posx [6] & ( !\controllerObstacle1|obstacle_x [6] $ (!\controllerObstacle1|obstacle_x [5] $ (!\camera|posx [5])) ) ) # ( !\camera|posx [6] & ( !\controllerObstacle1|obstacle_x [6] $ (!\controllerObstacle1|obstacle_x [5] 
// $ (\camera|posx [5])) ) )

	.dataa(!\controllerObstacle1|obstacle_x [6]),
	.datab(gnd),
	.datac(!\controllerObstacle1|obstacle_x [5]),
	.datad(!\camera|posx [5]),
	.datae(!\camera|posx [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan10~3 .extended_lut = "off";
defparam \LessThan10~3 .lut_mask = 64'h5AA5A55A5AA5A55A;
defparam \LessThan10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N12
cyclonev_lcell_comb \LessThan10~2 (
// Equation(s):
// \LessThan10~2_combout  = ( \camera|posx [7] & ( \camera|posx [5] & ( !\controllerObstacle1|obstacle_x [7] $ (!\camera|posx [6] $ (((!\controllerObstacle1|obstacle_x [5]) # (!\controllerObstacle1|obstacle_x [6])))) ) ) ) # ( !\camera|posx [7] & ( 
// \camera|posx [5] & ( !\controllerObstacle1|obstacle_x [7] $ (!\camera|posx [6] $ (((\controllerObstacle1|obstacle_x [5] & \controllerObstacle1|obstacle_x [6])))) ) ) ) # ( \camera|posx [7] & ( !\camera|posx [5] & ( !\controllerObstacle1|obstacle_x [7] $ 
// (((\controllerObstacle1|obstacle_x [5] & \controllerObstacle1|obstacle_x [6]))) ) ) ) # ( !\camera|posx [7] & ( !\camera|posx [5] & ( !\controllerObstacle1|obstacle_x [7] $ (((!\controllerObstacle1|obstacle_x [5]) # (!\controllerObstacle1|obstacle_x 
// [6]))) ) ) )

	.dataa(!\controllerObstacle1|obstacle_x [5]),
	.datab(!\controllerObstacle1|obstacle_x [7]),
	.datac(!\camera|posx [6]),
	.datad(!\controllerObstacle1|obstacle_x [6]),
	.datae(!\camera|posx [7]),
	.dataf(!\camera|posx [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan10~2 .extended_lut = "off";
defparam \LessThan10~2 .lut_mask = 64'h3366CC993C69C396;
defparam \LessThan10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N36
cyclonev_lcell_comb \LessThan10~4 (
// Equation(s):
// \LessThan10~4_combout  = ( \Add12~0_combout  & ( \Add12~2_combout  & ( (\Add15~0_combout  & (\Add15~1_combout  & (!\LessThan10~3_combout  & !\LessThan10~2_combout ))) ) ) ) # ( !\Add12~0_combout  & ( \Add12~2_combout  & ( (\Add15~0_combout  & 
// (!\Add15~1_combout  & (!\LessThan10~3_combout  & !\LessThan10~2_combout ))) ) ) ) # ( \Add12~0_combout  & ( !\Add12~2_combout  & ( (!\Add15~0_combout  & (\Add15~1_combout  & (!\LessThan10~3_combout  & !\LessThan10~2_combout ))) ) ) ) # ( !\Add12~0_combout 
//  & ( !\Add12~2_combout  & ( (!\Add15~0_combout  & (!\Add15~1_combout  & (!\LessThan10~3_combout  & !\LessThan10~2_combout ))) ) ) )

	.dataa(!\Add15~0_combout ),
	.datab(!\Add15~1_combout ),
	.datac(!\LessThan10~3_combout ),
	.datad(!\LessThan10~2_combout ),
	.datae(!\Add12~0_combout ),
	.dataf(!\Add12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan10~4 .extended_lut = "off";
defparam \LessThan10~4 .lut_mask = 64'h8000200040001000;
defparam \LessThan10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N15
cyclonev_lcell_comb \always1~40 (
// Equation(s):
// \always1~40_combout  = ( \controllerObstacle1|obstacle_x [5] & ( \LessThan7~1_combout  & ( (!\LessThan10~4_combout  & (\LessThan9~2_combout  & ((!\camera|posx [5])))) # (\LessThan10~4_combout  & (((!\camera|posx [5]) # (\LessThan8~2_combout )))) ) ) ) # ( 
// !\controllerObstacle1|obstacle_x [5] & ( \LessThan7~1_combout  & ( (!\camera|posx [5] & (\LessThan10~4_combout  & ((\LessThan8~2_combout )))) # (\camera|posx [5] & (((\LessThan9~2_combout )))) ) ) ) # ( \controllerObstacle1|obstacle_x [5] & ( 
// !\LessThan7~1_combout  & ( (\LessThan10~4_combout  & ((!\camera|posx [5]) # (\LessThan8~2_combout ))) ) ) ) # ( !\controllerObstacle1|obstacle_x [5] & ( !\LessThan7~1_combout  & ( (\LessThan10~4_combout  & (\LessThan8~2_combout  & !\camera|posx [5])) ) ) 
// )

	.dataa(!\LessThan10~4_combout ),
	.datab(!\LessThan9~2_combout ),
	.datac(!\LessThan8~2_combout ),
	.datad(!\camera|posx [5]),
	.datae(!\controllerObstacle1|obstacle_x [5]),
	.dataf(!\LessThan7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~40 .extended_lut = "off";
defparam \always1~40 .lut_mask = 64'h0500550505337705;
defparam \always1~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N54
cyclonev_lcell_comb \always1~41 (
// Equation(s):
// \always1~41_combout  = ( \always1~39_combout  & ( !\always1~40_combout  & ( (\always1~31_combout  & ((!\camera|posx [5]) # ((!\controllerObstacle1|obstacle_x [5]) # (!\LessThan9~2_combout )))) ) ) )

	.dataa(!\camera|posx [5]),
	.datab(!\controllerObstacle1|obstacle_x [5]),
	.datac(!\always1~31_combout ),
	.datad(!\LessThan9~2_combout ),
	.datae(!\always1~39_combout ),
	.dataf(!\always1~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~41 .extended_lut = "off";
defparam \always1~41 .lut_mask = 64'h00000F0E00000000;
defparam \always1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N36
cyclonev_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = ( \spawn_position_index~3_combout  & ( \spawn_position_index~5_combout  & ( (\spawn_position_index~2_combout  & (\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout  $ (!\spawn_position_index~0_combout )))) ) ) ) # ( 
// \spawn_position_index~3_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & ((!\spawn_position_index~0_combout  & (!\spawn_position_index~2_combout )) # (\spawn_position_index~0_combout  & 
// ((!\spawn_position_index~6_combout ))))) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout  & ((!\spawn_position_index~2_combout ))) # (\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout )))) ) ) ) # ( 
// !\spawn_position_index~3_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & ((!\spawn_position_index~2_combout ) # (!\spawn_position_index~1_combout  $ (\spawn_position_index~6_combout )))) # 
// (\spawn_position_index~0_combout  & (((!\spawn_position_index~1_combout  & \spawn_position_index~6_combout )) # (\spawn_position_index~2_combout ))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~2_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~3_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~1 .extended_lut = "off";
defparam \Mux23~1 .lut_mask = 64'hCBE7F2C400000006;
defparam \Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N6
cyclonev_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~3_combout  & (\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  $ (\spawn_position_index~6_combout )))) # 
// (\spawn_position_index~3_combout  & (!\spawn_position_index~0_combout  $ (((\spawn_position_index~1_combout  & !\spawn_position_index~6_combout ))))) ) ) ) # ( !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~0_combout  & (\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout  $ (!\spawn_position_index~3_combout )))) # (\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout ) # 
// ((\spawn_position_index~1_combout  & \spawn_position_index~3_combout )))) ) ) ) # ( \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~6_combout  $ 
// (((\spawn_position_index~1_combout  & !\spawn_position_index~3_combout ))))) # (\spawn_position_index~0_combout  & (\spawn_position_index~3_combout  & ((!\spawn_position_index~1_combout ) # (\spawn_position_index~6_combout )))) ) ) ) # ( 
// !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & (((\spawn_position_index~3_combout )))) # (\spawn_position_index~6_combout  & (((!\spawn_position_index~0_combout  & 
// !\spawn_position_index~3_combout )) # (\spawn_position_index~1_combout ))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~0 .extended_lut = "off";
defparam \Mux23~0 .lut_mask = 64'h0FD58E433349291C;
defparam \Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N15
cyclonev_lcell_comb \Mux23~2 (
// Equation(s):
// \Mux23~2_combout  = ( \Mux23~0_combout  & ( (!\spawn_position_index~4_combout ) # (\Mux23~1_combout ) ) ) # ( !\Mux23~0_combout  & ( (\spawn_position_index~4_combout  & \Mux23~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spawn_position_index~4_combout ),
	.datad(!\Mux23~1_combout ),
	.datae(gnd),
	.dataf(!\Mux23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~2 .extended_lut = "off";
defparam \Mux23~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N12
cyclonev_lcell_comb \obstacle2_start_x~5 (
// Equation(s):
// \obstacle2_start_x~5_combout  = ( \Mux23~2_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\gameController|gameon~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle2_start_x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle2_start_x~5 .extended_lut = "off";
defparam \obstacle2_start_x~5 .lut_mask = 64'h000000000C0C0C0C;
defparam \obstacle2_start_x~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y20_N13
dffeas \obstacle2_start_x[6] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle2_start_x~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle2_start_x[6]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle2_start_x[6] .is_wysiwyg = "true";
defparam \obstacle2_start_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N42
cyclonev_lcell_comb \controllerObstacle2|Add0~21 (
// Equation(s):
// \controllerObstacle2|Add0~21_sumout  = SUM(( \controllerObstacle2|obstacle_y [6] ) + ( GND ) + ( \controllerObstacle2|Add0~18  ))
// \controllerObstacle2|Add0~22  = CARRY(( \controllerObstacle2|obstacle_y [6] ) + ( GND ) + ( \controllerObstacle2|Add0~18  ))

	.dataa(gnd),
	.datab(!\controllerObstacle2|obstacle_y [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle2|Add0~21_sumout ),
	.cout(\controllerObstacle2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle2|Add0~21 .extended_lut = "off";
defparam \controllerObstacle2|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \controllerObstacle2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N45
cyclonev_lcell_comb \controllerObstacle2|Add0~5 (
// Equation(s):
// \controllerObstacle2|Add0~5_sumout  = SUM(( \controllerObstacle2|obstacle_y [7] ) + ( GND ) + ( \controllerObstacle2|Add0~22  ))
// \controllerObstacle2|Add0~6  = CARRY(( \controllerObstacle2|obstacle_y [7] ) + ( GND ) + ( \controllerObstacle2|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle2|obstacle_y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle2|Add0~5_sumout ),
	.cout(\controllerObstacle2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle2|Add0~5 .extended_lut = "off";
defparam \controllerObstacle2|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controllerObstacle2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N54
cyclonev_lcell_comb \controllerObstacle2|obstacle_y~1 (
// Equation(s):
// \controllerObstacle2|obstacle_y~1_combout  = ( \controllerObstacle2|LessThan0~0_combout  & ( (\controllerObstacle2|Add0~5_sumout ) # (\SW[0]~input_o ) ) ) # ( !\controllerObstacle2|LessThan0~0_combout  & ( \SW[0]~input_o  ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\controllerObstacle2|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controllerObstacle2|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle2|obstacle_y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle2|obstacle_y~1 .extended_lut = "off";
defparam \controllerObstacle2|obstacle_y~1 .lut_mask = 64'h555555555F5F5F5F;
defparam \controllerObstacle2|obstacle_y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N56
dffeas \controllerObstacle2|obstacle_y[7] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle2|obstacle_y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle2|obstacle_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle2|obstacle_y[7] .is_wysiwyg = "true";
defparam \controllerObstacle2|obstacle_y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N48
cyclonev_lcell_comb \controllerObstacle2|Add0~9 (
// Equation(s):
// \controllerObstacle2|Add0~9_sumout  = SUM(( \controllerObstacle2|obstacle_y [8] ) + ( GND ) + ( \controllerObstacle2|Add0~6  ))
// \controllerObstacle2|Add0~10  = CARRY(( \controllerObstacle2|obstacle_y [8] ) + ( GND ) + ( \controllerObstacle2|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle2|obstacle_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle2|Add0~9_sumout ),
	.cout(\controllerObstacle2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle2|Add0~9 .extended_lut = "off";
defparam \controllerObstacle2|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controllerObstacle2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N27
cyclonev_lcell_comb \controllerObstacle2|obstacle_y~2 (
// Equation(s):
// \controllerObstacle2|obstacle_y~2_combout  = ( \controllerObstacle2|LessThan0~0_combout  & ( (\controllerObstacle2|Add0~9_sumout  & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle2|Add0~9_sumout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\controllerObstacle2|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle2|obstacle_y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle2|obstacle_y~2 .extended_lut = "off";
defparam \controllerObstacle2|obstacle_y~2 .lut_mask = 64'h000000000F000F00;
defparam \controllerObstacle2|obstacle_y~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N29
dffeas \controllerObstacle2|obstacle_y[8] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle2|obstacle_y~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle2|obstacle_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle2|obstacle_y[8] .is_wysiwyg = "true";
defparam \controllerObstacle2|obstacle_y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N51
cyclonev_lcell_comb \controllerObstacle2|Add0~1 (
// Equation(s):
// \controllerObstacle2|Add0~1_sumout  = SUM(( \controllerObstacle2|obstacle_y [9] ) + ( GND ) + ( \controllerObstacle2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle2|obstacle_y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle2|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle2|Add0~1 .extended_lut = "off";
defparam \controllerObstacle2|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controllerObstacle2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N12
cyclonev_lcell_comb \controllerObstacle2|obstacle_y~0 (
// Equation(s):
// \controllerObstacle2|obstacle_y~0_combout  = ( \controllerObstacle2|Add0~1_sumout  & ( (!\SW[0]~input_o  & \controllerObstacle2|LessThan0~0_combout ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\controllerObstacle2|LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controllerObstacle2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle2|obstacle_y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle2|obstacle_y~0 .extended_lut = "off";
defparam \controllerObstacle2|obstacle_y~0 .lut_mask = 64'h000000000C0C0C0C;
defparam \controllerObstacle2|obstacle_y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N14
dffeas \controllerObstacle2|obstacle_y[9] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle2|obstacle_y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle2|obstacle_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle2|obstacle_y[9] .is_wysiwyg = "true";
defparam \controllerObstacle2|obstacle_y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N21
cyclonev_lcell_comb \controllerObstacle2|LessThan0~0 (
// Equation(s):
// \controllerObstacle2|LessThan0~0_combout  = ( \controllerObstacle2|obstacle_y [8] & ( (!\controllerObstacle2|obstacle_y [9] & ((!\controllerObstacle2|obstacle_y [7]) # (!\controllerObstacle2|obstacle_y [6]))) ) ) # ( !\controllerObstacle2|obstacle_y [8] & 
// ( !\controllerObstacle2|obstacle_y [9] ) )

	.dataa(!\controllerObstacle2|obstacle_y [7]),
	.datab(!\controllerObstacle2|obstacle_y [6]),
	.datac(!\controllerObstacle2|obstacle_y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controllerObstacle2|obstacle_y [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle2|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle2|LessThan0~0 .extended_lut = "off";
defparam \controllerObstacle2|LessThan0~0 .lut_mask = 64'hF0F0F0F0E0E0E0E0;
defparam \controllerObstacle2|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N30
cyclonev_lcell_comb \controllerObstacle2|Add0~25 (
// Equation(s):
// \controllerObstacle2|Add0~25_sumout  = SUM(( \controllerObstacle2|obstacle_y [2] ) + ( VCC ) + ( !VCC ))
// \controllerObstacle2|Add0~26  = CARRY(( \controllerObstacle2|obstacle_y [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle2|obstacle_y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle2|Add0~25_sumout ),
	.cout(\controllerObstacle2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle2|Add0~25 .extended_lut = "off";
defparam \controllerObstacle2|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \controllerObstacle2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N18
cyclonev_lcell_comb \controllerObstacle2|obstacle_y~6 (
// Equation(s):
// \controllerObstacle2|obstacle_y~6_combout  = ( \controllerObstacle2|Add0~25_sumout  & ( (\controllerObstacle2|LessThan0~0_combout  & !\SW[0]~input_o ) ) )

	.dataa(!\controllerObstacle2|LessThan0~0_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controllerObstacle2|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle2|obstacle_y~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle2|obstacle_y~6 .extended_lut = "off";
defparam \controllerObstacle2|obstacle_y~6 .lut_mask = 64'h0000000044444444;
defparam \controllerObstacle2|obstacle_y~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N20
dffeas \controllerObstacle2|obstacle_y[2] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle2|obstacle_y~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle2|obstacle_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle2|obstacle_y[2] .is_wysiwyg = "true";
defparam \controllerObstacle2|obstacle_y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N33
cyclonev_lcell_comb \controllerObstacle2|Add0~29 (
// Equation(s):
// \controllerObstacle2|Add0~29_sumout  = SUM(( \controllerObstacle2|obstacle_y [3] ) + ( GND ) + ( \controllerObstacle2|Add0~26  ))
// \controllerObstacle2|Add0~30  = CARRY(( \controllerObstacle2|obstacle_y [3] ) + ( GND ) + ( \controllerObstacle2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle2|obstacle_y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle2|Add0~29_sumout ),
	.cout(\controllerObstacle2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle2|Add0~29 .extended_lut = "off";
defparam \controllerObstacle2|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controllerObstacle2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N21
cyclonev_lcell_comb \controllerObstacle2|obstacle_y~7 (
// Equation(s):
// \controllerObstacle2|obstacle_y~7_combout  = ( \controllerObstacle2|Add0~29_sumout  & ( (\controllerObstacle2|LessThan0~0_combout  & !\SW[0]~input_o ) ) )

	.dataa(!\controllerObstacle2|LessThan0~0_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controllerObstacle2|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle2|obstacle_y~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle2|obstacle_y~7 .extended_lut = "off";
defparam \controllerObstacle2|obstacle_y~7 .lut_mask = 64'h0000000044444444;
defparam \controllerObstacle2|obstacle_y~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N23
dffeas \controllerObstacle2|obstacle_y[3] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle2|obstacle_y~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle2|obstacle_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle2|obstacle_y[3] .is_wysiwyg = "true";
defparam \controllerObstacle2|obstacle_y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N36
cyclonev_lcell_comb \controllerObstacle2|Add0~13 (
// Equation(s):
// \controllerObstacle2|Add0~13_sumout  = SUM(( \controllerObstacle2|obstacle_y [4] ) + ( GND ) + ( \controllerObstacle2|Add0~30  ))
// \controllerObstacle2|Add0~14  = CARRY(( \controllerObstacle2|obstacle_y [4] ) + ( GND ) + ( \controllerObstacle2|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle2|obstacle_y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle2|Add0~13_sumout ),
	.cout(\controllerObstacle2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle2|Add0~13 .extended_lut = "off";
defparam \controllerObstacle2|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controllerObstacle2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N57
cyclonev_lcell_comb \controllerObstacle2|obstacle_y~3 (
// Equation(s):
// \controllerObstacle2|obstacle_y~3_combout  = ( \controllerObstacle2|LessThan0~0_combout  & ( (!\SW[0]~input_o  & \controllerObstacle2|Add0~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\controllerObstacle2|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\controllerObstacle2|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle2|obstacle_y~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle2|obstacle_y~3 .extended_lut = "off";
defparam \controllerObstacle2|obstacle_y~3 .lut_mask = 64'h0000000000F000F0;
defparam \controllerObstacle2|obstacle_y~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N59
dffeas \controllerObstacle2|obstacle_y[4] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle2|obstacle_y~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle2|obstacle_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle2|obstacle_y[4] .is_wysiwyg = "true";
defparam \controllerObstacle2|obstacle_y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N39
cyclonev_lcell_comb \controllerObstacle2|Add0~17 (
// Equation(s):
// \controllerObstacle2|Add0~17_sumout  = SUM(( \controllerObstacle2|obstacle_y [5] ) + ( GND ) + ( \controllerObstacle2|Add0~14  ))
// \controllerObstacle2|Add0~18  = CARRY(( \controllerObstacle2|obstacle_y [5] ) + ( GND ) + ( \controllerObstacle2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle2|obstacle_y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle2|Add0~17_sumout ),
	.cout(\controllerObstacle2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle2|Add0~17 .extended_lut = "off";
defparam \controllerObstacle2|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controllerObstacle2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N18
cyclonev_lcell_comb \controllerObstacle2|obstacle_y~4 (
// Equation(s):
// \controllerObstacle2|obstacle_y~4_combout  = ( \controllerObstacle2|LessThan0~0_combout  & ( (\controllerObstacle2|Add0~17_sumout  & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle2|Add0~17_sumout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\controllerObstacle2|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle2|obstacle_y~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle2|obstacle_y~4 .extended_lut = "off";
defparam \controllerObstacle2|obstacle_y~4 .lut_mask = 64'h000000000F000F00;
defparam \controllerObstacle2|obstacle_y~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N20
dffeas \controllerObstacle2|obstacle_y[5] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle2|obstacle_y~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle2|obstacle_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle2|obstacle_y[5] .is_wysiwyg = "true";
defparam \controllerObstacle2|obstacle_y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N42
cyclonev_lcell_comb \controllerObstacle2|obstacle_y~5 (
// Equation(s):
// \controllerObstacle2|obstacle_y~5_combout  = ( \controllerObstacle2|LessThan0~0_combout  & ( (\controllerObstacle2|Add0~21_sumout  & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle2|Add0~21_sumout ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\controllerObstacle2|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle2|obstacle_y~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle2|obstacle_y~5 .extended_lut = "off";
defparam \controllerObstacle2|obstacle_y~5 .lut_mask = 64'h000000000F000F00;
defparam \controllerObstacle2|obstacle_y~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N44
dffeas \controllerObstacle2|obstacle_y[6] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle2|obstacle_y~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle2|obstacle_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle2|obstacle_y[6] .is_wysiwyg = "true";
defparam \controllerObstacle2|obstacle_y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N24
cyclonev_lcell_comb \controllerObstacle2|obstacle_x~0 (
// Equation(s):
// \controllerObstacle2|obstacle_x~0_combout  = ( \controllerObstacle2|obstacle_y [7] & ( \gameController|gameon~q  & ( (((\controllerObstacle2|obstacle_y [6] & \controllerObstacle2|obstacle_y [8])) # (\controllerObstacle2|obstacle_y [9])) # (\SW[0]~input_o 
// ) ) ) ) # ( !\controllerObstacle2|obstacle_y [7] & ( \gameController|gameon~q  & ( (\controllerObstacle2|obstacle_y [9]) # (\SW[0]~input_o ) ) ) ) # ( \controllerObstacle2|obstacle_y [7] & ( !\gameController|gameon~q  & ( \SW[0]~input_o  ) ) ) # ( 
// !\controllerObstacle2|obstacle_y [7] & ( !\gameController|gameon~q  & ( \SW[0]~input_o  ) ) )

	.dataa(!\controllerObstacle2|obstacle_y [6]),
	.datab(!\SW[0]~input_o ),
	.datac(!\controllerObstacle2|obstacle_y [9]),
	.datad(!\controllerObstacle2|obstacle_y [8]),
	.datae(!\controllerObstacle2|obstacle_y [7]),
	.dataf(!\gameController|gameon~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle2|obstacle_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle2|obstacle_x~0 .extended_lut = "off";
defparam \controllerObstacle2|obstacle_x~0 .lut_mask = 64'h333333333F3F3F7F;
defparam \controllerObstacle2|obstacle_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N32
dffeas \controllerObstacle2|obstacle_x[6] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle2_start_x[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle2|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle2|obstacle_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle2|obstacle_x[6] .is_wysiwyg = "true";
defparam \controllerObstacle2|obstacle_x[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N24
cyclonev_lcell_comb \Mux24~7 (
// Equation(s):
// \Mux24~7_combout  = ( !\LessThan0~1_combout  & ( \spawn_position_index~1_combout  & ( (!\Add5~5_sumout  & (!\spawn_position_index~0_combout  & (!\Add5~21_sumout  $ (!\Add5~25_sumout )))) ) ) ) # ( \LessThan0~1_combout  & ( !\spawn_position_index~1_combout 
//  ) ) # ( !\LessThan0~1_combout  & ( !\spawn_position_index~1_combout  & ( (!\Add5~21_sumout  & ((!\Add5~5_sumout ) # ((!\Add5~25_sumout  & !\spawn_position_index~0_combout )))) ) ) )

	.dataa(!\Add5~5_sumout ),
	.datab(!\Add5~21_sumout ),
	.datac(!\Add5~25_sumout ),
	.datad(!\spawn_position_index~0_combout ),
	.datae(!\LessThan0~1_combout ),
	.dataf(!\spawn_position_index~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~7 .extended_lut = "off";
defparam \Mux24~7 .lut_mask = 64'hC888FFFF28000000;
defparam \Mux24~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N18
cyclonev_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = ( \Add6~17_sumout  & ( \Add6~1_sumout  & ( (!\LessThan0~1_combout  & \Mux24~7_combout ) ) ) ) # ( !\Add6~17_sumout  & ( \Add6~1_sumout  & ( (!\LessThan0~1_combout  & (((\Mux24~7_combout )))) # (\LessThan0~1_combout  & (!\Add6~13_sumout 
//  & ((!\spawn_position_index~0_combout ) # (\Mux24~7_combout )))) ) ) ) # ( \Add6~17_sumout  & ( !\Add6~1_sumout  & ( (!\LessThan0~1_combout  & (((\Mux24~7_combout )))) # (\LessThan0~1_combout  & (!\spawn_position_index~0_combout  & (!\Mux24~7_combout  & 
// !\Add6~13_sumout ))) ) ) ) # ( !\Add6~17_sumout  & ( !\Add6~1_sumout  & ( (\Mux24~7_combout  & ((!\spawn_position_index~0_combout ) # ((!\LessThan0~1_combout ) # (!\Add6~13_sumout )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\LessThan0~1_combout ),
	.datac(!\Mux24~7_combout ),
	.datad(!\Add6~13_sumout ),
	.datae(!\Add6~17_sumout ),
	.dataf(!\Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~1 .extended_lut = "off";
defparam \Mux24~1 .lut_mask = 64'h0F0E2C0C2F0C0C0C;
defparam \Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N54
cyclonev_lcell_comb \Mux24~6 (
// Equation(s):
// \Mux24~6_combout  = ( \LessThan0~1_combout  & ( \spawn_position_index~1_combout  & ( \spawn_position_index~0_combout  ) ) ) # ( !\LessThan0~1_combout  & ( \spawn_position_index~1_combout  & ( (!\Add5~5_sumout  & ((!\Add5~25_sumout  & 
// ((!\spawn_position_index~0_combout ))) # (\Add5~25_sumout  & (!\Add5~21_sumout  & \spawn_position_index~0_combout )))) # (\Add5~5_sumout  & (\Add5~21_sumout  & (\Add5~25_sumout ))) ) ) ) # ( \LessThan0~1_combout  & ( !\spawn_position_index~1_combout  & ( 
// !\spawn_position_index~0_combout  ) ) ) # ( !\LessThan0~1_combout  & ( !\spawn_position_index~1_combout  & ( (!\Add5~5_sumout  & ((!\spawn_position_index~0_combout ) # ((!\Add5~21_sumout  & !\Add5~25_sumout )))) # (\Add5~5_sumout  & (\Add5~21_sumout  & 
// (\Add5~25_sumout  & \spawn_position_index~0_combout ))) ) ) )

	.dataa(!\Add5~5_sumout ),
	.datab(!\Add5~21_sumout ),
	.datac(!\Add5~25_sumout ),
	.datad(!\spawn_position_index~0_combout ),
	.datae(!\LessThan0~1_combout ),
	.dataf(!\spawn_position_index~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~6 .extended_lut = "off";
defparam \Mux24~6 .lut_mask = 64'hAA81FF00A10900FF;
defparam \Mux24~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N42
cyclonev_lcell_comb \Mux24~3 (
// Equation(s):
// \Mux24~3_combout  = ( \Add6~17_sumout  & ( \Add6~1_sumout  & ( (!\LessThan0~1_combout  & (((\Mux24~6_combout )))) # (\LessThan0~1_combout  & (!\Add6~13_sumout  $ (((!\Mux24~6_combout ) # (\spawn_position_index~0_combout ))))) ) ) ) # ( !\Add6~17_sumout  & 
// ( \Add6~1_sumout  & ( (\Mux24~6_combout  & ((!\LessThan0~1_combout ) # (!\Add6~13_sumout ))) ) ) ) # ( \Add6~17_sumout  & ( !\Add6~1_sumout  & ( (!\LessThan0~1_combout  & (((\Mux24~6_combout )))) # (\LessThan0~1_combout  & 
// (!\spawn_position_index~0_combout  & ((!\Add6~13_sumout )))) ) ) ) # ( !\Add6~17_sumout  & ( !\Add6~1_sumout  & ( (!\LessThan0~1_combout  & (((\Mux24~6_combout )))) # (\LessThan0~1_combout  & (!\Add6~13_sumout  & ((!\spawn_position_index~0_combout ) # 
// (!\Mux24~6_combout )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\LessThan0~1_combout ),
	.datac(!\Mux24~6_combout ),
	.datad(!\Add6~13_sumout ),
	.datae(!\Add6~17_sumout ),
	.dataf(!\Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~3 .extended_lut = "off";
defparam \Mux24~3 .lut_mask = 64'h3E0C2E0C0F0C0E3D;
defparam \Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N0
cyclonev_lcell_comb \Mux24~8 (
// Equation(s):
// \Mux24~8_combout  = ( \LessThan0~1_combout  & ( \spawn_position_index~1_combout  & ( \spawn_position_index~0_combout  ) ) ) # ( !\LessThan0~1_combout  & ( \spawn_position_index~1_combout  & ( (!\Add5~5_sumout  & (!\Add5~21_sumout  $ 
// (((\spawn_position_index~0_combout ))))) # (\Add5~5_sumout  & (\Add5~21_sumout  & (\Add5~25_sumout  & \spawn_position_index~0_combout ))) ) ) ) # ( \LessThan0~1_combout  & ( !\spawn_position_index~1_combout  & ( !\spawn_position_index~0_combout  ) ) ) # ( 
// !\LessThan0~1_combout  & ( !\spawn_position_index~1_combout  & ( (!\Add5~5_sumout  & ((!\Add5~21_sumout  & (!\Add5~25_sumout  $ (!\spawn_position_index~0_combout ))) # (\Add5~21_sumout  & ((!\spawn_position_index~0_combout ) # (\Add5~25_sumout ))))) # 
// (\Add5~5_sumout  & (!\Add5~21_sumout  $ (((\spawn_position_index~0_combout ))))) ) ) )

	.dataa(!\Add5~5_sumout ),
	.datab(!\Add5~21_sumout ),
	.datac(!\Add5~25_sumout ),
	.datad(!\spawn_position_index~0_combout ),
	.datae(!\LessThan0~1_combout ),
	.dataf(!\spawn_position_index~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~8 .extended_lut = "off";
defparam \Mux24~8 .lut_mask = 64'h6E93FF00882300FF;
defparam \Mux24~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N12
cyclonev_lcell_comb \Mux24~2 (
// Equation(s):
// \Mux24~2_combout  = ( \Add6~17_sumout  & ( \Add6~13_sumout  & ( (!\Mux24~8_combout  & (\LessThan0~1_combout  & ((!\spawn_position_index~1_combout )))) # (\Mux24~8_combout  & ((!\LessThan0~1_combout ) # ((\Add6~1_sumout  & \spawn_position_index~1_combout 
// )))) ) ) ) # ( !\Add6~17_sumout  & ( \Add6~13_sumout  & ( (\Mux24~8_combout  & ((!\LessThan0~1_combout ) # (!\spawn_position_index~1_combout ))) ) ) ) # ( \Add6~17_sumout  & ( !\Add6~13_sumout  & ( ((\LessThan0~1_combout  & (\Add6~1_sumout  & 
// !\spawn_position_index~1_combout ))) # (\Mux24~8_combout ) ) ) ) # ( !\Add6~17_sumout  & ( !\Add6~13_sumout  & ( !\Mux24~8_combout  $ (((!\LessThan0~1_combout ) # ((\Add6~1_sumout  & !\spawn_position_index~1_combout )))) ) ) )

	.dataa(!\Mux24~8_combout ),
	.datab(!\LessThan0~1_combout ),
	.datac(!\Add6~1_sumout ),
	.datad(!\spawn_position_index~1_combout ),
	.datae(!\Add6~17_sumout ),
	.dataf(!\Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~2 .extended_lut = "off";
defparam \Mux24~2 .lut_mask = 64'h6566575555446645;
defparam \Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N39
cyclonev_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (\spawn_position_index~2_combout  & (!\spawn_position_index~1_combout  $ (\spawn_position_index~6_combout )))) # (\spawn_position_index~0_combout  & 
// (!\spawn_position_index~1_combout  $ (((!\spawn_position_index~6_combout  & !\spawn_position_index~2_combout ))))) ) ) # ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  & 
// ((\spawn_position_index~2_combout ) # (\spawn_position_index~0_combout )))) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout  & (\spawn_position_index~0_combout  & \spawn_position_index~2_combout )) # 
// (\spawn_position_index~6_combout  & ((!\spawn_position_index~2_combout ))))) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~2_combout ),
	.datae(gnd),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~0 .extended_lut = "off";
defparam \Mux24~0 .lut_mask = 64'h43D043D014C614C6;
defparam \Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N24
cyclonev_lcell_comb \Mux24~4 (
// Equation(s):
// \Mux24~4_combout  = ( \Mux24~2_combout  & ( \Mux24~0_combout  & ( (!\spawn_position_index~4_combout  & (((!\spawn_position_index~3_combout )))) # (\spawn_position_index~4_combout  & ((!\spawn_position_index~3_combout  & (\Mux24~1_combout )) # 
// (\spawn_position_index~3_combout  & ((\Mux24~3_combout ))))) ) ) ) # ( !\Mux24~2_combout  & ( \Mux24~0_combout  & ( (!\spawn_position_index~4_combout ) # ((!\spawn_position_index~3_combout  & (\Mux24~1_combout )) # (\spawn_position_index~3_combout  & 
// ((\Mux24~3_combout )))) ) ) ) # ( \Mux24~2_combout  & ( !\Mux24~0_combout  & ( (\spawn_position_index~4_combout  & ((!\spawn_position_index~3_combout  & (\Mux24~1_combout )) # (\spawn_position_index~3_combout  & ((\Mux24~3_combout ))))) ) ) ) # ( 
// !\Mux24~2_combout  & ( !\Mux24~0_combout  & ( (!\spawn_position_index~4_combout  & (((\spawn_position_index~3_combout )))) # (\spawn_position_index~4_combout  & ((!\spawn_position_index~3_combout  & (\Mux24~1_combout )) # (\spawn_position_index~3_combout  
// & ((\Mux24~3_combout ))))) ) ) )

	.dataa(!\spawn_position_index~4_combout ),
	.datab(!\Mux24~1_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\Mux24~3_combout ),
	.datae(!\Mux24~2_combout ),
	.dataf(!\Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~4 .extended_lut = "off";
defparam \Mux24~4 .lut_mask = 64'h1A1F1015BABFB0B5;
defparam \Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N36
cyclonev_lcell_comb \Mux24~5 (
// Equation(s):
// \Mux24~5_combout  = ( \Mux24~4_combout  ) # ( !\Mux24~4_combout  & ( (!\gameController|gameon~q ) # (\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux24~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~5 .extended_lut = "off";
defparam \Mux24~5 .lut_mask = 64'hFF0FFF0FFFFFFFFF;
defparam \Mux24~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N37
dffeas \obstacle2_start_x[5] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux24~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle2_start_x[5]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle2_start_x[5] .is_wysiwyg = "true";
defparam \obstacle2_start_x[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N59
dffeas \controllerObstacle2|obstacle_x[5] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle2_start_x[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle2|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle2|obstacle_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle2|obstacle_x[5] .is_wysiwyg = "true";
defparam \controllerObstacle2|obstacle_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N36
cyclonev_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = ( !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  & !\spawn_position_index~3_combout ))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  $ (\spawn_position_index~3_combout )))) ) ) ) # ( 
// !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  $ (\spawn_position_index~3_combout )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~1 .extended_lut = "off";
defparam \Mux20~1 .lut_mask = 64'h2010080480000000;
defparam \Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N12
cyclonev_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  & (\spawn_position_index~6_combout  & !\spawn_position_index~3_combout ))) ) ) ) # ( 
// !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (\spawn_position_index~6_combout  & !\spawn_position_index~3_combout )) ) ) ) # ( \spawn_position_index~2_combout  & ( 
// !\spawn_position_index~5_combout  & ( (!\spawn_position_index~3_combout  & (\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  $ (\spawn_position_index~6_combout )))) # (\spawn_position_index~3_combout  & 
// (!\spawn_position_index~0_combout  & ((\spawn_position_index~6_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  & 
// (!\spawn_position_index~6_combout  & !\spawn_position_index~3_combout ))) # (\spawn_position_index~0_combout  & (\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout  $ (\spawn_position_index~3_combout )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0 .extended_lut = "off";
defparam \Mux20~0 .lut_mask = 64'h8401210A0A000800;
defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N51
cyclonev_lcell_comb \Mux20~2 (
// Equation(s):
// \Mux20~2_combout  = ( \Mux20~0_combout  & ( (!\spawn_position_index~4_combout ) # (\Mux20~1_combout ) ) ) # ( !\Mux20~0_combout  & ( (\spawn_position_index~4_combout  & \Mux20~1_combout ) ) )

	.dataa(!\spawn_position_index~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mux20~1_combout ),
	.datae(gnd),
	.dataf(!\Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~2 .extended_lut = "off";
defparam \Mux20~2 .lut_mask = 64'h00550055AAFFAAFF;
defparam \Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N48
cyclonev_lcell_comb \obstacle2_start_x~6 (
// Equation(s):
// \obstacle2_start_x~6_combout  = ( \Mux20~2_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle2_start_x~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle2_start_x~6 .extended_lut = "off";
defparam \obstacle2_start_x~6 .lut_mask = 64'h0000000000F000F0;
defparam \obstacle2_start_x~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y20_N49
dffeas \obstacle2_start_x[9] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle2_start_x~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle2_start_x[9]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle2_start_x[9] .is_wysiwyg = "true";
defparam \obstacle2_start_x[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N29
dffeas \controllerObstacle2|obstacle_x[9] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle2_start_x[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle2|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle2|obstacle_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle2|obstacle_x[9] .is_wysiwyg = "true";
defparam \controllerObstacle2|obstacle_x[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N54
cyclonev_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = ( \spawn_position_index~0_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~6_combout  & (!\spawn_position_index~4_combout  & !\spawn_position_index~3_combout )) ) ) ) # ( !\spawn_position_index~0_combout  & ( 
// \spawn_position_index~2_combout  & ( (\spawn_position_index~1_combout  & (\spawn_position_index~6_combout  & \spawn_position_index~3_combout )) ) ) ) # ( !\spawn_position_index~0_combout  & ( !\spawn_position_index~2_combout  & ( 
// (!\spawn_position_index~4_combout  & ((!\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  & \spawn_position_index~3_combout )) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout ) # 
// (\spawn_position_index~3_combout ))))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~6_combout ),
	.datac(!\spawn_position_index~4_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~0_combout ),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~1 .extended_lut = "off";
defparam \Mux21~1 .lut_mask = 64'h40D000000011C000;
defparam \Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y18_N0
cyclonev_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = ( \spawn_position_index~0_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout  & (\spawn_position_index~4_combout )) # (\spawn_position_index~6_combout  & 
// ((!\spawn_position_index~3_combout ))))) # (\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  $ (((!\spawn_position_index~6_combout ) # (!\spawn_position_index~4_combout ))))) ) ) ) # ( !\spawn_position_index~0_combout  & ( 
// \spawn_position_index~2_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  & ((!\spawn_position_index~3_combout ) # (\spawn_position_index~4_combout )))) ) ) ) # ( \spawn_position_index~0_combout  & ( 
// !\spawn_position_index~2_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  & ((\spawn_position_index~3_combout ) # (\spawn_position_index~4_combout )))) # (\spawn_position_index~1_combout  & 
// ((!\spawn_position_index~6_combout  & ((!\spawn_position_index~4_combout ) # (!\spawn_position_index~3_combout ))) # (\spawn_position_index~6_combout  & (\spawn_position_index~4_combout )))) ) ) ) # ( !\spawn_position_index~0_combout  & ( 
// !\spawn_position_index~2_combout  & ( (\spawn_position_index~4_combout  & ((!\spawn_position_index~1_combout ) # (\spawn_position_index~6_combout ))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~6_combout ),
	.datac(!\spawn_position_index~4_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~0_combout ),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~0 .extended_lut = "off";
defparam \Mux21~0 .lut_mask = 64'h0B0B4DC988082B5C;
defparam \Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N6
cyclonev_lcell_comb \Mux21~2 (
// Equation(s):
// \Mux21~2_combout  = ( \Mux21~0_combout  & ( (!\spawn_position_index~5_combout ) # (\Mux21~1_combout ) ) ) # ( !\Mux21~0_combout  & ( (\spawn_position_index~5_combout  & \Mux21~1_combout ) ) )

	.dataa(gnd),
	.datab(!\spawn_position_index~5_combout ),
	.datac(gnd),
	.datad(!\Mux21~1_combout ),
	.datae(gnd),
	.dataf(!\Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~2 .extended_lut = "off";
defparam \Mux21~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N42
cyclonev_lcell_comb \obstacle2_start_x~7 (
// Equation(s):
// \obstacle2_start_x~7_combout  = ( \Mux21~2_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle2_start_x~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle2_start_x~7 .extended_lut = "off";
defparam \obstacle2_start_x~7 .lut_mask = 64'h0000000000F000F0;
defparam \obstacle2_start_x~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y17_N44
dffeas \obstacle2_start_x[8] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle2_start_x~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle2_start_x[8]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle2_start_x[8] .is_wysiwyg = "true";
defparam \obstacle2_start_x[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N29
dffeas \controllerObstacle2|obstacle_x[8] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle2_start_x[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle2|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle2|obstacle_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle2|obstacle_x[8] .is_wysiwyg = "true";
defparam \controllerObstacle2|obstacle_x[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N33
cyclonev_lcell_comb \obstacle2_start_x~11 (
// Equation(s):
// \obstacle2_start_x~11_combout  = ( \spawn_position_index~3_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout  & ((!\spawn_position_index~2_combout ))) # 
// (\spawn_position_index~6_combout  & ((\spawn_position_index~2_combout ) # (\spawn_position_index~1_combout ))))) ) ) ) # ( !\spawn_position_index~3_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & 
// (((!\spawn_position_index~1_combout  & \spawn_position_index~2_combout )))) # (\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout  & ((!\spawn_position_index~2_combout ))) # (\spawn_position_index~6_combout  & 
// (!\spawn_position_index~1_combout )))) ) ) ) # ( \spawn_position_index~3_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~2_combout  & ((!\spawn_position_index~6_combout  & ((!\spawn_position_index~0_combout ) # 
// (!\spawn_position_index~1_combout ))) # (\spawn_position_index~6_combout  & ((\spawn_position_index~1_combout ))))) # (\spawn_position_index~2_combout  & (!\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout ) # 
// (\spawn_position_index~6_combout )))) ) ) ) # ( !\spawn_position_index~3_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (((!\spawn_position_index~1_combout  & \spawn_position_index~2_combout )))) # 
// (\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout  & (\spawn_position_index~1_combout  & !\spawn_position_index~2_combout )) # (\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout )))) ) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\spawn_position_index~2_combout ),
	.datae(!\spawn_position_index~3_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle2_start_x~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle2_start_x~11 .extended_lut = "off";
defparam \obstacle2_start_x~11 .lut_mask = 64'h12D0ADC432D08C44;
defparam \obstacle2_start_x~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N48
cyclonev_lcell_comb \obstacle2_start_x~9 (
// Equation(s):
// \obstacle2_start_x~9_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~6_combout  & ( (!\SW[0]~input_o  & (\gameController|gameon~q  & ((\spawn_position_index~0_combout ) # (\spawn_position_index~1_combout )))) ) ) ) # ( 
// !\spawn_position_index~2_combout  & ( \spawn_position_index~6_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) ) ) # ( \spawn_position_index~2_combout  & ( !\spawn_position_index~6_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) 
// ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~6_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\gameController|gameon~q ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\spawn_position_index~0_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle2_start_x~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle2_start_x~9 .extended_lut = "off";
defparam \obstacle2_start_x~9 .lut_mask = 64'h2222222222220222;
defparam \obstacle2_start_x~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N36
cyclonev_lcell_comb \obstacle2_start_x~10 (
// Equation(s):
// \obstacle2_start_x~10_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & (\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout )))) # 
// (\spawn_position_index~6_combout  & (!\spawn_position_index~3_combout  & ((!\spawn_position_index~0_combout ) # (!\spawn_position_index~1_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~1_combout  & (((!\spawn_position_index~3_combout )))) # (\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  $ (((!\spawn_position_index~6_combout  & !\spawn_position_index~3_combout ))))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~3_combout  & (!\spawn_position_index~0_combout  $ (((!\spawn_position_index~1_combout ) # (\spawn_position_index~6_combout ))))) # 
// (\spawn_position_index~3_combout  & (!\spawn_position_index~6_combout  $ (((\spawn_position_index~1_combout ) # (\spawn_position_index~0_combout ))))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  $ (((\spawn_position_index~3_combout ) # (\spawn_position_index~6_combout ))))) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout  $ 
// (\spawn_position_index~3_combout )) # (\spawn_position_index~0_combout ))) ) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~1_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle2_start_x~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle2_start_x~10 .extended_lut = "off";
defparam \obstacle2_start_x~10 .lut_mask = 64'h93B73995F06C7240;
defparam \obstacle2_start_x~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y21_N30
cyclonev_lcell_comb \obstacle2_start_x~8 (
// Equation(s):
// \obstacle2_start_x~8_combout  = ( !\obstacle2_start_x~10_combout  & ( \spawn_position_index~5_combout  & ( (\obstacle2_start_x~9_combout  & ((!\spawn_position_index~4_combout ) # ((\obstacle2_start_x~11_combout  & \spawn_position_index~1_combout )))) ) ) 
// ) # ( \obstacle2_start_x~10_combout  & ( !\spawn_position_index~5_combout  & ( (\spawn_position_index~4_combout  & (\obstacle2_start_x~11_combout  & \obstacle2_start_x~9_combout )) ) ) ) # ( !\obstacle2_start_x~10_combout  & ( 
// !\spawn_position_index~5_combout  & ( (\obstacle2_start_x~9_combout  & ((!\spawn_position_index~4_combout ) # (\obstacle2_start_x~11_combout ))) ) ) )

	.dataa(!\spawn_position_index~4_combout ),
	.datab(!\obstacle2_start_x~11_combout ),
	.datac(!\obstacle2_start_x~9_combout ),
	.datad(!\spawn_position_index~1_combout ),
	.datae(!\obstacle2_start_x~10_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle2_start_x~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle2_start_x~8 .extended_lut = "off";
defparam \obstacle2_start_x~8 .lut_mask = 64'h0B0B01010A0B0000;
defparam \obstacle2_start_x~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N31
dffeas \obstacle2_start_x[7] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle2_start_x~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle2_start_x[7]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle2_start_x[7] .is_wysiwyg = "true";
defparam \obstacle2_start_x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N44
dffeas \controllerObstacle2|obstacle_x[7] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle2_start_x[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle2|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle2|obstacle_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle2|obstacle_x[7] .is_wysiwyg = "true";
defparam \controllerObstacle2|obstacle_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N18
cyclonev_lcell_comb \LessThan13~2 (
// Equation(s):
// \LessThan13~2_combout  = ( \camera|posx [7] & ( \camera|posx [9] & ( (\controllerObstacle2|obstacle_x [9] & (\controllerObstacle2|obstacle_x [7] & (!\camera|posx [8] $ (\controllerObstacle2|obstacle_x [8])))) ) ) ) # ( !\camera|posx [7] & ( \camera|posx 
// [9] & ( (\controllerObstacle2|obstacle_x [9] & (!\controllerObstacle2|obstacle_x [7] & (!\camera|posx [8] $ (\controllerObstacle2|obstacle_x [8])))) ) ) ) # ( \camera|posx [7] & ( !\camera|posx [9] & ( (!\controllerObstacle2|obstacle_x [9] & 
// (\controllerObstacle2|obstacle_x [7] & (!\camera|posx [8] $ (\controllerObstacle2|obstacle_x [8])))) ) ) ) # ( !\camera|posx [7] & ( !\camera|posx [9] & ( (!\controllerObstacle2|obstacle_x [9] & (!\controllerObstacle2|obstacle_x [7] & (!\camera|posx [8] $ 
// (\controllerObstacle2|obstacle_x [8])))) ) ) )

	.dataa(!\controllerObstacle2|obstacle_x [9]),
	.datab(!\camera|posx [8]),
	.datac(!\controllerObstacle2|obstacle_x [8]),
	.datad(!\controllerObstacle2|obstacle_x [7]),
	.datae(!\camera|posx [7]),
	.dataf(!\camera|posx [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan13~2 .extended_lut = "off";
defparam \LessThan13~2 .lut_mask = 64'h8200008241000041;
defparam \LessThan13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N24
cyclonev_lcell_comb \LessThan13~3 (
// Equation(s):
// \LessThan13~3_combout  = ( \camera|posx [5] & ( \LessThan13~2_combout  & ( (\controllerObstacle2|obstacle_x [5] & (!\controllerObstacle2|obstacle_x [6] $ (\camera|posx [6]))) ) ) ) # ( !\camera|posx [5] & ( \LessThan13~2_combout  & ( 
// (!\controllerObstacle2|obstacle_x [5] & (!\controllerObstacle2|obstacle_x [6] $ (\camera|posx [6]))) ) ) )

	.dataa(!\controllerObstacle2|obstacle_x [6]),
	.datab(!\controllerObstacle2|obstacle_x [5]),
	.datac(!\camera|posx [6]),
	.datad(gnd),
	.datae(!\camera|posx [5]),
	.dataf(!\LessThan13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan13~3 .extended_lut = "off";
defparam \LessThan13~3 .lut_mask = 64'h0000000084842121;
defparam \LessThan13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N3
cyclonev_lcell_comb \LessThan18~0 (
// Equation(s):
// \LessThan18~0_combout  = ( \controllerObstacle2|obstacle_y [4] & ( (!\controllerObstacle2|obstacle_y [5] & !\controllerObstacle2|obstacle_y [6]) ) ) # ( !\controllerObstacle2|obstacle_y [4] & ( (!\controllerObstacle2|obstacle_y [6] & 
// ((!\controllerObstacle2|obstacle_y [2]) # ((!\controllerObstacle2|obstacle_y [5]) # (!\controllerObstacle2|obstacle_y [3])))) ) )

	.dataa(!\controllerObstacle2|obstacle_y [2]),
	.datab(!\controllerObstacle2|obstacle_y [5]),
	.datac(!\controllerObstacle2|obstacle_y [6]),
	.datad(!\controllerObstacle2|obstacle_y [3]),
	.datae(gnd),
	.dataf(!\controllerObstacle2|obstacle_y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan18~0 .extended_lut = "off";
defparam \LessThan18~0 .lut_mask = 64'hF0E0F0E0C0C0C0C0;
defparam \LessThan18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N39
cyclonev_lcell_comb \LessThan17~0 (
// Equation(s):
// \LessThan17~0_combout  = ( \controllerObstacle2|obstacle_y [4] & ( \controllerObstacle2|obstacle_y [7] & ( (\controllerObstacle2|obstacle_y [8] & \controllerObstacle2|obstacle_y [6]) ) ) ) # ( !\controllerObstacle2|obstacle_y [4] & ( 
// \controllerObstacle2|obstacle_y [7] & ( (\controllerObstacle2|obstacle_y [8] & (\controllerObstacle2|obstacle_y [5] & \controllerObstacle2|obstacle_y [6])) ) ) )

	.dataa(!\controllerObstacle2|obstacle_y [8]),
	.datab(!\controllerObstacle2|obstacle_y [5]),
	.datac(!\controllerObstacle2|obstacle_y [6]),
	.datad(gnd),
	.datae(!\controllerObstacle2|obstacle_y [4]),
	.dataf(!\controllerObstacle2|obstacle_y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan17~0 .extended_lut = "off";
defparam \LessThan17~0 .lut_mask = 64'h0000000001010505;
defparam \LessThan17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N21
cyclonev_lcell_comb \always1~25 (
// Equation(s):
// \always1~25_combout  = ( !\LessThan18~0_combout  & ( !\LessThan17~0_combout  & ( (\controllerObstacle2|obstacle_y [8] & (!\controllerObstacle2|obstacle_y [9] & \controllerObstacle2|obstacle_y [7])) ) ) )

	.dataa(gnd),
	.datab(!\controllerObstacle2|obstacle_y [8]),
	.datac(!\controllerObstacle2|obstacle_y [9]),
	.datad(!\controllerObstacle2|obstacle_y [7]),
	.datae(!\LessThan18~0_combout ),
	.dataf(!\LessThan17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~25 .extended_lut = "off";
defparam \always1~25 .lut_mask = 64'h0030000000000000;
defparam \always1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N54
cyclonev_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (\spawn_position_index~6_combout  & (\spawn_position_index~3_combout  & (!\spawn_position_index~1_combout  $ (!\spawn_position_index~0_combout )))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  $ (((\spawn_position_index~0_combout  & !\spawn_position_index~3_combout ))))) # 
// (\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  & ((!\spawn_position_index~0_combout ) # (!\spawn_position_index~3_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout  & ((!\spawn_position_index~3_combout ))) # (\spawn_position_index~6_combout  & (\spawn_position_index~1_combout  & \spawn_position_index~3_combout )))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~1 .extended_lut = "off";
defparam \Mux25~1 .lut_mask = 64'hC004D2E000000006;
defparam \Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N24
cyclonev_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~3_combout  $ (((!\spawn_position_index~1_combout ) # (\spawn_position_index~6_combout ))))) # 
// (\spawn_position_index~0_combout  & (((!\spawn_position_index~6_combout  & !\spawn_position_index~3_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & 
// ((!\spawn_position_index~1_combout ) # ((!\spawn_position_index~3_combout )))) # (\spawn_position_index~6_combout  & (\spawn_position_index~0_combout  & ((\spawn_position_index~3_combout ) # (\spawn_position_index~1_combout )))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & ((!\spawn_position_index~0_combout  & (\spawn_position_index~6_combout )) # (\spawn_position_index~0_combout  & 
// ((!\spawn_position_index~3_combout ))))) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout  & ((\spawn_position_index~3_combout ))) # (\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout )))) ) ) ) # ( 
// !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & ((!\spawn_position_index~0_combout  & (\spawn_position_index~6_combout )) # (\spawn_position_index~0_combout  & 
// ((\spawn_position_index~3_combout ))))) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout  & ((!\spawn_position_index~3_combout ))) # (\spawn_position_index~6_combout  & (\spawn_position_index~0_combout  & 
// \spawn_position_index~3_combout )))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~0 .extended_lut = "off";
defparam \Mux25~0 .lut_mask = 64'h582B2E5CF1A3708C;
defparam \Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N15
cyclonev_lcell_comb \Mux25~2 (
// Equation(s):
// \Mux25~2_combout  = ( \Mux25~1_combout  & ( \Mux25~0_combout  & ( \spawn_position_index~4_combout  ) ) ) # ( \Mux25~1_combout  & ( !\Mux25~0_combout  ) ) # ( !\Mux25~1_combout  & ( !\Mux25~0_combout  & ( !\spawn_position_index~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spawn_position_index~4_combout ),
	.datad(gnd),
	.datae(!\Mux25~1_combout ),
	.dataf(!\Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~2 .extended_lut = "off";
defparam \Mux25~2 .lut_mask = 64'hF0F0FFFF00000F0F;
defparam \Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N48
cyclonev_lcell_comb \obstacle2_start_x~0 (
// Equation(s):
// \obstacle2_start_x~0_combout  = ( \Mux25~2_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle2_start_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle2_start_x~0 .extended_lut = "off";
defparam \obstacle2_start_x~0 .lut_mask = 64'h0000000000F000F0;
defparam \obstacle2_start_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y19_N49
dffeas \obstacle2_start_x[4] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle2_start_x~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle2_start_x[4]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle2_start_x[4] .is_wysiwyg = "true";
defparam \obstacle2_start_x[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N53
dffeas \controllerObstacle2|obstacle_x[4] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle2_start_x[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle2|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle2|obstacle_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle2|obstacle_x[4] .is_wysiwyg = "true";
defparam \controllerObstacle2|obstacle_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N48
cyclonev_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = ( \spawn_position_index~4_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~0_combout  & (\spawn_position_index~1_combout  & (\spawn_position_index~6_combout  & \spawn_position_index~3_combout ))) ) ) ) # ( 
// !\spawn_position_index~4_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout )) # (\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  & 
// (!\spawn_position_index~0_combout  $ (!\spawn_position_index~6_combout )))) ) ) ) # ( !\spawn_position_index~4_combout  & ( !\spawn_position_index~2_combout  & ( ((!\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout ) # 
// (\spawn_position_index~3_combout )))) # (\spawn_position_index~1_combout ) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~4_combout ),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~1 .extended_lut = "off";
defparam \Mux26~1 .lut_mask = 64'hB3BB00009A880002;
defparam \Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N6
cyclonev_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = ( \spawn_position_index~4_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~6_combout  & (\spawn_position_index~0_combout  & (\spawn_position_index~1_combout ))) # (\spawn_position_index~6_combout  & 
// ((!\spawn_position_index~1_combout  $ (!\spawn_position_index~3_combout )))) ) ) ) # ( !\spawn_position_index~4_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~6_combout  & ((!\spawn_position_index~1_combout  & 
// (\spawn_position_index~0_combout )) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~3_combout ))))) # (\spawn_position_index~6_combout  & ((!\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout )) # 
// (\spawn_position_index~0_combout  & ((!\spawn_position_index~3_combout ))))) ) ) ) # ( \spawn_position_index~4_combout  & ( !\spawn_position_index~2_combout  & ( (!\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout  & 
// (!\spawn_position_index~6_combout  & !\spawn_position_index~3_combout )) # (\spawn_position_index~1_combout  & ((\spawn_position_index~3_combout ))))) # (\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout  & 
// ((\spawn_position_index~3_combout ))) # (\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout )))) ) ) ) # ( !\spawn_position_index~4_combout  & ( !\spawn_position_index~2_combout  & ( (!\spawn_position_index~6_combout  & 
// ((!\spawn_position_index~3_combout ))) # (\spawn_position_index~6_combout  & ((\spawn_position_index~3_combout ) # (\spawn_position_index~0_combout ))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~4_combout ),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~0 .extended_lut = "off";
defparam \Mux26~0 .lut_mask = 64'hF50F90767D48131C;
defparam \Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N12
cyclonev_lcell_comb \Mux26~2 (
// Equation(s):
// \Mux26~2_combout  = ( \Mux26~0_combout  & ( (\spawn_position_index~5_combout  & \Mux26~1_combout ) ) ) # ( !\Mux26~0_combout  & ( (!\spawn_position_index~5_combout ) # (\Mux26~1_combout ) ) )

	.dataa(gnd),
	.datab(!\spawn_position_index~5_combout ),
	.datac(!\Mux26~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~2 .extended_lut = "off";
defparam \Mux26~2 .lut_mask = 64'hCFCFCFCF03030303;
defparam \Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N15
cyclonev_lcell_comb \obstacle2_start_x~1 (
// Equation(s):
// \obstacle2_start_x~1_combout  = ( \Mux26~2_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle2_start_x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle2_start_x~1 .extended_lut = "off";
defparam \obstacle2_start_x~1 .lut_mask = 64'h0000000000F000F0;
defparam \obstacle2_start_x~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N16
dffeas \obstacle2_start_x[3] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle2_start_x~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle2_start_x[3]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle2_start_x[3] .is_wysiwyg = "true";
defparam \obstacle2_start_x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N41
dffeas \controllerObstacle2|obstacle_x[3] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle2_start_x[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle2|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle2|obstacle_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle2|obstacle_x[3] .is_wysiwyg = "true";
defparam \controllerObstacle2|obstacle_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y19_N36
cyclonev_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & ((\spawn_position_index~3_combout ) # (\spawn_position_index~6_combout )))) # 
// (\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  $ (((\spawn_position_index~6_combout ) # (\spawn_position_index~0_combout ))))) ) ) ) # ( !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  $ (((!\spawn_position_index~6_combout  & \spawn_position_index~3_combout ))))) # (\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & 
// ((!\spawn_position_index~3_combout )))) ) ) ) # ( \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (((\spawn_position_index~0_combout  & !\spawn_position_index~6_combout )) # 
// (\spawn_position_index~3_combout ))) # (\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  & (\spawn_position_index~6_combout  & !\spawn_position_index~3_combout ))) ) ) ) # ( !\spawn_position_index~2_combout  & ( 
// !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (((\spawn_position_index~3_combout ) # (\spawn_position_index~6_combout )))) # (\spawn_position_index~0_combout  & (\spawn_position_index~3_combout  & 
// (!\spawn_position_index~1_combout  $ (!\spawn_position_index~6_combout )))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~0 .extended_lut = "off";
defparam \Mux27~0 .lut_mask = 64'h0CDE24AA99284237;
defparam \Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N18
cyclonev_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (\spawn_position_index~3_combout  & (\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  $ (!\spawn_position_index~1_combout )))) ) ) ) # ( 
// !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  & !\spawn_position_index~6_combout ))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  $ ((!\spawn_position_index~3_combout )))) # (\spawn_position_index~1_combout  & 
// (\spawn_position_index~6_combout  & ((!\spawn_position_index~0_combout ) # (!\spawn_position_index~3_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & 
// ((!\spawn_position_index~1_combout  & (\spawn_position_index~3_combout )) # (\spawn_position_index~1_combout  & ((\spawn_position_index~6_combout ))))) # (\spawn_position_index~0_combout  & (\spawn_position_index~6_combout  & 
// (!\spawn_position_index~1_combout  $ (!\spawn_position_index~3_combout )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~1 .extended_lut = "off";
defparam \Mux27~1 .lut_mask = 64'h083E487A80000006;
defparam \Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N51
cyclonev_lcell_comb \Mux27~2 (
// Equation(s):
// \Mux27~2_combout  = ( \Mux27~1_combout  & ( (!\Mux27~0_combout ) # (\spawn_position_index~4_combout ) ) ) # ( !\Mux27~1_combout  & ( (!\spawn_position_index~4_combout  & !\Mux27~0_combout ) ) )

	.dataa(!\spawn_position_index~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mux27~0_combout ),
	.datae(gnd),
	.dataf(!\Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~2 .extended_lut = "off";
defparam \Mux27~2 .lut_mask = 64'hAA00AA00FF55FF55;
defparam \Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N48
cyclonev_lcell_comb \obstacle2_start_x~2 (
// Equation(s):
// \obstacle2_start_x~2_combout  = ( \Mux27~2_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(gnd),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle2_start_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle2_start_x~2 .extended_lut = "off";
defparam \obstacle2_start_x~2 .lut_mask = 64'h0000000000CC00CC;
defparam \obstacle2_start_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y19_N49
dffeas \obstacle2_start_x[2] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle2_start_x~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle2_start_x[2]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle2_start_x[2] .is_wysiwyg = "true";
defparam \obstacle2_start_x[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y22_N23
dffeas \controllerObstacle2|obstacle_x[2] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle2_start_x[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle2|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle2|obstacle_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle2|obstacle_x[2] .is_wysiwyg = "true";
defparam \controllerObstacle2|obstacle_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N42
cyclonev_lcell_comb \Mux28~2 (
// Equation(s):
// \Mux28~2_combout  = ( \Mux38~1_combout  & ( \Mux38~0_combout  & ( ((!\spawn_position_index~5_combout  & (!\Mux28~0_combout )) # (\spawn_position_index~5_combout  & ((\Mux28~1_combout )))) # (\spawn_position_index~0_combout ) ) ) ) # ( !\Mux38~1_combout  & 
// ( \Mux38~0_combout  & ( (!\spawn_position_index~0_combout  & ((!\spawn_position_index~5_combout  & (!\Mux28~0_combout )) # (\spawn_position_index~5_combout  & ((\Mux28~1_combout ))))) # (\spawn_position_index~0_combout  & 
// (((!\spawn_position_index~5_combout )))) ) ) ) # ( \Mux38~1_combout  & ( !\Mux38~0_combout  & ( (!\spawn_position_index~0_combout  & ((!\spawn_position_index~5_combout  & (!\Mux28~0_combout )) # (\spawn_position_index~5_combout  & ((\Mux28~1_combout ))))) 
// # (\spawn_position_index~0_combout  & (((\spawn_position_index~5_combout )))) ) ) ) # ( !\Mux38~1_combout  & ( !\Mux38~0_combout  & ( (!\spawn_position_index~0_combout  & ((!\spawn_position_index~5_combout  & (!\Mux28~0_combout )) # 
// (\spawn_position_index~5_combout  & ((\Mux28~1_combout ))))) ) ) )

	.dataa(!\Mux28~0_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\Mux28~1_combout ),
	.datad(!\spawn_position_index~5_combout ),
	.datae(!\Mux38~1_combout ),
	.dataf(!\Mux38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~2 .extended_lut = "off";
defparam \Mux28~2 .lut_mask = 64'h880C883FBB0CBB3F;
defparam \Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y18_N15
cyclonev_lcell_comb \obstacle2_start_x~3 (
// Equation(s):
// \obstacle2_start_x~3_combout  = ( \Mux28~2_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle2_start_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle2_start_x~3 .extended_lut = "off";
defparam \obstacle2_start_x~3 .lut_mask = 64'h0000000000AA00AA;
defparam \obstacle2_start_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y18_N16
dffeas \obstacle2_start_x[1] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle2_start_x~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle2_start_x[1]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle2_start_x[1] .is_wysiwyg = "true";
defparam \obstacle2_start_x[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N26
dffeas \controllerObstacle2|obstacle_x[1] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle2_start_x[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle2|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle2|obstacle_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle2|obstacle_x[1] .is_wysiwyg = "true";
defparam \controllerObstacle2|obstacle_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N0
cyclonev_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = ( !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  & !\spawn_position_index~6_combout ))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & ((!\spawn_position_index~0_combout ) # ((\spawn_position_index~3_combout  & \spawn_position_index~6_combout )))) # 
// (\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  $ (((!\spawn_position_index~6_combout ))))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & 
// (!\spawn_position_index~6_combout  $ (((\spawn_position_index~3_combout ) # (\spawn_position_index~0_combout ))))) # (\spawn_position_index~1_combout  & (((\spawn_position_index~3_combout  & !\spawn_position_index~6_combout )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~1 .extended_lut = "off";
defparam \Mux29~1 .lut_mask = 64'h834C99AE80000000;
defparam \Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N6
cyclonev_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & (!\spawn_position_index~3_combout ))) # (\spawn_position_index~1_combout  & 
// ((!\spawn_position_index~3_combout  & ((!\spawn_position_index~6_combout ))) # (\spawn_position_index~3_combout  & (\spawn_position_index~0_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  & (!\spawn_position_index~3_combout  $ (\spawn_position_index~6_combout )))) # (\spawn_position_index~0_combout  & (\spawn_position_index~1_combout  & (\spawn_position_index~3_combout 
//  & \spawn_position_index~6_combout ))) ) ) ) # ( \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~3_combout  & ((!\spawn_position_index~6_combout  & ((\spawn_position_index~1_combout ))) # 
// (\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout )))) # (\spawn_position_index~3_combout  & (!\spawn_position_index~6_combout  $ (((!\spawn_position_index~0_combout  & !\spawn_position_index~1_combout ))))) ) ) ) # ( 
// !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (((!\spawn_position_index~3_combout ) # (!\spawn_position_index~6_combout )) # (\spawn_position_index~1_combout ))) # 
// (\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout )) # (\spawn_position_index~6_combout  & ((\spawn_position_index~3_combout ))))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~0 .extended_lut = "off";
defparam \Mux29~0 .lut_mask = 64'hEEA737A880097141;
defparam \Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N30
cyclonev_lcell_comb \Mux29~2 (
// Equation(s):
// \Mux29~2_combout  = ( \Mux29~0_combout  & ( (!\spawn_position_index~4_combout ) # (\Mux29~1_combout ) ) ) # ( !\Mux29~0_combout  & ( (\spawn_position_index~4_combout  & \Mux29~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spawn_position_index~4_combout ),
	.datad(!\Mux29~1_combout ),
	.datae(gnd),
	.dataf(!\Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~2 .extended_lut = "off";
defparam \Mux29~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N33
cyclonev_lcell_comb \obstacle2_start_x~4 (
// Equation(s):
// \obstacle2_start_x~4_combout  = ( \Mux29~2_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle2_start_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle2_start_x~4 .extended_lut = "off";
defparam \obstacle2_start_x~4 .lut_mask = 64'h0000000000AA00AA;
defparam \obstacle2_start_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y16_N34
dffeas \obstacle2_start_x[0] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle2_start_x~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle2_start_x[0]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle2_start_x[0] .is_wysiwyg = "true";
defparam \obstacle2_start_x[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N23
dffeas \controllerObstacle2|obstacle_x[0] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle2_start_x[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle2|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle2|obstacle_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle2|obstacle_x[0] .is_wysiwyg = "true";
defparam \controllerObstacle2|obstacle_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N9
cyclonev_lcell_comb \LessThan13~0 (
// Equation(s):
// \LessThan13~0_combout  = ( \camera|posx [1] & ( \camera|posx [0] & ( (\controllerObstacle2|obstacle_x [2] & !\camera|posx [2]) ) ) ) # ( !\camera|posx [1] & ( \camera|posx [0] & ( (!\controllerObstacle2|obstacle_x [2] & (\controllerObstacle2|obstacle_x 
// [1] & !\camera|posx [2])) # (\controllerObstacle2|obstacle_x [2] & ((!\camera|posx [2]) # (\controllerObstacle2|obstacle_x [1]))) ) ) ) # ( \camera|posx [1] & ( !\camera|posx [0] & ( (!\controllerObstacle2|obstacle_x [2] & (\controllerObstacle2|obstacle_x 
// [1] & (!\camera|posx [2] & \controllerObstacle2|obstacle_x [0]))) # (\controllerObstacle2|obstacle_x [2] & ((!\camera|posx [2]) # ((\controllerObstacle2|obstacle_x [1] & \controllerObstacle2|obstacle_x [0])))) ) ) ) # ( !\camera|posx [1] & ( !\camera|posx 
// [0] & ( (!\controllerObstacle2|obstacle_x [2] & (!\camera|posx [2] & ((\controllerObstacle2|obstacle_x [0]) # (\controllerObstacle2|obstacle_x [1])))) # (\controllerObstacle2|obstacle_x [2] & (((!\camera|posx [2]) # (\controllerObstacle2|obstacle_x [0])) 
// # (\controllerObstacle2|obstacle_x [1]))) ) ) )

	.dataa(!\controllerObstacle2|obstacle_x [2]),
	.datab(!\controllerObstacle2|obstacle_x [1]),
	.datac(!\camera|posx [2]),
	.datad(!\controllerObstacle2|obstacle_x [0]),
	.datae(!\camera|posx [1]),
	.dataf(!\camera|posx [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan13~0 .extended_lut = "off";
defparam \LessThan13~0 .lut_mask = 64'h71F5507171715050;
defparam \LessThan13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N54
cyclonev_lcell_comb \LessThan13~1 (
// Equation(s):
// \LessThan13~1_combout  = ( \camera|posx [3] & ( \LessThan13~0_combout  & ( (!\controllerObstacle2|obstacle_x [4] & (\controllerObstacle2|obstacle_x [3] & !\camera|posx [4])) # (\controllerObstacle2|obstacle_x [4] & ((!\camera|posx [4]) # 
// (\controllerObstacle2|obstacle_x [3]))) ) ) ) # ( !\camera|posx [3] & ( \LessThan13~0_combout  & ( (!\camera|posx [4]) # (\controllerObstacle2|obstacle_x [4]) ) ) ) # ( \camera|posx [3] & ( !\LessThan13~0_combout  & ( (\controllerObstacle2|obstacle_x [4] 
// & !\camera|posx [4]) ) ) ) # ( !\camera|posx [3] & ( !\LessThan13~0_combout  & ( (!\controllerObstacle2|obstacle_x [4] & (\controllerObstacle2|obstacle_x [3] & !\camera|posx [4])) # (\controllerObstacle2|obstacle_x [4] & ((!\camera|posx [4]) # 
// (\controllerObstacle2|obstacle_x [3]))) ) ) )

	.dataa(gnd),
	.datab(!\controllerObstacle2|obstacle_x [4]),
	.datac(!\controllerObstacle2|obstacle_x [3]),
	.datad(!\camera|posx [4]),
	.datae(!\camera|posx [3]),
	.dataf(!\LessThan13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan13~1 .extended_lut = "off";
defparam \LessThan13~1 .lut_mask = 64'h3F033300FF333F03;
defparam \LessThan13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N39
cyclonev_lcell_comb \always1~26 (
// Equation(s):
// \always1~26_combout  = ( \LessThan13~2_combout  & ( (!\controllerObstacle2|obstacle_x [6] & (\controllerObstacle2|obstacle_x [5] & (!\camera|posx [5] & !\camera|posx [6]))) # (\controllerObstacle2|obstacle_x [6] & ((!\camera|posx [6]) # 
// ((\controllerObstacle2|obstacle_x [5] & !\camera|posx [5])))) ) )

	.dataa(!\controllerObstacle2|obstacle_x [6]),
	.datab(!\controllerObstacle2|obstacle_x [5]),
	.datac(!\camera|posx [5]),
	.datad(!\camera|posx [6]),
	.datae(gnd),
	.dataf(!\LessThan13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~26 .extended_lut = "off";
defparam \always1~26 .lut_mask = 64'h0000000075107510;
defparam \always1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N54
cyclonev_lcell_comb \Add17~0 (
// Equation(s):
// \Add17~0_combout  = ( \controllerObstacle2|obstacle_x [8] & ( \controllerObstacle2|obstacle_x [7] & ( !\controllerObstacle2|obstacle_x [9] $ (((!\controllerObstacle2|obstacle_x [6]) # (!\controllerObstacle2|obstacle_x [5]))) ) ) ) # ( 
// !\controllerObstacle2|obstacle_x [8] & ( \controllerObstacle2|obstacle_x [7] & ( \controllerObstacle2|obstacle_x [9] ) ) ) # ( \controllerObstacle2|obstacle_x [8] & ( !\controllerObstacle2|obstacle_x [7] & ( \controllerObstacle2|obstacle_x [9] ) ) ) # ( 
// !\controllerObstacle2|obstacle_x [8] & ( !\controllerObstacle2|obstacle_x [7] & ( \controllerObstacle2|obstacle_x [9] ) ) )

	.dataa(gnd),
	.datab(!\controllerObstacle2|obstacle_x [9]),
	.datac(!\controllerObstacle2|obstacle_x [6]),
	.datad(!\controllerObstacle2|obstacle_x [5]),
	.datae(!\controllerObstacle2|obstacle_x [8]),
	.dataf(!\controllerObstacle2|obstacle_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add17~0 .extended_lut = "off";
defparam \Add17~0 .lut_mask = 64'h333333333333333C;
defparam \Add17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N48
cyclonev_lcell_comb \Add17~2 (
// Equation(s):
// \Add17~2_combout  = ( \controllerObstacle2|obstacle_x [7] & ( (!\controllerObstacle2|obstacle_x [6]) # (!\controllerObstacle2|obstacle_x [5]) ) ) # ( !\controllerObstacle2|obstacle_x [7] & ( (\controllerObstacle2|obstacle_x [6] & 
// \controllerObstacle2|obstacle_x [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle2|obstacle_x [6]),
	.datad(!\controllerObstacle2|obstacle_x [5]),
	.datae(gnd),
	.dataf(!\controllerObstacle2|obstacle_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add17~2 .extended_lut = "off";
defparam \Add17~2 .lut_mask = 64'h000F000FFFF0FFF0;
defparam \Add17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N36
cyclonev_lcell_comb \Add17~1 (
// Equation(s):
// \Add17~1_combout  = ( \controllerObstacle2|obstacle_x [7] & ( !\controllerObstacle2|obstacle_x [8] $ (((!\controllerObstacle2|obstacle_x [5]) # (!\controllerObstacle2|obstacle_x [6]))) ) ) # ( !\controllerObstacle2|obstacle_x [7] & ( 
// \controllerObstacle2|obstacle_x [8] ) )

	.dataa(gnd),
	.datab(!\controllerObstacle2|obstacle_x [5]),
	.datac(!\controllerObstacle2|obstacle_x [8]),
	.datad(!\controllerObstacle2|obstacle_x [6]),
	.datae(gnd),
	.dataf(!\controllerObstacle2|obstacle_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add17~1 .extended_lut = "off";
defparam \Add17~1 .lut_mask = 64'h0F0F0F0F0F3C0F3C;
defparam \Add17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N0
cyclonev_lcell_comb \LessThan14~0 (
// Equation(s):
// \LessThan14~0_combout  = ( \Add17~1_combout  & ( \camera|posx [9] & ( (\camera|posx [8] & (\Add17~0_combout  & (!\camera|posx [7] $ (\Add17~2_combout )))) ) ) ) # ( !\Add17~1_combout  & ( \camera|posx [9] & ( (!\camera|posx [8] & (\Add17~0_combout  & 
// (!\camera|posx [7] $ (\Add17~2_combout )))) ) ) ) # ( \Add17~1_combout  & ( !\camera|posx [9] & ( (\camera|posx [8] & (!\Add17~0_combout  & (!\camera|posx [7] $ (\Add17~2_combout )))) ) ) ) # ( !\Add17~1_combout  & ( !\camera|posx [9] & ( (!\camera|posx 
// [8] & (!\Add17~0_combout  & (!\camera|posx [7] $ (\Add17~2_combout )))) ) ) )

	.dataa(!\camera|posx [7]),
	.datab(!\camera|posx [8]),
	.datac(!\Add17~0_combout ),
	.datad(!\Add17~2_combout ),
	.datae(!\Add17~1_combout ),
	.dataf(!\camera|posx [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan14~0 .extended_lut = "off";
defparam \LessThan14~0 .lut_mask = 64'h8040201008040201;
defparam \LessThan14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N36
cyclonev_lcell_comb \LessThan14~4 (
// Equation(s):
// \LessThan14~4_combout  = ( \camera|posx [7] & ( !\controllerObstacle2|obstacle_x [7] $ (((\controllerObstacle2|obstacle_x [6] & \controllerObstacle2|obstacle_x [5]))) ) )

	.dataa(!\controllerObstacle2|obstacle_x [6]),
	.datab(!\controllerObstacle2|obstacle_x [5]),
	.datac(!\controllerObstacle2|obstacle_x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|posx [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan14~4 .extended_lut = "off";
defparam \LessThan14~4 .lut_mask = 64'h00000000E1E1E1E1;
defparam \LessThan14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N30
cyclonev_lcell_comb \always1~27 (
// Equation(s):
// \always1~27_combout  = ( \controllerObstacle2|obstacle_x [8] & ( \camera|posx [9] & ( (\controllerObstacle2|obstacle_x [9] & ((!\camera|posx [8]) # ((\controllerObstacle2|obstacle_x [7] & !\camera|posx [7])))) ) ) ) # ( !\controllerObstacle2|obstacle_x 
// [8] & ( \camera|posx [9] & ( (\controllerObstacle2|obstacle_x [7] & (\controllerObstacle2|obstacle_x [9] & (!\camera|posx [7] & !\camera|posx [8]))) ) ) ) # ( \controllerObstacle2|obstacle_x [8] & ( !\camera|posx [9] & ( ((!\camera|posx [8]) # 
// ((\controllerObstacle2|obstacle_x [7] & !\camera|posx [7]))) # (\controllerObstacle2|obstacle_x [9]) ) ) ) # ( !\controllerObstacle2|obstacle_x [8] & ( !\camera|posx [9] & ( ((\controllerObstacle2|obstacle_x [7] & (!\camera|posx [7] & !\camera|posx [8]))) 
// # (\controllerObstacle2|obstacle_x [9]) ) ) )

	.dataa(!\controllerObstacle2|obstacle_x [7]),
	.datab(!\controllerObstacle2|obstacle_x [9]),
	.datac(!\camera|posx [7]),
	.datad(!\camera|posx [8]),
	.datae(!\controllerObstacle2|obstacle_x [8]),
	.dataf(!\camera|posx [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~27 .extended_lut = "off";
defparam \always1~27 .lut_mask = 64'h7333FF7310003310;
defparam \always1~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N42
cyclonev_lcell_comb \always1~28 (
// Equation(s):
// \always1~28_combout  = ( \LessThan14~4_combout  & ( !\always1~27_combout  & ( (!\Add17~0_combout  & (\Add17~1_combout  & (!\camera|posx [8] & !\camera|posx [9]))) # (\Add17~0_combout  & ((!\camera|posx [9]) # ((\Add17~1_combout  & !\camera|posx [8])))) ) 
// ) ) # ( !\LessThan14~4_combout  & ( !\always1~27_combout  & ( (!\Add17~0_combout  & (!\camera|posx [9] & ((!\camera|posx [8]) # (\Add17~1_combout )))) # (\Add17~0_combout  & (((!\camera|posx [8]) # (!\camera|posx [9])) # (\Add17~1_combout ))) ) ) )

	.dataa(!\Add17~1_combout ),
	.datab(!\camera|posx [8]),
	.datac(!\Add17~0_combout ),
	.datad(!\camera|posx [9]),
	.datae(!\LessThan14~4_combout ),
	.dataf(!\always1~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~28 .extended_lut = "off";
defparam \always1~28 .lut_mask = 64'hDF0D4F0400000000;
defparam \always1~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N21
cyclonev_lcell_comb \always1~29 (
// Equation(s):
// \always1~29_combout  = ( \LessThan14~0_combout  & ( \always1~28_combout  & ( (!\controllerObstacle2|obstacle_x [6] & ((!\camera|posx [6]) # ((!\camera|posx [5] & \controllerObstacle2|obstacle_x [5])))) # (\controllerObstacle2|obstacle_x [6] & 
// ((!\controllerObstacle2|obstacle_x [5]) # ((!\camera|posx [5] & !\camera|posx [6])))) ) ) ) # ( !\LessThan14~0_combout  & ( \always1~28_combout  ) )

	.dataa(!\controllerObstacle2|obstacle_x [6]),
	.datab(!\camera|posx [5]),
	.datac(!\controllerObstacle2|obstacle_x [5]),
	.datad(!\camera|posx [6]),
	.datae(!\LessThan14~0_combout ),
	.dataf(!\always1~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~29 .extended_lut = "off";
defparam \always1~29 .lut_mask = 64'h00000000FFFFFE58;
defparam \always1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N6
cyclonev_lcell_comb \LessThan14~1 (
// Equation(s):
// \LessThan14~1_combout  = ( \camera|posx [1] & ( \camera|posx [0] & ( (!\controllerObstacle2|obstacle_x [2] & ((!\controllerObstacle2|obstacle_x [1]) # ((!\controllerObstacle2|obstacle_x [0]) # (\camera|posx [2])))) # (\controllerObstacle2|obstacle_x [2] & 
// (\camera|posx [2] & ((!\controllerObstacle2|obstacle_x [1]) # (!\controllerObstacle2|obstacle_x [0])))) ) ) ) # ( !\camera|posx [1] & ( \camera|posx [0] & ( (!\controllerObstacle2|obstacle_x [2] & (((!\controllerObstacle2|obstacle_x [1] & 
// !\controllerObstacle2|obstacle_x [0])) # (\camera|posx [2]))) # (\controllerObstacle2|obstacle_x [2] & (!\controllerObstacle2|obstacle_x [1] & (\camera|posx [2] & !\controllerObstacle2|obstacle_x [0]))) ) ) ) # ( \camera|posx [1] & ( !\camera|posx [0] & ( 
// (!\controllerObstacle2|obstacle_x [2] & ((!\controllerObstacle2|obstacle_x [1]) # (\camera|posx [2]))) # (\controllerObstacle2|obstacle_x [2] & (!\controllerObstacle2|obstacle_x [1] & \camera|posx [2])) ) ) ) # ( !\camera|posx [1] & ( !\camera|posx [0] & 
// ( (!\controllerObstacle2|obstacle_x [2] & \camera|posx [2]) ) ) )

	.dataa(!\controllerObstacle2|obstacle_x [2]),
	.datab(!\controllerObstacle2|obstacle_x [1]),
	.datac(!\camera|posx [2]),
	.datad(!\controllerObstacle2|obstacle_x [0]),
	.datae(!\camera|posx [1]),
	.dataf(!\camera|posx [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan14~1 .extended_lut = "off";
defparam \LessThan14~1 .lut_mask = 64'h0A0A8E8E8E0AAF8E;
defparam \LessThan14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N51
cyclonev_lcell_comb \LessThan14~2 (
// Equation(s):
// \LessThan14~2_combout  = ( \LessThan14~1_combout  & ( (!\controllerObstacle2|obstacle_x [4] & ((!\controllerObstacle2|obstacle_x [3]) # ((\camera|posx [3]) # (\camera|posx [4])))) # (\controllerObstacle2|obstacle_x [4] & (\camera|posx [4] & 
// ((!\controllerObstacle2|obstacle_x [3]) # (\camera|posx [3])))) ) ) # ( !\LessThan14~1_combout  & ( (!\controllerObstacle2|obstacle_x [4] & (((!\controllerObstacle2|obstacle_x [3] & \camera|posx [3])) # (\camera|posx [4]))) # 
// (\controllerObstacle2|obstacle_x [4] & (!\controllerObstacle2|obstacle_x [3] & (\camera|posx [4] & \camera|posx [3]))) ) )

	.dataa(!\controllerObstacle2|obstacle_x [3]),
	.datab(!\controllerObstacle2|obstacle_x [4]),
	.datac(!\camera|posx [4]),
	.datad(!\camera|posx [3]),
	.datae(gnd),
	.dataf(!\LessThan14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan14~2 .extended_lut = "off";
defparam \LessThan14~2 .lut_mask = 64'h0C8E0C8E8ECF8ECF;
defparam \LessThan14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N12
cyclonev_lcell_comb \LessThan14~3 (
// Equation(s):
// \LessThan14~3_combout  = ( \LessThan14~0_combout  & ( \LessThan14~2_combout  & ( (!\controllerObstacle2|obstacle_x [5] & (\camera|posx [5] & (!\controllerObstacle2|obstacle_x [6] $ (\camera|posx [6])))) # (\controllerObstacle2|obstacle_x [5] & 
// (!\camera|posx [5] & (!\controllerObstacle2|obstacle_x [6] $ (!\camera|posx [6])))) ) ) )

	.dataa(!\controllerObstacle2|obstacle_x [6]),
	.datab(!\controllerObstacle2|obstacle_x [5]),
	.datac(!\camera|posx [6]),
	.datad(!\camera|posx [5]),
	.datae(!\LessThan14~0_combout ),
	.dataf(!\LessThan14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan14~3 .extended_lut = "off";
defparam \LessThan14~3 .lut_mask = 64'h0000000000001284;
defparam \LessThan14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y20_N6
cyclonev_lcell_comb \always1~30 (
// Equation(s):
// \always1~30_combout  = ( \always1~29_combout  & ( !\LessThan14~3_combout  & ( (\always1~25_combout  & (!\always1~26_combout  & ((!\LessThan13~3_combout ) # (!\LessThan13~1_combout )))) ) ) )

	.dataa(!\LessThan13~3_combout ),
	.datab(!\always1~25_combout ),
	.datac(!\LessThan13~1_combout ),
	.datad(!\always1~26_combout ),
	.datae(!\always1~29_combout ),
	.dataf(!\LessThan14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~30 .extended_lut = "off";
defparam \always1~30 .lut_mask = 64'h0000320000000000;
defparam \always1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N48
cyclonev_lcell_comb \LessThan21~0 (
// Equation(s):
// \LessThan21~0_combout  = ( \camera|posx [5] & ( !\controllerObstacle3|obstacle_x [8] $ (!\camera|posx [8] $ (((\camera|posx [6] & \camera|posx [7])))) ) ) # ( !\camera|posx [5] & ( !\controllerObstacle3|obstacle_x [8] $ (!\camera|posx [8]) ) )

	.dataa(!\camera|posx [6]),
	.datab(!\camera|posx [7]),
	.datac(!\controllerObstacle3|obstacle_x [8]),
	.datad(!\camera|posx [8]),
	.datae(gnd),
	.dataf(!\camera|posx [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan21~0 .extended_lut = "off";
defparam \LessThan21~0 .lut_mask = 64'h0FF00FF01EE11EE1;
defparam \LessThan21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N57
cyclonev_lcell_comb \LessThan21~1 (
// Equation(s):
// \LessThan21~1_combout  = ( \camera|posx [5] & ( !\controllerObstacle3|obstacle_x [6] $ (\camera|posx [6]) ) ) # ( !\camera|posx [5] & ( !\controllerObstacle3|obstacle_x [6] $ (!\camera|posx [6]) ) )

	.dataa(!\controllerObstacle3|obstacle_x [6]),
	.datab(gnd),
	.datac(!\camera|posx [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|posx [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan21~1 .extended_lut = "off";
defparam \LessThan21~1 .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \LessThan21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N0
cyclonev_lcell_comb \LessThan21~2 (
// Equation(s):
// \LessThan21~2_combout  = ( !\LessThan21~1_combout  & ( \Add12~2_combout  & ( (\controllerObstacle3|obstacle_x [9] & (!\LessThan21~0_combout  & (!\controllerObstacle3|obstacle_x [7] $ (\Add12~1_combout )))) ) ) ) # ( !\LessThan21~1_combout  & ( 
// !\Add12~2_combout  & ( (!\controllerObstacle3|obstacle_x [9] & (!\LessThan21~0_combout  & (!\controllerObstacle3|obstacle_x [7] $ (\Add12~1_combout )))) ) ) )

	.dataa(!\controllerObstacle3|obstacle_x [9]),
	.datab(!\controllerObstacle3|obstacle_x [7]),
	.datac(!\Add12~1_combout ),
	.datad(!\LessThan21~0_combout ),
	.datae(!\LessThan21~1_combout ),
	.dataf(!\Add12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan21~2 .extended_lut = "off";
defparam \LessThan21~2 .lut_mask = 64'h8200000041000000;
defparam \LessThan21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N6
cyclonev_lcell_comb \LessThan22~1 (
// Equation(s):
// \LessThan22~1_combout  = ( \controllerObstacle3|obstacle_x [5] & ( \camera|posx [5] & ( (\controllerObstacle3|obstacle_x [6] & !\camera|posx [6]) ) ) ) # ( !\controllerObstacle3|obstacle_x [5] & ( \camera|posx [5] & ( (!\controllerObstacle3|obstacle_x [6] 
// & !\camera|posx [6]) ) ) ) # ( \controllerObstacle3|obstacle_x [5] & ( !\camera|posx [5] & ( (\controllerObstacle3|obstacle_x [6] & \camera|posx [6]) ) ) ) # ( !\controllerObstacle3|obstacle_x [5] & ( !\camera|posx [5] & ( 
// (!\controllerObstacle3|obstacle_x [6] & \camera|posx [6]) ) ) )

	.dataa(gnd),
	.datab(!\controllerObstacle3|obstacle_x [6]),
	.datac(!\camera|posx [6]),
	.datad(gnd),
	.datae(!\controllerObstacle3|obstacle_x [5]),
	.dataf(!\camera|posx [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan22~1 .extended_lut = "off";
defparam \LessThan22~1 .lut_mask = 64'h0C0C0303C0C03030;
defparam \LessThan22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N24
cyclonev_lcell_comb \always1~43 (
// Equation(s):
// \always1~43_combout  = ( \Add12~0_combout  & ( \Add12~2_combout  & ( (\Add19~2_combout  & \Add19~1_combout ) ) ) ) # ( !\Add12~0_combout  & ( \Add12~2_combout  & ( (\Add19~1_combout  & ((!\controllerObstacle3|obstacle_x [9]) # 
// (!\controllerObstacle3|obstacle_x [8]))) ) ) ) # ( \Add12~0_combout  & ( !\Add12~2_combout  & ( (!\controllerObstacle3|obstacle_x [9] & ((\Add19~1_combout ) # (\Add19~2_combout ))) ) ) ) # ( !\Add12~0_combout  & ( !\Add12~2_combout  & ( 
// (!\controllerObstacle3|obstacle_x [9] & !\controllerObstacle3|obstacle_x [8]) ) ) )

	.dataa(!\controllerObstacle3|obstacle_x [9]),
	.datab(!\Add19~2_combout ),
	.datac(!\controllerObstacle3|obstacle_x [8]),
	.datad(!\Add19~1_combout ),
	.datae(!\Add12~0_combout ),
	.dataf(!\Add12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~43 .extended_lut = "off";
defparam \always1~43 .lut_mask = 64'hA0A022AA00FA0033;
defparam \always1~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N54
cyclonev_lcell_comb \LessThan22~0 (
// Equation(s):
// \LessThan22~0_combout  = ( \Add12~2_combout  & ( (\Add19~1_combout  & (!\Add19~2_combout  $ (\Add12~0_combout ))) ) ) # ( !\Add12~2_combout  & ( (!\Add19~1_combout  & (!\Add19~2_combout  $ (\Add12~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\Add19~1_combout ),
	.datac(!\Add19~2_combout ),
	.datad(!\Add12~0_combout ),
	.datae(gnd),
	.dataf(!\Add12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan22~0 .extended_lut = "off";
defparam \LessThan22~0 .lut_mask = 64'hC00CC00C30033003;
defparam \LessThan22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N12
cyclonev_lcell_comb \LessThan21~3 (
// Equation(s):
// \LessThan21~3_combout  = ( \camera|posx [5] & ( (\controllerObstacle3|obstacle_x [6] & \camera|posx [6]) ) ) # ( !\camera|posx [5] & ( (\controllerObstacle3|obstacle_x [6] & !\camera|posx [6]) ) )

	.dataa(!\controllerObstacle3|obstacle_x [6]),
	.datab(!\camera|posx [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|posx [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan21~3 .extended_lut = "off";
defparam \LessThan21~3 .lut_mask = 64'h4444444411111111;
defparam \LessThan21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N18
cyclonev_lcell_comb \always1~44 (
// Equation(s):
// \always1~44_combout  = ( \Add12~1_combout  & ( \Add12~2_combout  & ( (\controllerObstacle3|obstacle_x [9] & (\LessThan21~3_combout  & (\controllerObstacle3|obstacle_x [7] & !\LessThan21~0_combout ))) ) ) ) # ( !\Add12~1_combout  & ( \Add12~2_combout  & ( 
// (\controllerObstacle3|obstacle_x [9] & (!\LessThan21~0_combout  & ((\controllerObstacle3|obstacle_x [7]) # (\LessThan21~3_combout )))) ) ) ) # ( \Add12~1_combout  & ( !\Add12~2_combout  & ( (!\controllerObstacle3|obstacle_x [9] & (\LessThan21~3_combout  & 
// (\controllerObstacle3|obstacle_x [7] & !\LessThan21~0_combout ))) ) ) ) # ( !\Add12~1_combout  & ( !\Add12~2_combout  & ( (!\controllerObstacle3|obstacle_x [9] & (!\LessThan21~0_combout  & ((\controllerObstacle3|obstacle_x [7]) # (\LessThan21~3_combout 
// )))) ) ) )

	.dataa(!\controllerObstacle3|obstacle_x [9]),
	.datab(!\LessThan21~3_combout ),
	.datac(!\controllerObstacle3|obstacle_x [7]),
	.datad(!\LessThan21~0_combout ),
	.datae(!\Add12~1_combout ),
	.dataf(!\Add12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~44 .extended_lut = "off";
defparam \always1~44 .lut_mask = 64'h2A00020015000100;
defparam \always1~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N36
cyclonev_lcell_comb \always1~45 (
// Equation(s):
// \always1~45_combout  = ( \LessThan22~0_combout  & ( !\always1~44_combout  & ( (\always1~43_combout  & ((!\LessThan22~1_combout  & ((!\Add12~1_combout ) # (\Add19~0_combout ))) # (\LessThan22~1_combout  & (\Add19~0_combout  & !\Add12~1_combout )))) ) ) ) # 
// ( !\LessThan22~0_combout  & ( !\always1~44_combout  & ( \always1~43_combout  ) ) )

	.dataa(!\LessThan22~1_combout ),
	.datab(!\Add19~0_combout ),
	.datac(!\always1~43_combout ),
	.datad(!\Add12~1_combout ),
	.datae(!\LessThan22~0_combout ),
	.dataf(!\always1~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~45 .extended_lut = "off";
defparam \always1~45 .lut_mask = 64'h0F0F0B0200000000;
defparam \always1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N15
cyclonev_lcell_comb \LessThan22~3 (
// Equation(s):
// \LessThan22~3_combout  = ( \camera|posx [5] & ( !\controllerObstacle3|obstacle_x [6] $ (!\camera|posx [6] $ (!\controllerObstacle3|obstacle_x [5])) ) ) # ( !\camera|posx [5] & ( !\controllerObstacle3|obstacle_x [6] $ (!\camera|posx [6] $ 
// (\controllerObstacle3|obstacle_x [5])) ) )

	.dataa(!\controllerObstacle3|obstacle_x [6]),
	.datab(gnd),
	.datac(!\camera|posx [6]),
	.datad(!\controllerObstacle3|obstacle_x [5]),
	.datae(gnd),
	.dataf(!\camera|posx [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan22~3 .extended_lut = "off";
defparam \LessThan22~3 .lut_mask = 64'h5AA55AA5A55AA55A;
defparam \LessThan22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y23_N24
cyclonev_lcell_comb \LessThan22~2 (
// Equation(s):
// \LessThan22~2_combout  = ( \camera|posx [5] & ( \camera|posx [6] & ( !\controllerObstacle3|obstacle_x [7] $ (!\camera|posx [7] $ (((!\controllerObstacle3|obstacle_x [5]) # (!\controllerObstacle3|obstacle_x [6])))) ) ) ) # ( !\camera|posx [5] & ( 
// \camera|posx [6] & ( !\controllerObstacle3|obstacle_x [7] $ (!\camera|posx [7] $ (((\controllerObstacle3|obstacle_x [5] & \controllerObstacle3|obstacle_x [6])))) ) ) ) # ( \camera|posx [5] & ( !\camera|posx [6] & ( !\controllerObstacle3|obstacle_x [7] $ 
// (!\camera|posx [7] $ (((\controllerObstacle3|obstacle_x [5] & \controllerObstacle3|obstacle_x [6])))) ) ) ) # ( !\camera|posx [5] & ( !\camera|posx [6] & ( !\controllerObstacle3|obstacle_x [7] $ (!\camera|posx [7] $ (((\controllerObstacle3|obstacle_x [5] 
// & \controllerObstacle3|obstacle_x [6])))) ) ) )

	.dataa(!\controllerObstacle3|obstacle_x [7]),
	.datab(!\camera|posx [7]),
	.datac(!\controllerObstacle3|obstacle_x [5]),
	.datad(!\controllerObstacle3|obstacle_x [6]),
	.datae(!\camera|posx [5]),
	.dataf(!\camera|posx [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan22~2 .extended_lut = "off";
defparam \LessThan22~2 .lut_mask = 64'h6669666966699996;
defparam \LessThan22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N42
cyclonev_lcell_comb \LessThan22~4 (
// Equation(s):
// \LessThan22~4_combout  = ( \Add12~0_combout  & ( \Add12~2_combout  & ( (\Add19~2_combout  & (!\LessThan22~3_combout  & (\Add19~1_combout  & !\LessThan22~2_combout ))) ) ) ) # ( !\Add12~0_combout  & ( \Add12~2_combout  & ( (!\Add19~2_combout  & 
// (!\LessThan22~3_combout  & (\Add19~1_combout  & !\LessThan22~2_combout ))) ) ) ) # ( \Add12~0_combout  & ( !\Add12~2_combout  & ( (\Add19~2_combout  & (!\LessThan22~3_combout  & (!\Add19~1_combout  & !\LessThan22~2_combout ))) ) ) ) # ( !\Add12~0_combout  
// & ( !\Add12~2_combout  & ( (!\Add19~2_combout  & (!\LessThan22~3_combout  & (!\Add19~1_combout  & !\LessThan22~2_combout ))) ) ) )

	.dataa(!\Add19~2_combout ),
	.datab(!\LessThan22~3_combout ),
	.datac(!\Add19~1_combout ),
	.datad(!\LessThan22~2_combout ),
	.datae(!\Add12~0_combout ),
	.dataf(!\Add12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan22~4 .extended_lut = "off";
defparam \LessThan22~4 .lut_mask = 64'h8000400008000400;
defparam \LessThan22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N33
cyclonev_lcell_comb \always1~46 (
// Equation(s):
// \always1~46_combout  = ( \LessThan21~2_combout  & ( \LessThan20~1_combout  & ( (!\controllerObstacle3|obstacle_x [5] & ((!\camera|posx [5] & (\LessThan22~4_combout )) # (\camera|posx [5] & ((\LessThan19~1_combout ))))) # (\controllerObstacle3|obstacle_x 
// [5] & (((!\camera|posx [5] & \LessThan19~1_combout )) # (\LessThan22~4_combout ))) ) ) ) # ( !\LessThan21~2_combout  & ( \LessThan20~1_combout  & ( (\LessThan22~4_combout  & ((!\camera|posx [5]) # (\controllerObstacle3|obstacle_x [5]))) ) ) ) # ( 
// \LessThan21~2_combout  & ( !\LessThan20~1_combout  & ( (!\controllerObstacle3|obstacle_x [5] & (\camera|posx [5] & ((\LessThan19~1_combout )))) # (\controllerObstacle3|obstacle_x [5] & (!\camera|posx [5] & ((\LessThan19~1_combout ) # 
// (\LessThan22~4_combout )))) ) ) ) # ( !\LessThan21~2_combout  & ( !\LessThan20~1_combout  & ( (\controllerObstacle3|obstacle_x [5] & (!\camera|posx [5] & \LessThan22~4_combout )) ) ) )

	.dataa(!\controllerObstacle3|obstacle_x [5]),
	.datab(!\camera|posx [5]),
	.datac(!\LessThan22~4_combout ),
	.datad(!\LessThan19~1_combout ),
	.datae(!\LessThan21~2_combout ),
	.dataf(!\LessThan20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~46 .extended_lut = "off";
defparam \always1~46 .lut_mask = 64'h040404660D0D0D6F;
defparam \always1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N48
cyclonev_lcell_comb \always1~47 (
// Equation(s):
// \always1~47_combout  = ( \always1~45_combout  & ( !\always1~46_combout  & ( (\always1~42_combout  & ((!\controllerObstacle3|obstacle_x [5]) # ((!\camera|posx [5]) # (!\LessThan21~2_combout )))) ) ) )

	.dataa(!\controllerObstacle3|obstacle_x [5]),
	.datab(!\camera|posx [5]),
	.datac(!\LessThan21~2_combout ),
	.datad(!\always1~42_combout ),
	.datae(!\always1~45_combout ),
	.dataf(!\always1~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~47 .extended_lut = "off";
defparam \always1~47 .lut_mask = 64'h000000FE00000000;
defparam \always1~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N9
cyclonev_lcell_comb \LessThan15~1 (
// Equation(s):
// \LessThan15~1_combout  = ( \camera|posx [5] & ( !\controllerObstacle2|obstacle_x [6] $ (\camera|posx [6]) ) ) # ( !\camera|posx [5] & ( !\controllerObstacle2|obstacle_x [6] $ (!\camera|posx [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle2|obstacle_x [6]),
	.datad(!\camera|posx [6]),
	.datae(gnd),
	.dataf(!\camera|posx [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan15~1 .extended_lut = "off";
defparam \LessThan15~1 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \LessThan15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N6
cyclonev_lcell_comb \LessThan15~0 (
// Equation(s):
// \LessThan15~0_combout  = ( \camera|posx [8] & ( !\controllerObstacle2|obstacle_x [8] $ (((\camera|posx [5] & (\camera|posx [6] & \camera|posx [7])))) ) ) # ( !\camera|posx [8] & ( !\controllerObstacle2|obstacle_x [8] $ (((!\camera|posx [5]) # 
// ((!\camera|posx [6]) # (!\camera|posx [7])))) ) )

	.dataa(!\camera|posx [5]),
	.datab(!\camera|posx [6]),
	.datac(!\controllerObstacle2|obstacle_x [8]),
	.datad(!\camera|posx [7]),
	.datae(gnd),
	.dataf(!\camera|posx [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan15~0 .extended_lut = "off";
defparam \LessThan15~0 .lut_mask = 64'h0F1E0F1EF0E1F0E1;
defparam \LessThan15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N0
cyclonev_lcell_comb \LessThan15~2 (
// Equation(s):
// \LessThan15~2_combout  = ( \Add12~1_combout  & ( \Add12~2_combout  & ( (\controllerObstacle2|obstacle_x [9] & (!\LessThan15~1_combout  & (\controllerObstacle2|obstacle_x [7] & !\LessThan15~0_combout ))) ) ) ) # ( !\Add12~1_combout  & ( \Add12~2_combout  & 
// ( (\controllerObstacle2|obstacle_x [9] & (!\LessThan15~1_combout  & (!\controllerObstacle2|obstacle_x [7] & !\LessThan15~0_combout ))) ) ) ) # ( \Add12~1_combout  & ( !\Add12~2_combout  & ( (!\controllerObstacle2|obstacle_x [9] & (!\LessThan15~1_combout  
// & (\controllerObstacle2|obstacle_x [7] & !\LessThan15~0_combout ))) ) ) ) # ( !\Add12~1_combout  & ( !\Add12~2_combout  & ( (!\controllerObstacle2|obstacle_x [9] & (!\LessThan15~1_combout  & (!\controllerObstacle2|obstacle_x [7] & !\LessThan15~0_combout 
// ))) ) ) )

	.dataa(!\controllerObstacle2|obstacle_x [9]),
	.datab(!\LessThan15~1_combout ),
	.datac(!\controllerObstacle2|obstacle_x [7]),
	.datad(!\LessThan15~0_combout ),
	.datae(!\Add12~1_combout ),
	.dataf(!\Add12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan15~2 .extended_lut = "off";
defparam \LessThan15~2 .lut_mask = 64'h8000080040000400;
defparam \LessThan15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N18
cyclonev_lcell_comb \LessThan16~0 (
// Equation(s):
// \LessThan16~0_combout  = ( \Add12~2_combout  & ( (\Add17~0_combout  & (!\Add12~0_combout  $ (\Add17~1_combout ))) ) ) # ( !\Add12~2_combout  & ( (!\Add17~0_combout  & (!\Add12~0_combout  $ (\Add17~1_combout ))) ) )

	.dataa(!\Add12~0_combout ),
	.datab(gnd),
	.datac(!\Add17~1_combout ),
	.datad(!\Add17~0_combout ),
	.datae(gnd),
	.dataf(!\Add12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan16~0 .extended_lut = "off";
defparam \LessThan16~0 .lut_mask = 64'hA500A50000A500A5;
defparam \LessThan16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N9
cyclonev_lcell_comb \always1~48 (
// Equation(s):
// \always1~48_combout  = ( \Add12~2_combout  & ( \Add17~1_combout  & ( (\Add17~0_combout  & (((!\controllerObstacle2|obstacle_x [8]) # (!\controllerObstacle2|obstacle_x [9])) # (\Add12~0_combout ))) ) ) ) # ( !\Add12~2_combout  & ( \Add17~1_combout  & ( 
// (!\controllerObstacle2|obstacle_x [9] & ((!\controllerObstacle2|obstacle_x [8]) # (\Add12~0_combout ))) ) ) ) # ( \Add12~2_combout  & ( !\Add17~1_combout  & ( (!\Add12~0_combout  & (\Add17~0_combout  & ((!\controllerObstacle2|obstacle_x [8]) # 
// (!\controllerObstacle2|obstacle_x [9])))) ) ) ) # ( !\Add12~2_combout  & ( !\Add17~1_combout  & ( (!\controllerObstacle2|obstacle_x [9] & ((!\Add12~0_combout  & (!\controllerObstacle2|obstacle_x [8])) # (\Add12~0_combout  & ((\Add17~0_combout ))))) ) ) )

	.dataa(!\Add12~0_combout ),
	.datab(!\controllerObstacle2|obstacle_x [8]),
	.datac(!\Add17~0_combout ),
	.datad(!\controllerObstacle2|obstacle_x [9]),
	.datae(!\Add12~2_combout ),
	.dataf(!\Add17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~48 .extended_lut = "off";
defparam \always1~48 .lut_mask = 64'h8D000A08DD000F0D;
defparam \always1~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y20_N3
cyclonev_lcell_comb \LessThan16~1 (
// Equation(s):
// \LessThan16~1_combout  = ( !\camera|posx [5] & ( \camera|posx [6] & ( !\controllerObstacle2|obstacle_x [5] $ (\controllerObstacle2|obstacle_x [6]) ) ) ) # ( \camera|posx [5] & ( !\camera|posx [6] & ( !\controllerObstacle2|obstacle_x [5] $ 
// (\controllerObstacle2|obstacle_x [6]) ) ) )

	.dataa(!\controllerObstacle2|obstacle_x [5]),
	.datab(!\controllerObstacle2|obstacle_x [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\camera|posx [5]),
	.dataf(!\camera|posx [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan16~1 .extended_lut = "off";
defparam \LessThan16~1 .lut_mask = 64'h0000999999990000;
defparam \LessThan16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N12
cyclonev_lcell_comb \LessThan15~3 (
// Equation(s):
// \LessThan15~3_combout  = ( \camera|posx [6] & ( (\controllerObstacle2|obstacle_x [6] & \camera|posx [5]) ) ) # ( !\camera|posx [6] & ( (\controllerObstacle2|obstacle_x [6] & !\camera|posx [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle2|obstacle_x [6]),
	.datad(!\camera|posx [5]),
	.datae(gnd),
	.dataf(!\camera|posx [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan15~3 .extended_lut = "off";
defparam \LessThan15~3 .lut_mask = 64'h0F000F00000F000F;
defparam \LessThan15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N48
cyclonev_lcell_comb \always1~49 (
// Equation(s):
// \always1~49_combout  = ( \LessThan15~3_combout  & ( \Add12~2_combout  & ( (\controllerObstacle2|obstacle_x [9] & (!\LessThan15~0_combout  & ((!\Add12~1_combout ) # (\controllerObstacle2|obstacle_x [7])))) ) ) ) # ( !\LessThan15~3_combout  & ( 
// \Add12~2_combout  & ( (\controllerObstacle2|obstacle_x [9] & (!\LessThan15~0_combout  & (\controllerObstacle2|obstacle_x [7] & !\Add12~1_combout ))) ) ) ) # ( \LessThan15~3_combout  & ( !\Add12~2_combout  & ( (!\controllerObstacle2|obstacle_x [9] & 
// (!\LessThan15~0_combout  & ((!\Add12~1_combout ) # (\controllerObstacle2|obstacle_x [7])))) ) ) ) # ( !\LessThan15~3_combout  & ( !\Add12~2_combout  & ( (!\controllerObstacle2|obstacle_x [9] & (!\LessThan15~0_combout  & (\controllerObstacle2|obstacle_x 
// [7] & !\Add12~1_combout ))) ) ) )

	.dataa(!\controllerObstacle2|obstacle_x [9]),
	.datab(!\LessThan15~0_combout ),
	.datac(!\controllerObstacle2|obstacle_x [7]),
	.datad(!\Add12~1_combout ),
	.datae(!\LessThan15~3_combout ),
	.dataf(!\Add12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~49 .extended_lut = "off";
defparam \always1~49 .lut_mask = 64'h0800880804004404;
defparam \always1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N0
cyclonev_lcell_comb \always1~50 (
// Equation(s):
// \always1~50_combout  = ( \Add17~2_combout  & ( !\always1~49_combout  & ( (\always1~48_combout  & ((!\LessThan16~0_combout ) # ((!\Add12~1_combout ) # (!\LessThan16~1_combout )))) ) ) ) # ( !\Add17~2_combout  & ( !\always1~49_combout  & ( 
// (\always1~48_combout  & ((!\LessThan16~0_combout ) # ((!\Add12~1_combout  & !\LessThan16~1_combout )))) ) ) )

	.dataa(!\LessThan16~0_combout ),
	.datab(!\Add12~1_combout ),
	.datac(!\always1~48_combout ),
	.datad(!\LessThan16~1_combout ),
	.datae(!\Add17~2_combout ),
	.dataf(!\always1~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~50 .extended_lut = "off";
defparam \always1~50 .lut_mask = 64'h0E0A0F0E00000000;
defparam \always1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N39
cyclonev_lcell_comb \LessThan16~3 (
// Equation(s):
// \LessThan16~3_combout  = ( \camera|posx [5] & ( !\controllerObstacle2|obstacle_x [5] $ (!\controllerObstacle2|obstacle_x [6] $ (!\camera|posx [6])) ) ) # ( !\camera|posx [5] & ( !\controllerObstacle2|obstacle_x [5] $ (!\controllerObstacle2|obstacle_x [6] 
// $ (\camera|posx [6])) ) )

	.dataa(gnd),
	.datab(!\controllerObstacle2|obstacle_x [5]),
	.datac(!\controllerObstacle2|obstacle_x [6]),
	.datad(!\camera|posx [6]),
	.datae(gnd),
	.dataf(!\camera|posx [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan16~3 .extended_lut = "off";
defparam \LessThan16~3 .lut_mask = 64'h3CC33CC3C33CC33C;
defparam \LessThan16~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N12
cyclonev_lcell_comb \LessThan16~2 (
// Equation(s):
// \LessThan16~2_combout  = ( \camera|posx [6] & ( \camera|posx [5] & ( !\controllerObstacle2|obstacle_x [7] $ (!\camera|posx [7] $ (((!\controllerObstacle2|obstacle_x [6]) # (!\controllerObstacle2|obstacle_x [5])))) ) ) ) # ( !\camera|posx [6] & ( 
// \camera|posx [5] & ( !\controllerObstacle2|obstacle_x [7] $ (!\camera|posx [7] $ (((\controllerObstacle2|obstacle_x [6] & \controllerObstacle2|obstacle_x [5])))) ) ) ) # ( \camera|posx [6] & ( !\camera|posx [5] & ( !\controllerObstacle2|obstacle_x [7] $ 
// (!\camera|posx [7] $ (((\controllerObstacle2|obstacle_x [6] & \controllerObstacle2|obstacle_x [5])))) ) ) ) # ( !\camera|posx [6] & ( !\camera|posx [5] & ( !\controllerObstacle2|obstacle_x [7] $ (!\camera|posx [7] $ (((\controllerObstacle2|obstacle_x [6] 
// & \controllerObstacle2|obstacle_x [5])))) ) ) )

	.dataa(!\controllerObstacle2|obstacle_x [6]),
	.datab(!\controllerObstacle2|obstacle_x [5]),
	.datac(!\controllerObstacle2|obstacle_x [7]),
	.datad(!\camera|posx [7]),
	.datae(!\camera|posx [6]),
	.dataf(!\camera|posx [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan16~2 .extended_lut = "off";
defparam \LessThan16~2 .lut_mask = 64'h1EE11EE11EE1E11E;
defparam \LessThan16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N42
cyclonev_lcell_comb \LessThan16~4 (
// Equation(s):
// \LessThan16~4_combout  = ( \Add12~0_combout  & ( \Add12~2_combout  & ( (\Add17~0_combout  & (!\LessThan16~3_combout  & (\Add17~1_combout  & !\LessThan16~2_combout ))) ) ) ) # ( !\Add12~0_combout  & ( \Add12~2_combout  & ( (\Add17~0_combout  & 
// (!\LessThan16~3_combout  & (!\Add17~1_combout  & !\LessThan16~2_combout ))) ) ) ) # ( \Add12~0_combout  & ( !\Add12~2_combout  & ( (!\Add17~0_combout  & (!\LessThan16~3_combout  & (\Add17~1_combout  & !\LessThan16~2_combout ))) ) ) ) # ( !\Add12~0_combout 
//  & ( !\Add12~2_combout  & ( (!\Add17~0_combout  & (!\LessThan16~3_combout  & (!\Add17~1_combout  & !\LessThan16~2_combout ))) ) ) )

	.dataa(!\Add17~0_combout ),
	.datab(!\LessThan16~3_combout ),
	.datac(!\Add17~1_combout ),
	.datad(!\LessThan16~2_combout ),
	.datae(!\Add12~0_combout ),
	.dataf(!\Add12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan16~4 .extended_lut = "off";
defparam \LessThan16~4 .lut_mask = 64'h8000080040000400;
defparam \LessThan16~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y20_N33
cyclonev_lcell_comb \always1~51 (
// Equation(s):
// \always1~51_combout  = ( \LessThan15~2_combout  & ( \LessThan14~2_combout  & ( (!\camera|posx [5] & (((\controllerObstacle2|obstacle_x [5] & \LessThan13~1_combout )) # (\LessThan16~4_combout ))) # (\camera|posx [5] & ((!\controllerObstacle2|obstacle_x [5] 
// & ((\LessThan13~1_combout ))) # (\controllerObstacle2|obstacle_x [5] & (\LessThan16~4_combout )))) ) ) ) # ( !\LessThan15~2_combout  & ( \LessThan14~2_combout  & ( (\LessThan16~4_combout  & ((!\camera|posx [5]) # (\controllerObstacle2|obstacle_x [5]))) ) 
// ) ) # ( \LessThan15~2_combout  & ( !\LessThan14~2_combout  & ( (!\camera|posx [5] & (\controllerObstacle2|obstacle_x [5] & ((\LessThan13~1_combout ) # (\LessThan16~4_combout )))) # (\camera|posx [5] & (!\controllerObstacle2|obstacle_x [5] & 
// ((\LessThan13~1_combout )))) ) ) ) # ( !\LessThan15~2_combout  & ( !\LessThan14~2_combout  & ( (!\camera|posx [5] & (\controllerObstacle2|obstacle_x [5] & \LessThan16~4_combout )) ) ) )

	.dataa(!\camera|posx [5]),
	.datab(!\controllerObstacle2|obstacle_x [5]),
	.datac(!\LessThan16~4_combout ),
	.datad(!\LessThan13~1_combout ),
	.datae(!\LessThan15~2_combout ),
	.dataf(!\LessThan14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~51 .extended_lut = "off";
defparam \always1~51 .lut_mask = 64'h020202660B0B0B6F;
defparam \always1~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N42
cyclonev_lcell_comb \always1~52 (
// Equation(s):
// \always1~52_combout  = ( \always1~50_combout  & ( !\always1~51_combout  & ( (\always1~25_combout  & ((!\camera|posx [5]) # ((!\controllerObstacle2|obstacle_x [5]) # (!\LessThan15~2_combout )))) ) ) )

	.dataa(!\camera|posx [5]),
	.datab(!\controllerObstacle2|obstacle_x [5]),
	.datac(!\LessThan15~2_combout ),
	.datad(!\always1~25_combout ),
	.datae(!\always1~50_combout ),
	.dataf(!\always1~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~52 .extended_lut = "off";
defparam \always1~52 .lut_mask = 64'h000000FE00000000;
defparam \always1~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N6
cyclonev_lcell_comb \game_over[0]~1 (
// Equation(s):
// \game_over[0]~1_combout  = ( !\always1~47_combout  & ( !\always1~52_combout  & ( (!\always1~57_combout  & (!\always1~36_combout  & (!\always1~41_combout  & !\always1~30_combout ))) ) ) )

	.dataa(!\always1~57_combout ),
	.datab(!\always1~36_combout ),
	.datac(!\always1~41_combout ),
	.datad(!\always1~30_combout ),
	.datae(!\always1~47_combout ),
	.dataf(!\always1~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\game_over[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \game_over[0]~1 .extended_lut = "off";
defparam \game_over[0]~1 .lut_mask = 64'h8000000000000000;
defparam \game_over[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N30
cyclonev_lcell_comb \controllerObstacle0|Add0~13 (
// Equation(s):
// \controllerObstacle0|Add0~13_sumout  = SUM(( \controllerObstacle0|obstacle_y [2] ) + ( VCC ) + ( !VCC ))
// \controllerObstacle0|Add0~14  = CARRY(( \controllerObstacle0|obstacle_y [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle0|obstacle_y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle0|Add0~13_sumout ),
	.cout(\controllerObstacle0|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle0|Add0~13 .extended_lut = "off";
defparam \controllerObstacle0|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \controllerObstacle0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N36
cyclonev_lcell_comb \controllerObstacle0|Add0~5 (
// Equation(s):
// \controllerObstacle0|Add0~5_sumout  = SUM(( \controllerObstacle0|obstacle_y [4] ) + ( GND ) + ( \controllerObstacle0|Add0~18  ))
// \controllerObstacle0|Add0~6  = CARRY(( \controllerObstacle0|obstacle_y [4] ) + ( GND ) + ( \controllerObstacle0|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controllerObstacle0|obstacle_y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle0|Add0~5_sumout ),
	.cout(\controllerObstacle0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle0|Add0~5 .extended_lut = "off";
defparam \controllerObstacle0|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \controllerObstacle0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N39
cyclonev_lcell_comb \controllerObstacle0|Add0~9 (
// Equation(s):
// \controllerObstacle0|Add0~9_sumout  = SUM(( \controllerObstacle0|obstacle_y [5] ) + ( GND ) + ( \controllerObstacle0|Add0~6  ))
// \controllerObstacle0|Add0~10  = CARRY(( \controllerObstacle0|obstacle_y [5] ) + ( GND ) + ( \controllerObstacle0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controllerObstacle0|obstacle_y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle0|Add0~9_sumout ),
	.cout(\controllerObstacle0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle0|Add0~9 .extended_lut = "off";
defparam \controllerObstacle0|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \controllerObstacle0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N7
dffeas \controllerObstacle0|obstacle_y[5] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\controllerObstacle0|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controllerObstacle0|obstacle_y[9]~0_combout ),
	.sload(vcc),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle0|obstacle_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle0|obstacle_y[5] .is_wysiwyg = "true";
defparam \controllerObstacle0|obstacle_y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N42
cyclonev_lcell_comb \controllerObstacle0|Add0~1 (
// Equation(s):
// \controllerObstacle0|Add0~1_sumout  = SUM(( \controllerObstacle0|obstacle_y [6] ) + ( GND ) + ( \controllerObstacle0|Add0~10  ))
// \controllerObstacle0|Add0~2  = CARRY(( \controllerObstacle0|obstacle_y [6] ) + ( GND ) + ( \controllerObstacle0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controllerObstacle0|obstacle_y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle0|Add0~1_sumout ),
	.cout(\controllerObstacle0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle0|Add0~1 .extended_lut = "off";
defparam \controllerObstacle0|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \controllerObstacle0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N45
cyclonev_lcell_comb \controllerObstacle0|Add0~29 (
// Equation(s):
// \controllerObstacle0|Add0~29_sumout  = SUM(( \controllerObstacle0|obstacle_y [7] ) + ( GND ) + ( \controllerObstacle0|Add0~2  ))
// \controllerObstacle0|Add0~30  = CARRY(( \controllerObstacle0|obstacle_y [7] ) + ( GND ) + ( \controllerObstacle0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle0|obstacle_y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle0|Add0~29_sumout ),
	.cout(\controllerObstacle0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle0|Add0~29 .extended_lut = "off";
defparam \controllerObstacle0|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controllerObstacle0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y27_N59
dffeas \controllerObstacle0|obstacle_y[7] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\controllerObstacle0|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controllerObstacle0|obstacle_y[9]~0_combout ),
	.sload(vcc),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle0|obstacle_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle0|obstacle_y[7] .is_wysiwyg = "true";
defparam \controllerObstacle0|obstacle_y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N48
cyclonev_lcell_comb \controllerObstacle0|Add0~25 (
// Equation(s):
// \controllerObstacle0|Add0~25_sumout  = SUM(( \controllerObstacle0|obstacle_y [8] ) + ( GND ) + ( \controllerObstacle0|Add0~30  ))
// \controllerObstacle0|Add0~26  = CARRY(( \controllerObstacle0|obstacle_y [8] ) + ( GND ) + ( \controllerObstacle0|Add0~30  ))

	.dataa(gnd),
	.datab(!\controllerObstacle0|obstacle_y [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle0|Add0~25_sumout ),
	.cout(\controllerObstacle0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle0|Add0~25 .extended_lut = "off";
defparam \controllerObstacle0|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \controllerObstacle0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y24_N47
dffeas \controllerObstacle0|obstacle_y[8] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\controllerObstacle0|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controllerObstacle0|obstacle_y[9]~0_combout ),
	.sload(vcc),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle0|obstacle_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle0|obstacle_y[8] .is_wysiwyg = "true";
defparam \controllerObstacle0|obstacle_y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N51
cyclonev_lcell_comb \controllerObstacle0|Add0~21 (
// Equation(s):
// \controllerObstacle0|Add0~21_sumout  = SUM(( \controllerObstacle0|obstacle_y [9] ) + ( GND ) + ( \controllerObstacle0|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controllerObstacle0|obstacle_y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle0|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle0|Add0~21 .extended_lut = "off";
defparam \controllerObstacle0|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \controllerObstacle0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y24_N29
dffeas \controllerObstacle0|obstacle_y[9] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\controllerObstacle0|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controllerObstacle0|obstacle_y[9]~0_combout ),
	.sload(vcc),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle0|obstacle_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle0|obstacle_y[9] .is_wysiwyg = "true";
defparam \controllerObstacle0|obstacle_y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N51
cyclonev_lcell_comb \controllerObstacle0|obstacle_y[9]~0 (
// Equation(s):
// \controllerObstacle0|obstacle_y[9]~0_combout  = ( \controllerObstacle0|obstacle_y [6] & ( (((\controllerObstacle0|obstacle_y [8] & \controllerObstacle0|obstacle_y [7])) # (\SW[0]~input_o )) # (\controllerObstacle0|obstacle_y [9]) ) ) # ( 
// !\controllerObstacle0|obstacle_y [6] & ( (\SW[0]~input_o ) # (\controllerObstacle0|obstacle_y [9]) ) )

	.dataa(!\controllerObstacle0|obstacle_y [9]),
	.datab(!\SW[0]~input_o ),
	.datac(!\controllerObstacle0|obstacle_y [8]),
	.datad(!\controllerObstacle0|obstacle_y [7]),
	.datae(gnd),
	.dataf(!\controllerObstacle0|obstacle_y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle0|obstacle_y[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle0|obstacle_y[9]~0 .extended_lut = "off";
defparam \controllerObstacle0|obstacle_y[9]~0 .lut_mask = 64'h77777777777F777F;
defparam \controllerObstacle0|obstacle_y[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N11
dffeas \controllerObstacle0|obstacle_y[2] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\controllerObstacle0|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controllerObstacle0|obstacle_y[9]~0_combout ),
	.sload(vcc),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle0|obstacle_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle0|obstacle_y[2] .is_wysiwyg = "true";
defparam \controllerObstacle0|obstacle_y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N33
cyclonev_lcell_comb \controllerObstacle0|Add0~17 (
// Equation(s):
// \controllerObstacle0|Add0~17_sumout  = SUM(( \controllerObstacle0|obstacle_y [3] ) + ( GND ) + ( \controllerObstacle0|Add0~14  ))
// \controllerObstacle0|Add0~18  = CARRY(( \controllerObstacle0|obstacle_y [3] ) + ( GND ) + ( \controllerObstacle0|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle0|obstacle_y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controllerObstacle0|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controllerObstacle0|Add0~17_sumout ),
	.cout(\controllerObstacle0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle0|Add0~17 .extended_lut = "off";
defparam \controllerObstacle0|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controllerObstacle0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y25_N5
dffeas \controllerObstacle0|obstacle_y[3] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\controllerObstacle0|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controllerObstacle0|obstacle_y[9]~0_combout ),
	.sload(vcc),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle0|obstacle_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle0|obstacle_y[3] .is_wysiwyg = "true";
defparam \controllerObstacle0|obstacle_y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N29
dffeas \controllerObstacle0|obstacle_y[4] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\controllerObstacle0|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controllerObstacle0|obstacle_y[9]~0_combout ),
	.sload(vcc),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle0|obstacle_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle0|obstacle_y[4] .is_wysiwyg = "true";
defparam \controllerObstacle0|obstacle_y[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N15
cyclonev_lcell_comb \always1~13 (
// Equation(s):
// \always1~13_combout  = ( \controllerObstacle0|obstacle_y [5] & ( \controllerObstacle0|obstacle_y [7] & ( (!\controllerObstacle0|obstacle_y [9] & (\controllerObstacle0|obstacle_y [8] & !\controllerObstacle0|obstacle_y [6])) ) ) ) # ( 
// !\controllerObstacle0|obstacle_y [5] & ( \controllerObstacle0|obstacle_y [7] & ( (!\controllerObstacle0|obstacle_y [9] & (\controllerObstacle0|obstacle_y [8] & ((!\controllerObstacle0|obstacle_y [4]) # (!\controllerObstacle0|obstacle_y [6])))) ) ) )

	.dataa(!\controllerObstacle0|obstacle_y [4]),
	.datab(!\controllerObstacle0|obstacle_y [9]),
	.datac(!\controllerObstacle0|obstacle_y [8]),
	.datad(!\controllerObstacle0|obstacle_y [6]),
	.datae(!\controllerObstacle0|obstacle_y [5]),
	.dataf(!\controllerObstacle0|obstacle_y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~13 .extended_lut = "off";
defparam \always1~13 .lut_mask = 64'h000000000C080C00;
defparam \always1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N48
cyclonev_lcell_comb \always1~12 (
// Equation(s):
// \always1~12_combout  = ( \controllerObstacle0|obstacle_y [2] & ( \controllerObstacle0|obstacle_y [5] & ( (!\controllerObstacle0|obstacle_y [6] & (!\controllerObstacle0|obstacle_y [3] & !\controllerObstacle0|obstacle_y [4])) ) ) ) # ( 
// !\controllerObstacle0|obstacle_y [2] & ( \controllerObstacle0|obstacle_y [5] & ( (!\controllerObstacle0|obstacle_y [6] & !\controllerObstacle0|obstacle_y [4]) ) ) ) # ( \controllerObstacle0|obstacle_y [2] & ( !\controllerObstacle0|obstacle_y [5] & ( 
// !\controllerObstacle0|obstacle_y [6] ) ) ) # ( !\controllerObstacle0|obstacle_y [2] & ( !\controllerObstacle0|obstacle_y [5] & ( !\controllerObstacle0|obstacle_y [6] ) ) )

	.dataa(!\controllerObstacle0|obstacle_y [6]),
	.datab(gnd),
	.datac(!\controllerObstacle0|obstacle_y [3]),
	.datad(!\controllerObstacle0|obstacle_y [4]),
	.datae(!\controllerObstacle0|obstacle_y [2]),
	.dataf(!\controllerObstacle0|obstacle_y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~12 .extended_lut = "off";
defparam \always1~12 .lut_mask = 64'hAAAAAAAAAA00A000;
defparam \always1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N54
cyclonev_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = ( \spawn_position_index~3_combout  & ( \spawn_position_index~5_combout  & ( (\spawn_position_index~6_combout  & (\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & \spawn_position_index~2_combout ))) ) ) ) # ( 
// !\spawn_position_index~3_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  & !\spawn_position_index~2_combout )) ) ) ) # ( \spawn_position_index~3_combout  & ( 
// !\spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & ((!\spawn_position_index~2_combout  & (\spawn_position_index~1_combout )) # (\spawn_position_index~2_combout  & ((!\spawn_position_index~0_combout ))))) # 
// (\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  $ (((!\spawn_position_index~1_combout  & \spawn_position_index~2_combout ))))) ) ) ) # ( !\spawn_position_index~3_combout  & ( !\spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout ) # (\spawn_position_index~2_combout )))) # (\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout )) ) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~0_combout ),
	.datad(!\spawn_position_index~2_combout ),
	.datae(!\spawn_position_index~3_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~2 .extended_lut = "off";
defparam \Mux4~2 .lut_mask = 64'hA2E272B4A0000001;
defparam \Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N18
cyclonev_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = ( \spawn_position_index~3_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (((!\spawn_position_index~0_combout ) # (\spawn_position_index~2_combout )) # (\spawn_position_index~6_combout ))) # 
// (\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  $ ((!\spawn_position_index~0_combout )))) ) ) ) # ( !\spawn_position_index~3_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & 
// (\spawn_position_index~1_combout  & ((\spawn_position_index~2_combout )))) # (\spawn_position_index~6_combout  & (\spawn_position_index~0_combout  & ((!\spawn_position_index~2_combout ) # (\spawn_position_index~1_combout )))) ) ) ) # ( 
// \spawn_position_index~3_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout  $ (!\spawn_position_index~2_combout )))) # 
// (\spawn_position_index~0_combout  & (!\spawn_position_index~6_combout  $ (((!\spawn_position_index~1_combout ) # (!\spawn_position_index~2_combout ))))) ) ) ) # ( !\spawn_position_index~3_combout  & ( !\spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~6_combout  & ((!\spawn_position_index~1_combout ) # ((\spawn_position_index~2_combout ) # (\spawn_position_index~0_combout )))) # (\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout  & 
// (\spawn_position_index~0_combout  & \spawn_position_index~2_combout ))) ) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\spawn_position_index~0_combout ),
	.datad(!\spawn_position_index~2_combout ),
	.datae(!\spawn_position_index~3_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~1 .extended_lut = "off";
defparam \Mux4~1 .lut_mask = 64'h8AAE25860523D6DE;
defparam \Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N39
cyclonev_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = ( \Mux4~1_combout  & ( (!\spawn_position_index~4_combout ) # (\Mux4~2_combout ) ) ) # ( !\Mux4~1_combout  & ( (\spawn_position_index~4_combout  & \Mux4~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spawn_position_index~4_combout ),
	.datad(!\Mux4~2_combout ),
	.datae(gnd),
	.dataf(!\Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~3 .extended_lut = "off";
defparam \Mux4~3 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N36
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \Mux4~3_combout  ) # ( !\Mux4~3_combout  & ( (!\gameController|gameon~q ) # (\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\gameController|gameon~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'hF3F3F3F3FFFFFFFF;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N37
dffeas \obstacle0_start_x[5] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle0_start_x[5]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle0_start_x[5] .is_wysiwyg = "true";
defparam \obstacle0_start_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N0
cyclonev_lcell_comb \controllerObstacle0|obstacle_x~0 (
// Equation(s):
// \controllerObstacle0|obstacle_x~0_combout  = ( \controllerObstacle0|obstacle_y [7] & ( \gameController|gameon~q  & ( (((\controllerObstacle0|obstacle_y [8] & \controllerObstacle0|obstacle_y [6])) # (\controllerObstacle0|obstacle_y [9])) # (\SW[0]~input_o 
// ) ) ) ) # ( !\controllerObstacle0|obstacle_y [7] & ( \gameController|gameon~q  & ( (\controllerObstacle0|obstacle_y [9]) # (\SW[0]~input_o ) ) ) ) # ( \controllerObstacle0|obstacle_y [7] & ( !\gameController|gameon~q  & ( \SW[0]~input_o  ) ) ) # ( 
// !\controllerObstacle0|obstacle_y [7] & ( !\gameController|gameon~q  & ( \SW[0]~input_o  ) ) )

	.dataa(!\controllerObstacle0|obstacle_y [8]),
	.datab(!\controllerObstacle0|obstacle_y [6]),
	.datac(!\SW[0]~input_o ),
	.datad(!\controllerObstacle0|obstacle_y [9]),
	.datae(!\controllerObstacle0|obstacle_y [7]),
	.dataf(!\gameController|gameon~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle0|obstacle_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle0|obstacle_x~0 .extended_lut = "off";
defparam \controllerObstacle0|obstacle_x~0 .lut_mask = 64'h0F0F0F0F0FFF1FFF;
defparam \controllerObstacle0|obstacle_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N29
dffeas \controllerObstacle0|obstacle_x[5] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle0_start_x[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle0|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle0|obstacle_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle0|obstacle_x[5] .is_wysiwyg = "true";
defparam \controllerObstacle0|obstacle_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N18
cyclonev_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~4_combout  & ( (\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & (\spawn_position_index~3_combout  & \spawn_position_index~6_combout ))) ) ) ) # ( 
// !\spawn_position_index~2_combout  & ( \spawn_position_index~4_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  & (!\spawn_position_index~3_combout  & !\spawn_position_index~6_combout ))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~4_combout  & ( (!\spawn_position_index~3_combout  & (!\spawn_position_index~6_combout  & (!\spawn_position_index~1_combout  $ (\spawn_position_index~0_combout )))) # 
// (\spawn_position_index~3_combout  & (!\spawn_position_index~1_combout  $ ((!\spawn_position_index~0_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~4_combout  & ( (!\spawn_position_index~1_combout  & 
// (!\spawn_position_index~0_combout  $ (((\spawn_position_index~6_combout ) # (\spawn_position_index~3_combout ))))) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~0_combout  & (\spawn_position_index~3_combout  & 
// \spawn_position_index~6_combout )) # (\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout ))))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~2 .extended_lut = "off";
defparam \Mux3~2 .lut_mask = 64'h9326960680000001;
defparam \Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N12
cyclonev_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = ( \spawn_position_index~3_combout  & ( \spawn_position_index~4_combout  & ( (!\spawn_position_index~1_combout  & (\spawn_position_index~2_combout  & ((\spawn_position_index~0_combout ) # (\spawn_position_index~6_combout )))) # 
// (\spawn_position_index~1_combout  & ((!\spawn_position_index~0_combout  & ((\spawn_position_index~2_combout ))) # (\spawn_position_index~0_combout  & (\spawn_position_index~6_combout )))) ) ) ) # ( !\spawn_position_index~3_combout  & ( 
// \spawn_position_index~4_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  $ (!\spawn_position_index~0_combout  $ (!\spawn_position_index~2_combout )))) # (\spawn_position_index~1_combout  & 
// ((!\spawn_position_index~6_combout  & (\spawn_position_index~0_combout  & !\spawn_position_index~2_combout )) # (\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  & \spawn_position_index~2_combout )))) ) ) ) # ( 
// \spawn_position_index~3_combout  & ( !\spawn_position_index~4_combout  & ( (!\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & (!\spawn_position_index~6_combout  $ (\spawn_position_index~2_combout )))) # 
// (\spawn_position_index~1_combout  & (\spawn_position_index~6_combout  & ((!\spawn_position_index~0_combout ) # (!\spawn_position_index~2_combout )))) ) ) ) # ( !\spawn_position_index~3_combout  & ( !\spawn_position_index~4_combout  & ( 
// (!\spawn_position_index~1_combout  & (((\spawn_position_index~0_combout  & !\spawn_position_index~2_combout )) # (\spawn_position_index~6_combout ))) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout  $ 
// (\spawn_position_index~2_combout )) # (\spawn_position_index~0_combout ))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~6_combout ),
	.datac(!\spawn_position_index~0_combout ),
	.datad(!\spawn_position_index~2_combout ),
	.datae(!\spawn_position_index~3_combout ),
	.dataf(!\spawn_position_index~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~1 .extended_lut = "off";
defparam \Mux3~1 .lut_mask = 64'h6F3719128638017B;
defparam \Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N24
cyclonev_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = ( \Mux3~1_combout  & ( (\spawn_position_index~5_combout  & \Mux3~2_combout ) ) ) # ( !\Mux3~1_combout  & ( (!\spawn_position_index~5_combout ) # (\Mux3~2_combout ) ) )

	.dataa(gnd),
	.datab(!\spawn_position_index~5_combout ),
	.datac(!\Mux3~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~3 .extended_lut = "off";
defparam \Mux3~3 .lut_mask = 64'hCFCFCFCF03030303;
defparam \Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N27
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \Mux3~3_combout  ) # ( !\Mux3~3_combout  & ( (!\gameController|gameon~q ) # (\SW[0]~input_o ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\gameController|gameon~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'hF5F5F5F5FFFFFFFF;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y18_N28
dffeas \obstacle0_start_x[6] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle0_start_x[6]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle0_start_x[6] .is_wysiwyg = "true";
defparam \obstacle0_start_x[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N21
cyclonev_lcell_comb \controllerObstacle0|obstacle_x[6]~feeder (
// Equation(s):
// \controllerObstacle0|obstacle_x[6]~feeder_combout  = ( obstacle0_start_x[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!obstacle0_start_x[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controllerObstacle0|obstacle_x[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controllerObstacle0|obstacle_x[6]~feeder .extended_lut = "off";
defparam \controllerObstacle0|obstacle_x[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controllerObstacle0|obstacle_x[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y21_N23
dffeas \controllerObstacle0|obstacle_x[6] (
	.clk(\SLOW_CLK~q ),
	.d(\controllerObstacle0|obstacle_x[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controllerObstacle0|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle0|obstacle_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle0|obstacle_x[6] .is_wysiwyg = "true";
defparam \controllerObstacle0|obstacle_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N30
cyclonev_lcell_comb \Mux2~8 (
// Equation(s):
// \Mux2~8_combout  = ( \LessThan0~1_combout  & ( \spawn_position_index~1_combout  ) ) # ( !\LessThan0~1_combout  & ( \spawn_position_index~1_combout  & ( (!\Add5~5_sumout  & (!\Add5~21_sumout  & ((!\spawn_position_index~0_combout ) # (!\Add5~25_sumout )))) 
// ) ) ) # ( !\LessThan0~1_combout  & ( !\spawn_position_index~1_combout  & ( (!\Add5~5_sumout  & ((!\Add5~21_sumout  & ((\Add5~25_sumout ))) # (\Add5~21_sumout  & (!\spawn_position_index~0_combout  & !\Add5~25_sumout )))) ) ) )

	.dataa(!\Add5~5_sumout ),
	.datab(!\Add5~21_sumout ),
	.datac(!\spawn_position_index~0_combout ),
	.datad(!\Add5~25_sumout ),
	.datae(!\LessThan0~1_combout ),
	.dataf(!\spawn_position_index~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~8 .extended_lut = "off";
defparam \Mux2~8 .lut_mask = 64'h208800008880FFFF;
defparam \Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N0
cyclonev_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = ( \Add6~13_sumout  & ( \Add6~17_sumout  & ( (\Mux2~8_combout  & !\LessThan0~1_combout ) ) ) ) # ( !\Add6~13_sumout  & ( \Add6~17_sumout  & ( (!\Mux2~8_combout  & (!\spawn_position_index~0_combout  & (\LessThan0~1_combout  & 
// !\Add6~1_sumout ))) # (\Mux2~8_combout  & (((!\LessThan0~1_combout )))) ) ) ) # ( \Add6~13_sumout  & ( !\Add6~17_sumout  & ( (\Mux2~8_combout  & !\LessThan0~1_combout ) ) ) ) # ( !\Add6~13_sumout  & ( !\Add6~17_sumout  & ( (!\Mux2~8_combout  & 
// (((\LessThan0~1_combout  & \Add6~1_sumout )))) # (\Mux2~8_combout  & ((!\spawn_position_index~0_combout ) # ((!\LessThan0~1_combout ) # (!\Add6~1_sumout )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\Mux2~8_combout ),
	.datac(!\LessThan0~1_combout ),
	.datad(!\Add6~1_sumout ),
	.datae(!\Add6~13_sumout ),
	.dataf(!\Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~3 .extended_lut = "off";
defparam \Mux2~3 .lut_mask = 64'h333E303038303030;
defparam \Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N12
cyclonev_lcell_comb \Mux2~7 (
// Equation(s):
// \Mux2~7_combout  = ( \LessThan0~1_combout  & ( \spawn_position_index~1_combout  & ( \spawn_position_index~0_combout  ) ) ) # ( !\LessThan0~1_combout  & ( \spawn_position_index~1_combout  & ( (!\Add5~5_sumout  & ((!\Add5~21_sumout  & 
// (!\spawn_position_index~0_combout  & \Add5~25_sumout )) # (\Add5~21_sumout  & (\spawn_position_index~0_combout )))) ) ) ) # ( \LessThan0~1_combout  & ( !\spawn_position_index~1_combout  & ( \spawn_position_index~0_combout  ) ) ) # ( !\LessThan0~1_combout  
// & ( !\spawn_position_index~1_combout  & ( (!\Add5~25_sumout  & ((!\Add5~5_sumout  & (\Add5~21_sumout  & \spawn_position_index~0_combout )) # (\Add5~5_sumout  & (!\Add5~21_sumout )))) ) ) )

	.dataa(!\Add5~5_sumout ),
	.datab(!\Add5~21_sumout ),
	.datac(!\spawn_position_index~0_combout ),
	.datad(!\Add5~25_sumout ),
	.datae(!\LessThan0~1_combout ),
	.dataf(!\spawn_position_index~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~7 .extended_lut = "off";
defparam \Mux2~7 .lut_mask = 64'h46000F0F02820F0F;
defparam \Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N24
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( \Add6~13_sumout  & ( \Add6~1_sumout  & ( (!\LessThan0~1_combout  & \Mux2~7_combout ) ) ) ) # ( !\Add6~13_sumout  & ( \Add6~1_sumout  & ( (!\LessThan0~1_combout  & (((\Mux2~7_combout )))) # (\LessThan0~1_combout  & 
// (\spawn_position_index~1_combout  & (!\Add6~17_sumout  $ (\Mux2~7_combout )))) ) ) ) # ( \Add6~13_sumout  & ( !\Add6~1_sumout  & ( (!\LessThan0~1_combout  & (((\Mux2~7_combout )))) # (\LessThan0~1_combout  & (!\Add6~17_sumout  & 
// (!\spawn_position_index~1_combout ))) ) ) ) # ( !\Add6~13_sumout  & ( !\Add6~1_sumout  & ( (\Mux2~7_combout  & ((!\LessThan0~1_combout ) # (\Add6~17_sumout ))) ) ) )

	.dataa(!\Add6~17_sumout ),
	.datab(!\spawn_position_index~1_combout ),
	.datac(!\LessThan0~1_combout ),
	.datad(!\Mux2~7_combout ),
	.datae(!\Add6~13_sumout ),
	.dataf(!\Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "off";
defparam \Mux2~1 .lut_mask = 64'h00F508F802F100F0;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N36
cyclonev_lcell_comb \Mux2~5 (
// Equation(s):
// \Mux2~5_combout  = ( \LessThan0~1_combout  & ( \spawn_position_index~1_combout  & ( \spawn_position_index~0_combout  ) ) ) # ( !\LessThan0~1_combout  & ( \spawn_position_index~1_combout  & ( (!\Add5~25_sumout  & (!\Add5~5_sumout  & (!\Add5~21_sumout  $ 
// (!\spawn_position_index~0_combout )))) # (\Add5~25_sumout  & (((!\Add5~21_sumout  & !\spawn_position_index~0_combout )))) ) ) ) # ( \LessThan0~1_combout  & ( !\spawn_position_index~1_combout  & ( !\spawn_position_index~0_combout  ) ) ) # ( 
// !\LessThan0~1_combout  & ( !\spawn_position_index~1_combout  & ( (!\Add5~21_sumout  & (!\spawn_position_index~0_combout  $ (((\Add5~5_sumout  & \Add5~25_sumout ))))) # (\Add5~21_sumout  & ((!\spawn_position_index~0_combout  & (\Add5~5_sumout )) # 
// (\spawn_position_index~0_combout  & ((\Add5~25_sumout ))))) ) ) )

	.dataa(!\Add5~5_sumout ),
	.datab(!\Add5~21_sumout ),
	.datac(!\spawn_position_index~0_combout ),
	.datad(!\Add5~25_sumout ),
	.datae(!\LessThan0~1_combout ),
	.dataf(!\spawn_position_index~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~5 .extended_lut = "off";
defparam \Mux2~5 .lut_mask = 64'hD097F0F028C00F0F;
defparam \Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N54
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \Add6~13_sumout  & ( \Add6~17_sumout  & ( (!\spawn_position_index~0_combout  & (((\Mux2~5_combout )))) # (\spawn_position_index~0_combout  & ((!\LessThan0~1_combout  & (\Mux2~5_combout )) # (\LessThan0~1_combout  & (!\Mux2~5_combout  
// & \Add6~1_sumout )))) ) ) ) # ( !\Add6~13_sumout  & ( \Add6~17_sumout  & ( (!\LessThan0~1_combout  & (((\Mux2~5_combout )))) # (\LessThan0~1_combout  & (!\Mux2~5_combout  & (!\spawn_position_index~0_combout  $ (\Add6~1_sumout )))) ) ) ) # ( 
// \Add6~13_sumout  & ( !\Add6~17_sumout  & ( (!\LessThan0~1_combout  & (((\Mux2~5_combout )))) # (\LessThan0~1_combout  & ((!\Mux2~5_combout  & ((\Add6~1_sumout ))) # (\Mux2~5_combout  & (!\spawn_position_index~0_combout  & !\Add6~1_sumout )))) ) ) ) # ( 
// !\Add6~13_sumout  & ( !\Add6~17_sumout  & ( (!\LessThan0~1_combout  & (((\Mux2~5_combout )))) # (\LessThan0~1_combout  & ((!\Add6~1_sumout  & ((\Mux2~5_combout ))) # (\Add6~1_sumout  & (!\spawn_position_index~0_combout )))) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\LessThan0~1_combout ),
	.datac(!\Mux2~5_combout ),
	.datad(!\Add6~1_sumout ),
	.datae(!\Add6~13_sumout ),
	.dataf(!\Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h0F2E0E3C2C1C0E1E;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N6
cyclonev_lcell_comb \Mux2~6 (
// Equation(s):
// \Mux2~6_combout  = ( \LessThan0~1_combout  & ( \spawn_position_index~1_combout  & ( \spawn_position_index~0_combout  ) ) ) # ( !\LessThan0~1_combout  & ( \spawn_position_index~1_combout  & ( (!\spawn_position_index~0_combout  & (\Add5~25_sumout  & 
// ((!\Add5~5_sumout ) # (\Add5~21_sumout )))) # (\spawn_position_index~0_combout  & (!\Add5~5_sumout  $ (((!\Add5~21_sumout  & \Add5~25_sumout ))))) ) ) ) # ( \LessThan0~1_combout  & ( !\spawn_position_index~1_combout  & ( !\spawn_position_index~0_combout  
// ) ) ) # ( !\LessThan0~1_combout  & ( !\spawn_position_index~1_combout  & ( (!\Add5~25_sumout  & (!\Add5~5_sumout  $ (((!\spawn_position_index~0_combout ))))) # (\Add5~25_sumout  & (!\Add5~21_sumout  & ((!\Add5~5_sumout ) # 
// (!\spawn_position_index~0_combout )))) ) ) )

	.dataa(!\Add5~5_sumout ),
	.datab(!\Add5~21_sumout ),
	.datac(!\spawn_position_index~0_combout ),
	.datad(!\Add5~25_sumout ),
	.datae(!\LessThan0~1_combout ),
	.dataf(!\spawn_position_index~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~6 .extended_lut = "off";
defparam \Mux2~6 .lut_mask = 64'h5AC8F0F00AB60F0F;
defparam \Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N18
cyclonev_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = ( \Add6~13_sumout  & ( \Add6~1_sumout  & ( (!\Mux2~6_combout  & (!\spawn_position_index~0_combout  & (\Add6~17_sumout  & \LessThan0~1_combout ))) # (\Mux2~6_combout  & (((!\Add6~17_sumout ) # (!\LessThan0~1_combout )))) ) ) ) # ( 
// !\Add6~13_sumout  & ( \Add6~1_sumout  & ( (!\Mux2~6_combout  & (\LessThan0~1_combout  & ((!\spawn_position_index~0_combout ) # (!\Add6~17_sumout )))) # (\Mux2~6_combout  & ((!\LessThan0~1_combout ) # (!\spawn_position_index~0_combout  $ (\Add6~17_sumout 
// )))) ) ) ) # ( \Add6~13_sumout  & ( !\Add6~1_sumout  & ( (\Mux2~6_combout  & ((!\spawn_position_index~0_combout ) # (!\LessThan0~1_combout ))) ) ) ) # ( !\Add6~13_sumout  & ( !\Add6~1_sumout  & ( (!\LessThan0~1_combout  & ((\Mux2~6_combout ))) # 
// (\LessThan0~1_combout  & (\spawn_position_index~0_combout )) ) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\Mux2~6_combout ),
	.datac(!\Add6~17_sumout ),
	.datad(!\LessThan0~1_combout ),
	.datae(!\Add6~13_sumout ),
	.dataf(!\Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~2 .extended_lut = "off";
defparam \Mux2~2 .lut_mask = 64'h3355332233E93338;
defparam \Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N42
cyclonev_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = ( \Mux2~0_combout  & ( \Mux2~2_combout  & ( (!\spawn_position_index~3_combout  & (((!\spawn_position_index~4_combout ) # (\Mux2~1_combout )))) # (\spawn_position_index~3_combout  & (\Mux2~3_combout  & ((\spawn_position_index~4_combout 
// )))) ) ) ) # ( !\Mux2~0_combout  & ( \Mux2~2_combout  & ( (\spawn_position_index~4_combout  & ((!\spawn_position_index~3_combout  & ((\Mux2~1_combout ))) # (\spawn_position_index~3_combout  & (\Mux2~3_combout )))) ) ) ) # ( \Mux2~0_combout  & ( 
// !\Mux2~2_combout  & ( (!\spawn_position_index~4_combout ) # ((!\spawn_position_index~3_combout  & ((\Mux2~1_combout ))) # (\spawn_position_index~3_combout  & (\Mux2~3_combout ))) ) ) ) # ( !\Mux2~0_combout  & ( !\Mux2~2_combout  & ( 
// (!\spawn_position_index~3_combout  & (((\Mux2~1_combout  & \spawn_position_index~4_combout )))) # (\spawn_position_index~3_combout  & (((!\spawn_position_index~4_combout )) # (\Mux2~3_combout ))) ) ) )

	.dataa(!\Mux2~3_combout ),
	.datab(!\spawn_position_index~3_combout ),
	.datac(!\Mux2~1_combout ),
	.datad(!\spawn_position_index~4_combout ),
	.datae(!\Mux2~0_combout ),
	.dataf(!\Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~4 .extended_lut = "off";
defparam \Mux2~4 .lut_mask = 64'h331DFF1D001DCC1D;
defparam \Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N48
cyclonev_lcell_comb \obstacle0_start_x~1 (
// Equation(s):
// \obstacle0_start_x~1_combout  = ( \Mux2~4_combout  & ( (\gameController|gameon~q  & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\gameController|gameon~q ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle0_start_x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle0_start_x~1 .extended_lut = "off";
defparam \obstacle0_start_x~1 .lut_mask = 64'h000000000F000F00;
defparam \obstacle0_start_x~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y17_N50
dffeas \obstacle0_start_x[7] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle0_start_x~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle0_start_x[7]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle0_start_x[7] .is_wysiwyg = "true";
defparam \obstacle0_start_x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y21_N53
dffeas \controllerObstacle0|obstacle_x[7] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle0_start_x[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle0|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle0|obstacle_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle0|obstacle_x[7] .is_wysiwyg = "true";
defparam \controllerObstacle0|obstacle_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N57
cyclonev_lcell_comb \Add13~0 (
// Equation(s):
// \Add13~0_combout  = ( \controllerObstacle0|obstacle_x [7] & ( (!\controllerObstacle0|obstacle_x [5]) # (!\controllerObstacle0|obstacle_x [6]) ) ) # ( !\controllerObstacle0|obstacle_x [7] & ( (\controllerObstacle0|obstacle_x [5] & 
// \controllerObstacle0|obstacle_x [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle0|obstacle_x [5]),
	.datad(!\controllerObstacle0|obstacle_x [6]),
	.datae(gnd),
	.dataf(!\controllerObstacle0|obstacle_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add13~0 .extended_lut = "off";
defparam \Add13~0 .lut_mask = 64'h000F000FFFF0FFF0;
defparam \Add13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N33
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~4_combout  & (!\spawn_position_index~6_combout  $ (\spawn_position_index~1_combout ))) ) ) # ( !\spawn_position_index~2_combout  & ( (\spawn_position_index~1_combout  & 
// (!\spawn_position_index~4_combout  $ (!\spawn_position_index~6_combout ))) ) )

	.dataa(gnd),
	.datab(!\spawn_position_index~4_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~1_combout ),
	.datae(gnd),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h003C003CC00CC00C;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N6
cyclonev_lcell_comb \obstacle0_start_x~2 (
// Equation(s):
// \obstacle0_start_x~2_combout  = ( \spawn_position_index~6_combout  & ( \spawn_position_index~4_combout  & ( (!\spawn_position_index~3_combout  & (!\spawn_position_index~0_combout  & (!\spawn_position_index~2_combout  $ (\spawn_position_index~1_combout 
// )))) # (\spawn_position_index~3_combout  & (\spawn_position_index~0_combout  & (!\spawn_position_index~2_combout  $ (\spawn_position_index~1_combout )))) ) ) ) # ( !\spawn_position_index~6_combout  & ( \spawn_position_index~4_combout  & ( 
// (!\spawn_position_index~3_combout  & (!\spawn_position_index~0_combout  & (!\spawn_position_index~2_combout  & !\spawn_position_index~1_combout ))) ) ) ) # ( \spawn_position_index~6_combout  & ( !\spawn_position_index~4_combout  & ( 
// (!\spawn_position_index~0_combout  & (\spawn_position_index~2_combout  & (!\spawn_position_index~3_combout  $ (\spawn_position_index~1_combout )))) # (\spawn_position_index~0_combout  & (!\spawn_position_index~3_combout  & 
// (!\spawn_position_index~2_combout  & \spawn_position_index~1_combout ))) ) ) ) # ( !\spawn_position_index~6_combout  & ( !\spawn_position_index~4_combout  & ( (!\spawn_position_index~3_combout  & (!\spawn_position_index~0_combout  & 
// (!\spawn_position_index~2_combout  & \spawn_position_index~1_combout ))) # (\spawn_position_index~3_combout  & (\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout )))) ) ) )

	.dataa(!\spawn_position_index~3_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~2_combout ),
	.datad(!\spawn_position_index~1_combout ),
	.datae(!\spawn_position_index~6_combout ),
	.dataf(!\spawn_position_index~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle0_start_x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle0_start_x~2 .extended_lut = "off";
defparam \obstacle0_start_x~2 .lut_mask = 64'h1180082480009009;
defparam \obstacle0_start_x~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N24
cyclonev_lcell_comb \obstacle0_start_x~9 (
// Equation(s):
// \obstacle0_start_x~9_combout  = ( !\spawn_position_index~5_combout  & ( ((!\SW[0]~input_o  & (\obstacle0_start_x~2_combout  & (\gameController|gameon~q )))) ) ) # ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (!\SW[0]~input_o 
//  & (\Mux0~0_combout  & (\gameController|gameon~q  & !\spawn_position_index~3_combout )))) ) )

	.dataa(!\spawn_position_index~0_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\Mux0~0_combout ),
	.datad(!\gameController|gameon~q ),
	.datae(!\spawn_position_index~5_combout ),
	.dataf(!\spawn_position_index~3_combout ),
	.datag(!\obstacle0_start_x~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle0_start_x~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle0_start_x~9 .extended_lut = "on";
defparam \obstacle0_start_x~9 .lut_mask = 64'h000C0008000C0000;
defparam \obstacle0_start_x~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N25
dffeas \obstacle0_start_x[9] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle0_start_x~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle0_start_x[9]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle0_start_x[9] .is_wysiwyg = "true";
defparam \obstacle0_start_x[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y23_N29
dffeas \controllerObstacle0|obstacle_x[9] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle0_start_x[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle0|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle0|obstacle_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle0|obstacle_x[9] .is_wysiwyg = "true";
defparam \controllerObstacle0|obstacle_x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N27
cyclonev_lcell_comb \Add13~1 (
// Equation(s):
// \Add13~1_combout  = ( \controllerObstacle0|obstacle_x [7] & ( (\controllerObstacle0|obstacle_x [5] & \controllerObstacle0|obstacle_x [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle0|obstacle_x [5]),
	.datad(!\controllerObstacle0|obstacle_x [6]),
	.datae(gnd),
	.dataf(!\controllerObstacle0|obstacle_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add13~1 .extended_lut = "off";
defparam \Add13~1 .lut_mask = 64'h00000000000F000F;
defparam \Add13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N27
cyclonev_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = ( !\spawn_position_index~4_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  & (\spawn_position_index~3_combout  & !\spawn_position_index~6_combout ))) # 
// (\spawn_position_index~0_combout  & (!\spawn_position_index~3_combout  & (!\spawn_position_index~1_combout  $ (!\spawn_position_index~6_combout )))) ) ) ) # ( \spawn_position_index~4_combout  & ( !\spawn_position_index~2_combout  & ( 
// (!\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  & (!\spawn_position_index~3_combout  & !\spawn_position_index~6_combout ))) ) ) ) # ( !\spawn_position_index~4_combout  & ( !\spawn_position_index~2_combout  & ( 
// (!\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout  & ((\spawn_position_index~6_combout ))) # (\spawn_position_index~1_combout  & (\spawn_position_index~3_combout  & !\spawn_position_index~6_combout )))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~4_combout ),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~1 .extended_lut = "off";
defparam \Mux1~1 .lut_mask = 64'h0488800018200000;
defparam \Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N9
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \spawn_position_index~4_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~6_combout ) # ((\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  $ (!\spawn_position_index~3_combout )))) ) ) ) # ( 
// !\spawn_position_index~4_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~1_combout  & (\spawn_position_index~0_combout  & (\spawn_position_index~3_combout  & \spawn_position_index~6_combout ))) # (\spawn_position_index~1_combout  
// & (!\spawn_position_index~3_combout  & (!\spawn_position_index~0_combout  $ (\spawn_position_index~6_combout )))) ) ) ) # ( \spawn_position_index~4_combout  & ( !\spawn_position_index~2_combout  & ( (!\spawn_position_index~0_combout  & 
// (\spawn_position_index~1_combout )) # (\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout ) # ((!\spawn_position_index~1_combout  & !\spawn_position_index~3_combout )))) ) ) ) # ( !\spawn_position_index~4_combout  & ( 
// !\spawn_position_index~2_combout  & ( (!\spawn_position_index~3_combout  & (!\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  $ (\spawn_position_index~6_combout )))) # (\spawn_position_index~3_combout  & 
// (\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  $ (!\spawn_position_index~6_combout )))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~3_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~4_combout ),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h812277644012FF12;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N39
cyclonev_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = ( \Mux1~0_combout  & ( (!\spawn_position_index~5_combout ) # (\Mux1~1_combout ) ) ) # ( !\Mux1~0_combout  & ( (\Mux1~1_combout  & \spawn_position_index~5_combout ) ) )

	.dataa(!\Mux1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spawn_position_index~5_combout ),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~2 .extended_lut = "off";
defparam \Mux1~2 .lut_mask = 64'h00550055FF55FF55;
defparam \Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N36
cyclonev_lcell_comb \obstacle0_start_x~0 (
// Equation(s):
// \obstacle0_start_x~0_combout  = ( \Mux1~2_combout  & ( (\gameController|gameon~q  & !\SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\gameController|gameon~q ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle0_start_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle0_start_x~0 .extended_lut = "off";
defparam \obstacle0_start_x~0 .lut_mask = 64'h0000000030303030;
defparam \obstacle0_start_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y18_N37
dffeas \obstacle0_start_x[8] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle0_start_x~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle0_start_x[8]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle0_start_x[8] .is_wysiwyg = "true";
defparam \obstacle0_start_x[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N26
dffeas \controllerObstacle0|obstacle_x[8] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle0_start_x[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle0|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle0|obstacle_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle0|obstacle_x[8] .is_wysiwyg = "true";
defparam \controllerObstacle0|obstacle_x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N24
cyclonev_lcell_comb \always1~9 (
// Equation(s):
// \always1~9_combout  = ( \Add12~2_combout  & ( (!\controllerObstacle0|obstacle_x [9] & (\Add13~1_combout  & (\controllerObstacle0|obstacle_x [8] & !\Add12~0_combout ))) # (\controllerObstacle0|obstacle_x [9] & ((!\Add13~1_combout  & 
// (!\controllerObstacle0|obstacle_x [8] $ (\Add12~0_combout ))) # (\Add13~1_combout  & (!\controllerObstacle0|obstacle_x [8] & \Add12~0_combout )))) ) ) # ( !\Add12~2_combout  & ( (!\controllerObstacle0|obstacle_x [9] & ((!\Add13~1_combout  & 
// (!\controllerObstacle0|obstacle_x [8] $ (\Add12~0_combout ))) # (\Add13~1_combout  & (!\controllerObstacle0|obstacle_x [8] & \Add12~0_combout )))) # (\controllerObstacle0|obstacle_x [9] & (\Add13~1_combout  & (\controllerObstacle0|obstacle_x [8] & 
// !\Add12~0_combout ))) ) )

	.dataa(!\controllerObstacle0|obstacle_x [9]),
	.datab(!\Add13~1_combout ),
	.datac(!\controllerObstacle0|obstacle_x [8]),
	.datad(!\Add12~0_combout ),
	.datae(gnd),
	.dataf(!\Add12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~9 .extended_lut = "off";
defparam \always1~9 .lut_mask = 64'h8128812842144214;
defparam \always1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N0
cyclonev_lcell_comb \always1~10 (
// Equation(s):
// \always1~10_combout  = ( \Add12~2_combout  & ( (!\Add12~0_combout  & (!\controllerObstacle0|obstacle_x [9] $ (((!\Add13~1_combout ) # (!\controllerObstacle0|obstacle_x [8]))))) # (\Add12~0_combout  & (\controllerObstacle0|obstacle_x [9] & 
// (!\Add13~1_combout  $ (!\controllerObstacle0|obstacle_x [8])))) ) ) # ( !\Add12~2_combout  & ( (!\controllerObstacle0|obstacle_x [9] & (((!\Add12~0_combout ) # (\controllerObstacle0|obstacle_x [8])) # (\Add13~1_combout ))) ) )

	.dataa(!\Add13~1_combout ),
	.datab(!\controllerObstacle0|obstacle_x [8]),
	.datac(!\controllerObstacle0|obstacle_x [9]),
	.datad(!\Add12~0_combout ),
	.datae(gnd),
	.dataf(!\Add12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~10 .extended_lut = "off";
defparam \always1~10 .lut_mask = 64'hF070F0701E061E06;
defparam \always1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N0
cyclonev_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (\spawn_position_index~6_combout  & (\spawn_position_index~0_combout  & (\spawn_position_index~1_combout  & \spawn_position_index~3_combout ))) ) ) ) # ( 
// !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & (\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  & !\spawn_position_index~3_combout ))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & ((!\spawn_position_index~3_combout  & (\spawn_position_index~6_combout )) # (\spawn_position_index~3_combout  & 
// ((!\spawn_position_index~0_combout ))))) # (\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  $ (((\spawn_position_index~0_combout  & !\spawn_position_index~3_combout ))))) ) ) ) # ( !\spawn_position_index~2_combout  & ( 
// !\spawn_position_index~5_combout  & ( (!\spawn_position_index~3_combout  & ((!\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  $ (!\spawn_position_index~1_combout ))) # (\spawn_position_index~6_combout  & 
// (!\spawn_position_index~0_combout  & !\spawn_position_index~1_combout )))) ) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~2 .extended_lut = "off";
defparam \Mux5~2 .lut_mask = 64'h680059CA20000001;
defparam \Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N30
cyclonev_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout  & (\spawn_position_index~0_combout )) # (\spawn_position_index~6_combout  & 
// ((!\spawn_position_index~3_combout ))))) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~0_combout  & ((\spawn_position_index~3_combout ))) # (\spawn_position_index~0_combout  & (!\spawn_position_index~6_combout  & 
// !\spawn_position_index~3_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (((!\spawn_position_index~3_combout )))) # (\spawn_position_index~1_combout  & 
// ((!\spawn_position_index~6_combout ) # ((\spawn_position_index~0_combout  & \spawn_position_index~3_combout )))) ) ) ) # ( \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & 
// (\spawn_position_index~6_combout  & ((\spawn_position_index~3_combout ) # (\spawn_position_index~1_combout )))) # (\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  $ (((!\spawn_position_index~3_combout ))))) ) ) ) # ( 
// !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (!\spawn_position_index~6_combout  $ (((!\spawn_position_index~3_combout ) # (\spawn_position_index~1_combout ))))) # 
// (\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  $ (((\spawn_position_index~3_combout ))))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~6_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~1 .extended_lut = "off";
defparam \Mux5~1 .lut_mask = 64'h2E95152EFA513A64;
defparam \Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N18
cyclonev_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = ( \Mux5~1_combout  & ( (\spawn_position_index~4_combout  & \Mux5~2_combout ) ) ) # ( !\Mux5~1_combout  & ( (!\spawn_position_index~4_combout ) # (\Mux5~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spawn_position_index~4_combout ),
	.datad(!\Mux5~2_combout ),
	.datae(gnd),
	.dataf(!\Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~3 .extended_lut = "off";
defparam \Mux5~3 .lut_mask = 64'hF0FFF0FF000F000F;
defparam \Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N21
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \Mux5~3_combout  ) # ( !\Mux5~3_combout  & ( (!\gameController|gameon~q ) # (\SW[0]~input_o ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'hFF55FF55FFFFFFFF;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N22
dffeas \obstacle0_start_x[4] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle0_start_x[4]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle0_start_x[4] .is_wysiwyg = "true";
defparam \obstacle0_start_x[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N59
dffeas \controllerObstacle0|obstacle_x[4] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle0_start_x[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle0|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle0|obstacle_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle0|obstacle_x[4] .is_wysiwyg = "true";
defparam \controllerObstacle0|obstacle_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N21
cyclonev_lcell_comb \obstacle0_start_x~8 (
// Equation(s):
// \obstacle0_start_x~8_combout  = ( \spawn_position_index~5_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  $ (((!\spawn_position_index~3_combout ) # (!\spawn_position_index~6_combout 
// ))))) ) ) ) # ( !\spawn_position_index~5_combout  & ( \spawn_position_index~2_combout  & ( (\spawn_position_index~3_combout  & (!\spawn_position_index~6_combout  $ (((\spawn_position_index~0_combout ) # (\spawn_position_index~1_combout ))))) ) ) ) # ( 
// \spawn_position_index~5_combout  & ( !\spawn_position_index~2_combout  & ( (!\spawn_position_index~1_combout  & (\spawn_position_index~3_combout )) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~3_combout  & 
// (!\spawn_position_index~0_combout  & \spawn_position_index~6_combout )) # (\spawn_position_index~3_combout  & (\spawn_position_index~0_combout )))) ) ) ) # ( !\spawn_position_index~5_combout  & ( !\spawn_position_index~2_combout  & ( 
// (!\spawn_position_index~1_combout  & (\spawn_position_index~3_combout )) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~3_combout  & (!\spawn_position_index~0_combout  & !\spawn_position_index~6_combout )) # 
// (\spawn_position_index~3_combout  & (\spawn_position_index~0_combout )))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~3_combout ),
	.datac(!\spawn_position_index~0_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~5_combout ),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle0_start_x~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle0_start_x~8 .extended_lut = "off";
defparam \obstacle0_start_x~8 .lut_mask = 64'h6323236320130A28;
defparam \obstacle0_start_x~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N30
cyclonev_lcell_comb \obstacle0_start_x~6 (
// Equation(s):
// \obstacle0_start_x~6_combout  = ( \spawn_position_index~4_combout  & ( \spawn_position_index~6_combout  & ( (\gameController|gameon~q  & (!\SW[0]~input_o  & ((!\spawn_position_index~0_combout ) # (\spawn_position_index~1_combout )))) ) ) ) # ( 
// !\spawn_position_index~4_combout  & ( \spawn_position_index~6_combout  & ( (\gameController|gameon~q  & !\SW[0]~input_o ) ) ) ) # ( \spawn_position_index~4_combout  & ( !\spawn_position_index~6_combout  & ( (\gameController|gameon~q  & !\SW[0]~input_o ) ) 
// ) ) # ( !\spawn_position_index~4_combout  & ( !\spawn_position_index~6_combout  & ( (\gameController|gameon~q  & !\SW[0]~input_o ) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\gameController|gameon~q ),
	.datac(!\spawn_position_index~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\spawn_position_index~4_combout ),
	.dataf(!\spawn_position_index~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle0_start_x~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle0_start_x~6 .extended_lut = "off";
defparam \obstacle0_start_x~6 .lut_mask = 64'h3300330033003100;
defparam \obstacle0_start_x~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N18
cyclonev_lcell_comb \obstacle0_start_x~7 (
// Equation(s):
// \obstacle0_start_x~7_combout  = ( \spawn_position_index~5_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout ) # ((!\spawn_position_index~3_combout  & \spawn_position_index~0_combout 
// )))) # (\spawn_position_index~1_combout  & (((!\spawn_position_index~0_combout )))) ) ) ) # ( !\spawn_position_index~5_combout  & ( \spawn_position_index~2_combout  & ( (!\spawn_position_index~3_combout  & (!\spawn_position_index~0_combout  & 
// ((!\spawn_position_index~6_combout )))) # (\spawn_position_index~3_combout  & (!\spawn_position_index~6_combout  $ (((!\spawn_position_index~1_combout ) # (\spawn_position_index~0_combout ))))) ) ) ) # ( \spawn_position_index~5_combout  & ( 
// !\spawn_position_index~2_combout  & ( (!\spawn_position_index~3_combout  & ((!\spawn_position_index~1_combout ) # ((!\spawn_position_index~0_combout  & !\spawn_position_index~6_combout )))) # (\spawn_position_index~3_combout  & 
// ((!\spawn_position_index~0_combout ) # ((!\spawn_position_index~1_combout  & \spawn_position_index~6_combout )))) ) ) ) # ( !\spawn_position_index~5_combout  & ( !\spawn_position_index~2_combout  & ( (!\spawn_position_index~3_combout  & 
// (!\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  $ (\spawn_position_index~6_combout )))) # (\spawn_position_index~3_combout  & ((!\spawn_position_index~1_combout  & ((!\spawn_position_index~0_combout ) # 
// (\spawn_position_index~6_combout ))) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout ))))) ) ) )

	.dataa(!\spawn_position_index~3_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\spawn_position_index~6_combout ),
	.datae(!\spawn_position_index~5_combout ),
	.dataf(!\spawn_position_index~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle0_start_x~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle0_start_x~7 .extended_lut = "off";
defparam \obstacle0_start_x~7 .lut_mask = 64'hC558ECF48C51FC2C;
defparam \obstacle0_start_x~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N30
cyclonev_lcell_comb \obstacle0_start_x~3 (
// Equation(s):
// \obstacle0_start_x~3_combout  = ( \obstacle0_start_x~7_combout  & ( (\obstacle0_start_x~6_combout  & ((!\spawn_position_index~4_combout ) # ((!\obstacle0_start_x~8_combout  & !\spawn_position_index~5_combout )))) ) ) # ( !\obstacle0_start_x~7_combout  & ( 
// (!\obstacle0_start_x~8_combout  & (\spawn_position_index~4_combout  & (\obstacle0_start_x~6_combout  & !\spawn_position_index~5_combout ))) ) )

	.dataa(!\obstacle0_start_x~8_combout ),
	.datab(!\spawn_position_index~4_combout ),
	.datac(!\obstacle0_start_x~6_combout ),
	.datad(!\spawn_position_index~5_combout ),
	.datae(gnd),
	.dataf(!\obstacle0_start_x~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle0_start_x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle0_start_x~3 .extended_lut = "off";
defparam \obstacle0_start_x~3 .lut_mask = 64'h020002000E0C0E0C;
defparam \obstacle0_start_x~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N31
dffeas \obstacle0_start_x[3] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle0_start_x~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle0_start_x[3]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle0_start_x[3] .is_wysiwyg = "true";
defparam \obstacle0_start_x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y21_N26
dffeas \controllerObstacle0|obstacle_x[3] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle0_start_x[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle0|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle0|obstacle_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle0|obstacle_x[3] .is_wysiwyg = "true";
defparam \controllerObstacle0|obstacle_x[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N12
cyclonev_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & (\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  $ (\spawn_position_index~3_combout )))) # 
// (\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  $ (((\spawn_position_index~3_combout ) # (\spawn_position_index~1_combout ))))) ) ) ) # ( !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~1_combout  & (((\spawn_position_index~0_combout  & !\spawn_position_index~3_combout )))) # (\spawn_position_index~1_combout  & (!\spawn_position_index~0_combout  $ (((!\spawn_position_index~6_combout  & 
// \spawn_position_index~3_combout ))))) ) ) ) # ( \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout ))) # 
// (\spawn_position_index~1_combout  & (((!\spawn_position_index~6_combout  & \spawn_position_index~0_combout )) # (\spawn_position_index~3_combout ))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~6_combout  & ((!\spawn_position_index~0_combout  & ((\spawn_position_index~3_combout ))) # (\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout  & !\spawn_position_index~3_combout )))) # 
// (\spawn_position_index~6_combout  & (((!\spawn_position_index~0_combout  & \spawn_position_index~1_combout )) # (\spawn_position_index~3_combout ))) ) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~1 .extended_lut = "off";
defparam \Mux7~1 .lut_mask = 64'h24DD828F3C066113;
defparam \Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N6
cyclonev_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (\spawn_position_index~6_combout  & (\spawn_position_index~0_combout  & (\spawn_position_index~1_combout  & \spawn_position_index~3_combout ))) ) ) ) # ( 
// !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  & (\spawn_position_index~1_combout  & !\spawn_position_index~3_combout ))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & (!\spawn_position_index~6_combout  & ((!\spawn_position_index~0_combout ) # (!\spawn_position_index~3_combout )))) # 
// (\spawn_position_index~1_combout  & ((!\spawn_position_index~0_combout  $ (!\spawn_position_index~3_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & 
// (!\spawn_position_index~6_combout )) # (\spawn_position_index~1_combout  & (\spawn_position_index~3_combout  & ((!\spawn_position_index~0_combout ) # (\spawn_position_index~6_combout )))) ) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~2 .extended_lut = "off";
defparam \Mux7~2 .lut_mask = 64'hA0ADA38C08000001;
defparam \Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N42
cyclonev_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = ( \Mux7~2_combout  & ( (!\Mux7~1_combout ) # (\spawn_position_index~4_combout ) ) ) # ( !\Mux7~2_combout  & ( (!\Mux7~1_combout  & !\spawn_position_index~4_combout ) ) )

	.dataa(gnd),
	.datab(!\Mux7~1_combout ),
	.datac(gnd),
	.datad(!\spawn_position_index~4_combout ),
	.datae(gnd),
	.dataf(!\Mux7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~3 .extended_lut = "off";
defparam \Mux7~3 .lut_mask = 64'hCC00CC00CCFFCCFF;
defparam \Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N45
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \Mux7~3_combout  ) # ( !\Mux7~3_combout  & ( (!\gameController|gameon~q ) # (\SW[0]~input_o ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'hFF55FF55FFFFFFFF;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N46
dffeas \obstacle0_start_x[2] (
	.clk(\SLOW_CLK~q ),
	.d(\Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle0_start_x[2]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle0_start_x[2] .is_wysiwyg = "true";
defparam \obstacle0_start_x[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N29
dffeas \controllerObstacle0|obstacle_x[2] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle0_start_x[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle0|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle0|obstacle_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle0|obstacle_x[2] .is_wysiwyg = "true";
defparam \controllerObstacle0|obstacle_x[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N54
cyclonev_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = ( !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & (!\spawn_position_index~3_combout  & (!\spawn_position_index~0_combout  $ (!\spawn_position_index~1_combout )))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~0_combout  & (((\spawn_position_index~1_combout )))) # (\spawn_position_index~0_combout  & (\spawn_position_index~6_combout  & 
// ((!\spawn_position_index~1_combout ) # (\spawn_position_index~3_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  & 
// (!\spawn_position_index~1_combout  $ (!\spawn_position_index~3_combout )))) # (\spawn_position_index~6_combout  & (((\spawn_position_index~0_combout  & \spawn_position_index~1_combout )) # (\spawn_position_index~3_combout ))) ) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~1 .extended_lut = "off";
defparam \Mux9~1 .lut_mask = 64'h09D51C1D28000000;
defparam \Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N24
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( \spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( (!\spawn_position_index~1_combout  & ((!\spawn_position_index~3_combout  & (\spawn_position_index~6_combout )) # (\spawn_position_index~3_combout  & 
// ((\spawn_position_index~0_combout ))))) # (\spawn_position_index~1_combout  & (((\spawn_position_index~0_combout  & !\spawn_position_index~3_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( \spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout  & ((!\spawn_position_index~3_combout ))) # (\spawn_position_index~6_combout  & (\spawn_position_index~1_combout  & \spawn_position_index~3_combout )))) ) ) ) # ( 
// \spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( (!\spawn_position_index~6_combout  & ((!\spawn_position_index~0_combout  & (!\spawn_position_index~1_combout )) # (\spawn_position_index~0_combout  & 
// ((\spawn_position_index~3_combout ))))) # (\spawn_position_index~6_combout  & ((!\spawn_position_index~0_combout ) # ((!\spawn_position_index~1_combout )))) ) ) ) # ( !\spawn_position_index~2_combout  & ( !\spawn_position_index~5_combout  & ( 
// (!\spawn_position_index~6_combout  & (((!\spawn_position_index~0_combout  & \spawn_position_index~3_combout )) # (\spawn_position_index~1_combout ))) # (\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  $ 
// (((\spawn_position_index~1_combout  & \spawn_position_index~3_combout ))))) ) ) )

	.dataa(!\spawn_position_index~6_combout ),
	.datab(!\spawn_position_index~0_combout ),
	.datac(!\spawn_position_index~1_combout ),
	.datad(!\spawn_position_index~3_combout ),
	.datae(!\spawn_position_index~2_combout ),
	.dataf(!\spawn_position_index~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h4ECBD4F688045330;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N39
cyclonev_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = ( \Mux9~0_combout  & ( (!\spawn_position_index~4_combout ) # (\Mux9~1_combout ) ) ) # ( !\Mux9~0_combout  & ( (\spawn_position_index~4_combout  & \Mux9~1_combout ) ) )

	.dataa(!\spawn_position_index~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mux9~1_combout ),
	.datae(gnd),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~2 .extended_lut = "off";
defparam \Mux9~2 .lut_mask = 64'h00550055AAFFAAFF;
defparam \Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N36
cyclonev_lcell_comb \obstacle0_start_x~5 (
// Equation(s):
// \obstacle0_start_x~5_combout  = ( \Mux9~2_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\gameController|gameon~q ),
	.datae(gnd),
	.dataf(!\Mux9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle0_start_x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle0_start_x~5 .extended_lut = "off";
defparam \obstacle0_start_x~5 .lut_mask = 64'h0000000000F000F0;
defparam \obstacle0_start_x~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N37
dffeas \obstacle0_start_x[0] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle0_start_x~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle0_start_x[0]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle0_start_x[0] .is_wysiwyg = "true";
defparam \obstacle0_start_x[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N17
dffeas \controllerObstacle0|obstacle_x[0] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle0_start_x[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle0|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle0|obstacle_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle0|obstacle_x[0] .is_wysiwyg = "true";
defparam \controllerObstacle0|obstacle_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N54
cyclonev_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = ( !\spawn_position_index~3_combout  & ( \spawn_position_index~4_combout  & ( (!\spawn_position_index~6_combout  & (!\spawn_position_index~0_combout  & !\spawn_position_index~2_combout )) ) ) ) # ( \spawn_position_index~3_combout  & ( 
// !\spawn_position_index~4_combout  & ( (!\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout  & ((\spawn_position_index~2_combout ))) # (\spawn_position_index~6_combout  & (\spawn_position_index~1_combout )))) # 
// (\spawn_position_index~0_combout  & (((!\spawn_position_index~2_combout )))) ) ) ) # ( !\spawn_position_index~3_combout  & ( !\spawn_position_index~4_combout  & ( (!\spawn_position_index~0_combout  & ((!\spawn_position_index~1_combout ) # 
// ((\spawn_position_index~6_combout  & !\spawn_position_index~2_combout )))) # (\spawn_position_index~0_combout  & (((\spawn_position_index~6_combout  & \spawn_position_index~2_combout )))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~6_combout ),
	.datac(!\spawn_position_index~0_combout ),
	.datad(!\spawn_position_index~2_combout ),
	.datae(!\spawn_position_index~3_combout ),
	.dataf(!\spawn_position_index~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~1 .extended_lut = "off";
defparam \Mux8~1 .lut_mask = 64'hB0A31FD0C0000000;
defparam \Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N48
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( \spawn_position_index~3_combout  & ( \spawn_position_index~4_combout  & ( (!\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout ) # ((!\spawn_position_index~1_combout  & \spawn_position_index~2_combout )))) # 
// (\spawn_position_index~0_combout  & ((!\spawn_position_index~6_combout  $ (!\spawn_position_index~2_combout )))) ) ) ) # ( !\spawn_position_index~3_combout  & ( \spawn_position_index~4_combout  & ( (!\spawn_position_index~1_combout  & 
// ((!\spawn_position_index~2_combout  & (\spawn_position_index~6_combout )) # (\spawn_position_index~2_combout  & ((\spawn_position_index~0_combout ))))) # (\spawn_position_index~1_combout  & ((!\spawn_position_index~6_combout ) # 
// (!\spawn_position_index~0_combout  $ (!\spawn_position_index~2_combout )))) ) ) ) # ( \spawn_position_index~3_combout  & ( !\spawn_position_index~4_combout  & ( (!\spawn_position_index~6_combout  & (((\spawn_position_index~2_combout )))) # 
// (\spawn_position_index~6_combout  & (\spawn_position_index~1_combout  & ((!\spawn_position_index~0_combout ) # (!\spawn_position_index~2_combout )))) ) ) ) # ( !\spawn_position_index~3_combout  & ( !\spawn_position_index~4_combout  & ( 
// (!\spawn_position_index~0_combout  & (!\spawn_position_index~6_combout  $ (((!\spawn_position_index~1_combout  & \spawn_position_index~2_combout ))))) ) ) )

	.dataa(!\spawn_position_index~1_combout ),
	.datab(!\spawn_position_index~6_combout ),
	.datac(!\spawn_position_index~0_combout ),
	.datad(!\spawn_position_index~2_combout ),
	.datae(!\spawn_position_index~3_combout ),
	.dataf(!\spawn_position_index~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'hC06011DC675EC3EC;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N30
cyclonev_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = ( \Mux8~0_combout  & ( (!\spawn_position_index~5_combout ) # (\Mux8~1_combout ) ) ) # ( !\Mux8~0_combout  & ( (\spawn_position_index~5_combout  & \Mux8~1_combout ) ) )

	.dataa(gnd),
	.datab(!\spawn_position_index~5_combout ),
	.datac(gnd),
	.datad(!\Mux8~1_combout ),
	.datae(gnd),
	.dataf(!\Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~2 .extended_lut = "off";
defparam \Mux8~2 .lut_mask = 64'h00330033CCFFCCFF;
defparam \Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y18_N33
cyclonev_lcell_comb \obstacle0_start_x~4 (
// Equation(s):
// \obstacle0_start_x~4_combout  = ( \Mux8~2_combout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\gameController|gameon~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\obstacle0_start_x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \obstacle0_start_x~4 .extended_lut = "off";
defparam \obstacle0_start_x~4 .lut_mask = 64'h000000000A0A0A0A;
defparam \obstacle0_start_x~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y18_N34
dffeas \obstacle0_start_x[1] (
	.clk(\SLOW_CLK~q ),
	.d(\obstacle0_start_x~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(obstacle0_start_x[1]),
	.prn(vcc));
// synopsys translate_off
defparam \obstacle0_start_x[1] .is_wysiwyg = "true";
defparam \obstacle0_start_x[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N53
dffeas \controllerObstacle0|obstacle_x[1] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(obstacle0_start_x[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\controllerObstacle0|obstacle_x~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle0|obstacle_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle0|obstacle_x[1] .is_wysiwyg = "true";
defparam \controllerObstacle0|obstacle_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N6
cyclonev_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = ( \camera|posx [0] & ( \camera|posx [1] & ( (!\controllerObstacle0|obstacle_x [2] & ((!\controllerObstacle0|obstacle_x [0]) # ((!\controllerObstacle0|obstacle_x [1]) # (\camera|posx [2])))) # (\controllerObstacle0|obstacle_x [2] & 
// (\camera|posx [2] & ((!\controllerObstacle0|obstacle_x [0]) # (!\controllerObstacle0|obstacle_x [1])))) ) ) ) # ( !\camera|posx [0] & ( \camera|posx [1] & ( (!\controllerObstacle0|obstacle_x [2] & ((!\controllerObstacle0|obstacle_x [1]) # (\camera|posx 
// [2]))) # (\controllerObstacle0|obstacle_x [2] & (\camera|posx [2] & !\controllerObstacle0|obstacle_x [1])) ) ) ) # ( \camera|posx [0] & ( !\camera|posx [1] & ( (!\controllerObstacle0|obstacle_x [2] & (((!\controllerObstacle0|obstacle_x [0] & 
// !\controllerObstacle0|obstacle_x [1])) # (\camera|posx [2]))) # (\controllerObstacle0|obstacle_x [2] & (!\controllerObstacle0|obstacle_x [0] & (\camera|posx [2] & !\controllerObstacle0|obstacle_x [1]))) ) ) ) # ( !\camera|posx [0] & ( !\camera|posx [1] & 
// ( (!\controllerObstacle0|obstacle_x [2] & \camera|posx [2]) ) ) )

	.dataa(!\controllerObstacle0|obstacle_x [2]),
	.datab(!\controllerObstacle0|obstacle_x [0]),
	.datac(!\camera|posx [2]),
	.datad(!\controllerObstacle0|obstacle_x [1]),
	.datae(!\camera|posx [0]),
	.dataf(!\camera|posx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~0 .extended_lut = "off";
defparam \LessThan2~0 .lut_mask = 64'h0A0A8E0AAF0AAF8E;
defparam \LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N12
cyclonev_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = ( \camera|posx [4] & ( \LessThan2~0_combout  & ( (!\controllerObstacle0|obstacle_x [4]) # ((!\controllerObstacle0|obstacle_x [3]) # (\camera|posx [3])) ) ) ) # ( !\camera|posx [4] & ( \LessThan2~0_combout  & ( 
// (!\controllerObstacle0|obstacle_x [4] & ((!\controllerObstacle0|obstacle_x [3]) # (\camera|posx [3]))) ) ) ) # ( \camera|posx [4] & ( !\LessThan2~0_combout  & ( (!\controllerObstacle0|obstacle_x [4]) # ((!\controllerObstacle0|obstacle_x [3] & \camera|posx 
// [3])) ) ) ) # ( !\camera|posx [4] & ( !\LessThan2~0_combout  & ( (!\controllerObstacle0|obstacle_x [4] & (!\controllerObstacle0|obstacle_x [3] & \camera|posx [3])) ) ) )

	.dataa(gnd),
	.datab(!\controllerObstacle0|obstacle_x [4]),
	.datac(!\controllerObstacle0|obstacle_x [3]),
	.datad(!\camera|posx [3]),
	.datae(!\camera|posx [4]),
	.dataf(!\LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~1 .extended_lut = "off";
defparam \LessThan2~1 .lut_mask = 64'h00C0CCFCC0CCFCFF;
defparam \LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N51
cyclonev_lcell_comb \always1~8 (
// Equation(s):
// \always1~8_combout  = ( \LessThan2~1_combout  & ( (!\camera|posx [5] & ((!\controllerObstacle0|obstacle_x [6] $ (\controllerObstacle0|obstacle_x [5])) # (\camera|posx [6]))) # (\camera|posx [5] & ((!\controllerObstacle0|obstacle_x [6] & (!\camera|posx 
// [6])) # (\controllerObstacle0|obstacle_x [6] & ((\controllerObstacle0|obstacle_x [5]))))) ) ) # ( !\LessThan2~1_combout  & ( (!\camera|posx [5] & ((!\controllerObstacle0|obstacle_x [6] & (\camera|posx [6])) # (\controllerObstacle0|obstacle_x [6] & 
// ((\controllerObstacle0|obstacle_x [5]))))) # (\camera|posx [5] & (!\camera|posx [6] & (!\controllerObstacle0|obstacle_x [6] $ (\controllerObstacle0|obstacle_x [5])))) ) )

	.dataa(!\controllerObstacle0|obstacle_x [6]),
	.datab(!\camera|posx [6]),
	.datac(!\camera|posx [5]),
	.datad(!\controllerObstacle0|obstacle_x [5]),
	.datae(gnd),
	.dataf(!\LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~8 .extended_lut = "off";
defparam \always1~8 .lut_mask = 64'h28742874B87DB87D;
defparam \always1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N12
cyclonev_lcell_comb \always1~11 (
// Equation(s):
// \always1~11_combout  = ( \always1~8_combout  & ( (\always1~10_combout  & ((!\always1~9_combout ) # ((\Add13~0_combout  & !\Add12~1_combout )))) ) ) # ( !\always1~8_combout  & ( (\always1~10_combout  & (((!\Add12~1_combout ) # (!\always1~9_combout )) # 
// (\Add13~0_combout ))) ) )

	.dataa(!\Add13~0_combout ),
	.datab(!\Add12~1_combout ),
	.datac(!\always1~9_combout ),
	.datad(!\always1~10_combout ),
	.datae(gnd),
	.dataf(!\always1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~11 .extended_lut = "off";
defparam \always1~11 .lut_mask = 64'h00FD00FD00F400F4;
defparam \always1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N3
cyclonev_lcell_comb \always1~5 (
// Equation(s):
// \always1~5_combout  = ( \camera|posx [9] & ( (!\Add13~1_combout  & (\controllerObstacle0|obstacle_x [9] & (!\controllerObstacle0|obstacle_x [8] $ (\camera|posx [8])))) # (\Add13~1_combout  & ((!\controllerObstacle0|obstacle_x [8] & (\camera|posx [8] & 
// \controllerObstacle0|obstacle_x [9])) # (\controllerObstacle0|obstacle_x [8] & (!\camera|posx [8] & !\controllerObstacle0|obstacle_x [9])))) ) ) # ( !\camera|posx [9] & ( (!\Add13~1_combout  & (!\controllerObstacle0|obstacle_x [9] & 
// (!\controllerObstacle0|obstacle_x [8] $ (\camera|posx [8])))) # (\Add13~1_combout  & ((!\controllerObstacle0|obstacle_x [8] & (\camera|posx [8] & !\controllerObstacle0|obstacle_x [9])) # (\controllerObstacle0|obstacle_x [8] & (!\camera|posx [8] & 
// \controllerObstacle0|obstacle_x [9])))) ) )

	.dataa(!\Add13~1_combout ),
	.datab(!\controllerObstacle0|obstacle_x [8]),
	.datac(!\camera|posx [8]),
	.datad(!\controllerObstacle0|obstacle_x [9]),
	.datae(gnd),
	.dataf(!\camera|posx [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~5 .extended_lut = "off";
defparam \always1~5 .lut_mask = 64'h8610861010861086;
defparam \always1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N6
cyclonev_lcell_comb \always1~6 (
// Equation(s):
// \always1~6_combout  = ( \camera|posx [9] & ( (!\camera|posx [8] & (!\controllerObstacle0|obstacle_x [9] $ (((!\controllerObstacle0|obstacle_x [8]) # (!\Add13~1_combout ))))) # (\camera|posx [8] & (\controllerObstacle0|obstacle_x [9] & 
// (!\controllerObstacle0|obstacle_x [8] $ (!\Add13~1_combout )))) ) ) # ( !\camera|posx [9] & ( (!\controllerObstacle0|obstacle_x [9] & ((!\camera|posx [8]) # ((\Add13~1_combout ) # (\controllerObstacle0|obstacle_x [8])))) ) )

	.dataa(!\camera|posx [8]),
	.datab(!\controllerObstacle0|obstacle_x [8]),
	.datac(!\Add13~1_combout ),
	.datad(!\controllerObstacle0|obstacle_x [9]),
	.datae(gnd),
	.dataf(!\camera|posx [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~6 .extended_lut = "off";
defparam \always1~6 .lut_mask = 64'hBF00BF0002BC02BC;
defparam \always1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N6
cyclonev_lcell_comb \always1~4 (
// Equation(s):
// \always1~4_combout  = ( \LessThan2~1_combout  & ( (!\controllerObstacle0|obstacle_x [6] & (((!\controllerObstacle0|obstacle_x [5] & \camera|posx [5])) # (\camera|posx [6]))) # (\controllerObstacle0|obstacle_x [6] & (((\camera|posx [6] & \camera|posx [5])) 
// # (\controllerObstacle0|obstacle_x [5]))) ) ) # ( !\LessThan2~1_combout  & ( (!\controllerObstacle0|obstacle_x [6] & (\camera|posx [6] & ((!\controllerObstacle0|obstacle_x [5]) # (\camera|posx [5])))) # (\controllerObstacle0|obstacle_x [6] & 
// (\controllerObstacle0|obstacle_x [5] & ((\camera|posx [5]) # (\camera|posx [6])))) ) )

	.dataa(!\controllerObstacle0|obstacle_x [6]),
	.datab(!\controllerObstacle0|obstacle_x [5]),
	.datac(!\camera|posx [6]),
	.datad(!\camera|posx [5]),
	.datae(gnd),
	.dataf(!\LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~4 .extended_lut = "off";
defparam \always1~4 .lut_mask = 64'h091B091B1B9F1B9F;
defparam \always1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N54
cyclonev_lcell_comb \always1~7 (
// Equation(s):
// \always1~7_combout  = ( \always1~4_combout  & ( (\always1~6_combout  & ((!\always1~5_combout ) # ((!\camera|posx [7] & \Add13~0_combout )))) ) ) # ( !\always1~4_combout  & ( (\always1~6_combout  & ((!\always1~5_combout ) # ((!\camera|posx [7]) # 
// (\Add13~0_combout )))) ) )

	.dataa(!\always1~5_combout ),
	.datab(!\camera|posx [7]),
	.datac(!\Add13~0_combout ),
	.datad(!\always1~6_combout ),
	.datae(gnd),
	.dataf(!\always1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~7 .extended_lut = "off";
defparam \always1~7 .lut_mask = 64'h00EF00EF00AE00AE;
defparam \always1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N18
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( \camera|posx [0] & ( \camera|posx [1] & ( (\controllerObstacle0|obstacle_x [2] & !\camera|posx [2]) ) ) ) # ( !\camera|posx [0] & ( \camera|posx [1] & ( (!\controllerObstacle0|obstacle_x [2] & (\controllerObstacle0|obstacle_x [1] 
// & (!\camera|posx [2] & \controllerObstacle0|obstacle_x [0]))) # (\controllerObstacle0|obstacle_x [2] & ((!\camera|posx [2]) # ((\controllerObstacle0|obstacle_x [1] & \controllerObstacle0|obstacle_x [0])))) ) ) ) # ( \camera|posx [0] & ( !\camera|posx [1] 
// & ( (!\controllerObstacle0|obstacle_x [2] & (\controllerObstacle0|obstacle_x [1] & !\camera|posx [2])) # (\controllerObstacle0|obstacle_x [2] & ((!\camera|posx [2]) # (\controllerObstacle0|obstacle_x [1]))) ) ) ) # ( !\camera|posx [0] & ( !\camera|posx 
// [1] & ( (!\controllerObstacle0|obstacle_x [2] & (!\camera|posx [2] & ((\controllerObstacle0|obstacle_x [0]) # (\controllerObstacle0|obstacle_x [1])))) # (\controllerObstacle0|obstacle_x [2] & (((!\camera|posx [2]) # (\controllerObstacle0|obstacle_x [0])) 
// # (\controllerObstacle0|obstacle_x [1]))) ) ) )

	.dataa(!\controllerObstacle0|obstacle_x [2]),
	.datab(!\controllerObstacle0|obstacle_x [1]),
	.datac(!\camera|posx [2]),
	.datad(!\controllerObstacle0|obstacle_x [0]),
	.datae(!\camera|posx [0]),
	.dataf(!\camera|posx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'h71F5717150715050;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N39
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \camera|posx [4] & ( \LessThan1~1_combout  & ( (\controllerObstacle0|obstacle_x [4] & ((!\camera|posx [3]) # (\controllerObstacle0|obstacle_x [3]))) ) ) ) # ( !\camera|posx [4] & ( \LessThan1~1_combout  & ( ((!\camera|posx [3]) # 
// (\controllerObstacle0|obstacle_x [3])) # (\controllerObstacle0|obstacle_x [4]) ) ) ) # ( \camera|posx [4] & ( !\LessThan1~1_combout  & ( (\controllerObstacle0|obstacle_x [4] & (!\camera|posx [3] & \controllerObstacle0|obstacle_x [3])) ) ) ) # ( 
// !\camera|posx [4] & ( !\LessThan1~1_combout  & ( ((!\camera|posx [3] & \controllerObstacle0|obstacle_x [3])) # (\controllerObstacle0|obstacle_x [4]) ) ) )

	.dataa(gnd),
	.datab(!\controllerObstacle0|obstacle_x [4]),
	.datac(!\camera|posx [3]),
	.datad(!\controllerObstacle0|obstacle_x [3]),
	.datae(!\camera|posx [4]),
	.dataf(!\LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h33F30030F3FF3033;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N48
cyclonev_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = ( \LessThan1~2_combout  & ( (!\controllerObstacle0|obstacle_x [6] & (!\camera|posx [6] & ((!\camera|posx [5]) # (\controllerObstacle0|obstacle_x [5])))) # (\controllerObstacle0|obstacle_x [6] & ((!\camera|posx [6]) # ((!\camera|posx 
// [5]) # (\controllerObstacle0|obstacle_x [5])))) ) ) # ( !\LessThan1~2_combout  & ( (!\controllerObstacle0|obstacle_x [6] & (!\camera|posx [6] & (!\camera|posx [5] & \controllerObstacle0|obstacle_x [5]))) # (\controllerObstacle0|obstacle_x [6] & 
// ((!\camera|posx [6]) # ((!\camera|posx [5] & \controllerObstacle0|obstacle_x [5])))) ) )

	.dataa(!\controllerObstacle0|obstacle_x [6]),
	.datab(!\camera|posx [6]),
	.datac(!\camera|posx [5]),
	.datad(!\controllerObstacle0|obstacle_x [5]),
	.datae(gnd),
	.dataf(!\LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~0 .extended_lut = "off";
defparam \always1~0 .lut_mask = 64'h44D444D4D4DDD4DD;
defparam \always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N0
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( \camera|posx [9] & ( !\controllerObstacle0|obstacle_x [9] ) ) # ( !\camera|posx [9] & ( \controllerObstacle0|obstacle_x [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controllerObstacle0|obstacle_x [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|posx [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N36
cyclonev_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = ( !\LessThan1~0_combout  & ( \camera|posx [7] & ( (!\controllerObstacle0|obstacle_x [8] & (\always1~0_combout  & (\controllerObstacle0|obstacle_x [7] & !\camera|posx [8]))) # (\controllerObstacle0|obstacle_x [8] & ((!\camera|posx 
// [8]) # ((\always1~0_combout  & \controllerObstacle0|obstacle_x [7])))) ) ) ) # ( !\LessThan1~0_combout  & ( !\camera|posx [7] & ( (!\controllerObstacle0|obstacle_x [8] & (!\camera|posx [8] & ((\controllerObstacle0|obstacle_x [7]) # (\always1~0_combout 
// )))) # (\controllerObstacle0|obstacle_x [8] & (((!\camera|posx [8]) # (\controllerObstacle0|obstacle_x [7])) # (\always1~0_combout ))) ) ) )

	.dataa(!\always1~0_combout ),
	.datab(!\controllerObstacle0|obstacle_x [8]),
	.datac(!\controllerObstacle0|obstacle_x [7]),
	.datad(!\camera|posx [8]),
	.datae(!\LessThan1~0_combout ),
	.dataf(!\camera|posx [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~1 .extended_lut = "off";
defparam \always1~1 .lut_mask = 64'h7F13000037010000;
defparam \always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N9
cyclonev_lcell_comb \always1~2 (
// Equation(s):
// \always1~2_combout  = ( \LessThan1~2_combout  & ( (!\controllerObstacle0|obstacle_x [5] & ((!\camera|posx [6] & (\controllerObstacle0|obstacle_x [6])) # (\camera|posx [6] & ((\camera|posx [5]))))) # (\controllerObstacle0|obstacle_x [5] & ((!\camera|posx 
// [5] $ (\camera|posx [6])) # (\controllerObstacle0|obstacle_x [6]))) ) ) # ( !\LessThan1~2_combout  & ( (!\controllerObstacle0|obstacle_x [5] & (\controllerObstacle0|obstacle_x [6] & (!\camera|posx [5] $ (\camera|posx [6])))) # 
// (\controllerObstacle0|obstacle_x [5] & ((!\camera|posx [6] & (\controllerObstacle0|obstacle_x [6])) # (\camera|posx [6] & ((\camera|posx [5]))))) ) )

	.dataa(!\controllerObstacle0|obstacle_x [6]),
	.datab(!\controllerObstacle0|obstacle_x [5]),
	.datac(!\camera|posx [5]),
	.datad(!\camera|posx [6]),
	.datae(gnd),
	.dataf(!\LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~2 .extended_lut = "off";
defparam \always1~2 .lut_mask = 64'h51075107751F751F;
defparam \always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N39
cyclonev_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = ( \camera|posx [8] & ( \camera|posx [9] & ( !\controllerObstacle0|obstacle_x [9] $ (((\camera|posx [7] & (\camera|posx [5] & \camera|posx [6])))) ) ) ) # ( !\camera|posx [8] & ( \camera|posx [9] & ( !\controllerObstacle0|obstacle_x 
// [9] ) ) ) # ( \camera|posx [8] & ( !\camera|posx [9] & ( !\controllerObstacle0|obstacle_x [9] $ (((!\camera|posx [7]) # ((!\camera|posx [5]) # (!\camera|posx [6])))) ) ) ) # ( !\camera|posx [8] & ( !\camera|posx [9] & ( \controllerObstacle0|obstacle_x [9] 
// ) ) )

	.dataa(!\camera|posx [7]),
	.datab(!\camera|posx [5]),
	.datac(!\controllerObstacle0|obstacle_x [9]),
	.datad(!\camera|posx [6]),
	.datae(!\camera|posx [8]),
	.dataf(!\camera|posx [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~0 .extended_lut = "off";
defparam \LessThan3~0 .lut_mask = 64'h0F0F0F1EF0F0F0E1;
defparam \LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N30
cyclonev_lcell_comb \always1~3 (
// Equation(s):
// \always1~3_combout  = ( \Add12~0_combout  & ( !\LessThan3~0_combout  & ( (\controllerObstacle0|obstacle_x [8] & ((!\always1~2_combout  & (!\Add12~1_combout  & \controllerObstacle0|obstacle_x [7])) # (\always1~2_combout  & ((!\Add12~1_combout ) # 
// (\controllerObstacle0|obstacle_x [7]))))) ) ) ) # ( !\Add12~0_combout  & ( !\LessThan3~0_combout  & ( ((!\always1~2_combout  & (!\Add12~1_combout  & \controllerObstacle0|obstacle_x [7])) # (\always1~2_combout  & ((!\Add12~1_combout ) # 
// (\controllerObstacle0|obstacle_x [7])))) # (\controllerObstacle0|obstacle_x [8]) ) ) )

	.dataa(!\always1~2_combout ),
	.datab(!\Add12~1_combout ),
	.datac(!\controllerObstacle0|obstacle_x [8]),
	.datad(!\controllerObstacle0|obstacle_x [7]),
	.datae(!\Add12~0_combout ),
	.dataf(!\LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~3 .extended_lut = "off";
defparam \always1~3 .lut_mask = 64'h4FDF040D00000000;
defparam \always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N21
cyclonev_lcell_comb \always1~14 (
// Equation(s):
// \always1~14_combout  = ( !\always1~1_combout  & ( \always1~3_combout  & ( (\always1~13_combout  & (!\always1~12_combout  & \always1~7_combout )) ) ) ) # ( \always1~1_combout  & ( !\always1~3_combout  & ( (\always1~13_combout  & (!\always1~12_combout  & 
// \always1~11_combout )) ) ) ) # ( !\always1~1_combout  & ( !\always1~3_combout  & ( (\always1~13_combout  & (!\always1~12_combout  & ((\always1~7_combout ) # (\always1~11_combout )))) ) ) )

	.dataa(!\always1~13_combout ),
	.datab(!\always1~12_combout ),
	.datac(!\always1~11_combout ),
	.datad(!\always1~7_combout ),
	.datae(!\always1~1_combout ),
	.dataf(!\always1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~14 .extended_lut = "off";
defparam \always1~14 .lut_mask = 64'h0444040400440000;
defparam \always1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N30
cyclonev_lcell_comb \collision~0 (
// Equation(s):
// \collision~0_combout  = ( \game_over[0]~1_combout  & ( \always1~14_combout  & ( ((\gameController|gameon~q  & !\SW[0]~input_o )) # (\collision~q ) ) ) ) # ( !\game_over[0]~1_combout  & ( \always1~14_combout  & ( ((\gameController|gameon~q  & 
// !\SW[0]~input_o )) # (\collision~q ) ) ) ) # ( \game_over[0]~1_combout  & ( !\always1~14_combout  & ( (!\gameController|gameon~q  & (((\collision~q )))) # (\gameController|gameon~q  & ((!\SW[0]~input_o  & (\game_over[0]~0_combout )) # (\SW[0]~input_o  & 
// ((\collision~q ))))) ) ) ) # ( !\game_over[0]~1_combout  & ( !\always1~14_combout  & ( ((\gameController|gameon~q  & !\SW[0]~input_o )) # (\collision~q ) ) ) )

	.dataa(!\game_over[0]~0_combout ),
	.datab(!\gameController|gameon~q ),
	.datac(!\SW[0]~input_o ),
	.datad(!\collision~q ),
	.datae(!\game_over[0]~1_combout ),
	.dataf(!\always1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\collision~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \collision~0 .extended_lut = "off";
defparam \collision~0 .lut_mask = 64'h30FF10DF30FF30FF;
defparam \collision~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N14
dffeas collision(
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\collision~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\collision~q ),
	.prn(vcc));
// synopsys translate_off
defparam collision.is_wysiwyg = "true";
defparam collision.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N48
cyclonev_lcell_comb \gameController|state~9 (
// Equation(s):
// \gameController|state~9_combout  = ( \gameController|state.game~q  & ( (!\SW[0]~input_o  & !\collision~q ) ) ) # ( !\gameController|state.game~q  & ( (!\SW[0]~input_o  & !\KEY[3]~input_o ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\collision~q ),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gameController|state.game~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gameController|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gameController|state~9 .extended_lut = "off";
defparam \gameController|state~9 .lut_mask = 64'hA0A0A0A088888888;
defparam \gameController|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y20_N21
cyclonev_lcell_comb \gameController|state.game~feeder (
// Equation(s):
// \gameController|state.game~feeder_combout  = \gameController|state~9_combout 

	.dataa(!\gameController|state~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gameController|state.game~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gameController|state.game~feeder .extended_lut = "off";
defparam \gameController|state.game~feeder .lut_mask = 64'h5555555555555555;
defparam \gameController|state.game~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y20_N23
dffeas \gameController|state.game (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\gameController|state.game~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gameController|state.game~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gameController|state.game .is_wysiwyg = "true";
defparam \gameController|state.game .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N15
cyclonev_lcell_comb \gameController|state~8 (
// Equation(s):
// \gameController|state~8_combout  = ( \collision~q  & ( (!\SW[0]~input_o  & (((!\KEY[3]~input_o ) # (\gameController|state.00~q )) # (\gameController|state.game~q ))) ) ) # ( !\collision~q  & ( (!\SW[0]~input_o  & (((!\gameController|state.game~q  & 
// !\KEY[3]~input_o )) # (\gameController|state.00~q ))) ) )

	.dataa(!\gameController|state.game~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(!\gameController|state.00~q ),
	.datae(gnd),
	.dataf(!\collision~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gameController|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gameController|state~8 .extended_lut = "off";
defparam \gameController|state~8 .lut_mask = 64'h80F080F0D0F0D0F0;
defparam \gameController|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y19_N17
dffeas \gameController|state.00 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\gameController|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gameController|state.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gameController|state.00 .is_wysiwyg = "true";
defparam \gameController|state.00 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y19_N12
cyclonev_lcell_comb \gameController|Selector3~0 (
// Equation(s):
// \gameController|Selector3~0_combout  = ( \gameController|state.00~q  & ( \gameController|state.game~q  ) ) # ( !\gameController|state.00~q  & ( (\gameController|gameon~q ) # (\gameController|state.game~q ) ) )

	.dataa(!\gameController|state.game~q ),
	.datab(gnd),
	.datac(!\gameController|gameon~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gameController|state.00~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gameController|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gameController|Selector3~0 .extended_lut = "off";
defparam \gameController|Selector3~0 .lut_mask = 64'h5F5F5F5F55555555;
defparam \gameController|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y21_N17
dffeas \gameController|gameon (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\gameController|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\gameController|gameon~q ),
	.prn(vcc));
// synopsys translate_off
defparam \gameController|gameon .is_wysiwyg = "true";
defparam \gameController|gameon .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N48
cyclonev_lcell_comb \always1~58 (
// Equation(s):
// \always1~58_combout  = ( \gameController|gameon~q  & ( !\SW[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\gameController|gameon~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~58 .extended_lut = "off";
defparam \always1~58 .lut_mask = 64'h00000000F0F0F0F0;
defparam \always1~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N41
dffeas \divider[29] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\Add23~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~58_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[29]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[29] .is_wysiwyg = "true";
defparam \divider[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N18
cyclonev_lcell_comb \Add23~85 (
// Equation(s):
// \Add23~85_sumout  = SUM(( divider[28] ) + ( VCC ) + ( \Add23~82  ))
// \Add23~86  = CARRY(( divider[28] ) + ( VCC ) + ( \Add23~82  ))

	.dataa(!divider[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~85_sumout ),
	.cout(\Add23~86 ),
	.shareout());
// synopsys translate_off
defparam \Add23~85 .extended_lut = "off";
defparam \Add23~85 .lut_mask = 64'h0000000000005555;
defparam \Add23~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N21
cyclonev_lcell_comb \Add23~5 (
// Equation(s):
// \Add23~5_sumout  = SUM(( VCC ) + ( divider[29] ) + ( \Add23~86  ))
// \Add23~6  = CARRY(( VCC ) + ( divider[29] ) + ( \Add23~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!divider[29]),
	.datag(gnd),
	.cin(\Add23~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~5_sumout ),
	.cout(\Add23~6 ),
	.shareout());
// synopsys translate_off
defparam \Add23~5 .extended_lut = "off";
defparam \Add23~5 .lut_mask = 64'h0000FF000000FFFF;
defparam \Add23~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N30
cyclonev_lcell_comb \LessThan31~4 (
// Equation(s):
// \LessThan31~4_combout  = ( !\Add23~5_sumout  & ( (!\Add23~73_sumout  & (!\Add23~77_sumout  & (!\Add23~85_sumout  & !\Add23~81_sumout ))) ) )

	.dataa(!\Add23~73_sumout ),
	.datab(!\Add23~77_sumout ),
	.datac(!\Add23~85_sumout ),
	.datad(!\Add23~81_sumout ),
	.datae(gnd),
	.dataf(!\Add23~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan31~4 .extended_lut = "off";
defparam \LessThan31~4 .lut_mask = 64'h8000800000000000;
defparam \LessThan31~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N59
dffeas \divider[31] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\Add23~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~58_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[31]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[31] .is_wysiwyg = "true";
defparam \divider[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N24
cyclonev_lcell_comb \Add23~9 (
// Equation(s):
// \Add23~9_sumout  = SUM(( divider[30] ) + ( VCC ) + ( \Add23~6  ))
// \Add23~10  = CARRY(( divider[30] ) + ( VCC ) + ( \Add23~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!divider[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~9_sumout ),
	.cout(\Add23~10 ),
	.shareout());
// synopsys translate_off
defparam \Add23~9 .extended_lut = "off";
defparam \Add23~9 .lut_mask = 64'h0000000000000F0F;
defparam \Add23~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N23
dffeas \divider[30] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\Add23~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~58_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[30]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[30] .is_wysiwyg = "true";
defparam \divider[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N27
cyclonev_lcell_comb \Add23~13 (
// Equation(s):
// \Add23~13_sumout  = SUM(( divider[31] ) + ( VCC ) + ( \Add23~10  ))

	.dataa(!divider[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add23~13 .extended_lut = "off";
defparam \Add23~13 .lut_mask = 64'h0000000000005555;
defparam \Add23~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N57
cyclonev_lcell_comb \LessThan31~5 (
// Equation(s):
// \LessThan31~5_combout  = ( !\Add23~97_sumout  & ( !\Add23~1_sumout  & ( (!\Add23~101_sumout  & (!\Add23~105_sumout  & (!\Add23~93_sumout  & !\Add23~89_sumout ))) ) ) )

	.dataa(!\Add23~101_sumout ),
	.datab(!\Add23~105_sumout ),
	.datac(!\Add23~93_sumout ),
	.datad(!\Add23~89_sumout ),
	.datae(!\Add23~97_sumout ),
	.dataf(!\Add23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan31~5 .extended_lut = "off";
defparam \LessThan31~5 .lut_mask = 64'h8000000000000000;
defparam \LessThan31~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N39
cyclonev_lcell_comb \divider~13 (
// Equation(s):
// \divider~13_combout  = ( \LessThan31~5_combout  & ( \Add23~33_sumout  ) ) # ( !\LessThan31~5_combout  & ( \Add23~33_sumout  ) ) # ( \LessThan31~5_combout  & ( !\Add23~33_sumout  & ( (\LessThan31~4_combout  & (!\Add23~13_sumout  & (!\Add23~9_sumout  & 
// !\LessThan31~3_combout ))) ) ) )

	.dataa(!\LessThan31~4_combout ),
	.datab(!\Add23~13_sumout ),
	.datac(!\Add23~9_sumout ),
	.datad(!\LessThan31~3_combout ),
	.datae(!\LessThan31~5_combout ),
	.dataf(!\Add23~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divider~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divider~13 .extended_lut = "off";
defparam \divider~13 .lut_mask = 64'h00004000FFFFFFFF;
defparam \divider~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N41
dffeas \divider[15] (
	.clk(\SLOW_CLK~q ),
	.d(\divider~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~58_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[15]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[15] .is_wysiwyg = "true";
defparam \divider[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N12
cyclonev_lcell_comb \divider~8 (
// Equation(s):
// \divider~8_combout  = ( \LessThan31~5_combout  & ( \LessThan31~8_combout  & ( (!\SW[0]~input_o  & (\gameController|gameon~q  & ((!\Add23~29_sumout ) # (\LessThan31~4_combout )))) ) ) ) # ( !\LessThan31~5_combout  & ( \LessThan31~8_combout  & ( 
// (!\SW[0]~input_o  & (!\Add23~29_sumout  & \gameController|gameon~q )) ) ) ) # ( \LessThan31~5_combout  & ( !\LessThan31~8_combout  & ( (!\SW[0]~input_o  & (!\Add23~29_sumout  & \gameController|gameon~q )) ) ) ) # ( !\LessThan31~5_combout  & ( 
// !\LessThan31~8_combout  & ( (!\SW[0]~input_o  & (!\Add23~29_sumout  & \gameController|gameon~q )) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!\Add23~29_sumout ),
	.datac(!\LessThan31~4_combout ),
	.datad(!\gameController|gameon~q ),
	.datae(!\LessThan31~5_combout ),
	.dataf(!\LessThan31~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divider~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divider~8 .extended_lut = "off";
defparam \divider~8 .lut_mask = 64'h008800880088008A;
defparam \divider~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N14
dffeas \divider[17] (
	.clk(\SLOW_CLK~q ),
	.d(\divider~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[17]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[17] .is_wysiwyg = "true";
defparam \divider[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N39
cyclonev_lcell_comb \Add23~33 (
// Equation(s):
// \Add23~33_sumout  = SUM(( divider[15] ) + ( VCC ) + ( \Add23~70  ))
// \Add23~34  = CARRY(( divider[15] ) + ( VCC ) + ( \Add23~70  ))

	.dataa(!divider[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~33_sumout ),
	.cout(\Add23~34 ),
	.shareout());
// synopsys translate_off
defparam \Add23~33 .extended_lut = "off";
defparam \Add23~33 .lut_mask = 64'h0000000000005555;
defparam \Add23~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N42
cyclonev_lcell_comb \Add23~25 (
// Equation(s):
// \Add23~25_sumout  = SUM(( !divider[16] ) + ( VCC ) + ( \Add23~34  ))
// \Add23~26  = CARRY(( !divider[16] ) + ( VCC ) + ( \Add23~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!divider[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~25_sumout ),
	.cout(\Add23~26 ),
	.shareout());
// synopsys translate_off
defparam \Add23~25 .extended_lut = "off";
defparam \Add23~25 .lut_mask = 64'h000000000000FF00;
defparam \Add23~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N54
cyclonev_lcell_comb \divider~14 (
// Equation(s):
// \divider~14_combout  = ( \LessThan31~8_combout  & ( \Add23~25_sumout  & ( (\LessThan31~5_combout  & (\gameController|gameon~q  & (\LessThan31~4_combout  & !\SW[0]~input_o ))) ) ) ) # ( \LessThan31~8_combout  & ( !\Add23~25_sumout  & ( 
// (\gameController|gameon~q  & !\SW[0]~input_o ) ) ) ) # ( !\LessThan31~8_combout  & ( !\Add23~25_sumout  & ( (\gameController|gameon~q  & !\SW[0]~input_o ) ) ) )

	.dataa(!\LessThan31~5_combout ),
	.datab(!\gameController|gameon~q ),
	.datac(!\LessThan31~4_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\LessThan31~8_combout ),
	.dataf(!\Add23~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divider~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divider~14 .extended_lut = "off";
defparam \divider~14 .lut_mask = 64'h3300330000000100;
defparam \divider~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N56
dffeas \divider[16] (
	.clk(\SLOW_CLK~q ),
	.d(\divider~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[16]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[16] .is_wysiwyg = "true";
defparam \divider[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N45
cyclonev_lcell_comb \Add23~29 (
// Equation(s):
// \Add23~29_sumout  = SUM(( !divider[17] ) + ( VCC ) + ( \Add23~26  ))
// \Add23~30  = CARRY(( !divider[17] ) + ( VCC ) + ( \Add23~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!divider[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~29_sumout ),
	.cout(\Add23~30 ),
	.shareout());
// synopsys translate_off
defparam \Add23~29 .extended_lut = "off";
defparam \Add23~29 .lut_mask = 64'h000000000000FF00;
defparam \Add23~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N24
cyclonev_lcell_comb \divider~4 (
// Equation(s):
// \divider~4_combout  = ( !\Add23~37_sumout  & ( !\SW[0]~input_o  & ( (\gameController|gameon~q  & ((!\LessThan31~5_combout ) # ((!\LessThan31~4_combout ) # (!\LessThan31~8_combout )))) ) ) )

	.dataa(!\LessThan31~5_combout ),
	.datab(!\gameController|gameon~q ),
	.datac(!\LessThan31~4_combout ),
	.datad(!\LessThan31~8_combout ),
	.datae(!\Add23~37_sumout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divider~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divider~4 .extended_lut = "off";
defparam \divider~4 .lut_mask = 64'h3332000000000000;
defparam \divider~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N26
dffeas \divider[12] (
	.clk(\SLOW_CLK~q ),
	.d(\divider~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[12]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[12] .is_wysiwyg = "true";
defparam \divider[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N0
cyclonev_lcell_comb \Add23~109 (
// Equation(s):
// \Add23~109_sumout  = SUM(( divider[2] ) + ( VCC ) + ( !VCC ))
// \Add23~110  = CARRY(( divider[2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!divider[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~109_sumout ),
	.cout(\Add23~110 ),
	.shareout());
// synopsys translate_off
defparam \Add23~109 .extended_lut = "off";
defparam \Add23~109 .lut_mask = 64'h00000000000000FF;
defparam \Add23~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N18
cyclonev_lcell_comb \divider~6 (
// Equation(s):
// \divider~6_combout  = ( \LessThan31~5_combout  & ( \Add23~109_sumout  & ( (!\LessThan31~4_combout ) # (((\Add23~9_sumout ) # (\LessThan31~3_combout )) # (\Add23~13_sumout )) ) ) ) # ( !\LessThan31~5_combout  & ( \Add23~109_sumout  ) )

	.dataa(!\LessThan31~4_combout ),
	.datab(!\Add23~13_sumout ),
	.datac(!\LessThan31~3_combout ),
	.datad(!\Add23~9_sumout ),
	.datae(!\LessThan31~5_combout ),
	.dataf(!\Add23~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divider~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divider~6 .extended_lut = "off";
defparam \divider~6 .lut_mask = 64'h00000000FFFFBFFF;
defparam \divider~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N20
dffeas \divider[2] (
	.clk(\SLOW_CLK~q ),
	.d(\divider~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~58_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[2]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[2] .is_wysiwyg = "true";
defparam \divider[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N3
cyclonev_lcell_comb \Add23~113 (
// Equation(s):
// \Add23~113_sumout  = SUM(( divider[3] ) + ( VCC ) + ( \Add23~110  ))
// \Add23~114  = CARRY(( divider[3] ) + ( VCC ) + ( \Add23~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!divider[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~113_sumout ),
	.cout(\Add23~114 ),
	.shareout());
// synopsys translate_off
defparam \Add23~113 .extended_lut = "off";
defparam \Add23~113 .lut_mask = 64'h00000000000000FF;
defparam \Add23~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N33
cyclonev_lcell_comb \divider~7 (
// Equation(s):
// \divider~7_combout  = ( \LessThan31~5_combout  & ( \Add23~113_sumout  & ( (!\LessThan31~4_combout ) # (((\LessThan31~3_combout ) # (\Add23~9_sumout )) # (\Add23~13_sumout )) ) ) ) # ( !\LessThan31~5_combout  & ( \Add23~113_sumout  ) )

	.dataa(!\LessThan31~4_combout ),
	.datab(!\Add23~13_sumout ),
	.datac(!\Add23~9_sumout ),
	.datad(!\LessThan31~3_combout ),
	.datae(!\LessThan31~5_combout ),
	.dataf(!\Add23~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divider~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divider~7 .extended_lut = "off";
defparam \divider~7 .lut_mask = 64'h00000000FFFFBFFF;
defparam \divider~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N35
dffeas \divider[3] (
	.clk(\SLOW_CLK~q ),
	.d(\divider~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~58_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[3]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[3] .is_wysiwyg = "true";
defparam \divider[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N6
cyclonev_lcell_comb \Add23~117 (
// Equation(s):
// \Add23~117_sumout  = SUM(( !divider[4] ) + ( VCC ) + ( \Add23~114  ))
// \Add23~118  = CARRY(( !divider[4] ) + ( VCC ) + ( \Add23~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!divider[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~117_sumout ),
	.cout(\Add23~118 ),
	.shareout());
// synopsys translate_off
defparam \Add23~117 .extended_lut = "off";
defparam \Add23~117 .lut_mask = 64'h000000000000FF00;
defparam \Add23~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N36
cyclonev_lcell_comb \divider~15 (
// Equation(s):
// \divider~15_combout  = ( \LessThan31~8_combout  & ( \Add23~117_sumout  & ( (\LessThan31~5_combout  & (!\SW[0]~input_o  & (\LessThan31~4_combout  & \gameController|gameon~q ))) ) ) ) # ( \LessThan31~8_combout  & ( !\Add23~117_sumout  & ( (!\SW[0]~input_o  
// & \gameController|gameon~q ) ) ) ) # ( !\LessThan31~8_combout  & ( !\Add23~117_sumout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) ) )

	.dataa(!\LessThan31~5_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\LessThan31~4_combout ),
	.datad(!\gameController|gameon~q ),
	.datae(!\LessThan31~8_combout ),
	.dataf(!\Add23~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divider~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divider~15 .extended_lut = "off";
defparam \divider~15 .lut_mask = 64'h00CC00CC00000004;
defparam \divider~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N38
dffeas \divider[4] (
	.clk(\SLOW_CLK~q ),
	.d(\divider~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[4]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[4] .is_wysiwyg = "true";
defparam \divider[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N9
cyclonev_lcell_comb \Add23~53 (
// Equation(s):
// \Add23~53_sumout  = SUM(( !divider[5] ) + ( GND ) + ( \Add23~118  ))
// \Add23~54  = CARRY(( !divider[5] ) + ( GND ) + ( \Add23~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!divider[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~53_sumout ),
	.cout(\Add23~54 ),
	.shareout());
// synopsys translate_off
defparam \Add23~53 .extended_lut = "off";
defparam \Add23~53 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Add23~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N27
cyclonev_lcell_comb \divider~16 (
// Equation(s):
// \divider~16_combout  = ( !\Add23~53_sumout  & ( !\SW[0]~input_o  & ( (\gameController|gameon~q  & ((!\LessThan31~5_combout ) # ((!\LessThan31~8_combout ) # (!\LessThan31~4_combout )))) ) ) )

	.dataa(!\LessThan31~5_combout ),
	.datab(!\gameController|gameon~q ),
	.datac(!\LessThan31~8_combout ),
	.datad(!\LessThan31~4_combout ),
	.datae(!\Add23~53_sumout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divider~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divider~16 .extended_lut = "off";
defparam \divider~16 .lut_mask = 64'h3332000000000000;
defparam \divider~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N29
dffeas \divider[5] (
	.clk(\SLOW_CLK~q ),
	.d(\divider~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[5]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[5] .is_wysiwyg = "true";
defparam \divider[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N12
cyclonev_lcell_comb \Add23~57 (
// Equation(s):
// \Add23~57_sumout  = SUM(( divider[6] ) + ( GND ) + ( \Add23~54  ))
// \Add23~58  = CARRY(( divider[6] ) + ( GND ) + ( \Add23~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!divider[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~57_sumout ),
	.cout(\Add23~58 ),
	.shareout());
// synopsys translate_off
defparam \Add23~57 .extended_lut = "off";
defparam \Add23~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add23~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N51
cyclonev_lcell_comb \divider~17 (
// Equation(s):
// \divider~17_combout  = ( \LessThan31~5_combout  & ( \LessThan31~4_combout  & ( ((!\Add23~13_sumout  & (!\LessThan31~3_combout  & !\Add23~9_sumout ))) # (\Add23~57_sumout ) ) ) ) # ( !\LessThan31~5_combout  & ( \LessThan31~4_combout  & ( \Add23~57_sumout  
// ) ) ) # ( \LessThan31~5_combout  & ( !\LessThan31~4_combout  & ( \Add23~57_sumout  ) ) ) # ( !\LessThan31~5_combout  & ( !\LessThan31~4_combout  & ( \Add23~57_sumout  ) ) )

	.dataa(!\Add23~57_sumout ),
	.datab(!\Add23~13_sumout ),
	.datac(!\LessThan31~3_combout ),
	.datad(!\Add23~9_sumout ),
	.datae(!\LessThan31~5_combout ),
	.dataf(!\LessThan31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divider~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divider~17 .extended_lut = "off";
defparam \divider~17 .lut_mask = 64'h555555555555D555;
defparam \divider~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N53
dffeas \divider[6] (
	.clk(\SLOW_CLK~q ),
	.d(\divider~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~58_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[6]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[6] .is_wysiwyg = "true";
defparam \divider[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N15
cyclonev_lcell_comb \Add23~61 (
// Equation(s):
// \Add23~61_sumout  = SUM(( !divider[7] ) + ( VCC ) + ( \Add23~58  ))
// \Add23~62  = CARRY(( !divider[7] ) + ( VCC ) + ( \Add23~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!divider[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~61_sumout ),
	.cout(\Add23~62 ),
	.shareout());
// synopsys translate_off
defparam \Add23~61 .extended_lut = "off";
defparam \Add23~61 .lut_mask = 64'h000000000000F0F0;
defparam \Add23~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N42
cyclonev_lcell_comb \divider~2 (
// Equation(s):
// \divider~2_combout  = ( !\Add23~61_sumout  & ( !\SW[0]~input_o  & ( (\gameController|gameon~q  & ((!\LessThan31~5_combout ) # ((!\LessThan31~4_combout ) # (!\LessThan31~8_combout )))) ) ) )

	.dataa(!\LessThan31~5_combout ),
	.datab(!\gameController|gameon~q ),
	.datac(!\LessThan31~4_combout ),
	.datad(!\LessThan31~8_combout ),
	.datae(!\Add23~61_sumout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divider~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divider~2 .extended_lut = "off";
defparam \divider~2 .lut_mask = 64'h3332000000000000;
defparam \divider~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N44
dffeas \divider[7] (
	.clk(\SLOW_CLK~q ),
	.d(\divider~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[7]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[7] .is_wysiwyg = "true";
defparam \divider[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N18
cyclonev_lcell_comb \Add23~41 (
// Equation(s):
// \Add23~41_sumout  = SUM(( !divider[8] ) + ( VCC ) + ( \Add23~62  ))
// \Add23~42  = CARRY(( !divider[8] ) + ( VCC ) + ( \Add23~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!divider[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~41_sumout ),
	.cout(\Add23~42 ),
	.shareout());
// synopsys translate_off
defparam \Add23~41 .extended_lut = "off";
defparam \Add23~41 .lut_mask = 64'h000000000000F0F0;
defparam \Add23~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N45
cyclonev_lcell_comb \divider~3 (
// Equation(s):
// \divider~3_combout  = ( !\SW[0]~input_o  & ( !\Add23~41_sumout  & ( (\gameController|gameon~q  & ((!\LessThan31~5_combout ) # ((!\LessThan31~8_combout ) # (!\LessThan31~4_combout )))) ) ) )

	.dataa(!\LessThan31~5_combout ),
	.datab(!\gameController|gameon~q ),
	.datac(!\LessThan31~8_combout ),
	.datad(!\LessThan31~4_combout ),
	.datae(!\SW[0]~input_o ),
	.dataf(!\Add23~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divider~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divider~3 .extended_lut = "off";
defparam \divider~3 .lut_mask = 64'h3332000000000000;
defparam \divider~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N47
dffeas \divider[8] (
	.clk(\SLOW_CLK~q ),
	.d(\divider~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[8]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[8] .is_wysiwyg = "true";
defparam \divider[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N21
cyclonev_lcell_comb \Add23~17 (
// Equation(s):
// \Add23~17_sumout  = SUM(( divider[9] ) + ( VCC ) + ( \Add23~42  ))
// \Add23~18  = CARRY(( divider[9] ) + ( VCC ) + ( \Add23~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!divider[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~17_sumout ),
	.cout(\Add23~18 ),
	.shareout());
// synopsys translate_off
defparam \Add23~17 .extended_lut = "off";
defparam \Add23~17 .lut_mask = 64'h0000000000000F0F;
defparam \Add23~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N24
cyclonev_lcell_comb \divider~0 (
// Equation(s):
// \divider~0_combout  = ( \LessThan31~3_combout  & ( \LessThan31~4_combout  & ( \Add23~17_sumout  ) ) ) # ( !\LessThan31~3_combout  & ( \LessThan31~4_combout  & ( ((!\Add23~13_sumout  & (!\Add23~9_sumout  & \LessThan31~5_combout ))) # (\Add23~17_sumout ) ) 
// ) ) # ( \LessThan31~3_combout  & ( !\LessThan31~4_combout  & ( \Add23~17_sumout  ) ) ) # ( !\LessThan31~3_combout  & ( !\LessThan31~4_combout  & ( \Add23~17_sumout  ) ) )

	.dataa(!\Add23~13_sumout ),
	.datab(!\Add23~17_sumout ),
	.datac(!\Add23~9_sumout ),
	.datad(!\LessThan31~5_combout ),
	.datae(!\LessThan31~3_combout ),
	.dataf(!\LessThan31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divider~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divider~0 .extended_lut = "off";
defparam \divider~0 .lut_mask = 64'h3333333333B33333;
defparam \divider~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y20_N26
dffeas \divider[9] (
	.clk(\SLOW_CLK~q ),
	.d(\divider~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~58_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[9]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[9] .is_wysiwyg = "true";
defparam \divider[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N24
cyclonev_lcell_comb \Add23~45 (
// Equation(s):
// \Add23~45_sumout  = SUM(( divider[10] ) + ( VCC ) + ( \Add23~18  ))
// \Add23~46  = CARRY(( divider[10] ) + ( VCC ) + ( \Add23~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!divider[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~45_sumout ),
	.cout(\Add23~46 ),
	.shareout());
// synopsys translate_off
defparam \Add23~45 .extended_lut = "off";
defparam \Add23~45 .lut_mask = 64'h00000000000000FF;
defparam \Add23~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N30
cyclonev_lcell_comb \divider~11 (
// Equation(s):
// \divider~11_combout  = ( \LessThan31~5_combout  & ( \Add23~45_sumout  & ( (!\LessThan31~4_combout ) # (((\Add23~9_sumout ) # (\LessThan31~3_combout )) # (\Add23~13_sumout )) ) ) ) # ( !\LessThan31~5_combout  & ( \Add23~45_sumout  ) )

	.dataa(!\LessThan31~4_combout ),
	.datab(!\Add23~13_sumout ),
	.datac(!\LessThan31~3_combout ),
	.datad(!\Add23~9_sumout ),
	.datae(!\LessThan31~5_combout ),
	.dataf(!\Add23~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divider~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divider~11 .extended_lut = "off";
defparam \divider~11 .lut_mask = 64'h00000000FFFFBFFF;
defparam \divider~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N32
dffeas \divider[10] (
	.clk(\SLOW_CLK~q ),
	.d(\divider~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~58_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[10]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[10] .is_wysiwyg = "true";
defparam \divider[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N27
cyclonev_lcell_comb \Add23~49 (
// Equation(s):
// \Add23~49_sumout  = SUM(( divider[11] ) + ( VCC ) + ( \Add23~46  ))
// \Add23~50  = CARRY(( divider[11] ) + ( VCC ) + ( \Add23~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!divider[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~49_sumout ),
	.cout(\Add23~50 ),
	.shareout());
// synopsys translate_off
defparam \Add23~49 .extended_lut = "off";
defparam \Add23~49 .lut_mask = 64'h00000000000000FF;
defparam \Add23~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N21
cyclonev_lcell_comb \divider~12 (
// Equation(s):
// \divider~12_combout  = ( \LessThan31~5_combout  & ( \Add23~49_sumout  & ( (!\LessThan31~4_combout ) # (((\LessThan31~3_combout ) # (\Add23~9_sumout )) # (\Add23~13_sumout )) ) ) ) # ( !\LessThan31~5_combout  & ( \Add23~49_sumout  ) )

	.dataa(!\LessThan31~4_combout ),
	.datab(!\Add23~13_sumout ),
	.datac(!\Add23~9_sumout ),
	.datad(!\LessThan31~3_combout ),
	.datae(!\LessThan31~5_combout ),
	.dataf(!\Add23~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divider~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divider~12 .extended_lut = "off";
defparam \divider~12 .lut_mask = 64'h00000000FFFFBFFF;
defparam \divider~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N23
dffeas \divider[11] (
	.clk(\SLOW_CLK~q ),
	.d(\divider~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~58_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[11]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[11] .is_wysiwyg = "true";
defparam \divider[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N30
cyclonev_lcell_comb \Add23~37 (
// Equation(s):
// \Add23~37_sumout  = SUM(( !divider[12] ) + ( VCC ) + ( \Add23~50  ))
// \Add23~38  = CARRY(( !divider[12] ) + ( VCC ) + ( \Add23~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!divider[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~37_sumout ),
	.cout(\Add23~38 ),
	.shareout());
// synopsys translate_off
defparam \Add23~37 .extended_lut = "off";
defparam \Add23~37 .lut_mask = 64'h000000000000FF00;
defparam \Add23~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N57
cyclonev_lcell_comb \divider~5 (
// Equation(s):
// \divider~5_combout  = ( \LessThan31~8_combout  & ( \Add23~65_sumout  & ( (\LessThan31~5_combout  & (\gameController|gameon~q  & (!\SW[0]~input_o  & \LessThan31~4_combout ))) ) ) ) # ( \LessThan31~8_combout  & ( !\Add23~65_sumout  & ( 
// (\gameController|gameon~q  & !\SW[0]~input_o ) ) ) ) # ( !\LessThan31~8_combout  & ( !\Add23~65_sumout  & ( (\gameController|gameon~q  & !\SW[0]~input_o ) ) ) )

	.dataa(!\LessThan31~5_combout ),
	.datab(!\gameController|gameon~q ),
	.datac(!\SW[0]~input_o ),
	.datad(!\LessThan31~4_combout ),
	.datae(!\LessThan31~8_combout ),
	.dataf(!\Add23~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divider~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divider~5 .extended_lut = "off";
defparam \divider~5 .lut_mask = 64'h3030303000000010;
defparam \divider~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N59
dffeas \divider[13] (
	.clk(\SLOW_CLK~q ),
	.d(\divider~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[13]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[13] .is_wysiwyg = "true";
defparam \divider[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N33
cyclonev_lcell_comb \Add23~65 (
// Equation(s):
// \Add23~65_sumout  = SUM(( !divider[13] ) + ( VCC ) + ( \Add23~38  ))
// \Add23~66  = CARRY(( !divider[13] ) + ( VCC ) + ( \Add23~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!divider[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~65_sumout ),
	.cout(\Add23~66 ),
	.shareout());
// synopsys translate_off
defparam \Add23~65 .extended_lut = "off";
defparam \Add23~65 .lut_mask = 64'h000000000000FF00;
defparam \Add23~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N18
cyclonev_lcell_comb \LessThan31~6 (
// Equation(s):
// \LessThan31~6_combout  = ( !\Add23~45_sumout  & ( \Add23~17_sumout  & ( (!\Add23~53_sumout ) # ((!\Add23~61_sumout ) # ((!\Add23~57_sumout ) # (!\Add23~41_sumout ))) ) ) ) # ( !\Add23~45_sumout  & ( !\Add23~17_sumout  ) )

	.dataa(!\Add23~53_sumout ),
	.datab(!\Add23~61_sumout ),
	.datac(!\Add23~57_sumout ),
	.datad(!\Add23~41_sumout ),
	.datae(!\Add23~45_sumout ),
	.dataf(!\Add23~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan31~6 .extended_lut = "off";
defparam \LessThan31~6 .lut_mask = 64'hFFFF0000FFFE0000;
defparam \LessThan31~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N36
cyclonev_lcell_comb \Add23~69 (
// Equation(s):
// \Add23~69_sumout  = SUM(( !divider[14] ) + ( VCC ) + ( \Add23~66  ))
// \Add23~70  = CARRY(( !divider[14] ) + ( VCC ) + ( \Add23~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!divider[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~69_sumout ),
	.cout(\Add23~70 ),
	.shareout());
// synopsys translate_off
defparam \Add23~69 .extended_lut = "off";
defparam \Add23~69 .lut_mask = 64'h000000000000F0F0;
defparam \Add23~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N0
cyclonev_lcell_comb \LessThan31~7 (
// Equation(s):
// \LessThan31~7_combout  = ( \Add23~49_sumout  & ( \Add23~69_sumout  & ( \Add23~33_sumout  ) ) ) # ( !\Add23~49_sumout  & ( \Add23~69_sumout  & ( \Add23~33_sumout  ) ) ) # ( \Add23~49_sumout  & ( !\Add23~69_sumout  & ( (\Add23~33_sumout  & 
// ((\Add23~65_sumout ) # (\Add23~37_sumout ))) ) ) ) # ( !\Add23~49_sumout  & ( !\Add23~69_sumout  & ( (\Add23~33_sumout  & (((\Add23~37_sumout  & !\LessThan31~6_combout )) # (\Add23~65_sumout ))) ) ) )

	.dataa(!\Add23~37_sumout ),
	.datab(!\Add23~65_sumout ),
	.datac(!\LessThan31~6_combout ),
	.datad(!\Add23~33_sumout ),
	.datae(!\Add23~49_sumout ),
	.dataf(!\Add23~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan31~7 .extended_lut = "off";
defparam \LessThan31~7 .lut_mask = 64'h0073007700FF00FF;
defparam \LessThan31~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N48
cyclonev_lcell_comb \Add23~21 (
// Equation(s):
// \Add23~21_sumout  = SUM(( divider[18] ) + ( VCC ) + ( \Add23~30  ))
// \Add23~22  = CARRY(( divider[18] ) + ( VCC ) + ( \Add23~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!divider[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~21_sumout ),
	.cout(\Add23~22 ),
	.shareout());
// synopsys translate_off
defparam \Add23~21 .extended_lut = "off";
defparam \Add23~21 .lut_mask = 64'h0000000000000F0F;
defparam \Add23~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N6
cyclonev_lcell_comb \LessThan31~8 (
// Equation(s):
// \LessThan31~8_combout  = ( !\Add23~9_sumout  & ( !\Add23~13_sumout  & ( (!\Add23~21_sumout ) # ((!\Add23~29_sumout  & (!\Add23~25_sumout  & !\LessThan31~7_combout ))) ) ) )

	.dataa(!\Add23~29_sumout ),
	.datab(!\Add23~25_sumout ),
	.datac(!\LessThan31~7_combout ),
	.datad(!\Add23~21_sumout ),
	.datae(!\Add23~9_sumout ),
	.dataf(!\Add23~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan31~8 .extended_lut = "off";
defparam \LessThan31~8 .lut_mask = 64'hFF80000000000000;
defparam \LessThan31~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N39
cyclonev_lcell_comb \divider~10 (
// Equation(s):
// \divider~10_combout  = ( \LessThan31~8_combout  & ( \Add23~69_sumout  & ( (\LessThan31~5_combout  & (!\SW[0]~input_o  & (\gameController|gameon~q  & \LessThan31~4_combout ))) ) ) ) # ( \LessThan31~8_combout  & ( !\Add23~69_sumout  & ( (!\SW[0]~input_o  & 
// \gameController|gameon~q ) ) ) ) # ( !\LessThan31~8_combout  & ( !\Add23~69_sumout  & ( (!\SW[0]~input_o  & \gameController|gameon~q ) ) ) )

	.dataa(!\LessThan31~5_combout ),
	.datab(!\SW[0]~input_o ),
	.datac(!\gameController|gameon~q ),
	.datad(!\LessThan31~4_combout ),
	.datae(!\LessThan31~8_combout ),
	.dataf(!\Add23~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divider~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divider~10 .extended_lut = "off";
defparam \divider~10 .lut_mask = 64'h0C0C0C0C00000004;
defparam \divider~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N41
dffeas \divider[14] (
	.clk(\SLOW_CLK~q ),
	.d(\divider~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[14]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[14] .is_wysiwyg = "true";
defparam \divider[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N3
cyclonev_lcell_comb \LessThan31~2 (
// Equation(s):
// \LessThan31~2_combout  = ( !\Add23~69_sumout  & ( !\Add23~65_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add23~65_sumout ),
	.datae(gnd),
	.dataf(!\Add23~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan31~2 .extended_lut = "off";
defparam \LessThan31~2 .lut_mask = 64'hFF00FF0000000000;
defparam \LessThan31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N51
cyclonev_lcell_comb \LessThan31~0 (
// Equation(s):
// \LessThan31~0_combout  = ( \Add23~61_sumout  & ( (\Add23~53_sumout  & \Add23~57_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add23~53_sumout ),
	.datad(!\Add23~57_sumout ),
	.datae(gnd),
	.dataf(!\Add23~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan31~0 .extended_lut = "off";
defparam \LessThan31~0 .lut_mask = 64'h00000000000F000F;
defparam \LessThan31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N42
cyclonev_lcell_comb \LessThan31~1 (
// Equation(s):
// \LessThan31~1_combout  = ( \Add23~49_sumout  & ( \LessThan31~0_combout  & ( \Add23~37_sumout  ) ) ) # ( !\Add23~49_sumout  & ( \LessThan31~0_combout  & ( (\Add23~37_sumout  & (((\Add23~41_sumout  & \Add23~17_sumout )) # (\Add23~45_sumout ))) ) ) ) # ( 
// \Add23~49_sumout  & ( !\LessThan31~0_combout  & ( \Add23~37_sumout  ) ) ) # ( !\Add23~49_sumout  & ( !\LessThan31~0_combout  & ( (\Add23~37_sumout  & \Add23~45_sumout ) ) ) )

	.dataa(!\Add23~41_sumout ),
	.datab(!\Add23~17_sumout ),
	.datac(!\Add23~37_sumout ),
	.datad(!\Add23~45_sumout ),
	.datae(!\Add23~49_sumout ),
	.dataf(!\LessThan31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan31~1 .extended_lut = "off";
defparam \LessThan31~1 .lut_mask = 64'h000F0F0F010F0F0F;
defparam \LessThan31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N24
cyclonev_lcell_comb \LessThan31~3 (
// Equation(s):
// \LessThan31~3_combout  = ( \LessThan31~2_combout  & ( \LessThan31~1_combout  & ( (\Add23~21_sumout  & (((\Add23~29_sumout ) # (\Add23~25_sumout )) # (\Add23~33_sumout ))) ) ) ) # ( !\LessThan31~2_combout  & ( \LessThan31~1_combout  & ( (\Add23~21_sumout  
// & (((\Add23~29_sumout ) # (\Add23~25_sumout )) # (\Add23~33_sumout ))) ) ) ) # ( \LessThan31~2_combout  & ( !\LessThan31~1_combout  & ( (\Add23~21_sumout  & ((\Add23~29_sumout ) # (\Add23~25_sumout ))) ) ) ) # ( !\LessThan31~2_combout  & ( 
// !\LessThan31~1_combout  & ( (\Add23~21_sumout  & (((\Add23~29_sumout ) # (\Add23~25_sumout )) # (\Add23~33_sumout ))) ) ) )

	.dataa(!\Add23~33_sumout ),
	.datab(!\Add23~21_sumout ),
	.datac(!\Add23~25_sumout ),
	.datad(!\Add23~29_sumout ),
	.datae(!\LessThan31~2_combout ),
	.dataf(!\LessThan31~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan31~3 .extended_lut = "off";
defparam \LessThan31~3 .lut_mask = 64'h1333033313331333;
defparam \LessThan31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N36
cyclonev_lcell_comb \divider~9 (
// Equation(s):
// \divider~9_combout  = ( \LessThan31~5_combout  & ( \Add23~21_sumout  ) ) # ( !\LessThan31~5_combout  & ( \Add23~21_sumout  ) ) # ( \LessThan31~5_combout  & ( !\Add23~21_sumout  & ( (\LessThan31~4_combout  & (!\Add23~13_sumout  & (!\LessThan31~3_combout  & 
// !\Add23~9_sumout ))) ) ) )

	.dataa(!\LessThan31~4_combout ),
	.datab(!\Add23~13_sumout ),
	.datac(!\LessThan31~3_combout ),
	.datad(!\Add23~9_sumout ),
	.datae(!\LessThan31~5_combout ),
	.dataf(!\Add23~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divider~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divider~9 .extended_lut = "off";
defparam \divider~9 .lut_mask = 64'h00004000FFFFFFFF;
defparam \divider~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y19_N38
dffeas \divider[18] (
	.clk(\SLOW_CLK~q ),
	.d(\divider~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~58_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[18]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[18] .is_wysiwyg = "true";
defparam \divider[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N51
cyclonev_lcell_comb \Add23~89 (
// Equation(s):
// \Add23~89_sumout  = SUM(( !divider[19] ) + ( VCC ) + ( \Add23~22  ))
// \Add23~90  = CARRY(( !divider[19] ) + ( VCC ) + ( \Add23~22  ))

	.dataa(!divider[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~89_sumout ),
	.cout(\Add23~90 ),
	.shareout());
// synopsys translate_off
defparam \Add23~89 .extended_lut = "off";
defparam \Add23~89 .lut_mask = 64'h000000000000AAAA;
defparam \Add23~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N45
cyclonev_lcell_comb \divider~1 (
// Equation(s):
// \divider~1_combout  = (!\Add23~89_sumout  & (\gameController|gameon~q  & !\SW[0]~input_o ))

	.dataa(!\Add23~89_sumout ),
	.datab(gnd),
	.datac(!\gameController|gameon~q ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divider~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divider~1 .extended_lut = "off";
defparam \divider~1 .lut_mask = 64'h0A000A000A000A00;
defparam \divider~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N47
dffeas \divider[19] (
	.clk(\SLOW_CLK~q ),
	.d(\divider~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[19]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[19] .is_wysiwyg = "true";
defparam \divider[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N54
cyclonev_lcell_comb \Add23~1 (
// Equation(s):
// \Add23~1_sumout  = SUM(( divider[20] ) + ( VCC ) + ( \Add23~90  ))
// \Add23~2  = CARRY(( divider[20] ) + ( VCC ) + ( \Add23~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!divider[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~1_sumout ),
	.cout(\Add23~2 ),
	.shareout());
// synopsys translate_off
defparam \Add23~1 .extended_lut = "off";
defparam \Add23~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N56
dffeas \divider[20] (
	.clk(\SLOW_CLK~q ),
	.d(\Add23~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~58_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[20]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[20] .is_wysiwyg = "true";
defparam \divider[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y20_N57
cyclonev_lcell_comb \Add23~93 (
// Equation(s):
// \Add23~93_sumout  = SUM(( divider[21] ) + ( VCC ) + ( \Add23~2  ))
// \Add23~94  = CARRY(( divider[21] ) + ( VCC ) + ( \Add23~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!divider[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~93_sumout ),
	.cout(\Add23~94 ),
	.shareout());
// synopsys translate_off
defparam \Add23~93 .extended_lut = "off";
defparam \Add23~93 .lut_mask = 64'h0000000000000F0F;
defparam \Add23~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y20_N59
dffeas \divider[21] (
	.clk(\SLOW_CLK~q ),
	.d(\Add23~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~58_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[21]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[21] .is_wysiwyg = "true";
defparam \divider[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N0
cyclonev_lcell_comb \Add23~97 (
// Equation(s):
// \Add23~97_sumout  = SUM(( divider[22] ) + ( VCC ) + ( \Add23~94  ))
// \Add23~98  = CARRY(( divider[22] ) + ( VCC ) + ( \Add23~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!divider[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~97_sumout ),
	.cout(\Add23~98 ),
	.shareout());
// synopsys translate_off
defparam \Add23~97 .extended_lut = "off";
defparam \Add23~97 .lut_mask = 64'h0000000000000F0F;
defparam \Add23~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N50
dffeas \divider[22] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\Add23~97_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~58_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[22]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[22] .is_wysiwyg = "true";
defparam \divider[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N3
cyclonev_lcell_comb \Add23~101 (
// Equation(s):
// \Add23~101_sumout  = SUM(( divider[23] ) + ( VCC ) + ( \Add23~98  ))
// \Add23~102  = CARRY(( divider[23] ) + ( VCC ) + ( \Add23~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!divider[23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~101_sumout ),
	.cout(\Add23~102 ),
	.shareout());
// synopsys translate_off
defparam \Add23~101 .extended_lut = "off";
defparam \Add23~101 .lut_mask = 64'h00000000000000FF;
defparam \Add23~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N56
dffeas \divider[23] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\Add23~101_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~58_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[23]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[23] .is_wysiwyg = "true";
defparam \divider[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N6
cyclonev_lcell_comb \Add23~105 (
// Equation(s):
// \Add23~105_sumout  = SUM(( divider[24] ) + ( VCC ) + ( \Add23~102  ))
// \Add23~106  = CARRY(( divider[24] ) + ( VCC ) + ( \Add23~102  ))

	.dataa(gnd),
	.datab(!divider[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~105_sumout ),
	.cout(\Add23~106 ),
	.shareout());
// synopsys translate_off
defparam \Add23~105 .extended_lut = "off";
defparam \Add23~105 .lut_mask = 64'h0000000000003333;
defparam \Add23~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N17
dffeas \divider[24] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\Add23~105_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~58_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[24]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[24] .is_wysiwyg = "true";
defparam \divider[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N9
cyclonev_lcell_comb \Add23~73 (
// Equation(s):
// \Add23~73_sumout  = SUM(( divider[25] ) + ( VCC ) + ( \Add23~106  ))
// \Add23~74  = CARRY(( divider[25] ) + ( VCC ) + ( \Add23~106  ))

	.dataa(!divider[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~73_sumout ),
	.cout(\Add23~74 ),
	.shareout());
// synopsys translate_off
defparam \Add23~73 .extended_lut = "off";
defparam \Add23~73 .lut_mask = 64'h0000000000005555;
defparam \Add23~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N44
dffeas \divider[25] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\Add23~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~58_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[25]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[25] .is_wysiwyg = "true";
defparam \divider[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N12
cyclonev_lcell_comb \Add23~77 (
// Equation(s):
// \Add23~77_sumout  = SUM(( divider[26] ) + ( VCC ) + ( \Add23~74  ))
// \Add23~78  = CARRY(( divider[26] ) + ( VCC ) + ( \Add23~74  ))

	.dataa(!divider[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~77_sumout ),
	.cout(\Add23~78 ),
	.shareout());
// synopsys translate_off
defparam \Add23~77 .extended_lut = "off";
defparam \Add23~77 .lut_mask = 64'h0000000000005555;
defparam \Add23~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N29
dffeas \divider[26] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\Add23~77_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~58_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[26]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[26] .is_wysiwyg = "true";
defparam \divider[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N15
cyclonev_lcell_comb \Add23~81 (
// Equation(s):
// \Add23~81_sumout  = SUM(( divider[27] ) + ( VCC ) + ( \Add23~78  ))
// \Add23~82  = CARRY(( divider[27] ) + ( VCC ) + ( \Add23~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!divider[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add23~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add23~81_sumout ),
	.cout(\Add23~82 ),
	.shareout());
// synopsys translate_off
defparam \Add23~81 .extended_lut = "off";
defparam \Add23~81 .lut_mask = 64'h0000000000000F0F;
defparam \Add23~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y19_N32
dffeas \divider[27] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\Add23~81_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~58_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[27]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[27] .is_wysiwyg = "true";
defparam \divider[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N38
dffeas \divider[28] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\Add23~85_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~58_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[28]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[28] .is_wysiwyg = "true";
defparam \divider[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y20_N53
dffeas \counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[17] .is_wysiwyg = "true";
defparam \counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N0
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( counter[0] ) + ( VCC ) + ( !VCC ))
// \Add0~54  = CARRY(( counter[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N2
dffeas \counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N3
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( counter[1] ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( counter[1] ) + ( GND ) + ( \Add0~54  ))

	.dataa(!counter[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N5
dffeas \counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N6
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( counter[2] ) + ( GND ) + ( \Add0~58  ))
// \Add0~46  = CARRY(( counter[2] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(!counter[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N8
dffeas \counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N9
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( counter[3] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( counter[3] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N11
dffeas \counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N12
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( counter[4] ) + ( GND ) + ( \Add0~50  ))
// \Add0~118  = CARRY(( counter[4] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(!counter[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N14
dffeas \counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N15
cyclonev_lcell_comb \Add0~121 (
// Equation(s):
// \Add0~121_sumout  = SUM(( counter[5] ) + ( GND ) + ( \Add0~118  ))
// \Add0~122  = CARRY(( counter[5] ) + ( GND ) + ( \Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~121_sumout ),
	.cout(\Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \Add0~121 .extended_lut = "off";
defparam \Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N16
dffeas \counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[5] .is_wysiwyg = "true";
defparam \counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N18
cyclonev_lcell_comb \Add0~125 (
// Equation(s):
// \Add0~125_sumout  = SUM(( counter[6] ) + ( GND ) + ( \Add0~122  ))
// \Add0~126  = CARRY(( counter[6] ) + ( GND ) + ( \Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~125_sumout ),
	.cout(\Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \Add0~125 .extended_lut = "off";
defparam \Add0~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N20
dffeas \counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[6] .is_wysiwyg = "true";
defparam \counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N21
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( counter[7] ) + ( GND ) + ( \Add0~126  ))
// \Add0~22  = CARRY(( counter[7] ) + ( GND ) + ( \Add0~126  ))

	.dataa(!counter[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N23
dffeas \counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[7] .is_wysiwyg = "true";
defparam \counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N24
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( counter[8] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( counter[8] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N26
dffeas \counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[8] .is_wysiwyg = "true";
defparam \counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N27
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( counter[9] ) + ( GND ) + ( \Add0~26  ))
// \Add0~14  = CARRY(( counter[9] ) + ( GND ) + ( \Add0~26  ))

	.dataa(!counter[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N29
dffeas \counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[9] .is_wysiwyg = "true";
defparam \counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N30
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( counter[10] ) + ( GND ) + ( \Add0~14  ))
// \Add0~102  = CARRY(( counter[10] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!counter[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N32
dffeas \counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[10] .is_wysiwyg = "true";
defparam \counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N33
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( counter[11] ) + ( GND ) + ( \Add0~102  ))
// \Add0~106  = CARRY(( counter[11] ) + ( GND ) + ( \Add0~102  ))

	.dataa(!counter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N35
dffeas \counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[11] .is_wysiwyg = "true";
defparam \counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N36
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( counter[12] ) + ( GND ) + ( \Add0~106  ))
// \Add0~30  = CARRY(( counter[12] ) + ( GND ) + ( \Add0~106  ))

	.dataa(!counter[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N38
dffeas \counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[12] .is_wysiwyg = "true";
defparam \counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N39
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( counter[13] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( counter[13] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(!counter[13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N41
dffeas \counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[13] .is_wysiwyg = "true";
defparam \counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N42
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( counter[14] ) + ( GND ) + ( \Add0~34  ))
// \Add0~94  = CARRY(( counter[14] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(!counter[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N44
dffeas \counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[14] .is_wysiwyg = "true";
defparam \counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N45
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( counter[15] ) + ( GND ) + ( \Add0~94  ))
// \Add0~110  = CARRY(( counter[15] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N46
dffeas \counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[15] .is_wysiwyg = "true";
defparam \counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N48
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( counter[16] ) + ( GND ) + ( \Add0~110  ))
// \Add0~114  = CARRY(( counter[16] ) + ( GND ) + ( \Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N49
dffeas \counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[16] .is_wysiwyg = "true";
defparam \counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N51
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( counter[17] ) + ( GND ) + ( \Add0~114  ))
// \Add0~70  = CARRY(( counter[17] ) + ( GND ) + ( \Add0~114  ))

	.dataa(!counter[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N56
dffeas \counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[18] .is_wysiwyg = "true";
defparam \counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N54
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( counter[18] ) + ( GND ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( counter[18] ) + ( GND ) + ( \Add0~70  ))

	.dataa(!counter[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N48
cyclonev_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = ( \Add0~73_sumout  & ( (divider[18] & (!\Add0~69_sumout  $ (!divider[17]))) ) ) # ( !\Add0~73_sumout  & ( (!divider[18] & (!\Add0~69_sumout  $ (!divider[17]))) ) )

	.dataa(!\Add0~69_sumout ),
	.datab(!divider[18]),
	.datac(!divider[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~9 .extended_lut = "off";
defparam \Equal0~9 .lut_mask = 64'h4848484812121212;
defparam \Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N11
dffeas \counter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[23]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[23] .is_wysiwyg = "true";
defparam \counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y20_N57
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( counter[19] ) + ( GND ) + ( \Add0~74  ))
// \Add0~18  = CARRY(( counter[19] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(!counter[19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y20_N59
dffeas \counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[19] .is_wysiwyg = "true";
defparam \counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( counter[20] ) + ( GND ) + ( \Add0~18  ))
// \Add0~2  = CARRY(( counter[20] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N1
dffeas \counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[20] .is_wysiwyg = "true";
defparam \counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N3
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( counter[21] ) + ( GND ) + ( \Add0~2  ))
// \Add0~98  = CARRY(( counter[21] ) + ( GND ) + ( \Add0~2  ))

	.dataa(!counter[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N5
dffeas \counter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[21] .is_wysiwyg = "true";
defparam \counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N6
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( counter[22] ) + ( GND ) + ( \Add0~98  ))
// \Add0~38  = CARRY(( counter[22] ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(!counter[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N8
dffeas \counter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[22] .is_wysiwyg = "true";
defparam \counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N9
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( counter[23] ) + ( GND ) + ( \Add0~38  ))
// \Add0~62  = CARRY(( counter[23] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N26
dffeas \counter[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[28]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[28] .is_wysiwyg = "true";
defparam \counter[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N12
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( GND ) + ( counter[24] ) + ( \Add0~62  ))
// \Add0~42  = CARRY(( GND ) + ( counter[24] ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter[24]),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FF0000000000;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N14
dffeas \counter[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[24]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[24] .is_wysiwyg = "true";
defparam \counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N15
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( counter[25] ) + ( GND ) + ( \Add0~42  ))
// \Add0~86  = CARRY(( counter[25] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(!counter[25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N18
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( counter[26] ) + ( GND ) + ( \Add0~86  ))
// \Add0~78  = CARRY(( counter[26] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N20
dffeas \counter[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[26]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[26] .is_wysiwyg = "true";
defparam \counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N21
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( counter[27] ) + ( GND ) + ( \Add0~78  ))
// \Add0~82  = CARRY(( counter[27] ) + ( GND ) + ( \Add0~78  ))

	.dataa(!counter[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N23
dffeas \counter[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[27]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[27] .is_wysiwyg = "true";
defparam \counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N24
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( counter[28] ) + ( GND ) + ( \Add0~82  ))
// \Add0~66  = CARRY(( counter[28] ) + ( GND ) + ( \Add0~82  ))

	.dataa(!counter[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N6
cyclonev_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = ( \Add0~65_sumout  & ( divider[23] & ( (divider[28] & (\Equal0~9_combout  & \Add0~61_sumout )) ) ) ) # ( !\Add0~65_sumout  & ( divider[23] & ( (!divider[28] & (\Equal0~9_combout  & \Add0~61_sumout )) ) ) ) # ( \Add0~65_sumout  & ( 
// !divider[23] & ( (divider[28] & (\Equal0~9_combout  & !\Add0~61_sumout )) ) ) ) # ( !\Add0~65_sumout  & ( !divider[23] & ( (!divider[28] & (\Equal0~9_combout  & !\Add0~61_sumout )) ) ) )

	.dataa(!divider[28]),
	.datab(!\Equal0~9_combout ),
	.datac(!\Add0~61_sumout ),
	.datad(gnd),
	.datae(!\Add0~65_sumout ),
	.dataf(!divider[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~10 .extended_lut = "off";
defparam \Equal0~10 .lut_mask = 64'h2020101002020101;
defparam \Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N42
cyclonev_lcell_comb \Equal0~22 (
// Equation(s):
// \Equal0~22_combout  = ( \Add0~93_sumout  & ( divider[10] & ( (!divider[14] & (\Add0~101_sumout  & (!divider[11] $ (\Add0~105_sumout )))) ) ) ) # ( !\Add0~93_sumout  & ( divider[10] & ( (divider[14] & (\Add0~101_sumout  & (!divider[11] $ (\Add0~105_sumout 
// )))) ) ) ) # ( \Add0~93_sumout  & ( !divider[10] & ( (!divider[14] & (!\Add0~101_sumout  & (!divider[11] $ (\Add0~105_sumout )))) ) ) ) # ( !\Add0~93_sumout  & ( !divider[10] & ( (divider[14] & (!\Add0~101_sumout  & (!divider[11] $ (\Add0~105_sumout )))) 
// ) ) )

	.dataa(!divider[11]),
	.datab(!divider[14]),
	.datac(!\Add0~105_sumout ),
	.datad(!\Add0~101_sumout ),
	.datae(!\Add0~93_sumout ),
	.dataf(!divider[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~22 .extended_lut = "off";
defparam \Equal0~22 .lut_mask = 64'h2100840000210084;
defparam \Equal0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N36
cyclonev_lcell_comb \Equal0~19 (
// Equation(s):
// \Equal0~19_combout  = ( \Add0~113_sumout  & ( divider[16] ) ) # ( !\Add0~113_sumout  & ( !divider[16] ) )

	.dataa(gnd),
	.datab(!divider[16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~19 .extended_lut = "off";
defparam \Equal0~19 .lut_mask = 64'hCCCCCCCC33333333;
defparam \Equal0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N12
cyclonev_lcell_comb \Equal0~14 (
// Equation(s):
// \Equal0~14_combout  = ( !divider[4] & ( \Add0~117_sumout  & ( (!divider[5] & (\Add0~121_sumout  & (!\Add0~125_sumout  $ (divider[6])))) # (divider[5] & (!\Add0~121_sumout  & (!\Add0~125_sumout  $ (divider[6])))) ) ) ) # ( divider[4] & ( !\Add0~117_sumout  
// & ( (!divider[5] & (\Add0~121_sumout  & (!\Add0~125_sumout  $ (divider[6])))) # (divider[5] & (!\Add0~121_sumout  & (!\Add0~125_sumout  $ (divider[6])))) ) ) )

	.dataa(!divider[5]),
	.datab(!\Add0~125_sumout ),
	.datac(!divider[6]),
	.datad(!\Add0~121_sumout ),
	.datae(!divider[4]),
	.dataf(!\Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~14 .extended_lut = "off";
defparam \Equal0~14 .lut_mask = 64'h0000418241820000;
defparam \Equal0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N36
cyclonev_lcell_comb \Equal0~21 (
// Equation(s):
// \Equal0~21_combout  = ( divider[25] & ( !\Add0~85_sumout  ) ) # ( !divider[25] & ( \Add0~85_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~85_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!divider[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~21 .extended_lut = "off";
defparam \Equal0~21 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Equal0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N33
cyclonev_lcell_comb \Equal0~20 (
// Equation(s):
// \Equal0~20_combout  = ( divider[21] & ( !\Add0~97_sumout  ) ) # ( !divider[21] & ( \Add0~97_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~97_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!divider[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~20 .extended_lut = "off";
defparam \Equal0~20 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Equal0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N57
cyclonev_lcell_comb \Equal0~18 (
// Equation(s):
// \Equal0~18_combout  = ( \Add0~109_sumout  & ( !divider[15] ) ) # ( !\Add0~109_sumout  & ( divider[15] ) )

	.dataa(!divider[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~18 .extended_lut = "off";
defparam \Equal0~18 .lut_mask = 64'h55555555AAAAAAAA;
defparam \Equal0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N48
cyclonev_lcell_comb \Equal0~23 (
// Equation(s):
// \Equal0~23_combout  = ( !\Equal0~20_combout  & ( !\Equal0~18_combout  & ( (\Equal0~22_combout  & (!\Equal0~19_combout  & (\Equal0~14_combout  & !\Equal0~21_combout ))) ) ) )

	.dataa(!\Equal0~22_combout ),
	.datab(!\Equal0~19_combout ),
	.datac(!\Equal0~14_combout ),
	.datad(!\Equal0~21_combout ),
	.datae(!\Equal0~20_combout ),
	.dataf(!\Equal0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~23 .extended_lut = "off";
defparam \Equal0~23 .lut_mask = 64'h0400000000000000;
defparam \Equal0~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N35
dffeas \counter[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[31]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[31] .is_wysiwyg = "true";
defparam \counter[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N27
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( counter[29] ) + ( GND ) + ( \Add0~66  ))
// \Add0~6  = CARRY(( counter[29] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!counter[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N29
dffeas \counter[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[29]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[29] .is_wysiwyg = "true";
defparam \counter[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N30
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( counter[30] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( counter[30] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!counter[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N32
dffeas \counter[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[30]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[30] .is_wysiwyg = "true";
defparam \counter[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N33
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( counter[31] ) + ( GND ) + ( \Add0~10  ))

	.dataa(!counter[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N0
cyclonev_lcell_comb \Equal0~17 (
// Equation(s):
// \Equal0~17_combout  = ( divider[31] & ( !\Add0~89_sumout  ) ) # ( !divider[31] & ( \Add0~89_sumout  ) )

	.dataa(gnd),
	.datab(!\Add0~89_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!divider[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~17 .extended_lut = "off";
defparam \Equal0~17 .lut_mask = 64'h33333333CCCCCCCC;
defparam \Equal0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N42
cyclonev_lcell_comb \Equal0~11 (
// Equation(s):
// \Equal0~11_combout  = ( divider[27] & ( (\Add0~81_sumout  & (!divider[26] $ (\Add0~77_sumout ))) ) ) # ( !divider[27] & ( (!\Add0~81_sumout  & (!divider[26] $ (\Add0~77_sumout ))) ) )

	.dataa(gnd),
	.datab(!divider[26]),
	.datac(!\Add0~81_sumout ),
	.datad(!\Add0~77_sumout ),
	.datae(gnd),
	.dataf(!divider[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~11 .extended_lut = "off";
defparam \Equal0~11 .lut_mask = 64'hC030C0300C030C03;
defparam \Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N42
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( \Add0~29_sumout  & ( divider[12] ) ) # ( !\Add0~29_sumout  & ( !divider[12] ) )

	.dataa(gnd),
	.datab(!divider[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'hCCCCCCCC33333333;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N6
cyclonev_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = ( !\Add0~57_sumout  & ( divider[3] & ( (!\Add0~53_sumout  & (\Add0~49_sumout  & (!divider[2] $ (\Add0~45_sumout )))) ) ) ) # ( !\Add0~57_sumout  & ( !divider[3] & ( (!\Add0~53_sumout  & (!\Add0~49_sumout  & (!divider[2] $ 
// (\Add0~45_sumout )))) ) ) )

	.dataa(!divider[2]),
	.datab(!\Add0~53_sumout ),
	.datac(!\Add0~49_sumout ),
	.datad(!\Add0~45_sumout ),
	.datae(!\Add0~57_sumout ),
	.dataf(!divider[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~7 .extended_lut = "off";
defparam \Equal0~7 .lut_mask = 64'h8040000008040000;
defparam \Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N30
cyclonev_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = ( divider[22] & ( !\Add0~37_sumout  ) ) # ( !divider[22] & ( \Add0~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!divider[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~6 .extended_lut = "off";
defparam \Equal0~6 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N39
cyclonev_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = ( divider[13] & ( \Add0~33_sumout  ) ) # ( !divider[13] & ( !\Add0~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!divider[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~5 .extended_lut = "off";
defparam \Equal0~5 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N18
cyclonev_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = ( divider[24] & ( !\Equal0~5_combout  & ( (!\Equal0~4_combout  & (\Equal0~7_combout  & (!\Equal0~6_combout  & \Add0~41_sumout ))) ) ) ) # ( !divider[24] & ( !\Equal0~5_combout  & ( (!\Equal0~4_combout  & (\Equal0~7_combout  & 
// (!\Equal0~6_combout  & !\Add0~41_sumout ))) ) ) )

	.dataa(!\Equal0~4_combout ),
	.datab(!\Equal0~7_combout ),
	.datac(!\Equal0~6_combout ),
	.datad(!\Add0~41_sumout ),
	.datae(!divider[24]),
	.dataf(!\Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~8 .extended_lut = "off";
defparam \Equal0~8 .lut_mask = 64'h2000002000000000;
defparam \Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N48
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( \Add0~1_sumout  & ( !divider[20] ) ) # ( !\Add0~1_sumout  & ( divider[20] ) )

	.dataa(!divider[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add0~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h5555AAAA5555AAAA;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N45
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \Add0~21_sumout  & ( (!divider[7] & (!divider[8] $ (!\Add0~25_sumout ))) ) ) # ( !\Add0~21_sumout  & ( (divider[7] & (!divider[8] $ (!\Add0~25_sumout ))) ) )

	.dataa(!divider[8]),
	.datab(gnd),
	.datac(!divider[7]),
	.datad(!\Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h050A050A50A050A0;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N39
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( divider[19] & ( (\Equal0~1_combout  & (!\Add0~17_sumout  & (!divider[9] $ (\Add0~13_sumout )))) ) ) # ( !divider[19] & ( (\Equal0~1_combout  & (\Add0~17_sumout  & (!divider[9] $ (\Add0~13_sumout )))) ) )

	.dataa(!\Equal0~1_combout ),
	.datab(!divider[9]),
	.datac(!\Add0~13_sumout ),
	.datad(!\Add0~17_sumout ),
	.datae(gnd),
	.dataf(!divider[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0041004141004100;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N6
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( \Add0~5_sumout  & ( divider[29] & ( (!\Equal0~0_combout  & (\Equal0~2_combout  & (!divider[30] $ (\Add0~9_sumout )))) ) ) ) # ( !\Add0~5_sumout  & ( !divider[29] & ( (!\Equal0~0_combout  & (\Equal0~2_combout  & (!divider[30] $ 
// (\Add0~9_sumout )))) ) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\Equal0~2_combout ),
	.datac(!divider[30]),
	.datad(!\Add0~9_sumout ),
	.datae(!\Add0~5_sumout ),
	.dataf(!divider[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h2002000000002002;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y19_N54
cyclonev_lcell_comb \Equal0~24 (
// Equation(s):
// \Equal0~24_combout  = ( \Equal0~8_combout  & ( \Equal0~3_combout  & ( (\Equal0~10_combout  & (\Equal0~23_combout  & (!\Equal0~17_combout  & \Equal0~11_combout ))) ) ) )

	.dataa(!\Equal0~10_combout ),
	.datab(!\Equal0~23_combout ),
	.datac(!\Equal0~17_combout ),
	.datad(!\Equal0~11_combout ),
	.datae(!\Equal0~8_combout ),
	.dataf(!\Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~24 .extended_lut = "off";
defparam \Equal0~24 .lut_mask = 64'h0000000000000010;
defparam \Equal0~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y19_N17
dffeas \counter[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[25]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[25] .is_wysiwyg = "true";
defparam \counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N30
cyclonev_lcell_comb \Equal0~15 (
// Equation(s):
// \Equal0~15_combout  = ( !\Add0~113_sumout  & ( divider[16] & ( (\Equal0~14_combout  & (!divider[15] $ (\Add0~109_sumout ))) ) ) ) # ( \Add0~113_sumout  & ( !divider[16] & ( (\Equal0~14_combout  & (!divider[15] $ (\Add0~109_sumout ))) ) ) )

	.dataa(!divider[15]),
	.datab(gnd),
	.datac(!\Add0~109_sumout ),
	.datad(!\Equal0~14_combout ),
	.datae(!\Add0~113_sumout ),
	.dataf(!divider[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~15 .extended_lut = "off";
defparam \Equal0~15 .lut_mask = 64'h000000A500A50000;
defparam \Equal0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N54
cyclonev_lcell_comb \Equal0~12 (
// Equation(s):
// \Equal0~12_combout  = ( divider[10] & ( (\Add0~101_sumout  & (!divider[11] $ (\Add0~105_sumout ))) ) ) # ( !divider[10] & ( (!\Add0~101_sumout  & (!divider[11] $ (\Add0~105_sumout ))) ) )

	.dataa(gnd),
	.datab(!divider[11]),
	.datac(!\Add0~105_sumout ),
	.datad(!\Add0~101_sumout ),
	.datae(gnd),
	.dataf(!divider[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~12 .extended_lut = "off";
defparam \Equal0~12 .lut_mask = 64'hC300C30000C300C3;
defparam \Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y19_N51
cyclonev_lcell_comb \Equal0~13 (
// Equation(s):
// \Equal0~13_combout  = ( divider[21] & ( (\Equal0~12_combout  & (\Add0~97_sumout  & (!divider[14] $ (!\Add0~93_sumout )))) ) ) # ( !divider[21] & ( (\Equal0~12_combout  & (!\Add0~97_sumout  & (!divider[14] $ (!\Add0~93_sumout )))) ) )

	.dataa(!\Equal0~12_combout ),
	.datab(!divider[14]),
	.datac(!\Add0~97_sumout ),
	.datad(!\Add0~93_sumout ),
	.datae(gnd),
	.dataf(!divider[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~13 .extended_lut = "off";
defparam \Equal0~13 .lut_mask = 64'h1040104001040104;
defparam \Equal0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N0
cyclonev_lcell_comb \Equal0~16 (
// Equation(s):
// \Equal0~16_combout  = ( \Add0~89_sumout  & ( divider[31] & ( (\Equal0~15_combout  & (\Equal0~13_combout  & (!\Add0~85_sumout  $ (divider[25])))) ) ) ) # ( !\Add0~89_sumout  & ( !divider[31] & ( (\Equal0~15_combout  & (\Equal0~13_combout  & 
// (!\Add0~85_sumout  $ (divider[25])))) ) ) )

	.dataa(!\Add0~85_sumout ),
	.datab(!\Equal0~15_combout ),
	.datac(!\Equal0~13_combout ),
	.datad(!divider[25]),
	.datae(!\Add0~89_sumout ),
	.dataf(!divider[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~16 .extended_lut = "off";
defparam \Equal0~16 .lut_mask = 64'h0201000000000201;
defparam \Equal0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y19_N24
cyclonev_lcell_comb \SLOW_CLK~0 (
// Equation(s):
// \SLOW_CLK~0_combout  = ( \Equal0~11_combout  & ( \Equal0~3_combout  & ( !\SLOW_CLK~q  $ (((!\Equal0~16_combout ) # ((!\Equal0~8_combout ) # (!\Equal0~10_combout )))) ) ) ) # ( !\Equal0~11_combout  & ( \Equal0~3_combout  & ( \SLOW_CLK~q  ) ) ) # ( 
// \Equal0~11_combout  & ( !\Equal0~3_combout  & ( \SLOW_CLK~q  ) ) ) # ( !\Equal0~11_combout  & ( !\Equal0~3_combout  & ( \SLOW_CLK~q  ) ) )

	.dataa(!\Equal0~16_combout ),
	.datab(!\SLOW_CLK~q ),
	.datac(!\Equal0~8_combout ),
	.datad(!\Equal0~10_combout ),
	.datae(!\Equal0~11_combout ),
	.dataf(!\Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SLOW_CLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SLOW_CLK~0 .extended_lut = "off";
defparam \SLOW_CLK~0 .lut_mask = 64'h3333333333333336;
defparam \SLOW_CLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y19_N47
dffeas SLOW_CLK(
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\SLOW_CLK~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SLOW_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam SLOW_CLK.is_wysiwyg = "true";
defparam SLOW_CLK.power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N13
dffeas \controllerObstacle0|obstacle_y[6] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\controllerObstacle0|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controllerObstacle0|obstacle_y[9]~0_combout ),
	.sload(vcc),
	.ena(\controllerObstacle0|obstacle_y[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controllerObstacle0|obstacle_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controllerObstacle0|obstacle_y[6] .is_wysiwyg = "true";
defparam \controllerObstacle0|obstacle_y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N20
dffeas \spriteObstaculo0|sprite_y_reg[6] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle0|obstacle_y [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo0|sprite_y_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo0|sprite_y_reg[6] .is_wysiwyg = "true";
defparam \spriteObstaculo0|sprite_y_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N47
dffeas \spriteObstaculo0|sprite_y_reg[5] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle0|obstacle_y [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo0|sprite_y_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo0|sprite_y_reg[5] .is_wysiwyg = "true";
defparam \spriteObstaculo0|sprite_y_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N23
dffeas \spriteObstaculo0|sprite_y_reg[3] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle0|obstacle_y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo0|sprite_y_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo0|sprite_y_reg[3] .is_wysiwyg = "true";
defparam \spriteObstaculo0|sprite_y_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N50
dffeas \spriteObstaculo0|sprite_y_reg[4] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle0|obstacle_y [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo0|sprite_y_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo0|sprite_y_reg[4] .is_wysiwyg = "true";
defparam \spriteObstaculo0|sprite_y_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N56
dffeas \spriteObstaculo0|sprite_y_reg[2] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle0|obstacle_y [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo0|sprite_y_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo0|sprite_y_reg[2] .is_wysiwyg = "true";
defparam \spriteObstaculo0|sprite_y_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N6
cyclonev_lcell_comb \spriteObstaculo0|LessThan1~0 (
// Equation(s):
// \spriteObstaculo0|LessThan1~0_combout  = ( \spriteObstaculo0|sprite_y_reg [2] & ( \vga|Add3~29_sumout  & ( (!\vga|Add3~5_sumout  & (((\spriteObstaculo0|sprite_y_reg [3] & !\vga|Add3~1_sumout )) # (\spriteObstaculo0|sprite_y_reg [4]))) # 
// (\vga|Add3~5_sumout  & (\spriteObstaculo0|sprite_y_reg [3] & (\spriteObstaculo0|sprite_y_reg [4] & !\vga|Add3~1_sumout ))) ) ) ) # ( !\spriteObstaculo0|sprite_y_reg [2] & ( \vga|Add3~29_sumout  & ( (!\vga|Add3~5_sumout  & (((\spriteObstaculo0|sprite_y_reg 
// [3] & !\vga|Add3~1_sumout )) # (\spriteObstaculo0|sprite_y_reg [4]))) # (\vga|Add3~5_sumout  & (\spriteObstaculo0|sprite_y_reg [3] & (\spriteObstaculo0|sprite_y_reg [4] & !\vga|Add3~1_sumout ))) ) ) ) # ( \spriteObstaculo0|sprite_y_reg [2] & ( 
// !\vga|Add3~29_sumout  & ( (!\vga|Add3~5_sumout  & (((!\vga|Add3~1_sumout ) # (\spriteObstaculo0|sprite_y_reg [4])) # (\spriteObstaculo0|sprite_y_reg [3]))) # (\vga|Add3~5_sumout  & (\spriteObstaculo0|sprite_y_reg [4] & ((!\vga|Add3~1_sumout ) # 
// (\spriteObstaculo0|sprite_y_reg [3])))) ) ) ) # ( !\spriteObstaculo0|sprite_y_reg [2] & ( !\vga|Add3~29_sumout  & ( (!\vga|Add3~5_sumout  & (((\spriteObstaculo0|sprite_y_reg [3] & !\vga|Add3~1_sumout )) # (\spriteObstaculo0|sprite_y_reg [4]))) # 
// (\vga|Add3~5_sumout  & (\spriteObstaculo0|sprite_y_reg [3] & (\spriteObstaculo0|sprite_y_reg [4] & !\vga|Add3~1_sumout ))) ) ) )

	.dataa(!\spriteObstaculo0|sprite_y_reg [3]),
	.datab(!\vga|Add3~5_sumout ),
	.datac(!\spriteObstaculo0|sprite_y_reg [4]),
	.datad(!\vga|Add3~1_sumout ),
	.datae(!\spriteObstaculo0|sprite_y_reg [2]),
	.dataf(!\vga|Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|LessThan1~0 .extended_lut = "off";
defparam \spriteObstaculo0|LessThan1~0 .lut_mask = 64'h4D0CCF4D4D0C4D0C;
defparam \spriteObstaculo0|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N21
cyclonev_lcell_comb \vga|Add3~17 (
// Equation(s):
// \vga|Add3~17_sumout  = SUM(( \vga|y [7] ) + ( VCC ) + ( \vga|Add3~14  ))
// \vga|Add3~18  = CARRY(( \vga|y [7] ) + ( VCC ) + ( \vga|Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~17_sumout ),
	.cout(\vga|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~17 .extended_lut = "off";
defparam \vga|Add3~17 .lut_mask = 64'h00000000000000FF;
defparam \vga|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y27_N11
dffeas \spriteObstaculo0|sprite_y_reg[7] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle0|obstacle_y [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo0|sprite_y_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo0|sprite_y_reg[7] .is_wysiwyg = "true";
defparam \spriteObstaculo0|sprite_y_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N24
cyclonev_lcell_comb \vga|Add3~25 (
// Equation(s):
// \vga|Add3~25_sumout  = SUM(( \vga|y [8] ) + ( VCC ) + ( \vga|Add3~18  ))
// \vga|Add3~26  = CARRY(( \vga|y [8] ) + ( VCC ) + ( \vga|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~25_sumout ),
	.cout(\vga|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~25 .extended_lut = "off";
defparam \vga|Add3~25 .lut_mask = 64'h00000000000000FF;
defparam \vga|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N59
dffeas \spriteObstaculo0|sprite_y_reg[9] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle0|obstacle_y [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo0|sprite_y_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo0|sprite_y_reg[9] .is_wysiwyg = "true";
defparam \spriteObstaculo0|sprite_y_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N59
dffeas \spriteObstaculo0|sprite_y_reg[8] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle0|obstacle_y [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo0|sprite_y_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo0|sprite_y_reg[8] .is_wysiwyg = "true";
defparam \spriteObstaculo0|sprite_y_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N27
cyclonev_lcell_comb \vga|Add3~21 (
// Equation(s):
// \vga|Add3~21_sumout  = SUM(( \vga|y [9] ) + ( VCC ) + ( \vga|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add3~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Add3~21 .extended_lut = "off";
defparam \vga|Add3~21 .lut_mask = 64'h00000000000000FF;
defparam \vga|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N54
cyclonev_lcell_comb \spriteObstaculo0|LessThan0~0 (
// Equation(s):
// \spriteObstaculo0|LessThan0~0_combout  = ( \spriteObstaculo0|sprite_y_reg [8] & ( \vga|Add3~21_sumout  & ( (\vga|Add3~25_sumout  & (\spriteObstaculo0|sprite_y_reg [9] & (!\vga|Add3~17_sumout  $ (\spriteObstaculo0|sprite_y_reg [7])))) ) ) ) # ( 
// !\spriteObstaculo0|sprite_y_reg [8] & ( \vga|Add3~21_sumout  & ( (!\vga|Add3~25_sumout  & (\spriteObstaculo0|sprite_y_reg [9] & (!\vga|Add3~17_sumout  $ (\spriteObstaculo0|sprite_y_reg [7])))) ) ) ) # ( \spriteObstaculo0|sprite_y_reg [8] & ( 
// !\vga|Add3~21_sumout  & ( (\vga|Add3~25_sumout  & (!\spriteObstaculo0|sprite_y_reg [9] & (!\vga|Add3~17_sumout  $ (\spriteObstaculo0|sprite_y_reg [7])))) ) ) ) # ( !\spriteObstaculo0|sprite_y_reg [8] & ( !\vga|Add3~21_sumout  & ( (!\vga|Add3~25_sumout  & 
// (!\spriteObstaculo0|sprite_y_reg [9] & (!\vga|Add3~17_sumout  $ (\spriteObstaculo0|sprite_y_reg [7])))) ) ) )

	.dataa(!\vga|Add3~17_sumout ),
	.datab(!\spriteObstaculo0|sprite_y_reg [7]),
	.datac(!\vga|Add3~25_sumout ),
	.datad(!\spriteObstaculo0|sprite_y_reg [9]),
	.datae(!\spriteObstaculo0|sprite_y_reg [8]),
	.dataf(!\vga|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|LessThan0~0 .extended_lut = "off";
defparam \spriteObstaculo0|LessThan0~0 .lut_mask = 64'h9000090000900009;
defparam \spriteObstaculo0|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N0
cyclonev_lcell_comb \red~10 (
// Equation(s):
// \red~10_combout  = ( \spriteObstaculo0|LessThan1~0_combout  & ( \spriteObstaculo0|LessThan0~0_combout  & ( (!\vga|Add3~13_sumout  & ((!\vga|Add3~9_sumout ) # ((\spriteObstaculo0|sprite_y_reg [5]) # (\spriteObstaculo0|sprite_y_reg [6])))) # 
// (\vga|Add3~13_sumout  & (\spriteObstaculo0|sprite_y_reg [6] & ((!\vga|Add3~9_sumout ) # (\spriteObstaculo0|sprite_y_reg [5])))) ) ) ) # ( !\spriteObstaculo0|LessThan1~0_combout  & ( \spriteObstaculo0|LessThan0~0_combout  & ( (!\vga|Add3~13_sumout  & 
// (((!\vga|Add3~9_sumout  & \spriteObstaculo0|sprite_y_reg [5])) # (\spriteObstaculo0|sprite_y_reg [6]))) # (\vga|Add3~13_sumout  & (!\vga|Add3~9_sumout  & (\spriteObstaculo0|sprite_y_reg [6] & \spriteObstaculo0|sprite_y_reg [5]))) ) ) )

	.dataa(!\vga|Add3~13_sumout ),
	.datab(!\vga|Add3~9_sumout ),
	.datac(!\spriteObstaculo0|sprite_y_reg [6]),
	.datad(!\spriteObstaculo0|sprite_y_reg [5]),
	.datae(!\spriteObstaculo0|LessThan1~0_combout ),
	.dataf(!\spriteObstaculo0|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~10 .extended_lut = "off";
defparam \red~10 .lut_mask = 64'h000000000A8E8EAF;
defparam \red~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N33
cyclonev_lcell_comb \red~8 (
// Equation(s):
// \red~8_combout  = ( \vga|Add3~21_sumout  & ( \vga|Add3~17_sumout  & ( (\spriteObstaculo0|sprite_y_reg [8] & (!\vga|Add3~25_sumout  & \spriteObstaculo0|sprite_y_reg [9])) ) ) ) # ( !\vga|Add3~21_sumout  & ( \vga|Add3~17_sumout  & ( 
// ((\spriteObstaculo0|sprite_y_reg [8] & !\vga|Add3~25_sumout )) # (\spriteObstaculo0|sprite_y_reg [9]) ) ) ) # ( \vga|Add3~21_sumout  & ( !\vga|Add3~17_sumout  & ( (\spriteObstaculo0|sprite_y_reg [9] & ((!\spriteObstaculo0|sprite_y_reg [8] & 
// (\spriteObstaculo0|sprite_y_reg [7] & !\vga|Add3~25_sumout )) # (\spriteObstaculo0|sprite_y_reg [8] & ((!\vga|Add3~25_sumout ) # (\spriteObstaculo0|sprite_y_reg [7]))))) ) ) ) # ( !\vga|Add3~21_sumout  & ( !\vga|Add3~17_sumout  & ( 
// ((!\spriteObstaculo0|sprite_y_reg [8] & (\spriteObstaculo0|sprite_y_reg [7] & !\vga|Add3~25_sumout )) # (\spriteObstaculo0|sprite_y_reg [8] & ((!\vga|Add3~25_sumout ) # (\spriteObstaculo0|sprite_y_reg [7])))) # (\spriteObstaculo0|sprite_y_reg [9]) ) ) )

	.dataa(!\spriteObstaculo0|sprite_y_reg [8]),
	.datab(!\spriteObstaculo0|sprite_y_reg [7]),
	.datac(!\vga|Add3~25_sumout ),
	.datad(!\spriteObstaculo0|sprite_y_reg [9]),
	.datae(!\vga|Add3~21_sumout ),
	.dataf(!\vga|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~8 .extended_lut = "off";
defparam \red~8 .lut_mask = 64'h71FF007150FF0050;
defparam \red~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y23_N11
dffeas \spriteObstaculo0|sprite_x_reg[9] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle0|obstacle_x [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo0|sprite_x_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo0|sprite_x_reg[9] .is_wysiwyg = "true";
defparam \spriteObstaculo0|sprite_x_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N30
cyclonev_lcell_comb \vga|Add2~29 (
// Equation(s):
// \vga|Add2~29_sumout  = SUM(( \vga|x [0] ) + ( VCC ) + ( !VCC ))
// \vga|Add2~30  = CARRY(( \vga|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add2~29_sumout ),
	.cout(\vga|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add2~29 .extended_lut = "off";
defparam \vga|Add2~29 .lut_mask = 64'h0000000000000F0F;
defparam \vga|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N33
cyclonev_lcell_comb \vga|Add2~37 (
// Equation(s):
// \vga|Add2~37_sumout  = SUM(( \vga|x [1] ) + ( VCC ) + ( \vga|Add2~30  ))
// \vga|Add2~38  = CARRY(( \vga|x [1] ) + ( VCC ) + ( \vga|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add2~37_sumout ),
	.cout(\vga|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add2~37 .extended_lut = "off";
defparam \vga|Add2~37 .lut_mask = 64'h00000000000000FF;
defparam \vga|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N36
cyclonev_lcell_comb \vga|Add2~33 (
// Equation(s):
// \vga|Add2~33_sumout  = SUM(( \vga|x [2] ) + ( GND ) + ( \vga|Add2~38  ))
// \vga|Add2~34  = CARRY(( \vga|x [2] ) + ( GND ) + ( \vga|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add2~33_sumout ),
	.cout(\vga|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add2~33 .extended_lut = "off";
defparam \vga|Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vga|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N39
cyclonev_lcell_comb \vga|Add2~25 (
// Equation(s):
// \vga|Add2~25_sumout  = SUM(( \vga|x [3] ) + ( GND ) + ( \vga|Add2~34  ))
// \vga|Add2~26  = CARRY(( \vga|x [3] ) + ( GND ) + ( \vga|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add2~25_sumout ),
	.cout(\vga|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add2~25 .extended_lut = "off";
defparam \vga|Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N42
cyclonev_lcell_comb \vga|Add2~21 (
// Equation(s):
// \vga|Add2~21_sumout  = SUM(( \vga|x [4] ) + ( VCC ) + ( \vga|Add2~26  ))
// \vga|Add2~22  = CARRY(( \vga|x [4] ) + ( VCC ) + ( \vga|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add2~21_sumout ),
	.cout(\vga|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add2~21 .extended_lut = "off";
defparam \vga|Add2~21 .lut_mask = 64'h00000000000000FF;
defparam \vga|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N45
cyclonev_lcell_comb \vga|Add2~17 (
// Equation(s):
// \vga|Add2~17_sumout  = SUM(( \vga|x [5] ) + ( VCC ) + ( \vga|Add2~22  ))
// \vga|Add2~18  = CARRY(( \vga|x [5] ) + ( VCC ) + ( \vga|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add2~17_sumout ),
	.cout(\vga|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add2~17 .extended_lut = "off";
defparam \vga|Add2~17 .lut_mask = 64'h00000000000000FF;
defparam \vga|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N48
cyclonev_lcell_comb \vga|Add2~5 (
// Equation(s):
// \vga|Add2~5_sumout  = SUM(( \vga|x [6] ) + ( VCC ) + ( \vga|Add2~18  ))
// \vga|Add2~6  = CARRY(( \vga|x [6] ) + ( VCC ) + ( \vga|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add2~5_sumout ),
	.cout(\vga|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add2~5 .extended_lut = "off";
defparam \vga|Add2~5 .lut_mask = 64'h00000000000000FF;
defparam \vga|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N51
cyclonev_lcell_comb \vga|Add2~9 (
// Equation(s):
// \vga|Add2~9_sumout  = SUM(( \vga|x [7] ) + ( GND ) + ( \vga|Add2~6  ))
// \vga|Add2~10  = CARRY(( \vga|x [7] ) + ( GND ) + ( \vga|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add2~9_sumout ),
	.cout(\vga|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add2~9 .extended_lut = "off";
defparam \vga|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N54
cyclonev_lcell_comb \vga|Add2~13 (
// Equation(s):
// \vga|Add2~13_sumout  = SUM(( \vga|x [8] ) + ( VCC ) + ( \vga|Add2~10  ))
// \vga|Add2~14  = CARRY(( \vga|x [8] ) + ( VCC ) + ( \vga|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|x [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add2~13_sumout ),
	.cout(\vga|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \vga|Add2~13 .extended_lut = "off";
defparam \vga|Add2~13 .lut_mask = 64'h00000000000000FF;
defparam \vga|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N57
cyclonev_lcell_comb \vga|Add2~1 (
// Equation(s):
// \vga|Add2~1_sumout  = SUM(( \vga|x [9] ) + ( VCC ) + ( \vga|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|x [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|Add2~1 .extended_lut = "off";
defparam \vga|Add2~1 .lut_mask = 64'h00000000000000FF;
defparam \vga|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N42
cyclonev_lcell_comb \spriteObstaculo0|LessThan2~2 (
// Equation(s):
// \spriteObstaculo0|LessThan2~2_combout  = ( \spriteObstaculo0|sprite_x_reg [9] & ( !\vga|Add2~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\spriteObstaculo0|sprite_x_reg [9]),
	.dataf(!\vga|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|LessThan2~2 .extended_lut = "off";
defparam \spriteObstaculo0|LessThan2~2 .lut_mask = 64'h0000FFFF00000000;
defparam \spriteObstaculo0|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N5
dffeas \spriteObstaculo0|sprite_x_reg[7] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle0|obstacle_x [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo0|sprite_x_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo0|sprite_x_reg[7] .is_wysiwyg = "true";
defparam \spriteObstaculo0|sprite_x_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y21_N38
dffeas \spriteObstaculo0|sprite_x_reg[8] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle0|obstacle_x [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo0|sprite_x_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo0|sprite_x_reg[8] .is_wysiwyg = "true";
defparam \spriteObstaculo0|sprite_x_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N45
cyclonev_lcell_comb \spriteObstaculo0|LessThan2~4 (
// Equation(s):
// \spriteObstaculo0|LessThan2~4_combout  = ( \spriteObstaculo0|sprite_x_reg [9] & ( (\vga|Add2~1_sumout  & (!\spriteObstaculo0|sprite_x_reg [8] $ (\vga|Add2~13_sumout ))) ) ) # ( !\spriteObstaculo0|sprite_x_reg [9] & ( (!\vga|Add2~1_sumout  & 
// (!\spriteObstaculo0|sprite_x_reg [8] $ (\vga|Add2~13_sumout ))) ) )

	.dataa(!\spriteObstaculo0|sprite_x_reg [8]),
	.datab(gnd),
	.datac(!\vga|Add2~13_sumout ),
	.datad(!\vga|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo0|sprite_x_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|LessThan2~4 .extended_lut = "off";
defparam \spriteObstaculo0|LessThan2~4 .lut_mask = 64'hA500A50000A500A5;
defparam \spriteObstaculo0|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N39
cyclonev_lcell_comb \spriteObstaculo0|LessThan2~5 (
// Equation(s):
// \spriteObstaculo0|LessThan2~5_combout  = ( \spriteObstaculo0|LessThan2~4_combout  & ( (\spriteObstaculo0|sprite_x_reg [7] & !\vga|Add2~9_sumout ) ) )

	.dataa(!\spriteObstaculo0|sprite_x_reg [7]),
	.datab(gnd),
	.datac(!\vga|Add2~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteObstaculo0|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|LessThan2~5 .extended_lut = "off";
defparam \spriteObstaculo0|LessThan2~5 .lut_mask = 64'h0000000050505050;
defparam \spriteObstaculo0|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N18
cyclonev_lcell_comb \spriteObstaculo0|LessThan2~3 (
// Equation(s):
// \spriteObstaculo0|LessThan2~3_combout  = ( \spriteObstaculo0|sprite_x_reg [8] & ( \spriteObstaculo0|sprite_x_reg [9] & ( (!\vga|Add2~13_sumout  & \vga|Add2~1_sumout ) ) ) ) # ( \spriteObstaculo0|sprite_x_reg [8] & ( !\spriteObstaculo0|sprite_x_reg [9] & ( 
// (!\vga|Add2~13_sumout  & !\vga|Add2~1_sumout ) ) ) )

	.dataa(!\vga|Add2~13_sumout ),
	.datab(gnd),
	.datac(!\vga|Add2~1_sumout ),
	.datad(gnd),
	.datae(!\spriteObstaculo0|sprite_x_reg [8]),
	.dataf(!\spriteObstaculo0|sprite_x_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|LessThan2~3 .extended_lut = "off";
defparam \spriteObstaculo0|LessThan2~3 .lut_mask = 64'h0000A0A000000A0A;
defparam \spriteObstaculo0|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y21_N11
dffeas \spriteObstaculo0|sprite_x_reg[6] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle0|obstacle_x [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo0|sprite_x_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo0|sprite_x_reg[6] .is_wysiwyg = "true";
defparam \spriteObstaculo0|sprite_x_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N21
cyclonev_lcell_comb \spriteObstaculo0|LessThan2~6 (
// Equation(s):
// \spriteObstaculo0|LessThan2~6_combout  = ( \spriteObstaculo0|LessThan2~4_combout  & ( (\spriteObstaculo0|sprite_x_reg [6] & (!\vga|Add2~5_sumout  & (!\spriteObstaculo0|sprite_x_reg [7] $ (\vga|Add2~9_sumout )))) ) )

	.dataa(!\spriteObstaculo0|sprite_x_reg [7]),
	.datab(!\spriteObstaculo0|sprite_x_reg [6]),
	.datac(!\vga|Add2~9_sumout ),
	.datad(!\vga|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo0|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|LessThan2~6 .extended_lut = "off";
defparam \spriteObstaculo0|LessThan2~6 .lut_mask = 64'h0000000021002100;
defparam \spriteObstaculo0|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y21_N24
cyclonev_lcell_comb \game_over[0]~2 (
// Equation(s):
// \game_over[0]~2_combout  = ( \game_over[0]~1_combout  & ( \always1~14_combout  & ( (!\SW[0]~input_o  & ((\gameController|gameon~q ) # (game_over[0]))) ) ) ) # ( !\game_over[0]~1_combout  & ( \always1~14_combout  & ( (!\SW[0]~input_o  & 
// ((\gameController|gameon~q ) # (game_over[0]))) ) ) ) # ( \game_over[0]~1_combout  & ( !\always1~14_combout  & ( (!\SW[0]~input_o  & (((\game_over[0]~0_combout  & \gameController|gameon~q )) # (game_over[0]))) ) ) ) # ( !\game_over[0]~1_combout  & ( 
// !\always1~14_combout  & ( (!\SW[0]~input_o  & ((\gameController|gameon~q ) # (game_over[0]))) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(!game_over[0]),
	.datac(!\game_over[0]~0_combout ),
	.datad(!\gameController|gameon~q ),
	.datae(!\game_over[0]~1_combout ),
	.dataf(!\always1~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\game_over[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \game_over[0]~2 .extended_lut = "off";
defparam \game_over[0]~2 .lut_mask = 64'h22AA222A22AA22AA;
defparam \game_over[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y21_N50
dffeas \game_over[0] (
	.clk(\SLOW_CLK~q ),
	.d(gnd),
	.asdata(\game_over[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(game_over[0]),
	.prn(vcc));
// synopsys translate_off
defparam \game_over[0] .is_wysiwyg = "true";
defparam \game_over[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N15
cyclonev_lcell_comb \red~9 (
// Equation(s):
// \red~9_combout  = ( !\spriteObstaculo0|LessThan2~6_combout  & ( !game_over[0] & ( (!\red~8_combout  & (!\spriteObstaculo0|LessThan2~2_combout  & (!\spriteObstaculo0|LessThan2~5_combout  & !\spriteObstaculo0|LessThan2~3_combout ))) ) ) )

	.dataa(!\red~8_combout ),
	.datab(!\spriteObstaculo0|LessThan2~2_combout ),
	.datac(!\spriteObstaculo0|LessThan2~5_combout ),
	.datad(!\spriteObstaculo0|LessThan2~3_combout ),
	.datae(!\spriteObstaculo0|LessThan2~6_combout ),
	.dataf(!game_over[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~9 .extended_lut = "off";
defparam \red~9 .lut_mask = 64'h8000000000000000;
defparam \red~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N23
dffeas \spriteObstaculo0|sprite_x_reg[5] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle0|obstacle_x [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo0|sprite_x_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo0|sprite_x_reg[5] .is_wysiwyg = "true";
defparam \spriteObstaculo0|sprite_x_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y21_N6
cyclonev_lcell_comb \spriteObstaculo0|LessThan3~1 (
// Equation(s):
// \spriteObstaculo0|LessThan3~1_combout  = ( \spriteObstaculo0|sprite_x_reg [5] & ( (!\vga|Add2~5_sumout  & ((!\spriteObstaculo0|sprite_x_reg [7] & (!\vga|Add2~9_sumout )) # (\spriteObstaculo0|sprite_x_reg [7] & ((!\spriteObstaculo0|sprite_x_reg [6]))))) # 
// (\vga|Add2~5_sumout  & (!\vga|Add2~9_sumout  & (!\spriteObstaculo0|sprite_x_reg [7] $ (!\spriteObstaculo0|sprite_x_reg [6])))) ) ) # ( !\spriteObstaculo0|sprite_x_reg [5] & ( (!\vga|Add2~9_sumout  & (((!\vga|Add2~5_sumout  & \spriteObstaculo0|sprite_x_reg 
// [6])) # (\spriteObstaculo0|sprite_x_reg [7]))) # (\vga|Add2~9_sumout  & (!\vga|Add2~5_sumout  & (\spriteObstaculo0|sprite_x_reg [7] & \spriteObstaculo0|sprite_x_reg [6]))) ) )

	.dataa(!\vga|Add2~5_sumout ),
	.datab(!\vga|Add2~9_sumout ),
	.datac(!\spriteObstaculo0|sprite_x_reg [7]),
	.datad(!\spriteObstaculo0|sprite_x_reg [6]),
	.datae(!\spriteObstaculo0|sprite_x_reg [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|LessThan3~1 .extended_lut = "off";
defparam \spriteObstaculo0|LessThan3~1 .lut_mask = 64'h0C8E8EC00C8E8EC0;
defparam \spriteObstaculo0|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N0
cyclonev_lcell_comb \spriteObstaculo0|LessThan3~0 (
// Equation(s):
// \spriteObstaculo0|LessThan3~0_combout  = ( \spriteObstaculo0|sprite_x_reg [5] & ( (!\vga|Add2~5_sumout  & (\spriteObstaculo0|sprite_x_reg [6] & (!\vga|Add2~9_sumout  $ (!\spriteObstaculo0|sprite_x_reg [7])))) # (\vga|Add2~5_sumout  & 
// (!\spriteObstaculo0|sprite_x_reg [6] & (!\vga|Add2~9_sumout  $ (\spriteObstaculo0|sprite_x_reg [7])))) ) ) # ( !\spriteObstaculo0|sprite_x_reg [5] & ( (!\vga|Add2~5_sumout  & (!\spriteObstaculo0|sprite_x_reg [6] & (!\vga|Add2~9_sumout  $ 
// (\spriteObstaculo0|sprite_x_reg [7])))) # (\vga|Add2~5_sumout  & (\spriteObstaculo0|sprite_x_reg [6] & (!\vga|Add2~9_sumout  $ (\spriteObstaculo0|sprite_x_reg [7])))) ) )

	.dataa(!\vga|Add2~5_sumout ),
	.datab(!\vga|Add2~9_sumout ),
	.datac(!\spriteObstaculo0|sprite_x_reg [7]),
	.datad(!\spriteObstaculo0|sprite_x_reg [6]),
	.datae(!\spriteObstaculo0|sprite_x_reg [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|LessThan3~0 .extended_lut = "off";
defparam \spriteObstaculo0|LessThan3~0 .lut_mask = 64'h8241412882414128;
defparam \spriteObstaculo0|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N5
dffeas \spriteObstaculo0|sprite_x_reg[3] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle0|obstacle_x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo0|sprite_x_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo0|sprite_x_reg[3] .is_wysiwyg = "true";
defparam \spriteObstaculo0|sprite_x_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N11
dffeas \spriteObstaculo0|sprite_x_reg[4] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle0|obstacle_x [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo0|sprite_x_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo0|sprite_x_reg[4] .is_wysiwyg = "true";
defparam \spriteObstaculo0|sprite_x_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N2
dffeas \spriteObstaculo0|sprite_x_reg[0] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle0|obstacle_x [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo0|sprite_x_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo0|sprite_x_reg[0] .is_wysiwyg = "true";
defparam \spriteObstaculo0|sprite_x_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N8
dffeas \spriteObstaculo0|sprite_x_reg[2] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle0|obstacle_x [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo0|sprite_x_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo0|sprite_x_reg[2] .is_wysiwyg = "true";
defparam \spriteObstaculo0|sprite_x_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y25_N20
dffeas \spriteObstaculo0|sprite_x_reg[1] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle0|obstacle_x [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo0|sprite_x_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo0|sprite_x_reg[1] .is_wysiwyg = "true";
defparam \spriteObstaculo0|sprite_x_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N48
cyclonev_lcell_comb \spriteObstaculo0|LessThan2~0 (
// Equation(s):
// \spriteObstaculo0|LessThan2~0_combout  = ( \spriteObstaculo0|sprite_x_reg [2] & ( \spriteObstaculo0|sprite_x_reg [1] & ( (!\vga|Add2~33_sumout ) # ((!\vga|Add2~37_sumout ) # ((!\vga|Add2~29_sumout  & \spriteObstaculo0|sprite_x_reg [0]))) ) ) ) # ( 
// !\spriteObstaculo0|sprite_x_reg [2] & ( \spriteObstaculo0|sprite_x_reg [1] & ( (!\vga|Add2~33_sumout  & ((!\vga|Add2~37_sumout ) # ((!\vga|Add2~29_sumout  & \spriteObstaculo0|sprite_x_reg [0])))) ) ) ) # ( \spriteObstaculo0|sprite_x_reg [2] & ( 
// !\spriteObstaculo0|sprite_x_reg [1] & ( (!\vga|Add2~33_sumout ) # ((!\vga|Add2~37_sumout  & (!\vga|Add2~29_sumout  & \spriteObstaculo0|sprite_x_reg [0]))) ) ) ) # ( !\spriteObstaculo0|sprite_x_reg [2] & ( !\spriteObstaculo0|sprite_x_reg [1] & ( 
// (!\vga|Add2~33_sumout  & (!\vga|Add2~37_sumout  & (!\vga|Add2~29_sumout  & \spriteObstaculo0|sprite_x_reg [0]))) ) ) )

	.dataa(!\vga|Add2~33_sumout ),
	.datab(!\vga|Add2~37_sumout ),
	.datac(!\vga|Add2~29_sumout ),
	.datad(!\spriteObstaculo0|sprite_x_reg [0]),
	.datae(!\spriteObstaculo0|sprite_x_reg [2]),
	.dataf(!\spriteObstaculo0|sprite_x_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|LessThan2~0 .extended_lut = "off";
defparam \spriteObstaculo0|LessThan2~0 .lut_mask = 64'h0080AAEA88A8EEFE;
defparam \spriteObstaculo0|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N18
cyclonev_lcell_comb \spriteObstaculo0|LessThan2~1 (
// Equation(s):
// \spriteObstaculo0|LessThan2~1_combout  = ( \vga|Add2~21_sumout  & ( \spriteObstaculo0|LessThan2~0_combout  & ( (\spriteObstaculo0|sprite_x_reg [4] & ((!\vga|Add2~25_sumout ) # (\spriteObstaculo0|sprite_x_reg [3]))) ) ) ) # ( !\vga|Add2~21_sumout  & ( 
// \spriteObstaculo0|LessThan2~0_combout  & ( (!\vga|Add2~25_sumout ) # ((\spriteObstaculo0|sprite_x_reg [4]) # (\spriteObstaculo0|sprite_x_reg [3])) ) ) ) # ( \vga|Add2~21_sumout  & ( !\spriteObstaculo0|LessThan2~0_combout  & ( (!\vga|Add2~25_sumout  & 
// (\spriteObstaculo0|sprite_x_reg [3] & \spriteObstaculo0|sprite_x_reg [4])) ) ) ) # ( !\vga|Add2~21_sumout  & ( !\spriteObstaculo0|LessThan2~0_combout  & ( ((!\vga|Add2~25_sumout  & \spriteObstaculo0|sprite_x_reg [3])) # (\spriteObstaculo0|sprite_x_reg 
// [4]) ) ) )

	.dataa(!\vga|Add2~25_sumout ),
	.datab(gnd),
	.datac(!\spriteObstaculo0|sprite_x_reg [3]),
	.datad(!\spriteObstaculo0|sprite_x_reg [4]),
	.datae(!\vga|Add2~21_sumout ),
	.dataf(!\spriteObstaculo0|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|LessThan2~1 .extended_lut = "off";
defparam \spriteObstaculo0|LessThan2~1 .lut_mask = 64'h0AFF000AAFFF00AF;
defparam \spriteObstaculo0|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N54
cyclonev_lcell_comb \spriteObstaculo0|LessThan3~2 (
// Equation(s):
// \spriteObstaculo0|LessThan3~2_combout  = ( \spriteObstaculo0|LessThan2~1_combout  & ( (!\spriteObstaculo0|LessThan3~1_combout  & ((!\spriteObstaculo0|LessThan3~0_combout ) # ((\spriteObstaculo0|sprite_x_reg [5] & \vga|Add2~17_sumout )))) ) ) # ( 
// !\spriteObstaculo0|LessThan2~1_combout  & ( (!\spriteObstaculo0|LessThan3~1_combout  & (((!\spriteObstaculo0|LessThan3~0_combout ) # (\vga|Add2~17_sumout )) # (\spriteObstaculo0|sprite_x_reg [5]))) ) )

	.dataa(!\spriteObstaculo0|sprite_x_reg [5]),
	.datab(!\vga|Add2~17_sumout ),
	.datac(!\spriteObstaculo0|LessThan3~1_combout ),
	.datad(!\spriteObstaculo0|LessThan3~0_combout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo0|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|LessThan3~2 .extended_lut = "off";
defparam \spriteObstaculo0|LessThan3~2 .lut_mask = 64'hF070F070F010F010;
defparam \spriteObstaculo0|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N57
cyclonev_lcell_comb \spriteObstaculo0|Add1~0 (
// Equation(s):
// \spriteObstaculo0|Add1~0_combout  = ( \spriteObstaculo0|sprite_x_reg [6] & ( (\spriteObstaculo0|sprite_x_reg [5] & \spriteObstaculo0|sprite_x_reg [7]) ) )

	.dataa(!\spriteObstaculo0|sprite_x_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spriteObstaculo0|sprite_x_reg [7]),
	.datae(gnd),
	.dataf(!\spriteObstaculo0|sprite_x_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|Add1~0 .extended_lut = "off";
defparam \spriteObstaculo0|Add1~0 .lut_mask = 64'h0000000000550055;
defparam \spriteObstaculo0|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N30
cyclonev_lcell_comb \spriteObstaculo0|LessThan3~3 (
// Equation(s):
// \spriteObstaculo0|LessThan3~3_combout  = ( \spriteObstaculo0|Add1~0_combout  & ( \spriteObstaculo0|sprite_x_reg [9] & ( (!\vga|Add2~1_sumout  & ((!\spriteObstaculo0|sprite_x_reg [8]) # ((!\vga|Add2~13_sumout  & !\spriteObstaculo0|LessThan3~2_combout )))) 
// # (\vga|Add2~1_sumout  & (!\spriteObstaculo0|sprite_x_reg [8] & ((!\vga|Add2~13_sumout ) # (!\spriteObstaculo0|LessThan3~2_combout )))) ) ) ) # ( !\spriteObstaculo0|Add1~0_combout  & ( \spriteObstaculo0|sprite_x_reg [9] & ( (!\vga|Add2~1_sumout ) # 
// ((!\vga|Add2~13_sumout  & ((!\spriteObstaculo0|LessThan3~2_combout ) # (\spriteObstaculo0|sprite_x_reg [8]))) # (\vga|Add2~13_sumout  & (!\spriteObstaculo0|LessThan3~2_combout  & \spriteObstaculo0|sprite_x_reg [8]))) ) ) ) # ( 
// \spriteObstaculo0|Add1~0_combout  & ( !\spriteObstaculo0|sprite_x_reg [9] & ( (!\vga|Add2~1_sumout  & ((!\vga|Add2~13_sumout ) # ((!\spriteObstaculo0|LessThan3~2_combout ) # (\spriteObstaculo0|sprite_x_reg [8])))) # (\vga|Add2~1_sumout  & 
// (!\vga|Add2~13_sumout  & (!\spriteObstaculo0|LessThan3~2_combout  & \spriteObstaculo0|sprite_x_reg [8]))) ) ) ) # ( !\spriteObstaculo0|Add1~0_combout  & ( !\spriteObstaculo0|sprite_x_reg [9] & ( (!\vga|Add2~1_sumout  & ((!\vga|Add2~13_sumout  & 
// ((!\spriteObstaculo0|LessThan3~2_combout ) # (\spriteObstaculo0|sprite_x_reg [8]))) # (\vga|Add2~13_sumout  & (!\spriteObstaculo0|LessThan3~2_combout  & \spriteObstaculo0|sprite_x_reg [8])))) ) ) )

	.dataa(!\vga|Add2~1_sumout ),
	.datab(!\vga|Add2~13_sumout ),
	.datac(!\spriteObstaculo0|LessThan3~2_combout ),
	.datad(!\spriteObstaculo0|sprite_x_reg [8]),
	.datae(!\spriteObstaculo0|Add1~0_combout ),
	.dataf(!\spriteObstaculo0|sprite_x_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|LessThan3~3 .extended_lut = "off";
defparam \spriteObstaculo0|LessThan3~3 .lut_mask = 64'h80A8A8EAEAFEFE80;
defparam \spriteObstaculo0|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N12
cyclonev_lcell_comb \spriteObstaculo0|LessThan2~7 (
// Equation(s):
// \spriteObstaculo0|LessThan2~7_combout  = ( \spriteObstaculo0|LessThan2~4_combout  & ( \vga|Add2~5_sumout  & ( (\spriteObstaculo0|sprite_x_reg [6] & (!\spriteObstaculo0|sprite_x_reg [7] $ (\vga|Add2~9_sumout ))) ) ) ) # ( 
// \spriteObstaculo0|LessThan2~4_combout  & ( !\vga|Add2~5_sumout  & ( (!\spriteObstaculo0|sprite_x_reg [6] & (!\spriteObstaculo0|sprite_x_reg [7] $ (\vga|Add2~9_sumout ))) ) ) )

	.dataa(!\spriteObstaculo0|sprite_x_reg [7]),
	.datab(!\vga|Add2~9_sumout ),
	.datac(gnd),
	.datad(!\spriteObstaculo0|sprite_x_reg [6]),
	.datae(!\spriteObstaculo0|LessThan2~4_combout ),
	.dataf(!\vga|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|LessThan2~7 .extended_lut = "off";
defparam \spriteObstaculo0|LessThan2~7 .lut_mask = 64'h0000990000000099;
defparam \spriteObstaculo0|LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N42
cyclonev_lcell_comb \red~11 (
// Equation(s):
// \red~11_combout  = ( \spriteObstaculo0|LessThan2~7_combout  & ( (!\vga|Add2~17_sumout  & ((\spriteObstaculo0|sprite_x_reg [5]) # (\spriteObstaculo0|LessThan2~1_combout ))) # (\vga|Add2~17_sumout  & (\spriteObstaculo0|LessThan2~1_combout  & 
// \spriteObstaculo0|sprite_x_reg [5])) ) )

	.dataa(gnd),
	.datab(!\vga|Add2~17_sumout ),
	.datac(!\spriteObstaculo0|LessThan2~1_combout ),
	.datad(!\spriteObstaculo0|sprite_x_reg [5]),
	.datae(gnd),
	.dataf(!\spriteObstaculo0|LessThan2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~11 .extended_lut = "off";
defparam \red~11 .lut_mask = 64'h000000000CCF0CCF;
defparam \red~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N30
cyclonev_lcell_comb \spriteObstaculo0|Add2~1 (
// Equation(s):
// \spriteObstaculo0|Add2~1_sumout  = SUM(( !\vga|Add2~29_sumout  $ (!\spriteObstaculo0|sprite_x_reg [0]) ) + ( !VCC ) + ( !VCC ))
// \spriteObstaculo0|Add2~2  = CARRY(( !\vga|Add2~29_sumout  $ (!\spriteObstaculo0|sprite_x_reg [0]) ) + ( !VCC ) + ( !VCC ))
// \spriteObstaculo0|Add2~3  = SHARE((!\spriteObstaculo0|sprite_x_reg [0]) # (\vga|Add2~29_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add2~29_sumout ),
	.datad(!\spriteObstaculo0|sprite_x_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteObstaculo0|Add2~1_sumout ),
	.cout(\spriteObstaculo0|Add2~2 ),
	.shareout(\spriteObstaculo0|Add2~3 ));
// synopsys translate_off
defparam \spriteObstaculo0|Add2~1 .extended_lut = "off";
defparam \spriteObstaculo0|Add2~1 .lut_mask = 64'h0000FF0F00000FF0;
defparam \spriteObstaculo0|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N33
cyclonev_lcell_comb \spriteObstaculo0|Add2~9 (
// Equation(s):
// \spriteObstaculo0|Add2~9_sumout  = SUM(( !\spriteObstaculo0|sprite_x_reg [1] $ (\vga|Add2~37_sumout ) ) + ( \spriteObstaculo0|Add2~3  ) + ( \spriteObstaculo0|Add2~2  ))
// \spriteObstaculo0|Add2~10  = CARRY(( !\spriteObstaculo0|sprite_x_reg [1] $ (\vga|Add2~37_sumout ) ) + ( \spriteObstaculo0|Add2~3  ) + ( \spriteObstaculo0|Add2~2  ))
// \spriteObstaculo0|Add2~11  = SHARE((!\spriteObstaculo0|sprite_x_reg [1] & \vga|Add2~37_sumout ))

	.dataa(!\spriteObstaculo0|sprite_x_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|Add2~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo0|Add2~2 ),
	.sharein(\spriteObstaculo0|Add2~3 ),
	.combout(),
	.sumout(\spriteObstaculo0|Add2~9_sumout ),
	.cout(\spriteObstaculo0|Add2~10 ),
	.shareout(\spriteObstaculo0|Add2~11 ));
// synopsys translate_off
defparam \spriteObstaculo0|Add2~9 .extended_lut = "off";
defparam \spriteObstaculo0|Add2~9 .lut_mask = 64'h000000AA0000AA55;
defparam \spriteObstaculo0|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N36
cyclonev_lcell_comb \spriteObstaculo0|Add2~13 (
// Equation(s):
// \spriteObstaculo0|Add2~13_sumout  = SUM(( !\spriteObstaculo0|sprite_x_reg [2] $ (\vga|Add2~33_sumout ) ) + ( \spriteObstaculo0|Add2~11  ) + ( \spriteObstaculo0|Add2~10  ))
// \spriteObstaculo0|Add2~14  = CARRY(( !\spriteObstaculo0|sprite_x_reg [2] $ (\vga|Add2~33_sumout ) ) + ( \spriteObstaculo0|Add2~11  ) + ( \spriteObstaculo0|Add2~10  ))
// \spriteObstaculo0|Add2~15  = SHARE((!\spriteObstaculo0|sprite_x_reg [2] & \vga|Add2~33_sumout ))

	.dataa(gnd),
	.datab(!\spriteObstaculo0|sprite_x_reg [2]),
	.datac(!\vga|Add2~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo0|Add2~10 ),
	.sharein(\spriteObstaculo0|Add2~11 ),
	.combout(),
	.sumout(\spriteObstaculo0|Add2~13_sumout ),
	.cout(\spriteObstaculo0|Add2~14 ),
	.shareout(\spriteObstaculo0|Add2~15 ));
// synopsys translate_off
defparam \spriteObstaculo0|Add2~13 .extended_lut = "off";
defparam \spriteObstaculo0|Add2~13 .lut_mask = 64'h00000C0C0000C3C3;
defparam \spriteObstaculo0|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N39
cyclonev_lcell_comb \spriteObstaculo0|Add2~17 (
// Equation(s):
// \spriteObstaculo0|Add2~17_sumout  = SUM(( !\vga|Add2~25_sumout  $ (\spriteObstaculo0|sprite_x_reg [3]) ) + ( \spriteObstaculo0|Add2~15  ) + ( \spriteObstaculo0|Add2~14  ))
// \spriteObstaculo0|Add2~18  = CARRY(( !\vga|Add2~25_sumout  $ (\spriteObstaculo0|sprite_x_reg [3]) ) + ( \spriteObstaculo0|Add2~15  ) + ( \spriteObstaculo0|Add2~14  ))
// \spriteObstaculo0|Add2~19  = SHARE((\vga|Add2~25_sumout  & !\spriteObstaculo0|sprite_x_reg [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add2~25_sumout ),
	.datad(!\spriteObstaculo0|sprite_x_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo0|Add2~14 ),
	.sharein(\spriteObstaculo0|Add2~15 ),
	.combout(),
	.sumout(\spriteObstaculo0|Add2~17_sumout ),
	.cout(\spriteObstaculo0|Add2~18 ),
	.shareout(\spriteObstaculo0|Add2~19 ));
// synopsys translate_off
defparam \spriteObstaculo0|Add2~17 .extended_lut = "off";
defparam \spriteObstaculo0|Add2~17 .lut_mask = 64'h00000F000000F00F;
defparam \spriteObstaculo0|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N42
cyclonev_lcell_comb \spriteObstaculo0|Add2~5 (
// Equation(s):
// \spriteObstaculo0|Add2~5_sumout  = SUM(( !\spriteObstaculo0|sprite_x_reg [4] $ (\vga|Add2~21_sumout ) ) + ( \spriteObstaculo0|Add2~19  ) + ( \spriteObstaculo0|Add2~18  ))

	.dataa(gnd),
	.datab(!\spriteObstaculo0|sprite_x_reg [4]),
	.datac(gnd),
	.datad(!\vga|Add2~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo0|Add2~18 ),
	.sharein(\spriteObstaculo0|Add2~19 ),
	.combout(),
	.sumout(\spriteObstaculo0|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|Add2~5 .extended_lut = "off";
defparam \spriteObstaculo0|Add2~5 .lut_mask = 64'h000000000000CC33;
defparam \spriteObstaculo0|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N30
cyclonev_lcell_comb \spriteObstaculo0|Add3~9 (
// Equation(s):
// \spriteObstaculo0|Add3~9_sumout  = SUM(( \vga|Add3~37_sumout  ) + ( !VCC ) + ( !VCC ))
// \spriteObstaculo0|Add3~10  = CARRY(( \vga|Add3~37_sumout  ) + ( !VCC ) + ( !VCC ))
// \spriteObstaculo0|Add3~11  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|Add3~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteObstaculo0|Add3~9_sumout ),
	.cout(\spriteObstaculo0|Add3~10 ),
	.shareout(\spriteObstaculo0|Add3~11 ));
// synopsys translate_off
defparam \spriteObstaculo0|Add3~9 .extended_lut = "off";
defparam \spriteObstaculo0|Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \spriteObstaculo0|Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N33
cyclonev_lcell_comb \spriteObstaculo0|Add3~13 (
// Equation(s):
// \spriteObstaculo0|Add3~13_sumout  = SUM(( !\vga|Add3~33_sumout  ) + ( \spriteObstaculo0|Add3~11  ) + ( \spriteObstaculo0|Add3~10  ))
// \spriteObstaculo0|Add3~14  = CARRY(( !\vga|Add3~33_sumout  ) + ( \spriteObstaculo0|Add3~11  ) + ( \spriteObstaculo0|Add3~10  ))
// \spriteObstaculo0|Add3~15  = SHARE(\vga|Add3~33_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|Add3~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo0|Add3~10 ),
	.sharein(\spriteObstaculo0|Add3~11 ),
	.combout(),
	.sumout(\spriteObstaculo0|Add3~13_sumout ),
	.cout(\spriteObstaculo0|Add3~14 ),
	.shareout(\spriteObstaculo0|Add3~15 ));
// synopsys translate_off
defparam \spriteObstaculo0|Add3~13 .extended_lut = "off";
defparam \spriteObstaculo0|Add3~13 .lut_mask = 64'h000000FF0000FF00;
defparam \spriteObstaculo0|Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N36
cyclonev_lcell_comb \spriteObstaculo0|Add3~5 (
// Equation(s):
// \spriteObstaculo0|Add3~5_sumout  = SUM(( !\vga|Add3~29_sumout  $ (\spriteObstaculo0|sprite_y_reg [2]) ) + ( \spriteObstaculo0|Add3~15  ) + ( \spriteObstaculo0|Add3~14  ))
// \spriteObstaculo0|Add3~6  = CARRY(( !\vga|Add3~29_sumout  $ (\spriteObstaculo0|sprite_y_reg [2]) ) + ( \spriteObstaculo0|Add3~15  ) + ( \spriteObstaculo0|Add3~14  ))
// \spriteObstaculo0|Add3~7  = SHARE((\vga|Add3~29_sumout  & !\spriteObstaculo0|sprite_y_reg [2]))

	.dataa(!\vga|Add3~29_sumout ),
	.datab(gnd),
	.datac(!\spriteObstaculo0|sprite_y_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo0|Add3~14 ),
	.sharein(\spriteObstaculo0|Add3~15 ),
	.combout(),
	.sumout(\spriteObstaculo0|Add3~5_sumout ),
	.cout(\spriteObstaculo0|Add3~6 ),
	.shareout(\spriteObstaculo0|Add3~7 ));
// synopsys translate_off
defparam \spriteObstaculo0|Add3~5 .extended_lut = "off";
defparam \spriteObstaculo0|Add3~5 .lut_mask = 64'h000050500000A5A5;
defparam \spriteObstaculo0|Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N39
cyclonev_lcell_comb \spriteObstaculo0|Add3~17 (
// Equation(s):
// \spriteObstaculo0|Add3~17_sumout  = SUM(( !\vga|Add3~1_sumout  $ (\spriteObstaculo0|sprite_y_reg [3]) ) + ( \spriteObstaculo0|Add3~7  ) + ( \spriteObstaculo0|Add3~6  ))
// \spriteObstaculo0|Add3~18  = CARRY(( !\vga|Add3~1_sumout  $ (\spriteObstaculo0|sprite_y_reg [3]) ) + ( \spriteObstaculo0|Add3~7  ) + ( \spriteObstaculo0|Add3~6  ))
// \spriteObstaculo0|Add3~19  = SHARE((\vga|Add3~1_sumout  & !\spriteObstaculo0|sprite_y_reg [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add3~1_sumout ),
	.datad(!\spriteObstaculo0|sprite_y_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo0|Add3~6 ),
	.sharein(\spriteObstaculo0|Add3~7 ),
	.combout(),
	.sumout(\spriteObstaculo0|Add3~17_sumout ),
	.cout(\spriteObstaculo0|Add3~18 ),
	.shareout(\spriteObstaculo0|Add3~19 ));
// synopsys translate_off
defparam \spriteObstaculo0|Add3~17 .extended_lut = "off";
defparam \spriteObstaculo0|Add3~17 .lut_mask = 64'h00000F000000F00F;
defparam \spriteObstaculo0|Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N42
cyclonev_lcell_comb \spriteObstaculo0|Add3~1 (
// Equation(s):
// \spriteObstaculo0|Add3~1_sumout  = SUM(( !\vga|Add3~5_sumout  $ (\spriteObstaculo0|sprite_y_reg [4]) ) + ( \spriteObstaculo0|Add3~19  ) + ( \spriteObstaculo0|Add3~18  ))

	.dataa(!\vga|Add3~5_sumout ),
	.datab(gnd),
	.datac(!\spriteObstaculo0|sprite_y_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo0|Add3~18 ),
	.sharein(\spriteObstaculo0|Add3~19 ),
	.combout(),
	.sumout(\spriteObstaculo0|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|Add3~1 .extended_lut = "off";
defparam \spriteObstaculo0|Add3~1 .lut_mask = 64'h000000000000A5A5;
defparam \spriteObstaculo0|Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N54
cyclonev_lcell_comb \spriteObstaculo0|bmap~18 (
// Equation(s):
// \spriteObstaculo0|bmap~18_combout  = ( \spriteObstaculo0|Add3~5_sumout  & ( \spriteObstaculo0|Add3~17_sumout  & ( (\spriteObstaculo0|Add3~9_sumout  & (\spriteObstaculo0|Add3~13_sumout  & (!\spriteObstaculo0|Add2~1_sumout  $ 
// (\spriteObstaculo0|Add2~9_sumout )))) ) ) ) # ( !\spriteObstaculo0|Add3~5_sumout  & ( \spriteObstaculo0|Add3~17_sumout  & ( (!\spriteObstaculo0|Add3~9_sumout  & (\spriteObstaculo0|Add3~13_sumout  & (!\spriteObstaculo0|Add2~1_sumout  $ 
// (\spriteObstaculo0|Add2~9_sumout )))) # (\spriteObstaculo0|Add3~9_sumout  & (((!\spriteObstaculo0|Add3~13_sumout )))) ) ) ) # ( !\spriteObstaculo0|Add3~5_sumout  & ( !\spriteObstaculo0|Add3~17_sumout  & ( (!\spriteObstaculo0|Add3~9_sumout  & 
// !\spriteObstaculo0|Add3~13_sumout ) ) ) )

	.dataa(!\spriteObstaculo0|Add3~9_sumout ),
	.datab(!\spriteObstaculo0|Add2~1_sumout ),
	.datac(!\spriteObstaculo0|Add2~9_sumout ),
	.datad(!\spriteObstaculo0|Add3~13_sumout ),
	.datae(!\spriteObstaculo0|Add3~5_sumout ),
	.dataf(!\spriteObstaculo0|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~18 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~18 .lut_mask = 64'hAA00000055820041;
defparam \spriteObstaculo0|bmap~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N30
cyclonev_lcell_comb \spriteObstaculo0|bmap~9 (
// Equation(s):
// \spriteObstaculo0|bmap~9_combout  = ( !\spriteObstaculo0|Add3~5_sumout  & ( !\spriteObstaculo0|Add3~17_sumout  & ( (!\spriteObstaculo0|Add2~9_sumout  & (!\spriteObstaculo0|Add2~1_sumout  & (!\spriteObstaculo0|Add3~9_sumout  $ 
// (!\spriteObstaculo0|Add3~13_sumout )))) ) ) )

	.dataa(!\spriteObstaculo0|Add3~9_sumout ),
	.datab(!\spriteObstaculo0|Add3~13_sumout ),
	.datac(!\spriteObstaculo0|Add2~9_sumout ),
	.datad(!\spriteObstaculo0|Add2~1_sumout ),
	.datae(!\spriteObstaculo0|Add3~5_sumout ),
	.dataf(!\spriteObstaculo0|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~9 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~9 .lut_mask = 64'h6000000000000000;
defparam \spriteObstaculo0|bmap~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N0
cyclonev_lcell_comb \spriteObstaculo0|bmap~8 (
// Equation(s):
// \spriteObstaculo0|bmap~8_combout  = ( !\spriteObstaculo0|Add3~5_sumout  & ( !\spriteObstaculo0|Add3~17_sumout  & ( (\spriteObstaculo0|Add2~1_sumout  & (\spriteObstaculo0|Add2~9_sumout  & \spriteObstaculo0|Add3~13_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\spriteObstaculo0|Add2~1_sumout ),
	.datac(!\spriteObstaculo0|Add2~9_sumout ),
	.datad(!\spriteObstaculo0|Add3~13_sumout ),
	.datae(!\spriteObstaculo0|Add3~5_sumout ),
	.dataf(!\spriteObstaculo0|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~8 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~8 .lut_mask = 64'h0003000000000000;
defparam \spriteObstaculo0|bmap~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N6
cyclonev_lcell_comb \spriteObstaculo0|bmap~17 (
// Equation(s):
// \spriteObstaculo0|bmap~17_combout  = ( \spriteObstaculo0|Add3~5_sumout  & ( \spriteObstaculo0|Add3~17_sumout  & ( (\spriteObstaculo0|Add2~9_sumout  & ((!\spriteObstaculo0|Add3~13_sumout ) # ((!\spriteObstaculo0|Add3~9_sumout  & 
// \spriteObstaculo0|Add2~1_sumout )))) ) ) ) # ( !\spriteObstaculo0|Add3~5_sumout  & ( \spriteObstaculo0|Add3~17_sumout  & ( (!\spriteObstaculo0|Add3~13_sumout  & (((!\spriteObstaculo0|Add2~9_sumout  & !\spriteObstaculo0|Add2~1_sumout )))) # 
// (\spriteObstaculo0|Add3~13_sumout  & (\spriteObstaculo0|Add3~9_sumout  & (\spriteObstaculo0|Add2~9_sumout  & \spriteObstaculo0|Add2~1_sumout ))) ) ) ) # ( \spriteObstaculo0|Add3~5_sumout  & ( !\spriteObstaculo0|Add3~17_sumout  & ( 
// (\spriteObstaculo0|Add3~13_sumout  & (!\spriteObstaculo0|Add2~9_sumout  & !\spriteObstaculo0|Add2~1_sumout )) ) ) )

	.dataa(!\spriteObstaculo0|Add3~9_sumout ),
	.datab(!\spriteObstaculo0|Add3~13_sumout ),
	.datac(!\spriteObstaculo0|Add2~9_sumout ),
	.datad(!\spriteObstaculo0|Add2~1_sumout ),
	.datae(!\spriteObstaculo0|Add3~5_sumout ),
	.dataf(!\spriteObstaculo0|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~17 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~17 .lut_mask = 64'h00003000C0010C0E;
defparam \spriteObstaculo0|bmap~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N42
cyclonev_lcell_comb \spriteObstaculo0|bmap~10 (
// Equation(s):
// \spriteObstaculo0|bmap~10_combout  = ( \spriteObstaculo0|bmap~8_combout  & ( \spriteObstaculo0|bmap~17_combout  & ( (!\spriteObstaculo0|Add2~5_sumout  & ((!\spriteObstaculo0|Add3~1_sumout ) # ((\spriteObstaculo0|bmap~9_combout )))) # 
// (\spriteObstaculo0|Add2~5_sumout  & (((!\spriteObstaculo0|bmap~18_combout )) # (\spriteObstaculo0|Add3~1_sumout ))) ) ) ) # ( !\spriteObstaculo0|bmap~8_combout  & ( \spriteObstaculo0|bmap~17_combout  & ( (!\spriteObstaculo0|Add2~5_sumout  & 
// (\spriteObstaculo0|Add3~1_sumout  & ((\spriteObstaculo0|bmap~9_combout )))) # (\spriteObstaculo0|Add2~5_sumout  & (((!\spriteObstaculo0|bmap~18_combout )) # (\spriteObstaculo0|Add3~1_sumout ))) ) ) ) # ( \spriteObstaculo0|bmap~8_combout  & ( 
// !\spriteObstaculo0|bmap~17_combout  & ( (!\spriteObstaculo0|Add2~5_sumout  & ((!\spriteObstaculo0|Add3~1_sumout ) # ((\spriteObstaculo0|bmap~9_combout )))) # (\spriteObstaculo0|Add2~5_sumout  & (!\spriteObstaculo0|Add3~1_sumout  & 
// (!\spriteObstaculo0|bmap~18_combout ))) ) ) ) # ( !\spriteObstaculo0|bmap~8_combout  & ( !\spriteObstaculo0|bmap~17_combout  & ( (!\spriteObstaculo0|Add2~5_sumout  & (\spriteObstaculo0|Add3~1_sumout  & ((\spriteObstaculo0|bmap~9_combout )))) # 
// (\spriteObstaculo0|Add2~5_sumout  & (!\spriteObstaculo0|Add3~1_sumout  & (!\spriteObstaculo0|bmap~18_combout ))) ) ) )

	.dataa(!\spriteObstaculo0|Add2~5_sumout ),
	.datab(!\spriteObstaculo0|Add3~1_sumout ),
	.datac(!\spriteObstaculo0|bmap~18_combout ),
	.datad(!\spriteObstaculo0|bmap~9_combout ),
	.datae(!\spriteObstaculo0|bmap~8_combout ),
	.dataf(!\spriteObstaculo0|bmap~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~10 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~10 .lut_mask = 64'h4062C8EA5173D9FB;
defparam \spriteObstaculo0|bmap~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N21
cyclonev_lcell_comb \spriteObstaculo0|bmap~1 (
// Equation(s):
// \spriteObstaculo0|bmap~1_combout  = ( \spriteObstaculo0|Add3~1_sumout  & ( \spriteObstaculo0|Add3~5_sumout  & ( (!\spriteObstaculo0|Add2~5_sumout  & ((!\spriteObstaculo0|Add3~13_sumout ) # ((!\spriteObstaculo0|Add3~9_sumout  & 
// \spriteObstaculo0|Add2~1_sumout )))) ) ) ) # ( !\spriteObstaculo0|Add3~1_sumout  & ( \spriteObstaculo0|Add3~5_sumout  & ( \spriteObstaculo0|Add2~5_sumout  ) ) ) # ( \spriteObstaculo0|Add3~1_sumout  & ( !\spriteObstaculo0|Add3~5_sumout  & ( 
// (!\spriteObstaculo0|Add3~13_sumout  & (\spriteObstaculo0|Add2~1_sumout  & ((\spriteObstaculo0|Add2~5_sumout ) # (\spriteObstaculo0|Add3~9_sumout )))) # (\spriteObstaculo0|Add3~13_sumout  & (((!\spriteObstaculo0|Add2~5_sumout )))) ) ) ) # ( 
// !\spriteObstaculo0|Add3~1_sumout  & ( !\spriteObstaculo0|Add3~5_sumout  & ( (!\spriteObstaculo0|Add2~5_sumout  & (!\spriteObstaculo0|Add3~13_sumout  & ((!\spriteObstaculo0|Add3~9_sumout ) # (\spriteObstaculo0|Add2~1_sumout )))) # 
// (\spriteObstaculo0|Add2~5_sumout  & (\spriteObstaculo0|Add3~9_sumout  & ((\spriteObstaculo0|Add3~13_sumout )))) ) ) )

	.dataa(!\spriteObstaculo0|Add3~9_sumout ),
	.datab(!\spriteObstaculo0|Add2~1_sumout ),
	.datac(!\spriteObstaculo0|Add2~5_sumout ),
	.datad(!\spriteObstaculo0|Add3~13_sumout ),
	.datae(!\spriteObstaculo0|Add3~1_sumout ),
	.dataf(!\spriteObstaculo0|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~1 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~1 .lut_mask = 64'hB00513F00F0FF020;
defparam \spriteObstaculo0|bmap~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N54
cyclonev_lcell_comb \spriteObstaculo0|bmap~2 (
// Equation(s):
// \spriteObstaculo0|bmap~2_combout  = ( \spriteObstaculo0|Add3~1_sumout  & ( \spriteObstaculo0|Add2~5_sumout  & ( (!\spriteObstaculo0|Add3~13_sumout  & ((!\spriteObstaculo0|Add3~9_sumout  & ((!\spriteObstaculo0|Add3~5_sumout ) # 
// (\spriteObstaculo0|Add2~1_sumout ))) # (\spriteObstaculo0|Add3~9_sumout  & ((!\spriteObstaculo0|Add2~1_sumout ) # (\spriteObstaculo0|Add3~5_sumout ))))) # (\spriteObstaculo0|Add3~13_sumout  & (((\spriteObstaculo0|Add3~5_sumout )))) ) ) ) # ( 
// \spriteObstaculo0|Add3~1_sumout  & ( !\spriteObstaculo0|Add2~5_sumout  & ( (!\spriteObstaculo0|Add3~5_sumout  & (\spriteObstaculo0|Add2~1_sumout  & (!\spriteObstaculo0|Add3~13_sumout  $ (!\spriteObstaculo0|Add3~9_sumout )))) ) ) ) # ( 
// !\spriteObstaculo0|Add3~1_sumout  & ( !\spriteObstaculo0|Add2~5_sumout  & ( ((\spriteObstaculo0|Add3~13_sumout  & \spriteObstaculo0|Add3~9_sumout )) # (\spriteObstaculo0|Add3~5_sumout ) ) ) )

	.dataa(!\spriteObstaculo0|Add3~13_sumout ),
	.datab(!\spriteObstaculo0|Add3~9_sumout ),
	.datac(!\spriteObstaculo0|Add3~5_sumout ),
	.datad(!\spriteObstaculo0|Add2~1_sumout ),
	.datae(!\spriteObstaculo0|Add3~1_sumout ),
	.dataf(!\spriteObstaculo0|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~2 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~2 .lut_mask = 64'h1F1F00600000A78F;
defparam \spriteObstaculo0|bmap~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N3
cyclonev_lcell_comb \spriteObstaculo0|bmap~0 (
// Equation(s):
// \spriteObstaculo0|bmap~0_combout  = ( \spriteObstaculo0|Add3~1_sumout  & ( \spriteObstaculo0|Add3~5_sumout  & ( (\spriteObstaculo0|Add3~13_sumout  & (\spriteObstaculo0|Add2~5_sumout  & \spriteObstaculo0|Add2~1_sumout )) ) ) ) # ( 
// !\spriteObstaculo0|Add3~1_sumout  & ( \spriteObstaculo0|Add3~5_sumout  & ( (!\spriteObstaculo0|Add2~5_sumout  & (((\spriteObstaculo0|Add3~9_sumout ) # (\spriteObstaculo0|Add2~1_sumout )) # (\spriteObstaculo0|Add3~13_sumout ))) ) ) ) # ( 
// \spriteObstaculo0|Add3~1_sumout  & ( !\spriteObstaculo0|Add3~5_sumout  & ( (\spriteObstaculo0|Add2~5_sumout  & ((!\spriteObstaculo0|Add3~13_sumout ) # (!\spriteObstaculo0|Add3~9_sumout ))) ) ) ) # ( !\spriteObstaculo0|Add3~1_sumout  & ( 
// !\spriteObstaculo0|Add3~5_sumout  & ( (\spriteObstaculo0|Add3~13_sumout  & (\spriteObstaculo0|Add2~5_sumout  & !\spriteObstaculo0|Add2~1_sumout )) ) ) )

	.dataa(!\spriteObstaculo0|Add3~13_sumout ),
	.datab(!\spriteObstaculo0|Add2~5_sumout ),
	.datac(!\spriteObstaculo0|Add2~1_sumout ),
	.datad(!\spriteObstaculo0|Add3~9_sumout ),
	.datae(!\spriteObstaculo0|Add3~1_sumout ),
	.dataf(!\spriteObstaculo0|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~0 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~0 .lut_mask = 64'h101033224CCC0101;
defparam \spriteObstaculo0|bmap~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N12
cyclonev_lcell_comb \spriteObstaculo0|bmap~20 (
// Equation(s):
// \spriteObstaculo0|bmap~20_combout  = ( \spriteObstaculo0|Add3~1_sumout  & ( \spriteObstaculo0|Add3~5_sumout  & ( \spriteObstaculo0|Add2~5_sumout  ) ) ) # ( !\spriteObstaculo0|Add3~1_sumout  & ( \spriteObstaculo0|Add3~5_sumout  & ( 
// (!\spriteObstaculo0|Add2~5_sumout ) # ((!\spriteObstaculo0|Add3~13_sumout  & (!\spriteObstaculo0|Add3~9_sumout  & \spriteObstaculo0|Add2~1_sumout ))) ) ) ) # ( \spriteObstaculo0|Add3~1_sumout  & ( !\spriteObstaculo0|Add3~5_sumout  & ( 
// (\spriteObstaculo0|Add3~13_sumout  & (\spriteObstaculo0|Add2~5_sumout  & (\spriteObstaculo0|Add3~9_sumout  & !\spriteObstaculo0|Add2~1_sumout ))) ) ) ) # ( !\spriteObstaculo0|Add3~1_sumout  & ( !\spriteObstaculo0|Add3~5_sumout  & ( 
// ((\spriteObstaculo0|Add3~13_sumout  & \spriteObstaculo0|Add3~9_sumout )) # (\spriteObstaculo0|Add2~5_sumout ) ) ) )

	.dataa(!\spriteObstaculo0|Add3~13_sumout ),
	.datab(!\spriteObstaculo0|Add2~5_sumout ),
	.datac(!\spriteObstaculo0|Add3~9_sumout ),
	.datad(!\spriteObstaculo0|Add2~1_sumout ),
	.datae(!\spriteObstaculo0|Add3~1_sumout ),
	.dataf(!\spriteObstaculo0|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~20 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~20 .lut_mask = 64'h37370100CCEC3333;
defparam \spriteObstaculo0|bmap~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N24
cyclonev_lcell_comb \spriteObstaculo0|bmap~3 (
// Equation(s):
// \spriteObstaculo0|bmap~3_combout  = ( \spriteObstaculo0|bmap~0_combout  & ( \spriteObstaculo0|bmap~20_combout  & ( (!\spriteObstaculo0|Add2~9_sumout  & (((!\spriteObstaculo0|Add3~17_sumout )) # (\spriteObstaculo0|bmap~1_combout ))) # 
// (\spriteObstaculo0|Add2~9_sumout  & (((\spriteObstaculo0|bmap~2_combout  & !\spriteObstaculo0|Add3~17_sumout )))) ) ) ) # ( !\spriteObstaculo0|bmap~0_combout  & ( \spriteObstaculo0|bmap~20_combout  & ( (!\spriteObstaculo0|Add2~9_sumout  & 
// (\spriteObstaculo0|bmap~1_combout  & ((\spriteObstaculo0|Add3~17_sumout )))) # (\spriteObstaculo0|Add2~9_sumout  & (((\spriteObstaculo0|bmap~2_combout  & !\spriteObstaculo0|Add3~17_sumout )))) ) ) ) # ( \spriteObstaculo0|bmap~0_combout  & ( 
// !\spriteObstaculo0|bmap~20_combout  & ( (!\spriteObstaculo0|Add2~9_sumout  & (((!\spriteObstaculo0|Add3~17_sumout )) # (\spriteObstaculo0|bmap~1_combout ))) # (\spriteObstaculo0|Add2~9_sumout  & (((\spriteObstaculo0|Add3~17_sumout ) # 
// (\spriteObstaculo0|bmap~2_combout )))) ) ) ) # ( !\spriteObstaculo0|bmap~0_combout  & ( !\spriteObstaculo0|bmap~20_combout  & ( (!\spriteObstaculo0|Add2~9_sumout  & (\spriteObstaculo0|bmap~1_combout  & ((\spriteObstaculo0|Add3~17_sumout )))) # 
// (\spriteObstaculo0|Add2~9_sumout  & (((\spriteObstaculo0|Add3~17_sumout ) # (\spriteObstaculo0|bmap~2_combout )))) ) ) )

	.dataa(!\spriteObstaculo0|bmap~1_combout ),
	.datab(!\spriteObstaculo0|Add2~9_sumout ),
	.datac(!\spriteObstaculo0|bmap~2_combout ),
	.datad(!\spriteObstaculo0|Add3~17_sumout ),
	.datae(!\spriteObstaculo0|bmap~0_combout ),
	.dataf(!\spriteObstaculo0|bmap~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~3 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~3 .lut_mask = 64'h0377CF770344CF44;
defparam \spriteObstaculo0|bmap~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N48
cyclonev_lcell_comb \spriteObstaculo0|bmap~19 (
// Equation(s):
// \spriteObstaculo0|bmap~19_combout  = ( \spriteObstaculo0|Add3~5_sumout  & ( \spriteObstaculo0|Add3~17_sumout  & ( (\spriteObstaculo0|Add3~13_sumout  & (\spriteObstaculo0|Add2~9_sumout  & ((\spriteObstaculo0|Add2~1_sumout ) # 
// (\spriteObstaculo0|Add3~9_sumout )))) ) ) ) # ( !\spriteObstaculo0|Add3~5_sumout  & ( \spriteObstaculo0|Add3~17_sumout  & ( (!\spriteObstaculo0|Add3~13_sumout  & (\spriteObstaculo0|Add2~9_sumout  & ((!\spriteObstaculo0|Add3~9_sumout ) # 
// (\spriteObstaculo0|Add2~1_sumout )))) ) ) ) # ( \spriteObstaculo0|Add3~5_sumout  & ( !\spriteObstaculo0|Add3~17_sumout  & ( ((!\spriteObstaculo0|Add2~9_sumout  $ (\spriteObstaculo0|Add2~1_sumout )) # (\spriteObstaculo0|Add3~13_sumout )) # 
// (\spriteObstaculo0|Add3~9_sumout ) ) ) )

	.dataa(!\spriteObstaculo0|Add3~9_sumout ),
	.datab(!\spriteObstaculo0|Add3~13_sumout ),
	.datac(!\spriteObstaculo0|Add2~9_sumout ),
	.datad(!\spriteObstaculo0|Add2~1_sumout ),
	.datae(!\spriteObstaculo0|Add3~5_sumout ),
	.dataf(!\spriteObstaculo0|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~19 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~19 .lut_mask = 64'h0000F77F080C0103;
defparam \spriteObstaculo0|bmap~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N18
cyclonev_lcell_comb \spriteObstaculo0|bmap~6 (
// Equation(s):
// \spriteObstaculo0|bmap~6_combout  = ( !\spriteObstaculo0|Add3~5_sumout  & ( \spriteObstaculo0|Add3~17_sumout  & ( (!\spriteObstaculo0|Add3~9_sumout ) # ((!\spriteObstaculo0|Add3~13_sumout ) # ((!\spriteObstaculo0|Add2~9_sumout ) # 
// (!\spriteObstaculo0|Add2~1_sumout ))) ) ) ) # ( \spriteObstaculo0|Add3~5_sumout  & ( !\spriteObstaculo0|Add3~17_sumout  & ( (((!\spriteObstaculo0|Add2~9_sumout ) # (!\spriteObstaculo0|Add2~1_sumout )) # (\spriteObstaculo0|Add3~13_sumout )) # 
// (\spriteObstaculo0|Add3~9_sumout ) ) ) )

	.dataa(!\spriteObstaculo0|Add3~9_sumout ),
	.datab(!\spriteObstaculo0|Add3~13_sumout ),
	.datac(!\spriteObstaculo0|Add2~9_sumout ),
	.datad(!\spriteObstaculo0|Add2~1_sumout ),
	.datae(!\spriteObstaculo0|Add3~5_sumout ),
	.dataf(!\spriteObstaculo0|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~6 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~6 .lut_mask = 64'h0000FFF7FFFE0000;
defparam \spriteObstaculo0|bmap~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N36
cyclonev_lcell_comb \spriteObstaculo0|bmap~5 (
// Equation(s):
// \spriteObstaculo0|bmap~5_combout  = ( \spriteObstaculo0|Add3~5_sumout  & ( \spriteObstaculo0|Add3~17_sumout  & ( (!\spriteObstaculo0|Add3~13_sumout  & (\spriteObstaculo0|Add2~9_sumout  & \spriteObstaculo0|Add2~1_sumout )) ) ) ) # ( 
// \spriteObstaculo0|Add3~5_sumout  & ( !\spriteObstaculo0|Add3~17_sumout  & ( (\spriteObstaculo0|Add2~9_sumout  & ((!\spriteObstaculo0|Add3~9_sumout ) # ((!\spriteObstaculo0|Add3~13_sumout ) # (\spriteObstaculo0|Add2~1_sumout )))) ) ) ) # ( 
// !\spriteObstaculo0|Add3~5_sumout  & ( !\spriteObstaculo0|Add3~17_sumout  & ( (\spriteObstaculo0|Add3~13_sumout  & (\spriteObstaculo0|Add2~9_sumout  & ((\spriteObstaculo0|Add2~1_sumout ) # (\spriteObstaculo0|Add3~9_sumout )))) ) ) )

	.dataa(!\spriteObstaculo0|Add3~9_sumout ),
	.datab(!\spriteObstaculo0|Add3~13_sumout ),
	.datac(!\spriteObstaculo0|Add2~9_sumout ),
	.datad(!\spriteObstaculo0|Add2~1_sumout ),
	.datae(!\spriteObstaculo0|Add3~5_sumout ),
	.dataf(!\spriteObstaculo0|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~5 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~5 .lut_mask = 64'h01030E0F0000000C;
defparam \spriteObstaculo0|bmap~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N12
cyclonev_lcell_comb \spriteObstaculo0|bmap~4 (
// Equation(s):
// \spriteObstaculo0|bmap~4_combout  = ( \spriteObstaculo0|Add3~5_sumout  & ( \spriteObstaculo0|Add3~17_sumout  & ( (\spriteObstaculo0|Add3~9_sumout  & (\spriteObstaculo0|Add3~13_sumout  & (!\spriteObstaculo0|Add2~9_sumout  $ 
// (!\spriteObstaculo0|Add2~1_sumout )))) ) ) ) # ( !\spriteObstaculo0|Add3~5_sumout  & ( \spriteObstaculo0|Add3~17_sumout  & ( (!\spriteObstaculo0|Add3~9_sumout  & ((!\spriteObstaculo0|Add3~13_sumout ) # ((!\spriteObstaculo0|Add2~9_sumout )))) # 
// (\spriteObstaculo0|Add3~9_sumout  & (!\spriteObstaculo0|Add3~13_sumout  & ((!\spriteObstaculo0|Add2~9_sumout ) # (!\spriteObstaculo0|Add2~1_sumout )))) ) ) ) # ( \spriteObstaculo0|Add3~5_sumout  & ( !\spriteObstaculo0|Add3~17_sumout  & ( 
// (((!\spriteObstaculo0|Add2~9_sumout ) # (!\spriteObstaculo0|Add2~1_sumout )) # (\spriteObstaculo0|Add3~13_sumout )) # (\spriteObstaculo0|Add3~9_sumout ) ) ) ) # ( !\spriteObstaculo0|Add3~5_sumout  & ( !\spriteObstaculo0|Add3~17_sumout  & ( 
// (\spriteObstaculo0|Add3~9_sumout  & (\spriteObstaculo0|Add3~13_sumout  & !\spriteObstaculo0|Add2~9_sumout )) ) ) )

	.dataa(!\spriteObstaculo0|Add3~9_sumout ),
	.datab(!\spriteObstaculo0|Add3~13_sumout ),
	.datac(!\spriteObstaculo0|Add2~9_sumout ),
	.datad(!\spriteObstaculo0|Add2~1_sumout ),
	.datae(!\spriteObstaculo0|Add3~5_sumout ),
	.dataf(!\spriteObstaculo0|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~4 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~4 .lut_mask = 64'h1010FFF7ECE80110;
defparam \spriteObstaculo0|bmap~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N24
cyclonev_lcell_comb \spriteObstaculo0|bmap~7 (
// Equation(s):
// \spriteObstaculo0|bmap~7_combout  = ( \spriteObstaculo0|bmap~5_combout  & ( \spriteObstaculo0|bmap~4_combout  & ( (!\spriteObstaculo0|Add3~1_sumout ) # ((!\spriteObstaculo0|Add2~5_sumout  & (!\spriteObstaculo0|bmap~19_combout )) # 
// (\spriteObstaculo0|Add2~5_sumout  & ((\spriteObstaculo0|bmap~6_combout )))) ) ) ) # ( !\spriteObstaculo0|bmap~5_combout  & ( \spriteObstaculo0|bmap~4_combout  & ( (!\spriteObstaculo0|Add2~5_sumout  & ((!\spriteObstaculo0|bmap~19_combout ) # 
// ((!\spriteObstaculo0|Add3~1_sumout )))) # (\spriteObstaculo0|Add2~5_sumout  & (((\spriteObstaculo0|bmap~6_combout  & \spriteObstaculo0|Add3~1_sumout )))) ) ) ) # ( \spriteObstaculo0|bmap~5_combout  & ( !\spriteObstaculo0|bmap~4_combout  & ( 
// (!\spriteObstaculo0|Add2~5_sumout  & (!\spriteObstaculo0|bmap~19_combout  & ((\spriteObstaculo0|Add3~1_sumout )))) # (\spriteObstaculo0|Add2~5_sumout  & (((!\spriteObstaculo0|Add3~1_sumout ) # (\spriteObstaculo0|bmap~6_combout )))) ) ) ) # ( 
// !\spriteObstaculo0|bmap~5_combout  & ( !\spriteObstaculo0|bmap~4_combout  & ( (\spriteObstaculo0|Add3~1_sumout  & ((!\spriteObstaculo0|Add2~5_sumout  & (!\spriteObstaculo0|bmap~19_combout )) # (\spriteObstaculo0|Add2~5_sumout  & 
// ((\spriteObstaculo0|bmap~6_combout ))))) ) ) )

	.dataa(!\spriteObstaculo0|bmap~19_combout ),
	.datab(!\spriteObstaculo0|Add2~5_sumout ),
	.datac(!\spriteObstaculo0|bmap~6_combout ),
	.datad(!\spriteObstaculo0|Add3~1_sumout ),
	.datae(!\spriteObstaculo0|bmap~5_combout ),
	.dataf(!\spriteObstaculo0|bmap~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~7 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~7 .lut_mask = 64'h008B338BCC8BFF8B;
defparam \spriteObstaculo0|bmap~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N36
cyclonev_lcell_comb \spriteObstaculo0|bmap~13 (
// Equation(s):
// \spriteObstaculo0|bmap~13_combout  = ( !\spriteObstaculo0|Add3~5_sumout  & ( !\spriteObstaculo0|Add3~17_sumout  & ( (!\spriteObstaculo0|Add3~9_sumout  & ((!\spriteObstaculo0|Add3~13_sumout ) # ((\spriteObstaculo0|Add2~9_sumout )))) # 
// (\spriteObstaculo0|Add3~9_sumout  & (!\spriteObstaculo0|Add3~13_sumout  & ((\spriteObstaculo0|Add2~1_sumout ) # (\spriteObstaculo0|Add2~9_sumout )))) ) ) )

	.dataa(!\spriteObstaculo0|Add3~9_sumout ),
	.datab(!\spriteObstaculo0|Add3~13_sumout ),
	.datac(!\spriteObstaculo0|Add2~9_sumout ),
	.datad(!\spriteObstaculo0|Add2~1_sumout ),
	.datae(!\spriteObstaculo0|Add3~5_sumout ),
	.dataf(!\spriteObstaculo0|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~13 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~13 .lut_mask = 64'h8ECE000000000000;
defparam \spriteObstaculo0|bmap~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N54
cyclonev_lcell_comb \spriteObstaculo0|bmap~11 (
// Equation(s):
// \spriteObstaculo0|bmap~11_combout  = ( \spriteObstaculo0|Add3~5_sumout  & ( \spriteObstaculo0|Add3~17_sumout  & ( (!\spriteObstaculo0|Add3~9_sumout  & (!\spriteObstaculo0|Add3~13_sumout  & (!\spriteObstaculo0|Add2~9_sumout  & 
// !\spriteObstaculo0|Add2~1_sumout ))) ) ) ) # ( !\spriteObstaculo0|Add3~5_sumout  & ( \spriteObstaculo0|Add3~17_sumout  & ( (!\spriteObstaculo0|Add3~9_sumout ) # ((!\spriteObstaculo0|Add3~13_sumout ) # (!\spriteObstaculo0|Add2~9_sumout )) ) ) ) # ( 
// \spriteObstaculo0|Add3~5_sumout  & ( !\spriteObstaculo0|Add3~17_sumout  & ( ((\spriteObstaculo0|Add3~9_sumout  & (!\spriteObstaculo0|Add2~9_sumout  $ (\spriteObstaculo0|Add2~1_sumout )))) # (\spriteObstaculo0|Add3~13_sumout ) ) ) ) # ( 
// !\spriteObstaculo0|Add3~5_sumout  & ( !\spriteObstaculo0|Add3~17_sumout  & ( (!\spriteObstaculo0|Add3~9_sumout  & (!\spriteObstaculo0|Add3~13_sumout  & (!\spriteObstaculo0|Add2~9_sumout  $ (\spriteObstaculo0|Add2~1_sumout )))) ) ) )

	.dataa(!\spriteObstaculo0|Add3~9_sumout ),
	.datab(!\spriteObstaculo0|Add3~13_sumout ),
	.datac(!\spriteObstaculo0|Add2~9_sumout ),
	.datad(!\spriteObstaculo0|Add2~1_sumout ),
	.datae(!\spriteObstaculo0|Add3~5_sumout ),
	.dataf(!\spriteObstaculo0|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~11 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~11 .lut_mask = 64'h80087337FEFE8000;
defparam \spriteObstaculo0|bmap~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N0
cyclonev_lcell_comb \spriteObstaculo0|bmap~14 (
// Equation(s):
// \spriteObstaculo0|bmap~14_combout  = ( \spriteObstaculo0|Add3~5_sumout  & ( \spriteObstaculo0|Add3~17_sumout  & ( (!\spriteObstaculo0|Add3~13_sumout ) # ((!\spriteObstaculo0|Add2~9_sumout ) # ((!\spriteObstaculo0|Add2~1_sumout  & 
// !\spriteObstaculo0|Add3~9_sumout ))) ) ) ) # ( !\spriteObstaculo0|Add3~5_sumout  & ( \spriteObstaculo0|Add3~17_sumout  & ( (\spriteObstaculo0|Add3~13_sumout  & ((!\spriteObstaculo0|Add2~9_sumout ) # ((!\spriteObstaculo0|Add2~1_sumout  & 
// \spriteObstaculo0|Add3~9_sumout )))) ) ) )

	.dataa(!\spriteObstaculo0|Add3~13_sumout ),
	.datab(!\spriteObstaculo0|Add2~1_sumout ),
	.datac(!\spriteObstaculo0|Add2~9_sumout ),
	.datad(!\spriteObstaculo0|Add3~9_sumout ),
	.datae(!\spriteObstaculo0|Add3~5_sumout ),
	.dataf(!\spriteObstaculo0|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~14 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~14 .lut_mask = 64'h000000005054FEFA;
defparam \spriteObstaculo0|bmap~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N12
cyclonev_lcell_comb \spriteObstaculo0|bmap~12 (
// Equation(s):
// \spriteObstaculo0|bmap~12_combout  = ( \spriteObstaculo0|Add3~5_sumout  & ( \spriteObstaculo0|Add3~17_sumout  & ( (!\spriteObstaculo0|Add3~13_sumout  & (!\spriteObstaculo0|Add2~1_sumout  & !\spriteObstaculo0|Add2~9_sumout )) ) ) ) # ( 
// \spriteObstaculo0|Add3~5_sumout  & ( !\spriteObstaculo0|Add3~17_sumout  & ( (!\spriteObstaculo0|Add2~9_sumout  & ((!\spriteObstaculo0|Add3~13_sumout ) # ((!\spriteObstaculo0|Add2~1_sumout ) # (!\spriteObstaculo0|Add3~9_sumout )))) ) ) ) # ( 
// !\spriteObstaculo0|Add3~5_sumout  & ( !\spriteObstaculo0|Add3~17_sumout  & ( (\spriteObstaculo0|Add3~13_sumout  & (!\spriteObstaculo0|Add2~9_sumout  & ((!\spriteObstaculo0|Add2~1_sumout ) # (\spriteObstaculo0|Add3~9_sumout )))) ) ) )

	.dataa(!\spriteObstaculo0|Add3~13_sumout ),
	.datab(!\spriteObstaculo0|Add2~1_sumout ),
	.datac(!\spriteObstaculo0|Add2~9_sumout ),
	.datad(!\spriteObstaculo0|Add3~9_sumout ),
	.datae(!\spriteObstaculo0|Add3~5_sumout ),
	.dataf(!\spriteObstaculo0|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~12 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~12 .lut_mask = 64'h4050F0E000008080;
defparam \spriteObstaculo0|bmap~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N24
cyclonev_lcell_comb \spriteObstaculo0|bmap~15 (
// Equation(s):
// \spriteObstaculo0|bmap~15_combout  = ( \spriteObstaculo0|bmap~14_combout  & ( \spriteObstaculo0|bmap~12_combout  & ( ((!\spriteObstaculo0|Add3~1_sumout  & ((!\spriteObstaculo0|bmap~11_combout ))) # (\spriteObstaculo0|Add3~1_sumout  & 
// (\spriteObstaculo0|bmap~13_combout ))) # (\spriteObstaculo0|Add2~5_sumout ) ) ) ) # ( !\spriteObstaculo0|bmap~14_combout  & ( \spriteObstaculo0|bmap~12_combout  & ( (!\spriteObstaculo0|Add2~5_sumout  & ((!\spriteObstaculo0|Add3~1_sumout  & 
// ((!\spriteObstaculo0|bmap~11_combout ))) # (\spriteObstaculo0|Add3~1_sumout  & (\spriteObstaculo0|bmap~13_combout )))) # (\spriteObstaculo0|Add2~5_sumout  & (((!\spriteObstaculo0|Add3~1_sumout )))) ) ) ) # ( \spriteObstaculo0|bmap~14_combout  & ( 
// !\spriteObstaculo0|bmap~12_combout  & ( (!\spriteObstaculo0|Add2~5_sumout  & ((!\spriteObstaculo0|Add3~1_sumout  & ((!\spriteObstaculo0|bmap~11_combout ))) # (\spriteObstaculo0|Add3~1_sumout  & (\spriteObstaculo0|bmap~13_combout )))) # 
// (\spriteObstaculo0|Add2~5_sumout  & (((\spriteObstaculo0|Add3~1_sumout )))) ) ) ) # ( !\spriteObstaculo0|bmap~14_combout  & ( !\spriteObstaculo0|bmap~12_combout  & ( (!\spriteObstaculo0|Add2~5_sumout  & ((!\spriteObstaculo0|Add3~1_sumout  & 
// ((!\spriteObstaculo0|bmap~11_combout ))) # (\spriteObstaculo0|Add3~1_sumout  & (\spriteObstaculo0|bmap~13_combout )))) ) ) )

	.dataa(!\spriteObstaculo0|bmap~13_combout ),
	.datab(!\spriteObstaculo0|Add2~5_sumout ),
	.datac(!\spriteObstaculo0|bmap~11_combout ),
	.datad(!\spriteObstaculo0|Add3~1_sumout ),
	.datae(!\spriteObstaculo0|bmap~14_combout ),
	.dataf(!\spriteObstaculo0|bmap~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~15 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~15 .lut_mask = 64'hC044C077F344F377;
defparam \spriteObstaculo0|bmap~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N9
cyclonev_lcell_comb \spriteObstaculo0|bmap~16 (
// Equation(s):
// \spriteObstaculo0|bmap~16_combout  = ( \spriteObstaculo0|bmap~7_combout  & ( \spriteObstaculo0|bmap~15_combout  & ( ((!\spriteObstaculo0|Add2~17_sumout  & ((\spriteObstaculo0|bmap~3_combout ))) # (\spriteObstaculo0|Add2~17_sumout  & 
// (\spriteObstaculo0|bmap~10_combout ))) # (\spriteObstaculo0|Add2~13_sumout ) ) ) ) # ( !\spriteObstaculo0|bmap~7_combout  & ( \spriteObstaculo0|bmap~15_combout  & ( (!\spriteObstaculo0|Add2~13_sumout  & ((!\spriteObstaculo0|Add2~17_sumout  & 
// ((\spriteObstaculo0|bmap~3_combout ))) # (\spriteObstaculo0|Add2~17_sumout  & (\spriteObstaculo0|bmap~10_combout )))) # (\spriteObstaculo0|Add2~13_sumout  & (\spriteObstaculo0|Add2~17_sumout )) ) ) ) # ( \spriteObstaculo0|bmap~7_combout  & ( 
// !\spriteObstaculo0|bmap~15_combout  & ( (!\spriteObstaculo0|Add2~13_sumout  & ((!\spriteObstaculo0|Add2~17_sumout  & ((\spriteObstaculo0|bmap~3_combout ))) # (\spriteObstaculo0|Add2~17_sumout  & (\spriteObstaculo0|bmap~10_combout )))) # 
// (\spriteObstaculo0|Add2~13_sumout  & (!\spriteObstaculo0|Add2~17_sumout )) ) ) ) # ( !\spriteObstaculo0|bmap~7_combout  & ( !\spriteObstaculo0|bmap~15_combout  & ( (!\spriteObstaculo0|Add2~13_sumout  & ((!\spriteObstaculo0|Add2~17_sumout  & 
// ((\spriteObstaculo0|bmap~3_combout ))) # (\spriteObstaculo0|Add2~17_sumout  & (\spriteObstaculo0|bmap~10_combout )))) ) ) )

	.dataa(!\spriteObstaculo0|Add2~13_sumout ),
	.datab(!\spriteObstaculo0|Add2~17_sumout ),
	.datac(!\spriteObstaculo0|bmap~10_combout ),
	.datad(!\spriteObstaculo0|bmap~3_combout ),
	.datae(!\spriteObstaculo0|bmap~7_combout ),
	.dataf(!\spriteObstaculo0|bmap~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|bmap~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|bmap~16 .extended_lut = "off";
defparam \spriteObstaculo0|bmap~16 .lut_mask = 64'h028A46CE139B57DF;
defparam \spriteObstaculo0|bmap~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N54
cyclonev_lcell_comb \spriteObstaculo0|Add0~0 (
// Equation(s):
// \spriteObstaculo0|Add0~0_combout  = ( \spriteObstaculo0|sprite_y_reg [7] & ( (\spriteObstaculo0|sprite_y_reg [6] & \spriteObstaculo0|sprite_y_reg [5]) ) )

	.dataa(!\spriteObstaculo0|sprite_y_reg [6]),
	.datab(!\spriteObstaculo0|sprite_y_reg [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteObstaculo0|sprite_y_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|Add0~0 .extended_lut = "off";
defparam \spriteObstaculo0|Add0~0 .lut_mask = 64'h0000000011111111;
defparam \spriteObstaculo0|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N57
cyclonev_lcell_comb \spriteObstaculo0|LessThan1~1 (
// Equation(s):
// \spriteObstaculo0|LessThan1~1_combout  = ( \vga|Add3~9_sumout  & ( (!\spriteObstaculo0|sprite_y_reg [6] & (!\vga|Add3~13_sumout  & ((\spriteObstaculo0|LessThan1~0_combout ) # (\spriteObstaculo0|sprite_y_reg [5])))) # (\spriteObstaculo0|sprite_y_reg [6] & 
// (!\spriteObstaculo0|sprite_y_reg [5] & ((!\vga|Add3~13_sumout ) # (\spriteObstaculo0|LessThan1~0_combout )))) ) ) # ( !\vga|Add3~9_sumout  & ( (!\spriteObstaculo0|sprite_y_reg [6] & ((!\vga|Add3~13_sumout ) # ((\spriteObstaculo0|sprite_y_reg [5] & 
// \spriteObstaculo0|LessThan1~0_combout )))) # (\spriteObstaculo0|sprite_y_reg [6] & ((!\spriteObstaculo0|sprite_y_reg [5]) # ((\spriteObstaculo0|LessThan1~0_combout  & !\vga|Add3~13_sumout )))) ) )

	.dataa(!\spriteObstaculo0|sprite_y_reg [6]),
	.datab(!\spriteObstaculo0|sprite_y_reg [5]),
	.datac(!\spriteObstaculo0|LessThan1~0_combout ),
	.datad(!\vga|Add3~13_sumout ),
	.datae(gnd),
	.dataf(!\vga|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|LessThan1~1 .extended_lut = "off";
defparam \spriteObstaculo0|LessThan1~1 .lut_mask = 64'hEF46EF466E046E04;
defparam \spriteObstaculo0|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N15
cyclonev_lcell_comb \spriteObstaculo0|LessThan1~2 (
// Equation(s):
// \spriteObstaculo0|LessThan1~2_combout  = ( \spriteObstaculo0|LessThan1~1_combout  & ( (!\vga|Add3~17_sumout ) # (!\spriteObstaculo0|sprite_y_reg [7] $ (((!\spriteObstaculo0|sprite_y_reg [5]) # (!\spriteObstaculo0|sprite_y_reg [6])))) ) ) # ( 
// !\spriteObstaculo0|LessThan1~1_combout  & ( (!\vga|Add3~17_sumout  & (!\spriteObstaculo0|sprite_y_reg [7] $ (((!\spriteObstaculo0|sprite_y_reg [5]) # (!\spriteObstaculo0|sprite_y_reg [6]))))) ) )

	.dataa(!\spriteObstaculo0|sprite_y_reg [7]),
	.datab(!\vga|Add3~17_sumout ),
	.datac(!\spriteObstaculo0|sprite_y_reg [5]),
	.datad(!\spriteObstaculo0|sprite_y_reg [6]),
	.datae(!\spriteObstaculo0|LessThan1~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|LessThan1~2 .extended_lut = "off";
defparam \spriteObstaculo0|LessThan1~2 .lut_mask = 64'h4448DDDE4448DDDE;
defparam \spriteObstaculo0|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N18
cyclonev_lcell_comb \spriteObstaculo0|LessThan1~3 (
// Equation(s):
// \spriteObstaculo0|LessThan1~3_combout  = ( \vga|Add3~25_sumout  & ( \vga|Add3~21_sumout  & ( (!\spriteObstaculo0|sprite_y_reg [9]) # ((!\spriteObstaculo0|sprite_y_reg [8] & ((!\spriteObstaculo0|Add0~0_combout ) # (!\spriteObstaculo0|LessThan1~2_combout 
// ))) # (\spriteObstaculo0|sprite_y_reg [8] & (!\spriteObstaculo0|Add0~0_combout  & !\spriteObstaculo0|LessThan1~2_combout ))) ) ) ) # ( !\vga|Add3~25_sumout  & ( \vga|Add3~21_sumout  & ( (!\spriteObstaculo0|sprite_y_reg [8] & 
// ((!\spriteObstaculo0|sprite_y_reg [9]) # ((!\spriteObstaculo0|Add0~0_combout  & !\spriteObstaculo0|LessThan1~2_combout )))) # (\spriteObstaculo0|sprite_y_reg [8] & (!\spriteObstaculo0|sprite_y_reg [9] & ((!\spriteObstaculo0|Add0~0_combout ) # 
// (!\spriteObstaculo0|LessThan1~2_combout )))) ) ) ) # ( \vga|Add3~25_sumout  & ( !\vga|Add3~21_sumout  & ( (!\spriteObstaculo0|sprite_y_reg [9] & ((!\spriteObstaculo0|sprite_y_reg [8] & ((!\spriteObstaculo0|Add0~0_combout ) # 
// (!\spriteObstaculo0|LessThan1~2_combout ))) # (\spriteObstaculo0|sprite_y_reg [8] & (!\spriteObstaculo0|Add0~0_combout  & !\spriteObstaculo0|LessThan1~2_combout )))) ) ) ) # ( !\vga|Add3~25_sumout  & ( !\vga|Add3~21_sumout  & ( 
// (!\spriteObstaculo0|sprite_y_reg [8] & (!\spriteObstaculo0|sprite_y_reg [9] & (!\spriteObstaculo0|Add0~0_combout  & !\spriteObstaculo0|LessThan1~2_combout ))) ) ) )

	.dataa(!\spriteObstaculo0|sprite_y_reg [8]),
	.datab(!\spriteObstaculo0|sprite_y_reg [9]),
	.datac(!\spriteObstaculo0|Add0~0_combout ),
	.datad(!\spriteObstaculo0|LessThan1~2_combout ),
	.datae(!\vga|Add3~25_sumout ),
	.dataf(!\vga|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo0|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo0|LessThan1~3 .extended_lut = "off";
defparam \spriteObstaculo0|LessThan1~3 .lut_mask = 64'h8000C880ECC8FEEC;
defparam \spriteObstaculo0|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N48
cyclonev_lcell_comb \red~12 (
// Equation(s):
// \red~12_combout  = ( \spriteObstaculo0|bmap~16_combout  & ( !\spriteObstaculo0|LessThan1~3_combout  & ( (!\red~10_combout  & (\red~9_combout  & (\spriteObstaculo0|LessThan3~3_combout  & !\red~11_combout ))) ) ) )

	.dataa(!\red~10_combout ),
	.datab(!\red~9_combout ),
	.datac(!\spriteObstaculo0|LessThan3~3_combout ),
	.datad(!\red~11_combout ),
	.datae(!\spriteObstaculo0|bmap~16_combout ),
	.dataf(!\spriteObstaculo0|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~12 .extended_lut = "off";
defparam \red~12 .lut_mask = 64'h0000020000000000;
defparam \red~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N54
cyclonev_lcell_comb \spriteGameOver|drawing~0 (
// Equation(s):
// \spriteGameOver|drawing~0_combout  = ( \vga|Add3~1_sumout  & ( !\vga|Add3~5_sumout  ) ) # ( !\vga|Add3~1_sumout  & ( \vga|Add3~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add3~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|drawing~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|drawing~0 .extended_lut = "off";
defparam \spriteGameOver|drawing~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \spriteGameOver|drawing~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N36
cyclonev_lcell_comb \red~1 (
// Equation(s):
// \red~1_combout  = ( \vga|Add2~9_sumout  & ( \vga|Add2~5_sumout  & ( (!\vga|Add3~25_sumout  & !\vga|Add2~13_sumout ) ) ) ) # ( !\vga|Add2~9_sumout  & ( \vga|Add2~5_sumout  & ( (!\vga|Add3~25_sumout  & \vga|Add2~13_sumout ) ) ) ) # ( \vga|Add2~9_sumout  & ( 
// !\vga|Add2~5_sumout  & ( (!\vga|Add3~25_sumout  & \vga|Add2~13_sumout ) ) ) ) # ( !\vga|Add2~9_sumout  & ( !\vga|Add2~5_sumout  & ( (!\vga|Add3~25_sumout  & \vga|Add2~13_sumout ) ) ) )

	.dataa(!\vga|Add3~25_sumout ),
	.datab(!\vga|Add2~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga|Add2~9_sumout ),
	.dataf(!\vga|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~1 .extended_lut = "off";
defparam \red~1 .lut_mask = 64'h2222222222228888;
defparam \red~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N30
cyclonev_lcell_comb \red~0 (
// Equation(s):
// \red~0_combout  = ( !\vga|Add3~21_sumout  & ( (\vga|Add3~13_sumout  & \vga|Add3~17_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add3~13_sumout ),
	.datad(!\vga|Add3~17_sumout ),
	.datae(!\vga|Add3~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~0 .extended_lut = "off";
defparam \red~0 .lut_mask = 64'h000F0000000F0000;
defparam \red~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N30
cyclonev_lcell_comb \red~2 (
// Equation(s):
// \red~2_combout  = ( \red~0_combout  & ( game_over[0] & ( (\vga|Add3~9_sumout  & (\spriteGameOver|drawing~0_combout  & (!\vga|Add2~1_sumout  & \red~1_combout ))) ) ) )

	.dataa(!\vga|Add3~9_sumout ),
	.datab(!\spriteGameOver|drawing~0_combout ),
	.datac(!\vga|Add2~1_sumout ),
	.datad(!\red~1_combout ),
	.datae(!\red~0_combout ),
	.dataf(!game_over[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~2 .extended_lut = "off";
defparam \red~2 .lut_mask = 64'h0000000000000010;
defparam \red~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N6
cyclonev_lcell_comb \red~13 (
// Equation(s):
// \red~13_combout  = ( \vga|Add3~29_sumout  & ( \vga|Add3~25_sumout  & ( (!game_over[0] & (!\vga|Add3~9_sumout  & (!\vga|Add3~1_sumout  $ (!\vga|Add3~5_sumout )))) ) ) ) # ( !\vga|Add3~29_sumout  & ( \vga|Add3~25_sumout  & ( (!game_over[0] & 
// (!\vga|Add3~9_sumout  & \vga|Add3~5_sumout )) ) ) )

	.dataa(!game_over[0]),
	.datab(!\vga|Add3~1_sumout ),
	.datac(!\vga|Add3~9_sumout ),
	.datad(!\vga|Add3~5_sumout ),
	.datae(!\vga|Add3~29_sumout ),
	.dataf(!\vga|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~13 .extended_lut = "off";
defparam \red~13 .lut_mask = 64'h0000000000A02080;
defparam \red~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y22_N29
dffeas \spriteNave|sprite_x_reg[8] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\camera|posx [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteNave|sprite_x_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteNave|sprite_x_reg[8] .is_wysiwyg = "true";
defparam \spriteNave|sprite_x_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N26
dffeas \spriteNave|sprite_x_reg[6] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\camera|posx [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteNave|sprite_x_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteNave|sprite_x_reg[6] .is_wysiwyg = "true";
defparam \spriteNave|sprite_x_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N14
dffeas \spriteNave|sprite_x_reg[5] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\camera|posx [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteNave|sprite_x_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteNave|sprite_x_reg[5] .is_wysiwyg = "true";
defparam \spriteNave|sprite_x_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N8
dffeas \spriteNave|sprite_x_reg[7] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\camera|posx [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteNave|sprite_x_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteNave|sprite_x_reg[7] .is_wysiwyg = "true";
defparam \spriteNave|sprite_x_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N57
cyclonev_lcell_comb \spriteNave|Add1~0 (
// Equation(s):
// \spriteNave|Add1~0_combout  = ( \spriteNave|sprite_x_reg [5] & ( \spriteNave|sprite_x_reg [7] & ( \spriteNave|sprite_x_reg [6] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spriteNave|sprite_x_reg [6]),
	.datae(!\spriteNave|sprite_x_reg [5]),
	.dataf(!\spriteNave|sprite_x_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteNave|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|Add1~0 .extended_lut = "off";
defparam \spriteNave|Add1~0 .lut_mask = 64'h00000000000000FF;
defparam \spriteNave|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N8
dffeas \spriteNave|sprite_x_reg[9] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\camera|posx [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteNave|sprite_x_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteNave|sprite_x_reg[9] .is_wysiwyg = "true";
defparam \spriteNave|sprite_x_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N27
cyclonev_lcell_comb \spriteNave|LessThan3~3 (
// Equation(s):
// \spriteNave|LessThan3~3_combout  = ( \spriteNave|Add1~0_combout  & ( \spriteNave|sprite_x_reg [9] & ( (!\spriteNave|sprite_x_reg [8] & (\vga|Add2~1_sumout  & \vga|Add2~13_sumout )) # (\spriteNave|sprite_x_reg [8] & (!\vga|Add2~1_sumout  & 
// !\vga|Add2~13_sumout )) ) ) ) # ( !\spriteNave|Add1~0_combout  & ( \spriteNave|sprite_x_reg [9] & ( (\vga|Add2~1_sumout  & (!\spriteNave|sprite_x_reg [8] $ (\vga|Add2~13_sumout ))) ) ) ) # ( \spriteNave|Add1~0_combout  & ( !\spriteNave|sprite_x_reg [9] & 
// ( (!\spriteNave|sprite_x_reg [8] & (!\vga|Add2~1_sumout  & \vga|Add2~13_sumout )) # (\spriteNave|sprite_x_reg [8] & (\vga|Add2~1_sumout  & !\vga|Add2~13_sumout )) ) ) ) # ( !\spriteNave|Add1~0_combout  & ( !\spriteNave|sprite_x_reg [9] & ( 
// (!\vga|Add2~1_sumout  & (!\spriteNave|sprite_x_reg [8] $ (\vga|Add2~13_sumout ))) ) ) )

	.dataa(!\spriteNave|sprite_x_reg [8]),
	.datab(!\vga|Add2~1_sumout ),
	.datac(!\vga|Add2~13_sumout ),
	.datad(gnd),
	.datae(!\spriteNave|Add1~0_combout ),
	.dataf(!\spriteNave|sprite_x_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteNave|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|LessThan3~3 .extended_lut = "off";
defparam \spriteNave|LessThan3~3 .lut_mask = 64'h8484181821214242;
defparam \spriteNave|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N21
cyclonev_lcell_comb \spriteNave|LessThan3~4 (
// Equation(s):
// \spriteNave|LessThan3~4_combout  = ( \spriteNave|Add1~0_combout  & ( \spriteNave|sprite_x_reg [9] & ( (!\spriteNave|sprite_x_reg [8] & ((!\vga|Add2~1_sumout ) # (!\vga|Add2~13_sumout ))) ) ) ) # ( !\spriteNave|Add1~0_combout  & ( \spriteNave|sprite_x_reg 
// [9] & ( (!\vga|Add2~1_sumout ) # ((\spriteNave|sprite_x_reg [8] & !\vga|Add2~13_sumout )) ) ) ) # ( \spriteNave|Add1~0_combout  & ( !\spriteNave|sprite_x_reg [9] & ( (!\vga|Add2~1_sumout  & ((!\vga|Add2~13_sumout ) # (\spriteNave|sprite_x_reg [8]))) ) ) ) 
// # ( !\spriteNave|Add1~0_combout  & ( !\spriteNave|sprite_x_reg [9] & ( (\spriteNave|sprite_x_reg [8] & (!\vga|Add2~1_sumout  & !\vga|Add2~13_sumout )) ) ) )

	.dataa(!\spriteNave|sprite_x_reg [8]),
	.datab(!\vga|Add2~1_sumout ),
	.datac(!\vga|Add2~13_sumout ),
	.datad(gnd),
	.datae(!\spriteNave|Add1~0_combout ),
	.dataf(!\spriteNave|sprite_x_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteNave|LessThan3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|LessThan3~4 .extended_lut = "off";
defparam \spriteNave|LessThan3~4 .lut_mask = 64'h4040C4C4DCDCA8A8;
defparam \spriteNave|LessThan3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N57
cyclonev_lcell_comb \spriteNave|LessThan3~0 (
// Equation(s):
// \spriteNave|LessThan3~0_combout  = ( \spriteNave|sprite_x_reg [5] & ( (!\spriteNave|sprite_x_reg [6] & (\vga|Add2~5_sumout  & (!\spriteNave|sprite_x_reg [7] $ (\vga|Add2~9_sumout )))) # (\spriteNave|sprite_x_reg [6] & (!\vga|Add2~5_sumout  & 
// (!\spriteNave|sprite_x_reg [7] $ (!\vga|Add2~9_sumout )))) ) ) # ( !\spriteNave|sprite_x_reg [5] & ( (!\spriteNave|sprite_x_reg [7] & (!\vga|Add2~9_sumout  & (!\spriteNave|sprite_x_reg [6] $ (\vga|Add2~5_sumout )))) # (\spriteNave|sprite_x_reg [7] & 
// (\vga|Add2~9_sumout  & (!\spriteNave|sprite_x_reg [6] $ (\vga|Add2~5_sumout )))) ) )

	.dataa(!\spriteNave|sprite_x_reg [7]),
	.datab(!\vga|Add2~9_sumout ),
	.datac(!\spriteNave|sprite_x_reg [6]),
	.datad(!\vga|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\spriteNave|sprite_x_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteNave|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|LessThan3~0 .extended_lut = "off";
defparam \spriteNave|LessThan3~0 .lut_mask = 64'h9009900906900690;
defparam \spriteNave|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N27
cyclonev_lcell_comb \spriteNave|LessThan3~1 (
// Equation(s):
// \spriteNave|LessThan3~1_combout  = ( \vga|Add2~5_sumout  & ( (!\vga|Add2~9_sumout  & (!\spriteNave|sprite_x_reg [7] $ (((!\spriteNave|sprite_x_reg [6]) # (!\spriteNave|sprite_x_reg [5]))))) ) ) # ( !\vga|Add2~5_sumout  & ( (!\spriteNave|sprite_x_reg [7] & 
// (!\vga|Add2~9_sumout  & ((\spriteNave|sprite_x_reg [5]) # (\spriteNave|sprite_x_reg [6])))) # (\spriteNave|sprite_x_reg [7] & ((!\spriteNave|sprite_x_reg [6] & ((!\vga|Add2~9_sumout ) # (\spriteNave|sprite_x_reg [5]))) # (\spriteNave|sprite_x_reg [6] & 
// (!\spriteNave|sprite_x_reg [5])))) ) )

	.dataa(!\spriteNave|sprite_x_reg [6]),
	.datab(!\spriteNave|sprite_x_reg [7]),
	.datac(!\spriteNave|sprite_x_reg [5]),
	.datad(!\vga|Add2~9_sumout ),
	.datae(!\vga|Add2~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteNave|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|LessThan3~1 .extended_lut = "off";
defparam \spriteNave|LessThan3~1 .lut_mask = 64'h7E1236007E123600;
defparam \spriteNave|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y22_N11
dffeas \spriteNave|sprite_x_reg[3] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\camera|posx [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteNave|sprite_x_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteNave|sprite_x_reg[3] .is_wysiwyg = "true";
defparam \spriteNave|sprite_x_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N53
dffeas \spriteNave|sprite_x_reg[4] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\camera|posx [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteNave|sprite_x_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteNave|sprite_x_reg[4] .is_wysiwyg = "true";
defparam \spriteNave|sprite_x_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N8
dffeas \spriteNave|sprite_x_reg[1] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\camera|posx [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteNave|sprite_x_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteNave|sprite_x_reg[1] .is_wysiwyg = "true";
defparam \spriteNave|sprite_x_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N50
dffeas \spriteNave|sprite_x_reg[0] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\camera|posx [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteNave|sprite_x_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteNave|sprite_x_reg[0] .is_wysiwyg = "true";
defparam \spriteNave|sprite_x_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y22_N23
dffeas \spriteNave|sprite_x_reg[2] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\camera|posx [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteNave|sprite_x_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteNave|sprite_x_reg[2] .is_wysiwyg = "true";
defparam \spriteNave|sprite_x_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N39
cyclonev_lcell_comb \spriteNave|LessThan2~0 (
// Equation(s):
// \spriteNave|LessThan2~0_combout  = ( \spriteNave|sprite_x_reg [0] & ( \spriteNave|sprite_x_reg [2] & ( (!\vga|Add2~33_sumout ) # ((!\vga|Add2~29_sumout  & ((!\vga|Add2~37_sumout ) # (\spriteNave|sprite_x_reg [1]))) # (\vga|Add2~29_sumout  & 
// (!\vga|Add2~37_sumout  & \spriteNave|sprite_x_reg [1]))) ) ) ) # ( !\spriteNave|sprite_x_reg [0] & ( \spriteNave|sprite_x_reg [2] & ( (!\vga|Add2~33_sumout ) # ((!\vga|Add2~37_sumout  & \spriteNave|sprite_x_reg [1])) ) ) ) # ( \spriteNave|sprite_x_reg [0] 
// & ( !\spriteNave|sprite_x_reg [2] & ( (!\vga|Add2~33_sumout  & ((!\vga|Add2~29_sumout  & ((!\vga|Add2~37_sumout ) # (\spriteNave|sprite_x_reg [1]))) # (\vga|Add2~29_sumout  & (!\vga|Add2~37_sumout  & \spriteNave|sprite_x_reg [1])))) ) ) ) # ( 
// !\spriteNave|sprite_x_reg [0] & ( !\spriteNave|sprite_x_reg [2] & ( (!\vga|Add2~33_sumout  & (!\vga|Add2~37_sumout  & \spriteNave|sprite_x_reg [1])) ) ) )

	.dataa(!\vga|Add2~29_sumout ),
	.datab(!\vga|Add2~33_sumout ),
	.datac(!\vga|Add2~37_sumout ),
	.datad(!\spriteNave|sprite_x_reg [1]),
	.datae(!\spriteNave|sprite_x_reg [0]),
	.dataf(!\spriteNave|sprite_x_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteNave|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|LessThan2~0 .extended_lut = "off";
defparam \spriteNave|LessThan2~0 .lut_mask = 64'h00C080C8CCFCECFE;
defparam \spriteNave|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N6
cyclonev_lcell_comb \spriteNave|LessThan2~1 (
// Equation(s):
// \spriteNave|LessThan2~1_combout  = ( \spriteNave|sprite_x_reg [4] & ( \spriteNave|LessThan2~0_combout  & ( (!\vga|Add2~25_sumout ) # ((!\vga|Add2~21_sumout ) # (\spriteNave|sprite_x_reg [3])) ) ) ) # ( !\spriteNave|sprite_x_reg [4] & ( 
// \spriteNave|LessThan2~0_combout  & ( (!\vga|Add2~21_sumout  & ((!\vga|Add2~25_sumout ) # (\spriteNave|sprite_x_reg [3]))) ) ) ) # ( \spriteNave|sprite_x_reg [4] & ( !\spriteNave|LessThan2~0_combout  & ( (!\vga|Add2~21_sumout ) # ((!\vga|Add2~25_sumout  & 
// \spriteNave|sprite_x_reg [3])) ) ) ) # ( !\spriteNave|sprite_x_reg [4] & ( !\spriteNave|LessThan2~0_combout  & ( (!\vga|Add2~25_sumout  & (\spriteNave|sprite_x_reg [3] & !\vga|Add2~21_sumout )) ) ) )

	.dataa(!\vga|Add2~25_sumout ),
	.datab(gnd),
	.datac(!\spriteNave|sprite_x_reg [3]),
	.datad(!\vga|Add2~21_sumout ),
	.datae(!\spriteNave|sprite_x_reg [4]),
	.dataf(!\spriteNave|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteNave|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|LessThan2~1 .extended_lut = "off";
defparam \spriteNave|LessThan2~1 .lut_mask = 64'h0A00FF0AAF00FFAF;
defparam \spriteNave|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N36
cyclonev_lcell_comb \spriteNave|LessThan3~2 (
// Equation(s):
// \spriteNave|LessThan3~2_combout  = ( !\spriteNave|LessThan3~1_combout  & ( \spriteNave|LessThan2~1_combout  & ( (!\spriteNave|LessThan3~0_combout ) # ((\vga|Add2~17_sumout  & \spriteNave|sprite_x_reg [5])) ) ) ) # ( !\spriteNave|LessThan3~1_combout  & ( 
// !\spriteNave|LessThan2~1_combout  & ( ((!\spriteNave|LessThan3~0_combout ) # (\spriteNave|sprite_x_reg [5])) # (\vga|Add2~17_sumout ) ) ) )

	.dataa(!\vga|Add2~17_sumout ),
	.datab(gnd),
	.datac(!\spriteNave|sprite_x_reg [5]),
	.datad(!\spriteNave|LessThan3~0_combout ),
	.datae(!\spriteNave|LessThan3~1_combout ),
	.dataf(!\spriteNave|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteNave|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|LessThan3~2 .extended_lut = "off";
defparam \spriteNave|LessThan3~2 .lut_mask = 64'hFF5F0000FF050000;
defparam \spriteNave|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N0
cyclonev_lcell_comb \spriteNave|LessThan2~2 (
// Equation(s):
// \spriteNave|LessThan2~2_combout  = ( \spriteNave|sprite_x_reg [9] & ( (\vga|Add2~1_sumout  & (!\spriteNave|sprite_x_reg [8] $ (\vga|Add2~13_sumout ))) ) ) # ( !\spriteNave|sprite_x_reg [9] & ( (!\vga|Add2~1_sumout  & (!\spriteNave|sprite_x_reg [8] $ 
// (\vga|Add2~13_sumout ))) ) )

	.dataa(!\spriteNave|sprite_x_reg [8]),
	.datab(gnd),
	.datac(!\vga|Add2~1_sumout ),
	.datad(!\vga|Add2~13_sumout ),
	.datae(gnd),
	.dataf(!\spriteNave|sprite_x_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteNave|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|LessThan2~2 .extended_lut = "off";
defparam \spriteNave|LessThan2~2 .lut_mask = 64'hA050A0500A050A05;
defparam \spriteNave|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N39
cyclonev_lcell_comb \red~14 (
// Equation(s):
// \red~14_combout  = ( \spriteNave|sprite_x_reg [9] & ( \spriteNave|sprite_x_reg [8] & ( (!\vga|Add2~13_sumout ) # (!\vga|Add2~1_sumout ) ) ) ) # ( !\spriteNave|sprite_x_reg [9] & ( \spriteNave|sprite_x_reg [8] & ( (!\vga|Add2~13_sumout  & 
// !\vga|Add2~1_sumout ) ) ) ) # ( \spriteNave|sprite_x_reg [9] & ( !\spriteNave|sprite_x_reg [8] & ( !\vga|Add2~1_sumout  ) ) )

	.dataa(!\vga|Add2~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|Add2~1_sumout ),
	.datae(!\spriteNave|sprite_x_reg [9]),
	.dataf(!\spriteNave|sprite_x_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~14 .extended_lut = "off";
defparam \red~14 .lut_mask = 64'h0000FF00AA00FFAA;
defparam \red~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N24
cyclonev_lcell_comb \red~15 (
// Equation(s):
// \red~15_combout  = ( \spriteNave|LessThan2~2_combout  & ( !\red~14_combout  & ( (!\spriteNave|sprite_x_reg [7] & (((!\spriteNave|sprite_x_reg [6]) # (\vga|Add2~9_sumout )) # (\vga|Add2~5_sumout ))) # (\spriteNave|sprite_x_reg [7] & (\vga|Add2~9_sumout  & 
// ((!\spriteNave|sprite_x_reg [6]) # (\vga|Add2~5_sumout )))) ) ) ) # ( !\spriteNave|LessThan2~2_combout  & ( !\red~14_combout  ) )

	.dataa(!\vga|Add2~5_sumout ),
	.datab(!\spriteNave|sprite_x_reg [7]),
	.datac(!\vga|Add2~9_sumout ),
	.datad(!\spriteNave|sprite_x_reg [6]),
	.datae(!\spriteNave|LessThan2~2_combout ),
	.dataf(!\red~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~15 .extended_lut = "off";
defparam \red~15 .lut_mask = 64'hFFFFCF4D00000000;
defparam \red~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N33
cyclonev_lcell_comb \spriteNave|LessThan2~3 (
// Equation(s):
// \spriteNave|LessThan2~3_combout  = ( \spriteNave|sprite_x_reg [6] & ( \spriteNave|LessThan2~2_combout  & ( (\vga|Add2~5_sumout  & (!\spriteNave|sprite_x_reg [7] $ (\vga|Add2~9_sumout ))) ) ) ) # ( !\spriteNave|sprite_x_reg [6] & ( 
// \spriteNave|LessThan2~2_combout  & ( (!\vga|Add2~5_sumout  & (!\spriteNave|sprite_x_reg [7] $ (\vga|Add2~9_sumout ))) ) ) )

	.dataa(!\spriteNave|sprite_x_reg [7]),
	.datab(gnd),
	.datac(!\vga|Add2~9_sumout ),
	.datad(!\vga|Add2~5_sumout ),
	.datae(!\spriteNave|sprite_x_reg [6]),
	.dataf(!\spriteNave|LessThan2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteNave|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|LessThan2~3 .extended_lut = "off";
defparam \spriteNave|LessThan2~3 .lut_mask = 64'h00000000A50000A5;
defparam \spriteNave|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N51
cyclonev_lcell_comb \red~16 (
// Equation(s):
// \red~16_combout  = ( \red~15_combout  & ( \spriteNave|LessThan2~3_combout  & ( (!\vga|Add2~17_sumout  & (!\spriteNave|LessThan2~1_combout  & !\spriteNave|sprite_x_reg [5])) # (\vga|Add2~17_sumout  & ((!\spriteNave|LessThan2~1_combout ) # 
// (!\spriteNave|sprite_x_reg [5]))) ) ) ) # ( \red~15_combout  & ( !\spriteNave|LessThan2~3_combout  ) )

	.dataa(!\vga|Add2~17_sumout ),
	.datab(gnd),
	.datac(!\spriteNave|LessThan2~1_combout ),
	.datad(!\spriteNave|sprite_x_reg [5]),
	.datae(!\red~15_combout ),
	.dataf(!\spriteNave|LessThan2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~16 .extended_lut = "off";
defparam \red~16 .lut_mask = 64'h0000FFFF0000F550;
defparam \red~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N12
cyclonev_lcell_comb \red~17 (
// Equation(s):
// \red~17_combout  = ( \spriteNave|LessThan3~2_combout  & ( \red~16_combout  & ( (\red~0_combout  & (\red~13_combout  & \spriteNave|LessThan3~4_combout )) ) ) ) # ( !\spriteNave|LessThan3~2_combout  & ( \red~16_combout  & ( (\red~0_combout  & 
// (\red~13_combout  & ((\spriteNave|LessThan3~4_combout ) # (\spriteNave|LessThan3~3_combout )))) ) ) )

	.dataa(!\red~0_combout ),
	.datab(!\red~13_combout ),
	.datac(!\spriteNave|LessThan3~3_combout ),
	.datad(!\spriteNave|LessThan3~4_combout ),
	.datae(!\spriteNave|LessThan3~2_combout ),
	.dataf(!\red~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~17 .extended_lut = "off";
defparam \red~17 .lut_mask = 64'h0000000001110011;
defparam \red~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N35
dffeas \spriteObstaculo4|sprite_y_reg[8] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle4|obstacle_y [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo4|sprite_y_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo4|sprite_y_reg[8] .is_wysiwyg = "true";
defparam \spriteObstaculo4|sprite_y_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N2
dffeas \spriteObstaculo4|sprite_y_reg[9] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle4|obstacle_y [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo4|sprite_y_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo4|sprite_y_reg[9] .is_wysiwyg = "true";
defparam \spriteObstaculo4|sprite_y_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N14
dffeas \spriteObstaculo4|sprite_y_reg[5] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle4|obstacle_y [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo4|sprite_y_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo4|sprite_y_reg[5] .is_wysiwyg = "true";
defparam \spriteObstaculo4|sprite_y_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y21_N23
dffeas \spriteObstaculo4|sprite_y_reg[6] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle4|obstacle_y [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo4|sprite_y_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo4|sprite_y_reg[6] .is_wysiwyg = "true";
defparam \spriteObstaculo4|sprite_y_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N44
dffeas \spriteObstaculo4|sprite_y_reg[7] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle4|obstacle_y [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo4|sprite_y_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo4|sprite_y_reg[7] .is_wysiwyg = "true";
defparam \spriteObstaculo4|sprite_y_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N54
cyclonev_lcell_comb \spriteObstaculo4|Add0~0 (
// Equation(s):
// \spriteObstaculo4|Add0~0_combout  = ( \spriteObstaculo4|sprite_y_reg [7] & ( (\spriteObstaculo4|sprite_y_reg [5] & \spriteObstaculo4|sprite_y_reg [6]) ) )

	.dataa(gnd),
	.datab(!\spriteObstaculo4|sprite_y_reg [5]),
	.datac(gnd),
	.datad(!\spriteObstaculo4|sprite_y_reg [6]),
	.datae(gnd),
	.dataf(!\spriteObstaculo4|sprite_y_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|Add0~0 .extended_lut = "off";
defparam \spriteObstaculo4|Add0~0 .lut_mask = 64'h0000000000330033;
defparam \spriteObstaculo4|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N27
cyclonev_lcell_comb \spriteObstaculo4|LessThan1~4 (
// Equation(s):
// \spriteObstaculo4|LessThan1~4_combout  = ( \spriteObstaculo4|Add0~0_combout  & ( (!\vga|Add3~21_sumout  & (((!\vga|Add3~25_sumout ) # (\spriteObstaculo4|sprite_y_reg [9])) # (\spriteObstaculo4|sprite_y_reg [8]))) # (\vga|Add3~21_sumout  & 
// (\spriteObstaculo4|sprite_y_reg [9] & ((!\vga|Add3~25_sumout ) # (\spriteObstaculo4|sprite_y_reg [8])))) ) ) # ( !\spriteObstaculo4|Add0~0_combout  & ( (!\vga|Add3~21_sumout  & (((\spriteObstaculo4|sprite_y_reg [8] & !\vga|Add3~25_sumout )) # 
// (\spriteObstaculo4|sprite_y_reg [9]))) # (\vga|Add3~21_sumout  & (\spriteObstaculo4|sprite_y_reg [8] & (\spriteObstaculo4|sprite_y_reg [9] & !\vga|Add3~25_sumout ))) ) )

	.dataa(!\spriteObstaculo4|sprite_y_reg [8]),
	.datab(!\vga|Add3~21_sumout ),
	.datac(!\spriteObstaculo4|sprite_y_reg [9]),
	.datad(!\vga|Add3~25_sumout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo4|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|LessThan1~4 .extended_lut = "off";
defparam \spriteObstaculo4|LessThan1~4 .lut_mask = 64'h4D0C4D0CCF4DCF4D;
defparam \spriteObstaculo4|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y24_N29
dffeas \spriteObstaculo4|sprite_y_reg[4] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle4|obstacle_y [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo4|sprite_y_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo4|sprite_y_reg[4] .is_wysiwyg = "true";
defparam \spriteObstaculo4|sprite_y_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N38
dffeas \spriteObstaculo4|sprite_y_reg[3] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle4|obstacle_y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo4|sprite_y_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo4|sprite_y_reg[3] .is_wysiwyg = "true";
defparam \spriteObstaculo4|sprite_y_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N56
dffeas \spriteObstaculo4|sprite_y_reg[2] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle4|obstacle_y [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo4|sprite_y_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo4|sprite_y_reg[2] .is_wysiwyg = "true";
defparam \spriteObstaculo4|sprite_y_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N3
cyclonev_lcell_comb \spriteObstaculo4|LessThan1~0 (
// Equation(s):
// \spriteObstaculo4|LessThan1~0_combout  = ( \spriteObstaculo4|sprite_y_reg [3] & ( \spriteObstaculo4|sprite_y_reg [2] & ( (!\vga|Add3~5_sumout  & (((!\vga|Add3~29_sumout ) # (!\vga|Add3~1_sumout )) # (\spriteObstaculo4|sprite_y_reg [4]))) # 
// (\vga|Add3~5_sumout  & (\spriteObstaculo4|sprite_y_reg [4] & ((!\vga|Add3~29_sumout ) # (!\vga|Add3~1_sumout )))) ) ) ) # ( !\spriteObstaculo4|sprite_y_reg [3] & ( \spriteObstaculo4|sprite_y_reg [2] & ( (!\vga|Add3~5_sumout  & (((!\vga|Add3~29_sumout  & 
// !\vga|Add3~1_sumout )) # (\spriteObstaculo4|sprite_y_reg [4]))) # (\vga|Add3~5_sumout  & (\spriteObstaculo4|sprite_y_reg [4] & (!\vga|Add3~29_sumout  & !\vga|Add3~1_sumout ))) ) ) ) # ( \spriteObstaculo4|sprite_y_reg [3] & ( 
// !\spriteObstaculo4|sprite_y_reg [2] & ( (!\vga|Add3~5_sumout  & ((!\vga|Add3~1_sumout ) # (\spriteObstaculo4|sprite_y_reg [4]))) # (\vga|Add3~5_sumout  & (\spriteObstaculo4|sprite_y_reg [4] & !\vga|Add3~1_sumout )) ) ) ) # ( 
// !\spriteObstaculo4|sprite_y_reg [3] & ( !\spriteObstaculo4|sprite_y_reg [2] & ( (!\vga|Add3~5_sumout  & \spriteObstaculo4|sprite_y_reg [4]) ) ) )

	.dataa(!\vga|Add3~5_sumout ),
	.datab(!\spriteObstaculo4|sprite_y_reg [4]),
	.datac(!\vga|Add3~29_sumout ),
	.datad(!\vga|Add3~1_sumout ),
	.datae(!\spriteObstaculo4|sprite_y_reg [3]),
	.dataf(!\spriteObstaculo4|sprite_y_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|LessThan1~0 .extended_lut = "off";
defparam \spriteObstaculo4|LessThan1~0 .lut_mask = 64'h2222BB22B222BBB2;
defparam \spriteObstaculo4|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N24
cyclonev_lcell_comb \spriteObstaculo4|LessThan0~0 (
// Equation(s):
// \spriteObstaculo4|LessThan0~0_combout  = ( \vga|Add3~17_sumout  & ( \vga|Add3~21_sumout  & ( (\spriteObstaculo4|sprite_y_reg [9] & (\spriteObstaculo4|sprite_y_reg [7] & (!\vga|Add3~25_sumout  $ (\spriteObstaculo4|sprite_y_reg [8])))) ) ) ) # ( 
// !\vga|Add3~17_sumout  & ( \vga|Add3~21_sumout  & ( (\spriteObstaculo4|sprite_y_reg [9] & (!\spriteObstaculo4|sprite_y_reg [7] & (!\vga|Add3~25_sumout  $ (\spriteObstaculo4|sprite_y_reg [8])))) ) ) ) # ( \vga|Add3~17_sumout  & ( !\vga|Add3~21_sumout  & ( 
// (!\spriteObstaculo4|sprite_y_reg [9] & (\spriteObstaculo4|sprite_y_reg [7] & (!\vga|Add3~25_sumout  $ (\spriteObstaculo4|sprite_y_reg [8])))) ) ) ) # ( !\vga|Add3~17_sumout  & ( !\vga|Add3~21_sumout  & ( (!\spriteObstaculo4|sprite_y_reg [9] & 
// (!\spriteObstaculo4|sprite_y_reg [7] & (!\vga|Add3~25_sumout  $ (\spriteObstaculo4|sprite_y_reg [8])))) ) ) )

	.dataa(!\spriteObstaculo4|sprite_y_reg [9]),
	.datab(!\vga|Add3~25_sumout ),
	.datac(!\spriteObstaculo4|sprite_y_reg [8]),
	.datad(!\spriteObstaculo4|sprite_y_reg [7]),
	.datae(!\vga|Add3~17_sumout ),
	.dataf(!\vga|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|LessThan0~0 .extended_lut = "off";
defparam \spriteObstaculo4|LessThan0~0 .lut_mask = 64'h8200008241000041;
defparam \spriteObstaculo4|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N48
cyclonev_lcell_comb \red~20 (
// Equation(s):
// \red~20_combout  = ( \vga|Add3~9_sumout  & ( \spriteObstaculo4|LessThan0~0_combout  & ( (!\spriteObstaculo4|sprite_y_reg [6] & (\spriteObstaculo4|LessThan1~0_combout  & (\spriteObstaculo4|sprite_y_reg [5] & !\vga|Add3~13_sumout ))) # 
// (\spriteObstaculo4|sprite_y_reg [6] & ((!\vga|Add3~13_sumout ) # ((\spriteObstaculo4|LessThan1~0_combout  & \spriteObstaculo4|sprite_y_reg [5])))) ) ) ) # ( !\vga|Add3~9_sumout  & ( \spriteObstaculo4|LessThan0~0_combout  & ( 
// (!\spriteObstaculo4|sprite_y_reg [6] & (!\vga|Add3~13_sumout  & ((\spriteObstaculo4|sprite_y_reg [5]) # (\spriteObstaculo4|LessThan1~0_combout )))) # (\spriteObstaculo4|sprite_y_reg [6] & (((!\vga|Add3~13_sumout ) # (\spriteObstaculo4|sprite_y_reg [5])) # 
// (\spriteObstaculo4|LessThan1~0_combout ))) ) ) )

	.dataa(!\spriteObstaculo4|LessThan1~0_combout ),
	.datab(!\spriteObstaculo4|sprite_y_reg [5]),
	.datac(!\spriteObstaculo4|sprite_y_reg [6]),
	.datad(!\vga|Add3~13_sumout ),
	.datae(!\vga|Add3~9_sumout ),
	.dataf(!\spriteObstaculo4|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~20 .extended_lut = "off";
defparam \red~20 .lut_mask = 64'h000000007F071F01;
defparam \red~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y22_N5
dffeas \spriteObstaculo4|sprite_x_reg[5] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle4|obstacle_x [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo4|sprite_x_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo4|sprite_x_reg[5] .is_wysiwyg = "true";
defparam \spriteObstaculo4|sprite_x_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N23
dffeas \spriteObstaculo4|sprite_x_reg[3] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle4|obstacle_x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo4|sprite_x_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo4|sprite_x_reg[3] .is_wysiwyg = "true";
defparam \spriteObstaculo4|sprite_x_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N20
dffeas \spriteObstaculo4|sprite_x_reg[4] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle4|obstacle_x [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo4|sprite_x_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo4|sprite_x_reg[4] .is_wysiwyg = "true";
defparam \spriteObstaculo4|sprite_x_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N48
cyclonev_lcell_comb \spriteObstaculo4|sprite_x_reg[0]~feeder (
// Equation(s):
// \spriteObstaculo4|sprite_x_reg[0]~feeder_combout  = ( \controllerObstacle4|obstacle_x [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controllerObstacle4|obstacle_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|sprite_x_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|sprite_x_reg[0]~feeder .extended_lut = "off";
defparam \spriteObstaculo4|sprite_x_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spriteObstaculo4|sprite_x_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N50
dffeas \spriteObstaculo4|sprite_x_reg[0] (
	.clk(\rtl~0_combout ),
	.d(\spriteObstaculo4|sprite_x_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo4|sprite_x_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo4|sprite_x_reg[0] .is_wysiwyg = "true";
defparam \spriteObstaculo4|sprite_x_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N51
cyclonev_lcell_comb \spriteObstaculo4|sprite_x_reg[2]~feeder (
// Equation(s):
// \spriteObstaculo4|sprite_x_reg[2]~feeder_combout  = ( \controllerObstacle4|obstacle_x [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controllerObstacle4|obstacle_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|sprite_x_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|sprite_x_reg[2]~feeder .extended_lut = "off";
defparam \spriteObstaculo4|sprite_x_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spriteObstaculo4|sprite_x_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y25_N53
dffeas \spriteObstaculo4|sprite_x_reg[2] (
	.clk(\rtl~0_combout ),
	.d(\spriteObstaculo4|sprite_x_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo4|sprite_x_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo4|sprite_x_reg[2] .is_wysiwyg = "true";
defparam \spriteObstaculo4|sprite_x_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N41
dffeas \spriteObstaculo4|sprite_x_reg[1] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle4|obstacle_x [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo4|sprite_x_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo4|sprite_x_reg[1] .is_wysiwyg = "true";
defparam \spriteObstaculo4|sprite_x_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N30
cyclonev_lcell_comb \spriteObstaculo4|LessThan2~0 (
// Equation(s):
// \spriteObstaculo4|LessThan2~0_combout  = ( \spriteObstaculo4|sprite_x_reg [2] & ( \spriteObstaculo4|sprite_x_reg [1] & ( (!\vga|Add2~37_sumout ) # ((!\vga|Add2~33_sumout ) # ((\spriteObstaculo4|sprite_x_reg [0] & !\vga|Add2~29_sumout ))) ) ) ) # ( 
// !\spriteObstaculo4|sprite_x_reg [2] & ( \spriteObstaculo4|sprite_x_reg [1] & ( (!\vga|Add2~33_sumout  & ((!\vga|Add2~37_sumout ) # ((\spriteObstaculo4|sprite_x_reg [0] & !\vga|Add2~29_sumout )))) ) ) ) # ( \spriteObstaculo4|sprite_x_reg [2] & ( 
// !\spriteObstaculo4|sprite_x_reg [1] & ( (!\vga|Add2~33_sumout ) # ((!\vga|Add2~37_sumout  & (\spriteObstaculo4|sprite_x_reg [0] & !\vga|Add2~29_sumout ))) ) ) ) # ( !\spriteObstaculo4|sprite_x_reg [2] & ( !\spriteObstaculo4|sprite_x_reg [1] & ( 
// (!\vga|Add2~37_sumout  & (!\vga|Add2~33_sumout  & (\spriteObstaculo4|sprite_x_reg [0] & !\vga|Add2~29_sumout ))) ) ) )

	.dataa(!\vga|Add2~37_sumout ),
	.datab(!\vga|Add2~33_sumout ),
	.datac(!\spriteObstaculo4|sprite_x_reg [0]),
	.datad(!\vga|Add2~29_sumout ),
	.datae(!\spriteObstaculo4|sprite_x_reg [2]),
	.dataf(!\spriteObstaculo4|sprite_x_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|LessThan2~0 .extended_lut = "off";
defparam \spriteObstaculo4|LessThan2~0 .lut_mask = 64'h0800CECC8C88EFEE;
defparam \spriteObstaculo4|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N57
cyclonev_lcell_comb \spriteObstaculo4|LessThan2~1 (
// Equation(s):
// \spriteObstaculo4|LessThan2~1_combout  = ( \spriteObstaculo4|LessThan2~0_combout  & ( (!\spriteObstaculo4|sprite_x_reg [4] & (!\vga|Add2~21_sumout  & ((!\vga|Add2~25_sumout ) # (\spriteObstaculo4|sprite_x_reg [3])))) # (\spriteObstaculo4|sprite_x_reg [4] 
// & (((!\vga|Add2~25_sumout ) # (!\vga|Add2~21_sumout )) # (\spriteObstaculo4|sprite_x_reg [3]))) ) ) # ( !\spriteObstaculo4|LessThan2~0_combout  & ( (!\spriteObstaculo4|sprite_x_reg [4] & (\spriteObstaculo4|sprite_x_reg [3] & (!\vga|Add2~25_sumout  & 
// !\vga|Add2~21_sumout ))) # (\spriteObstaculo4|sprite_x_reg [4] & ((!\vga|Add2~21_sumout ) # ((\spriteObstaculo4|sprite_x_reg [3] & !\vga|Add2~25_sumout )))) ) )

	.dataa(!\spriteObstaculo4|sprite_x_reg [3]),
	.datab(!\spriteObstaculo4|sprite_x_reg [4]),
	.datac(!\vga|Add2~25_sumout ),
	.datad(!\vga|Add2~21_sumout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo4|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|LessThan2~1 .extended_lut = "off";
defparam \spriteObstaculo4|LessThan2~1 .lut_mask = 64'h73107310F731F731;
defparam \spriteObstaculo4|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y24_N47
dffeas \spriteObstaculo4|sprite_x_reg[7] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle4|obstacle_x [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo4|sprite_x_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo4|sprite_x_reg[7] .is_wysiwyg = "true";
defparam \spriteObstaculo4|sprite_x_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y24_N26
dffeas \spriteObstaculo4|sprite_x_reg[6] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle4|obstacle_x [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo4|sprite_x_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo4|sprite_x_reg[6] .is_wysiwyg = "true";
defparam \spriteObstaculo4|sprite_x_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N14
dffeas \spriteObstaculo4|sprite_x_reg[9] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle4|obstacle_x [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo4|sprite_x_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo4|sprite_x_reg[9] .is_wysiwyg = "true";
defparam \spriteObstaculo4|sprite_x_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N29
dffeas \spriteObstaculo4|sprite_x_reg[8] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle4|obstacle_x [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo4|sprite_x_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo4|sprite_x_reg[8] .is_wysiwyg = "true";
defparam \spriteObstaculo4|sprite_x_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N42
cyclonev_lcell_comb \spriteObstaculo4|LessThan2~4 (
// Equation(s):
// \spriteObstaculo4|LessThan2~4_combout  = ( \vga|Add2~1_sumout  & ( (\spriteObstaculo4|sprite_x_reg [9] & (!\spriteObstaculo4|sprite_x_reg [8] $ (\vga|Add2~13_sumout ))) ) ) # ( !\vga|Add2~1_sumout  & ( (!\spriteObstaculo4|sprite_x_reg [9] & 
// (!\spriteObstaculo4|sprite_x_reg [8] $ (\vga|Add2~13_sumout ))) ) )

	.dataa(gnd),
	.datab(!\spriteObstaculo4|sprite_x_reg [9]),
	.datac(!\spriteObstaculo4|sprite_x_reg [8]),
	.datad(!\vga|Add2~13_sumout ),
	.datae(gnd),
	.dataf(!\vga|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|LessThan2~4 .extended_lut = "off";
defparam \spriteObstaculo4|LessThan2~4 .lut_mask = 64'hC00CC00C30033003;
defparam \spriteObstaculo4|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N12
cyclonev_lcell_comb \spriteObstaculo4|LessThan2~7 (
// Equation(s):
// \spriteObstaculo4|LessThan2~7_combout  = ( \vga|Add2~9_sumout  & ( \spriteObstaculo4|LessThan2~4_combout  & ( (\spriteObstaculo4|sprite_x_reg [7] & (!\vga|Add2~5_sumout  $ (\spriteObstaculo4|sprite_x_reg [6]))) ) ) ) # ( !\vga|Add2~9_sumout  & ( 
// \spriteObstaculo4|LessThan2~4_combout  & ( (!\spriteObstaculo4|sprite_x_reg [7] & (!\vga|Add2~5_sumout  $ (\spriteObstaculo4|sprite_x_reg [6]))) ) ) )

	.dataa(!\spriteObstaculo4|sprite_x_reg [7]),
	.datab(!\vga|Add2~5_sumout ),
	.datac(!\spriteObstaculo4|sprite_x_reg [6]),
	.datad(gnd),
	.datae(!\vga|Add2~9_sumout ),
	.dataf(!\spriteObstaculo4|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|LessThan2~7 .extended_lut = "off";
defparam \spriteObstaculo4|LessThan2~7 .lut_mask = 64'h0000000082824141;
defparam \spriteObstaculo4|LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N51
cyclonev_lcell_comb \red~21 (
// Equation(s):
// \red~21_combout  = ( \vga|Add2~17_sumout  & ( (\spriteObstaculo4|sprite_x_reg [5] & (\spriteObstaculo4|LessThan2~1_combout  & \spriteObstaculo4|LessThan2~7_combout )) ) ) # ( !\vga|Add2~17_sumout  & ( (\spriteObstaculo4|LessThan2~7_combout  & 
// ((\spriteObstaculo4|LessThan2~1_combout ) # (\spriteObstaculo4|sprite_x_reg [5]))) ) )

	.dataa(!\spriteObstaculo4|sprite_x_reg [5]),
	.datab(gnd),
	.datac(!\spriteObstaculo4|LessThan2~1_combout ),
	.datad(!\spriteObstaculo4|LessThan2~7_combout ),
	.datae(gnd),
	.dataf(!\vga|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~21 .extended_lut = "off";
defparam \red~21 .lut_mask = 64'h005F005F00050005;
defparam \red~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N45
cyclonev_lcell_comb \spriteObstaculo4|LessThan2~5 (
// Equation(s):
// \spriteObstaculo4|LessThan2~5_combout  = ( \spriteObstaculo4|LessThan2~4_combout  & ( (\spriteObstaculo4|sprite_x_reg [7] & !\vga|Add2~9_sumout ) ) )

	.dataa(!\spriteObstaculo4|sprite_x_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo4|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|LessThan2~5 .extended_lut = "off";
defparam \spriteObstaculo4|LessThan2~5 .lut_mask = 64'h0000000055005500;
defparam \spriteObstaculo4|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N45
cyclonev_lcell_comb \red~18 (
// Equation(s):
// \red~18_combout  = ( \vga|Add3~17_sumout  & ( \vga|Add3~25_sumout  & ( (\spriteObstaculo4|sprite_y_reg [9] & !\vga|Add3~21_sumout ) ) ) ) # ( !\vga|Add3~17_sumout  & ( \vga|Add3~25_sumout  & ( (!\spriteObstaculo4|sprite_y_reg [9] & 
// (\spriteObstaculo4|sprite_y_reg [8] & (\spriteObstaculo4|sprite_y_reg [7] & !\vga|Add3~21_sumout ))) # (\spriteObstaculo4|sprite_y_reg [9] & ((!\vga|Add3~21_sumout ) # ((\spriteObstaculo4|sprite_y_reg [8] & \spriteObstaculo4|sprite_y_reg [7])))) ) ) ) # ( 
// \vga|Add3~17_sumout  & ( !\vga|Add3~25_sumout  & ( (!\spriteObstaculo4|sprite_y_reg [8] & (\spriteObstaculo4|sprite_y_reg [9] & !\vga|Add3~21_sumout )) # (\spriteObstaculo4|sprite_y_reg [8] & ((!\vga|Add3~21_sumout ) # (\spriteObstaculo4|sprite_y_reg 
// [9]))) ) ) ) # ( !\vga|Add3~17_sumout  & ( !\vga|Add3~25_sumout  & ( (!\spriteObstaculo4|sprite_y_reg [9] & (!\vga|Add3~21_sumout  & ((\spriteObstaculo4|sprite_y_reg [7]) # (\spriteObstaculo4|sprite_y_reg [8])))) # (\spriteObstaculo4|sprite_y_reg [9] & 
// (((!\vga|Add3~21_sumout ) # (\spriteObstaculo4|sprite_y_reg [7])) # (\spriteObstaculo4|sprite_y_reg [8]))) ) ) )

	.dataa(!\spriteObstaculo4|sprite_y_reg [8]),
	.datab(!\spriteObstaculo4|sprite_y_reg [7]),
	.datac(!\spriteObstaculo4|sprite_y_reg [9]),
	.datad(!\vga|Add3~21_sumout ),
	.datae(!\vga|Add3~17_sumout ),
	.dataf(!\vga|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~18 .extended_lut = "off";
defparam \red~18 .lut_mask = 64'h7F075F051F010F00;
defparam \red~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N48
cyclonev_lcell_comb \spriteObstaculo4|LessThan2~3 (
// Equation(s):
// \spriteObstaculo4|LessThan2~3_combout  = ( \spriteObstaculo4|sprite_x_reg [8] & ( (!\vga|Add2~13_sumout  & (!\spriteObstaculo4|sprite_x_reg [9] $ (\vga|Add2~1_sumout ))) ) )

	.dataa(gnd),
	.datab(!\spriteObstaculo4|sprite_x_reg [9]),
	.datac(!\vga|Add2~13_sumout ),
	.datad(!\vga|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo4|sprite_x_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|LessThan2~3 .extended_lut = "off";
defparam \spriteObstaculo4|LessThan2~3 .lut_mask = 64'h00000000C030C030;
defparam \spriteObstaculo4|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N6
cyclonev_lcell_comb \spriteObstaculo4|LessThan2~2 (
// Equation(s):
// \spriteObstaculo4|LessThan2~2_combout  = ( \spriteObstaculo4|sprite_x_reg [9] & ( !\vga|Add2~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo4|sprite_x_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|LessThan2~2 .extended_lut = "off";
defparam \spriteObstaculo4|LessThan2~2 .lut_mask = 64'h00000000FF00FF00;
defparam \spriteObstaculo4|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N21
cyclonev_lcell_comb \spriteObstaculo4|LessThan2~6 (
// Equation(s):
// \spriteObstaculo4|LessThan2~6_combout  = ( \spriteObstaculo4|LessThan2~4_combout  & ( (!\vga|Add2~5_sumout  & (\spriteObstaculo4|sprite_x_reg [6] & (!\spriteObstaculo4|sprite_x_reg [7] $ (\vga|Add2~9_sumout )))) ) )

	.dataa(!\spriteObstaculo4|sprite_x_reg [7]),
	.datab(!\vga|Add2~5_sumout ),
	.datac(!\spriteObstaculo4|sprite_x_reg [6]),
	.datad(!\vga|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo4|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|LessThan2~6 .extended_lut = "off";
defparam \spriteObstaculo4|LessThan2~6 .lut_mask = 64'h0000000008040804;
defparam \spriteObstaculo4|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N30
cyclonev_lcell_comb \red~19 (
// Equation(s):
// \red~19_combout  = ( !\spriteObstaculo4|LessThan2~6_combout  & ( !game_over[0] & ( (!\spriteObstaculo4|LessThan2~5_combout  & (!\red~18_combout  & (!\spriteObstaculo4|LessThan2~3_combout  & !\spriteObstaculo4|LessThan2~2_combout ))) ) ) )

	.dataa(!\spriteObstaculo4|LessThan2~5_combout ),
	.datab(!\red~18_combout ),
	.datac(!\spriteObstaculo4|LessThan2~3_combout ),
	.datad(!\spriteObstaculo4|LessThan2~2_combout ),
	.datae(!\spriteObstaculo4|LessThan2~6_combout ),
	.dataf(!game_over[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~19 .extended_lut = "off";
defparam \red~19 .lut_mask = 64'h8000000000000000;
defparam \red~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N6
cyclonev_lcell_comb \spriteObstaculo4|Add1~0 (
// Equation(s):
// \spriteObstaculo4|Add1~0_combout  = ( \spriteObstaculo4|sprite_x_reg [7] & ( (\spriteObstaculo4|sprite_x_reg [5] & \spriteObstaculo4|sprite_x_reg [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteObstaculo4|sprite_x_reg [5]),
	.datad(!\spriteObstaculo4|sprite_x_reg [6]),
	.datae(gnd),
	.dataf(!\spriteObstaculo4|sprite_x_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|Add1~0 .extended_lut = "off";
defparam \spriteObstaculo4|Add1~0 .lut_mask = 64'h00000000000F000F;
defparam \spriteObstaculo4|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N33
cyclonev_lcell_comb \spriteObstaculo4|LessThan3~0 (
// Equation(s):
// \spriteObstaculo4|LessThan3~0_combout  = ( \spriteObstaculo4|sprite_x_reg [5] & ( (!\spriteObstaculo4|sprite_x_reg [6] & (\vga|Add2~5_sumout  & (!\vga|Add2~9_sumout  $ (\spriteObstaculo4|sprite_x_reg [7])))) # (\spriteObstaculo4|sprite_x_reg [6] & 
// (!\vga|Add2~5_sumout  & (!\vga|Add2~9_sumout  $ (!\spriteObstaculo4|sprite_x_reg [7])))) ) ) # ( !\spriteObstaculo4|sprite_x_reg [5] & ( (!\spriteObstaculo4|sprite_x_reg [6] & (!\vga|Add2~5_sumout  & (!\vga|Add2~9_sumout  $ (\spriteObstaculo4|sprite_x_reg 
// [7])))) # (\spriteObstaculo4|sprite_x_reg [6] & (\vga|Add2~5_sumout  & (!\vga|Add2~9_sumout  $ (\spriteObstaculo4|sprite_x_reg [7])))) ) )

	.dataa(!\spriteObstaculo4|sprite_x_reg [6]),
	.datab(!\vga|Add2~5_sumout ),
	.datac(!\vga|Add2~9_sumout ),
	.datad(!\spriteObstaculo4|sprite_x_reg [7]),
	.datae(gnd),
	.dataf(!\spriteObstaculo4|sprite_x_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|LessThan3~0 .extended_lut = "off";
defparam \spriteObstaculo4|LessThan3~0 .lut_mask = 64'h9009900924422442;
defparam \spriteObstaculo4|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N57
cyclonev_lcell_comb \spriteObstaculo4|LessThan3~1 (
// Equation(s):
// \spriteObstaculo4|LessThan3~1_combout  = ( \spriteObstaculo4|sprite_x_reg [5] & ( (!\vga|Add2~5_sumout  & ((!\spriteObstaculo4|sprite_x_reg [7] & ((!\vga|Add2~9_sumout ))) # (\spriteObstaculo4|sprite_x_reg [7] & (!\spriteObstaculo4|sprite_x_reg [6])))) # 
// (\vga|Add2~5_sumout  & (!\vga|Add2~9_sumout  & (!\spriteObstaculo4|sprite_x_reg [6] $ (!\spriteObstaculo4|sprite_x_reg [7])))) ) ) # ( !\spriteObstaculo4|sprite_x_reg [5] & ( (!\vga|Add2~9_sumout  & (((\spriteObstaculo4|sprite_x_reg [6] & 
// !\vga|Add2~5_sumout )) # (\spriteObstaculo4|sprite_x_reg [7]))) # (\vga|Add2~9_sumout  & (\spriteObstaculo4|sprite_x_reg [6] & (!\vga|Add2~5_sumout  & \spriteObstaculo4|sprite_x_reg [7]))) ) )

	.dataa(!\spriteObstaculo4|sprite_x_reg [6]),
	.datab(!\vga|Add2~9_sumout ),
	.datac(!\vga|Add2~5_sumout ),
	.datad(!\spriteObstaculo4|sprite_x_reg [7]),
	.datae(gnd),
	.dataf(!\spriteObstaculo4|sprite_x_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|LessThan3~1 .extended_lut = "off";
defparam \spriteObstaculo4|LessThan3~1 .lut_mask = 64'h40DC40DCC4A8C4A8;
defparam \spriteObstaculo4|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N9
cyclonev_lcell_comb \spriteObstaculo4|LessThan3~2 (
// Equation(s):
// \spriteObstaculo4|LessThan3~2_combout  = ( !\spriteObstaculo4|LessThan3~1_combout  & ( (!\spriteObstaculo4|LessThan3~0_combout ) # ((!\vga|Add2~17_sumout  & (\spriteObstaculo4|sprite_x_reg [5] & !\spriteObstaculo4|LessThan2~1_combout )) # 
// (\vga|Add2~17_sumout  & ((!\spriteObstaculo4|LessThan2~1_combout ) # (\spriteObstaculo4|sprite_x_reg [5])))) ) )

	.dataa(!\spriteObstaculo4|LessThan3~0_combout ),
	.datab(!\vga|Add2~17_sumout ),
	.datac(!\spriteObstaculo4|sprite_x_reg [5]),
	.datad(!\spriteObstaculo4|LessThan2~1_combout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo4|LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|LessThan3~2 .extended_lut = "off";
defparam \spriteObstaculo4|LessThan3~2 .lut_mask = 64'hBFABBFAB00000000;
defparam \spriteObstaculo4|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N0
cyclonev_lcell_comb \spriteObstaculo4|LessThan3~3 (
// Equation(s):
// \spriteObstaculo4|LessThan3~3_combout  = ( \spriteObstaculo4|Add1~0_combout  & ( \spriteObstaculo4|LessThan3~2_combout  & ( (!\vga|Add2~13_sumout  & ((!\spriteObstaculo4|sprite_x_reg [9] & (!\vga|Add2~1_sumout )) # (\spriteObstaculo4|sprite_x_reg [9] & 
// ((!\spriteObstaculo4|sprite_x_reg [8]))))) # (\vga|Add2~13_sumout  & (!\vga|Add2~1_sumout  & (!\spriteObstaculo4|sprite_x_reg [8] $ (!\spriteObstaculo4|sprite_x_reg [9])))) ) ) ) # ( !\spriteObstaculo4|Add1~0_combout  & ( 
// \spriteObstaculo4|LessThan3~2_combout  & ( (!\vga|Add2~1_sumout  & (((\spriteObstaculo4|sprite_x_reg [8] & !\vga|Add2~13_sumout )) # (\spriteObstaculo4|sprite_x_reg [9]))) # (\vga|Add2~1_sumout  & (\spriteObstaculo4|sprite_x_reg [8] & 
// (!\vga|Add2~13_sumout  & \spriteObstaculo4|sprite_x_reg [9]))) ) ) ) # ( \spriteObstaculo4|Add1~0_combout  & ( !\spriteObstaculo4|LessThan3~2_combout  & ( (!\vga|Add2~13_sumout  & ((!\vga|Add2~1_sumout ) # (!\spriteObstaculo4|sprite_x_reg [8] $ 
// (!\spriteObstaculo4|sprite_x_reg [9])))) # (\vga|Add2~13_sumout  & ((!\spriteObstaculo4|sprite_x_reg [9] & (!\vga|Add2~1_sumout )) # (\spriteObstaculo4|sprite_x_reg [9] & ((!\spriteObstaculo4|sprite_x_reg [8]))))) ) ) ) # ( 
// !\spriteObstaculo4|Add1~0_combout  & ( !\spriteObstaculo4|LessThan3~2_combout  & ( (!\vga|Add2~1_sumout  & (((!\vga|Add2~13_sumout ) # (\spriteObstaculo4|sprite_x_reg [9])) # (\spriteObstaculo4|sprite_x_reg [8]))) # (\vga|Add2~1_sumout  & 
// (\spriteObstaculo4|sprite_x_reg [9] & ((!\vga|Add2~13_sumout ) # (\spriteObstaculo4|sprite_x_reg [8])))) ) ) )

	.dataa(!\vga|Add2~1_sumout ),
	.datab(!\spriteObstaculo4|sprite_x_reg [8]),
	.datac(!\vga|Add2~13_sumout ),
	.datad(!\spriteObstaculo4|sprite_x_reg [9]),
	.datae(!\spriteObstaculo4|Add1~0_combout ),
	.dataf(!\spriteObstaculo4|LessThan3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|LessThan3~3 .extended_lut = "off";
defparam \spriteObstaculo4|LessThan3~3 .lut_mask = 64'hA2FBBAEC20BAA2C8;
defparam \spriteObstaculo4|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N36
cyclonev_lcell_comb \spriteObstaculo4|LessThan1~1 (
// Equation(s):
// \spriteObstaculo4|LessThan1~1_combout  = ( \vga|Add3~9_sumout  & ( (!\spriteObstaculo4|sprite_y_reg [6] & (!\vga|Add3~13_sumout  & ((\spriteObstaculo4|LessThan1~0_combout ) # (\spriteObstaculo4|sprite_y_reg [5])))) # (\spriteObstaculo4|sprite_y_reg [6] & 
// (!\spriteObstaculo4|sprite_y_reg [5] & ((!\vga|Add3~13_sumout ) # (\spriteObstaculo4|LessThan1~0_combout )))) ) ) # ( !\vga|Add3~9_sumout  & ( (!\spriteObstaculo4|sprite_y_reg [6] & ((!\vga|Add3~13_sumout ) # ((\spriteObstaculo4|sprite_y_reg [5] & 
// \spriteObstaculo4|LessThan1~0_combout )))) # (\spriteObstaculo4|sprite_y_reg [6] & ((!\spriteObstaculo4|sprite_y_reg [5]) # ((!\vga|Add3~13_sumout  & \spriteObstaculo4|LessThan1~0_combout )))) ) )

	.dataa(!\spriteObstaculo4|sprite_y_reg [6]),
	.datab(!\spriteObstaculo4|sprite_y_reg [5]),
	.datac(!\vga|Add3~13_sumout ),
	.datad(!\spriteObstaculo4|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\vga|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|LessThan1~1 .extended_lut = "off";
defparam \spriteObstaculo4|LessThan1~1 .lut_mask = 64'hE4F6E4F660E460E4;
defparam \spriteObstaculo4|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N15
cyclonev_lcell_comb \spriteObstaculo4|LessThan1~2 (
// Equation(s):
// \spriteObstaculo4|LessThan1~2_combout  = ( \spriteObstaculo4|Add0~0_combout  & ( (!\spriteObstaculo4|sprite_y_reg [8] & (\vga|Add3~25_sumout  & (!\vga|Add3~21_sumout  $ (\spriteObstaculo4|sprite_y_reg [9])))) # (\spriteObstaculo4|sprite_y_reg [8] & 
// (!\vga|Add3~25_sumout  & (!\vga|Add3~21_sumout  $ (!\spriteObstaculo4|sprite_y_reg [9])))) ) ) # ( !\spriteObstaculo4|Add0~0_combout  & ( (!\spriteObstaculo4|sprite_y_reg [8] & (!\vga|Add3~25_sumout  & (!\vga|Add3~21_sumout  $ 
// (\spriteObstaculo4|sprite_y_reg [9])))) # (\spriteObstaculo4|sprite_y_reg [8] & (\vga|Add3~25_sumout  & (!\vga|Add3~21_sumout  $ (\spriteObstaculo4|sprite_y_reg [9])))) ) )

	.dataa(!\spriteObstaculo4|sprite_y_reg [8]),
	.datab(!\vga|Add3~25_sumout ),
	.datac(!\vga|Add3~21_sumout ),
	.datad(!\spriteObstaculo4|sprite_y_reg [9]),
	.datae(gnd),
	.dataf(!\spriteObstaculo4|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|LessThan1~2 .extended_lut = "off";
defparam \spriteObstaculo4|LessThan1~2 .lut_mask = 64'h9009900924422442;
defparam \spriteObstaculo4|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N42
cyclonev_lcell_comb \spriteObstaculo4|LessThan1~3 (
// Equation(s):
// \spriteObstaculo4|LessThan1~3_combout  = ( \spriteObstaculo4|LessThan1~1_combout  & ( \spriteObstaculo4|LessThan1~2_combout  & ( (!\vga|Add3~17_sumout ) # (!\spriteObstaculo4|sprite_y_reg [7] $ (((!\spriteObstaculo4|sprite_y_reg [6]) # 
// (!\spriteObstaculo4|sprite_y_reg [5])))) ) ) ) # ( !\spriteObstaculo4|LessThan1~1_combout  & ( \spriteObstaculo4|LessThan1~2_combout  & ( (!\vga|Add3~17_sumout  & (!\spriteObstaculo4|sprite_y_reg [7] $ (((!\spriteObstaculo4|sprite_y_reg [6]) # 
// (!\spriteObstaculo4|sprite_y_reg [5]))))) ) ) )

	.dataa(!\spriteObstaculo4|sprite_y_reg [6]),
	.datab(!\spriteObstaculo4|sprite_y_reg [5]),
	.datac(!\vga|Add3~17_sumout ),
	.datad(!\spriteObstaculo4|sprite_y_reg [7]),
	.datae(!\spriteObstaculo4|LessThan1~1_combout ),
	.dataf(!\spriteObstaculo4|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|LessThan1~3 .extended_lut = "off";
defparam \spriteObstaculo4|LessThan1~3 .lut_mask = 64'h0000000010E0F1FE;
defparam \spriteObstaculo4|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y22_N36
cyclonev_lcell_comb \red~22 (
// Equation(s):
// \red~22_combout  = ( \spriteObstaculo4|LessThan3~3_combout  & ( \spriteObstaculo4|LessThan1~3_combout  & ( (!\red~20_combout  & (!\red~21_combout  & \red~19_combout )) ) ) ) # ( \spriteObstaculo4|LessThan3~3_combout  & ( 
// !\spriteObstaculo4|LessThan1~3_combout  & ( (\spriteObstaculo4|LessThan1~4_combout  & (!\red~20_combout  & (!\red~21_combout  & \red~19_combout ))) ) ) )

	.dataa(!\spriteObstaculo4|LessThan1~4_combout ),
	.datab(!\red~20_combout ),
	.datac(!\red~21_combout ),
	.datad(!\red~19_combout ),
	.datae(!\spriteObstaculo4|LessThan3~3_combout ),
	.dataf(!\spriteObstaculo4|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~22 .extended_lut = "off";
defparam \red~22 .lut_mask = 64'h00000040000000C0;
defparam \red~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N30
cyclonev_lcell_comb \spriteNave|Add2~1 (
// Equation(s):
// \spriteNave|Add2~1_sumout  = SUM(( !\spriteNave|sprite_x_reg [0] $ (!\vga|Add2~29_sumout ) ) + ( !VCC ) + ( !VCC ))
// \spriteNave|Add2~2  = CARRY(( !\spriteNave|sprite_x_reg [0] $ (!\vga|Add2~29_sumout ) ) + ( !VCC ) + ( !VCC ))
// \spriteNave|Add2~3  = SHARE((!\spriteNave|sprite_x_reg [0]) # (\vga|Add2~29_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteNave|sprite_x_reg [0]),
	.datad(!\vga|Add2~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteNave|Add2~1_sumout ),
	.cout(\spriteNave|Add2~2 ),
	.shareout(\spriteNave|Add2~3 ));
// synopsys translate_off
defparam \spriteNave|Add2~1 .extended_lut = "off";
defparam \spriteNave|Add2~1 .lut_mask = 64'h0000F0FF00000FF0;
defparam \spriteNave|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N33
cyclonev_lcell_comb \spriteNave|Add2~5 (
// Equation(s):
// \spriteNave|Add2~5_sumout  = SUM(( !\spriteNave|sprite_x_reg [1] $ (\vga|Add2~37_sumout ) ) + ( \spriteNave|Add2~3  ) + ( \spriteNave|Add2~2  ))
// \spriteNave|Add2~6  = CARRY(( !\spriteNave|sprite_x_reg [1] $ (\vga|Add2~37_sumout ) ) + ( \spriteNave|Add2~3  ) + ( \spriteNave|Add2~2  ))
// \spriteNave|Add2~7  = SHARE((!\spriteNave|sprite_x_reg [1] & \vga|Add2~37_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteNave|sprite_x_reg [1]),
	.datad(!\vga|Add2~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteNave|Add2~2 ),
	.sharein(\spriteNave|Add2~3 ),
	.combout(),
	.sumout(\spriteNave|Add2~5_sumout ),
	.cout(\spriteNave|Add2~6 ),
	.shareout(\spriteNave|Add2~7 ));
// synopsys translate_off
defparam \spriteNave|Add2~5 .extended_lut = "off";
defparam \spriteNave|Add2~5 .lut_mask = 64'h000000F00000F00F;
defparam \spriteNave|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N36
cyclonev_lcell_comb \spriteNave|Add2~9 (
// Equation(s):
// \spriteNave|Add2~9_sumout  = SUM(( !\vga|Add2~33_sumout  $ (\spriteNave|sprite_x_reg [2]) ) + ( \spriteNave|Add2~7  ) + ( \spriteNave|Add2~6  ))
// \spriteNave|Add2~10  = CARRY(( !\vga|Add2~33_sumout  $ (\spriteNave|sprite_x_reg [2]) ) + ( \spriteNave|Add2~7  ) + ( \spriteNave|Add2~6  ))
// \spriteNave|Add2~11  = SHARE((\vga|Add2~33_sumout  & !\spriteNave|sprite_x_reg [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add2~33_sumout ),
	.datad(!\spriteNave|sprite_x_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteNave|Add2~6 ),
	.sharein(\spriteNave|Add2~7 ),
	.combout(),
	.sumout(\spriteNave|Add2~9_sumout ),
	.cout(\spriteNave|Add2~10 ),
	.shareout(\spriteNave|Add2~11 ));
// synopsys translate_off
defparam \spriteNave|Add2~9 .extended_lut = "off";
defparam \spriteNave|Add2~9 .lut_mask = 64'h00000F000000F00F;
defparam \spriteNave|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N39
cyclonev_lcell_comb \spriteNave|Add2~13 (
// Equation(s):
// \spriteNave|Add2~13_sumout  = SUM(( !\spriteNave|sprite_x_reg [3] $ (\vga|Add2~25_sumout ) ) + ( \spriteNave|Add2~11  ) + ( \spriteNave|Add2~10  ))
// \spriteNave|Add2~14  = CARRY(( !\spriteNave|sprite_x_reg [3] $ (\vga|Add2~25_sumout ) ) + ( \spriteNave|Add2~11  ) + ( \spriteNave|Add2~10  ))
// \spriteNave|Add2~15  = SHARE((!\spriteNave|sprite_x_reg [3] & \vga|Add2~25_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteNave|sprite_x_reg [3]),
	.datad(!\vga|Add2~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteNave|Add2~10 ),
	.sharein(\spriteNave|Add2~11 ),
	.combout(),
	.sumout(\spriteNave|Add2~13_sumout ),
	.cout(\spriteNave|Add2~14 ),
	.shareout(\spriteNave|Add2~15 ));
// synopsys translate_off
defparam \spriteNave|Add2~13 .extended_lut = "off";
defparam \spriteNave|Add2~13 .lut_mask = 64'h000000F00000F00F;
defparam \spriteNave|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N42
cyclonev_lcell_comb \spriteNave|Add2~17 (
// Equation(s):
// \spriteNave|Add2~17_sumout  = SUM(( !\vga|Add2~21_sumout  $ (\spriteNave|sprite_x_reg [4]) ) + ( \spriteNave|Add2~15  ) + ( \spriteNave|Add2~14  ))

	.dataa(!\vga|Add2~21_sumout ),
	.datab(gnd),
	.datac(!\spriteNave|sprite_x_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteNave|Add2~14 ),
	.sharein(\spriteNave|Add2~15 ),
	.combout(),
	.sumout(\spriteNave|Add2~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|Add2~17 .extended_lut = "off";
defparam \spriteNave|Add2~17 .lut_mask = 64'h000000000000A5A5;
defparam \spriteNave|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N54
cyclonev_lcell_comb \spriteNave|bmap~4 (
// Equation(s):
// \spriteNave|bmap~4_combout  = ( \spriteNave|Add2~13_sumout  & ( \spriteNave|Add2~17_sumout  & ( (!\vga|Add3~37_sumout  & (!\spriteNave|Add2~9_sumout  $ (((!\spriteNave|Add2~1_sumout  & !\spriteNave|Add2~5_sumout ))))) ) ) ) # ( !\spriteNave|Add2~13_sumout 
//  & ( \spriteNave|Add2~17_sumout  & ( (!\spriteNave|Add2~5_sumout  & ((!\spriteNave|Add2~9_sumout ) # ((!\spriteNave|Add2~1_sumout  & !\vga|Add3~37_sumout )))) # (\spriteNave|Add2~5_sumout  & (((!\vga|Add3~37_sumout  & !\spriteNave|Add2~9_sumout )))) ) ) ) 
// # ( \spriteNave|Add2~13_sumout  & ( !\spriteNave|Add2~17_sumout  & ( (!\spriteNave|Add2~5_sumout  & (((!\vga|Add3~37_sumout  & \spriteNave|Add2~9_sumout )))) # (\spriteNave|Add2~5_sumout  & (((\spriteNave|Add2~1_sumout  & !\vga|Add3~37_sumout )) # 
// (\spriteNave|Add2~9_sumout ))) ) ) ) # ( !\spriteNave|Add2~13_sumout  & ( !\spriteNave|Add2~17_sumout  & ( (!\vga|Add3~37_sumout  & (!\spriteNave|Add2~9_sumout  $ (((!\spriteNave|Add2~1_sumout ) # (!\spriteNave|Add2~5_sumout ))))) ) ) )

	.dataa(!\spriteNave|Add2~1_sumout ),
	.datab(!\spriteNave|Add2~5_sumout ),
	.datac(!\vga|Add3~37_sumout ),
	.datad(!\spriteNave|Add2~9_sumout ),
	.datae(!\spriteNave|Add2~13_sumout ),
	.dataf(!\spriteNave|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteNave|bmap~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|bmap~4 .extended_lut = "off";
defparam \spriteNave|bmap~4 .lut_mask = 64'h10E010F3FC807080;
defparam \spriteNave|bmap~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N0
cyclonev_lcell_comb \spriteNave|bmap~3 (
// Equation(s):
// \spriteNave|bmap~3_combout  = ( \spriteNave|Add2~13_sumout  & ( \spriteNave|Add2~17_sumout  & ( !\spriteNave|Add2~9_sumout  $ (((\spriteNave|Add2~5_sumout ) # (\spriteNave|Add2~1_sumout ))) ) ) ) # ( !\spriteNave|Add2~13_sumout  & ( 
// \spriteNave|Add2~17_sumout  & ( (\spriteNave|Add2~5_sumout  & (\spriteNave|Add2~9_sumout  & ((\vga|Add3~37_sumout ) # (\spriteNave|Add2~1_sumout )))) ) ) ) # ( \spriteNave|Add2~13_sumout  & ( !\spriteNave|Add2~17_sumout  & ( (!\spriteNave|Add2~5_sumout  & 
// (!\spriteNave|Add2~9_sumout  & ((!\spriteNave|Add2~1_sumout ) # (\vga|Add3~37_sumout )))) ) ) ) # ( !\spriteNave|Add2~13_sumout  & ( !\spriteNave|Add2~17_sumout  & ( !\spriteNave|Add2~9_sumout  $ (((\spriteNave|Add2~1_sumout  & \spriteNave|Add2~5_sumout 
// ))) ) ) )

	.dataa(!\spriteNave|Add2~1_sumout ),
	.datab(!\spriteNave|Add2~5_sumout ),
	.datac(!\vga|Add3~37_sumout ),
	.datad(!\spriteNave|Add2~9_sumout ),
	.datae(!\spriteNave|Add2~13_sumout ),
	.dataf(!\spriteNave|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteNave|bmap~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|bmap~3 .extended_lut = "off";
defparam \spriteNave|bmap~3 .lut_mask = 64'hEE118C0000138877;
defparam \spriteNave|bmap~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N51
cyclonev_lcell_comb \spriteNave|bmap~5 (
// Equation(s):
// \spriteNave|bmap~5_combout  = ( \spriteNave|Add2~17_sumout  & ( (!\spriteNave|Add2~1_sumout  & (\spriteNave|Add2~13_sumout  & (!\spriteNave|Add2~5_sumout  $ (\spriteNave|Add2~9_sumout )))) # (\spriteNave|Add2~1_sumout  & (((\spriteNave|Add2~5_sumout  & 
// \spriteNave|Add2~9_sumout )))) ) ) # ( !\spriteNave|Add2~17_sumout  & ( (!\spriteNave|Add2~1_sumout  & (((!\spriteNave|Add2~5_sumout  & !\spriteNave|Add2~9_sumout )))) # (\spriteNave|Add2~1_sumout  & (!\spriteNave|Add2~13_sumout  & 
// (!\spriteNave|Add2~5_sumout  $ (\spriteNave|Add2~9_sumout )))) ) )

	.dataa(!\spriteNave|Add2~13_sumout ),
	.datab(!\spriteNave|Add2~1_sumout ),
	.datac(!\spriteNave|Add2~5_sumout ),
	.datad(!\spriteNave|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\spriteNave|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteNave|bmap~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|bmap~5 .extended_lut = "off";
defparam \spriteNave|bmap~5 .lut_mask = 64'hE002E00240074007;
defparam \spriteNave|bmap~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N18
cyclonev_lcell_comb \spriteNave|bmap~6 (
// Equation(s):
// \spriteNave|bmap~6_combout  = ( \spriteNave|bmap~3_combout  & ( \spriteNave|bmap~5_combout  & ( (!\vga|Add3~29_sumout  & ((!\vga|Add3~33_sumout ) # ((!\spriteNave|bmap~4_combout )))) # (\vga|Add3~29_sumout  & (\vga|Add3~33_sumout  & ((\vga|Add3~37_sumout 
// )))) ) ) ) # ( !\spriteNave|bmap~3_combout  & ( \spriteNave|bmap~5_combout  & ( (\vga|Add3~33_sumout  & ((!\vga|Add3~29_sumout  & (!\spriteNave|bmap~4_combout )) # (\vga|Add3~29_sumout  & ((\vga|Add3~37_sumout ))))) ) ) ) # ( \spriteNave|bmap~3_combout  & 
// ( !\spriteNave|bmap~5_combout  & ( (!\vga|Add3~29_sumout  & ((!\vga|Add3~33_sumout ) # (!\spriteNave|bmap~4_combout ))) ) ) ) # ( !\spriteNave|bmap~3_combout  & ( !\spriteNave|bmap~5_combout  & ( (!\vga|Add3~29_sumout  & (\vga|Add3~33_sumout  & 
// !\spriteNave|bmap~4_combout )) ) ) )

	.dataa(!\vga|Add3~29_sumout ),
	.datab(!\vga|Add3~33_sumout ),
	.datac(!\spriteNave|bmap~4_combout ),
	.datad(!\vga|Add3~37_sumout ),
	.datae(!\spriteNave|bmap~3_combout ),
	.dataf(!\spriteNave|bmap~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteNave|bmap~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|bmap~6 .extended_lut = "off";
defparam \spriteNave|bmap~6 .lut_mask = 64'h2020A8A82031A8B9;
defparam \spriteNave|bmap~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y25_N27
cyclonev_lcell_comb \spriteNave|Add3~0 (
// Equation(s):
// \spriteNave|Add3~0_combout  = ( \vga|Add3~1_sumout  & ( !\vga|Add3~29_sumout  ) ) # ( !\vga|Add3~1_sumout  & ( \vga|Add3~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add3~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteNave|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|Add3~0 .extended_lut = "off";
defparam \spriteNave|Add3~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \spriteNave|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N54
cyclonev_lcell_comb \spriteNave|bmap~7 (
// Equation(s):
// \spriteNave|bmap~7_combout  = ( \vga|Add3~37_sumout  & ( \spriteNave|Add2~9_sumout  & ( (!\vga|Add3~33_sumout  & (((!\spriteNave|Add2~13_sumout  & !\spriteNave|Add2~5_sumout )))) # (\vga|Add3~33_sumout  & ((!\spriteNave|Add2~5_sumout ) # 
// ((!\spriteNave|Add2~1_sumout  & !\spriteNave|Add2~13_sumout )))) ) ) ) # ( !\vga|Add3~37_sumout  & ( \spriteNave|Add2~9_sumout  & ( (!\spriteNave|Add2~13_sumout  & (!\spriteNave|Add2~5_sumout  & ((!\spriteNave|Add2~1_sumout ) # (\vga|Add3~33_sumout )))) ) 
// ) ) # ( \vga|Add3~37_sumout  & ( !\spriteNave|Add2~9_sumout  & ( (!\spriteNave|Add2~13_sumout ) # ((\vga|Add3~33_sumout  & ((\spriteNave|Add2~5_sumout ) # (\spriteNave|Add2~1_sumout )))) ) ) ) # ( !\vga|Add3~37_sumout  & ( !\spriteNave|Add2~9_sumout  & ( 
// !\spriteNave|Add2~13_sumout  ) ) )

	.dataa(!\vga|Add3~33_sumout ),
	.datab(!\spriteNave|Add2~1_sumout ),
	.datac(!\spriteNave|Add2~13_sumout ),
	.datad(!\spriteNave|Add2~5_sumout ),
	.datae(!\vga|Add3~37_sumout ),
	.dataf(!\spriteNave|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteNave|bmap~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|bmap~7 .extended_lut = "off";
defparam \spriteNave|bmap~7 .lut_mask = 64'hF0F0F1F5D000F540;
defparam \spriteNave|bmap~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N36
cyclonev_lcell_comb \spriteNave|bmap~8 (
// Equation(s):
// \spriteNave|bmap~8_combout  = ( \spriteNave|Add2~9_sumout  & ( \spriteNave|Add2~13_sumout  ) ) # ( !\spriteNave|Add2~9_sumout  & ( \spriteNave|Add2~13_sumout  & ( (!\vga|Add3~33_sumout  & (\spriteNave|Add2~5_sumout  & ((\vga|Add3~37_sumout ) # 
// (\spriteNave|Add2~1_sumout )))) # (\vga|Add3~33_sumout  & (((\spriteNave|Add2~1_sumout  & \vga|Add3~37_sumout )) # (\spriteNave|Add2~5_sumout ))) ) ) ) # ( \spriteNave|Add2~9_sumout  & ( !\spriteNave|Add2~13_sumout  & ( (\vga|Add3~33_sumout  & 
// (\vga|Add3~37_sumout  & ((!\spriteNave|Add2~1_sumout ) # (!\spriteNave|Add2~5_sumout )))) ) ) ) # ( !\spriteNave|Add2~9_sumout  & ( !\spriteNave|Add2~13_sumout  & ( (\vga|Add3~33_sumout  & (\vga|Add3~37_sumout  & \spriteNave|Add2~5_sumout )) ) ) )

	.dataa(!\vga|Add3~33_sumout ),
	.datab(!\spriteNave|Add2~1_sumout ),
	.datac(!\vga|Add3~37_sumout ),
	.datad(!\spriteNave|Add2~5_sumout ),
	.datae(!\spriteNave|Add2~9_sumout ),
	.dataf(!\spriteNave|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteNave|bmap~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|bmap~8 .extended_lut = "off";
defparam \spriteNave|bmap~8 .lut_mask = 64'h00050504017FFFFF;
defparam \spriteNave|bmap~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N0
cyclonev_lcell_comb \spriteNave|bmap~0 (
// Equation(s):
// \spriteNave|bmap~0_combout  = ( \spriteNave|Add2~9_sumout  & ( \spriteNave|Add2~13_sumout  & ( ((!\spriteNave|Add2~1_sumout  & (\vga|Add3~37_sumout  & \spriteNave|Add2~5_sumout )) # (\spriteNave|Add2~1_sumout  & ((\spriteNave|Add2~5_sumout ) # 
// (\vga|Add3~37_sumout )))) # (\vga|Add3~33_sumout ) ) ) ) # ( !\spriteNave|Add2~9_sumout  & ( \spriteNave|Add2~13_sumout  & ( (\vga|Add3~33_sumout  & (\spriteNave|Add2~1_sumout  & (\vga|Add3~37_sumout  & \spriteNave|Add2~5_sumout ))) ) ) )

	.dataa(!\vga|Add3~33_sumout ),
	.datab(!\spriteNave|Add2~1_sumout ),
	.datac(!\vga|Add3~37_sumout ),
	.datad(!\spriteNave|Add2~5_sumout ),
	.datae(!\spriteNave|Add2~9_sumout ),
	.dataf(!\spriteNave|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteNave|bmap~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|bmap~0 .extended_lut = "off";
defparam \spriteNave|bmap~0 .lut_mask = 64'h000000000001577F;
defparam \spriteNave|bmap~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N51
cyclonev_lcell_comb \spriteNave|bmap~1 (
// Equation(s):
// \spriteNave|bmap~1_combout  = ( \spriteNave|Add2~9_sumout  & ( !\spriteNave|Add2~13_sumout  & ( (\vga|Add3~33_sumout  & (!\spriteNave|Add2~5_sumout  & (!\spriteNave|Add2~1_sumout  & \vga|Add3~37_sumout ))) ) ) ) # ( !\spriteNave|Add2~9_sumout  & ( 
// !\spriteNave|Add2~13_sumout  & ( ((!\spriteNave|Add2~5_sumout  & ((!\spriteNave|Add2~1_sumout ) # (\vga|Add3~37_sumout ))) # (\spriteNave|Add2~5_sumout  & (!\spriteNave|Add2~1_sumout  & \vga|Add3~37_sumout ))) # (\vga|Add3~33_sumout ) ) ) )

	.dataa(!\vga|Add3~33_sumout ),
	.datab(!\spriteNave|Add2~5_sumout ),
	.datac(!\spriteNave|Add2~1_sumout ),
	.datad(!\vga|Add3~37_sumout ),
	.datae(!\spriteNave|Add2~9_sumout ),
	.dataf(!\spriteNave|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteNave|bmap~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|bmap~1 .extended_lut = "off";
defparam \spriteNave|bmap~1 .lut_mask = 64'hD5FD004000000000;
defparam \spriteNave|bmap~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N42
cyclonev_lcell_comb \spriteNave|bmap~2 (
// Equation(s):
// \spriteNave|bmap~2_combout  = ( \spriteNave|bmap~0_combout  & ( \spriteNave|bmap~1_combout  & ( ((!\spriteNave|Add2~17_sumout  & ((\spriteNave|bmap~8_combout ))) # (\spriteNave|Add2~17_sumout  & (\spriteNave|bmap~7_combout ))) # (\vga|Add3~29_sumout ) ) ) 
// ) # ( !\spriteNave|bmap~0_combout  & ( \spriteNave|bmap~1_combout  & ( (!\vga|Add3~29_sumout  & ((!\spriteNave|Add2~17_sumout  & ((\spriteNave|bmap~8_combout ))) # (\spriteNave|Add2~17_sumout  & (\spriteNave|bmap~7_combout )))) # (\vga|Add3~29_sumout  & 
// (((\spriteNave|Add2~17_sumout )))) ) ) ) # ( \spriteNave|bmap~0_combout  & ( !\spriteNave|bmap~1_combout  & ( (!\vga|Add3~29_sumout  & ((!\spriteNave|Add2~17_sumout  & ((\spriteNave|bmap~8_combout ))) # (\spriteNave|Add2~17_sumout  & 
// (\spriteNave|bmap~7_combout )))) # (\vga|Add3~29_sumout  & (((!\spriteNave|Add2~17_sumout )))) ) ) ) # ( !\spriteNave|bmap~0_combout  & ( !\spriteNave|bmap~1_combout  & ( (!\vga|Add3~29_sumout  & ((!\spriteNave|Add2~17_sumout  & 
// ((\spriteNave|bmap~8_combout ))) # (\spriteNave|Add2~17_sumout  & (\spriteNave|bmap~7_combout )))) ) ) )

	.dataa(!\spriteNave|bmap~7_combout ),
	.datab(!\vga|Add3~29_sumout ),
	.datac(!\spriteNave|bmap~8_combout ),
	.datad(!\spriteNave|Add2~17_sumout ),
	.datae(!\spriteNave|bmap~0_combout ),
	.dataf(!\spriteNave|bmap~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteNave|bmap~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteNave|bmap~2 .extended_lut = "off";
defparam \spriteNave|bmap~2 .lut_mask = 64'h0C443F440C773F77;
defparam \spriteNave|bmap~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N0
cyclonev_lcell_comb \spriteObstaculo4|Add2~1 (
// Equation(s):
// \spriteObstaculo4|Add2~1_sumout  = SUM(( !\vga|Add2~29_sumout  $ (!\spriteObstaculo4|sprite_x_reg [0]) ) + ( !VCC ) + ( !VCC ))
// \spriteObstaculo4|Add2~2  = CARRY(( !\vga|Add2~29_sumout  $ (!\spriteObstaculo4|sprite_x_reg [0]) ) + ( !VCC ) + ( !VCC ))
// \spriteObstaculo4|Add2~3  = SHARE((!\spriteObstaculo4|sprite_x_reg [0]) # (\vga|Add2~29_sumout ))

	.dataa(!\vga|Add2~29_sumout ),
	.datab(gnd),
	.datac(!\spriteObstaculo4|sprite_x_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteObstaculo4|Add2~1_sumout ),
	.cout(\spriteObstaculo4|Add2~2 ),
	.shareout(\spriteObstaculo4|Add2~3 ));
// synopsys translate_off
defparam \spriteObstaculo4|Add2~1 .extended_lut = "off";
defparam \spriteObstaculo4|Add2~1 .lut_mask = 64'h0000F5F500005A5A;
defparam \spriteObstaculo4|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N3
cyclonev_lcell_comb \spriteObstaculo4|Add2~9 (
// Equation(s):
// \spriteObstaculo4|Add2~9_sumout  = SUM(( !\spriteObstaculo4|sprite_x_reg [1] $ (\vga|Add2~37_sumout ) ) + ( \spriteObstaculo4|Add2~3  ) + ( \spriteObstaculo4|Add2~2  ))
// \spriteObstaculo4|Add2~10  = CARRY(( !\spriteObstaculo4|sprite_x_reg [1] $ (\vga|Add2~37_sumout ) ) + ( \spriteObstaculo4|Add2~3  ) + ( \spriteObstaculo4|Add2~2  ))
// \spriteObstaculo4|Add2~11  = SHARE((!\spriteObstaculo4|sprite_x_reg [1] & \vga|Add2~37_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteObstaculo4|sprite_x_reg [1]),
	.datad(!\vga|Add2~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo4|Add2~2 ),
	.sharein(\spriteObstaculo4|Add2~3 ),
	.combout(),
	.sumout(\spriteObstaculo4|Add2~9_sumout ),
	.cout(\spriteObstaculo4|Add2~10 ),
	.shareout(\spriteObstaculo4|Add2~11 ));
// synopsys translate_off
defparam \spriteObstaculo4|Add2~9 .extended_lut = "off";
defparam \spriteObstaculo4|Add2~9 .lut_mask = 64'h000000F00000F00F;
defparam \spriteObstaculo4|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N6
cyclonev_lcell_comb \spriteObstaculo4|Add2~13 (
// Equation(s):
// \spriteObstaculo4|Add2~13_sumout  = SUM(( !\vga|Add2~33_sumout  $ (\spriteObstaculo4|sprite_x_reg [2]) ) + ( \spriteObstaculo4|Add2~11  ) + ( \spriteObstaculo4|Add2~10  ))
// \spriteObstaculo4|Add2~14  = CARRY(( !\vga|Add2~33_sumout  $ (\spriteObstaculo4|sprite_x_reg [2]) ) + ( \spriteObstaculo4|Add2~11  ) + ( \spriteObstaculo4|Add2~10  ))
// \spriteObstaculo4|Add2~15  = SHARE((\vga|Add2~33_sumout  & !\spriteObstaculo4|sprite_x_reg [2]))

	.dataa(!\vga|Add2~33_sumout ),
	.datab(gnd),
	.datac(!\spriteObstaculo4|sprite_x_reg [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo4|Add2~10 ),
	.sharein(\spriteObstaculo4|Add2~11 ),
	.combout(),
	.sumout(\spriteObstaculo4|Add2~13_sumout ),
	.cout(\spriteObstaculo4|Add2~14 ),
	.shareout(\spriteObstaculo4|Add2~15 ));
// synopsys translate_off
defparam \spriteObstaculo4|Add2~13 .extended_lut = "off";
defparam \spriteObstaculo4|Add2~13 .lut_mask = 64'h000050500000A5A5;
defparam \spriteObstaculo4|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N9
cyclonev_lcell_comb \spriteObstaculo4|Add2~17 (
// Equation(s):
// \spriteObstaculo4|Add2~17_sumout  = SUM(( !\vga|Add2~25_sumout  $ (\spriteObstaculo4|sprite_x_reg [3]) ) + ( \spriteObstaculo4|Add2~15  ) + ( \spriteObstaculo4|Add2~14  ))
// \spriteObstaculo4|Add2~18  = CARRY(( !\vga|Add2~25_sumout  $ (\spriteObstaculo4|sprite_x_reg [3]) ) + ( \spriteObstaculo4|Add2~15  ) + ( \spriteObstaculo4|Add2~14  ))
// \spriteObstaculo4|Add2~19  = SHARE((\vga|Add2~25_sumout  & !\spriteObstaculo4|sprite_x_reg [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add2~25_sumout ),
	.datad(!\spriteObstaculo4|sprite_x_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo4|Add2~14 ),
	.sharein(\spriteObstaculo4|Add2~15 ),
	.combout(),
	.sumout(\spriteObstaculo4|Add2~17_sumout ),
	.cout(\spriteObstaculo4|Add2~18 ),
	.shareout(\spriteObstaculo4|Add2~19 ));
// synopsys translate_off
defparam \spriteObstaculo4|Add2~17 .extended_lut = "off";
defparam \spriteObstaculo4|Add2~17 .lut_mask = 64'h00000F000000F00F;
defparam \spriteObstaculo4|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N0
cyclonev_lcell_comb \spriteObstaculo4|Add3~9 (
// Equation(s):
// \spriteObstaculo4|Add3~9_sumout  = SUM(( \vga|Add3~37_sumout  ) + ( !VCC ) + ( !VCC ))
// \spriteObstaculo4|Add3~10  = CARRY(( \vga|Add3~37_sumout  ) + ( !VCC ) + ( !VCC ))
// \spriteObstaculo4|Add3~11  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|Add3~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteObstaculo4|Add3~9_sumout ),
	.cout(\spriteObstaculo4|Add3~10 ),
	.shareout(\spriteObstaculo4|Add3~11 ));
// synopsys translate_off
defparam \spriteObstaculo4|Add3~9 .extended_lut = "off";
defparam \spriteObstaculo4|Add3~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \spriteObstaculo4|Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N3
cyclonev_lcell_comb \spriteObstaculo4|Add3~13 (
// Equation(s):
// \spriteObstaculo4|Add3~13_sumout  = SUM(( !\vga|Add3~33_sumout  ) + ( \spriteObstaculo4|Add3~11  ) + ( \spriteObstaculo4|Add3~10  ))
// \spriteObstaculo4|Add3~14  = CARRY(( !\vga|Add3~33_sumout  ) + ( \spriteObstaculo4|Add3~11  ) + ( \spriteObstaculo4|Add3~10  ))
// \spriteObstaculo4|Add3~15  = SHARE(\vga|Add3~33_sumout )

	.dataa(!\vga|Add3~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo4|Add3~10 ),
	.sharein(\spriteObstaculo4|Add3~11 ),
	.combout(),
	.sumout(\spriteObstaculo4|Add3~13_sumout ),
	.cout(\spriteObstaculo4|Add3~14 ),
	.shareout(\spriteObstaculo4|Add3~15 ));
// synopsys translate_off
defparam \spriteObstaculo4|Add3~13 .extended_lut = "off";
defparam \spriteObstaculo4|Add3~13 .lut_mask = 64'h000055550000AAAA;
defparam \spriteObstaculo4|Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N6
cyclonev_lcell_comb \spriteObstaculo4|Add3~5 (
// Equation(s):
// \spriteObstaculo4|Add3~5_sumout  = SUM(( !\vga|Add3~29_sumout  $ (\spriteObstaculo4|sprite_y_reg [2]) ) + ( \spriteObstaculo4|Add3~15  ) + ( \spriteObstaculo4|Add3~14  ))
// \spriteObstaculo4|Add3~6  = CARRY(( !\vga|Add3~29_sumout  $ (\spriteObstaculo4|sprite_y_reg [2]) ) + ( \spriteObstaculo4|Add3~15  ) + ( \spriteObstaculo4|Add3~14  ))
// \spriteObstaculo4|Add3~7  = SHARE((\vga|Add3~29_sumout  & !\spriteObstaculo4|sprite_y_reg [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add3~29_sumout ),
	.datad(!\spriteObstaculo4|sprite_y_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo4|Add3~14 ),
	.sharein(\spriteObstaculo4|Add3~15 ),
	.combout(),
	.sumout(\spriteObstaculo4|Add3~5_sumout ),
	.cout(\spriteObstaculo4|Add3~6 ),
	.shareout(\spriteObstaculo4|Add3~7 ));
// synopsys translate_off
defparam \spriteObstaculo4|Add3~5 .extended_lut = "off";
defparam \spriteObstaculo4|Add3~5 .lut_mask = 64'h00000F000000F00F;
defparam \spriteObstaculo4|Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N9
cyclonev_lcell_comb \spriteObstaculo4|Add3~17 (
// Equation(s):
// \spriteObstaculo4|Add3~17_sumout  = SUM(( !\spriteObstaculo4|sprite_y_reg [3] $ (\vga|Add3~1_sumout ) ) + ( \spriteObstaculo4|Add3~7  ) + ( \spriteObstaculo4|Add3~6  ))
// \spriteObstaculo4|Add3~18  = CARRY(( !\spriteObstaculo4|sprite_y_reg [3] $ (\vga|Add3~1_sumout ) ) + ( \spriteObstaculo4|Add3~7  ) + ( \spriteObstaculo4|Add3~6  ))
// \spriteObstaculo4|Add3~19  = SHARE((!\spriteObstaculo4|sprite_y_reg [3] & \vga|Add3~1_sumout ))

	.dataa(!\spriteObstaculo4|sprite_y_reg [3]),
	.datab(gnd),
	.datac(!\vga|Add3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo4|Add3~6 ),
	.sharein(\spriteObstaculo4|Add3~7 ),
	.combout(),
	.sumout(\spriteObstaculo4|Add3~17_sumout ),
	.cout(\spriteObstaculo4|Add3~18 ),
	.shareout(\spriteObstaculo4|Add3~19 ));
// synopsys translate_off
defparam \spriteObstaculo4|Add3~17 .extended_lut = "off";
defparam \spriteObstaculo4|Add3~17 .lut_mask = 64'h00000A0A0000A5A5;
defparam \spriteObstaculo4|Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N12
cyclonev_lcell_comb \spriteObstaculo4|Add3~1 (
// Equation(s):
// \spriteObstaculo4|Add3~1_sumout  = SUM(( !\vga|Add3~5_sumout  $ (\spriteObstaculo4|sprite_y_reg [4]) ) + ( \spriteObstaculo4|Add3~19  ) + ( \spriteObstaculo4|Add3~18  ))

	.dataa(!\vga|Add3~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spriteObstaculo4|sprite_y_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo4|Add3~18 ),
	.sharein(\spriteObstaculo4|Add3~19 ),
	.combout(),
	.sumout(\spriteObstaculo4|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|Add3~1 .extended_lut = "off";
defparam \spriteObstaculo4|Add3~1 .lut_mask = 64'h000000000000AA55;
defparam \spriteObstaculo4|Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N12
cyclonev_lcell_comb \spriteObstaculo4|Add2~5 (
// Equation(s):
// \spriteObstaculo4|Add2~5_sumout  = SUM(( !\spriteObstaculo4|sprite_x_reg [4] $ (\vga|Add2~21_sumout ) ) + ( \spriteObstaculo4|Add2~19  ) + ( \spriteObstaculo4|Add2~18  ))

	.dataa(!\spriteObstaculo4|sprite_x_reg [4]),
	.datab(gnd),
	.datac(!\vga|Add2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo4|Add2~18 ),
	.sharein(\spriteObstaculo4|Add2~19 ),
	.combout(),
	.sumout(\spriteObstaculo4|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|Add2~5 .extended_lut = "off";
defparam \spriteObstaculo4|Add2~5 .lut_mask = 64'h000000000000A5A5;
defparam \spriteObstaculo4|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N36
cyclonev_lcell_comb \spriteObstaculo4|bmap~6 (
// Equation(s):
// \spriteObstaculo4|bmap~6_combout  = ( \spriteObstaculo4|Add3~17_sumout  & ( \spriteObstaculo4|Add2~9_sumout  & ( (!\spriteObstaculo4|Add3~5_sumout  & ((!\spriteObstaculo4|Add3~9_sumout ) # ((!\spriteObstaculo4|Add3~13_sumout ) # 
// (!\spriteObstaculo4|Add2~1_sumout )))) ) ) ) # ( !\spriteObstaculo4|Add3~17_sumout  & ( \spriteObstaculo4|Add2~9_sumout  & ( (\spriteObstaculo4|Add3~5_sumout  & (((!\spriteObstaculo4|Add2~1_sumout ) # (\spriteObstaculo4|Add3~13_sumout )) # 
// (\spriteObstaculo4|Add3~9_sumout ))) ) ) ) # ( \spriteObstaculo4|Add3~17_sumout  & ( !\spriteObstaculo4|Add2~9_sumout  & ( !\spriteObstaculo4|Add3~5_sumout  ) ) ) # ( !\spriteObstaculo4|Add3~17_sumout  & ( !\spriteObstaculo4|Add2~9_sumout  & ( 
// \spriteObstaculo4|Add3~5_sumout  ) ) )

	.dataa(!\spriteObstaculo4|Add3~9_sumout ),
	.datab(!\spriteObstaculo4|Add3~13_sumout ),
	.datac(!\spriteObstaculo4|Add3~5_sumout ),
	.datad(!\spriteObstaculo4|Add2~1_sumout ),
	.datae(!\spriteObstaculo4|Add3~17_sumout ),
	.dataf(!\spriteObstaculo4|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~6 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~6 .lut_mask = 64'h0F0FF0F00F07F0E0;
defparam \spriteObstaculo4|bmap~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N42
cyclonev_lcell_comb \spriteObstaculo4|bmap~5 (
// Equation(s):
// \spriteObstaculo4|bmap~5_combout  = ( \spriteObstaculo4|Add2~9_sumout  & ( \spriteObstaculo4|Add3~17_sumout  & ( (\spriteObstaculo4|Add2~1_sumout  & (!\spriteObstaculo4|Add3~13_sumout  & \spriteObstaculo4|Add3~5_sumout )) ) ) ) # ( 
// \spriteObstaculo4|Add2~9_sumout  & ( !\spriteObstaculo4|Add3~17_sumout  & ( (!\spriteObstaculo4|Add3~13_sumout  & (((\spriteObstaculo4|Add3~5_sumout )))) # (\spriteObstaculo4|Add3~13_sumout  & ((!\spriteObstaculo4|Add3~5_sumout  $ 
// (!\spriteObstaculo4|Add3~9_sumout )) # (\spriteObstaculo4|Add2~1_sumout ))) ) ) )

	.dataa(!\spriteObstaculo4|Add2~1_sumout ),
	.datab(!\spriteObstaculo4|Add3~13_sumout ),
	.datac(!\spriteObstaculo4|Add3~5_sumout ),
	.datad(!\spriteObstaculo4|Add3~9_sumout ),
	.datae(!\spriteObstaculo4|Add2~9_sumout ),
	.dataf(!\spriteObstaculo4|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~5 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~5 .lut_mask = 64'h00001F3D00000404;
defparam \spriteObstaculo4|bmap~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N0
cyclonev_lcell_comb \spriteObstaculo4|bmap~4 (
// Equation(s):
// \spriteObstaculo4|bmap~4_combout  = ( \spriteObstaculo4|Add3~17_sumout  & ( \spriteObstaculo4|Add2~9_sumout  & ( (!\spriteObstaculo4|Add3~9_sumout  & (!\spriteObstaculo4|Add3~5_sumout  & (!\spriteObstaculo4|Add3~13_sumout ))) # 
// (\spriteObstaculo4|Add3~9_sumout  & (!\spriteObstaculo4|Add2~1_sumout  & (!\spriteObstaculo4|Add3~5_sumout  $ (\spriteObstaculo4|Add3~13_sumout )))) ) ) ) # ( !\spriteObstaculo4|Add3~17_sumout  & ( \spriteObstaculo4|Add2~9_sumout  & ( 
// (\spriteObstaculo4|Add3~5_sumout  & (((!\spriteObstaculo4|Add2~1_sumout ) # (\spriteObstaculo4|Add3~9_sumout )) # (\spriteObstaculo4|Add3~13_sumout ))) ) ) ) # ( \spriteObstaculo4|Add3~17_sumout  & ( !\spriteObstaculo4|Add2~9_sumout  & ( 
// (!\spriteObstaculo4|Add3~5_sumout  & ((!\spriteObstaculo4|Add3~13_sumout ) # ((!\spriteObstaculo4|Add3~9_sumout )))) # (\spriteObstaculo4|Add3~5_sumout  & (\spriteObstaculo4|Add3~13_sumout  & (\spriteObstaculo4|Add3~9_sumout  & 
// \spriteObstaculo4|Add2~1_sumout ))) ) ) ) # ( !\spriteObstaculo4|Add3~17_sumout  & ( !\spriteObstaculo4|Add2~9_sumout  & ( ((\spriteObstaculo4|Add3~13_sumout  & \spriteObstaculo4|Add3~9_sumout )) # (\spriteObstaculo4|Add3~5_sumout ) ) ) )

	.dataa(!\spriteObstaculo4|Add3~5_sumout ),
	.datab(!\spriteObstaculo4|Add3~13_sumout ),
	.datac(!\spriteObstaculo4|Add3~9_sumout ),
	.datad(!\spriteObstaculo4|Add2~1_sumout ),
	.datae(!\spriteObstaculo4|Add3~17_sumout ),
	.dataf(!\spriteObstaculo4|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~4 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~4 .lut_mask = 64'h5757A8A955158980;
defparam \spriteObstaculo4|bmap~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N48
cyclonev_lcell_comb \spriteObstaculo4|bmap~19 (
// Equation(s):
// \spriteObstaculo4|bmap~19_combout  = ( \spriteObstaculo4|Add3~17_sumout  & ( \spriteObstaculo4|Add2~9_sumout  & ( (!\spriteObstaculo4|Add3~13_sumout  & (!\spriteObstaculo4|Add3~5_sumout  & ((!\spriteObstaculo4|Add3~9_sumout ) # 
// (\spriteObstaculo4|Add2~1_sumout )))) # (\spriteObstaculo4|Add3~13_sumout  & (\spriteObstaculo4|Add3~5_sumout  & ((\spriteObstaculo4|Add2~1_sumout ) # (\spriteObstaculo4|Add3~9_sumout )))) ) ) ) # ( !\spriteObstaculo4|Add3~17_sumout  & ( 
// \spriteObstaculo4|Add2~9_sumout  & ( (\spriteObstaculo4|Add3~5_sumout  & (((\spriteObstaculo4|Add2~1_sumout ) # (\spriteObstaculo4|Add3~13_sumout )) # (\spriteObstaculo4|Add3~9_sumout ))) ) ) ) # ( !\spriteObstaculo4|Add3~17_sumout  & ( 
// !\spriteObstaculo4|Add2~9_sumout  & ( (\spriteObstaculo4|Add3~5_sumout  & (((!\spriteObstaculo4|Add2~1_sumout ) # (\spriteObstaculo4|Add3~13_sumout )) # (\spriteObstaculo4|Add3~9_sumout ))) ) ) )

	.dataa(!\spriteObstaculo4|Add3~9_sumout ),
	.datab(!\spriteObstaculo4|Add3~13_sumout ),
	.datac(!\spriteObstaculo4|Add3~5_sumout ),
	.datad(!\spriteObstaculo4|Add2~1_sumout ),
	.datae(!\spriteObstaculo4|Add3~17_sumout ),
	.dataf(!\spriteObstaculo4|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~19 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~19 .lut_mask = 64'h0F070000070F81C3;
defparam \spriteObstaculo4|bmap~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N6
cyclonev_lcell_comb \spriteObstaculo4|bmap~7 (
// Equation(s):
// \spriteObstaculo4|bmap~7_combout  = ( \spriteObstaculo4|bmap~4_combout  & ( \spriteObstaculo4|bmap~19_combout  & ( (!\spriteObstaculo4|Add3~1_sumout  & ((!\spriteObstaculo4|Add2~5_sumout ) # ((\spriteObstaculo4|bmap~5_combout )))) # 
// (\spriteObstaculo4|Add3~1_sumout  & (\spriteObstaculo4|Add2~5_sumout  & (\spriteObstaculo4|bmap~6_combout ))) ) ) ) # ( !\spriteObstaculo4|bmap~4_combout  & ( \spriteObstaculo4|bmap~19_combout  & ( (\spriteObstaculo4|Add2~5_sumout  & 
// ((!\spriteObstaculo4|Add3~1_sumout  & ((\spriteObstaculo4|bmap~5_combout ))) # (\spriteObstaculo4|Add3~1_sumout  & (\spriteObstaculo4|bmap~6_combout )))) ) ) ) # ( \spriteObstaculo4|bmap~4_combout  & ( !\spriteObstaculo4|bmap~19_combout  & ( 
// (!\spriteObstaculo4|Add2~5_sumout ) # ((!\spriteObstaculo4|Add3~1_sumout  & ((\spriteObstaculo4|bmap~5_combout ))) # (\spriteObstaculo4|Add3~1_sumout  & (\spriteObstaculo4|bmap~6_combout ))) ) ) ) # ( !\spriteObstaculo4|bmap~4_combout  & ( 
// !\spriteObstaculo4|bmap~19_combout  & ( (!\spriteObstaculo4|Add3~1_sumout  & (\spriteObstaculo4|Add2~5_sumout  & ((\spriteObstaculo4|bmap~5_combout )))) # (\spriteObstaculo4|Add3~1_sumout  & ((!\spriteObstaculo4|Add2~5_sumout ) # 
// ((\spriteObstaculo4|bmap~6_combout )))) ) ) )

	.dataa(!\spriteObstaculo4|Add3~1_sumout ),
	.datab(!\spriteObstaculo4|Add2~5_sumout ),
	.datac(!\spriteObstaculo4|bmap~6_combout ),
	.datad(!\spriteObstaculo4|bmap~5_combout ),
	.datae(!\spriteObstaculo4|bmap~4_combout ),
	.dataf(!\spriteObstaculo4|bmap~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~7 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~7 .lut_mask = 64'h4567CDEF012389AB;
defparam \spriteObstaculo4|bmap~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N54
cyclonev_lcell_comb \spriteObstaculo4|bmap~2 (
// Equation(s):
// \spriteObstaculo4|bmap~2_combout  = ( \spriteObstaculo4|Add2~1_sumout  & ( \spriteObstaculo4|Add2~5_sumout  & ( (\spriteObstaculo4|Add3~1_sumout  & (((!\spriteObstaculo4|Add3~13_sumout  & !\spriteObstaculo4|Add3~9_sumout )) # 
// (\spriteObstaculo4|Add3~5_sumout ))) ) ) ) # ( !\spriteObstaculo4|Add2~1_sumout  & ( \spriteObstaculo4|Add2~5_sumout  & ( (\spriteObstaculo4|Add3~1_sumout  & ((!\spriteObstaculo4|Add3~5_sumout  & (!\spriteObstaculo4|Add3~13_sumout )) # 
// (\spriteObstaculo4|Add3~5_sumout  & ((\spriteObstaculo4|Add3~9_sumout ) # (\spriteObstaculo4|Add3~13_sumout ))))) ) ) ) # ( \spriteObstaculo4|Add2~1_sumout  & ( !\spriteObstaculo4|Add2~5_sumout  & ( (!\spriteObstaculo4|Add3~5_sumout  & 
// ((!\spriteObstaculo4|Add3~13_sumout  & (\spriteObstaculo4|Add3~9_sumout  & \spriteObstaculo4|Add3~1_sumout )) # (\spriteObstaculo4|Add3~13_sumout  & (!\spriteObstaculo4|Add3~9_sumout  $ (!\spriteObstaculo4|Add3~1_sumout ))))) # 
// (\spriteObstaculo4|Add3~5_sumout  & (((!\spriteObstaculo4|Add3~1_sumout )))) ) ) ) # ( !\spriteObstaculo4|Add2~1_sumout  & ( !\spriteObstaculo4|Add2~5_sumout  & ( (!\spriteObstaculo4|Add3~1_sumout  & (((\spriteObstaculo4|Add3~13_sumout  & 
// \spriteObstaculo4|Add3~9_sumout )) # (\spriteObstaculo4|Add3~5_sumout ))) ) ) )

	.dataa(!\spriteObstaculo4|Add3~5_sumout ),
	.datab(!\spriteObstaculo4|Add3~13_sumout ),
	.datac(!\spriteObstaculo4|Add3~9_sumout ),
	.datad(!\spriteObstaculo4|Add3~1_sumout ),
	.datae(!\spriteObstaculo4|Add2~1_sumout ),
	.dataf(!\spriteObstaculo4|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~2 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~2 .lut_mask = 64'h57005728009D00D5;
defparam \spriteObstaculo4|bmap~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N0
cyclonev_lcell_comb \spriteObstaculo4|bmap~1 (
// Equation(s):
// \spriteObstaculo4|bmap~1_combout  = ( \spriteObstaculo4|Add2~1_sumout  & ( \spriteObstaculo4|Add2~5_sumout  & ( (!\spriteObstaculo4|Add3~5_sumout  & ((!\spriteObstaculo4|Add3~13_sumout  & ((\spriteObstaculo4|Add3~1_sumout ))) # 
// (\spriteObstaculo4|Add3~13_sumout  & (\spriteObstaculo4|Add3~9_sumout  & !\spriteObstaculo4|Add3~1_sumout )))) # (\spriteObstaculo4|Add3~5_sumout  & (((!\spriteObstaculo4|Add3~1_sumout )))) ) ) ) # ( !\spriteObstaculo4|Add2~1_sumout  & ( 
// \spriteObstaculo4|Add2~5_sumout  & ( (!\spriteObstaculo4|Add3~1_sumout  & (((\spriteObstaculo4|Add3~13_sumout  & \spriteObstaculo4|Add3~9_sumout )) # (\spriteObstaculo4|Add3~5_sumout ))) ) ) ) # ( \spriteObstaculo4|Add2~1_sumout  & ( 
// !\spriteObstaculo4|Add2~5_sumout  & ( (!\spriteObstaculo4|Add3~5_sumout  & ((!\spriteObstaculo4|Add3~13_sumout  & ((!\spriteObstaculo4|Add3~1_sumout ) # (\spriteObstaculo4|Add3~9_sumout ))) # (\spriteObstaculo4|Add3~13_sumout  & 
// ((\spriteObstaculo4|Add3~1_sumout ))))) # (\spriteObstaculo4|Add3~5_sumout  & (\spriteObstaculo4|Add3~1_sumout  & ((!\spriteObstaculo4|Add3~13_sumout ) # (!\spriteObstaculo4|Add3~9_sumout )))) ) ) ) # ( !\spriteObstaculo4|Add2~1_sumout  & ( 
// !\spriteObstaculo4|Add2~5_sumout  & ( (!\spriteObstaculo4|Add3~1_sumout  & (!\spriteObstaculo4|Add3~5_sumout  & (!\spriteObstaculo4|Add3~13_sumout  & !\spriteObstaculo4|Add3~9_sumout ))) # (\spriteObstaculo4|Add3~1_sumout  & 
// (!\spriteObstaculo4|Add3~5_sumout  $ ((!\spriteObstaculo4|Add3~13_sumout )))) ) ) )

	.dataa(!\spriteObstaculo4|Add3~5_sumout ),
	.datab(!\spriteObstaculo4|Add3~13_sumout ),
	.datac(!\spriteObstaculo4|Add3~9_sumout ),
	.datad(!\spriteObstaculo4|Add3~1_sumout ),
	.datae(!\spriteObstaculo4|Add2~1_sumout ),
	.dataf(!\spriteObstaculo4|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~1 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~1 .lut_mask = 64'h8066887E57005788;
defparam \spriteObstaculo4|bmap~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N36
cyclonev_lcell_comb \spriteObstaculo4|bmap~0 (
// Equation(s):
// \spriteObstaculo4|bmap~0_combout  = ( \spriteObstaculo4|Add2~1_sumout  & ( \spriteObstaculo4|Add2~5_sumout  & ( (\spriteObstaculo4|Add3~1_sumout  & ((!\spriteObstaculo4|Add3~5_sumout  & ((!\spriteObstaculo4|Add3~13_sumout ) # 
// (!\spriteObstaculo4|Add3~9_sumout ))) # (\spriteObstaculo4|Add3~5_sumout  & (\spriteObstaculo4|Add3~13_sumout )))) ) ) ) # ( !\spriteObstaculo4|Add2~1_sumout  & ( \spriteObstaculo4|Add2~5_sumout  & ( (!\spriteObstaculo4|Add3~5_sumout  & 
// ((!\spriteObstaculo4|Add3~13_sumout  & ((\spriteObstaculo4|Add3~1_sumout ))) # (\spriteObstaculo4|Add3~13_sumout  & ((!\spriteObstaculo4|Add3~9_sumout ) # (!\spriteObstaculo4|Add3~1_sumout ))))) ) ) ) # ( \spriteObstaculo4|Add2~1_sumout  & ( 
// !\spriteObstaculo4|Add2~5_sumout  & ( (\spriteObstaculo4|Add3~5_sumout  & !\spriteObstaculo4|Add3~1_sumout ) ) ) ) # ( !\spriteObstaculo4|Add2~1_sumout  & ( !\spriteObstaculo4|Add2~5_sumout  & ( (\spriteObstaculo4|Add3~5_sumout  & 
// (!\spriteObstaculo4|Add3~1_sumout  & ((\spriteObstaculo4|Add3~9_sumout ) # (\spriteObstaculo4|Add3~13_sumout )))) ) ) )

	.dataa(!\spriteObstaculo4|Add3~5_sumout ),
	.datab(!\spriteObstaculo4|Add3~13_sumout ),
	.datac(!\spriteObstaculo4|Add3~9_sumout ),
	.datad(!\spriteObstaculo4|Add3~1_sumout ),
	.datae(!\spriteObstaculo4|Add2~1_sumout ),
	.dataf(!\spriteObstaculo4|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~0 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~0 .lut_mask = 64'h1500550022A800B9;
defparam \spriteObstaculo4|bmap~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N24
cyclonev_lcell_comb \spriteObstaculo4|bmap~20 (
// Equation(s):
// \spriteObstaculo4|bmap~20_combout  = ( \spriteObstaculo4|Add2~1_sumout  & ( \spriteObstaculo4|Add2~5_sumout  & ( (!\spriteObstaculo4|Add3~5_sumout  & (((!\spriteObstaculo4|Add3~1_sumout )))) # (\spriteObstaculo4|Add3~5_sumout  & 
// (((!\spriteObstaculo4|Add3~13_sumout  & !\spriteObstaculo4|Add3~9_sumout )) # (\spriteObstaculo4|Add3~1_sumout ))) ) ) ) # ( !\spriteObstaculo4|Add2~1_sumout  & ( \spriteObstaculo4|Add2~5_sumout  & ( (!\spriteObstaculo4|Add3~5_sumout  & 
// ((!\spriteObstaculo4|Add3~1_sumout ) # ((\spriteObstaculo4|Add3~13_sumout  & \spriteObstaculo4|Add3~9_sumout )))) # (\spriteObstaculo4|Add3~5_sumout  & (((\spriteObstaculo4|Add3~1_sumout )))) ) ) ) # ( \spriteObstaculo4|Add2~1_sumout  & ( 
// !\spriteObstaculo4|Add2~5_sumout  & ( (!\spriteObstaculo4|Add3~1_sumout  & (((\spriteObstaculo4|Add3~13_sumout  & \spriteObstaculo4|Add3~9_sumout )) # (\spriteObstaculo4|Add3~5_sumout ))) ) ) ) # ( !\spriteObstaculo4|Add2~1_sumout  & ( 
// !\spriteObstaculo4|Add2~5_sumout  & ( (!\spriteObstaculo4|Add3~1_sumout  & (((\spriteObstaculo4|Add3~13_sumout  & \spriteObstaculo4|Add3~9_sumout )) # (\spriteObstaculo4|Add3~5_sumout ))) ) ) )

	.dataa(!\spriteObstaculo4|Add3~5_sumout ),
	.datab(!\spriteObstaculo4|Add3~13_sumout ),
	.datac(!\spriteObstaculo4|Add3~9_sumout ),
	.datad(!\spriteObstaculo4|Add3~1_sumout ),
	.datae(!\spriteObstaculo4|Add2~1_sumout ),
	.dataf(!\spriteObstaculo4|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~20 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~20 .lut_mask = 64'h57005700AA57EA55;
defparam \spriteObstaculo4|bmap~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N48
cyclonev_lcell_comb \spriteObstaculo4|bmap~3 (
// Equation(s):
// \spriteObstaculo4|bmap~3_combout  = ( \spriteObstaculo4|bmap~0_combout  & ( \spriteObstaculo4|bmap~20_combout  & ( (!\spriteObstaculo4|Add3~17_sumout  & (((!\spriteObstaculo4|Add2~9_sumout )) # (\spriteObstaculo4|bmap~2_combout ))) # 
// (\spriteObstaculo4|Add3~17_sumout  & (((\spriteObstaculo4|bmap~1_combout  & !\spriteObstaculo4|Add2~9_sumout )))) ) ) ) # ( !\spriteObstaculo4|bmap~0_combout  & ( \spriteObstaculo4|bmap~20_combout  & ( (!\spriteObstaculo4|Add3~17_sumout  & 
// (\spriteObstaculo4|bmap~2_combout  & ((\spriteObstaculo4|Add2~9_sumout )))) # (\spriteObstaculo4|Add3~17_sumout  & (((\spriteObstaculo4|bmap~1_combout  & !\spriteObstaculo4|Add2~9_sumout )))) ) ) ) # ( \spriteObstaculo4|bmap~0_combout  & ( 
// !\spriteObstaculo4|bmap~20_combout  & ( (!\spriteObstaculo4|Add3~17_sumout  & (((!\spriteObstaculo4|Add2~9_sumout )) # (\spriteObstaculo4|bmap~2_combout ))) # (\spriteObstaculo4|Add3~17_sumout  & (((\spriteObstaculo4|Add2~9_sumout ) # 
// (\spriteObstaculo4|bmap~1_combout )))) ) ) ) # ( !\spriteObstaculo4|bmap~0_combout  & ( !\spriteObstaculo4|bmap~20_combout  & ( (!\spriteObstaculo4|Add3~17_sumout  & (\spriteObstaculo4|bmap~2_combout  & ((\spriteObstaculo4|Add2~9_sumout )))) # 
// (\spriteObstaculo4|Add3~17_sumout  & (((\spriteObstaculo4|Add2~9_sumout ) # (\spriteObstaculo4|bmap~1_combout )))) ) ) )

	.dataa(!\spriteObstaculo4|bmap~2_combout ),
	.datab(!\spriteObstaculo4|Add3~17_sumout ),
	.datac(!\spriteObstaculo4|bmap~1_combout ),
	.datad(!\spriteObstaculo4|Add2~9_sumout ),
	.datae(!\spriteObstaculo4|bmap~0_combout ),
	.dataf(!\spriteObstaculo4|bmap~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~3 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~3 .lut_mask = 64'h0377CF770344CF44;
defparam \spriteObstaculo4|bmap~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N54
cyclonev_lcell_comb \spriteObstaculo4|bmap~12 (
// Equation(s):
// \spriteObstaculo4|bmap~12_combout  = ( \spriteObstaculo4|Add3~5_sumout  & ( !\spriteObstaculo4|Add2~9_sumout  & ( (!\spriteObstaculo4|Add2~1_sumout  & (((!\spriteObstaculo4|Add3~17_sumout ) # (!\spriteObstaculo4|Add3~13_sumout )))) # 
// (\spriteObstaculo4|Add2~1_sumout  & (!\spriteObstaculo4|Add3~17_sumout  & ((!\spriteObstaculo4|Add3~9_sumout ) # (!\spriteObstaculo4|Add3~13_sumout )))) ) ) ) # ( !\spriteObstaculo4|Add3~5_sumout  & ( !\spriteObstaculo4|Add2~9_sumout  & ( 
// (!\spriteObstaculo4|Add3~17_sumout  & (\spriteObstaculo4|Add3~13_sumout  & ((!\spriteObstaculo4|Add2~1_sumout ) # (\spriteObstaculo4|Add3~9_sumout )))) ) ) )

	.dataa(!\spriteObstaculo4|Add3~9_sumout ),
	.datab(!\spriteObstaculo4|Add2~1_sumout ),
	.datac(!\spriteObstaculo4|Add3~17_sumout ),
	.datad(!\spriteObstaculo4|Add3~13_sumout ),
	.datae(!\spriteObstaculo4|Add3~5_sumout ),
	.dataf(!\spriteObstaculo4|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~12 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~12 .lut_mask = 64'h00D0FCE000000000;
defparam \spriteObstaculo4|bmap~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N42
cyclonev_lcell_comb \spriteObstaculo4|bmap~13 (
// Equation(s):
// \spriteObstaculo4|bmap~13_combout  = ( !\spriteObstaculo4|Add3~5_sumout  & ( \spriteObstaculo4|Add2~9_sumout  & ( (!\spriteObstaculo4|Add3~17_sumout  & ((!\spriteObstaculo4|Add3~9_sumout ) # (!\spriteObstaculo4|Add3~13_sumout ))) ) ) ) # ( 
// !\spriteObstaculo4|Add3~5_sumout  & ( !\spriteObstaculo4|Add2~9_sumout  & ( (!\spriteObstaculo4|Add3~13_sumout  & (!\spriteObstaculo4|Add3~17_sumout  & ((!\spriteObstaculo4|Add3~9_sumout ) # (\spriteObstaculo4|Add2~1_sumout )))) ) ) )

	.dataa(!\spriteObstaculo4|Add3~9_sumout ),
	.datab(!\spriteObstaculo4|Add3~13_sumout ),
	.datac(!\spriteObstaculo4|Add3~17_sumout ),
	.datad(!\spriteObstaculo4|Add2~1_sumout ),
	.datae(!\spriteObstaculo4|Add3~5_sumout ),
	.dataf(!\spriteObstaculo4|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~13 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~13 .lut_mask = 64'h80C00000E0E00000;
defparam \spriteObstaculo4|bmap~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N0
cyclonev_lcell_comb \spriteObstaculo4|bmap~14 (
// Equation(s):
// \spriteObstaculo4|bmap~14_combout  = ( \spriteObstaculo4|Add3~5_sumout  & ( \spriteObstaculo4|Add2~9_sumout  & ( (\spriteObstaculo4|Add3~17_sumout  & ((!\spriteObstaculo4|Add3~13_sumout ) # ((!\spriteObstaculo4|Add3~9_sumout  & 
// !\spriteObstaculo4|Add2~1_sumout )))) ) ) ) # ( !\spriteObstaculo4|Add3~5_sumout  & ( \spriteObstaculo4|Add2~9_sumout  & ( (\spriteObstaculo4|Add3~9_sumout  & (\spriteObstaculo4|Add3~13_sumout  & (\spriteObstaculo4|Add3~17_sumout  & 
// !\spriteObstaculo4|Add2~1_sumout ))) ) ) ) # ( \spriteObstaculo4|Add3~5_sumout  & ( !\spriteObstaculo4|Add2~9_sumout  & ( \spriteObstaculo4|Add3~17_sumout  ) ) ) # ( !\spriteObstaculo4|Add3~5_sumout  & ( !\spriteObstaculo4|Add2~9_sumout  & ( 
// (\spriteObstaculo4|Add3~13_sumout  & \spriteObstaculo4|Add3~17_sumout ) ) ) )

	.dataa(!\spriteObstaculo4|Add3~9_sumout ),
	.datab(!\spriteObstaculo4|Add3~13_sumout ),
	.datac(!\spriteObstaculo4|Add3~17_sumout ),
	.datad(!\spriteObstaculo4|Add2~1_sumout ),
	.datae(!\spriteObstaculo4|Add3~5_sumout ),
	.dataf(!\spriteObstaculo4|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~14 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~14 .lut_mask = 64'h03030F0F01000E0C;
defparam \spriteObstaculo4|bmap~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N30
cyclonev_lcell_comb \spriteObstaculo4|bmap~11 (
// Equation(s):
// \spriteObstaculo4|bmap~11_combout  = ( \spriteObstaculo4|Add3~17_sumout  & ( \spriteObstaculo4|Add2~9_sumout  & ( (!\spriteObstaculo4|Add3~5_sumout  & ((!\spriteObstaculo4|Add3~9_sumout ) # (!\spriteObstaculo4|Add3~13_sumout ))) ) ) ) # ( 
// !\spriteObstaculo4|Add3~17_sumout  & ( \spriteObstaculo4|Add2~9_sumout  & ( (!\spriteObstaculo4|Add3~13_sumout  & (\spriteObstaculo4|Add2~1_sumout  & (!\spriteObstaculo4|Add3~9_sumout  $ (\spriteObstaculo4|Add3~5_sumout )))) # 
// (\spriteObstaculo4|Add3~13_sumout  & (((\spriteObstaculo4|Add3~5_sumout )))) ) ) ) # ( \spriteObstaculo4|Add3~17_sumout  & ( !\spriteObstaculo4|Add2~9_sumout  & ( (!\spriteObstaculo4|Add3~5_sumout ) # ((!\spriteObstaculo4|Add3~9_sumout  & 
// (!\spriteObstaculo4|Add3~13_sumout  & !\spriteObstaculo4|Add2~1_sumout ))) ) ) ) # ( !\spriteObstaculo4|Add3~17_sumout  & ( !\spriteObstaculo4|Add2~9_sumout  & ( (!\spriteObstaculo4|Add3~13_sumout  & (!\spriteObstaculo4|Add2~1_sumout  & 
// (!\spriteObstaculo4|Add3~9_sumout  $ (\spriteObstaculo4|Add3~5_sumout )))) # (\spriteObstaculo4|Add3~13_sumout  & (((\spriteObstaculo4|Add3~5_sumout )))) ) ) )

	.dataa(!\spriteObstaculo4|Add3~9_sumout ),
	.datab(!\spriteObstaculo4|Add3~13_sumout ),
	.datac(!\spriteObstaculo4|Add3~5_sumout ),
	.datad(!\spriteObstaculo4|Add2~1_sumout ),
	.datae(!\spriteObstaculo4|Add3~17_sumout ),
	.dataf(!\spriteObstaculo4|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~11 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~11 .lut_mask = 64'h8703F8F00387E0E0;
defparam \spriteObstaculo4|bmap~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N24
cyclonev_lcell_comb \spriteObstaculo4|bmap~15 (
// Equation(s):
// \spriteObstaculo4|bmap~15_combout  = ( \spriteObstaculo4|bmap~14_combout  & ( \spriteObstaculo4|bmap~11_combout  & ( (!\spriteObstaculo4|Add2~5_sumout  & (\spriteObstaculo4|Add3~1_sumout  & ((\spriteObstaculo4|bmap~13_combout )))) # 
// (\spriteObstaculo4|Add2~5_sumout  & (((\spriteObstaculo4|bmap~12_combout )) # (\spriteObstaculo4|Add3~1_sumout ))) ) ) ) # ( !\spriteObstaculo4|bmap~14_combout  & ( \spriteObstaculo4|bmap~11_combout  & ( (!\spriteObstaculo4|Add2~5_sumout  & 
// (\spriteObstaculo4|Add3~1_sumout  & ((\spriteObstaculo4|bmap~13_combout )))) # (\spriteObstaculo4|Add2~5_sumout  & (!\spriteObstaculo4|Add3~1_sumout  & (\spriteObstaculo4|bmap~12_combout ))) ) ) ) # ( \spriteObstaculo4|bmap~14_combout  & ( 
// !\spriteObstaculo4|bmap~11_combout  & ( (!\spriteObstaculo4|Add2~5_sumout  & ((!\spriteObstaculo4|Add3~1_sumout ) # ((\spriteObstaculo4|bmap~13_combout )))) # (\spriteObstaculo4|Add2~5_sumout  & (((\spriteObstaculo4|bmap~12_combout )) # 
// (\spriteObstaculo4|Add3~1_sumout ))) ) ) ) # ( !\spriteObstaculo4|bmap~14_combout  & ( !\spriteObstaculo4|bmap~11_combout  & ( (!\spriteObstaculo4|Add2~5_sumout  & ((!\spriteObstaculo4|Add3~1_sumout ) # ((\spriteObstaculo4|bmap~13_combout )))) # 
// (\spriteObstaculo4|Add2~5_sumout  & (!\spriteObstaculo4|Add3~1_sumout  & (\spriteObstaculo4|bmap~12_combout ))) ) ) )

	.dataa(!\spriteObstaculo4|Add2~5_sumout ),
	.datab(!\spriteObstaculo4|Add3~1_sumout ),
	.datac(!\spriteObstaculo4|bmap~12_combout ),
	.datad(!\spriteObstaculo4|bmap~13_combout ),
	.datae(!\spriteObstaculo4|bmap~14_combout ),
	.dataf(!\spriteObstaculo4|bmap~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~15 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~15 .lut_mask = 64'h8CAE9DBF04261537;
defparam \spriteObstaculo4|bmap~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N48
cyclonev_lcell_comb \spriteObstaculo4|bmap~17 (
// Equation(s):
// \spriteObstaculo4|bmap~17_combout  = ( \spriteObstaculo4|Add2~9_sumout  & ( \spriteObstaculo4|Add2~1_sumout  & ( (\spriteObstaculo4|Add3~17_sumout  & (!\spriteObstaculo4|Add3~5_sumout  $ (((!\spriteObstaculo4|Add3~13_sumout ) # 
// (!\spriteObstaculo4|Add3~9_sumout ))))) ) ) ) # ( \spriteObstaculo4|Add2~9_sumout  & ( !\spriteObstaculo4|Add2~1_sumout  & ( (\spriteObstaculo4|Add3~5_sumout  & (!\spriteObstaculo4|Add3~13_sumout  & \spriteObstaculo4|Add3~17_sumout )) ) ) ) # ( 
// !\spriteObstaculo4|Add2~9_sumout  & ( !\spriteObstaculo4|Add2~1_sumout  & ( (!\spriteObstaculo4|Add3~5_sumout  & (!\spriteObstaculo4|Add3~13_sumout  & \spriteObstaculo4|Add3~17_sumout )) # (\spriteObstaculo4|Add3~5_sumout  & 
// (\spriteObstaculo4|Add3~13_sumout  & !\spriteObstaculo4|Add3~17_sumout )) ) ) )

	.dataa(!\spriteObstaculo4|Add3~5_sumout ),
	.datab(!\spriteObstaculo4|Add3~13_sumout ),
	.datac(!\spriteObstaculo4|Add3~9_sumout ),
	.datad(!\spriteObstaculo4|Add3~17_sumout ),
	.datae(!\spriteObstaculo4|Add2~9_sumout ),
	.dataf(!\spriteObstaculo4|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~17 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~17 .lut_mask = 64'h1188004400000056;
defparam \spriteObstaculo4|bmap~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N39
cyclonev_lcell_comb \spriteObstaculo4|bmap~8 (
// Equation(s):
// \spriteObstaculo4|bmap~8_combout  = ( \spriteObstaculo4|Add2~9_sumout  & ( (!\spriteObstaculo4|Add3~5_sumout  & (!\spriteObstaculo4|Add3~17_sumout  & (\spriteObstaculo4|Add2~1_sumout  & \spriteObstaculo4|Add3~13_sumout ))) ) )

	.dataa(!\spriteObstaculo4|Add3~5_sumout ),
	.datab(!\spriteObstaculo4|Add3~17_sumout ),
	.datac(!\spriteObstaculo4|Add2~1_sumout ),
	.datad(!\spriteObstaculo4|Add3~13_sumout ),
	.datae(!\spriteObstaculo4|Add2~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~8 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~8 .lut_mask = 64'h0000000800000008;
defparam \spriteObstaculo4|bmap~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N12
cyclonev_lcell_comb \spriteObstaculo4|bmap~9 (
// Equation(s):
// \spriteObstaculo4|bmap~9_combout  = ( !\spriteObstaculo4|Add3~5_sumout  & ( !\spriteObstaculo4|Add2~9_sumout  & ( (!\spriteObstaculo4|Add2~1_sumout  & (!\spriteObstaculo4|Add3~17_sumout  & (!\spriteObstaculo4|Add3~13_sumout  $ 
// (!\spriteObstaculo4|Add3~9_sumout )))) ) ) )

	.dataa(!\spriteObstaculo4|Add2~1_sumout ),
	.datab(!\spriteObstaculo4|Add3~13_sumout ),
	.datac(!\spriteObstaculo4|Add3~17_sumout ),
	.datad(!\spriteObstaculo4|Add3~9_sumout ),
	.datae(!\spriteObstaculo4|Add3~5_sumout ),
	.dataf(!\spriteObstaculo4|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~9 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~9 .lut_mask = 64'h2080000000000000;
defparam \spriteObstaculo4|bmap~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N42
cyclonev_lcell_comb \spriteObstaculo4|bmap~18 (
// Equation(s):
// \spriteObstaculo4|bmap~18_combout  = ( \spriteObstaculo4|Add3~13_sumout  & ( \spriteObstaculo4|Add2~9_sumout  & ( (\spriteObstaculo4|Add3~17_sumout  & (\spriteObstaculo4|Add2~1_sumout  & (!\spriteObstaculo4|Add3~5_sumout  $ 
// (\spriteObstaculo4|Add3~9_sumout )))) ) ) ) # ( !\spriteObstaculo4|Add3~13_sumout  & ( \spriteObstaculo4|Add2~9_sumout  & ( (!\spriteObstaculo4|Add3~5_sumout  & (!\spriteObstaculo4|Add3~17_sumout  $ (\spriteObstaculo4|Add3~9_sumout ))) ) ) ) # ( 
// \spriteObstaculo4|Add3~13_sumout  & ( !\spriteObstaculo4|Add2~9_sumout  & ( (\spriteObstaculo4|Add3~17_sumout  & (!\spriteObstaculo4|Add2~1_sumout  & (!\spriteObstaculo4|Add3~5_sumout  $ (\spriteObstaculo4|Add3~9_sumout )))) ) ) ) # ( 
// !\spriteObstaculo4|Add3~13_sumout  & ( !\spriteObstaculo4|Add2~9_sumout  & ( (!\spriteObstaculo4|Add3~5_sumout  & (!\spriteObstaculo4|Add3~17_sumout  $ (\spriteObstaculo4|Add3~9_sumout ))) ) ) )

	.dataa(!\spriteObstaculo4|Add3~5_sumout ),
	.datab(!\spriteObstaculo4|Add3~17_sumout ),
	.datac(!\spriteObstaculo4|Add3~9_sumout ),
	.datad(!\spriteObstaculo4|Add2~1_sumout ),
	.datae(!\spriteObstaculo4|Add3~13_sumout ),
	.dataf(!\spriteObstaculo4|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~18 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~18 .lut_mask = 64'h8282210082820021;
defparam \spriteObstaculo4|bmap~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y24_N24
cyclonev_lcell_comb \spriteObstaculo4|bmap~10 (
// Equation(s):
// \spriteObstaculo4|bmap~10_combout  = ( \spriteObstaculo4|bmap~9_combout  & ( \spriteObstaculo4|bmap~18_combout  & ( (!\spriteObstaculo4|Add2~5_sumout  & (((\spriteObstaculo4|Add3~1_sumout ) # (\spriteObstaculo4|bmap~8_combout )))) # 
// (\spriteObstaculo4|Add2~5_sumout  & (\spriteObstaculo4|bmap~17_combout  & ((\spriteObstaculo4|Add3~1_sumout )))) ) ) ) # ( !\spriteObstaculo4|bmap~9_combout  & ( \spriteObstaculo4|bmap~18_combout  & ( (!\spriteObstaculo4|Add2~5_sumout  & 
// (((\spriteObstaculo4|bmap~8_combout  & !\spriteObstaculo4|Add3~1_sumout )))) # (\spriteObstaculo4|Add2~5_sumout  & (\spriteObstaculo4|bmap~17_combout  & ((\spriteObstaculo4|Add3~1_sumout )))) ) ) ) # ( \spriteObstaculo4|bmap~9_combout  & ( 
// !\spriteObstaculo4|bmap~18_combout  & ( (!\spriteObstaculo4|Add2~5_sumout  & (((\spriteObstaculo4|Add3~1_sumout ) # (\spriteObstaculo4|bmap~8_combout )))) # (\spriteObstaculo4|Add2~5_sumout  & (((!\spriteObstaculo4|Add3~1_sumout )) # 
// (\spriteObstaculo4|bmap~17_combout ))) ) ) ) # ( !\spriteObstaculo4|bmap~9_combout  & ( !\spriteObstaculo4|bmap~18_combout  & ( (!\spriteObstaculo4|Add2~5_sumout  & (((\spriteObstaculo4|bmap~8_combout  & !\spriteObstaculo4|Add3~1_sumout )))) # 
// (\spriteObstaculo4|Add2~5_sumout  & (((!\spriteObstaculo4|Add3~1_sumout )) # (\spriteObstaculo4|bmap~17_combout ))) ) ) )

	.dataa(!\spriteObstaculo4|bmap~17_combout ),
	.datab(!\spriteObstaculo4|bmap~8_combout ),
	.datac(!\spriteObstaculo4|Add2~5_sumout ),
	.datad(!\spriteObstaculo4|Add3~1_sumout ),
	.datae(!\spriteObstaculo4|bmap~9_combout ),
	.dataf(!\spriteObstaculo4|bmap~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~10 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~10 .lut_mask = 64'h3F053FF5300530F5;
defparam \spriteObstaculo4|bmap~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N42
cyclonev_lcell_comb \spriteObstaculo4|bmap~16 (
// Equation(s):
// \spriteObstaculo4|bmap~16_combout  = ( \spriteObstaculo4|bmap~15_combout  & ( \spriteObstaculo4|bmap~10_combout  & ( ((!\spriteObstaculo4|Add2~13_sumout  & ((\spriteObstaculo4|bmap~3_combout ))) # (\spriteObstaculo4|Add2~13_sumout  & 
// (\spriteObstaculo4|bmap~7_combout ))) # (\spriteObstaculo4|Add2~17_sumout ) ) ) ) # ( !\spriteObstaculo4|bmap~15_combout  & ( \spriteObstaculo4|bmap~10_combout  & ( (!\spriteObstaculo4|Add2~17_sumout  & ((!\spriteObstaculo4|Add2~13_sumout  & 
// ((\spriteObstaculo4|bmap~3_combout ))) # (\spriteObstaculo4|Add2~13_sumout  & (\spriteObstaculo4|bmap~7_combout )))) # (\spriteObstaculo4|Add2~17_sumout  & (!\spriteObstaculo4|Add2~13_sumout )) ) ) ) # ( \spriteObstaculo4|bmap~15_combout  & ( 
// !\spriteObstaculo4|bmap~10_combout  & ( (!\spriteObstaculo4|Add2~17_sumout  & ((!\spriteObstaculo4|Add2~13_sumout  & ((\spriteObstaculo4|bmap~3_combout ))) # (\spriteObstaculo4|Add2~13_sumout  & (\spriteObstaculo4|bmap~7_combout )))) # 
// (\spriteObstaculo4|Add2~17_sumout  & (\spriteObstaculo4|Add2~13_sumout )) ) ) ) # ( !\spriteObstaculo4|bmap~15_combout  & ( !\spriteObstaculo4|bmap~10_combout  & ( (!\spriteObstaculo4|Add2~17_sumout  & ((!\spriteObstaculo4|Add2~13_sumout  & 
// ((\spriteObstaculo4|bmap~3_combout ))) # (\spriteObstaculo4|Add2~13_sumout  & (\spriteObstaculo4|bmap~7_combout )))) ) ) )

	.dataa(!\spriteObstaculo4|Add2~17_sumout ),
	.datab(!\spriteObstaculo4|Add2~13_sumout ),
	.datac(!\spriteObstaculo4|bmap~7_combout ),
	.datad(!\spriteObstaculo4|bmap~3_combout ),
	.datae(!\spriteObstaculo4|bmap~15_combout ),
	.dataf(!\spriteObstaculo4|bmap~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo4|bmap~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo4|bmap~16 .extended_lut = "off";
defparam \spriteObstaculo4|bmap~16 .lut_mask = 64'h028A139B46CE57DF;
defparam \spriteObstaculo4|bmap~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N24
cyclonev_lcell_comb \red~23 (
// Equation(s):
// \red~23_combout  = ( \spriteNave|bmap~2_combout  & ( \spriteObstaculo4|bmap~16_combout  & ( ((\red~17_combout  & ((!\spriteNave|bmap~6_combout ) # (!\spriteNave|Add3~0_combout )))) # (\red~22_combout ) ) ) ) # ( !\spriteNave|bmap~2_combout  & ( 
// \spriteObstaculo4|bmap~16_combout  & ( ((\red~17_combout  & (!\spriteNave|bmap~6_combout  & \spriteNave|Add3~0_combout ))) # (\red~22_combout ) ) ) ) # ( \spriteNave|bmap~2_combout  & ( !\spriteObstaculo4|bmap~16_combout  & ( (\red~17_combout  & 
// ((!\spriteNave|bmap~6_combout ) # (!\spriteNave|Add3~0_combout ))) ) ) ) # ( !\spriteNave|bmap~2_combout  & ( !\spriteObstaculo4|bmap~16_combout  & ( (\red~17_combout  & (!\spriteNave|bmap~6_combout  & \spriteNave|Add3~0_combout )) ) ) )

	.dataa(!\red~17_combout ),
	.datab(!\red~22_combout ),
	.datac(!\spriteNave|bmap~6_combout ),
	.datad(!\spriteNave|Add3~0_combout ),
	.datae(!\spriteNave|bmap~2_combout ),
	.dataf(!\spriteObstaculo4|bmap~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~23 .extended_lut = "off";
defparam \red~23 .lut_mask = 64'h0050555033737773;
defparam \red~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N2
dffeas \spriteObstaculo2|sprite_x_reg[7] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle2|obstacle_x [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo2|sprite_x_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo2|sprite_x_reg[7] .is_wysiwyg = "true";
defparam \spriteObstaculo2|sprite_x_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N20
dffeas \spriteObstaculo2|sprite_x_reg[9] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle2|obstacle_x [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo2|sprite_x_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo2|sprite_x_reg[9] .is_wysiwyg = "true";
defparam \spriteObstaculo2|sprite_x_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y25_N5
dffeas \spriteObstaculo2|sprite_x_reg[8] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle2|obstacle_x [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo2|sprite_x_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo2|sprite_x_reg[8] .is_wysiwyg = "true";
defparam \spriteObstaculo2|sprite_x_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N39
cyclonev_lcell_comb \spriteObstaculo2|LessThan2~4 (
// Equation(s):
// \spriteObstaculo2|LessThan2~4_combout  = ( \vga|Add2~1_sumout  & ( (\spriteObstaculo2|sprite_x_reg [9] & (!\vga|Add2~13_sumout  $ (\spriteObstaculo2|sprite_x_reg [8]))) ) ) # ( !\vga|Add2~1_sumout  & ( (!\spriteObstaculo2|sprite_x_reg [9] & 
// (!\vga|Add2~13_sumout  $ (\spriteObstaculo2|sprite_x_reg [8]))) ) )

	.dataa(!\spriteObstaculo2|sprite_x_reg [9]),
	.datab(gnd),
	.datac(!\vga|Add2~13_sumout ),
	.datad(!\spriteObstaculo2|sprite_x_reg [8]),
	.datae(gnd),
	.dataf(!\vga|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|LessThan2~4 .extended_lut = "off";
defparam \spriteObstaculo2|LessThan2~4 .lut_mask = 64'hA00AA00A50055005;
defparam \spriteObstaculo2|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y22_N38
dffeas \spriteObstaculo2|sprite_x_reg[6] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle2|obstacle_x [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo2|sprite_x_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo2|sprite_x_reg[6] .is_wysiwyg = "true";
defparam \spriteObstaculo2|sprite_x_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N9
cyclonev_lcell_comb \spriteObstaculo2|LessThan2~7 (
// Equation(s):
// \spriteObstaculo2|LessThan2~7_combout  = ( \spriteObstaculo2|sprite_x_reg [6] & ( \vga|Add2~5_sumout  & ( (\spriteObstaculo2|LessThan2~4_combout  & (!\spriteObstaculo2|sprite_x_reg [7] $ (\vga|Add2~9_sumout ))) ) ) ) # ( !\spriteObstaculo2|sprite_x_reg 
// [6] & ( !\vga|Add2~5_sumout  & ( (\spriteObstaculo2|LessThan2~4_combout  & (!\spriteObstaculo2|sprite_x_reg [7] $ (\vga|Add2~9_sumout ))) ) ) )

	.dataa(!\spriteObstaculo2|sprite_x_reg [7]),
	.datab(!\spriteObstaculo2|LessThan2~4_combout ),
	.datac(!\vga|Add2~9_sumout ),
	.datad(gnd),
	.datae(!\spriteObstaculo2|sprite_x_reg [6]),
	.dataf(!\vga|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|LessThan2~7 .extended_lut = "off";
defparam \spriteObstaculo2|LessThan2~7 .lut_mask = 64'h2121000000002121;
defparam \spriteObstaculo2|LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y25_N26
dffeas \spriteObstaculo2|sprite_x_reg[5] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle2|obstacle_x [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo2|sprite_x_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo2|sprite_x_reg[5] .is_wysiwyg = "true";
defparam \spriteObstaculo2|sprite_x_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N47
dffeas \spriteObstaculo2|sprite_x_reg[3] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle2|obstacle_x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo2|sprite_x_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo2|sprite_x_reg[3] .is_wysiwyg = "true";
defparam \spriteObstaculo2|sprite_x_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N44
dffeas \spriteObstaculo2|sprite_x_reg[4] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle2|obstacle_x [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo2|sprite_x_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo2|sprite_x_reg[4] .is_wysiwyg = "true";
defparam \spriteObstaculo2|sprite_x_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N54
cyclonev_lcell_comb \spriteObstaculo2|sprite_x_reg[0]~feeder (
// Equation(s):
// \spriteObstaculo2|sprite_x_reg[0]~feeder_combout  = ( \controllerObstacle2|obstacle_x [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controllerObstacle2|obstacle_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|sprite_x_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|sprite_x_reg[0]~feeder .extended_lut = "off";
defparam \spriteObstaculo2|sprite_x_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spriteObstaculo2|sprite_x_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N56
dffeas \spriteObstaculo2|sprite_x_reg[0] (
	.clk(\rtl~0_combout ),
	.d(\spriteObstaculo2|sprite_x_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo2|sprite_x_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo2|sprite_x_reg[0] .is_wysiwyg = "true";
defparam \spriteObstaculo2|sprite_x_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N57
cyclonev_lcell_comb \spriteObstaculo2|sprite_x_reg[1]~feeder (
// Equation(s):
// \spriteObstaculo2|sprite_x_reg[1]~feeder_combout  = ( \controllerObstacle2|obstacle_x [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controllerObstacle2|obstacle_x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|sprite_x_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|sprite_x_reg[1]~feeder .extended_lut = "off";
defparam \spriteObstaculo2|sprite_x_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \spriteObstaculo2|sprite_x_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N59
dffeas \spriteObstaculo2|sprite_x_reg[1] (
	.clk(\rtl~0_combout ),
	.d(\spriteObstaculo2|sprite_x_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo2|sprite_x_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo2|sprite_x_reg[1] .is_wysiwyg = "true";
defparam \spriteObstaculo2|sprite_x_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N35
dffeas \spriteObstaculo2|sprite_x_reg[2] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle2|obstacle_x [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo2|sprite_x_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo2|sprite_x_reg[2] .is_wysiwyg = "true";
defparam \spriteObstaculo2|sprite_x_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N48
cyclonev_lcell_comb \spriteObstaculo2|LessThan2~0 (
// Equation(s):
// \spriteObstaculo2|LessThan2~0_combout  = ( \spriteObstaculo2|sprite_x_reg [1] & ( \spriteObstaculo2|sprite_x_reg [2] & ( (!\vga|Add2~37_sumout ) # ((!\vga|Add2~33_sumout ) # ((\spriteObstaculo2|sprite_x_reg [0] & !\vga|Add2~29_sumout ))) ) ) ) # ( 
// !\spriteObstaculo2|sprite_x_reg [1] & ( \spriteObstaculo2|sprite_x_reg [2] & ( (!\vga|Add2~33_sumout ) # ((!\vga|Add2~37_sumout  & (\spriteObstaculo2|sprite_x_reg [0] & !\vga|Add2~29_sumout ))) ) ) ) # ( \spriteObstaculo2|sprite_x_reg [1] & ( 
// !\spriteObstaculo2|sprite_x_reg [2] & ( (!\vga|Add2~33_sumout  & ((!\vga|Add2~37_sumout ) # ((\spriteObstaculo2|sprite_x_reg [0] & !\vga|Add2~29_sumout )))) ) ) ) # ( !\spriteObstaculo2|sprite_x_reg [1] & ( !\spriteObstaculo2|sprite_x_reg [2] & ( 
// (!\vga|Add2~37_sumout  & (!\vga|Add2~33_sumout  & (\spriteObstaculo2|sprite_x_reg [0] & !\vga|Add2~29_sumout ))) ) ) )

	.dataa(!\vga|Add2~37_sumout ),
	.datab(!\vga|Add2~33_sumout ),
	.datac(!\spriteObstaculo2|sprite_x_reg [0]),
	.datad(!\vga|Add2~29_sumout ),
	.datae(!\spriteObstaculo2|sprite_x_reg [1]),
	.dataf(!\spriteObstaculo2|sprite_x_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|LessThan2~0 .extended_lut = "off";
defparam \spriteObstaculo2|LessThan2~0 .lut_mask = 64'h08008C88CECCEFEE;
defparam \spriteObstaculo2|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N45
cyclonev_lcell_comb \spriteObstaculo2|LessThan2~1 (
// Equation(s):
// \spriteObstaculo2|LessThan2~1_combout  = ( \spriteObstaculo2|sprite_x_reg [4] & ( \spriteObstaculo2|LessThan2~0_combout  & ( (!\vga|Add2~21_sumout ) # ((!\vga|Add2~25_sumout ) # (\spriteObstaculo2|sprite_x_reg [3])) ) ) ) # ( 
// !\spriteObstaculo2|sprite_x_reg [4] & ( \spriteObstaculo2|LessThan2~0_combout  & ( (!\vga|Add2~21_sumout  & ((!\vga|Add2~25_sumout ) # (\spriteObstaculo2|sprite_x_reg [3]))) ) ) ) # ( \spriteObstaculo2|sprite_x_reg [4] & ( 
// !\spriteObstaculo2|LessThan2~0_combout  & ( (!\vga|Add2~21_sumout ) # ((\spriteObstaculo2|sprite_x_reg [3] & !\vga|Add2~25_sumout )) ) ) ) # ( !\spriteObstaculo2|sprite_x_reg [4] & ( !\spriteObstaculo2|LessThan2~0_combout  & ( (!\vga|Add2~21_sumout  & 
// (\spriteObstaculo2|sprite_x_reg [3] & !\vga|Add2~25_sumout )) ) ) )

	.dataa(!\vga|Add2~21_sumout ),
	.datab(gnd),
	.datac(!\spriteObstaculo2|sprite_x_reg [3]),
	.datad(!\vga|Add2~25_sumout ),
	.datae(!\spriteObstaculo2|sprite_x_reg [4]),
	.dataf(!\spriteObstaculo2|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|LessThan2~1 .extended_lut = "off";
defparam \spriteObstaculo2|LessThan2~1 .lut_mask = 64'h0A00AFAAAA0AFFAF;
defparam \spriteObstaculo2|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N21
cyclonev_lcell_comb \red~27 (
// Equation(s):
// \red~27_combout  = ( \spriteObstaculo2|LessThan2~1_combout  & ( (\spriteObstaculo2|LessThan2~7_combout  & ((!\vga|Add2~17_sumout ) # (\spriteObstaculo2|sprite_x_reg [5]))) ) ) # ( !\spriteObstaculo2|LessThan2~1_combout  & ( (!\vga|Add2~17_sumout  & 
// (\spriteObstaculo2|LessThan2~7_combout  & \spriteObstaculo2|sprite_x_reg [5])) ) )

	.dataa(!\vga|Add2~17_sumout ),
	.datab(gnd),
	.datac(!\spriteObstaculo2|LessThan2~7_combout ),
	.datad(!\spriteObstaculo2|sprite_x_reg [5]),
	.datae(!\spriteObstaculo2|LessThan2~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~27 .extended_lut = "off";
defparam \red~27 .lut_mask = 64'h000A0A0F000A0A0F;
defparam \red~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N11
dffeas \spriteObstaculo2|sprite_y_reg[8] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle2|obstacle_y [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo2|sprite_y_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo2|sprite_y_reg[8] .is_wysiwyg = "true";
defparam \spriteObstaculo2|sprite_y_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N41
dffeas \spriteObstaculo2|sprite_y_reg[7] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle2|obstacle_y [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo2|sprite_y_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo2|sprite_y_reg[7] .is_wysiwyg = "true";
defparam \spriteObstaculo2|sprite_y_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N5
dffeas \spriteObstaculo2|sprite_y_reg[6] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle2|obstacle_y [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo2|sprite_y_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo2|sprite_y_reg[6] .is_wysiwyg = "true";
defparam \spriteObstaculo2|sprite_y_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N35
dffeas \spriteObstaculo2|sprite_y_reg[5] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle2|obstacle_y [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo2|sprite_y_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo2|sprite_y_reg[5] .is_wysiwyg = "true";
defparam \spriteObstaculo2|sprite_y_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N57
cyclonev_lcell_comb \spriteObstaculo2|Add0~0 (
// Equation(s):
// \spriteObstaculo2|Add0~0_combout  = ( \spriteObstaculo2|sprite_y_reg [5] & ( (\spriteObstaculo2|sprite_y_reg [7] & \spriteObstaculo2|sprite_y_reg [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteObstaculo2|sprite_y_reg [7]),
	.datad(!\spriteObstaculo2|sprite_y_reg [6]),
	.datae(gnd),
	.dataf(!\spriteObstaculo2|sprite_y_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|Add0~0 .extended_lut = "off";
defparam \spriteObstaculo2|Add0~0 .lut_mask = 64'h00000000000F000F;
defparam \spriteObstaculo2|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N32
dffeas \spriteObstaculo2|sprite_y_reg[9] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle2|obstacle_y [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo2|sprite_y_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo2|sprite_y_reg[9] .is_wysiwyg = "true";
defparam \spriteObstaculo2|sprite_y_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N45
cyclonev_lcell_comb \spriteObstaculo2|LessThan1~4 (
// Equation(s):
// \spriteObstaculo2|LessThan1~4_combout  = ( \spriteObstaculo2|sprite_y_reg [9] & ( (!\vga|Add3~21_sumout ) # ((!\vga|Add3~25_sumout  & ((\spriteObstaculo2|Add0~0_combout ) # (\spriteObstaculo2|sprite_y_reg [8]))) # (\vga|Add3~25_sumout  & 
// (\spriteObstaculo2|sprite_y_reg [8] & \spriteObstaculo2|Add0~0_combout ))) ) ) # ( !\spriteObstaculo2|sprite_y_reg [9] & ( (!\vga|Add3~21_sumout  & ((!\vga|Add3~25_sumout  & ((\spriteObstaculo2|Add0~0_combout ) # (\spriteObstaculo2|sprite_y_reg [8]))) # 
// (\vga|Add3~25_sumout  & (\spriteObstaculo2|sprite_y_reg [8] & \spriteObstaculo2|Add0~0_combout )))) ) )

	.dataa(!\vga|Add3~25_sumout ),
	.datab(!\vga|Add3~21_sumout ),
	.datac(!\spriteObstaculo2|sprite_y_reg [8]),
	.datad(!\spriteObstaculo2|Add0~0_combout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo2|sprite_y_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|LessThan1~4 .extended_lut = "off";
defparam \spriteObstaculo2|LessThan1~4 .lut_mask = 64'h088C088CCEEFCEEF;
defparam \spriteObstaculo2|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N15
cyclonev_lcell_comb \spriteObstaculo2|LessThan3~0 (
// Equation(s):
// \spriteObstaculo2|LessThan3~0_combout  = ( \spriteObstaculo2|sprite_x_reg [5] & ( (!\spriteObstaculo2|sprite_x_reg [6] & (\vga|Add2~5_sumout  & (!\vga|Add2~9_sumout  $ (\spriteObstaculo2|sprite_x_reg [7])))) # (\spriteObstaculo2|sprite_x_reg [6] & 
// (!\vga|Add2~5_sumout  & (!\vga|Add2~9_sumout  $ (!\spriteObstaculo2|sprite_x_reg [7])))) ) ) # ( !\spriteObstaculo2|sprite_x_reg [5] & ( (!\spriteObstaculo2|sprite_x_reg [6] & (!\vga|Add2~5_sumout  & (!\vga|Add2~9_sumout  $ (\spriteObstaculo2|sprite_x_reg 
// [7])))) # (\spriteObstaculo2|sprite_x_reg [6] & (\vga|Add2~5_sumout  & (!\vga|Add2~9_sumout  $ (\spriteObstaculo2|sprite_x_reg [7])))) ) )

	.dataa(!\spriteObstaculo2|sprite_x_reg [6]),
	.datab(!\vga|Add2~5_sumout ),
	.datac(!\vga|Add2~9_sumout ),
	.datad(!\spriteObstaculo2|sprite_x_reg [7]),
	.datae(gnd),
	.dataf(!\spriteObstaculo2|sprite_x_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|LessThan3~0 .extended_lut = "off";
defparam \spriteObstaculo2|LessThan3~0 .lut_mask = 64'h9009900924422442;
defparam \spriteObstaculo2|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y22_N45
cyclonev_lcell_comb \spriteObstaculo2|LessThan3~1 (
// Equation(s):
// \spriteObstaculo2|LessThan3~1_combout  = ( \spriteObstaculo2|sprite_x_reg [6] & ( \spriteObstaculo2|sprite_x_reg [5] & ( (!\vga|Add2~9_sumout  & !\spriteObstaculo2|sprite_x_reg [7]) ) ) ) # ( !\spriteObstaculo2|sprite_x_reg [6] & ( 
// \spriteObstaculo2|sprite_x_reg [5] & ( (!\vga|Add2~9_sumout  & ((!\vga|Add2~5_sumout ) # (\spriteObstaculo2|sprite_x_reg [7]))) # (\vga|Add2~9_sumout  & (!\vga|Add2~5_sumout  & \spriteObstaculo2|sprite_x_reg [7])) ) ) ) # ( \spriteObstaculo2|sprite_x_reg 
// [6] & ( !\spriteObstaculo2|sprite_x_reg [5] & ( (!\vga|Add2~9_sumout  & ((!\vga|Add2~5_sumout ) # (\spriteObstaculo2|sprite_x_reg [7]))) # (\vga|Add2~9_sumout  & (!\vga|Add2~5_sumout  & \spriteObstaculo2|sprite_x_reg [7])) ) ) ) # ( 
// !\spriteObstaculo2|sprite_x_reg [6] & ( !\spriteObstaculo2|sprite_x_reg [5] & ( (!\vga|Add2~9_sumout  & \spriteObstaculo2|sprite_x_reg [7]) ) ) )

	.dataa(!\vga|Add2~9_sumout ),
	.datab(gnd),
	.datac(!\vga|Add2~5_sumout ),
	.datad(!\spriteObstaculo2|sprite_x_reg [7]),
	.datae(!\spriteObstaculo2|sprite_x_reg [6]),
	.dataf(!\spriteObstaculo2|sprite_x_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|LessThan3~1 .extended_lut = "off";
defparam \spriteObstaculo2|LessThan3~1 .lut_mask = 64'h00AAA0FAA0FAAA00;
defparam \spriteObstaculo2|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N30
cyclonev_lcell_comb \spriteObstaculo2|LessThan3~2 (
// Equation(s):
// \spriteObstaculo2|LessThan3~2_combout  = ( !\spriteObstaculo2|LessThan3~1_combout  & ( (!\spriteObstaculo2|LessThan3~0_combout ) # ((!\vga|Add2~17_sumout  & (!\spriteObstaculo2|LessThan2~1_combout  & \spriteObstaculo2|sprite_x_reg [5])) # 
// (\vga|Add2~17_sumout  & ((!\spriteObstaculo2|LessThan2~1_combout ) # (\spriteObstaculo2|sprite_x_reg [5])))) ) )

	.dataa(!\vga|Add2~17_sumout ),
	.datab(!\spriteObstaculo2|LessThan2~1_combout ),
	.datac(!\spriteObstaculo2|sprite_x_reg [5]),
	.datad(!\spriteObstaculo2|LessThan3~0_combout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo2|LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|LessThan3~2 .extended_lut = "off";
defparam \spriteObstaculo2|LessThan3~2 .lut_mask = 64'hFF4DFF4D00000000;
defparam \spriteObstaculo2|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N12
cyclonev_lcell_comb \spriteObstaculo2|Add1~0 (
// Equation(s):
// \spriteObstaculo2|Add1~0_combout  = (\spriteObstaculo2|sprite_x_reg [6] & (\spriteObstaculo2|sprite_x_reg [5] & \spriteObstaculo2|sprite_x_reg [7]))

	.dataa(gnd),
	.datab(!\spriteObstaculo2|sprite_x_reg [6]),
	.datac(!\spriteObstaculo2|sprite_x_reg [5]),
	.datad(!\spriteObstaculo2|sprite_x_reg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|Add1~0 .extended_lut = "off";
defparam \spriteObstaculo2|Add1~0 .lut_mask = 64'h0003000300030003;
defparam \spriteObstaculo2|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N0
cyclonev_lcell_comb \spriteObstaculo2|LessThan3~3 (
// Equation(s):
// \spriteObstaculo2|LessThan3~3_combout  = ( \vga|Add2~13_sumout  & ( \vga|Add2~1_sumout  & ( (!\spriteObstaculo2|LessThan3~2_combout  & (\spriteObstaculo2|sprite_x_reg [9] & (!\spriteObstaculo2|sprite_x_reg [8] $ (!\spriteObstaculo2|Add1~0_combout )))) ) ) 
// ) # ( !\vga|Add2~13_sumout  & ( \vga|Add2~1_sumout  & ( (!\spriteObstaculo2|LessThan3~2_combout  & (!\spriteObstaculo2|sprite_x_reg [9] $ (((!\spriteObstaculo2|sprite_x_reg [8]) # (!\spriteObstaculo2|Add1~0_combout ))))) # 
// (\spriteObstaculo2|LessThan3~2_combout  & (\spriteObstaculo2|sprite_x_reg [9] & (!\spriteObstaculo2|sprite_x_reg [8] $ (!\spriteObstaculo2|Add1~0_combout )))) ) ) ) # ( \vga|Add2~13_sumout  & ( !\vga|Add2~1_sumout  & ( (!\spriteObstaculo2|sprite_x_reg [8] 
// & (((!\spriteObstaculo2|LessThan3~2_combout  & \spriteObstaculo2|Add1~0_combout )) # (\spriteObstaculo2|sprite_x_reg [9]))) # (\spriteObstaculo2|sprite_x_reg [8] & ((!\spriteObstaculo2|sprite_x_reg [9] & ((!\spriteObstaculo2|LessThan3~2_combout ) # 
// (\spriteObstaculo2|Add1~0_combout ))) # (\spriteObstaculo2|sprite_x_reg [9] & ((!\spriteObstaculo2|Add1~0_combout ))))) ) ) ) # ( !\vga|Add2~13_sumout  & ( !\vga|Add2~1_sumout  & ( (!\spriteObstaculo2|LessThan3~2_combout ) # 
// ((!\spriteObstaculo2|sprite_x_reg [8] & ((\spriteObstaculo2|Add1~0_combout ) # (\spriteObstaculo2|sprite_x_reg [9]))) # (\spriteObstaculo2|sprite_x_reg [8] & ((!\spriteObstaculo2|sprite_x_reg [9]) # (!\spriteObstaculo2|Add1~0_combout )))) ) ) )

	.dataa(!\spriteObstaculo2|sprite_x_reg [8]),
	.datab(!\spriteObstaculo2|LessThan3~2_combout ),
	.datac(!\spriteObstaculo2|sprite_x_reg [9]),
	.datad(!\spriteObstaculo2|Add1~0_combout ),
	.datae(!\vga|Add2~13_sumout ),
	.dataf(!\vga|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|LessThan3~3 .extended_lut = "off";
defparam \spriteObstaculo2|LessThan3~3 .lut_mask = 64'hDFFE4FDA0D4A0408;
defparam \spriteObstaculo2|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N0
cyclonev_lcell_comb \spriteObstaculo2|LessThan1~2 (
// Equation(s):
// \spriteObstaculo2|LessThan1~2_combout  = ( \vga|Add3~21_sumout  & ( (!\vga|Add3~25_sumout  & ((!\spriteObstaculo2|Add0~0_combout  & (\spriteObstaculo2|sprite_y_reg [9] & !\spriteObstaculo2|sprite_y_reg [8])) # (\spriteObstaculo2|Add0~0_combout  & 
// (!\spriteObstaculo2|sprite_y_reg [9] & \spriteObstaculo2|sprite_y_reg [8])))) # (\vga|Add3~25_sumout  & (\spriteObstaculo2|sprite_y_reg [9] & (!\spriteObstaculo2|Add0~0_combout  $ (!\spriteObstaculo2|sprite_y_reg [8])))) ) ) # ( !\vga|Add3~21_sumout  & ( 
// (!\vga|Add3~25_sumout  & ((!\spriteObstaculo2|Add0~0_combout  & (!\spriteObstaculo2|sprite_y_reg [9] & !\spriteObstaculo2|sprite_y_reg [8])) # (\spriteObstaculo2|Add0~0_combout  & (\spriteObstaculo2|sprite_y_reg [9] & \spriteObstaculo2|sprite_y_reg 
// [8])))) # (\vga|Add3~25_sumout  & (!\spriteObstaculo2|sprite_y_reg [9] & (!\spriteObstaculo2|Add0~0_combout  $ (!\spriteObstaculo2|sprite_y_reg [8])))) ) )

	.dataa(!\vga|Add3~25_sumout ),
	.datab(!\spriteObstaculo2|Add0~0_combout ),
	.datac(!\spriteObstaculo2|sprite_y_reg [9]),
	.datad(!\spriteObstaculo2|sprite_y_reg [8]),
	.datae(gnd),
	.dataf(!\vga|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|LessThan1~2 .extended_lut = "off";
defparam \spriteObstaculo2|LessThan1~2 .lut_mask = 64'h9042904209240924;
defparam \spriteObstaculo2|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y26_N53
dffeas \spriteObstaculo2|sprite_y_reg[4] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle2|obstacle_y [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo2|sprite_y_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo2|sprite_y_reg[4] .is_wysiwyg = "true";
defparam \spriteObstaculo2|sprite_y_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N29
dffeas \spriteObstaculo2|sprite_y_reg[2] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle2|obstacle_y [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo2|sprite_y_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo2|sprite_y_reg[2] .is_wysiwyg = "true";
defparam \spriteObstaculo2|sprite_y_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y26_N32
dffeas \spriteObstaculo2|sprite_y_reg[3] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle2|obstacle_y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo2|sprite_y_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo2|sprite_y_reg[3] .is_wysiwyg = "true";
defparam \spriteObstaculo2|sprite_y_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N36
cyclonev_lcell_comb \spriteObstaculo2|LessThan1~0 (
// Equation(s):
// \spriteObstaculo2|LessThan1~0_combout  = ( \spriteObstaculo2|sprite_y_reg [3] & ( \vga|Add3~29_sumout  & ( (!\vga|Add3~5_sumout  & ((!\vga|Add3~1_sumout ) # (\spriteObstaculo2|sprite_y_reg [4]))) # (\vga|Add3~5_sumout  & (!\vga|Add3~1_sumout  & 
// \spriteObstaculo2|sprite_y_reg [4])) ) ) ) # ( !\spriteObstaculo2|sprite_y_reg [3] & ( \vga|Add3~29_sumout  & ( (!\vga|Add3~5_sumout  & \spriteObstaculo2|sprite_y_reg [4]) ) ) ) # ( \spriteObstaculo2|sprite_y_reg [3] & ( !\vga|Add3~29_sumout  & ( 
// (!\vga|Add3~5_sumout  & ((!\vga|Add3~1_sumout ) # ((\spriteObstaculo2|sprite_y_reg [2]) # (\spriteObstaculo2|sprite_y_reg [4])))) # (\vga|Add3~5_sumout  & (\spriteObstaculo2|sprite_y_reg [4] & ((!\vga|Add3~1_sumout ) # (\spriteObstaculo2|sprite_y_reg 
// [2])))) ) ) ) # ( !\spriteObstaculo2|sprite_y_reg [3] & ( !\vga|Add3~29_sumout  & ( (!\vga|Add3~5_sumout  & (((!\vga|Add3~1_sumout  & \spriteObstaculo2|sprite_y_reg [2])) # (\spriteObstaculo2|sprite_y_reg [4]))) # (\vga|Add3~5_sumout  & 
// (!\vga|Add3~1_sumout  & (\spriteObstaculo2|sprite_y_reg [4] & \spriteObstaculo2|sprite_y_reg [2]))) ) ) )

	.dataa(!\vga|Add3~5_sumout ),
	.datab(!\vga|Add3~1_sumout ),
	.datac(!\spriteObstaculo2|sprite_y_reg [4]),
	.datad(!\spriteObstaculo2|sprite_y_reg [2]),
	.datae(!\spriteObstaculo2|sprite_y_reg [3]),
	.dataf(!\vga|Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|LessThan1~0 .extended_lut = "off";
defparam \spriteObstaculo2|LessThan1~0 .lut_mask = 64'h0A8E8EAF0A0A8E8E;
defparam \spriteObstaculo2|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N24
cyclonev_lcell_comb \spriteObstaculo2|LessThan1~1 (
// Equation(s):
// \spriteObstaculo2|LessThan1~1_combout  = ( \spriteObstaculo2|sprite_y_reg [5] & ( (!\spriteObstaculo2|sprite_y_reg [6] & ((!\vga|Add3~13_sumout ) # ((!\vga|Add3~9_sumout  & \spriteObstaculo2|LessThan1~0_combout )))) # (\spriteObstaculo2|sprite_y_reg [6] & 
// (!\vga|Add3~9_sumout  & (!\vga|Add3~13_sumout  & \spriteObstaculo2|LessThan1~0_combout ))) ) ) # ( !\spriteObstaculo2|sprite_y_reg [5] & ( (!\spriteObstaculo2|sprite_y_reg [6] & (!\vga|Add3~13_sumout  & ((!\vga|Add3~9_sumout ) # 
// (\spriteObstaculo2|LessThan1~0_combout )))) # (\spriteObstaculo2|sprite_y_reg [6] & ((!\vga|Add3~9_sumout ) # ((!\vga|Add3~13_sumout ) # (\spriteObstaculo2|LessThan1~0_combout )))) ) )

	.dataa(!\vga|Add3~9_sumout ),
	.datab(!\spriteObstaculo2|sprite_y_reg [6]),
	.datac(!\vga|Add3~13_sumout ),
	.datad(!\spriteObstaculo2|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo2|sprite_y_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|LessThan1~1 .extended_lut = "off";
defparam \spriteObstaculo2|LessThan1~1 .lut_mask = 64'hB2F3B2F3C0E8C0E8;
defparam \spriteObstaculo2|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N12
cyclonev_lcell_comb \spriteObstaculo2|LessThan1~3 (
// Equation(s):
// \spriteObstaculo2|LessThan1~3_combout  = ( \spriteObstaculo2|LessThan1~2_combout  & ( \spriteObstaculo2|LessThan1~1_combout  & ( (!\vga|Add3~17_sumout ) # (!\spriteObstaculo2|sprite_y_reg [7] $ (((!\spriteObstaculo2|sprite_y_reg [5]) # 
// (!\spriteObstaculo2|sprite_y_reg [6])))) ) ) ) # ( \spriteObstaculo2|LessThan1~2_combout  & ( !\spriteObstaculo2|LessThan1~1_combout  & ( (!\vga|Add3~17_sumout  & (!\spriteObstaculo2|sprite_y_reg [7] $ (((!\spriteObstaculo2|sprite_y_reg [5]) # 
// (!\spriteObstaculo2|sprite_y_reg [6]))))) ) ) )

	.dataa(!\spriteObstaculo2|sprite_y_reg [5]),
	.datab(!\vga|Add3~17_sumout ),
	.datac(!\spriteObstaculo2|sprite_y_reg [6]),
	.datad(!\spriteObstaculo2|sprite_y_reg [7]),
	.datae(!\spriteObstaculo2|LessThan1~2_combout ),
	.dataf(!\spriteObstaculo2|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|LessThan1~3 .extended_lut = "off";
defparam \spriteObstaculo2|LessThan1~3 .lut_mask = 64'h000004C80000CDFE;
defparam \spriteObstaculo2|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N33
cyclonev_lcell_comb \spriteObstaculo2|LessThan0~0 (
// Equation(s):
// \spriteObstaculo2|LessThan0~0_combout  = ( \vga|Add3~21_sumout  & ( \spriteObstaculo2|sprite_y_reg [9] & ( (!\vga|Add3~25_sumout  & (!\spriteObstaculo2|sprite_y_reg [8] & (!\spriteObstaculo2|sprite_y_reg [7] $ (\vga|Add3~17_sumout )))) # 
// (\vga|Add3~25_sumout  & (\spriteObstaculo2|sprite_y_reg [8] & (!\spriteObstaculo2|sprite_y_reg [7] $ (\vga|Add3~17_sumout )))) ) ) ) # ( !\vga|Add3~21_sumout  & ( !\spriteObstaculo2|sprite_y_reg [9] & ( (!\vga|Add3~25_sumout  & 
// (!\spriteObstaculo2|sprite_y_reg [8] & (!\spriteObstaculo2|sprite_y_reg [7] $ (\vga|Add3~17_sumout )))) # (\vga|Add3~25_sumout  & (\spriteObstaculo2|sprite_y_reg [8] & (!\spriteObstaculo2|sprite_y_reg [7] $ (\vga|Add3~17_sumout )))) ) ) )

	.dataa(!\vga|Add3~25_sumout ),
	.datab(!\spriteObstaculo2|sprite_y_reg [7]),
	.datac(!\vga|Add3~17_sumout ),
	.datad(!\spriteObstaculo2|sprite_y_reg [8]),
	.datae(!\vga|Add3~21_sumout ),
	.dataf(!\spriteObstaculo2|sprite_y_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|LessThan0~0 .extended_lut = "off";
defparam \spriteObstaculo2|LessThan0~0 .lut_mask = 64'h8241000000008241;
defparam \spriteObstaculo2|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N48
cyclonev_lcell_comb \red~26 (
// Equation(s):
// \red~26_combout  = ( \spriteObstaculo2|sprite_y_reg [6] & ( \spriteObstaculo2|LessThan0~0_combout  & ( (!\vga|Add3~13_sumout ) # ((!\spriteObstaculo2|LessThan1~0_combout  & (\spriteObstaculo2|sprite_y_reg [5] & !\vga|Add3~9_sumout )) # 
// (\spriteObstaculo2|LessThan1~0_combout  & ((!\vga|Add3~9_sumout ) # (\spriteObstaculo2|sprite_y_reg [5])))) ) ) ) # ( !\spriteObstaculo2|sprite_y_reg [6] & ( \spriteObstaculo2|LessThan0~0_combout  & ( (!\vga|Add3~13_sumout  & 
// ((!\spriteObstaculo2|LessThan1~0_combout  & (\spriteObstaculo2|sprite_y_reg [5] & !\vga|Add3~9_sumout )) # (\spriteObstaculo2|LessThan1~0_combout  & ((!\vga|Add3~9_sumout ) # (\spriteObstaculo2|sprite_y_reg [5]))))) ) ) )

	.dataa(!\vga|Add3~13_sumout ),
	.datab(!\spriteObstaculo2|LessThan1~0_combout ),
	.datac(!\spriteObstaculo2|sprite_y_reg [5]),
	.datad(!\vga|Add3~9_sumout ),
	.datae(!\spriteObstaculo2|sprite_y_reg [6]),
	.dataf(!\spriteObstaculo2|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~26 .extended_lut = "off";
defparam \red~26 .lut_mask = 64'h000000002A02BFAB;
defparam \red~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N36
cyclonev_lcell_comb \spriteObstaculo2|LessThan2~5 (
// Equation(s):
// \spriteObstaculo2|LessThan2~5_combout  = ( \spriteObstaculo2|LessThan2~4_combout  & ( (\spriteObstaculo2|sprite_x_reg [7] & !\vga|Add2~9_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteObstaculo2|sprite_x_reg [7]),
	.datad(!\vga|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo2|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|LessThan2~5 .extended_lut = "off";
defparam \spriteObstaculo2|LessThan2~5 .lut_mask = 64'h000000000F000F00;
defparam \spriteObstaculo2|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N33
cyclonev_lcell_comb \spriteObstaculo2|LessThan2~2 (
// Equation(s):
// \spriteObstaculo2|LessThan2~2_combout  = ( \spriteObstaculo2|sprite_x_reg [9] & ( !\vga|Add2~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add2~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteObstaculo2|sprite_x_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|LessThan2~2 .extended_lut = "off";
defparam \spriteObstaculo2|LessThan2~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \spriteObstaculo2|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N27
cyclonev_lcell_comb \spriteObstaculo2|LessThan2~3 (
// Equation(s):
// \spriteObstaculo2|LessThan2~3_combout  = ( \spriteObstaculo2|sprite_x_reg [8] & ( (!\vga|Add2~13_sumout  & (!\vga|Add2~1_sumout  $ (\spriteObstaculo2|sprite_x_reg [9]))) ) )

	.dataa(gnd),
	.datab(!\vga|Add2~1_sumout ),
	.datac(!\vga|Add2~13_sumout ),
	.datad(!\spriteObstaculo2|sprite_x_reg [9]),
	.datae(!\spriteObstaculo2|sprite_x_reg [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|LessThan2~3 .extended_lut = "off";
defparam \spriteObstaculo2|LessThan2~3 .lut_mask = 64'h0000C0300000C030;
defparam \spriteObstaculo2|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N15
cyclonev_lcell_comb \spriteObstaculo2|LessThan2~6 (
// Equation(s):
// \spriteObstaculo2|LessThan2~6_combout  = ( !\vga|Add2~5_sumout  & ( (\spriteObstaculo2|sprite_x_reg [6] & (\spriteObstaculo2|LessThan2~4_combout  & (!\spriteObstaculo2|sprite_x_reg [7] $ (\vga|Add2~9_sumout )))) ) )

	.dataa(!\spriteObstaculo2|sprite_x_reg [7]),
	.datab(!\spriteObstaculo2|sprite_x_reg [6]),
	.datac(!\spriteObstaculo2|LessThan2~4_combout ),
	.datad(!\vga|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\vga|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|LessThan2~6 .extended_lut = "off";
defparam \spriteObstaculo2|LessThan2~6 .lut_mask = 64'h0201020100000000;
defparam \spriteObstaculo2|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N6
cyclonev_lcell_comb \red~24 (
// Equation(s):
// \red~24_combout  = ( \vga|Add3~17_sumout  & ( \spriteObstaculo2|sprite_y_reg [7] & ( (!\spriteObstaculo2|sprite_y_reg [9] & (!\vga|Add3~25_sumout  & (!\vga|Add3~21_sumout  & \spriteObstaculo2|sprite_y_reg [8]))) # (\spriteObstaculo2|sprite_y_reg [9] & 
// ((!\vga|Add3~21_sumout ) # ((!\vga|Add3~25_sumout  & \spriteObstaculo2|sprite_y_reg [8])))) ) ) ) # ( !\vga|Add3~17_sumout  & ( \spriteObstaculo2|sprite_y_reg [7] & ( (!\spriteObstaculo2|sprite_y_reg [9] & (!\vga|Add3~21_sumout  & ((!\vga|Add3~25_sumout ) 
// # (\spriteObstaculo2|sprite_y_reg [8])))) # (\spriteObstaculo2|sprite_y_reg [9] & ((!\vga|Add3~25_sumout ) # ((!\vga|Add3~21_sumout ) # (\spriteObstaculo2|sprite_y_reg [8])))) ) ) ) # ( \vga|Add3~17_sumout  & ( !\spriteObstaculo2|sprite_y_reg [7] & ( 
// (!\spriteObstaculo2|sprite_y_reg [9] & (!\vga|Add3~25_sumout  & (!\vga|Add3~21_sumout  & \spriteObstaculo2|sprite_y_reg [8]))) # (\spriteObstaculo2|sprite_y_reg [9] & ((!\vga|Add3~21_sumout ) # ((!\vga|Add3~25_sumout  & \spriteObstaculo2|sprite_y_reg 
// [8])))) ) ) ) # ( !\vga|Add3~17_sumout  & ( !\spriteObstaculo2|sprite_y_reg [7] & ( (!\spriteObstaculo2|sprite_y_reg [9] & (!\vga|Add3~25_sumout  & (!\vga|Add3~21_sumout  & \spriteObstaculo2|sprite_y_reg [8]))) # (\spriteObstaculo2|sprite_y_reg [9] & 
// ((!\vga|Add3~21_sumout ) # ((!\vga|Add3~25_sumout  & \spriteObstaculo2|sprite_y_reg [8])))) ) ) )

	.dataa(!\vga|Add3~25_sumout ),
	.datab(!\spriteObstaculo2|sprite_y_reg [9]),
	.datac(!\vga|Add3~21_sumout ),
	.datad(!\spriteObstaculo2|sprite_y_reg [8]),
	.datae(!\vga|Add3~17_sumout ),
	.dataf(!\spriteObstaculo2|sprite_y_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~24 .extended_lut = "off";
defparam \red~24 .lut_mask = 64'h30B230B2B2F330B2;
defparam \red~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N54
cyclonev_lcell_comb \red~25 (
// Equation(s):
// \red~25_combout  = ( !\red~24_combout  & ( !game_over[0] & ( (!\spriteObstaculo2|LessThan2~5_combout  & (!\spriteObstaculo2|LessThan2~2_combout  & (!\spriteObstaculo2|LessThan2~3_combout  & !\spriteObstaculo2|LessThan2~6_combout ))) ) ) )

	.dataa(!\spriteObstaculo2|LessThan2~5_combout ),
	.datab(!\spriteObstaculo2|LessThan2~2_combout ),
	.datac(!\spriteObstaculo2|LessThan2~3_combout ),
	.datad(!\spriteObstaculo2|LessThan2~6_combout ),
	.datae(!\red~24_combout ),
	.dataf(!game_over[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~25 .extended_lut = "off";
defparam \red~25 .lut_mask = 64'h8000000000000000;
defparam \red~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y25_N48
cyclonev_lcell_comb \red~28 (
// Equation(s):
// \red~28_combout  = ( !\red~26_combout  & ( \red~25_combout  & ( (!\red~27_combout  & (\spriteObstaculo2|LessThan3~3_combout  & ((\spriteObstaculo2|LessThan1~3_combout ) # (\spriteObstaculo2|LessThan1~4_combout )))) ) ) )

	.dataa(!\red~27_combout ),
	.datab(!\spriteObstaculo2|LessThan1~4_combout ),
	.datac(!\spriteObstaculo2|LessThan3~3_combout ),
	.datad(!\spriteObstaculo2|LessThan1~3_combout ),
	.datae(!\red~26_combout ),
	.dataf(!\red~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~28 .extended_lut = "off";
defparam \red~28 .lut_mask = 64'h00000000020A0000;
defparam \red~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N47
dffeas \spriteObstaculo1|sprite_x_reg[7] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle1|obstacle_x [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo1|sprite_x_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo1|sprite_x_reg[7] .is_wysiwyg = "true";
defparam \spriteObstaculo1|sprite_x_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N17
dffeas \spriteObstaculo1|sprite_x_reg[6] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle1|obstacle_x [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo1|sprite_x_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo1|sprite_x_reg[6] .is_wysiwyg = "true";
defparam \spriteObstaculo1|sprite_x_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N41
dffeas \spriteObstaculo1|sprite_x_reg[9] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle1|obstacle_x [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo1|sprite_x_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo1|sprite_x_reg[9] .is_wysiwyg = "true";
defparam \spriteObstaculo1|sprite_x_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N38
dffeas \spriteObstaculo1|sprite_x_reg[8] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle1|obstacle_x [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo1|sprite_x_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo1|sprite_x_reg[8] .is_wysiwyg = "true";
defparam \spriteObstaculo1|sprite_x_reg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N33
cyclonev_lcell_comb \spriteObstaculo1|LessThan2~0 (
// Equation(s):
// \spriteObstaculo1|LessThan2~0_combout  = ( \spriteObstaculo1|sprite_x_reg [8] & ( (\vga|Add2~13_sumout  & (!\spriteObstaculo1|sprite_x_reg [9] $ (\vga|Add2~1_sumout ))) ) ) # ( !\spriteObstaculo1|sprite_x_reg [8] & ( (!\vga|Add2~13_sumout  & 
// (!\spriteObstaculo1|sprite_x_reg [9] $ (\vga|Add2~1_sumout ))) ) )

	.dataa(gnd),
	.datab(!\spriteObstaculo1|sprite_x_reg [9]),
	.datac(!\vga|Add2~13_sumout ),
	.datad(!\vga|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo1|sprite_x_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|LessThan2~0 .extended_lut = "off";
defparam \spriteObstaculo1|LessThan2~0 .lut_mask = 64'hC030C0300C030C03;
defparam \spriteObstaculo1|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N24
cyclonev_lcell_comb \spriteObstaculo1|LessThan2~1 (
// Equation(s):
// \spriteObstaculo1|LessThan2~1_combout  = ( \spriteObstaculo1|sprite_x_reg [6] & ( \spriteObstaculo1|LessThan2~0_combout  & ( (\vga|Add2~5_sumout  & (!\vga|Add2~9_sumout  $ (\spriteObstaculo1|sprite_x_reg [7]))) ) ) ) # ( !\spriteObstaculo1|sprite_x_reg 
// [6] & ( \spriteObstaculo1|LessThan2~0_combout  & ( (!\vga|Add2~5_sumout  & (!\vga|Add2~9_sumout  $ (\spriteObstaculo1|sprite_x_reg [7]))) ) ) )

	.dataa(!\vga|Add2~9_sumout ),
	.datab(gnd),
	.datac(!\vga|Add2~5_sumout ),
	.datad(!\spriteObstaculo1|sprite_x_reg [7]),
	.datae(!\spriteObstaculo1|sprite_x_reg [6]),
	.dataf(!\spriteObstaculo1|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|LessThan2~1 .extended_lut = "off";
defparam \spriteObstaculo1|LessThan2~1 .lut_mask = 64'h00000000A0500A05;
defparam \spriteObstaculo1|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y21_N11
dffeas \spriteObstaculo1|sprite_x_reg[5] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle1|obstacle_x [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo1|sprite_x_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo1|sprite_x_reg[5] .is_wysiwyg = "true";
defparam \spriteObstaculo1|sprite_x_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N5
dffeas \spriteObstaculo1|sprite_x_reg[2] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle1|obstacle_x [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo1|sprite_x_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo1|sprite_x_reg[2] .is_wysiwyg = "true";
defparam \spriteObstaculo1|sprite_x_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N23
dffeas \spriteObstaculo1|sprite_x_reg[1] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle1|obstacle_x [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo1|sprite_x_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo1|sprite_x_reg[1] .is_wysiwyg = "true";
defparam \spriteObstaculo1|sprite_x_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N20
dffeas \spriteObstaculo1|sprite_x_reg[0] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle1|obstacle_x [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo1|sprite_x_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo1|sprite_x_reg[0] .is_wysiwyg = "true";
defparam \spriteObstaculo1|sprite_x_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N24
cyclonev_lcell_comb \spriteObstaculo1|LessThan2~2 (
// Equation(s):
// \spriteObstaculo1|LessThan2~2_combout  = ( \vga|Add2~37_sumout  & ( \vga|Add2~29_sumout  & ( (\spriteObstaculo1|sprite_x_reg [2] & !\vga|Add2~33_sumout ) ) ) ) # ( !\vga|Add2~37_sumout  & ( \vga|Add2~29_sumout  & ( (!\spriteObstaculo1|sprite_x_reg [2] & 
// (!\vga|Add2~33_sumout  & \spriteObstaculo1|sprite_x_reg [1])) # (\spriteObstaculo1|sprite_x_reg [2] & ((!\vga|Add2~33_sumout ) # (\spriteObstaculo1|sprite_x_reg [1]))) ) ) ) # ( \vga|Add2~37_sumout  & ( !\vga|Add2~29_sumout  & ( 
// (!\spriteObstaculo1|sprite_x_reg [2] & (!\vga|Add2~33_sumout  & (\spriteObstaculo1|sprite_x_reg [1] & \spriteObstaculo1|sprite_x_reg [0]))) # (\spriteObstaculo1|sprite_x_reg [2] & ((!\vga|Add2~33_sumout ) # ((\spriteObstaculo1|sprite_x_reg [1] & 
// \spriteObstaculo1|sprite_x_reg [0])))) ) ) ) # ( !\vga|Add2~37_sumout  & ( !\vga|Add2~29_sumout  & ( (!\spriteObstaculo1|sprite_x_reg [2] & (!\vga|Add2~33_sumout  & ((\spriteObstaculo1|sprite_x_reg [0]) # (\spriteObstaculo1|sprite_x_reg [1])))) # 
// (\spriteObstaculo1|sprite_x_reg [2] & ((!\vga|Add2~33_sumout ) # ((\spriteObstaculo1|sprite_x_reg [0]) # (\spriteObstaculo1|sprite_x_reg [1])))) ) ) )

	.dataa(!\spriteObstaculo1|sprite_x_reg [2]),
	.datab(!\vga|Add2~33_sumout ),
	.datac(!\spriteObstaculo1|sprite_x_reg [1]),
	.datad(!\spriteObstaculo1|sprite_x_reg [0]),
	.datae(!\vga|Add2~37_sumout ),
	.dataf(!\vga|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|LessThan2~2 .extended_lut = "off";
defparam \spriteObstaculo1|LessThan2~2 .lut_mask = 64'h4DDD444D4D4D4444;
defparam \spriteObstaculo1|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N11
dffeas \spriteObstaculo1|sprite_x_reg[3] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle1|obstacle_x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo1|sprite_x_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo1|sprite_x_reg[3] .is_wysiwyg = "true";
defparam \spriteObstaculo1|sprite_x_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N13
dffeas \spriteObstaculo1|sprite_x_reg[4] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle1|obstacle_x [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo1|sprite_x_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo1|sprite_x_reg[4] .is_wysiwyg = "true";
defparam \spriteObstaculo1|sprite_x_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N42
cyclonev_lcell_comb \spriteObstaculo1|LessThan2~3 (
// Equation(s):
// \spriteObstaculo1|LessThan2~3_combout  = ( \spriteObstaculo1|sprite_x_reg [4] & ( (!\vga|Add2~21_sumout ) # ((!\vga|Add2~25_sumout  & ((\spriteObstaculo1|sprite_x_reg [3]) # (\spriteObstaculo1|LessThan2~2_combout ))) # (\vga|Add2~25_sumout  & 
// (\spriteObstaculo1|LessThan2~2_combout  & \spriteObstaculo1|sprite_x_reg [3]))) ) ) # ( !\spriteObstaculo1|sprite_x_reg [4] & ( (!\vga|Add2~21_sumout  & ((!\vga|Add2~25_sumout  & ((\spriteObstaculo1|sprite_x_reg [3]) # 
// (\spriteObstaculo1|LessThan2~2_combout ))) # (\vga|Add2~25_sumout  & (\spriteObstaculo1|LessThan2~2_combout  & \spriteObstaculo1|sprite_x_reg [3])))) ) )

	.dataa(!\vga|Add2~25_sumout ),
	.datab(!\spriteObstaculo1|LessThan2~2_combout ),
	.datac(!\spriteObstaculo1|sprite_x_reg [3]),
	.datad(!\vga|Add2~21_sumout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo1|sprite_x_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|LessThan2~3 .extended_lut = "off";
defparam \spriteObstaculo1|LessThan2~3 .lut_mask = 64'h2B002B00FF2BFF2B;
defparam \spriteObstaculo1|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N30
cyclonev_lcell_comb \red~29 (
// Equation(s):
// \red~29_combout  = ( \spriteObstaculo1|LessThan2~3_combout  & ( (\spriteObstaculo1|LessThan2~1_combout  & ((!\vga|Add2~17_sumout ) # (\spriteObstaculo1|sprite_x_reg [5]))) ) ) # ( !\spriteObstaculo1|LessThan2~3_combout  & ( 
// (\spriteObstaculo1|LessThan2~1_combout  & (!\vga|Add2~17_sumout  & \spriteObstaculo1|sprite_x_reg [5])) ) )

	.dataa(!\spriteObstaculo1|LessThan2~1_combout ),
	.datab(gnd),
	.datac(!\vga|Add2~17_sumout ),
	.datad(!\spriteObstaculo1|sprite_x_reg [5]),
	.datae(gnd),
	.dataf(!\spriteObstaculo1|LessThan2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~29 .extended_lut = "off";
defparam \red~29 .lut_mask = 64'h0050005050555055;
defparam \red~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N54
cyclonev_lcell_comb \spriteObstaculo1|LessThan2~5 (
// Equation(s):
// \spriteObstaculo1|LessThan2~5_combout  = ( !\vga|Add2~9_sumout  & ( \spriteObstaculo1|sprite_x_reg [7] ) )

	.dataa(gnd),
	.datab(!\spriteObstaculo1|sprite_x_reg [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|LessThan2~5 .extended_lut = "off";
defparam \spriteObstaculo1|LessThan2~5 .lut_mask = 64'h3333333300000000;
defparam \spriteObstaculo1|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N0
cyclonev_lcell_comb \red~31 (
// Equation(s):
// \red~31_combout  = ( \spriteObstaculo1|LessThan2~5_combout  & ( !game_over[0] & ( (!\vga|Add2~1_sumout  & (!\spriteObstaculo1|sprite_x_reg [9] & (!\spriteObstaculo1|sprite_x_reg [8] & \vga|Add2~13_sumout ))) # (\vga|Add2~1_sumout  & 
// ((!\spriteObstaculo1|sprite_x_reg [9]) # ((!\spriteObstaculo1|sprite_x_reg [8] & \vga|Add2~13_sumout )))) ) ) ) # ( !\spriteObstaculo1|LessThan2~5_combout  & ( !game_over[0] & ( (!\vga|Add2~1_sumout  & (!\spriteObstaculo1|sprite_x_reg [9] & 
// ((!\spriteObstaculo1|sprite_x_reg [8]) # (\vga|Add2~13_sumout )))) # (\vga|Add2~1_sumout  & ((!\spriteObstaculo1|sprite_x_reg [9]) # ((!\spriteObstaculo1|sprite_x_reg [8]) # (\vga|Add2~13_sumout )))) ) ) )

	.dataa(!\vga|Add2~1_sumout ),
	.datab(!\spriteObstaculo1|sprite_x_reg [9]),
	.datac(!\spriteObstaculo1|sprite_x_reg [8]),
	.datad(!\vga|Add2~13_sumout ),
	.datae(!\spriteObstaculo1|LessThan2~5_combout ),
	.dataf(!game_over[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~31 .extended_lut = "off";
defparam \red~31 .lut_mask = 64'hD4DD44D400000000;
defparam \red~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N57
cyclonev_lcell_comb \spriteObstaculo1|LessThan2~4 (
// Equation(s):
// \spriteObstaculo1|LessThan2~4_combout  = ( \spriteObstaculo1|LessThan2~0_combout  & ( (\spriteObstaculo1|sprite_x_reg [6] & (!\vga|Add2~5_sumout  & (!\vga|Add2~9_sumout  $ (\spriteObstaculo1|sprite_x_reg [7])))) ) )

	.dataa(!\vga|Add2~9_sumout ),
	.datab(!\spriteObstaculo1|sprite_x_reg [7]),
	.datac(!\spriteObstaculo1|sprite_x_reg [6]),
	.datad(!\vga|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo1|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|LessThan2~4 .extended_lut = "off";
defparam \spriteObstaculo1|LessThan2~4 .lut_mask = 64'h0000000009000900;
defparam \spriteObstaculo1|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N2
dffeas \spriteObstaculo1|sprite_y_reg[9] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle1|obstacle_y [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo1|sprite_y_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo1|sprite_y_reg[9] .is_wysiwyg = "true";
defparam \spriteObstaculo1|sprite_y_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N38
dffeas \spriteObstaculo1|sprite_y_reg[8] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle1|obstacle_y [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo1|sprite_y_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo1|sprite_y_reg[8] .is_wysiwyg = "true";
defparam \spriteObstaculo1|sprite_y_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N44
dffeas \spriteObstaculo1|sprite_y_reg[7] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle1|obstacle_y [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo1|sprite_y_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo1|sprite_y_reg[7] .is_wysiwyg = "true";
defparam \spriteObstaculo1|sprite_y_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N12
cyclonev_lcell_comb \red~30 (
// Equation(s):
// \red~30_combout  = ( \vga|Add3~17_sumout  & ( \vga|Add3~21_sumout  & ( (\spriteObstaculo1|sprite_y_reg [9] & (\spriteObstaculo1|sprite_y_reg [8] & !\vga|Add3~25_sumout )) ) ) ) # ( !\vga|Add3~17_sumout  & ( \vga|Add3~21_sumout  & ( 
// (\spriteObstaculo1|sprite_y_reg [9] & ((!\spriteObstaculo1|sprite_y_reg [8] & (!\vga|Add3~25_sumout  & \spriteObstaculo1|sprite_y_reg [7])) # (\spriteObstaculo1|sprite_y_reg [8] & ((!\vga|Add3~25_sumout ) # (\spriteObstaculo1|sprite_y_reg [7]))))) ) ) ) # 
// ( \vga|Add3~17_sumout  & ( !\vga|Add3~21_sumout  & ( ((\spriteObstaculo1|sprite_y_reg [8] & !\vga|Add3~25_sumout )) # (\spriteObstaculo1|sprite_y_reg [9]) ) ) ) # ( !\vga|Add3~17_sumout  & ( !\vga|Add3~21_sumout  & ( ((!\spriteObstaculo1|sprite_y_reg [8] 
// & (!\vga|Add3~25_sumout  & \spriteObstaculo1|sprite_y_reg [7])) # (\spriteObstaculo1|sprite_y_reg [8] & ((!\vga|Add3~25_sumout ) # (\spriteObstaculo1|sprite_y_reg [7])))) # (\spriteObstaculo1|sprite_y_reg [9]) ) ) )

	.dataa(!\spriteObstaculo1|sprite_y_reg [9]),
	.datab(!\spriteObstaculo1|sprite_y_reg [8]),
	.datac(!\vga|Add3~25_sumout ),
	.datad(!\spriteObstaculo1|sprite_y_reg [7]),
	.datae(!\vga|Add3~17_sumout ),
	.dataf(!\vga|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~30 .extended_lut = "off";
defparam \red~30 .lut_mask = 64'h75F7757510511010;
defparam \red~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N45
cyclonev_lcell_comb \spriteObstaculo1|Add1~0 (
// Equation(s):
// \spriteObstaculo1|Add1~0_combout  = ( \spriteObstaculo1|sprite_x_reg [6] & ( (\spriteObstaculo1|sprite_x_reg [5] & \spriteObstaculo1|sprite_x_reg [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteObstaculo1|sprite_x_reg [5]),
	.datad(!\spriteObstaculo1|sprite_x_reg [7]),
	.datae(gnd),
	.dataf(!\spriteObstaculo1|sprite_x_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|Add1~0 .extended_lut = "off";
defparam \spriteObstaculo1|Add1~0 .lut_mask = 64'h00000000000F000F;
defparam \spriteObstaculo1|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N51
cyclonev_lcell_comb \spriteObstaculo1|LessThan3~4 (
// Equation(s):
// \spriteObstaculo1|LessThan3~4_combout  = ( \spriteObstaculo1|sprite_x_reg [8] & ( (!\spriteObstaculo1|sprite_x_reg [9] & (!\vga|Add2~1_sumout  & ((!\vga|Add2~13_sumout ) # (\spriteObstaculo1|Add1~0_combout )))) # (\spriteObstaculo1|sprite_x_reg [9] & 
// (!\spriteObstaculo1|Add1~0_combout  & ((!\vga|Add2~1_sumout ) # (!\vga|Add2~13_sumout )))) ) ) # ( !\spriteObstaculo1|sprite_x_reg [8] & ( (!\vga|Add2~1_sumout  & (((!\vga|Add2~13_sumout  & \spriteObstaculo1|Add1~0_combout )) # 
// (\spriteObstaculo1|sprite_x_reg [9]))) # (\vga|Add2~1_sumout  & (\spriteObstaculo1|sprite_x_reg [9] & (!\vga|Add2~13_sumout  & \spriteObstaculo1|Add1~0_combout ))) ) )

	.dataa(!\vga|Add2~1_sumout ),
	.datab(!\spriteObstaculo1|sprite_x_reg [9]),
	.datac(!\vga|Add2~13_sumout ),
	.datad(!\spriteObstaculo1|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo1|sprite_x_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|LessThan3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|LessThan3~4 .extended_lut = "off";
defparam \spriteObstaculo1|LessThan3~4 .lut_mask = 64'h22B222B2B288B288;
defparam \spriteObstaculo1|LessThan3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N15
cyclonev_lcell_comb \spriteObstaculo1|LessThan3~0 (
// Equation(s):
// \spriteObstaculo1|LessThan3~0_combout  = ( \vga|Add2~5_sumout  & ( (!\spriteObstaculo1|sprite_x_reg [5] & (\spriteObstaculo1|sprite_x_reg [6] & (!\spriteObstaculo1|sprite_x_reg [7] $ (\vga|Add2~9_sumout )))) # (\spriteObstaculo1|sprite_x_reg [5] & 
// (!\spriteObstaculo1|sprite_x_reg [6] & (!\spriteObstaculo1|sprite_x_reg [7] $ (\vga|Add2~9_sumout )))) ) ) # ( !\vga|Add2~5_sumout  & ( (!\spriteObstaculo1|sprite_x_reg [5] & (!\spriteObstaculo1|sprite_x_reg [6] & (!\spriteObstaculo1|sprite_x_reg [7] $ 
// (\vga|Add2~9_sumout )))) # (\spriteObstaculo1|sprite_x_reg [5] & (\spriteObstaculo1|sprite_x_reg [6] & (!\spriteObstaculo1|sprite_x_reg [7] $ (!\vga|Add2~9_sumout )))) ) )

	.dataa(!\spriteObstaculo1|sprite_x_reg [5]),
	.datab(!\spriteObstaculo1|sprite_x_reg [7]),
	.datac(!\vga|Add2~9_sumout ),
	.datad(!\spriteObstaculo1|sprite_x_reg [6]),
	.datae(gnd),
	.dataf(!\vga|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|LessThan3~0 .extended_lut = "off";
defparam \spriteObstaculo1|LessThan3~0 .lut_mask = 64'h8214821441824182;
defparam \spriteObstaculo1|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N12
cyclonev_lcell_comb \spriteObstaculo1|LessThan3~1 (
// Equation(s):
// \spriteObstaculo1|LessThan3~1_combout  = ( \spriteObstaculo1|sprite_x_reg [6] & ( (!\spriteObstaculo1|sprite_x_reg [7] & (!\vga|Add2~9_sumout  & ((!\vga|Add2~5_sumout ) # (\spriteObstaculo1|sprite_x_reg [5])))) # (\spriteObstaculo1|sprite_x_reg [7] & 
// (!\spriteObstaculo1|sprite_x_reg [5] & ((!\vga|Add2~9_sumout ) # (!\vga|Add2~5_sumout )))) ) ) # ( !\spriteObstaculo1|sprite_x_reg [6] & ( (!\spriteObstaculo1|sprite_x_reg [7] & (\spriteObstaculo1|sprite_x_reg [5] & (!\vga|Add2~9_sumout  & 
// !\vga|Add2~5_sumout ))) # (\spriteObstaculo1|sprite_x_reg [7] & ((!\vga|Add2~9_sumout ) # ((\spriteObstaculo1|sprite_x_reg [5] & !\vga|Add2~5_sumout )))) ) )

	.dataa(!\spriteObstaculo1|sprite_x_reg [5]),
	.datab(!\spriteObstaculo1|sprite_x_reg [7]),
	.datac(!\vga|Add2~9_sumout ),
	.datad(!\vga|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo1|sprite_x_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|LessThan3~1 .extended_lut = "off";
defparam \spriteObstaculo1|LessThan3~1 .lut_mask = 64'h71307130E260E260;
defparam \spriteObstaculo1|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N48
cyclonev_lcell_comb \spriteObstaculo1|LessThan3~2 (
// Equation(s):
// \spriteObstaculo1|LessThan3~2_combout  = ( \spriteObstaculo1|sprite_x_reg [8] & ( (!\vga|Add2~13_sumout  & (\spriteObstaculo1|Add1~0_combout  & (!\vga|Add2~1_sumout  $ (!\spriteObstaculo1|sprite_x_reg [9])))) # (\vga|Add2~13_sumout  & 
// (!\spriteObstaculo1|Add1~0_combout  & (!\vga|Add2~1_sumout  $ (\spriteObstaculo1|sprite_x_reg [9])))) ) ) # ( !\spriteObstaculo1|sprite_x_reg [8] & ( (!\vga|Add2~1_sumout  & (!\spriteObstaculo1|sprite_x_reg [9] & (!\vga|Add2~13_sumout  $ 
// (\spriteObstaculo1|Add1~0_combout )))) # (\vga|Add2~1_sumout  & (\spriteObstaculo1|sprite_x_reg [9] & (!\vga|Add2~13_sumout  $ (\spriteObstaculo1|Add1~0_combout )))) ) )

	.dataa(!\vga|Add2~1_sumout ),
	.datab(!\spriteObstaculo1|sprite_x_reg [9]),
	.datac(!\vga|Add2~13_sumout ),
	.datad(!\spriteObstaculo1|Add1~0_combout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo1|sprite_x_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|LessThan3~2 .extended_lut = "off";
defparam \spriteObstaculo1|LessThan3~2 .lut_mask = 64'h9009900909600960;
defparam \spriteObstaculo1|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N36
cyclonev_lcell_comb \spriteObstaculo1|LessThan3~3 (
// Equation(s):
// \spriteObstaculo1|LessThan3~3_combout  = ( \vga|Add2~17_sumout  & ( \spriteObstaculo1|LessThan3~2_combout  & ( ((!\spriteObstaculo1|sprite_x_reg [5] & (\spriteObstaculo1|LessThan3~0_combout  & \spriteObstaculo1|LessThan2~3_combout ))) # 
// (\spriteObstaculo1|LessThan3~1_combout ) ) ) ) # ( !\vga|Add2~17_sumout  & ( \spriteObstaculo1|LessThan3~2_combout  & ( ((\spriteObstaculo1|LessThan3~0_combout  & ((!\spriteObstaculo1|sprite_x_reg [5]) # (\spriteObstaculo1|LessThan2~3_combout )))) # 
// (\spriteObstaculo1|LessThan3~1_combout ) ) ) )

	.dataa(!\spriteObstaculo1|sprite_x_reg [5]),
	.datab(!\spriteObstaculo1|LessThan3~0_combout ),
	.datac(!\spriteObstaculo1|LessThan3~1_combout ),
	.datad(!\spriteObstaculo1|LessThan2~3_combout ),
	.datae(!\vga|Add2~17_sumout ),
	.dataf(!\spriteObstaculo1|LessThan3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|LessThan3~3 .extended_lut = "off";
defparam \spriteObstaculo1|LessThan3~3 .lut_mask = 64'h000000002F3F0F2F;
defparam \spriteObstaculo1|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N11
dffeas \spriteObstaculo1|sprite_y_reg[6] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle1|obstacle_y [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo1|sprite_y_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo1|sprite_y_reg[6] .is_wysiwyg = "true";
defparam \spriteObstaculo1|sprite_y_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N45
cyclonev_lcell_comb \spriteObstaculo1|LessThan0~0 (
// Equation(s):
// \spriteObstaculo1|LessThan0~0_combout  = ( \vga|Add3~25_sumout  & ( \spriteObstaculo1|sprite_y_reg [7] & ( (\vga|Add3~17_sumout  & (\spriteObstaculo1|sprite_y_reg [8] & (!\vga|Add3~21_sumout  $ (\spriteObstaculo1|sprite_y_reg [9])))) ) ) ) # ( 
// !\vga|Add3~25_sumout  & ( \spriteObstaculo1|sprite_y_reg [7] & ( (\vga|Add3~17_sumout  & (!\spriteObstaculo1|sprite_y_reg [8] & (!\vga|Add3~21_sumout  $ (\spriteObstaculo1|sprite_y_reg [9])))) ) ) ) # ( \vga|Add3~25_sumout  & ( 
// !\spriteObstaculo1|sprite_y_reg [7] & ( (!\vga|Add3~17_sumout  & (\spriteObstaculo1|sprite_y_reg [8] & (!\vga|Add3~21_sumout  $ (\spriteObstaculo1|sprite_y_reg [9])))) ) ) ) # ( !\vga|Add3~25_sumout  & ( !\spriteObstaculo1|sprite_y_reg [7] & ( 
// (!\vga|Add3~17_sumout  & (!\spriteObstaculo1|sprite_y_reg [8] & (!\vga|Add3~21_sumout  $ (\spriteObstaculo1|sprite_y_reg [9])))) ) ) )

	.dataa(!\vga|Add3~21_sumout ),
	.datab(!\spriteObstaculo1|sprite_y_reg [9]),
	.datac(!\vga|Add3~17_sumout ),
	.datad(!\spriteObstaculo1|sprite_y_reg [8]),
	.datae(!\vga|Add3~25_sumout ),
	.dataf(!\spriteObstaculo1|sprite_y_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|LessThan0~0 .extended_lut = "off";
defparam \spriteObstaculo1|LessThan0~0 .lut_mask = 64'h9000009009000009;
defparam \spriteObstaculo1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y27_N29
dffeas \spriteObstaculo1|sprite_y_reg[5] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle1|obstacle_y [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo1|sprite_y_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo1|sprite_y_reg[5] .is_wysiwyg = "true";
defparam \spriteObstaculo1|sprite_y_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N32
dffeas \spriteObstaculo1|sprite_y_reg[3] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle1|obstacle_y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo1|sprite_y_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo1|sprite_y_reg[3] .is_wysiwyg = "true";
defparam \spriteObstaculo1|sprite_y_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N23
dffeas \spriteObstaculo1|sprite_y_reg[2] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle1|obstacle_y [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo1|sprite_y_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo1|sprite_y_reg[2] .is_wysiwyg = "true";
defparam \spriteObstaculo1|sprite_y_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N41
dffeas \spriteObstaculo1|sprite_y_reg[4] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle1|obstacle_y [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo1|sprite_y_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo1|sprite_y_reg[4] .is_wysiwyg = "true";
defparam \spriteObstaculo1|sprite_y_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N6
cyclonev_lcell_comb \spriteObstaculo1|LessThan1~0 (
// Equation(s):
// \spriteObstaculo1|LessThan1~0_combout  = ( \spriteObstaculo1|sprite_y_reg [2] & ( \spriteObstaculo1|sprite_y_reg [4] & ( (!\vga|Add3~5_sumout ) # ((!\vga|Add3~29_sumout  & ((!\vga|Add3~1_sumout ) # (\spriteObstaculo1|sprite_y_reg [3]))) # 
// (\vga|Add3~29_sumout  & (\spriteObstaculo1|sprite_y_reg [3] & !\vga|Add3~1_sumout ))) ) ) ) # ( !\spriteObstaculo1|sprite_y_reg [2] & ( \spriteObstaculo1|sprite_y_reg [4] & ( (!\vga|Add3~5_sumout ) # ((\spriteObstaculo1|sprite_y_reg [3] & 
// !\vga|Add3~1_sumout )) ) ) ) # ( \spriteObstaculo1|sprite_y_reg [2] & ( !\spriteObstaculo1|sprite_y_reg [4] & ( (!\vga|Add3~5_sumout  & ((!\vga|Add3~29_sumout  & ((!\vga|Add3~1_sumout ) # (\spriteObstaculo1|sprite_y_reg [3]))) # (\vga|Add3~29_sumout  & 
// (\spriteObstaculo1|sprite_y_reg [3] & !\vga|Add3~1_sumout )))) ) ) ) # ( !\spriteObstaculo1|sprite_y_reg [2] & ( !\spriteObstaculo1|sprite_y_reg [4] & ( (\spriteObstaculo1|sprite_y_reg [3] & (!\vga|Add3~1_sumout  & !\vga|Add3~5_sumout )) ) ) )

	.dataa(!\vga|Add3~29_sumout ),
	.datab(!\spriteObstaculo1|sprite_y_reg [3]),
	.datac(!\vga|Add3~1_sumout ),
	.datad(!\vga|Add3~5_sumout ),
	.datae(!\spriteObstaculo1|sprite_y_reg [2]),
	.dataf(!\spriteObstaculo1|sprite_y_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|LessThan1~0 .extended_lut = "off";
defparam \spriteObstaculo1|LessThan1~0 .lut_mask = 64'h3000B200FF30FFB2;
defparam \spriteObstaculo1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N6
cyclonev_lcell_comb \red~32 (
// Equation(s):
// \red~32_combout  = ( \spriteObstaculo1|sprite_y_reg [5] & ( \spriteObstaculo1|LessThan1~0_combout  & ( (\spriteObstaculo1|LessThan0~0_combout  & ((!\vga|Add3~13_sumout ) # (\spriteObstaculo1|sprite_y_reg [6]))) ) ) ) # ( !\spriteObstaculo1|sprite_y_reg 
// [5] & ( \spriteObstaculo1|LessThan1~0_combout  & ( (\spriteObstaculo1|LessThan0~0_combout  & ((!\vga|Add3~13_sumout  & ((!\vga|Add3~9_sumout ) # (\spriteObstaculo1|sprite_y_reg [6]))) # (\vga|Add3~13_sumout  & (\spriteObstaculo1|sprite_y_reg [6] & 
// !\vga|Add3~9_sumout )))) ) ) ) # ( \spriteObstaculo1|sprite_y_reg [5] & ( !\spriteObstaculo1|LessThan1~0_combout  & ( (\spriteObstaculo1|LessThan0~0_combout  & ((!\vga|Add3~13_sumout  & ((!\vga|Add3~9_sumout ) # (\spriteObstaculo1|sprite_y_reg [6]))) # 
// (\vga|Add3~13_sumout  & (\spriteObstaculo1|sprite_y_reg [6] & !\vga|Add3~9_sumout )))) ) ) ) # ( !\spriteObstaculo1|sprite_y_reg [5] & ( !\spriteObstaculo1|LessThan1~0_combout  & ( (!\vga|Add3~13_sumout  & (\spriteObstaculo1|sprite_y_reg [6] & 
// \spriteObstaculo1|LessThan0~0_combout )) ) ) )

	.dataa(!\vga|Add3~13_sumout ),
	.datab(!\spriteObstaculo1|sprite_y_reg [6]),
	.datac(!\vga|Add3~9_sumout ),
	.datad(!\spriteObstaculo1|LessThan0~0_combout ),
	.datae(!\spriteObstaculo1|sprite_y_reg [5]),
	.dataf(!\spriteObstaculo1|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~32 .extended_lut = "off";
defparam \red~32 .lut_mask = 64'h002200B200B200BB;
defparam \red~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N21
cyclonev_lcell_comb \red~33 (
// Equation(s):
// \red~33_combout  = ( \spriteObstaculo1|LessThan3~3_combout  & ( !\red~32_combout  & ( (\red~31_combout  & (!\spriteObstaculo1|LessThan2~4_combout  & !\red~30_combout )) ) ) ) # ( !\spriteObstaculo1|LessThan3~3_combout  & ( !\red~32_combout  & ( 
// (\red~31_combout  & (!\spriteObstaculo1|LessThan2~4_combout  & (!\red~30_combout  & \spriteObstaculo1|LessThan3~4_combout ))) ) ) )

	.dataa(!\red~31_combout ),
	.datab(!\spriteObstaculo1|LessThan2~4_combout ),
	.datac(!\red~30_combout ),
	.datad(!\spriteObstaculo1|LessThan3~4_combout ),
	.datae(!\spriteObstaculo1|LessThan3~3_combout ),
	.dataf(!\red~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~33 .extended_lut = "off";
defparam \red~33 .lut_mask = 64'h0040404000000000;
defparam \red~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N0
cyclonev_lcell_comb \spriteObstaculo1|LessThan1~1 (
// Equation(s):
// \spriteObstaculo1|LessThan1~1_combout  = ( \spriteObstaculo1|sprite_y_reg [6] & ( (!\spriteObstaculo1|sprite_y_reg [5] & (((!\vga|Add3~9_sumout ) # (!\vga|Add3~13_sumout )) # (\spriteObstaculo1|LessThan1~0_combout ))) # (\spriteObstaculo1|sprite_y_reg [5] 
// & (\spriteObstaculo1|LessThan1~0_combout  & (!\vga|Add3~9_sumout  & !\vga|Add3~13_sumout ))) ) ) # ( !\spriteObstaculo1|sprite_y_reg [6] & ( (!\spriteObstaculo1|sprite_y_reg [5] & (!\vga|Add3~13_sumout  & ((!\vga|Add3~9_sumout ) # 
// (\spriteObstaculo1|LessThan1~0_combout )))) # (\spriteObstaculo1|sprite_y_reg [5] & ((!\vga|Add3~13_sumout ) # ((\spriteObstaculo1|LessThan1~0_combout  & !\vga|Add3~9_sumout )))) ) )

	.dataa(!\spriteObstaculo1|sprite_y_reg [5]),
	.datab(!\spriteObstaculo1|LessThan1~0_combout ),
	.datac(!\vga|Add3~9_sumout ),
	.datad(!\vga|Add3~13_sumout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo1|sprite_y_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|LessThan1~1 .extended_lut = "off";
defparam \spriteObstaculo1|LessThan1~1 .lut_mask = 64'hF710F710BAA2BAA2;
defparam \spriteObstaculo1|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N18
cyclonev_lcell_comb \spriteObstaculo1|LessThan1~2 (
// Equation(s):
// \spriteObstaculo1|LessThan1~2_combout  = ( \spriteObstaculo1|sprite_y_reg [7] & ( (!\vga|Add3~17_sumout  & ((!\spriteObstaculo1|sprite_y_reg [5]) # ((!\spriteObstaculo1|sprite_y_reg [6]) # (\spriteObstaculo1|LessThan1~1_combout )))) # (\vga|Add3~17_sumout 
//  & (\spriteObstaculo1|LessThan1~1_combout  & ((!\spriteObstaculo1|sprite_y_reg [5]) # (!\spriteObstaculo1|sprite_y_reg [6])))) ) ) # ( !\spriteObstaculo1|sprite_y_reg [7] & ( (!\vga|Add3~17_sumout  & (((\spriteObstaculo1|sprite_y_reg [5] & 
// \spriteObstaculo1|sprite_y_reg [6])) # (\spriteObstaculo1|LessThan1~1_combout ))) # (\vga|Add3~17_sumout  & (\spriteObstaculo1|sprite_y_reg [5] & (\spriteObstaculo1|sprite_y_reg [6] & \spriteObstaculo1|LessThan1~1_combout ))) ) )

	.dataa(!\spriteObstaculo1|sprite_y_reg [5]),
	.datab(!\spriteObstaculo1|sprite_y_reg [6]),
	.datac(!\vga|Add3~17_sumout ),
	.datad(!\spriteObstaculo1|LessThan1~1_combout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo1|sprite_y_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|LessThan1~2 .extended_lut = "off";
defparam \spriteObstaculo1|LessThan1~2 .lut_mask = 64'h10F110F1E0FEE0FE;
defparam \spriteObstaculo1|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N21
cyclonev_lcell_comb \spriteObstaculo1|Add0~0 (
// Equation(s):
// \spriteObstaculo1|Add0~0_combout  = ( \spriteObstaculo1|sprite_y_reg [7] & ( (\spriteObstaculo1|sprite_y_reg [6] & \spriteObstaculo1|sprite_y_reg [5]) ) )

	.dataa(gnd),
	.datab(!\spriteObstaculo1|sprite_y_reg [6]),
	.datac(gnd),
	.datad(!\spriteObstaculo1|sprite_y_reg [5]),
	.datae(gnd),
	.dataf(!\spriteObstaculo1|sprite_y_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|Add0~0 .extended_lut = "off";
defparam \spriteObstaculo1|Add0~0 .lut_mask = 64'h0000000000330033;
defparam \spriteObstaculo1|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N12
cyclonev_lcell_comb \spriteObstaculo1|LessThan1~3 (
// Equation(s):
// \spriteObstaculo1|LessThan1~3_combout  = ( \spriteObstaculo1|sprite_y_reg [9] & ( \spriteObstaculo1|sprite_y_reg [8] & ( (\vga|Add3~21_sumout  & (\vga|Add3~25_sumout  & (!\spriteObstaculo1|LessThan1~2_combout  & !\spriteObstaculo1|Add0~0_combout ))) ) ) ) 
// # ( !\spriteObstaculo1|sprite_y_reg [9] & ( \spriteObstaculo1|sprite_y_reg [8] & ( (!\vga|Add3~21_sumout  & (\vga|Add3~25_sumout  & (!\spriteObstaculo1|LessThan1~2_combout  & !\spriteObstaculo1|Add0~0_combout ))) # (\vga|Add3~21_sumout  & 
// (((!\spriteObstaculo1|LessThan1~2_combout ) # (!\spriteObstaculo1|Add0~0_combout )) # (\vga|Add3~25_sumout ))) ) ) ) # ( \spriteObstaculo1|sprite_y_reg [9] & ( !\spriteObstaculo1|sprite_y_reg [8] & ( (\vga|Add3~21_sumout  & ((!\vga|Add3~25_sumout  & 
// (!\spriteObstaculo1|LessThan1~2_combout  & !\spriteObstaculo1|Add0~0_combout )) # (\vga|Add3~25_sumout  & ((!\spriteObstaculo1|LessThan1~2_combout ) # (!\spriteObstaculo1|Add0~0_combout ))))) ) ) ) # ( !\spriteObstaculo1|sprite_y_reg [9] & ( 
// !\spriteObstaculo1|sprite_y_reg [8] & ( ((!\vga|Add3~25_sumout  & (!\spriteObstaculo1|LessThan1~2_combout  & !\spriteObstaculo1|Add0~0_combout )) # (\vga|Add3~25_sumout  & ((!\spriteObstaculo1|LessThan1~2_combout ) # (!\spriteObstaculo1|Add0~0_combout 
// )))) # (\vga|Add3~21_sumout ) ) ) )

	.dataa(!\vga|Add3~21_sumout ),
	.datab(!\vga|Add3~25_sumout ),
	.datac(!\spriteObstaculo1|LessThan1~2_combout ),
	.datad(!\spriteObstaculo1|Add0~0_combout ),
	.datae(!\spriteObstaculo1|sprite_y_reg [9]),
	.dataf(!\spriteObstaculo1|sprite_y_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|LessThan1~3 .extended_lut = "off";
defparam \spriteObstaculo1|LessThan1~3 .lut_mask = 64'hF775511075511000;
defparam \spriteObstaculo1|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N0
cyclonev_lcell_comb \spriteObstaculo2|Add2~1 (
// Equation(s):
// \spriteObstaculo2|Add2~1_sumout  = SUM(( !\vga|Add2~29_sumout  $ (!\spriteObstaculo2|sprite_x_reg [0]) ) + ( !VCC ) + ( !VCC ))
// \spriteObstaculo2|Add2~2  = CARRY(( !\vga|Add2~29_sumout  $ (!\spriteObstaculo2|sprite_x_reg [0]) ) + ( !VCC ) + ( !VCC ))
// \spriteObstaculo2|Add2~3  = SHARE((!\spriteObstaculo2|sprite_x_reg [0]) # (\vga|Add2~29_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add2~29_sumout ),
	.datad(!\spriteObstaculo2|sprite_x_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteObstaculo2|Add2~1_sumout ),
	.cout(\spriteObstaculo2|Add2~2 ),
	.shareout(\spriteObstaculo2|Add2~3 ));
// synopsys translate_off
defparam \spriteObstaculo2|Add2~1 .extended_lut = "off";
defparam \spriteObstaculo2|Add2~1 .lut_mask = 64'h0000FF0F00000FF0;
defparam \spriteObstaculo2|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N3
cyclonev_lcell_comb \spriteObstaculo2|Add2~9 (
// Equation(s):
// \spriteObstaculo2|Add2~9_sumout  = SUM(( !\vga|Add2~37_sumout  $ (\spriteObstaculo2|sprite_x_reg [1]) ) + ( \spriteObstaculo2|Add2~3  ) + ( \spriteObstaculo2|Add2~2  ))
// \spriteObstaculo2|Add2~10  = CARRY(( !\vga|Add2~37_sumout  $ (\spriteObstaculo2|sprite_x_reg [1]) ) + ( \spriteObstaculo2|Add2~3  ) + ( \spriteObstaculo2|Add2~2  ))
// \spriteObstaculo2|Add2~11  = SHARE((\vga|Add2~37_sumout  & !\spriteObstaculo2|sprite_x_reg [1]))

	.dataa(!\vga|Add2~37_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spriteObstaculo2|sprite_x_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo2|Add2~2 ),
	.sharein(\spriteObstaculo2|Add2~3 ),
	.combout(),
	.sumout(\spriteObstaculo2|Add2~9_sumout ),
	.cout(\spriteObstaculo2|Add2~10 ),
	.shareout(\spriteObstaculo2|Add2~11 ));
// synopsys translate_off
defparam \spriteObstaculo2|Add2~9 .extended_lut = "off";
defparam \spriteObstaculo2|Add2~9 .lut_mask = 64'h000055000000AA55;
defparam \spriteObstaculo2|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N6
cyclonev_lcell_comb \spriteObstaculo2|Add2~13 (
// Equation(s):
// \spriteObstaculo2|Add2~13_sumout  = SUM(( !\spriteObstaculo2|sprite_x_reg [2] $ (\vga|Add2~33_sumout ) ) + ( \spriteObstaculo2|Add2~11  ) + ( \spriteObstaculo2|Add2~10  ))
// \spriteObstaculo2|Add2~14  = CARRY(( !\spriteObstaculo2|sprite_x_reg [2] $ (\vga|Add2~33_sumout ) ) + ( \spriteObstaculo2|Add2~11  ) + ( \spriteObstaculo2|Add2~10  ))
// \spriteObstaculo2|Add2~15  = SHARE((!\spriteObstaculo2|sprite_x_reg [2] & \vga|Add2~33_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteObstaculo2|sprite_x_reg [2]),
	.datad(!\vga|Add2~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo2|Add2~10 ),
	.sharein(\spriteObstaculo2|Add2~11 ),
	.combout(),
	.sumout(\spriteObstaculo2|Add2~13_sumout ),
	.cout(\spriteObstaculo2|Add2~14 ),
	.shareout(\spriteObstaculo2|Add2~15 ));
// synopsys translate_off
defparam \spriteObstaculo2|Add2~13 .extended_lut = "off";
defparam \spriteObstaculo2|Add2~13 .lut_mask = 64'h000000F00000F00F;
defparam \spriteObstaculo2|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N9
cyclonev_lcell_comb \spriteObstaculo2|Add2~17 (
// Equation(s):
// \spriteObstaculo2|Add2~17_sumout  = SUM(( !\vga|Add2~25_sumout  $ (\spriteObstaculo2|sprite_x_reg [3]) ) + ( \spriteObstaculo2|Add2~15  ) + ( \spriteObstaculo2|Add2~14  ))
// \spriteObstaculo2|Add2~18  = CARRY(( !\vga|Add2~25_sumout  $ (\spriteObstaculo2|sprite_x_reg [3]) ) + ( \spriteObstaculo2|Add2~15  ) + ( \spriteObstaculo2|Add2~14  ))
// \spriteObstaculo2|Add2~19  = SHARE((\vga|Add2~25_sumout  & !\spriteObstaculo2|sprite_x_reg [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add2~25_sumout ),
	.datad(!\spriteObstaculo2|sprite_x_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo2|Add2~14 ),
	.sharein(\spriteObstaculo2|Add2~15 ),
	.combout(),
	.sumout(\spriteObstaculo2|Add2~17_sumout ),
	.cout(\spriteObstaculo2|Add2~18 ),
	.shareout(\spriteObstaculo2|Add2~19 ));
// synopsys translate_off
defparam \spriteObstaculo2|Add2~17 .extended_lut = "off";
defparam \spriteObstaculo2|Add2~17 .lut_mask = 64'h00000F000000F00F;
defparam \spriteObstaculo2|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N0
cyclonev_lcell_comb \spriteObstaculo2|Add3~9 (
// Equation(s):
// \spriteObstaculo2|Add3~9_sumout  = SUM(( \vga|Add3~37_sumout  ) + ( !VCC ) + ( !VCC ))
// \spriteObstaculo2|Add3~10  = CARRY(( \vga|Add3~37_sumout  ) + ( !VCC ) + ( !VCC ))
// \spriteObstaculo2|Add3~11  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\vga|Add3~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteObstaculo2|Add3~9_sumout ),
	.cout(\spriteObstaculo2|Add3~10 ),
	.shareout(\spriteObstaculo2|Add3~11 ));
// synopsys translate_off
defparam \spriteObstaculo2|Add3~9 .extended_lut = "off";
defparam \spriteObstaculo2|Add3~9 .lut_mask = 64'h0000FFFF00003333;
defparam \spriteObstaculo2|Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N3
cyclonev_lcell_comb \spriteObstaculo2|Add3~13 (
// Equation(s):
// \spriteObstaculo2|Add3~13_sumout  = SUM(( !\vga|Add3~33_sumout  ) + ( \spriteObstaculo2|Add3~11  ) + ( \spriteObstaculo2|Add3~10  ))
// \spriteObstaculo2|Add3~14  = CARRY(( !\vga|Add3~33_sumout  ) + ( \spriteObstaculo2|Add3~11  ) + ( \spriteObstaculo2|Add3~10  ))
// \spriteObstaculo2|Add3~15  = SHARE(\vga|Add3~33_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add3~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo2|Add3~10 ),
	.sharein(\spriteObstaculo2|Add3~11 ),
	.combout(),
	.sumout(\spriteObstaculo2|Add3~13_sumout ),
	.cout(\spriteObstaculo2|Add3~14 ),
	.shareout(\spriteObstaculo2|Add3~15 ));
// synopsys translate_off
defparam \spriteObstaculo2|Add3~13 .extended_lut = "off";
defparam \spriteObstaculo2|Add3~13 .lut_mask = 64'h00000F0F0000F0F0;
defparam \spriteObstaculo2|Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N6
cyclonev_lcell_comb \spriteObstaculo2|Add3~5 (
// Equation(s):
// \spriteObstaculo2|Add3~5_sumout  = SUM(( !\vga|Add3~29_sumout  $ (\spriteObstaculo2|sprite_y_reg [2]) ) + ( \spriteObstaculo2|Add3~15  ) + ( \spriteObstaculo2|Add3~14  ))
// \spriteObstaculo2|Add3~6  = CARRY(( !\vga|Add3~29_sumout  $ (\spriteObstaculo2|sprite_y_reg [2]) ) + ( \spriteObstaculo2|Add3~15  ) + ( \spriteObstaculo2|Add3~14  ))
// \spriteObstaculo2|Add3~7  = SHARE((\vga|Add3~29_sumout  & !\spriteObstaculo2|sprite_y_reg [2]))

	.dataa(!\vga|Add3~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spriteObstaculo2|sprite_y_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo2|Add3~14 ),
	.sharein(\spriteObstaculo2|Add3~15 ),
	.combout(),
	.sumout(\spriteObstaculo2|Add3~5_sumout ),
	.cout(\spriteObstaculo2|Add3~6 ),
	.shareout(\spriteObstaculo2|Add3~7 ));
// synopsys translate_off
defparam \spriteObstaculo2|Add3~5 .extended_lut = "off";
defparam \spriteObstaculo2|Add3~5 .lut_mask = 64'h000055000000AA55;
defparam \spriteObstaculo2|Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N9
cyclonev_lcell_comb \spriteObstaculo2|Add3~17 (
// Equation(s):
// \spriteObstaculo2|Add3~17_sumout  = SUM(( !\spriteObstaculo2|sprite_y_reg [3] $ (\vga|Add3~1_sumout ) ) + ( \spriteObstaculo2|Add3~7  ) + ( \spriteObstaculo2|Add3~6  ))
// \spriteObstaculo2|Add3~18  = CARRY(( !\spriteObstaculo2|sprite_y_reg [3] $ (\vga|Add3~1_sumout ) ) + ( \spriteObstaculo2|Add3~7  ) + ( \spriteObstaculo2|Add3~6  ))
// \spriteObstaculo2|Add3~19  = SHARE((!\spriteObstaculo2|sprite_y_reg [3] & \vga|Add3~1_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteObstaculo2|sprite_y_reg [3]),
	.datad(!\vga|Add3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo2|Add3~6 ),
	.sharein(\spriteObstaculo2|Add3~7 ),
	.combout(),
	.sumout(\spriteObstaculo2|Add3~17_sumout ),
	.cout(\spriteObstaculo2|Add3~18 ),
	.shareout(\spriteObstaculo2|Add3~19 ));
// synopsys translate_off
defparam \spriteObstaculo2|Add3~17 .extended_lut = "off";
defparam \spriteObstaculo2|Add3~17 .lut_mask = 64'h000000F00000F00F;
defparam \spriteObstaculo2|Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N12
cyclonev_lcell_comb \spriteObstaculo2|Add3~1 (
// Equation(s):
// \spriteObstaculo2|Add3~1_sumout  = SUM(( !\spriteObstaculo2|sprite_y_reg [4] $ (\vga|Add3~5_sumout ) ) + ( \spriteObstaculo2|Add3~19  ) + ( \spriteObstaculo2|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteObstaculo2|sprite_y_reg [4]),
	.datad(!\vga|Add3~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo2|Add3~18 ),
	.sharein(\spriteObstaculo2|Add3~19 ),
	.combout(),
	.sumout(\spriteObstaculo2|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|Add3~1 .extended_lut = "off";
defparam \spriteObstaculo2|Add3~1 .lut_mask = 64'h000000000000F00F;
defparam \spriteObstaculo2|Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N12
cyclonev_lcell_comb \spriteObstaculo2|Add2~5 (
// Equation(s):
// \spriteObstaculo2|Add2~5_sumout  = SUM(( !\spriteObstaculo2|sprite_x_reg [4] $ (\vga|Add2~21_sumout ) ) + ( \spriteObstaculo2|Add2~19  ) + ( \spriteObstaculo2|Add2~18  ))

	.dataa(gnd),
	.datab(!\spriteObstaculo2|sprite_x_reg [4]),
	.datac(!\vga|Add2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo2|Add2~18 ),
	.sharein(\spriteObstaculo2|Add2~19 ),
	.combout(),
	.sumout(\spriteObstaculo2|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|Add2~5 .extended_lut = "off";
defparam \spriteObstaculo2|Add2~5 .lut_mask = 64'h000000000000C3C3;
defparam \spriteObstaculo2|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N0
cyclonev_lcell_comb \spriteObstaculo2|bmap~4 (
// Equation(s):
// \spriteObstaculo2|bmap~4_combout  = ( \spriteObstaculo2|Add3~17_sumout  & ( \spriteObstaculo2|Add2~9_sumout  & ( (!\spriteObstaculo2|Add3~9_sumout  & (!\spriteObstaculo2|Add3~5_sumout  & (!\spriteObstaculo2|Add3~13_sumout ))) # 
// (\spriteObstaculo2|Add3~9_sumout  & (!\spriteObstaculo2|Add2~1_sumout  & (!\spriteObstaculo2|Add3~5_sumout  $ (\spriteObstaculo2|Add3~13_sumout )))) ) ) ) # ( !\spriteObstaculo2|Add3~17_sumout  & ( \spriteObstaculo2|Add2~9_sumout  & ( 
// (\spriteObstaculo2|Add3~5_sumout  & (((!\spriteObstaculo2|Add2~1_sumout ) # (\spriteObstaculo2|Add3~9_sumout )) # (\spriteObstaculo2|Add3~13_sumout ))) ) ) ) # ( \spriteObstaculo2|Add3~17_sumout  & ( !\spriteObstaculo2|Add2~9_sumout  & ( 
// (!\spriteObstaculo2|Add3~5_sumout  & ((!\spriteObstaculo2|Add3~13_sumout ) # ((!\spriteObstaculo2|Add3~9_sumout )))) # (\spriteObstaculo2|Add3~5_sumout  & (\spriteObstaculo2|Add3~13_sumout  & (\spriteObstaculo2|Add3~9_sumout  & 
// \spriteObstaculo2|Add2~1_sumout ))) ) ) ) # ( !\spriteObstaculo2|Add3~17_sumout  & ( !\spriteObstaculo2|Add2~9_sumout  & ( ((\spriteObstaculo2|Add3~13_sumout  & \spriteObstaculo2|Add3~9_sumout )) # (\spriteObstaculo2|Add3~5_sumout ) ) ) )

	.dataa(!\spriteObstaculo2|Add3~5_sumout ),
	.datab(!\spriteObstaculo2|Add3~13_sumout ),
	.datac(!\spriteObstaculo2|Add3~9_sumout ),
	.datad(!\spriteObstaculo2|Add2~1_sumout ),
	.datae(!\spriteObstaculo2|Add3~17_sumout ),
	.dataf(!\spriteObstaculo2|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~4 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~4 .lut_mask = 64'h5757A8A955158980;
defparam \spriteObstaculo2|bmap~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N42
cyclonev_lcell_comb \spriteObstaculo2|bmap~5 (
// Equation(s):
// \spriteObstaculo2|bmap~5_combout  = ( \spriteObstaculo2|Add3~17_sumout  & ( \spriteObstaculo2|Add2~9_sumout  & ( (\spriteObstaculo2|Add3~5_sumout  & (!\spriteObstaculo2|Add3~13_sumout  & \spriteObstaculo2|Add2~1_sumout )) ) ) ) # ( 
// !\spriteObstaculo2|Add3~17_sumout  & ( \spriteObstaculo2|Add2~9_sumout  & ( (!\spriteObstaculo2|Add3~13_sumout  & (\spriteObstaculo2|Add3~5_sumout )) # (\spriteObstaculo2|Add3~13_sumout  & ((!\spriteObstaculo2|Add3~5_sumout  $ 
// (!\spriteObstaculo2|Add3~9_sumout )) # (\spriteObstaculo2|Add2~1_sumout ))) ) ) )

	.dataa(!\spriteObstaculo2|Add3~5_sumout ),
	.datab(!\spriteObstaculo2|Add3~13_sumout ),
	.datac(!\spriteObstaculo2|Add3~9_sumout ),
	.datad(!\spriteObstaculo2|Add2~1_sumout ),
	.datae(!\spriteObstaculo2|Add3~17_sumout ),
	.dataf(!\spriteObstaculo2|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~5 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~5 .lut_mask = 64'h0000000056770044;
defparam \spriteObstaculo2|bmap~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N48
cyclonev_lcell_comb \spriteObstaculo2|bmap~6 (
// Equation(s):
// \spriteObstaculo2|bmap~6_combout  = ( \spriteObstaculo2|Add3~9_sumout  & ( \spriteObstaculo2|Add2~9_sumout  & ( (!\spriteObstaculo2|Add3~5_sumout  & (\spriteObstaculo2|Add3~17_sumout  & ((!\spriteObstaculo2|Add3~13_sumout ) # 
// (!\spriteObstaculo2|Add2~1_sumout )))) # (\spriteObstaculo2|Add3~5_sumout  & (((!\spriteObstaculo2|Add3~17_sumout )))) ) ) ) # ( !\spriteObstaculo2|Add3~9_sumout  & ( \spriteObstaculo2|Add2~9_sumout  & ( (!\spriteObstaculo2|Add3~5_sumout  & 
// (((\spriteObstaculo2|Add3~17_sumout )))) # (\spriteObstaculo2|Add3~5_sumout  & (!\spriteObstaculo2|Add3~17_sumout  & ((!\spriteObstaculo2|Add2~1_sumout ) # (\spriteObstaculo2|Add3~13_sumout )))) ) ) ) # ( \spriteObstaculo2|Add3~9_sumout  & ( 
// !\spriteObstaculo2|Add2~9_sumout  & ( !\spriteObstaculo2|Add3~5_sumout  $ (!\spriteObstaculo2|Add3~17_sumout ) ) ) ) # ( !\spriteObstaculo2|Add3~9_sumout  & ( !\spriteObstaculo2|Add2~9_sumout  & ( !\spriteObstaculo2|Add3~5_sumout  $ 
// (!\spriteObstaculo2|Add3~17_sumout ) ) ) )

	.dataa(!\spriteObstaculo2|Add3~5_sumout ),
	.datab(!\spriteObstaculo2|Add3~13_sumout ),
	.datac(!\spriteObstaculo2|Add3~17_sumout ),
	.datad(!\spriteObstaculo2|Add2~1_sumout ),
	.datae(!\spriteObstaculo2|Add3~9_sumout ),
	.dataf(!\spriteObstaculo2|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~6 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~6 .lut_mask = 64'h5A5A5A5A5A1A5A58;
defparam \spriteObstaculo2|bmap~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N30
cyclonev_lcell_comb \spriteObstaculo2|bmap~19 (
// Equation(s):
// \spriteObstaculo2|bmap~19_combout  = ( \spriteObstaculo2|Add2~1_sumout  & ( \spriteObstaculo2|Add2~9_sumout  & ( !\spriteObstaculo2|Add3~5_sumout  $ (((!\spriteObstaculo2|Add3~17_sumout ) # (\spriteObstaculo2|Add3~13_sumout ))) ) ) ) # ( 
// !\spriteObstaculo2|Add2~1_sumout  & ( \spriteObstaculo2|Add2~9_sumout  & ( (!\spriteObstaculo2|Add3~9_sumout  & ((!\spriteObstaculo2|Add3~13_sumout  & (\spriteObstaculo2|Add3~17_sumout  & !\spriteObstaculo2|Add3~5_sumout )) # 
// (\spriteObstaculo2|Add3~13_sumout  & (!\spriteObstaculo2|Add3~17_sumout  & \spriteObstaculo2|Add3~5_sumout )))) # (\spriteObstaculo2|Add3~9_sumout  & (\spriteObstaculo2|Add3~5_sumout  & ((!\spriteObstaculo2|Add3~17_sumout ) # 
// (\spriteObstaculo2|Add3~13_sumout )))) ) ) ) # ( \spriteObstaculo2|Add2~1_sumout  & ( !\spriteObstaculo2|Add2~9_sumout  & ( (!\spriteObstaculo2|Add3~17_sumout  & (\spriteObstaculo2|Add3~5_sumout  & ((\spriteObstaculo2|Add3~13_sumout ) # 
// (\spriteObstaculo2|Add3~9_sumout )))) ) ) ) # ( !\spriteObstaculo2|Add2~1_sumout  & ( !\spriteObstaculo2|Add2~9_sumout  & ( (!\spriteObstaculo2|Add3~17_sumout  & \spriteObstaculo2|Add3~5_sumout ) ) ) )

	.dataa(!\spriteObstaculo2|Add3~9_sumout ),
	.datab(!\spriteObstaculo2|Add3~13_sumout ),
	.datac(!\spriteObstaculo2|Add3~17_sumout ),
	.datad(!\spriteObstaculo2|Add3~5_sumout ),
	.datae(!\spriteObstaculo2|Add2~1_sumout ),
	.dataf(!\spriteObstaculo2|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~19 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~19 .lut_mask = 64'h00F0007008710CF3;
defparam \spriteObstaculo2|bmap~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N24
cyclonev_lcell_comb \spriteObstaculo2|bmap~7 (
// Equation(s):
// \spriteObstaculo2|bmap~7_combout  = ( \spriteObstaculo2|bmap~6_combout  & ( \spriteObstaculo2|bmap~19_combout  & ( (!\spriteObstaculo2|Add3~1_sumout  & ((!\spriteObstaculo2|Add2~5_sumout  & (\spriteObstaculo2|bmap~4_combout )) # 
// (\spriteObstaculo2|Add2~5_sumout  & ((\spriteObstaculo2|bmap~5_combout ))))) # (\spriteObstaculo2|Add3~1_sumout  & (\spriteObstaculo2|Add2~5_sumout )) ) ) ) # ( !\spriteObstaculo2|bmap~6_combout  & ( \spriteObstaculo2|bmap~19_combout  & ( 
// (!\spriteObstaculo2|Add3~1_sumout  & ((!\spriteObstaculo2|Add2~5_sumout  & (\spriteObstaculo2|bmap~4_combout )) # (\spriteObstaculo2|Add2~5_sumout  & ((\spriteObstaculo2|bmap~5_combout ))))) ) ) ) # ( \spriteObstaculo2|bmap~6_combout  & ( 
// !\spriteObstaculo2|bmap~19_combout  & ( ((!\spriteObstaculo2|Add2~5_sumout  & (\spriteObstaculo2|bmap~4_combout )) # (\spriteObstaculo2|Add2~5_sumout  & ((\spriteObstaculo2|bmap~5_combout )))) # (\spriteObstaculo2|Add3~1_sumout ) ) ) ) # ( 
// !\spriteObstaculo2|bmap~6_combout  & ( !\spriteObstaculo2|bmap~19_combout  & ( (!\spriteObstaculo2|Add3~1_sumout  & ((!\spriteObstaculo2|Add2~5_sumout  & (\spriteObstaculo2|bmap~4_combout )) # (\spriteObstaculo2|Add2~5_sumout  & 
// ((\spriteObstaculo2|bmap~5_combout ))))) # (\spriteObstaculo2|Add3~1_sumout  & (!\spriteObstaculo2|Add2~5_sumout )) ) ) )

	.dataa(!\spriteObstaculo2|Add3~1_sumout ),
	.datab(!\spriteObstaculo2|Add2~5_sumout ),
	.datac(!\spriteObstaculo2|bmap~4_combout ),
	.datad(!\spriteObstaculo2|bmap~5_combout ),
	.datae(!\spriteObstaculo2|bmap~6_combout ),
	.dataf(!\spriteObstaculo2|bmap~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~7 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~7 .lut_mask = 64'h4C6E5D7F082A193B;
defparam \spriteObstaculo2|bmap~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N36
cyclonev_lcell_comb \spriteObstaculo2|bmap~2 (
// Equation(s):
// \spriteObstaculo2|bmap~2_combout  = ( \spriteObstaculo2|Add3~1_sumout  & ( \spriteObstaculo2|Add2~5_sumout  & ( (!\spriteObstaculo2|Add3~13_sumout  & ((!\spriteObstaculo2|Add3~5_sumout  & ((!\spriteObstaculo2|Add2~1_sumout ) # 
// (!\spriteObstaculo2|Add3~9_sumout ))) # (\spriteObstaculo2|Add3~5_sumout  & ((\spriteObstaculo2|Add3~9_sumout ) # (\spriteObstaculo2|Add2~1_sumout ))))) # (\spriteObstaculo2|Add3~13_sumout  & (\spriteObstaculo2|Add3~5_sumout )) ) ) ) # ( 
// \spriteObstaculo2|Add3~1_sumout  & ( !\spriteObstaculo2|Add2~5_sumout  & ( (!\spriteObstaculo2|Add3~5_sumout  & (\spriteObstaculo2|Add2~1_sumout  & (!\spriteObstaculo2|Add3~13_sumout  $ (!\spriteObstaculo2|Add3~9_sumout )))) ) ) ) # ( 
// !\spriteObstaculo2|Add3~1_sumout  & ( !\spriteObstaculo2|Add2~5_sumout  & ( ((\spriteObstaculo2|Add3~13_sumout  & \spriteObstaculo2|Add3~9_sumout )) # (\spriteObstaculo2|Add3~5_sumout ) ) ) )

	.dataa(!\spriteObstaculo2|Add3~13_sumout ),
	.datab(!\spriteObstaculo2|Add3~5_sumout ),
	.datac(!\spriteObstaculo2|Add2~1_sumout ),
	.datad(!\spriteObstaculo2|Add3~9_sumout ),
	.datae(!\spriteObstaculo2|Add3~1_sumout ),
	.dataf(!\spriteObstaculo2|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~2 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~2 .lut_mask = 64'h3377040800009BB3;
defparam \spriteObstaculo2|bmap~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N12
cyclonev_lcell_comb \spriteObstaculo2|bmap~1 (
// Equation(s):
// \spriteObstaculo2|bmap~1_combout  = ( \spriteObstaculo2|Add2~5_sumout  & ( \spriteObstaculo2|Add3~1_sumout  & ( (!\spriteObstaculo2|Add3~5_sumout  & (!\spriteObstaculo2|Add3~13_sumout  & \spriteObstaculo2|Add2~1_sumout )) ) ) ) # ( 
// !\spriteObstaculo2|Add2~5_sumout  & ( \spriteObstaculo2|Add3~1_sumout  & ( (!\spriteObstaculo2|Add3~5_sumout  & (((\spriteObstaculo2|Add3~9_sumout  & \spriteObstaculo2|Add2~1_sumout )) # (\spriteObstaculo2|Add3~13_sumout ))) # 
// (\spriteObstaculo2|Add3~5_sumout  & ((!\spriteObstaculo2|Add3~13_sumout ) # ((!\spriteObstaculo2|Add3~9_sumout  & \spriteObstaculo2|Add2~1_sumout )))) ) ) ) # ( \spriteObstaculo2|Add2~5_sumout  & ( !\spriteObstaculo2|Add3~1_sumout  & ( 
// ((\spriteObstaculo2|Add3~13_sumout  & \spriteObstaculo2|Add3~9_sumout )) # (\spriteObstaculo2|Add3~5_sumout ) ) ) ) # ( !\spriteObstaculo2|Add2~5_sumout  & ( !\spriteObstaculo2|Add3~1_sumout  & ( (!\spriteObstaculo2|Add3~5_sumout  & 
// (!\spriteObstaculo2|Add3~13_sumout  & ((!\spriteObstaculo2|Add3~9_sumout ) # (\spriteObstaculo2|Add2~1_sumout )))) ) ) )

	.dataa(!\spriteObstaculo2|Add3~5_sumout ),
	.datab(!\spriteObstaculo2|Add3~13_sumout ),
	.datac(!\spriteObstaculo2|Add3~9_sumout ),
	.datad(!\spriteObstaculo2|Add2~1_sumout ),
	.datae(!\spriteObstaculo2|Add2~5_sumout ),
	.dataf(!\spriteObstaculo2|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~1 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~1 .lut_mask = 64'h80885757667E0088;
defparam \spriteObstaculo2|bmap~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N0
cyclonev_lcell_comb \spriteObstaculo2|bmap~0 (
// Equation(s):
// \spriteObstaculo2|bmap~0_combout  = ( \spriteObstaculo2|Add3~1_sumout  & ( \spriteObstaculo2|Add2~5_sumout  & ( (!\spriteObstaculo2|Add3~13_sumout  & (!\spriteObstaculo2|Add3~5_sumout )) # (\spriteObstaculo2|Add3~13_sumout  & 
// ((!\spriteObstaculo2|Add3~5_sumout  & ((!\spriteObstaculo2|Add3~9_sumout ))) # (\spriteObstaculo2|Add3~5_sumout  & (\spriteObstaculo2|Add2~1_sumout )))) ) ) ) # ( !\spriteObstaculo2|Add3~1_sumout  & ( \spriteObstaculo2|Add2~5_sumout  & ( 
// (\spriteObstaculo2|Add3~13_sumout  & (!\spriteObstaculo2|Add3~5_sumout  & !\spriteObstaculo2|Add2~1_sumout )) ) ) ) # ( !\spriteObstaculo2|Add3~1_sumout  & ( !\spriteObstaculo2|Add2~5_sumout  & ( (\spriteObstaculo2|Add3~5_sumout  & 
// (((\spriteObstaculo2|Add3~9_sumout ) # (\spriteObstaculo2|Add2~1_sumout )) # (\spriteObstaculo2|Add3~13_sumout ))) ) ) )

	.dataa(!\spriteObstaculo2|Add3~13_sumout ),
	.datab(!\spriteObstaculo2|Add3~5_sumout ),
	.datac(!\spriteObstaculo2|Add2~1_sumout ),
	.datad(!\spriteObstaculo2|Add3~9_sumout ),
	.datae(!\spriteObstaculo2|Add3~1_sumout ),
	.dataf(!\spriteObstaculo2|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~0 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~0 .lut_mask = 64'h133300004040CD89;
defparam \spriteObstaculo2|bmap~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N30
cyclonev_lcell_comb \spriteObstaculo2|bmap~20 (
// Equation(s):
// \spriteObstaculo2|bmap~20_combout  = ( \spriteObstaculo2|Add3~1_sumout  & ( \spriteObstaculo2|Add2~5_sumout  & ( ((\spriteObstaculo2|Add3~13_sumout  & (!\spriteObstaculo2|Add2~1_sumout  & \spriteObstaculo2|Add3~9_sumout ))) # 
// (\spriteObstaculo2|Add3~5_sumout ) ) ) ) # ( !\spriteObstaculo2|Add3~1_sumout  & ( \spriteObstaculo2|Add2~5_sumout  & ( (!\spriteObstaculo2|Add3~5_sumout ) # ((!\spriteObstaculo2|Add3~13_sumout  & (\spriteObstaculo2|Add2~1_sumout  & 
// !\spriteObstaculo2|Add3~9_sumout ))) ) ) ) # ( !\spriteObstaculo2|Add3~1_sumout  & ( !\spriteObstaculo2|Add2~5_sumout  & ( ((\spriteObstaculo2|Add3~13_sumout  & \spriteObstaculo2|Add3~9_sumout )) # (\spriteObstaculo2|Add3~5_sumout ) ) ) )

	.dataa(!\spriteObstaculo2|Add3~13_sumout ),
	.datab(!\spriteObstaculo2|Add3~5_sumout ),
	.datac(!\spriteObstaculo2|Add2~1_sumout ),
	.datad(!\spriteObstaculo2|Add3~9_sumout ),
	.datae(!\spriteObstaculo2|Add3~1_sumout ),
	.dataf(!\spriteObstaculo2|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~20 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~20 .lut_mask = 64'h33770000CECC3373;
defparam \spriteObstaculo2|bmap~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N12
cyclonev_lcell_comb \spriteObstaculo2|bmap~3 (
// Equation(s):
// \spriteObstaculo2|bmap~3_combout  = ( \spriteObstaculo2|bmap~0_combout  & ( \spriteObstaculo2|bmap~20_combout  & ( (!\spriteObstaculo2|Add3~17_sumout  & ((!\spriteObstaculo2|Add2~9_sumout ) # ((\spriteObstaculo2|bmap~2_combout )))) # 
// (\spriteObstaculo2|Add3~17_sumout  & (!\spriteObstaculo2|Add2~9_sumout  & ((\spriteObstaculo2|bmap~1_combout )))) ) ) ) # ( !\spriteObstaculo2|bmap~0_combout  & ( \spriteObstaculo2|bmap~20_combout  & ( (!\spriteObstaculo2|Add3~17_sumout  & 
// (\spriteObstaculo2|Add2~9_sumout  & (\spriteObstaculo2|bmap~2_combout ))) # (\spriteObstaculo2|Add3~17_sumout  & (!\spriteObstaculo2|Add2~9_sumout  & ((\spriteObstaculo2|bmap~1_combout )))) ) ) ) # ( \spriteObstaculo2|bmap~0_combout  & ( 
// !\spriteObstaculo2|bmap~20_combout  & ( (!\spriteObstaculo2|Add3~17_sumout  & ((!\spriteObstaculo2|Add2~9_sumout ) # ((\spriteObstaculo2|bmap~2_combout )))) # (\spriteObstaculo2|Add3~17_sumout  & (((\spriteObstaculo2|bmap~1_combout )) # 
// (\spriteObstaculo2|Add2~9_sumout ))) ) ) ) # ( !\spriteObstaculo2|bmap~0_combout  & ( !\spriteObstaculo2|bmap~20_combout  & ( (!\spriteObstaculo2|Add3~17_sumout  & (\spriteObstaculo2|Add2~9_sumout  & (\spriteObstaculo2|bmap~2_combout ))) # 
// (\spriteObstaculo2|Add3~17_sumout  & (((\spriteObstaculo2|bmap~1_combout )) # (\spriteObstaculo2|Add2~9_sumout ))) ) ) )

	.dataa(!\spriteObstaculo2|Add3~17_sumout ),
	.datab(!\spriteObstaculo2|Add2~9_sumout ),
	.datac(!\spriteObstaculo2|bmap~2_combout ),
	.datad(!\spriteObstaculo2|bmap~1_combout ),
	.datae(!\spriteObstaculo2|bmap~0_combout ),
	.dataf(!\spriteObstaculo2|bmap~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~3 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~3 .lut_mask = 64'h13579BDF02468ACE;
defparam \spriteObstaculo2|bmap~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N54
cyclonev_lcell_comb \spriteObstaculo2|bmap~9 (
// Equation(s):
// \spriteObstaculo2|bmap~9_combout  = ( !\spriteObstaculo2|Add3~5_sumout  & ( !\spriteObstaculo2|Add2~9_sumout  & ( (!\spriteObstaculo2|Add3~17_sumout  & (!\spriteObstaculo2|Add2~1_sumout  & (!\spriteObstaculo2|Add3~9_sumout  $ 
// (!\spriteObstaculo2|Add3~13_sumout )))) ) ) )

	.dataa(!\spriteObstaculo2|Add3~9_sumout ),
	.datab(!\spriteObstaculo2|Add3~13_sumout ),
	.datac(!\spriteObstaculo2|Add3~17_sumout ),
	.datad(!\spriteObstaculo2|Add2~1_sumout ),
	.datae(!\spriteObstaculo2|Add3~5_sumout ),
	.dataf(!\spriteObstaculo2|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~9 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~9 .lut_mask = 64'h6000000000000000;
defparam \spriteObstaculo2|bmap~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N54
cyclonev_lcell_comb \spriteObstaculo2|bmap~8 (
// Equation(s):
// \spriteObstaculo2|bmap~8_combout  = ( \spriteObstaculo2|Add2~9_sumout  & ( (\spriteObstaculo2|Add3~13_sumout  & (!\spriteObstaculo2|Add3~17_sumout  & (!\spriteObstaculo2|Add3~5_sumout  & \spriteObstaculo2|Add2~1_sumout ))) ) )

	.dataa(!\spriteObstaculo2|Add3~13_sumout ),
	.datab(!\spriteObstaculo2|Add3~17_sumout ),
	.datac(!\spriteObstaculo2|Add3~5_sumout ),
	.datad(!\spriteObstaculo2|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo2|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~8 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~8 .lut_mask = 64'h0000000000400040;
defparam \spriteObstaculo2|bmap~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N36
cyclonev_lcell_comb \spriteObstaculo2|bmap~17 (
// Equation(s):
// \spriteObstaculo2|bmap~17_combout  = ( \spriteObstaculo2|Add3~5_sumout  & ( \spriteObstaculo2|Add2~9_sumout  & ( (\spriteObstaculo2|Add3~17_sumout  & ((!\spriteObstaculo2|Add3~13_sumout ) # ((!\spriteObstaculo2|Add3~9_sumout  & 
// \spriteObstaculo2|Add2~1_sumout )))) ) ) ) # ( !\spriteObstaculo2|Add3~5_sumout  & ( \spriteObstaculo2|Add2~9_sumout  & ( (\spriteObstaculo2|Add3~17_sumout  & (\spriteObstaculo2|Add3~13_sumout  & (\spriteObstaculo2|Add3~9_sumout  & 
// \spriteObstaculo2|Add2~1_sumout ))) ) ) ) # ( \spriteObstaculo2|Add3~5_sumout  & ( !\spriteObstaculo2|Add2~9_sumout  & ( (!\spriteObstaculo2|Add3~17_sumout  & (\spriteObstaculo2|Add3~13_sumout  & !\spriteObstaculo2|Add2~1_sumout )) ) ) ) # ( 
// !\spriteObstaculo2|Add3~5_sumout  & ( !\spriteObstaculo2|Add2~9_sumout  & ( (\spriteObstaculo2|Add3~17_sumout  & (!\spriteObstaculo2|Add3~13_sumout  & !\spriteObstaculo2|Add2~1_sumout )) ) ) )

	.dataa(!\spriteObstaculo2|Add3~17_sumout ),
	.datab(!\spriteObstaculo2|Add3~13_sumout ),
	.datac(!\spriteObstaculo2|Add3~9_sumout ),
	.datad(!\spriteObstaculo2|Add2~1_sumout ),
	.datae(!\spriteObstaculo2|Add3~5_sumout ),
	.dataf(!\spriteObstaculo2|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~17 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~17 .lut_mask = 64'h4400220000014454;
defparam \spriteObstaculo2|bmap~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N18
cyclonev_lcell_comb \spriteObstaculo2|bmap~18 (
// Equation(s):
// \spriteObstaculo2|bmap~18_combout  = ( \spriteObstaculo2|Add3~9_sumout  & ( \spriteObstaculo2|Add2~9_sumout  & ( (\spriteObstaculo2|Add3~17_sumout  & ((!\spriteObstaculo2|Add3~5_sumout  & (!\spriteObstaculo2|Add3~13_sumout )) # 
// (\spriteObstaculo2|Add3~5_sumout  & (\spriteObstaculo2|Add3~13_sumout  & \spriteObstaculo2|Add2~1_sumout )))) ) ) ) # ( !\spriteObstaculo2|Add3~9_sumout  & ( \spriteObstaculo2|Add2~9_sumout  & ( (!\spriteObstaculo2|Add3~5_sumout  & 
// ((!\spriteObstaculo2|Add3~13_sumout  & (!\spriteObstaculo2|Add3~17_sumout )) # (\spriteObstaculo2|Add3~13_sumout  & (\spriteObstaculo2|Add3~17_sumout  & \spriteObstaculo2|Add2~1_sumout )))) ) ) ) # ( \spriteObstaculo2|Add3~9_sumout  & ( 
// !\spriteObstaculo2|Add2~9_sumout  & ( (\spriteObstaculo2|Add3~17_sumout  & ((!\spriteObstaculo2|Add3~5_sumout  & (!\spriteObstaculo2|Add3~13_sumout )) # (\spriteObstaculo2|Add3~5_sumout  & (\spriteObstaculo2|Add3~13_sumout  & 
// !\spriteObstaculo2|Add2~1_sumout )))) ) ) ) # ( !\spriteObstaculo2|Add3~9_sumout  & ( !\spriteObstaculo2|Add2~9_sumout  & ( (!\spriteObstaculo2|Add3~5_sumout  & ((!\spriteObstaculo2|Add3~13_sumout  & (!\spriteObstaculo2|Add3~17_sumout )) # 
// (\spriteObstaculo2|Add3~13_sumout  & (\spriteObstaculo2|Add3~17_sumout  & !\spriteObstaculo2|Add2~1_sumout )))) ) ) )

	.dataa(!\spriteObstaculo2|Add3~5_sumout ),
	.datab(!\spriteObstaculo2|Add3~13_sumout ),
	.datac(!\spriteObstaculo2|Add3~17_sumout ),
	.datad(!\spriteObstaculo2|Add2~1_sumout ),
	.datae(!\spriteObstaculo2|Add3~9_sumout ),
	.dataf(!\spriteObstaculo2|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~18 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~18 .lut_mask = 64'h8280090880820809;
defparam \spriteObstaculo2|bmap~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y26_N6
cyclonev_lcell_comb \spriteObstaculo2|bmap~10 (
// Equation(s):
// \spriteObstaculo2|bmap~10_combout  = ( \spriteObstaculo2|bmap~17_combout  & ( \spriteObstaculo2|bmap~18_combout  & ( (!\spriteObstaculo2|Add3~1_sumout  & (!\spriteObstaculo2|Add2~5_sumout  & ((\spriteObstaculo2|bmap~8_combout )))) # 
// (\spriteObstaculo2|Add3~1_sumout  & (((\spriteObstaculo2|bmap~9_combout )) # (\spriteObstaculo2|Add2~5_sumout ))) ) ) ) # ( !\spriteObstaculo2|bmap~17_combout  & ( \spriteObstaculo2|bmap~18_combout  & ( (!\spriteObstaculo2|Add2~5_sumout  & 
// ((!\spriteObstaculo2|Add3~1_sumout  & ((\spriteObstaculo2|bmap~8_combout ))) # (\spriteObstaculo2|Add3~1_sumout  & (\spriteObstaculo2|bmap~9_combout )))) ) ) ) # ( \spriteObstaculo2|bmap~17_combout  & ( !\spriteObstaculo2|bmap~18_combout  & ( 
// ((!\spriteObstaculo2|Add3~1_sumout  & ((\spriteObstaculo2|bmap~8_combout ))) # (\spriteObstaculo2|Add3~1_sumout  & (\spriteObstaculo2|bmap~9_combout ))) # (\spriteObstaculo2|Add2~5_sumout ) ) ) ) # ( !\spriteObstaculo2|bmap~17_combout  & ( 
// !\spriteObstaculo2|bmap~18_combout  & ( (!\spriteObstaculo2|Add3~1_sumout  & (((\spriteObstaculo2|bmap~8_combout )) # (\spriteObstaculo2|Add2~5_sumout ))) # (\spriteObstaculo2|Add3~1_sumout  & (!\spriteObstaculo2|Add2~5_sumout  & 
// (\spriteObstaculo2|bmap~9_combout ))) ) ) )

	.dataa(!\spriteObstaculo2|Add3~1_sumout ),
	.datab(!\spriteObstaculo2|Add2~5_sumout ),
	.datac(!\spriteObstaculo2|bmap~9_combout ),
	.datad(!\spriteObstaculo2|bmap~8_combout ),
	.datae(!\spriteObstaculo2|bmap~17_combout ),
	.dataf(!\spriteObstaculo2|bmap~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~10 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~10 .lut_mask = 64'h26AE37BF048C159D;
defparam \spriteObstaculo2|bmap~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N48
cyclonev_lcell_comb \spriteObstaculo2|bmap~14 (
// Equation(s):
// \spriteObstaculo2|bmap~14_combout  = ( \spriteObstaculo2|Add2~1_sumout  & ( \spriteObstaculo2|Add2~9_sumout  & ( (!\spriteObstaculo2|Add3~13_sumout  & (\spriteObstaculo2|Add3~5_sumout  & \spriteObstaculo2|Add3~17_sumout )) ) ) ) # ( 
// !\spriteObstaculo2|Add2~1_sumout  & ( \spriteObstaculo2|Add2~9_sumout  & ( (\spriteObstaculo2|Add3~17_sumout  & (!\spriteObstaculo2|Add3~5_sumout  $ (((!\spriteObstaculo2|Add3~13_sumout ) # (!\spriteObstaculo2|Add3~9_sumout ))))) ) ) ) # ( 
// \spriteObstaculo2|Add2~1_sumout  & ( !\spriteObstaculo2|Add2~9_sumout  & ( (\spriteObstaculo2|Add3~17_sumout  & ((\spriteObstaculo2|Add3~5_sumout ) # (\spriteObstaculo2|Add3~13_sumout ))) ) ) ) # ( !\spriteObstaculo2|Add2~1_sumout  & ( 
// !\spriteObstaculo2|Add2~9_sumout  & ( (\spriteObstaculo2|Add3~17_sumout  & ((\spriteObstaculo2|Add3~5_sumout ) # (\spriteObstaculo2|Add3~13_sumout ))) ) ) )

	.dataa(!\spriteObstaculo2|Add3~13_sumout ),
	.datab(!\spriteObstaculo2|Add3~5_sumout ),
	.datac(!\spriteObstaculo2|Add3~17_sumout ),
	.datad(!\spriteObstaculo2|Add3~9_sumout ),
	.datae(!\spriteObstaculo2|Add2~1_sumout ),
	.dataf(!\spriteObstaculo2|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~14 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~14 .lut_mask = 64'h0707070703060202;
defparam \spriteObstaculo2|bmap~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N45
cyclonev_lcell_comb \spriteObstaculo2|bmap~13 (
// Equation(s):
// \spriteObstaculo2|bmap~13_combout  = ( !\spriteObstaculo2|Add3~17_sumout  & ( \spriteObstaculo2|Add2~9_sumout  & ( (!\spriteObstaculo2|Add3~5_sumout  & ((!\spriteObstaculo2|Add3~13_sumout ) # (!\spriteObstaculo2|Add3~9_sumout ))) ) ) ) # ( 
// !\spriteObstaculo2|Add3~17_sumout  & ( !\spriteObstaculo2|Add2~9_sumout  & ( (!\spriteObstaculo2|Add3~13_sumout  & (!\spriteObstaculo2|Add3~5_sumout  & ((!\spriteObstaculo2|Add3~9_sumout ) # (\spriteObstaculo2|Add2~1_sumout )))) ) ) )

	.dataa(!\spriteObstaculo2|Add3~13_sumout ),
	.datab(!\spriteObstaculo2|Add3~5_sumout ),
	.datac(!\spriteObstaculo2|Add3~9_sumout ),
	.datad(!\spriteObstaculo2|Add2~1_sumout ),
	.datae(!\spriteObstaculo2|Add3~17_sumout ),
	.dataf(!\spriteObstaculo2|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~13 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~13 .lut_mask = 64'h80880000C8C80000;
defparam \spriteObstaculo2|bmap~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N33
cyclonev_lcell_comb \spriteObstaculo2|bmap~12 (
// Equation(s):
// \spriteObstaculo2|bmap~12_combout  = ( \spriteObstaculo2|Add3~9_sumout  & ( !\spriteObstaculo2|Add2~9_sumout  & ( (!\spriteObstaculo2|Add3~13_sumout  & (\spriteObstaculo2|Add3~5_sumout  & ((!\spriteObstaculo2|Add3~17_sumout ) # 
// (!\spriteObstaculo2|Add2~1_sumout )))) # (\spriteObstaculo2|Add3~13_sumout  & (!\spriteObstaculo2|Add3~17_sumout  & ((!\spriteObstaculo2|Add3~5_sumout ) # (!\spriteObstaculo2|Add2~1_sumout )))) ) ) ) # ( !\spriteObstaculo2|Add3~9_sumout  & ( 
// !\spriteObstaculo2|Add2~9_sumout  & ( (!\spriteObstaculo2|Add2~1_sumout  & ((!\spriteObstaculo2|Add3~13_sumout  & (\spriteObstaculo2|Add3~5_sumout )) # (\spriteObstaculo2|Add3~13_sumout  & ((!\spriteObstaculo2|Add3~17_sumout ))))) # 
// (\spriteObstaculo2|Add2~1_sumout  & (((\spriteObstaculo2|Add3~5_sumout  & !\spriteObstaculo2|Add3~17_sumout )))) ) ) )

	.dataa(!\spriteObstaculo2|Add3~13_sumout ),
	.datab(!\spriteObstaculo2|Add3~5_sumout ),
	.datac(!\spriteObstaculo2|Add3~17_sumout ),
	.datad(!\spriteObstaculo2|Add2~1_sumout ),
	.datae(!\spriteObstaculo2|Add3~9_sumout ),
	.dataf(!\spriteObstaculo2|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~12 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~12 .lut_mask = 64'h7230726000000000;
defparam \spriteObstaculo2|bmap~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N18
cyclonev_lcell_comb \spriteObstaculo2|bmap~11 (
// Equation(s):
// \spriteObstaculo2|bmap~11_combout  = ( \spriteObstaculo2|Add3~17_sumout  & ( \spriteObstaculo2|Add2~9_sumout  & ( (!\spriteObstaculo2|Add3~5_sumout  & ((!\spriteObstaculo2|Add3~13_sumout ) # (!\spriteObstaculo2|Add3~9_sumout ))) ) ) ) # ( 
// !\spriteObstaculo2|Add3~17_sumout  & ( \spriteObstaculo2|Add2~9_sumout  & ( (!\spriteObstaculo2|Add3~13_sumout  & (\spriteObstaculo2|Add2~1_sumout  & (!\spriteObstaculo2|Add3~9_sumout  $ (\spriteObstaculo2|Add3~5_sumout )))) # 
// (\spriteObstaculo2|Add3~13_sumout  & (((\spriteObstaculo2|Add3~5_sumout )))) ) ) ) # ( \spriteObstaculo2|Add3~17_sumout  & ( !\spriteObstaculo2|Add2~9_sumout  & ( (!\spriteObstaculo2|Add3~5_sumout ) # ((!\spriteObstaculo2|Add3~13_sumout  & 
// (!\spriteObstaculo2|Add3~9_sumout  & !\spriteObstaculo2|Add2~1_sumout ))) ) ) ) # ( !\spriteObstaculo2|Add3~17_sumout  & ( !\spriteObstaculo2|Add2~9_sumout  & ( (!\spriteObstaculo2|Add3~13_sumout  & (!\spriteObstaculo2|Add2~1_sumout  & 
// (!\spriteObstaculo2|Add3~9_sumout  $ (\spriteObstaculo2|Add3~5_sumout )))) # (\spriteObstaculo2|Add3~13_sumout  & (((\spriteObstaculo2|Add3~5_sumout )))) ) ) )

	.dataa(!\spriteObstaculo2|Add3~13_sumout ),
	.datab(!\spriteObstaculo2|Add3~9_sumout ),
	.datac(!\spriteObstaculo2|Add2~1_sumout ),
	.datad(!\spriteObstaculo2|Add3~5_sumout ),
	.datae(!\spriteObstaculo2|Add3~17_sumout ),
	.dataf(!\spriteObstaculo2|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~11 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~11 .lut_mask = 64'h8075FF800857EE00;
defparam \spriteObstaculo2|bmap~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N6
cyclonev_lcell_comb \spriteObstaculo2|bmap~15 (
// Equation(s):
// \spriteObstaculo2|bmap~15_combout  = ( \spriteObstaculo2|bmap~12_combout  & ( \spriteObstaculo2|bmap~11_combout  & ( (!\spriteObstaculo2|Add3~1_sumout  & (\spriteObstaculo2|Add2~5_sumout )) # (\spriteObstaculo2|Add3~1_sumout  & 
// ((!\spriteObstaculo2|Add2~5_sumout  & ((\spriteObstaculo2|bmap~13_combout ))) # (\spriteObstaculo2|Add2~5_sumout  & (\spriteObstaculo2|bmap~14_combout )))) ) ) ) # ( !\spriteObstaculo2|bmap~12_combout  & ( \spriteObstaculo2|bmap~11_combout  & ( 
// (\spriteObstaculo2|Add3~1_sumout  & ((!\spriteObstaculo2|Add2~5_sumout  & ((\spriteObstaculo2|bmap~13_combout ))) # (\spriteObstaculo2|Add2~5_sumout  & (\spriteObstaculo2|bmap~14_combout )))) ) ) ) # ( \spriteObstaculo2|bmap~12_combout  & ( 
// !\spriteObstaculo2|bmap~11_combout  & ( (!\spriteObstaculo2|Add3~1_sumout ) # ((!\spriteObstaculo2|Add2~5_sumout  & ((\spriteObstaculo2|bmap~13_combout ))) # (\spriteObstaculo2|Add2~5_sumout  & (\spriteObstaculo2|bmap~14_combout ))) ) ) ) # ( 
// !\spriteObstaculo2|bmap~12_combout  & ( !\spriteObstaculo2|bmap~11_combout  & ( (!\spriteObstaculo2|Add3~1_sumout  & (!\spriteObstaculo2|Add2~5_sumout )) # (\spriteObstaculo2|Add3~1_sumout  & ((!\spriteObstaculo2|Add2~5_sumout  & 
// ((\spriteObstaculo2|bmap~13_combout ))) # (\spriteObstaculo2|Add2~5_sumout  & (\spriteObstaculo2|bmap~14_combout )))) ) ) )

	.dataa(!\spriteObstaculo2|Add3~1_sumout ),
	.datab(!\spriteObstaculo2|Add2~5_sumout ),
	.datac(!\spriteObstaculo2|bmap~14_combout ),
	.datad(!\spriteObstaculo2|bmap~13_combout ),
	.datae(!\spriteObstaculo2|bmap~12_combout ),
	.dataf(!\spriteObstaculo2|bmap~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~15 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~15 .lut_mask = 64'h89CDABEF01452367;
defparam \spriteObstaculo2|bmap~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y26_N54
cyclonev_lcell_comb \spriteObstaculo2|bmap~16 (
// Equation(s):
// \spriteObstaculo2|bmap~16_combout  = ( \spriteObstaculo2|bmap~10_combout  & ( \spriteObstaculo2|bmap~15_combout  & ( ((!\spriteObstaculo2|Add2~13_sumout  & ((\spriteObstaculo2|bmap~3_combout ))) # (\spriteObstaculo2|Add2~13_sumout  & 
// (\spriteObstaculo2|bmap~7_combout ))) # (\spriteObstaculo2|Add2~17_sumout ) ) ) ) # ( !\spriteObstaculo2|bmap~10_combout  & ( \spriteObstaculo2|bmap~15_combout  & ( (!\spriteObstaculo2|Add2~17_sumout  & ((!\spriteObstaculo2|Add2~13_sumout  & 
// ((\spriteObstaculo2|bmap~3_combout ))) # (\spriteObstaculo2|Add2~13_sumout  & (\spriteObstaculo2|bmap~7_combout )))) # (\spriteObstaculo2|Add2~17_sumout  & (\spriteObstaculo2|Add2~13_sumout )) ) ) ) # ( \spriteObstaculo2|bmap~10_combout  & ( 
// !\spriteObstaculo2|bmap~15_combout  & ( (!\spriteObstaculo2|Add2~17_sumout  & ((!\spriteObstaculo2|Add2~13_sumout  & ((\spriteObstaculo2|bmap~3_combout ))) # (\spriteObstaculo2|Add2~13_sumout  & (\spriteObstaculo2|bmap~7_combout )))) # 
// (\spriteObstaculo2|Add2~17_sumout  & (!\spriteObstaculo2|Add2~13_sumout )) ) ) ) # ( !\spriteObstaculo2|bmap~10_combout  & ( !\spriteObstaculo2|bmap~15_combout  & ( (!\spriteObstaculo2|Add2~17_sumout  & ((!\spriteObstaculo2|Add2~13_sumout  & 
// ((\spriteObstaculo2|bmap~3_combout ))) # (\spriteObstaculo2|Add2~13_sumout  & (\spriteObstaculo2|bmap~7_combout )))) ) ) )

	.dataa(!\spriteObstaculo2|Add2~17_sumout ),
	.datab(!\spriteObstaculo2|Add2~13_sumout ),
	.datac(!\spriteObstaculo2|bmap~7_combout ),
	.datad(!\spriteObstaculo2|bmap~3_combout ),
	.datae(!\spriteObstaculo2|bmap~10_combout ),
	.dataf(!\spriteObstaculo2|bmap~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo2|bmap~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo2|bmap~16 .extended_lut = "off";
defparam \spriteObstaculo2|bmap~16 .lut_mask = 64'h028A46CE139B57DF;
defparam \spriteObstaculo2|bmap~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N0
cyclonev_lcell_comb \spriteObstaculo1|Add2~1 (
// Equation(s):
// \spriteObstaculo1|Add2~1_sumout  = SUM(( !\vga|Add2~29_sumout  $ (!\spriteObstaculo1|sprite_x_reg [0]) ) + ( !VCC ) + ( !VCC ))
// \spriteObstaculo1|Add2~2  = CARRY(( !\vga|Add2~29_sumout  $ (!\spriteObstaculo1|sprite_x_reg [0]) ) + ( !VCC ) + ( !VCC ))
// \spriteObstaculo1|Add2~3  = SHARE((!\spriteObstaculo1|sprite_x_reg [0]) # (\vga|Add2~29_sumout ))

	.dataa(gnd),
	.datab(!\vga|Add2~29_sumout ),
	.datac(!\spriteObstaculo1|sprite_x_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteObstaculo1|Add2~1_sumout ),
	.cout(\spriteObstaculo1|Add2~2 ),
	.shareout(\spriteObstaculo1|Add2~3 ));
// synopsys translate_off
defparam \spriteObstaculo1|Add2~1 .extended_lut = "off";
defparam \spriteObstaculo1|Add2~1 .lut_mask = 64'h0000F3F300003C3C;
defparam \spriteObstaculo1|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N3
cyclonev_lcell_comb \spriteObstaculo1|Add2~9 (
// Equation(s):
// \spriteObstaculo1|Add2~9_sumout  = SUM(( !\spriteObstaculo1|sprite_x_reg [1] $ (\vga|Add2~37_sumout ) ) + ( \spriteObstaculo1|Add2~3  ) + ( \spriteObstaculo1|Add2~2  ))
// \spriteObstaculo1|Add2~10  = CARRY(( !\spriteObstaculo1|sprite_x_reg [1] $ (\vga|Add2~37_sumout ) ) + ( \spriteObstaculo1|Add2~3  ) + ( \spriteObstaculo1|Add2~2  ))
// \spriteObstaculo1|Add2~11  = SHARE((!\spriteObstaculo1|sprite_x_reg [1] & \vga|Add2~37_sumout ))

	.dataa(!\spriteObstaculo1|sprite_x_reg [1]),
	.datab(gnd),
	.datac(!\vga|Add2~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo1|Add2~2 ),
	.sharein(\spriteObstaculo1|Add2~3 ),
	.combout(),
	.sumout(\spriteObstaculo1|Add2~9_sumout ),
	.cout(\spriteObstaculo1|Add2~10 ),
	.shareout(\spriteObstaculo1|Add2~11 ));
// synopsys translate_off
defparam \spriteObstaculo1|Add2~9 .extended_lut = "off";
defparam \spriteObstaculo1|Add2~9 .lut_mask = 64'h00000A0A0000A5A5;
defparam \spriteObstaculo1|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N6
cyclonev_lcell_comb \spriteObstaculo1|Add2~13 (
// Equation(s):
// \spriteObstaculo1|Add2~13_sumout  = SUM(( !\vga|Add2~33_sumout  $ (\spriteObstaculo1|sprite_x_reg [2]) ) + ( \spriteObstaculo1|Add2~11  ) + ( \spriteObstaculo1|Add2~10  ))
// \spriteObstaculo1|Add2~14  = CARRY(( !\vga|Add2~33_sumout  $ (\spriteObstaculo1|sprite_x_reg [2]) ) + ( \spriteObstaculo1|Add2~11  ) + ( \spriteObstaculo1|Add2~10  ))
// \spriteObstaculo1|Add2~15  = SHARE((\vga|Add2~33_sumout  & !\spriteObstaculo1|sprite_x_reg [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add2~33_sumout ),
	.datad(!\spriteObstaculo1|sprite_x_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo1|Add2~10 ),
	.sharein(\spriteObstaculo1|Add2~11 ),
	.combout(),
	.sumout(\spriteObstaculo1|Add2~13_sumout ),
	.cout(\spriteObstaculo1|Add2~14 ),
	.shareout(\spriteObstaculo1|Add2~15 ));
// synopsys translate_off
defparam \spriteObstaculo1|Add2~13 .extended_lut = "off";
defparam \spriteObstaculo1|Add2~13 .lut_mask = 64'h00000F000000F00F;
defparam \spriteObstaculo1|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N9
cyclonev_lcell_comb \spriteObstaculo1|Add2~17 (
// Equation(s):
// \spriteObstaculo1|Add2~17_sumout  = SUM(( !\vga|Add2~25_sumout  $ (\spriteObstaculo1|sprite_x_reg [3]) ) + ( \spriteObstaculo1|Add2~15  ) + ( \spriteObstaculo1|Add2~14  ))
// \spriteObstaculo1|Add2~18  = CARRY(( !\vga|Add2~25_sumout  $ (\spriteObstaculo1|sprite_x_reg [3]) ) + ( \spriteObstaculo1|Add2~15  ) + ( \spriteObstaculo1|Add2~14  ))
// \spriteObstaculo1|Add2~19  = SHARE((\vga|Add2~25_sumout  & !\spriteObstaculo1|sprite_x_reg [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add2~25_sumout ),
	.datad(!\spriteObstaculo1|sprite_x_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo1|Add2~14 ),
	.sharein(\spriteObstaculo1|Add2~15 ),
	.combout(),
	.sumout(\spriteObstaculo1|Add2~17_sumout ),
	.cout(\spriteObstaculo1|Add2~18 ),
	.shareout(\spriteObstaculo1|Add2~19 ));
// synopsys translate_off
defparam \spriteObstaculo1|Add2~17 .extended_lut = "off";
defparam \spriteObstaculo1|Add2~17 .lut_mask = 64'h00000F000000F00F;
defparam \spriteObstaculo1|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N12
cyclonev_lcell_comb \spriteObstaculo1|Add2~5 (
// Equation(s):
// \spriteObstaculo1|Add2~5_sumout  = SUM(( !\vga|Add2~21_sumout  $ (\spriteObstaculo1|sprite_x_reg [4]) ) + ( \spriteObstaculo1|Add2~19  ) + ( \spriteObstaculo1|Add2~18  ))

	.dataa(gnd),
	.datab(!\vga|Add2~21_sumout ),
	.datac(gnd),
	.datad(!\spriteObstaculo1|sprite_x_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo1|Add2~18 ),
	.sharein(\spriteObstaculo1|Add2~19 ),
	.combout(),
	.sumout(\spriteObstaculo1|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|Add2~5 .extended_lut = "off";
defparam \spriteObstaculo1|Add2~5 .lut_mask = 64'h000000000000CC33;
defparam \spriteObstaculo1|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N0
cyclonev_lcell_comb \spriteObstaculo1|Add3~9 (
// Equation(s):
// \spriteObstaculo1|Add3~9_sumout  = SUM(( \vga|Add3~37_sumout  ) + ( !VCC ) + ( !VCC ))
// \spriteObstaculo1|Add3~10  = CARRY(( \vga|Add3~37_sumout  ) + ( !VCC ) + ( !VCC ))
// \spriteObstaculo1|Add3~11  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\vga|Add3~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteObstaculo1|Add3~9_sumout ),
	.cout(\spriteObstaculo1|Add3~10 ),
	.shareout(\spriteObstaculo1|Add3~11 ));
// synopsys translate_off
defparam \spriteObstaculo1|Add3~9 .extended_lut = "off";
defparam \spriteObstaculo1|Add3~9 .lut_mask = 64'h0000FFFF00003333;
defparam \spriteObstaculo1|Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N3
cyclonev_lcell_comb \spriteObstaculo1|Add3~13 (
// Equation(s):
// \spriteObstaculo1|Add3~13_sumout  = SUM(( !\vga|Add3~33_sumout  ) + ( \spriteObstaculo1|Add3~11  ) + ( \spriteObstaculo1|Add3~10  ))
// \spriteObstaculo1|Add3~14  = CARRY(( !\vga|Add3~33_sumout  ) + ( \spriteObstaculo1|Add3~11  ) + ( \spriteObstaculo1|Add3~10  ))
// \spriteObstaculo1|Add3~15  = SHARE(\vga|Add3~33_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add3~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo1|Add3~10 ),
	.sharein(\spriteObstaculo1|Add3~11 ),
	.combout(),
	.sumout(\spriteObstaculo1|Add3~13_sumout ),
	.cout(\spriteObstaculo1|Add3~14 ),
	.shareout(\spriteObstaculo1|Add3~15 ));
// synopsys translate_off
defparam \spriteObstaculo1|Add3~13 .extended_lut = "off";
defparam \spriteObstaculo1|Add3~13 .lut_mask = 64'h00000F0F0000F0F0;
defparam \spriteObstaculo1|Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N6
cyclonev_lcell_comb \spriteObstaculo1|Add3~5 (
// Equation(s):
// \spriteObstaculo1|Add3~5_sumout  = SUM(( !\spriteObstaculo1|sprite_y_reg [2] $ (\vga|Add3~29_sumout ) ) + ( \spriteObstaculo1|Add3~15  ) + ( \spriteObstaculo1|Add3~14  ))
// \spriteObstaculo1|Add3~6  = CARRY(( !\spriteObstaculo1|sprite_y_reg [2] $ (\vga|Add3~29_sumout ) ) + ( \spriteObstaculo1|Add3~15  ) + ( \spriteObstaculo1|Add3~14  ))
// \spriteObstaculo1|Add3~7  = SHARE((!\spriteObstaculo1|sprite_y_reg [2] & \vga|Add3~29_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteObstaculo1|sprite_y_reg [2]),
	.datad(!\vga|Add3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo1|Add3~14 ),
	.sharein(\spriteObstaculo1|Add3~15 ),
	.combout(),
	.sumout(\spriteObstaculo1|Add3~5_sumout ),
	.cout(\spriteObstaculo1|Add3~6 ),
	.shareout(\spriteObstaculo1|Add3~7 ));
// synopsys translate_off
defparam \spriteObstaculo1|Add3~5 .extended_lut = "off";
defparam \spriteObstaculo1|Add3~5 .lut_mask = 64'h000000F00000F00F;
defparam \spriteObstaculo1|Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N9
cyclonev_lcell_comb \spriteObstaculo1|Add3~17 (
// Equation(s):
// \spriteObstaculo1|Add3~17_sumout  = SUM(( !\spriteObstaculo1|sprite_y_reg [3] $ (\vga|Add3~1_sumout ) ) + ( \spriteObstaculo1|Add3~7  ) + ( \spriteObstaculo1|Add3~6  ))
// \spriteObstaculo1|Add3~18  = CARRY(( !\spriteObstaculo1|sprite_y_reg [3] $ (\vga|Add3~1_sumout ) ) + ( \spriteObstaculo1|Add3~7  ) + ( \spriteObstaculo1|Add3~6  ))
// \spriteObstaculo1|Add3~19  = SHARE((!\spriteObstaculo1|sprite_y_reg [3] & \vga|Add3~1_sumout ))

	.dataa(gnd),
	.datab(!\spriteObstaculo1|sprite_y_reg [3]),
	.datac(gnd),
	.datad(!\vga|Add3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo1|Add3~6 ),
	.sharein(\spriteObstaculo1|Add3~7 ),
	.combout(),
	.sumout(\spriteObstaculo1|Add3~17_sumout ),
	.cout(\spriteObstaculo1|Add3~18 ),
	.shareout(\spriteObstaculo1|Add3~19 ));
// synopsys translate_off
defparam \spriteObstaculo1|Add3~17 .extended_lut = "off";
defparam \spriteObstaculo1|Add3~17 .lut_mask = 64'h000000CC0000CC33;
defparam \spriteObstaculo1|Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N12
cyclonev_lcell_comb \spriteObstaculo1|Add3~1 (
// Equation(s):
// \spriteObstaculo1|Add3~1_sumout  = SUM(( !\spriteObstaculo1|sprite_y_reg [4] $ (\vga|Add3~5_sumout ) ) + ( \spriteObstaculo1|Add3~19  ) + ( \spriteObstaculo1|Add3~18  ))

	.dataa(!\spriteObstaculo1|sprite_y_reg [4]),
	.datab(!\vga|Add3~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo1|Add3~18 ),
	.sharein(\spriteObstaculo1|Add3~19 ),
	.combout(),
	.sumout(\spriteObstaculo1|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|Add3~1 .extended_lut = "off";
defparam \spriteObstaculo1|Add3~1 .lut_mask = 64'h0000000000009999;
defparam \spriteObstaculo1|Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N24
cyclonev_lcell_comb \spriteObstaculo1|bmap~9 (
// Equation(s):
// \spriteObstaculo1|bmap~9_combout  = ( !\spriteObstaculo1|Add2~1_sumout  & ( !\spriteObstaculo1|Add3~17_sumout  & ( (!\spriteObstaculo1|Add2~9_sumout  & (!\spriteObstaculo1|Add3~5_sumout  & (!\spriteObstaculo1|Add3~13_sumout  $ 
// (!\spriteObstaculo1|Add3~9_sumout )))) ) ) )

	.dataa(!\spriteObstaculo1|Add3~13_sumout ),
	.datab(!\spriteObstaculo1|Add3~9_sumout ),
	.datac(!\spriteObstaculo1|Add2~9_sumout ),
	.datad(!\spriteObstaculo1|Add3~5_sumout ),
	.datae(!\spriteObstaculo1|Add2~1_sumout ),
	.dataf(!\spriteObstaculo1|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~9 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~9 .lut_mask = 64'h6000000000000000;
defparam \spriteObstaculo1|bmap~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N15
cyclonev_lcell_comb \spriteObstaculo1|bmap~8 (
// Equation(s):
// \spriteObstaculo1|bmap~8_combout  = ( \spriteObstaculo1|Add2~1_sumout  & ( !\spriteObstaculo1|Add3~17_sumout  & ( (\spriteObstaculo1|Add3~13_sumout  & (!\spriteObstaculo1|Add3~5_sumout  & \spriteObstaculo1|Add2~9_sumout )) ) ) )

	.dataa(!\spriteObstaculo1|Add3~13_sumout ),
	.datab(gnd),
	.datac(!\spriteObstaculo1|Add3~5_sumout ),
	.datad(!\spriteObstaculo1|Add2~9_sumout ),
	.datae(!\spriteObstaculo1|Add2~1_sumout ),
	.dataf(!\spriteObstaculo1|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~8 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~8 .lut_mask = 64'h0000005000000000;
defparam \spriteObstaculo1|bmap~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N54
cyclonev_lcell_comb \spriteObstaculo1|bmap~17 (
// Equation(s):
// \spriteObstaculo1|bmap~17_combout  = ( \spriteObstaculo1|Add2~1_sumout  & ( \spriteObstaculo1|Add3~17_sumout  & ( (\spriteObstaculo1|Add2~9_sumout  & (!\spriteObstaculo1|Add3~5_sumout  $ (((!\spriteObstaculo1|Add3~13_sumout ) # 
// (!\spriteObstaculo1|Add3~9_sumout ))))) ) ) ) # ( !\spriteObstaculo1|Add2~1_sumout  & ( \spriteObstaculo1|Add3~17_sumout  & ( (!\spriteObstaculo1|Add3~13_sumout  & (!\spriteObstaculo1|Add3~5_sumout  $ (\spriteObstaculo1|Add2~9_sumout ))) ) ) ) # ( 
// !\spriteObstaculo1|Add2~1_sumout  & ( !\spriteObstaculo1|Add3~17_sumout  & ( (\spriteObstaculo1|Add3~13_sumout  & (\spriteObstaculo1|Add3~5_sumout  & !\spriteObstaculo1|Add2~9_sumout )) ) ) )

	.dataa(!\spriteObstaculo1|Add3~13_sumout ),
	.datab(!\spriteObstaculo1|Add3~5_sumout ),
	.datac(!\spriteObstaculo1|Add2~9_sumout ),
	.datad(!\spriteObstaculo1|Add3~9_sumout ),
	.datae(!\spriteObstaculo1|Add2~1_sumout ),
	.dataf(!\spriteObstaculo1|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~17 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~17 .lut_mask = 64'h1010000082820306;
defparam \spriteObstaculo1|bmap~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N42
cyclonev_lcell_comb \spriteObstaculo1|bmap~18 (
// Equation(s):
// \spriteObstaculo1|bmap~18_combout  = ( \spriteObstaculo1|Add2~1_sumout  & ( \spriteObstaculo1|Add3~17_sumout  & ( (!\spriteObstaculo1|Add3~13_sumout  & (!\spriteObstaculo1|Add3~5_sumout  & ((\spriteObstaculo1|Add3~9_sumout )))) # 
// (\spriteObstaculo1|Add3~13_sumout  & (\spriteObstaculo1|Add2~9_sumout  & (!\spriteObstaculo1|Add3~5_sumout  $ (\spriteObstaculo1|Add3~9_sumout )))) ) ) ) # ( !\spriteObstaculo1|Add2~1_sumout  & ( \spriteObstaculo1|Add3~17_sumout  & ( 
// (!\spriteObstaculo1|Add3~13_sumout  & (!\spriteObstaculo1|Add3~5_sumout  & ((\spriteObstaculo1|Add3~9_sumout )))) # (\spriteObstaculo1|Add3~13_sumout  & (!\spriteObstaculo1|Add2~9_sumout  & (!\spriteObstaculo1|Add3~5_sumout  $ 
// (\spriteObstaculo1|Add3~9_sumout )))) ) ) ) # ( \spriteObstaculo1|Add2~1_sumout  & ( !\spriteObstaculo1|Add3~17_sumout  & ( (!\spriteObstaculo1|Add3~13_sumout  & (!\spriteObstaculo1|Add3~5_sumout  & !\spriteObstaculo1|Add3~9_sumout )) ) ) ) # ( 
// !\spriteObstaculo1|Add2~1_sumout  & ( !\spriteObstaculo1|Add3~17_sumout  & ( (!\spriteObstaculo1|Add3~13_sumout  & (!\spriteObstaculo1|Add3~5_sumout  & !\spriteObstaculo1|Add3~9_sumout )) ) ) )

	.dataa(!\spriteObstaculo1|Add3~13_sumout ),
	.datab(!\spriteObstaculo1|Add3~5_sumout ),
	.datac(!\spriteObstaculo1|Add2~9_sumout ),
	.datad(!\spriteObstaculo1|Add3~9_sumout ),
	.datae(!\spriteObstaculo1|Add2~1_sumout ),
	.dataf(!\spriteObstaculo1|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~18 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~18 .lut_mask = 64'h8800880040980489;
defparam \spriteObstaculo1|bmap~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N30
cyclonev_lcell_comb \spriteObstaculo1|bmap~10 (
// Equation(s):
// \spriteObstaculo1|bmap~10_combout  = ( \spriteObstaculo1|bmap~17_combout  & ( \spriteObstaculo1|bmap~18_combout  & ( (!\spriteObstaculo1|Add2~5_sumout  & ((!\spriteObstaculo1|Add3~1_sumout  & ((\spriteObstaculo1|bmap~8_combout ))) # 
// (\spriteObstaculo1|Add3~1_sumout  & (\spriteObstaculo1|bmap~9_combout )))) # (\spriteObstaculo1|Add2~5_sumout  & (\spriteObstaculo1|Add3~1_sumout )) ) ) ) # ( !\spriteObstaculo1|bmap~17_combout  & ( \spriteObstaculo1|bmap~18_combout  & ( 
// (!\spriteObstaculo1|Add2~5_sumout  & ((!\spriteObstaculo1|Add3~1_sumout  & ((\spriteObstaculo1|bmap~8_combout ))) # (\spriteObstaculo1|Add3~1_sumout  & (\spriteObstaculo1|bmap~9_combout )))) ) ) ) # ( \spriteObstaculo1|bmap~17_combout  & ( 
// !\spriteObstaculo1|bmap~18_combout  & ( ((!\spriteObstaculo1|Add3~1_sumout  & ((\spriteObstaculo1|bmap~8_combout ))) # (\spriteObstaculo1|Add3~1_sumout  & (\spriteObstaculo1|bmap~9_combout ))) # (\spriteObstaculo1|Add2~5_sumout ) ) ) ) # ( 
// !\spriteObstaculo1|bmap~17_combout  & ( !\spriteObstaculo1|bmap~18_combout  & ( (!\spriteObstaculo1|Add2~5_sumout  & ((!\spriteObstaculo1|Add3~1_sumout  & ((\spriteObstaculo1|bmap~8_combout ))) # (\spriteObstaculo1|Add3~1_sumout  & 
// (\spriteObstaculo1|bmap~9_combout )))) # (\spriteObstaculo1|Add2~5_sumout  & (!\spriteObstaculo1|Add3~1_sumout )) ) ) )

	.dataa(!\spriteObstaculo1|Add2~5_sumout ),
	.datab(!\spriteObstaculo1|Add3~1_sumout ),
	.datac(!\spriteObstaculo1|bmap~9_combout ),
	.datad(!\spriteObstaculo1|bmap~8_combout ),
	.datae(!\spriteObstaculo1|bmap~17_combout ),
	.dataf(!\spriteObstaculo1|bmap~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~10 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~10 .lut_mask = 64'h46CE57DF028A139B;
defparam \spriteObstaculo1|bmap~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N24
cyclonev_lcell_comb \spriteObstaculo1|bmap~5 (
// Equation(s):
// \spriteObstaculo1|bmap~5_combout  = ( \spriteObstaculo1|Add2~9_sumout  & ( \spriteObstaculo1|Add3~5_sumout  & ( (!\spriteObstaculo1|Add3~13_sumout  & (((!\spriteObstaculo1|Add3~17_sumout ) # (\spriteObstaculo1|Add2~1_sumout )))) # 
// (\spriteObstaculo1|Add3~13_sumout  & (!\spriteObstaculo1|Add3~17_sumout  & ((!\spriteObstaculo1|Add3~9_sumout ) # (\spriteObstaculo1|Add2~1_sumout )))) ) ) ) # ( \spriteObstaculo1|Add2~9_sumout  & ( !\spriteObstaculo1|Add3~5_sumout  & ( 
// (\spriteObstaculo1|Add3~13_sumout  & (!\spriteObstaculo1|Add3~17_sumout  & ((\spriteObstaculo1|Add2~1_sumout ) # (\spriteObstaculo1|Add3~9_sumout )))) ) ) )

	.dataa(!\spriteObstaculo1|Add3~9_sumout ),
	.datab(!\spriteObstaculo1|Add3~13_sumout ),
	.datac(!\spriteObstaculo1|Add2~1_sumout ),
	.datad(!\spriteObstaculo1|Add3~17_sumout ),
	.datae(!\spriteObstaculo1|Add2~9_sumout ),
	.dataf(!\spriteObstaculo1|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~5 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~5 .lut_mask = 64'h000013000000EF0C;
defparam \spriteObstaculo1|bmap~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N36
cyclonev_lcell_comb \spriteObstaculo1|bmap~4 (
// Equation(s):
// \spriteObstaculo1|bmap~4_combout  = ( \spriteObstaculo1|Add2~9_sumout  & ( \spriteObstaculo1|Add3~5_sumout  & ( (!\spriteObstaculo1|Add3~9_sumout  & (!\spriteObstaculo1|Add3~17_sumout  & ((!\spriteObstaculo1|Add2~1_sumout ) # 
// (\spriteObstaculo1|Add3~13_sumout )))) # (\spriteObstaculo1|Add3~9_sumout  & ((!\spriteObstaculo1|Add3~17_sumout ) # ((\spriteObstaculo1|Add3~13_sumout  & !\spriteObstaculo1|Add2~1_sumout )))) ) ) ) # ( !\spriteObstaculo1|Add2~9_sumout  & ( 
// \spriteObstaculo1|Add3~5_sumout  & ( (!\spriteObstaculo1|Add3~17_sumout ) # ((\spriteObstaculo1|Add3~9_sumout  & (\spriteObstaculo1|Add3~13_sumout  & \spriteObstaculo1|Add2~1_sumout ))) ) ) ) # ( \spriteObstaculo1|Add2~9_sumout  & ( 
// !\spriteObstaculo1|Add3~5_sumout  & ( (!\spriteObstaculo1|Add3~13_sumout  & (\spriteObstaculo1|Add3~17_sumout  & ((!\spriteObstaculo1|Add3~9_sumout ) # (!\spriteObstaculo1|Add2~1_sumout )))) ) ) ) # ( !\spriteObstaculo1|Add2~9_sumout  & ( 
// !\spriteObstaculo1|Add3~5_sumout  & ( !\spriteObstaculo1|Add3~17_sumout  $ (((!\spriteObstaculo1|Add3~9_sumout ) # (!\spriteObstaculo1|Add3~13_sumout ))) ) ) )

	.dataa(!\spriteObstaculo1|Add3~9_sumout ),
	.datab(!\spriteObstaculo1|Add3~13_sumout ),
	.datac(!\spriteObstaculo1|Add2~1_sumout ),
	.datad(!\spriteObstaculo1|Add3~17_sumout ),
	.datae(!\spriteObstaculo1|Add2~9_sumout ),
	.dataf(!\spriteObstaculo1|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~4 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~4 .lut_mask = 64'h11EE00C8FF01F710;
defparam \spriteObstaculo1|bmap~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N42
cyclonev_lcell_comb \spriteObstaculo1|bmap~19 (
// Equation(s):
// \spriteObstaculo1|bmap~19_combout  = ( \spriteObstaculo1|Add2~9_sumout  & ( \spriteObstaculo1|Add2~1_sumout  & ( !\spriteObstaculo1|Add3~5_sumout  $ (((!\spriteObstaculo1|Add3~17_sumout ) # (\spriteObstaculo1|Add3~13_sumout ))) ) ) ) # ( 
// !\spriteObstaculo1|Add2~9_sumout  & ( \spriteObstaculo1|Add2~1_sumout  & ( (\spriteObstaculo1|Add3~5_sumout  & (!\spriteObstaculo1|Add3~17_sumout  & ((\spriteObstaculo1|Add3~13_sumout ) # (\spriteObstaculo1|Add3~9_sumout )))) ) ) ) # ( 
// \spriteObstaculo1|Add2~9_sumout  & ( !\spriteObstaculo1|Add2~1_sumout  & ( (!\spriteObstaculo1|Add3~9_sumout  & ((!\spriteObstaculo1|Add3~5_sumout  & (!\spriteObstaculo1|Add3~13_sumout  & \spriteObstaculo1|Add3~17_sumout )) # 
// (\spriteObstaculo1|Add3~5_sumout  & (\spriteObstaculo1|Add3~13_sumout  & !\spriteObstaculo1|Add3~17_sumout )))) # (\spriteObstaculo1|Add3~9_sumout  & (\spriteObstaculo1|Add3~5_sumout  & ((!\spriteObstaculo1|Add3~17_sumout ) # 
// (\spriteObstaculo1|Add3~13_sumout )))) ) ) ) # ( !\spriteObstaculo1|Add2~9_sumout  & ( !\spriteObstaculo1|Add2~1_sumout  & ( (\spriteObstaculo1|Add3~5_sumout  & !\spriteObstaculo1|Add3~17_sumout ) ) ) )

	.dataa(!\spriteObstaculo1|Add3~9_sumout ),
	.datab(!\spriteObstaculo1|Add3~5_sumout ),
	.datac(!\spriteObstaculo1|Add3~13_sumout ),
	.datad(!\spriteObstaculo1|Add3~17_sumout ),
	.datae(!\spriteObstaculo1|Add2~9_sumout ),
	.dataf(!\spriteObstaculo1|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~19 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~19 .lut_mask = 64'h33001381130033C3;
defparam \spriteObstaculo1|bmap~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N18
cyclonev_lcell_comb \spriteObstaculo1|bmap~6 (
// Equation(s):
// \spriteObstaculo1|bmap~6_combout  = ( \spriteObstaculo1|Add3~9_sumout  & ( \spriteObstaculo1|Add3~5_sumout  & ( !\spriteObstaculo1|Add3~17_sumout  ) ) ) # ( !\spriteObstaculo1|Add3~9_sumout  & ( \spriteObstaculo1|Add3~5_sumout  & ( 
// (!\spriteObstaculo1|Add3~17_sumout  & ((!\spriteObstaculo1|Add2~9_sumout ) # ((!\spriteObstaculo1|Add2~1_sumout ) # (\spriteObstaculo1|Add3~13_sumout )))) ) ) ) # ( \spriteObstaculo1|Add3~9_sumout  & ( !\spriteObstaculo1|Add3~5_sumout  & ( 
// (\spriteObstaculo1|Add3~17_sumout  & ((!\spriteObstaculo1|Add2~9_sumout ) # ((!\spriteObstaculo1|Add2~1_sumout ) # (!\spriteObstaculo1|Add3~13_sumout )))) ) ) ) # ( !\spriteObstaculo1|Add3~9_sumout  & ( !\spriteObstaculo1|Add3~5_sumout  & ( 
// \spriteObstaculo1|Add3~17_sumout  ) ) )

	.dataa(!\spriteObstaculo1|Add2~9_sumout ),
	.datab(!\spriteObstaculo1|Add3~17_sumout ),
	.datac(!\spriteObstaculo1|Add2~1_sumout ),
	.datad(!\spriteObstaculo1|Add3~13_sumout ),
	.datae(!\spriteObstaculo1|Add3~9_sumout ),
	.dataf(!\spriteObstaculo1|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~6 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~6 .lut_mask = 64'h33333332C8CCCCCC;
defparam \spriteObstaculo1|bmap~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N33
cyclonev_lcell_comb \spriteObstaculo1|bmap~7 (
// Equation(s):
// \spriteObstaculo1|bmap~7_combout  = ( \spriteObstaculo1|bmap~19_combout  & ( \spriteObstaculo1|bmap~6_combout  & ( (!\spriteObstaculo1|Add3~1_sumout  & ((!\spriteObstaculo1|Add2~5_sumout  & ((\spriteObstaculo1|bmap~4_combout ))) # 
// (\spriteObstaculo1|Add2~5_sumout  & (\spriteObstaculo1|bmap~5_combout )))) # (\spriteObstaculo1|Add3~1_sumout  & (((\spriteObstaculo1|Add2~5_sumout )))) ) ) ) # ( !\spriteObstaculo1|bmap~19_combout  & ( \spriteObstaculo1|bmap~6_combout  & ( 
// ((!\spriteObstaculo1|Add2~5_sumout  & ((\spriteObstaculo1|bmap~4_combout ))) # (\spriteObstaculo1|Add2~5_sumout  & (\spriteObstaculo1|bmap~5_combout ))) # (\spriteObstaculo1|Add3~1_sumout ) ) ) ) # ( \spriteObstaculo1|bmap~19_combout  & ( 
// !\spriteObstaculo1|bmap~6_combout  & ( (!\spriteObstaculo1|Add3~1_sumout  & ((!\spriteObstaculo1|Add2~5_sumout  & ((\spriteObstaculo1|bmap~4_combout ))) # (\spriteObstaculo1|Add2~5_sumout  & (\spriteObstaculo1|bmap~5_combout )))) ) ) ) # ( 
// !\spriteObstaculo1|bmap~19_combout  & ( !\spriteObstaculo1|bmap~6_combout  & ( (!\spriteObstaculo1|Add3~1_sumout  & ((!\spriteObstaculo1|Add2~5_sumout  & ((\spriteObstaculo1|bmap~4_combout ))) # (\spriteObstaculo1|Add2~5_sumout  & 
// (\spriteObstaculo1|bmap~5_combout )))) # (\spriteObstaculo1|Add3~1_sumout  & (((!\spriteObstaculo1|Add2~5_sumout )))) ) ) )

	.dataa(!\spriteObstaculo1|bmap~5_combout ),
	.datab(!\spriteObstaculo1|Add3~1_sumout ),
	.datac(!\spriteObstaculo1|bmap~4_combout ),
	.datad(!\spriteObstaculo1|Add2~5_sumout ),
	.datae(!\spriteObstaculo1|bmap~19_combout ),
	.dataf(!\spriteObstaculo1|bmap~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~7 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~7 .lut_mask = 64'h3F440C443F770C77;
defparam \spriteObstaculo1|bmap~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N24
cyclonev_lcell_comb \spriteObstaculo1|bmap~1 (
// Equation(s):
// \spriteObstaculo1|bmap~1_combout  = ( \spriteObstaculo1|Add2~5_sumout  & ( \spriteObstaculo1|Add3~1_sumout  & ( (!\spriteObstaculo1|Add3~5_sumout  & (!\spriteObstaculo1|Add3~13_sumout  & \spriteObstaculo1|Add2~1_sumout )) ) ) ) # ( 
// !\spriteObstaculo1|Add2~5_sumout  & ( \spriteObstaculo1|Add3~1_sumout  & ( (!\spriteObstaculo1|Add3~5_sumout  & (((\spriteObstaculo1|Add2~1_sumout  & \spriteObstaculo1|Add3~9_sumout )) # (\spriteObstaculo1|Add3~13_sumout ))) # 
// (\spriteObstaculo1|Add3~5_sumout  & ((!\spriteObstaculo1|Add3~13_sumout ) # ((\spriteObstaculo1|Add2~1_sumout  & !\spriteObstaculo1|Add3~9_sumout )))) ) ) ) # ( \spriteObstaculo1|Add2~5_sumout  & ( !\spriteObstaculo1|Add3~1_sumout  & ( 
// ((\spriteObstaculo1|Add3~13_sumout  & \spriteObstaculo1|Add3~9_sumout )) # (\spriteObstaculo1|Add3~5_sumout ) ) ) ) # ( !\spriteObstaculo1|Add2~5_sumout  & ( !\spriteObstaculo1|Add3~1_sumout  & ( (!\spriteObstaculo1|Add3~5_sumout  & 
// (!\spriteObstaculo1|Add3~13_sumout  & ((!\spriteObstaculo1|Add3~9_sumout ) # (\spriteObstaculo1|Add2~1_sumout )))) ) ) )

	.dataa(!\spriteObstaculo1|Add3~5_sumout ),
	.datab(!\spriteObstaculo1|Add3~13_sumout ),
	.datac(!\spriteObstaculo1|Add2~1_sumout ),
	.datad(!\spriteObstaculo1|Add3~9_sumout ),
	.datae(!\spriteObstaculo1|Add2~5_sumout ),
	.dataf(!\spriteObstaculo1|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~1 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~1 .lut_mask = 64'h88085577676E0808;
defparam \spriteObstaculo1|bmap~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N54
cyclonev_lcell_comb \spriteObstaculo1|bmap~2 (
// Equation(s):
// \spriteObstaculo1|bmap~2_combout  = ( \spriteObstaculo1|Add2~5_sumout  & ( \spriteObstaculo1|Add3~1_sumout  & ( (!\spriteObstaculo1|Add3~5_sumout  & (!\spriteObstaculo1|Add3~13_sumout  & ((!\spriteObstaculo1|Add2~1_sumout ) # 
// (!\spriteObstaculo1|Add3~9_sumout )))) # (\spriteObstaculo1|Add3~5_sumout  & (((\spriteObstaculo1|Add3~9_sumout ) # (\spriteObstaculo1|Add2~1_sumout )) # (\spriteObstaculo1|Add3~13_sumout ))) ) ) ) # ( !\spriteObstaculo1|Add2~5_sumout  & ( 
// \spriteObstaculo1|Add3~1_sumout  & ( (!\spriteObstaculo1|Add3~5_sumout  & (\spriteObstaculo1|Add2~1_sumout  & (!\spriteObstaculo1|Add3~13_sumout  $ (!\spriteObstaculo1|Add3~9_sumout )))) ) ) ) # ( !\spriteObstaculo1|Add2~5_sumout  & ( 
// !\spriteObstaculo1|Add3~1_sumout  & ( ((\spriteObstaculo1|Add3~13_sumout  & \spriteObstaculo1|Add3~9_sumout )) # (\spriteObstaculo1|Add3~5_sumout ) ) ) )

	.dataa(!\spriteObstaculo1|Add3~5_sumout ),
	.datab(!\spriteObstaculo1|Add3~13_sumout ),
	.datac(!\spriteObstaculo1|Add2~1_sumout ),
	.datad(!\spriteObstaculo1|Add3~9_sumout ),
	.datae(!\spriteObstaculo1|Add2~5_sumout ),
	.dataf(!\spriteObstaculo1|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~2 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~2 .lut_mask = 64'h5577000002089DD5;
defparam \spriteObstaculo1|bmap~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N0
cyclonev_lcell_comb \spriteObstaculo1|bmap~0 (
// Equation(s):
// \spriteObstaculo1|bmap~0_combout  = ( \spriteObstaculo1|Add2~5_sumout  & ( \spriteObstaculo1|Add3~1_sumout  & ( (!\spriteObstaculo1|Add3~5_sumout  & ((!\spriteObstaculo1|Add3~13_sumout ) # ((!\spriteObstaculo1|Add3~9_sumout )))) # 
// (\spriteObstaculo1|Add3~5_sumout  & (\spriteObstaculo1|Add3~13_sumout  & (\spriteObstaculo1|Add2~1_sumout ))) ) ) ) # ( \spriteObstaculo1|Add2~5_sumout  & ( !\spriteObstaculo1|Add3~1_sumout  & ( (!\spriteObstaculo1|Add3~5_sumout  & 
// (\spriteObstaculo1|Add3~13_sumout  & !\spriteObstaculo1|Add2~1_sumout )) ) ) ) # ( !\spriteObstaculo1|Add2~5_sumout  & ( !\spriteObstaculo1|Add3~1_sumout  & ( (\spriteObstaculo1|Add3~5_sumout  & (((\spriteObstaculo1|Add3~9_sumout ) # 
// (\spriteObstaculo1|Add2~1_sumout )) # (\spriteObstaculo1|Add3~13_sumout ))) ) ) )

	.dataa(!\spriteObstaculo1|Add3~5_sumout ),
	.datab(!\spriteObstaculo1|Add3~13_sumout ),
	.datac(!\spriteObstaculo1|Add2~1_sumout ),
	.datad(!\spriteObstaculo1|Add3~9_sumout ),
	.datae(!\spriteObstaculo1|Add2~5_sumout ),
	.dataf(!\spriteObstaculo1|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~0 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~0 .lut_mask = 64'h155520200000AB89;
defparam \spriteObstaculo1|bmap~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N48
cyclonev_lcell_comb \spriteObstaculo1|bmap~20 (
// Equation(s):
// \spriteObstaculo1|bmap~20_combout  = ( \spriteObstaculo1|Add3~1_sumout  & ( \spriteObstaculo1|Add2~5_sumout  & ( ((\spriteObstaculo1|Add3~9_sumout  & (!\spriteObstaculo1|Add2~1_sumout  & \spriteObstaculo1|Add3~13_sumout ))) # 
// (\spriteObstaculo1|Add3~5_sumout ) ) ) ) # ( !\spriteObstaculo1|Add3~1_sumout  & ( \spriteObstaculo1|Add2~5_sumout  & ( (!\spriteObstaculo1|Add3~5_sumout ) # ((!\spriteObstaculo1|Add3~9_sumout  & (\spriteObstaculo1|Add2~1_sumout  & 
// !\spriteObstaculo1|Add3~13_sumout ))) ) ) ) # ( !\spriteObstaculo1|Add3~1_sumout  & ( !\spriteObstaculo1|Add2~5_sumout  & ( ((\spriteObstaculo1|Add3~9_sumout  & \spriteObstaculo1|Add3~13_sumout )) # (\spriteObstaculo1|Add3~5_sumout ) ) ) )

	.dataa(!\spriteObstaculo1|Add3~5_sumout ),
	.datab(!\spriteObstaculo1|Add3~9_sumout ),
	.datac(!\spriteObstaculo1|Add2~1_sumout ),
	.datad(!\spriteObstaculo1|Add3~13_sumout ),
	.datae(!\spriteObstaculo1|Add3~1_sumout ),
	.dataf(!\spriteObstaculo1|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~20 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~20 .lut_mask = 64'h55770000AEAA5575;
defparam \spriteObstaculo1|bmap~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N12
cyclonev_lcell_comb \spriteObstaculo1|bmap~3 (
// Equation(s):
// \spriteObstaculo1|bmap~3_combout  = ( \spriteObstaculo1|bmap~0_combout  & ( \spriteObstaculo1|bmap~20_combout  & ( (!\spriteObstaculo1|Add3~17_sumout  & (((!\spriteObstaculo1|Add2~9_sumout ) # (\spriteObstaculo1|bmap~2_combout )))) # 
// (\spriteObstaculo1|Add3~17_sumout  & (\spriteObstaculo1|bmap~1_combout  & ((!\spriteObstaculo1|Add2~9_sumout )))) ) ) ) # ( !\spriteObstaculo1|bmap~0_combout  & ( \spriteObstaculo1|bmap~20_combout  & ( (!\spriteObstaculo1|Add3~17_sumout  & 
// (((\spriteObstaculo1|bmap~2_combout  & \spriteObstaculo1|Add2~9_sumout )))) # (\spriteObstaculo1|Add3~17_sumout  & (\spriteObstaculo1|bmap~1_combout  & ((!\spriteObstaculo1|Add2~9_sumout )))) ) ) ) # ( \spriteObstaculo1|bmap~0_combout  & ( 
// !\spriteObstaculo1|bmap~20_combout  & ( (!\spriteObstaculo1|Add3~17_sumout  & (((!\spriteObstaculo1|Add2~9_sumout ) # (\spriteObstaculo1|bmap~2_combout )))) # (\spriteObstaculo1|Add3~17_sumout  & (((\spriteObstaculo1|Add2~9_sumout )) # 
// (\spriteObstaculo1|bmap~1_combout ))) ) ) ) # ( !\spriteObstaculo1|bmap~0_combout  & ( !\spriteObstaculo1|bmap~20_combout  & ( (!\spriteObstaculo1|Add3~17_sumout  & (((\spriteObstaculo1|bmap~2_combout  & \spriteObstaculo1|Add2~9_sumout )))) # 
// (\spriteObstaculo1|Add3~17_sumout  & (((\spriteObstaculo1|Add2~9_sumout )) # (\spriteObstaculo1|bmap~1_combout ))) ) ) )

	.dataa(!\spriteObstaculo1|bmap~1_combout ),
	.datab(!\spriteObstaculo1|Add3~17_sumout ),
	.datac(!\spriteObstaculo1|bmap~2_combout ),
	.datad(!\spriteObstaculo1|Add2~9_sumout ),
	.datae(!\spriteObstaculo1|bmap~0_combout ),
	.dataf(!\spriteObstaculo1|bmap~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~3 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~3 .lut_mask = 64'h113FDD3F110CDD0C;
defparam \spriteObstaculo1|bmap~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N18
cyclonev_lcell_comb \spriteObstaculo1|bmap~13 (
// Equation(s):
// \spriteObstaculo1|bmap~13_combout  = ( \spriteObstaculo1|Add3~9_sumout  & ( \spriteObstaculo1|Add2~9_sumout  & ( (!\spriteObstaculo1|Add3~5_sumout  & (!\spriteObstaculo1|Add3~13_sumout  & !\spriteObstaculo1|Add3~17_sumout )) ) ) ) # ( 
// !\spriteObstaculo1|Add3~9_sumout  & ( \spriteObstaculo1|Add2~9_sumout  & ( (!\spriteObstaculo1|Add3~5_sumout  & !\spriteObstaculo1|Add3~17_sumout ) ) ) ) # ( \spriteObstaculo1|Add3~9_sumout  & ( !\spriteObstaculo1|Add2~9_sumout  & ( 
// (!\spriteObstaculo1|Add3~5_sumout  & (!\spriteObstaculo1|Add3~13_sumout  & (\spriteObstaculo1|Add2~1_sumout  & !\spriteObstaculo1|Add3~17_sumout ))) ) ) ) # ( !\spriteObstaculo1|Add3~9_sumout  & ( !\spriteObstaculo1|Add2~9_sumout  & ( 
// (!\spriteObstaculo1|Add3~5_sumout  & (!\spriteObstaculo1|Add3~13_sumout  & !\spriteObstaculo1|Add3~17_sumout )) ) ) )

	.dataa(!\spriteObstaculo1|Add3~5_sumout ),
	.datab(!\spriteObstaculo1|Add3~13_sumout ),
	.datac(!\spriteObstaculo1|Add2~1_sumout ),
	.datad(!\spriteObstaculo1|Add3~17_sumout ),
	.datae(!\spriteObstaculo1|Add3~9_sumout ),
	.dataf(!\spriteObstaculo1|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~13 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~13 .lut_mask = 64'h88000800AA008800;
defparam \spriteObstaculo1|bmap~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y24_N57
cyclonev_lcell_comb \spriteObstaculo1|bmap~14 (
// Equation(s):
// \spriteObstaculo1|bmap~14_combout  = ( \spriteObstaculo1|Add2~9_sumout  & ( \spriteObstaculo1|Add2~1_sumout  & ( (\spriteObstaculo1|Add3~5_sumout  & (\spriteObstaculo1|Add3~17_sumout  & !\spriteObstaculo1|Add3~13_sumout )) ) ) ) # ( 
// !\spriteObstaculo1|Add2~9_sumout  & ( \spriteObstaculo1|Add2~1_sumout  & ( (\spriteObstaculo1|Add3~17_sumout  & ((\spriteObstaculo1|Add3~13_sumout ) # (\spriteObstaculo1|Add3~5_sumout ))) ) ) ) # ( \spriteObstaculo1|Add2~9_sumout  & ( 
// !\spriteObstaculo1|Add2~1_sumout  & ( (\spriteObstaculo1|Add3~17_sumout  & (!\spriteObstaculo1|Add3~5_sumout  $ (((!\spriteObstaculo1|Add3~9_sumout ) # (!\spriteObstaculo1|Add3~13_sumout ))))) ) ) ) # ( !\spriteObstaculo1|Add2~9_sumout  & ( 
// !\spriteObstaculo1|Add2~1_sumout  & ( (\spriteObstaculo1|Add3~17_sumout  & ((\spriteObstaculo1|Add3~13_sumout ) # (\spriteObstaculo1|Add3~5_sumout ))) ) ) )

	.dataa(!\spriteObstaculo1|Add3~9_sumout ),
	.datab(!\spriteObstaculo1|Add3~5_sumout ),
	.datac(!\spriteObstaculo1|Add3~17_sumout ),
	.datad(!\spriteObstaculo1|Add3~13_sumout ),
	.datae(!\spriteObstaculo1|Add2~9_sumout ),
	.dataf(!\spriteObstaculo1|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~14 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~14 .lut_mask = 64'h030F0306030F0300;
defparam \spriteObstaculo1|bmap~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N27
cyclonev_lcell_comb \spriteObstaculo1|bmap~11 (
// Equation(s):
// \spriteObstaculo1|bmap~11_combout  = ( \spriteObstaculo1|Add2~9_sumout  & ( \spriteObstaculo1|Add3~17_sumout  & ( (!\spriteObstaculo1|Add3~5_sumout  & ((!\spriteObstaculo1|Add3~13_sumout ) # (!\spriteObstaculo1|Add3~9_sumout ))) ) ) ) # ( 
// !\spriteObstaculo1|Add2~9_sumout  & ( \spriteObstaculo1|Add3~17_sumout  & ( (!\spriteObstaculo1|Add3~5_sumout ) # ((!\spriteObstaculo1|Add3~13_sumout  & (!\spriteObstaculo1|Add3~9_sumout  & !\spriteObstaculo1|Add2~1_sumout ))) ) ) ) # ( 
// \spriteObstaculo1|Add2~9_sumout  & ( !\spriteObstaculo1|Add3~17_sumout  & ( (!\spriteObstaculo1|Add3~13_sumout  & (\spriteObstaculo1|Add2~1_sumout  & (!\spriteObstaculo1|Add3~9_sumout  $ (\spriteObstaculo1|Add3~5_sumout )))) # 
// (\spriteObstaculo1|Add3~13_sumout  & (((\spriteObstaculo1|Add3~5_sumout )))) ) ) ) # ( !\spriteObstaculo1|Add2~9_sumout  & ( !\spriteObstaculo1|Add3~17_sumout  & ( (!\spriteObstaculo1|Add3~13_sumout  & (!\spriteObstaculo1|Add2~1_sumout  & 
// (!\spriteObstaculo1|Add3~9_sumout  $ (\spriteObstaculo1|Add3~5_sumout )))) # (\spriteObstaculo1|Add3~13_sumout  & (((\spriteObstaculo1|Add3~5_sumout )))) ) ) )

	.dataa(!\spriteObstaculo1|Add3~13_sumout ),
	.datab(!\spriteObstaculo1|Add3~9_sumout ),
	.datac(!\spriteObstaculo1|Add2~1_sumout ),
	.datad(!\spriteObstaculo1|Add3~5_sumout ),
	.datae(!\spriteObstaculo1|Add2~9_sumout ),
	.dataf(!\spriteObstaculo1|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~11 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~11 .lut_mask = 64'h80750857FF80EE00;
defparam \spriteObstaculo1|bmap~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N6
cyclonev_lcell_comb \spriteObstaculo1|bmap~12 (
// Equation(s):
// \spriteObstaculo1|bmap~12_combout  = ( \spriteObstaculo1|Add3~17_sumout  & ( !\spriteObstaculo1|Add2~9_sumout  & ( (\spriteObstaculo1|Add3~5_sumout  & (!\spriteObstaculo1|Add3~13_sumout  & !\spriteObstaculo1|Add2~1_sumout )) ) ) ) # ( 
// !\spriteObstaculo1|Add3~17_sumout  & ( !\spriteObstaculo1|Add2~9_sumout  & ( (!\spriteObstaculo1|Add3~13_sumout  & (\spriteObstaculo1|Add3~5_sumout )) # (\spriteObstaculo1|Add3~13_sumout  & ((!\spriteObstaculo1|Add2~1_sumout ) # 
// (!\spriteObstaculo1|Add3~5_sumout  $ (!\spriteObstaculo1|Add3~9_sumout )))) ) ) )

	.dataa(!\spriteObstaculo1|Add3~5_sumout ),
	.datab(!\spriteObstaculo1|Add3~13_sumout ),
	.datac(!\spriteObstaculo1|Add2~1_sumout ),
	.datad(!\spriteObstaculo1|Add3~9_sumout ),
	.datae(!\spriteObstaculo1|Add3~17_sumout ),
	.dataf(!\spriteObstaculo1|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~12 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~12 .lut_mask = 64'h7576404000000000;
defparam \spriteObstaculo1|bmap~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y24_N42
cyclonev_lcell_comb \spriteObstaculo1|bmap~15 (
// Equation(s):
// \spriteObstaculo1|bmap~15_combout  = ( \spriteObstaculo1|bmap~11_combout  & ( \spriteObstaculo1|bmap~12_combout  & ( (!\spriteObstaculo1|Add2~5_sumout  & (\spriteObstaculo1|Add3~1_sumout  & (\spriteObstaculo1|bmap~13_combout ))) # 
// (\spriteObstaculo1|Add2~5_sumout  & ((!\spriteObstaculo1|Add3~1_sumout ) # ((\spriteObstaculo1|bmap~14_combout )))) ) ) ) # ( !\spriteObstaculo1|bmap~11_combout  & ( \spriteObstaculo1|bmap~12_combout  & ( (!\spriteObstaculo1|Add3~1_sumout ) # 
// ((!\spriteObstaculo1|Add2~5_sumout  & (\spriteObstaculo1|bmap~13_combout )) # (\spriteObstaculo1|Add2~5_sumout  & ((\spriteObstaculo1|bmap~14_combout )))) ) ) ) # ( \spriteObstaculo1|bmap~11_combout  & ( !\spriteObstaculo1|bmap~12_combout  & ( 
// (\spriteObstaculo1|Add3~1_sumout  & ((!\spriteObstaculo1|Add2~5_sumout  & (\spriteObstaculo1|bmap~13_combout )) # (\spriteObstaculo1|Add2~5_sumout  & ((\spriteObstaculo1|bmap~14_combout ))))) ) ) ) # ( !\spriteObstaculo1|bmap~11_combout  & ( 
// !\spriteObstaculo1|bmap~12_combout  & ( (!\spriteObstaculo1|Add2~5_sumout  & ((!\spriteObstaculo1|Add3~1_sumout ) # ((\spriteObstaculo1|bmap~13_combout )))) # (\spriteObstaculo1|Add2~5_sumout  & (\spriteObstaculo1|Add3~1_sumout  & 
// ((\spriteObstaculo1|bmap~14_combout )))) ) ) )

	.dataa(!\spriteObstaculo1|Add2~5_sumout ),
	.datab(!\spriteObstaculo1|Add3~1_sumout ),
	.datac(!\spriteObstaculo1|bmap~13_combout ),
	.datad(!\spriteObstaculo1|bmap~14_combout ),
	.datae(!\spriteObstaculo1|bmap~11_combout ),
	.dataf(!\spriteObstaculo1|bmap~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~15 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~15 .lut_mask = 64'h8A9B0213CEDF4657;
defparam \spriteObstaculo1|bmap~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N18
cyclonev_lcell_comb \spriteObstaculo1|bmap~16 (
// Equation(s):
// \spriteObstaculo1|bmap~16_combout  = ( \spriteObstaculo1|Add2~17_sumout  & ( \spriteObstaculo1|bmap~15_combout  & ( (\spriteObstaculo1|Add2~13_sumout ) # (\spriteObstaculo1|bmap~10_combout ) ) ) ) # ( !\spriteObstaculo1|Add2~17_sumout  & ( 
// \spriteObstaculo1|bmap~15_combout  & ( (!\spriteObstaculo1|Add2~13_sumout  & ((\spriteObstaculo1|bmap~3_combout ))) # (\spriteObstaculo1|Add2~13_sumout  & (\spriteObstaculo1|bmap~7_combout )) ) ) ) # ( \spriteObstaculo1|Add2~17_sumout  & ( 
// !\spriteObstaculo1|bmap~15_combout  & ( (\spriteObstaculo1|bmap~10_combout  & !\spriteObstaculo1|Add2~13_sumout ) ) ) ) # ( !\spriteObstaculo1|Add2~17_sumout  & ( !\spriteObstaculo1|bmap~15_combout  & ( (!\spriteObstaculo1|Add2~13_sumout  & 
// ((\spriteObstaculo1|bmap~3_combout ))) # (\spriteObstaculo1|Add2~13_sumout  & (\spriteObstaculo1|bmap~7_combout )) ) ) )

	.dataa(!\spriteObstaculo1|bmap~10_combout ),
	.datab(!\spriteObstaculo1|bmap~7_combout ),
	.datac(!\spriteObstaculo1|Add2~13_sumout ),
	.datad(!\spriteObstaculo1|bmap~3_combout ),
	.datae(!\spriteObstaculo1|Add2~17_sumout ),
	.dataf(!\spriteObstaculo1|bmap~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo1|bmap~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo1|bmap~16 .extended_lut = "off";
defparam \spriteObstaculo1|bmap~16 .lut_mask = 64'h03F3505003F35F5F;
defparam \spriteObstaculo1|bmap~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N36
cyclonev_lcell_comb \red~34 (
// Equation(s):
// \red~34_combout  = ( \spriteObstaculo2|bmap~16_combout  & ( \spriteObstaculo1|bmap~16_combout  & ( ((!\red~29_combout  & (\red~33_combout  & !\spriteObstaculo1|LessThan1~3_combout ))) # (\red~28_combout ) ) ) ) # ( !\spriteObstaculo2|bmap~16_combout  & ( 
// \spriteObstaculo1|bmap~16_combout  & ( (!\red~29_combout  & (\red~33_combout  & !\spriteObstaculo1|LessThan1~3_combout )) ) ) ) # ( \spriteObstaculo2|bmap~16_combout  & ( !\spriteObstaculo1|bmap~16_combout  & ( \red~28_combout  ) ) )

	.dataa(!\red~28_combout ),
	.datab(!\red~29_combout ),
	.datac(!\red~33_combout ),
	.datad(!\spriteObstaculo1|LessThan1~3_combout ),
	.datae(!\spriteObstaculo2|bmap~16_combout ),
	.dataf(!\spriteObstaculo1|bmap~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~34 .extended_lut = "off";
defparam \red~34 .lut_mask = 64'h000055550C005D55;
defparam \red~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N20
dffeas \spriteObstaculo3|sprite_x_reg[9] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle3|obstacle_x [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo3|sprite_x_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo3|sprite_x_reg[9] .is_wysiwyg = "true";
defparam \spriteObstaculo3|sprite_x_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N29
dffeas \spriteObstaculo3|sprite_x_reg[8] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle3|obstacle_x [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo3|sprite_x_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo3|sprite_x_reg[8] .is_wysiwyg = "true";
defparam \spriteObstaculo3|sprite_x_reg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N54
cyclonev_lcell_comb \spriteObstaculo3|LessThan2~3 (
// Equation(s):
// \spriteObstaculo3|LessThan2~3_combout  = ( \vga|Add2~1_sumout  & ( (\spriteObstaculo3|sprite_x_reg [9] & (\spriteObstaculo3|sprite_x_reg [8] & !\vga|Add2~13_sumout )) ) ) # ( !\vga|Add2~1_sumout  & ( (!\spriteObstaculo3|sprite_x_reg [9] & 
// (\spriteObstaculo3|sprite_x_reg [8] & !\vga|Add2~13_sumout )) ) )

	.dataa(gnd),
	.datab(!\spriteObstaculo3|sprite_x_reg [9]),
	.datac(!\spriteObstaculo3|sprite_x_reg [8]),
	.datad(!\vga|Add2~13_sumout ),
	.datae(gnd),
	.dataf(!\vga|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|LessThan2~3 .extended_lut = "off";
defparam \spriteObstaculo3|LessThan2~3 .lut_mask = 64'h0C000C0003000300;
defparam \spriteObstaculo3|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y23_N9
cyclonev_lcell_comb \spriteObstaculo3|LessThan2~2 (
// Equation(s):
// \spriteObstaculo3|LessThan2~2_combout  = ( !\vga|Add2~1_sumout  & ( \spriteObstaculo3|sprite_x_reg [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spriteObstaculo3|sprite_x_reg [9]),
	.datae(gnd),
	.dataf(!\vga|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|LessThan2~2 .extended_lut = "off";
defparam \spriteObstaculo3|LessThan2~2 .lut_mask = 64'h00FF00FF00000000;
defparam \spriteObstaculo3|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y23_N41
dffeas \spriteObstaculo3|sprite_x_reg[7] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle3|obstacle_x [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo3|sprite_x_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo3|sprite_x_reg[7] .is_wysiwyg = "true";
defparam \spriteObstaculo3|sprite_x_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N35
dffeas \spriteObstaculo3|sprite_x_reg[6] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle3|obstacle_x [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo3|sprite_x_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo3|sprite_x_reg[6] .is_wysiwyg = "true";
defparam \spriteObstaculo3|sprite_x_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N24
cyclonev_lcell_comb \spriteObstaculo3|LessThan2~4 (
// Equation(s):
// \spriteObstaculo3|LessThan2~4_combout  = ( \vga|Add2~13_sumout  & ( \spriteObstaculo3|sprite_x_reg [9] & ( (\vga|Add2~1_sumout  & \spriteObstaculo3|sprite_x_reg [8]) ) ) ) # ( !\vga|Add2~13_sumout  & ( \spriteObstaculo3|sprite_x_reg [9] & ( 
// (\vga|Add2~1_sumout  & !\spriteObstaculo3|sprite_x_reg [8]) ) ) ) # ( \vga|Add2~13_sumout  & ( !\spriteObstaculo3|sprite_x_reg [9] & ( (!\vga|Add2~1_sumout  & \spriteObstaculo3|sprite_x_reg [8]) ) ) ) # ( !\vga|Add2~13_sumout  & ( 
// !\spriteObstaculo3|sprite_x_reg [9] & ( (!\vga|Add2~1_sumout  & !\spriteObstaculo3|sprite_x_reg [8]) ) ) )

	.dataa(!\vga|Add2~1_sumout ),
	.datab(gnd),
	.datac(!\spriteObstaculo3|sprite_x_reg [8]),
	.datad(gnd),
	.datae(!\vga|Add2~13_sumout ),
	.dataf(!\spriteObstaculo3|sprite_x_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|LessThan2~4 .extended_lut = "off";
defparam \spriteObstaculo3|LessThan2~4 .lut_mask = 64'hA0A00A0A50500505;
defparam \spriteObstaculo3|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N42
cyclonev_lcell_comb \spriteObstaculo3|LessThan2~6 (
// Equation(s):
// \spriteObstaculo3|LessThan2~6_combout  = ( \vga|Add2~9_sumout  & ( \spriteObstaculo3|LessThan2~4_combout  & ( (\spriteObstaculo3|sprite_x_reg [7] & (\spriteObstaculo3|sprite_x_reg [6] & !\vga|Add2~5_sumout )) ) ) ) # ( !\vga|Add2~9_sumout  & ( 
// \spriteObstaculo3|LessThan2~4_combout  & ( (!\spriteObstaculo3|sprite_x_reg [7] & (\spriteObstaculo3|sprite_x_reg [6] & !\vga|Add2~5_sumout )) ) ) )

	.dataa(!\spriteObstaculo3|sprite_x_reg [7]),
	.datab(gnd),
	.datac(!\spriteObstaculo3|sprite_x_reg [6]),
	.datad(!\vga|Add2~5_sumout ),
	.datae(!\vga|Add2~9_sumout ),
	.dataf(!\spriteObstaculo3|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|LessThan2~6 .extended_lut = "off";
defparam \spriteObstaculo3|LessThan2~6 .lut_mask = 64'h000000000A000500;
defparam \spriteObstaculo3|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N12
cyclonev_lcell_comb \spriteObstaculo3|LessThan2~5 (
// Equation(s):
// \spriteObstaculo3|LessThan2~5_combout  = ( \spriteObstaculo3|LessThan2~4_combout  & ( (\spriteObstaculo3|sprite_x_reg [7] & !\vga|Add2~9_sumout ) ) )

	.dataa(!\spriteObstaculo3|sprite_x_reg [7]),
	.datab(gnd),
	.datac(!\vga|Add2~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\spriteObstaculo3|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|LessThan2~5 .extended_lut = "off";
defparam \spriteObstaculo3|LessThan2~5 .lut_mask = 64'h0000000050505050;
defparam \spriteObstaculo3|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N38
dffeas \spriteObstaculo3|sprite_y_reg[8] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle3|obstacle_y [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo3|sprite_y_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo3|sprite_y_reg[8] .is_wysiwyg = "true";
defparam \spriteObstaculo3|sprite_y_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y25_N53
dffeas \spriteObstaculo3|sprite_y_reg[9] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle3|obstacle_y [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo3|sprite_y_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo3|sprite_y_reg[9] .is_wysiwyg = "true";
defparam \spriteObstaculo3|sprite_y_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N17
dffeas \spriteObstaculo3|sprite_y_reg[7] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle3|obstacle_y [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo3|sprite_y_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo3|sprite_y_reg[7] .is_wysiwyg = "true";
defparam \spriteObstaculo3|sprite_y_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y24_N48
cyclonev_lcell_comb \red~3 (
// Equation(s):
// \red~3_combout  = ( \vga|Add3~21_sumout  & ( \vga|Add3~25_sumout  & ( (!\vga|Add3~17_sumout  & (\spriteObstaculo3|sprite_y_reg [8] & (\spriteObstaculo3|sprite_y_reg [9] & \spriteObstaculo3|sprite_y_reg [7]))) ) ) ) # ( !\vga|Add3~21_sumout  & ( 
// \vga|Add3~25_sumout  & ( ((!\vga|Add3~17_sumout  & (\spriteObstaculo3|sprite_y_reg [8] & \spriteObstaculo3|sprite_y_reg [7]))) # (\spriteObstaculo3|sprite_y_reg [9]) ) ) ) # ( \vga|Add3~21_sumout  & ( !\vga|Add3~25_sumout  & ( 
// (\spriteObstaculo3|sprite_y_reg [9] & (((!\vga|Add3~17_sumout  & \spriteObstaculo3|sprite_y_reg [7])) # (\spriteObstaculo3|sprite_y_reg [8]))) ) ) ) # ( !\vga|Add3~21_sumout  & ( !\vga|Add3~25_sumout  & ( (((!\vga|Add3~17_sumout  & 
// \spriteObstaculo3|sprite_y_reg [7])) # (\spriteObstaculo3|sprite_y_reg [9])) # (\spriteObstaculo3|sprite_y_reg [8]) ) ) )

	.dataa(!\vga|Add3~17_sumout ),
	.datab(!\spriteObstaculo3|sprite_y_reg [8]),
	.datac(!\spriteObstaculo3|sprite_y_reg [9]),
	.datad(!\spriteObstaculo3|sprite_y_reg [7]),
	.datae(!\vga|Add3~21_sumout ),
	.dataf(!\vga|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~3 .extended_lut = "off";
defparam \red~3 .lut_mask = 64'h3FBF030B0F2F0002;
defparam \red~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N24
cyclonev_lcell_comb \red~4 (
// Equation(s):
// \red~4_combout  = ( !\spriteObstaculo3|LessThan2~5_combout  & ( !\red~3_combout  & ( (!game_over[0] & (!\spriteObstaculo3|LessThan2~3_combout  & (!\spriteObstaculo3|LessThan2~2_combout  & !\spriteObstaculo3|LessThan2~6_combout ))) ) ) )

	.dataa(!game_over[0]),
	.datab(!\spriteObstaculo3|LessThan2~3_combout ),
	.datac(!\spriteObstaculo3|LessThan2~2_combout ),
	.datad(!\spriteObstaculo3|LessThan2~6_combout ),
	.datae(!\spriteObstaculo3|LessThan2~5_combout ),
	.dataf(!\red~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~4 .extended_lut = "off";
defparam \red~4 .lut_mask = 64'h8000000000000000;
defparam \red~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y23_N41
dffeas \spriteObstaculo3|sprite_x_reg[5] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle3|obstacle_x [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo3|sprite_x_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo3|sprite_x_reg[5] .is_wysiwyg = "true";
defparam \spriteObstaculo3|sprite_x_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N15
cyclonev_lcell_comb \spriteObstaculo3|Add1~0 (
// Equation(s):
// \spriteObstaculo3|Add1~0_combout  = ( \spriteObstaculo3|sprite_x_reg [6] & ( (\spriteObstaculo3|sprite_x_reg [7] & \spriteObstaculo3|sprite_x_reg [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\spriteObstaculo3|sprite_x_reg [7]),
	.datad(!\spriteObstaculo3|sprite_x_reg [5]),
	.datae(gnd),
	.dataf(!\spriteObstaculo3|sprite_x_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|Add1~0 .extended_lut = "off";
defparam \spriteObstaculo3|Add1~0 .lut_mask = 64'h00000000000F000F;
defparam \spriteObstaculo3|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N42
cyclonev_lcell_comb \spriteObstaculo3|LessThan3~1 (
// Equation(s):
// \spriteObstaculo3|LessThan3~1_combout  = ( \vga|Add2~5_sumout  & ( (!\vga|Add2~9_sumout  & (!\spriteObstaculo3|sprite_x_reg [7] $ (((!\spriteObstaculo3|sprite_x_reg [6]) # (!\spriteObstaculo3|sprite_x_reg [5]))))) ) ) # ( !\vga|Add2~5_sumout  & ( 
// (!\spriteObstaculo3|sprite_x_reg [7] & (!\vga|Add2~9_sumout  & ((\spriteObstaculo3|sprite_x_reg [5]) # (\spriteObstaculo3|sprite_x_reg [6])))) # (\spriteObstaculo3|sprite_x_reg [7] & ((!\spriteObstaculo3|sprite_x_reg [6] & ((!\vga|Add2~9_sumout ) # 
// (\spriteObstaculo3|sprite_x_reg [5]))) # (\spriteObstaculo3|sprite_x_reg [6] & ((!\spriteObstaculo3|sprite_x_reg [5]))))) ) )

	.dataa(!\spriteObstaculo3|sprite_x_reg [6]),
	.datab(!\spriteObstaculo3|sprite_x_reg [7]),
	.datac(!\vga|Add2~9_sumout ),
	.datad(!\spriteObstaculo3|sprite_x_reg [5]),
	.datae(gnd),
	.dataf(!\vga|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|LessThan3~1 .extended_lut = "off";
defparam \spriteObstaculo3|LessThan3~1 .lut_mask = 64'h71E271E230603060;
defparam \spriteObstaculo3|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N11
dffeas \spriteObstaculo3|sprite_x_reg[3] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle3|obstacle_x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo3|sprite_x_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo3|sprite_x_reg[3] .is_wysiwyg = "true";
defparam \spriteObstaculo3|sprite_x_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N14
dffeas \spriteObstaculo3|sprite_x_reg[4] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle3|obstacle_x [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo3|sprite_x_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo3|sprite_x_reg[4] .is_wysiwyg = "true";
defparam \spriteObstaculo3|sprite_x_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N47
dffeas \spriteObstaculo3|sprite_x_reg[1] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle3|obstacle_x [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo3|sprite_x_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo3|sprite_x_reg[1] .is_wysiwyg = "true";
defparam \spriteObstaculo3|sprite_x_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N5
dffeas \spriteObstaculo3|sprite_x_reg[2] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle3|obstacle_x [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo3|sprite_x_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo3|sprite_x_reg[2] .is_wysiwyg = "true";
defparam \spriteObstaculo3|sprite_x_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N44
dffeas \spriteObstaculo3|sprite_x_reg[0] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle3|obstacle_x [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo3|sprite_x_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo3|sprite_x_reg[0] .is_wysiwyg = "true";
defparam \spriteObstaculo3|sprite_x_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N6
cyclonev_lcell_comb \spriteObstaculo3|LessThan2~0 (
// Equation(s):
// \spriteObstaculo3|LessThan2~0_combout  = ( \vga|Add2~33_sumout  & ( \spriteObstaculo3|sprite_x_reg [0] & ( (\spriteObstaculo3|sprite_x_reg [2] & ((!\spriteObstaculo3|sprite_x_reg [1] & (!\vga|Add2~29_sumout  & !\vga|Add2~37_sumout )) # 
// (\spriteObstaculo3|sprite_x_reg [1] & ((!\vga|Add2~29_sumout ) # (!\vga|Add2~37_sumout ))))) ) ) ) # ( !\vga|Add2~33_sumout  & ( \spriteObstaculo3|sprite_x_reg [0] & ( ((!\spriteObstaculo3|sprite_x_reg [1] & (!\vga|Add2~29_sumout  & !\vga|Add2~37_sumout 
// )) # (\spriteObstaculo3|sprite_x_reg [1] & ((!\vga|Add2~29_sumout ) # (!\vga|Add2~37_sumout )))) # (\spriteObstaculo3|sprite_x_reg [2]) ) ) ) # ( \vga|Add2~33_sumout  & ( !\spriteObstaculo3|sprite_x_reg [0] & ( (\spriteObstaculo3|sprite_x_reg [1] & 
// (\spriteObstaculo3|sprite_x_reg [2] & !\vga|Add2~37_sumout )) ) ) ) # ( !\vga|Add2~33_sumout  & ( !\spriteObstaculo3|sprite_x_reg [0] & ( ((\spriteObstaculo3|sprite_x_reg [1] & !\vga|Add2~37_sumout )) # (\spriteObstaculo3|sprite_x_reg [2]) ) ) )

	.dataa(!\spriteObstaculo3|sprite_x_reg [1]),
	.datab(!\vga|Add2~29_sumout ),
	.datac(!\spriteObstaculo3|sprite_x_reg [2]),
	.datad(!\vga|Add2~37_sumout ),
	.datae(!\vga|Add2~33_sumout ),
	.dataf(!\spriteObstaculo3|sprite_x_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|LessThan2~0 .extended_lut = "off";
defparam \spriteObstaculo3|LessThan2~0 .lut_mask = 64'h5F0F0500DF4F0D04;
defparam \spriteObstaculo3|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N0
cyclonev_lcell_comb \spriteObstaculo3|LessThan2~1 (
// Equation(s):
// \spriteObstaculo3|LessThan2~1_combout  = ( \spriteObstaculo3|sprite_x_reg [4] & ( \spriteObstaculo3|LessThan2~0_combout  & ( (!\vga|Add2~21_sumout ) # ((!\vga|Add2~25_sumout ) # (\spriteObstaculo3|sprite_x_reg [3])) ) ) ) # ( 
// !\spriteObstaculo3|sprite_x_reg [4] & ( \spriteObstaculo3|LessThan2~0_combout  & ( (!\vga|Add2~21_sumout  & ((!\vga|Add2~25_sumout ) # (\spriteObstaculo3|sprite_x_reg [3]))) ) ) ) # ( \spriteObstaculo3|sprite_x_reg [4] & ( 
// !\spriteObstaculo3|LessThan2~0_combout  & ( (!\vga|Add2~21_sumout ) # ((!\vga|Add2~25_sumout  & \spriteObstaculo3|sprite_x_reg [3])) ) ) ) # ( !\spriteObstaculo3|sprite_x_reg [4] & ( !\spriteObstaculo3|LessThan2~0_combout  & ( (!\vga|Add2~21_sumout  & 
// (!\vga|Add2~25_sumout  & \spriteObstaculo3|sprite_x_reg [3])) ) ) )

	.dataa(gnd),
	.datab(!\vga|Add2~21_sumout ),
	.datac(!\vga|Add2~25_sumout ),
	.datad(!\spriteObstaculo3|sprite_x_reg [3]),
	.datae(!\spriteObstaculo3|sprite_x_reg [4]),
	.dataf(!\spriteObstaculo3|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|LessThan2~1 .extended_lut = "off";
defparam \spriteObstaculo3|LessThan2~1 .lut_mask = 64'h00C0CCFCC0CCFCFF;
defparam \spriteObstaculo3|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y23_N45
cyclonev_lcell_comb \spriteObstaculo3|LessThan3~0 (
// Equation(s):
// \spriteObstaculo3|LessThan3~0_combout  = ( \vga|Add2~5_sumout  & ( (!\spriteObstaculo3|sprite_x_reg [6] & (\spriteObstaculo3|sprite_x_reg [5] & (!\spriteObstaculo3|sprite_x_reg [7] $ (\vga|Add2~9_sumout )))) # (\spriteObstaculo3|sprite_x_reg [6] & 
// (!\spriteObstaculo3|sprite_x_reg [5] & (!\spriteObstaculo3|sprite_x_reg [7] $ (\vga|Add2~9_sumout )))) ) ) # ( !\vga|Add2~5_sumout  & ( (!\spriteObstaculo3|sprite_x_reg [6] & (!\spriteObstaculo3|sprite_x_reg [5] & (!\spriteObstaculo3|sprite_x_reg [7] $ 
// (\vga|Add2~9_sumout )))) # (\spriteObstaculo3|sprite_x_reg [6] & (\spriteObstaculo3|sprite_x_reg [5] & (!\spriteObstaculo3|sprite_x_reg [7] $ (!\vga|Add2~9_sumout )))) ) )

	.dataa(!\spriteObstaculo3|sprite_x_reg [6]),
	.datab(!\spriteObstaculo3|sprite_x_reg [7]),
	.datac(!\vga|Add2~9_sumout ),
	.datad(!\spriteObstaculo3|sprite_x_reg [5]),
	.datae(gnd),
	.dataf(!\vga|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|LessThan3~0 .extended_lut = "off";
defparam \spriteObstaculo3|LessThan3~0 .lut_mask = 64'h8214821441824182;
defparam \spriteObstaculo3|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N33
cyclonev_lcell_comb \spriteObstaculo3|LessThan3~2 (
// Equation(s):
// \spriteObstaculo3|LessThan3~2_combout  = ( \spriteObstaculo3|LessThan2~1_combout  & ( \spriteObstaculo3|LessThan3~0_combout  & ( (\spriteObstaculo3|sprite_x_reg [5] & (!\spriteObstaculo3|LessThan3~1_combout  & \vga|Add2~17_sumout )) ) ) ) # ( 
// !\spriteObstaculo3|LessThan2~1_combout  & ( \spriteObstaculo3|LessThan3~0_combout  & ( (!\spriteObstaculo3|LessThan3~1_combout  & ((\vga|Add2~17_sumout ) # (\spriteObstaculo3|sprite_x_reg [5]))) ) ) ) # ( \spriteObstaculo3|LessThan2~1_combout  & ( 
// !\spriteObstaculo3|LessThan3~0_combout  & ( !\spriteObstaculo3|LessThan3~1_combout  ) ) ) # ( !\spriteObstaculo3|LessThan2~1_combout  & ( !\spriteObstaculo3|LessThan3~0_combout  & ( !\spriteObstaculo3|LessThan3~1_combout  ) ) )

	.dataa(!\spriteObstaculo3|sprite_x_reg [5]),
	.datab(gnd),
	.datac(!\spriteObstaculo3|LessThan3~1_combout ),
	.datad(!\vga|Add2~17_sumout ),
	.datae(!\spriteObstaculo3|LessThan2~1_combout ),
	.dataf(!\spriteObstaculo3|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|LessThan3~2 .extended_lut = "off";
defparam \spriteObstaculo3|LessThan3~2 .lut_mask = 64'hF0F0F0F050F00050;
defparam \spriteObstaculo3|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N48
cyclonev_lcell_comb \spriteObstaculo3|LessThan3~3 (
// Equation(s):
// \spriteObstaculo3|LessThan3~3_combout  = ( \spriteObstaculo3|Add1~0_combout  & ( \spriteObstaculo3|LessThan3~2_combout  & ( (!\vga|Add2~13_sumout  & ((!\spriteObstaculo3|sprite_x_reg [9] & ((!\vga|Add2~1_sumout ))) # (\spriteObstaculo3|sprite_x_reg [9] & 
// (!\spriteObstaculo3|sprite_x_reg [8])))) # (\vga|Add2~13_sumout  & (!\vga|Add2~1_sumout  & (!\spriteObstaculo3|sprite_x_reg [8] $ (!\spriteObstaculo3|sprite_x_reg [9])))) ) ) ) # ( !\spriteObstaculo3|Add1~0_combout  & ( 
// \spriteObstaculo3|LessThan3~2_combout  & ( (!\vga|Add2~1_sumout  & (((\spriteObstaculo3|sprite_x_reg [8] & !\vga|Add2~13_sumout )) # (\spriteObstaculo3|sprite_x_reg [9]))) # (\vga|Add2~1_sumout  & (\spriteObstaculo3|sprite_x_reg [8] & 
// (!\vga|Add2~13_sumout  & \spriteObstaculo3|sprite_x_reg [9]))) ) ) ) # ( \spriteObstaculo3|Add1~0_combout  & ( !\spriteObstaculo3|LessThan3~2_combout  & ( (!\vga|Add2~13_sumout  & ((!\vga|Add2~1_sumout ) # (!\spriteObstaculo3|sprite_x_reg [8] $ 
// (!\spriteObstaculo3|sprite_x_reg [9])))) # (\vga|Add2~13_sumout  & ((!\spriteObstaculo3|sprite_x_reg [9] & ((!\vga|Add2~1_sumout ))) # (\spriteObstaculo3|sprite_x_reg [9] & (!\spriteObstaculo3|sprite_x_reg [8])))) ) ) ) # ( 
// !\spriteObstaculo3|Add1~0_combout  & ( !\spriteObstaculo3|LessThan3~2_combout  & ( (!\vga|Add2~1_sumout  & (((!\vga|Add2~13_sumout ) # (\spriteObstaculo3|sprite_x_reg [9])) # (\spriteObstaculo3|sprite_x_reg [8]))) # (\vga|Add2~1_sumout  & 
// (\spriteObstaculo3|sprite_x_reg [9] & ((!\vga|Add2~13_sumout ) # (\spriteObstaculo3|sprite_x_reg [8])))) ) ) )

	.dataa(!\spriteObstaculo3|sprite_x_reg [8]),
	.datab(!\vga|Add2~13_sumout ),
	.datac(!\vga|Add2~1_sumout ),
	.datad(!\spriteObstaculo3|sprite_x_reg [9]),
	.datae(!\spriteObstaculo3|Add1~0_combout ),
	.dataf(!\spriteObstaculo3|LessThan3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|LessThan3~3 .extended_lut = "off";
defparam \spriteObstaculo3|LessThan3~3 .lut_mask = 64'hD0FDF4EA40F4D0A8;
defparam \spriteObstaculo3|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N56
dffeas \spriteObstaculo3|sprite_y_reg[4] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle3|obstacle_y [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo3|sprite_y_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo3|sprite_y_reg[4] .is_wysiwyg = "true";
defparam \spriteObstaculo3|sprite_y_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N44
dffeas \spriteObstaculo3|sprite_y_reg[2] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle3|obstacle_y [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo3|sprite_y_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo3|sprite_y_reg[2] .is_wysiwyg = "true";
defparam \spriteObstaculo3|sprite_y_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N35
dffeas \spriteObstaculo3|sprite_y_reg[3] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle3|obstacle_y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo3|sprite_y_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo3|sprite_y_reg[3] .is_wysiwyg = "true";
defparam \spriteObstaculo3|sprite_y_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N42
cyclonev_lcell_comb \spriteObstaculo3|LessThan1~0 (
// Equation(s):
// \spriteObstaculo3|LessThan1~0_combout  = ( \vga|Add3~1_sumout  & ( \vga|Add3~5_sumout  & ( (\spriteObstaculo3|sprite_y_reg [4] & (\spriteObstaculo3|sprite_y_reg [2] & (\spriteObstaculo3|sprite_y_reg [3] & !\vga|Add3~29_sumout ))) ) ) ) # ( 
// !\vga|Add3~1_sumout  & ( \vga|Add3~5_sumout  & ( (\spriteObstaculo3|sprite_y_reg [4] & (((\spriteObstaculo3|sprite_y_reg [2] & !\vga|Add3~29_sumout )) # (\spriteObstaculo3|sprite_y_reg [3]))) ) ) ) # ( \vga|Add3~1_sumout  & ( !\vga|Add3~5_sumout  & ( 
// ((\spriteObstaculo3|sprite_y_reg [2] & (\spriteObstaculo3|sprite_y_reg [3] & !\vga|Add3~29_sumout ))) # (\spriteObstaculo3|sprite_y_reg [4]) ) ) ) # ( !\vga|Add3~1_sumout  & ( !\vga|Add3~5_sumout  & ( (((\spriteObstaculo3|sprite_y_reg [2] & 
// !\vga|Add3~29_sumout )) # (\spriteObstaculo3|sprite_y_reg [3])) # (\spriteObstaculo3|sprite_y_reg [4]) ) ) )

	.dataa(!\spriteObstaculo3|sprite_y_reg [4]),
	.datab(!\spriteObstaculo3|sprite_y_reg [2]),
	.datac(!\spriteObstaculo3|sprite_y_reg [3]),
	.datad(!\vga|Add3~29_sumout ),
	.datae(!\vga|Add3~1_sumout ),
	.dataf(!\vga|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|LessThan1~0 .extended_lut = "off";
defparam \spriteObstaculo3|LessThan1~0 .lut_mask = 64'h7F5F575515050100;
defparam \spriteObstaculo3|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y21_N5
dffeas \spriteObstaculo3|sprite_y_reg[5] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle3|obstacle_y [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo3|sprite_y_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo3|sprite_y_reg[5] .is_wysiwyg = "true";
defparam \spriteObstaculo3|sprite_y_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N56
dffeas \spriteObstaculo3|sprite_y_reg[6] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controllerObstacle3|obstacle_y [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spriteObstaculo3|sprite_y_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \spriteObstaculo3|sprite_y_reg[6] .is_wysiwyg = "true";
defparam \spriteObstaculo3|sprite_y_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N30
cyclonev_lcell_comb \spriteObstaculo3|LessThan0~0 (
// Equation(s):
// \spriteObstaculo3|LessThan0~0_combout  = ( \vga|Add3~17_sumout  & ( \vga|Add3~21_sumout  & ( (\spriteObstaculo3|sprite_y_reg [9] & (\spriteObstaculo3|sprite_y_reg [7] & (!\spriteObstaculo3|sprite_y_reg [8] $ (\vga|Add3~25_sumout )))) ) ) ) # ( 
// !\vga|Add3~17_sumout  & ( \vga|Add3~21_sumout  & ( (\spriteObstaculo3|sprite_y_reg [9] & (!\spriteObstaculo3|sprite_y_reg [7] & (!\spriteObstaculo3|sprite_y_reg [8] $ (\vga|Add3~25_sumout )))) ) ) ) # ( \vga|Add3~17_sumout  & ( !\vga|Add3~21_sumout  & ( 
// (!\spriteObstaculo3|sprite_y_reg [9] & (\spriteObstaculo3|sprite_y_reg [7] & (!\spriteObstaculo3|sprite_y_reg [8] $ (\vga|Add3~25_sumout )))) ) ) ) # ( !\vga|Add3~17_sumout  & ( !\vga|Add3~21_sumout  & ( (!\spriteObstaculo3|sprite_y_reg [9] & 
// (!\spriteObstaculo3|sprite_y_reg [7] & (!\spriteObstaculo3|sprite_y_reg [8] $ (\vga|Add3~25_sumout )))) ) ) )

	.dataa(!\spriteObstaculo3|sprite_y_reg [8]),
	.datab(!\spriteObstaculo3|sprite_y_reg [9]),
	.datac(!\spriteObstaculo3|sprite_y_reg [7]),
	.datad(!\vga|Add3~25_sumout ),
	.datae(!\vga|Add3~17_sumout ),
	.dataf(!\vga|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|LessThan0~0 .extended_lut = "off";
defparam \spriteObstaculo3|LessThan0~0 .lut_mask = 64'h8040080420100201;
defparam \spriteObstaculo3|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N18
cyclonev_lcell_comb \red~5 (
// Equation(s):
// \red~5_combout  = ( \vga|Add3~13_sumout  & ( \spriteObstaculo3|LessThan0~0_combout  & ( (\spriteObstaculo3|sprite_y_reg [6] & ((!\vga|Add3~9_sumout  & ((\spriteObstaculo3|sprite_y_reg [5]) # (\spriteObstaculo3|LessThan1~0_combout ))) # (\vga|Add3~9_sumout 
//  & (\spriteObstaculo3|LessThan1~0_combout  & \spriteObstaculo3|sprite_y_reg [5])))) ) ) ) # ( !\vga|Add3~13_sumout  & ( \spriteObstaculo3|LessThan0~0_combout  & ( ((!\vga|Add3~9_sumout  & ((\spriteObstaculo3|sprite_y_reg [5]) # 
// (\spriteObstaculo3|LessThan1~0_combout ))) # (\vga|Add3~9_sumout  & (\spriteObstaculo3|LessThan1~0_combout  & \spriteObstaculo3|sprite_y_reg [5]))) # (\spriteObstaculo3|sprite_y_reg [6]) ) ) )

	.dataa(!\vga|Add3~9_sumout ),
	.datab(!\spriteObstaculo3|LessThan1~0_combout ),
	.datac(!\spriteObstaculo3|sprite_y_reg [5]),
	.datad(!\spriteObstaculo3|sprite_y_reg [6]),
	.datae(!\vga|Add3~13_sumout ),
	.dataf(!\spriteObstaculo3|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~5 .extended_lut = "off";
defparam \red~5 .lut_mask = 64'h000000002BFF002B;
defparam \red~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N39
cyclonev_lcell_comb \spriteObstaculo3|LessThan2~7 (
// Equation(s):
// \spriteObstaculo3|LessThan2~7_combout  = ( \spriteObstaculo3|sprite_x_reg [6] & ( \spriteObstaculo3|LessThan2~4_combout  & ( (\vga|Add2~5_sumout  & (!\spriteObstaculo3|sprite_x_reg [7] $ (\vga|Add2~9_sumout ))) ) ) ) # ( !\spriteObstaculo3|sprite_x_reg 
// [6] & ( \spriteObstaculo3|LessThan2~4_combout  & ( (!\vga|Add2~5_sumout  & (!\spriteObstaculo3|sprite_x_reg [7] $ (\vga|Add2~9_sumout ))) ) ) )

	.dataa(!\spriteObstaculo3|sprite_x_reg [7]),
	.datab(gnd),
	.datac(!\vga|Add2~5_sumout ),
	.datad(!\vga|Add2~9_sumout ),
	.datae(!\spriteObstaculo3|sprite_x_reg [6]),
	.dataf(!\spriteObstaculo3|LessThan2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|LessThan2~7 .extended_lut = "off";
defparam \spriteObstaculo3|LessThan2~7 .lut_mask = 64'h00000000A0500A05;
defparam \spriteObstaculo3|LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N57
cyclonev_lcell_comb \red~6 (
// Equation(s):
// \red~6_combout  = ( \spriteObstaculo3|LessThan2~7_combout  & ( (!\vga|Add2~17_sumout  & ((\spriteObstaculo3|LessThan2~1_combout ) # (\spriteObstaculo3|sprite_x_reg [5]))) # (\vga|Add2~17_sumout  & (\spriteObstaculo3|sprite_x_reg [5] & 
// \spriteObstaculo3|LessThan2~1_combout )) ) )

	.dataa(!\vga|Add2~17_sumout ),
	.datab(gnd),
	.datac(!\spriteObstaculo3|sprite_x_reg [5]),
	.datad(!\spriteObstaculo3|LessThan2~1_combout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo3|LessThan2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~6 .extended_lut = "off";
defparam \red~6 .lut_mask = 64'h000000000AAF0AAF;
defparam \red~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N6
cyclonev_lcell_comb \spriteObstaculo3|Add0~0 (
// Equation(s):
// \spriteObstaculo3|Add0~0_combout  = (\spriteObstaculo3|sprite_y_reg [6] & (\spriteObstaculo3|sprite_y_reg [7] & \spriteObstaculo3|sprite_y_reg [5]))

	.dataa(!\spriteObstaculo3|sprite_y_reg [6]),
	.datab(gnd),
	.datac(!\spriteObstaculo3|sprite_y_reg [7]),
	.datad(!\spriteObstaculo3|sprite_y_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|Add0~0 .extended_lut = "off";
defparam \spriteObstaculo3|Add0~0 .lut_mask = 64'h0005000500050005;
defparam \spriteObstaculo3|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y21_N0
cyclonev_lcell_comb \spriteObstaculo3|LessThan1~1 (
// Equation(s):
// \spriteObstaculo3|LessThan1~1_combout  = ( \vga|Add3~13_sumout  & ( \spriteObstaculo3|LessThan1~0_combout  & ( (!\spriteObstaculo3|sprite_y_reg [5] & ((\spriteObstaculo3|sprite_y_reg [6]))) # (\spriteObstaculo3|sprite_y_reg [5] & (!\vga|Add3~9_sumout  & 
// !\spriteObstaculo3|sprite_y_reg [6])) ) ) ) # ( !\vga|Add3~13_sumout  & ( \spriteObstaculo3|LessThan1~0_combout  & ( (!\vga|Add3~9_sumout ) # ((!\spriteObstaculo3|sprite_y_reg [5]) # (!\spriteObstaculo3|sprite_y_reg [6])) ) ) ) # ( \vga|Add3~13_sumout  & 
// ( !\spriteObstaculo3|LessThan1~0_combout  & ( (!\vga|Add3~9_sumout  & (!\spriteObstaculo3|sprite_y_reg [5] & \spriteObstaculo3|sprite_y_reg [6])) ) ) ) # ( !\vga|Add3~13_sumout  & ( !\spriteObstaculo3|LessThan1~0_combout  & ( 
// (!\spriteObstaculo3|sprite_y_reg [5] & ((!\vga|Add3~9_sumout ) # (\spriteObstaculo3|sprite_y_reg [6]))) # (\spriteObstaculo3|sprite_y_reg [5] & ((!\spriteObstaculo3|sprite_y_reg [6]))) ) ) )

	.dataa(!\vga|Add3~9_sumout ),
	.datab(gnd),
	.datac(!\spriteObstaculo3|sprite_y_reg [5]),
	.datad(!\spriteObstaculo3|sprite_y_reg [6]),
	.datae(!\vga|Add3~13_sumout ),
	.dataf(!\spriteObstaculo3|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|LessThan1~1 .extended_lut = "off";
defparam \spriteObstaculo3|LessThan1~1 .lut_mask = 64'hAFF000A0FFFA0AF0;
defparam \spriteObstaculo3|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N15
cyclonev_lcell_comb \spriteObstaculo3|LessThan1~2 (
// Equation(s):
// \spriteObstaculo3|LessThan1~2_combout  = ( \spriteObstaculo3|sprite_y_reg [5] & ( \spriteObstaculo3|LessThan1~1_combout  & ( (!\vga|Add3~17_sumout ) # (!\spriteObstaculo3|sprite_y_reg [6] $ (!\spriteObstaculo3|sprite_y_reg [7])) ) ) ) # ( 
// !\spriteObstaculo3|sprite_y_reg [5] & ( \spriteObstaculo3|LessThan1~1_combout  & ( (!\vga|Add3~17_sumout ) # (\spriteObstaculo3|sprite_y_reg [7]) ) ) ) # ( \spriteObstaculo3|sprite_y_reg [5] & ( !\spriteObstaculo3|LessThan1~1_combout  & ( 
// (!\vga|Add3~17_sumout  & (!\spriteObstaculo3|sprite_y_reg [6] $ (!\spriteObstaculo3|sprite_y_reg [7]))) ) ) ) # ( !\spriteObstaculo3|sprite_y_reg [5] & ( !\spriteObstaculo3|LessThan1~1_combout  & ( (!\vga|Add3~17_sumout  & \spriteObstaculo3|sprite_y_reg 
// [7]) ) ) )

	.dataa(!\vga|Add3~17_sumout ),
	.datab(gnd),
	.datac(!\spriteObstaculo3|sprite_y_reg [6]),
	.datad(!\spriteObstaculo3|sprite_y_reg [7]),
	.datae(!\spriteObstaculo3|sprite_y_reg [5]),
	.dataf(!\spriteObstaculo3|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|LessThan1~2 .extended_lut = "off";
defparam \spriteObstaculo3|LessThan1~2 .lut_mask = 64'h00AA0AA0AAFFAFFA;
defparam \spriteObstaculo3|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N18
cyclonev_lcell_comb \spriteObstaculo3|LessThan1~3 (
// Equation(s):
// \spriteObstaculo3|LessThan1~3_combout  = ( \spriteObstaculo3|LessThan1~2_combout  & ( \vga|Add3~21_sumout  & ( (!\vga|Add3~25_sumout  & (!\spriteObstaculo3|sprite_y_reg [9] & ((!\spriteObstaculo3|Add0~0_combout ) # (!\spriteObstaculo3|sprite_y_reg [8])))) 
// # (\vga|Add3~25_sumout  & ((!\spriteObstaculo3|sprite_y_reg [9]) # ((!\spriteObstaculo3|Add0~0_combout  & !\spriteObstaculo3|sprite_y_reg [8])))) ) ) ) # ( !\spriteObstaculo3|LessThan1~2_combout  & ( \vga|Add3~21_sumout  & ( 
// (!\spriteObstaculo3|sprite_y_reg [9]) # ((!\vga|Add3~25_sumout  & (!\spriteObstaculo3|Add0~0_combout  & !\spriteObstaculo3|sprite_y_reg [8])) # (\vga|Add3~25_sumout  & ((!\spriteObstaculo3|Add0~0_combout ) # (!\spriteObstaculo3|sprite_y_reg [8])))) ) ) ) 
// # ( \spriteObstaculo3|LessThan1~2_combout  & ( !\vga|Add3~21_sumout  & ( (\vga|Add3~25_sumout  & (!\spriteObstaculo3|Add0~0_combout  & (!\spriteObstaculo3|sprite_y_reg [8] & !\spriteObstaculo3|sprite_y_reg [9]))) ) ) ) # ( 
// !\spriteObstaculo3|LessThan1~2_combout  & ( !\vga|Add3~21_sumout  & ( (!\spriteObstaculo3|sprite_y_reg [9] & ((!\vga|Add3~25_sumout  & (!\spriteObstaculo3|Add0~0_combout  & !\spriteObstaculo3|sprite_y_reg [8])) # (\vga|Add3~25_sumout  & 
// ((!\spriteObstaculo3|Add0~0_combout ) # (!\spriteObstaculo3|sprite_y_reg [8]))))) ) ) )

	.dataa(!\vga|Add3~25_sumout ),
	.datab(!\spriteObstaculo3|Add0~0_combout ),
	.datac(!\spriteObstaculo3|sprite_y_reg [8]),
	.datad(!\spriteObstaculo3|sprite_y_reg [9]),
	.datae(!\spriteObstaculo3|LessThan1~2_combout ),
	.dataf(!\vga|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|LessThan1~3 .extended_lut = "off";
defparam \spriteObstaculo3|LessThan1~3 .lut_mask = 64'hD4004000FFD4FD40;
defparam \spriteObstaculo3|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N0
cyclonev_lcell_comb \spriteObstaculo3|Add2~1 (
// Equation(s):
// \spriteObstaculo3|Add2~1_sumout  = SUM(( !\spriteObstaculo3|sprite_x_reg [0] $ (!\vga|Add2~29_sumout ) ) + ( !VCC ) + ( !VCC ))
// \spriteObstaculo3|Add2~2  = CARRY(( !\spriteObstaculo3|sprite_x_reg [0] $ (!\vga|Add2~29_sumout ) ) + ( !VCC ) + ( !VCC ))
// \spriteObstaculo3|Add2~3  = SHARE((!\spriteObstaculo3|sprite_x_reg [0]) # (\vga|Add2~29_sumout ))

	.dataa(gnd),
	.datab(!\spriteObstaculo3|sprite_x_reg [0]),
	.datac(!\vga|Add2~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteObstaculo3|Add2~1_sumout ),
	.cout(\spriteObstaculo3|Add2~2 ),
	.shareout(\spriteObstaculo3|Add2~3 ));
// synopsys translate_off
defparam \spriteObstaculo3|Add2~1 .extended_lut = "off";
defparam \spriteObstaculo3|Add2~1 .lut_mask = 64'h0000CFCF00003C3C;
defparam \spriteObstaculo3|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N3
cyclonev_lcell_comb \spriteObstaculo3|Add2~9 (
// Equation(s):
// \spriteObstaculo3|Add2~9_sumout  = SUM(( !\spriteObstaculo3|sprite_x_reg [1] $ (\vga|Add2~37_sumout ) ) + ( \spriteObstaculo3|Add2~3  ) + ( \spriteObstaculo3|Add2~2  ))
// \spriteObstaculo3|Add2~10  = CARRY(( !\spriteObstaculo3|sprite_x_reg [1] $ (\vga|Add2~37_sumout ) ) + ( \spriteObstaculo3|Add2~3  ) + ( \spriteObstaculo3|Add2~2  ))
// \spriteObstaculo3|Add2~11  = SHARE((!\spriteObstaculo3|sprite_x_reg [1] & \vga|Add2~37_sumout ))

	.dataa(!\spriteObstaculo3|sprite_x_reg [1]),
	.datab(gnd),
	.datac(!\vga|Add2~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo3|Add2~2 ),
	.sharein(\spriteObstaculo3|Add2~3 ),
	.combout(),
	.sumout(\spriteObstaculo3|Add2~9_sumout ),
	.cout(\spriteObstaculo3|Add2~10 ),
	.shareout(\spriteObstaculo3|Add2~11 ));
// synopsys translate_off
defparam \spriteObstaculo3|Add2~9 .extended_lut = "off";
defparam \spriteObstaculo3|Add2~9 .lut_mask = 64'h00000A0A0000A5A5;
defparam \spriteObstaculo3|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N6
cyclonev_lcell_comb \spriteObstaculo3|Add2~13 (
// Equation(s):
// \spriteObstaculo3|Add2~13_sumout  = SUM(( !\vga|Add2~33_sumout  $ (\spriteObstaculo3|sprite_x_reg [2]) ) + ( \spriteObstaculo3|Add2~11  ) + ( \spriteObstaculo3|Add2~10  ))
// \spriteObstaculo3|Add2~14  = CARRY(( !\vga|Add2~33_sumout  $ (\spriteObstaculo3|sprite_x_reg [2]) ) + ( \spriteObstaculo3|Add2~11  ) + ( \spriteObstaculo3|Add2~10  ))
// \spriteObstaculo3|Add2~15  = SHARE((\vga|Add2~33_sumout  & !\spriteObstaculo3|sprite_x_reg [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add2~33_sumout ),
	.datad(!\spriteObstaculo3|sprite_x_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo3|Add2~10 ),
	.sharein(\spriteObstaculo3|Add2~11 ),
	.combout(),
	.sumout(\spriteObstaculo3|Add2~13_sumout ),
	.cout(\spriteObstaculo3|Add2~14 ),
	.shareout(\spriteObstaculo3|Add2~15 ));
// synopsys translate_off
defparam \spriteObstaculo3|Add2~13 .extended_lut = "off";
defparam \spriteObstaculo3|Add2~13 .lut_mask = 64'h00000F000000F00F;
defparam \spriteObstaculo3|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N9
cyclonev_lcell_comb \spriteObstaculo3|Add2~17 (
// Equation(s):
// \spriteObstaculo3|Add2~17_sumout  = SUM(( !\vga|Add2~25_sumout  $ (\spriteObstaculo3|sprite_x_reg [3]) ) + ( \spriteObstaculo3|Add2~15  ) + ( \spriteObstaculo3|Add2~14  ))
// \spriteObstaculo3|Add2~18  = CARRY(( !\vga|Add2~25_sumout  $ (\spriteObstaculo3|sprite_x_reg [3]) ) + ( \spriteObstaculo3|Add2~15  ) + ( \spriteObstaculo3|Add2~14  ))
// \spriteObstaculo3|Add2~19  = SHARE((\vga|Add2~25_sumout  & !\spriteObstaculo3|sprite_x_reg [3]))

	.dataa(!\vga|Add2~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spriteObstaculo3|sprite_x_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo3|Add2~14 ),
	.sharein(\spriteObstaculo3|Add2~15 ),
	.combout(),
	.sumout(\spriteObstaculo3|Add2~17_sumout ),
	.cout(\spriteObstaculo3|Add2~18 ),
	.shareout(\spriteObstaculo3|Add2~19 ));
// synopsys translate_off
defparam \spriteObstaculo3|Add2~17 .extended_lut = "off";
defparam \spriteObstaculo3|Add2~17 .lut_mask = 64'h000055000000AA55;
defparam \spriteObstaculo3|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N12
cyclonev_lcell_comb \spriteObstaculo3|Add2~5 (
// Equation(s):
// \spriteObstaculo3|Add2~5_sumout  = SUM(( !\vga|Add2~21_sumout  $ (\spriteObstaculo3|sprite_x_reg [4]) ) + ( \spriteObstaculo3|Add2~19  ) + ( \spriteObstaculo3|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add2~21_sumout ),
	.datad(!\spriteObstaculo3|sprite_x_reg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo3|Add2~18 ),
	.sharein(\spriteObstaculo3|Add2~19 ),
	.combout(),
	.sumout(\spriteObstaculo3|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|Add2~5 .extended_lut = "off";
defparam \spriteObstaculo3|Add2~5 .lut_mask = 64'h000000000000F00F;
defparam \spriteObstaculo3|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N0
cyclonev_lcell_comb \spriteObstaculo3|Add3~9 (
// Equation(s):
// \spriteObstaculo3|Add3~9_sumout  = SUM(( \vga|Add3~37_sumout  ) + ( !VCC ) + ( !VCC ))
// \spriteObstaculo3|Add3~10  = CARRY(( \vga|Add3~37_sumout  ) + ( !VCC ) + ( !VCC ))
// \spriteObstaculo3|Add3~11  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add3~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteObstaculo3|Add3~9_sumout ),
	.cout(\spriteObstaculo3|Add3~10 ),
	.shareout(\spriteObstaculo3|Add3~11 ));
// synopsys translate_off
defparam \spriteObstaculo3|Add3~9 .extended_lut = "off";
defparam \spriteObstaculo3|Add3~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \spriteObstaculo3|Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N3
cyclonev_lcell_comb \spriteObstaculo3|Add3~13 (
// Equation(s):
// \spriteObstaculo3|Add3~13_sumout  = SUM(( !\vga|Add3~33_sumout  ) + ( \spriteObstaculo3|Add3~11  ) + ( \spriteObstaculo3|Add3~10  ))
// \spriteObstaculo3|Add3~14  = CARRY(( !\vga|Add3~33_sumout  ) + ( \spriteObstaculo3|Add3~11  ) + ( \spriteObstaculo3|Add3~10  ))
// \spriteObstaculo3|Add3~15  = SHARE(\vga|Add3~33_sumout )

	.dataa(!\vga|Add3~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo3|Add3~10 ),
	.sharein(\spriteObstaculo3|Add3~11 ),
	.combout(),
	.sumout(\spriteObstaculo3|Add3~13_sumout ),
	.cout(\spriteObstaculo3|Add3~14 ),
	.shareout(\spriteObstaculo3|Add3~15 ));
// synopsys translate_off
defparam \spriteObstaculo3|Add3~13 .extended_lut = "off";
defparam \spriteObstaculo3|Add3~13 .lut_mask = 64'h000055550000AAAA;
defparam \spriteObstaculo3|Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N6
cyclonev_lcell_comb \spriteObstaculo3|Add3~5 (
// Equation(s):
// \spriteObstaculo3|Add3~5_sumout  = SUM(( !\spriteObstaculo3|sprite_y_reg [2] $ (\vga|Add3~29_sumout ) ) + ( \spriteObstaculo3|Add3~15  ) + ( \spriteObstaculo3|Add3~14  ))
// \spriteObstaculo3|Add3~6  = CARRY(( !\spriteObstaculo3|sprite_y_reg [2] $ (\vga|Add3~29_sumout ) ) + ( \spriteObstaculo3|Add3~15  ) + ( \spriteObstaculo3|Add3~14  ))
// \spriteObstaculo3|Add3~7  = SHARE((!\spriteObstaculo3|sprite_y_reg [2] & \vga|Add3~29_sumout ))

	.dataa(gnd),
	.datab(!\spriteObstaculo3|sprite_y_reg [2]),
	.datac(gnd),
	.datad(!\vga|Add3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo3|Add3~14 ),
	.sharein(\spriteObstaculo3|Add3~15 ),
	.combout(),
	.sumout(\spriteObstaculo3|Add3~5_sumout ),
	.cout(\spriteObstaculo3|Add3~6 ),
	.shareout(\spriteObstaculo3|Add3~7 ));
// synopsys translate_off
defparam \spriteObstaculo3|Add3~5 .extended_lut = "off";
defparam \spriteObstaculo3|Add3~5 .lut_mask = 64'h000000CC0000CC33;
defparam \spriteObstaculo3|Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N9
cyclonev_lcell_comb \spriteObstaculo3|Add3~17 (
// Equation(s):
// \spriteObstaculo3|Add3~17_sumout  = SUM(( !\vga|Add3~1_sumout  $ (\spriteObstaculo3|sprite_y_reg [3]) ) + ( \spriteObstaculo3|Add3~7  ) + ( \spriteObstaculo3|Add3~6  ))
// \spriteObstaculo3|Add3~18  = CARRY(( !\vga|Add3~1_sumout  $ (\spriteObstaculo3|sprite_y_reg [3]) ) + ( \spriteObstaculo3|Add3~7  ) + ( \spriteObstaculo3|Add3~6  ))
// \spriteObstaculo3|Add3~19  = SHARE((\vga|Add3~1_sumout  & !\spriteObstaculo3|sprite_y_reg [3]))

	.dataa(!\vga|Add3~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spriteObstaculo3|sprite_y_reg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo3|Add3~6 ),
	.sharein(\spriteObstaculo3|Add3~7 ),
	.combout(),
	.sumout(\spriteObstaculo3|Add3~17_sumout ),
	.cout(\spriteObstaculo3|Add3~18 ),
	.shareout(\spriteObstaculo3|Add3~19 ));
// synopsys translate_off
defparam \spriteObstaculo3|Add3~17 .extended_lut = "off";
defparam \spriteObstaculo3|Add3~17 .lut_mask = 64'h000055000000AA55;
defparam \spriteObstaculo3|Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N45
cyclonev_lcell_comb \spriteObstaculo3|bmap~6 (
// Equation(s):
// \spriteObstaculo3|bmap~6_combout  = ( \spriteObstaculo3|Add2~1_sumout  & ( \spriteObstaculo3|Add3~17_sumout  & ( (!\spriteObstaculo3|Add3~5_sumout  & ((!\spriteObstaculo3|Add3~13_sumout ) # ((!\spriteObstaculo3|Add2~9_sumout ) # 
// (!\spriteObstaculo3|Add3~9_sumout )))) ) ) ) # ( !\spriteObstaculo3|Add2~1_sumout  & ( \spriteObstaculo3|Add3~17_sumout  & ( !\spriteObstaculo3|Add3~5_sumout  ) ) ) # ( \spriteObstaculo3|Add2~1_sumout  & ( !\spriteObstaculo3|Add3~17_sumout  & ( 
// (\spriteObstaculo3|Add3~5_sumout  & (((!\spriteObstaculo3|Add2~9_sumout ) # (\spriteObstaculo3|Add3~9_sumout )) # (\spriteObstaculo3|Add3~13_sumout ))) ) ) ) # ( !\spriteObstaculo3|Add2~1_sumout  & ( !\spriteObstaculo3|Add3~17_sumout  & ( 
// \spriteObstaculo3|Add3~5_sumout  ) ) )

	.dataa(!\spriteObstaculo3|Add3~13_sumout ),
	.datab(!\spriteObstaculo3|Add2~9_sumout ),
	.datac(!\spriteObstaculo3|Add3~5_sumout ),
	.datad(!\spriteObstaculo3|Add3~9_sumout ),
	.datae(!\spriteObstaculo3|Add2~1_sumout ),
	.dataf(!\spriteObstaculo3|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~6 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~6 .lut_mask = 64'h0F0F0D0FF0F0F0E0;
defparam \spriteObstaculo3|bmap~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N12
cyclonev_lcell_comb \spriteObstaculo3|Add3~1 (
// Equation(s):
// \spriteObstaculo3|Add3~1_sumout  = SUM(( !\vga|Add3~5_sumout  $ (\spriteObstaculo3|sprite_y_reg [4]) ) + ( \spriteObstaculo3|Add3~19  ) + ( \spriteObstaculo3|Add3~18  ))

	.dataa(!\vga|Add3~5_sumout ),
	.datab(gnd),
	.datac(!\spriteObstaculo3|sprite_y_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteObstaculo3|Add3~18 ),
	.sharein(\spriteObstaculo3|Add3~19 ),
	.combout(),
	.sumout(\spriteObstaculo3|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|Add3~1 .extended_lut = "off";
defparam \spriteObstaculo3|Add3~1 .lut_mask = 64'h000000000000A5A5;
defparam \spriteObstaculo3|Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N57
cyclonev_lcell_comb \spriteObstaculo3|bmap~4 (
// Equation(s):
// \spriteObstaculo3|bmap~4_combout  = ( \spriteObstaculo3|Add2~1_sumout  & ( \spriteObstaculo3|Add3~17_sumout  & ( (!\spriteObstaculo3|Add3~13_sumout  & (!\spriteObstaculo3|Add3~5_sumout  & ((!\spriteObstaculo3|Add2~9_sumout ) # 
// (!\spriteObstaculo3|Add3~9_sumout )))) # (\spriteObstaculo3|Add3~13_sumout  & (!\spriteObstaculo3|Add2~9_sumout  & (!\spriteObstaculo3|Add3~5_sumout  $ (\spriteObstaculo3|Add3~9_sumout )))) ) ) ) # ( !\spriteObstaculo3|Add2~1_sumout  & ( 
// \spriteObstaculo3|Add3~17_sumout  & ( (!\spriteObstaculo3|Add3~13_sumout  & (((!\spriteObstaculo3|Add3~5_sumout )))) # (\spriteObstaculo3|Add3~13_sumout  & ((!\spriteObstaculo3|Add2~9_sumout  & (!\spriteObstaculo3|Add3~5_sumout  & 
// !\spriteObstaculo3|Add3~9_sumout )) # (\spriteObstaculo3|Add2~9_sumout  & (\spriteObstaculo3|Add3~5_sumout  & \spriteObstaculo3|Add3~9_sumout )))) ) ) ) # ( \spriteObstaculo3|Add2~1_sumout  & ( !\spriteObstaculo3|Add3~17_sumout  & ( 
// (!\spriteObstaculo3|Add3~13_sumout  & (\spriteObstaculo3|Add3~5_sumout  & ((!\spriteObstaculo3|Add2~9_sumout ) # (\spriteObstaculo3|Add3~9_sumout )))) # (\spriteObstaculo3|Add3~13_sumout  & (((!\spriteObstaculo3|Add2~9_sumout  & 
// \spriteObstaculo3|Add3~9_sumout )) # (\spriteObstaculo3|Add3~5_sumout ))) ) ) ) # ( !\spriteObstaculo3|Add2~1_sumout  & ( !\spriteObstaculo3|Add3~17_sumout  & ( ((\spriteObstaculo3|Add3~13_sumout  & (!\spriteObstaculo3|Add2~9_sumout  & 
// \spriteObstaculo3|Add3~9_sumout ))) # (\spriteObstaculo3|Add3~5_sumout ) ) ) )

	.dataa(!\spriteObstaculo3|Add3~13_sumout ),
	.datab(!\spriteObstaculo3|Add2~9_sumout ),
	.datac(!\spriteObstaculo3|Add3~5_sumout ),
	.datad(!\spriteObstaculo3|Add3~9_sumout ),
	.datae(!\spriteObstaculo3|Add2~1_sumout ),
	.dataf(!\spriteObstaculo3|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~4 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~4 .lut_mask = 64'h0F4F0D4FE0A1E084;
defparam \spriteObstaculo3|bmap~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N36
cyclonev_lcell_comb \spriteObstaculo3|bmap~19 (
// Equation(s):
// \spriteObstaculo3|bmap~19_combout  = ( \spriteObstaculo3|Add2~1_sumout  & ( \spriteObstaculo3|Add3~17_sumout  & ( (\spriteObstaculo3|Add2~9_sumout  & (!\spriteObstaculo3|Add3~13_sumout  $ (\spriteObstaculo3|Add3~5_sumout ))) ) ) ) # ( 
// !\spriteObstaculo3|Add2~1_sumout  & ( \spriteObstaculo3|Add3~17_sumout  & ( (\spriteObstaculo3|Add2~9_sumout  & ((!\spriteObstaculo3|Add3~13_sumout  & (!\spriteObstaculo3|Add3~5_sumout  & !\spriteObstaculo3|Add3~9_sumout )) # 
// (\spriteObstaculo3|Add3~13_sumout  & (\spriteObstaculo3|Add3~5_sumout  & \spriteObstaculo3|Add3~9_sumout )))) ) ) ) # ( \spriteObstaculo3|Add2~1_sumout  & ( !\spriteObstaculo3|Add3~17_sumout  & ( (\spriteObstaculo3|Add3~5_sumout  & 
// (((\spriteObstaculo3|Add2~9_sumout ) # (\spriteObstaculo3|Add3~9_sumout )) # (\spriteObstaculo3|Add3~13_sumout ))) ) ) ) # ( !\spriteObstaculo3|Add2~1_sumout  & ( !\spriteObstaculo3|Add3~17_sumout  & ( (\spriteObstaculo3|Add3~5_sumout  & 
// (((!\spriteObstaculo3|Add2~9_sumout ) # (\spriteObstaculo3|Add3~9_sumout )) # (\spriteObstaculo3|Add3~13_sumout ))) ) ) )

	.dataa(!\spriteObstaculo3|Add3~13_sumout ),
	.datab(!\spriteObstaculo3|Add3~5_sumout ),
	.datac(!\spriteObstaculo3|Add3~9_sumout ),
	.datad(!\spriteObstaculo3|Add2~9_sumout ),
	.datae(!\spriteObstaculo3|Add2~1_sumout ),
	.dataf(!\spriteObstaculo3|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~19 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~19 .lut_mask = 64'h3313133300810099;
defparam \spriteObstaculo3|bmap~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N18
cyclonev_lcell_comb \spriteObstaculo3|bmap~5 (
// Equation(s):
// \spriteObstaculo3|bmap~5_combout  = ( \spriteObstaculo3|Add3~9_sumout  & ( \spriteObstaculo3|Add3~5_sumout  & ( (\spriteObstaculo3|Add2~9_sumout  & ((!\spriteObstaculo3|Add3~13_sumout  & ((!\spriteObstaculo3|Add3~17_sumout ) # 
// (\spriteObstaculo3|Add2~1_sumout ))) # (\spriteObstaculo3|Add3~13_sumout  & (\spriteObstaculo3|Add2~1_sumout  & !\spriteObstaculo3|Add3~17_sumout )))) ) ) ) # ( !\spriteObstaculo3|Add3~9_sumout  & ( \spriteObstaculo3|Add3~5_sumout  & ( 
// (\spriteObstaculo3|Add2~9_sumout  & ((!\spriteObstaculo3|Add3~17_sumout ) # ((!\spriteObstaculo3|Add3~13_sumout  & \spriteObstaculo3|Add2~1_sumout )))) ) ) ) # ( \spriteObstaculo3|Add3~9_sumout  & ( !\spriteObstaculo3|Add3~5_sumout  & ( 
// (\spriteObstaculo3|Add3~13_sumout  & (\spriteObstaculo3|Add2~9_sumout  & !\spriteObstaculo3|Add3~17_sumout )) ) ) ) # ( !\spriteObstaculo3|Add3~9_sumout  & ( !\spriteObstaculo3|Add3~5_sumout  & ( (\spriteObstaculo3|Add3~13_sumout  & 
// (\spriteObstaculo3|Add2~1_sumout  & (\spriteObstaculo3|Add2~9_sumout  & !\spriteObstaculo3|Add3~17_sumout ))) ) ) )

	.dataa(!\spriteObstaculo3|Add3~13_sumout ),
	.datab(!\spriteObstaculo3|Add2~1_sumout ),
	.datac(!\spriteObstaculo3|Add2~9_sumout ),
	.datad(!\spriteObstaculo3|Add3~17_sumout ),
	.datae(!\spriteObstaculo3|Add3~9_sumout ),
	.dataf(!\spriteObstaculo3|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~5 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~5 .lut_mask = 64'h010005000F020B02;
defparam \spriteObstaculo3|bmap~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N30
cyclonev_lcell_comb \spriteObstaculo3|bmap~7 (
// Equation(s):
// \spriteObstaculo3|bmap~7_combout  = ( \spriteObstaculo3|bmap~19_combout  & ( \spriteObstaculo3|bmap~5_combout  & ( (!\spriteObstaculo3|Add2~5_sumout  & (((!\spriteObstaculo3|Add3~1_sumout  & \spriteObstaculo3|bmap~4_combout )))) # 
// (\spriteObstaculo3|Add2~5_sumout  & (((!\spriteObstaculo3|Add3~1_sumout )) # (\spriteObstaculo3|bmap~6_combout ))) ) ) ) # ( !\spriteObstaculo3|bmap~19_combout  & ( \spriteObstaculo3|bmap~5_combout  & ( (!\spriteObstaculo3|Add2~5_sumout  & 
// (((\spriteObstaculo3|bmap~4_combout ) # (\spriteObstaculo3|Add3~1_sumout )))) # (\spriteObstaculo3|Add2~5_sumout  & (((!\spriteObstaculo3|Add3~1_sumout )) # (\spriteObstaculo3|bmap~6_combout ))) ) ) ) # ( \spriteObstaculo3|bmap~19_combout  & ( 
// !\spriteObstaculo3|bmap~5_combout  & ( (!\spriteObstaculo3|Add2~5_sumout  & (((!\spriteObstaculo3|Add3~1_sumout  & \spriteObstaculo3|bmap~4_combout )))) # (\spriteObstaculo3|Add2~5_sumout  & (\spriteObstaculo3|bmap~6_combout  & 
// (\spriteObstaculo3|Add3~1_sumout ))) ) ) ) # ( !\spriteObstaculo3|bmap~19_combout  & ( !\spriteObstaculo3|bmap~5_combout  & ( (!\spriteObstaculo3|Add2~5_sumout  & (((\spriteObstaculo3|bmap~4_combout ) # (\spriteObstaculo3|Add3~1_sumout )))) # 
// (\spriteObstaculo3|Add2~5_sumout  & (\spriteObstaculo3|bmap~6_combout  & (\spriteObstaculo3|Add3~1_sumout ))) ) ) )

	.dataa(!\spriteObstaculo3|Add2~5_sumout ),
	.datab(!\spriteObstaculo3|bmap~6_combout ),
	.datac(!\spriteObstaculo3|Add3~1_sumout ),
	.datad(!\spriteObstaculo3|bmap~4_combout ),
	.datae(!\spriteObstaculo3|bmap~19_combout ),
	.dataf(!\spriteObstaculo3|bmap~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~7 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~7 .lut_mask = 64'h0BAB01A15BFB51F1;
defparam \spriteObstaculo3|bmap~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N54
cyclonev_lcell_comb \spriteObstaculo3|bmap~1 (
// Equation(s):
// \spriteObstaculo3|bmap~1_combout  = ( \spriteObstaculo3|Add3~5_sumout  & ( \spriteObstaculo3|Add3~1_sumout  & ( (!\spriteObstaculo3|Add2~5_sumout  & ((!\spriteObstaculo3|Add3~13_sumout ) # ((\spriteObstaculo3|Add2~1_sumout  & 
// !\spriteObstaculo3|Add3~9_sumout )))) ) ) ) # ( !\spriteObstaculo3|Add3~5_sumout  & ( \spriteObstaculo3|Add3~1_sumout  & ( (!\spriteObstaculo3|Add3~13_sumout  & (\spriteObstaculo3|Add2~1_sumout  & ((\spriteObstaculo3|Add2~5_sumout ) # 
// (\spriteObstaculo3|Add3~9_sumout )))) # (\spriteObstaculo3|Add3~13_sumout  & (((!\spriteObstaculo3|Add2~5_sumout )))) ) ) ) # ( \spriteObstaculo3|Add3~5_sumout  & ( !\spriteObstaculo3|Add3~1_sumout  & ( \spriteObstaculo3|Add2~5_sumout  ) ) ) # ( 
// !\spriteObstaculo3|Add3~5_sumout  & ( !\spriteObstaculo3|Add3~1_sumout  & ( (!\spriteObstaculo3|Add3~13_sumout  & (!\spriteObstaculo3|Add2~5_sumout  & ((!\spriteObstaculo3|Add3~9_sumout ) # (\spriteObstaculo3|Add2~1_sumout )))) # 
// (\spriteObstaculo3|Add3~13_sumout  & (((\spriteObstaculo3|Add3~9_sumout  & \spriteObstaculo3|Add2~5_sumout )))) ) ) )

	.dataa(!\spriteObstaculo3|Add2~1_sumout ),
	.datab(!\spriteObstaculo3|Add3~9_sumout ),
	.datac(!\spriteObstaculo3|Add3~13_sumout ),
	.datad(!\spriteObstaculo3|Add2~5_sumout ),
	.datae(!\spriteObstaculo3|Add3~5_sumout ),
	.dataf(!\spriteObstaculo3|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~1 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~1 .lut_mask = 64'hD00300FF1F50F400;
defparam \spriteObstaculo3|bmap~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N24
cyclonev_lcell_comb \spriteObstaculo3|bmap~2 (
// Equation(s):
// \spriteObstaculo3|bmap~2_combout  = ( \spriteObstaculo3|Add3~13_sumout  & ( \spriteObstaculo3|Add3~1_sumout  & ( (!\spriteObstaculo3|Add3~5_sumout  & (!\spriteObstaculo3|Add3~9_sumout  & (\spriteObstaculo3|Add2~1_sumout  & !\spriteObstaculo3|Add2~5_sumout 
// ))) # (\spriteObstaculo3|Add3~5_sumout  & (((\spriteObstaculo3|Add2~5_sumout )))) ) ) ) # ( !\spriteObstaculo3|Add3~13_sumout  & ( \spriteObstaculo3|Add3~1_sumout  & ( (!\spriteObstaculo3|Add3~9_sumout  & (\spriteObstaculo3|Add2~5_sumout  & 
// ((!\spriteObstaculo3|Add3~5_sumout ) # (\spriteObstaculo3|Add2~1_sumout )))) # (\spriteObstaculo3|Add3~9_sumout  & (!\spriteObstaculo3|Add2~5_sumout  $ (((!\spriteObstaculo3|Add2~1_sumout ) # (\spriteObstaculo3|Add3~5_sumout ))))) ) ) ) # ( 
// \spriteObstaculo3|Add3~13_sumout  & ( !\spriteObstaculo3|Add3~1_sumout  & ( (!\spriteObstaculo3|Add2~5_sumout  & ((\spriteObstaculo3|Add3~5_sumout ) # (\spriteObstaculo3|Add3~9_sumout ))) ) ) ) # ( !\spriteObstaculo3|Add3~13_sumout  & ( 
// !\spriteObstaculo3|Add3~1_sumout  & ( (\spriteObstaculo3|Add3~5_sumout  & !\spriteObstaculo3|Add2~5_sumout ) ) ) )

	.dataa(!\spriteObstaculo3|Add3~9_sumout ),
	.datab(!\spriteObstaculo3|Add3~5_sumout ),
	.datac(!\spriteObstaculo3|Add2~1_sumout ),
	.datad(!\spriteObstaculo3|Add2~5_sumout ),
	.datae(!\spriteObstaculo3|Add3~13_sumout ),
	.dataf(!\spriteObstaculo3|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~2 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~2 .lut_mask = 64'h3300770004DB0833;
defparam \spriteObstaculo3|bmap~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N45
cyclonev_lcell_comb \spriteObstaculo3|bmap~0 (
// Equation(s):
// \spriteObstaculo3|bmap~0_combout  = ( \spriteObstaculo3|Add3~5_sumout  & ( \spriteObstaculo3|Add3~1_sumout  & ( (\spriteObstaculo3|Add2~1_sumout  & (\spriteObstaculo3|Add2~5_sumout  & \spriteObstaculo3|Add3~13_sumout )) ) ) ) # ( 
// !\spriteObstaculo3|Add3~5_sumout  & ( \spriteObstaculo3|Add3~1_sumout  & ( (\spriteObstaculo3|Add2~5_sumout  & ((!\spriteObstaculo3|Add3~9_sumout ) # (!\spriteObstaculo3|Add3~13_sumout ))) ) ) ) # ( \spriteObstaculo3|Add3~5_sumout  & ( 
// !\spriteObstaculo3|Add3~1_sumout  & ( (!\spriteObstaculo3|Add2~5_sumout  & (((\spriteObstaculo3|Add3~13_sumout ) # (\spriteObstaculo3|Add3~9_sumout )) # (\spriteObstaculo3|Add2~1_sumout ))) ) ) ) # ( !\spriteObstaculo3|Add3~5_sumout  & ( 
// !\spriteObstaculo3|Add3~1_sumout  & ( (!\spriteObstaculo3|Add2~1_sumout  & (\spriteObstaculo3|Add2~5_sumout  & \spriteObstaculo3|Add3~13_sumout )) ) ) )

	.dataa(!\spriteObstaculo3|Add2~1_sumout ),
	.datab(!\spriteObstaculo3|Add3~9_sumout ),
	.datac(!\spriteObstaculo3|Add2~5_sumout ),
	.datad(!\spriteObstaculo3|Add3~13_sumout ),
	.datae(!\spriteObstaculo3|Add3~5_sumout ),
	.dataf(!\spriteObstaculo3|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~0 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~0 .lut_mask = 64'h000A70F00F0C0005;
defparam \spriteObstaculo3|bmap~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N30
cyclonev_lcell_comb \spriteObstaculo3|bmap~20 (
// Equation(s):
// \spriteObstaculo3|bmap~20_combout  = ( \spriteObstaculo3|Add2~1_sumout  & ( \spriteObstaculo3|Add3~1_sumout  & ( (\spriteObstaculo3|Add3~5_sumout  & \spriteObstaculo3|Add2~5_sumout ) ) ) ) # ( !\spriteObstaculo3|Add2~1_sumout  & ( 
// \spriteObstaculo3|Add3~1_sumout  & ( (\spriteObstaculo3|Add2~5_sumout  & (((\spriteObstaculo3|Add3~9_sumout  & \spriteObstaculo3|Add3~13_sumout )) # (\spriteObstaculo3|Add3~5_sumout ))) ) ) ) # ( \spriteObstaculo3|Add2~1_sumout  & ( 
// !\spriteObstaculo3|Add3~1_sumout  & ( (!\spriteObstaculo3|Add3~5_sumout  & (((\spriteObstaculo3|Add3~9_sumout  & \spriteObstaculo3|Add3~13_sumout )) # (\spriteObstaculo3|Add2~5_sumout ))) # (\spriteObstaculo3|Add3~5_sumout  & 
// ((!\spriteObstaculo3|Add2~5_sumout ) # ((!\spriteObstaculo3|Add3~9_sumout  & !\spriteObstaculo3|Add3~13_sumout )))) ) ) ) # ( !\spriteObstaculo3|Add2~1_sumout  & ( !\spriteObstaculo3|Add3~1_sumout  & ( (!\spriteObstaculo3|Add3~5_sumout  & 
// (((\spriteObstaculo3|Add3~9_sumout  & \spriteObstaculo3|Add3~13_sumout )) # (\spriteObstaculo3|Add2~5_sumout ))) # (\spriteObstaculo3|Add3~5_sumout  & (((!\spriteObstaculo3|Add2~5_sumout )))) ) ) )

	.dataa(!\spriteObstaculo3|Add3~5_sumout ),
	.datab(!\spriteObstaculo3|Add3~9_sumout ),
	.datac(!\spriteObstaculo3|Add3~13_sumout ),
	.datad(!\spriteObstaculo3|Add2~5_sumout ),
	.datae(!\spriteObstaculo3|Add2~1_sumout ),
	.dataf(!\spriteObstaculo3|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~20 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~20 .lut_mask = 64'h57AA57EA00570055;
defparam \spriteObstaculo3|bmap~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N36
cyclonev_lcell_comb \spriteObstaculo3|bmap~3 (
// Equation(s):
// \spriteObstaculo3|bmap~3_combout  = ( \spriteObstaculo3|bmap~0_combout  & ( \spriteObstaculo3|bmap~20_combout  & ( (!\spriteObstaculo3|Add2~9_sumout  & ((!\spriteObstaculo3|Add3~17_sumout ) # ((\spriteObstaculo3|bmap~1_combout )))) # 
// (\spriteObstaculo3|Add2~9_sumout  & (!\spriteObstaculo3|Add3~17_sumout  & ((\spriteObstaculo3|bmap~2_combout )))) ) ) ) # ( !\spriteObstaculo3|bmap~0_combout  & ( \spriteObstaculo3|bmap~20_combout  & ( (!\spriteObstaculo3|Add2~9_sumout  & 
// (\spriteObstaculo3|Add3~17_sumout  & (\spriteObstaculo3|bmap~1_combout ))) # (\spriteObstaculo3|Add2~9_sumout  & (!\spriteObstaculo3|Add3~17_sumout  & ((\spriteObstaculo3|bmap~2_combout )))) ) ) ) # ( \spriteObstaculo3|bmap~0_combout  & ( 
// !\spriteObstaculo3|bmap~20_combout  & ( (!\spriteObstaculo3|Add2~9_sumout  & ((!\spriteObstaculo3|Add3~17_sumout ) # ((\spriteObstaculo3|bmap~1_combout )))) # (\spriteObstaculo3|Add2~9_sumout  & (((\spriteObstaculo3|bmap~2_combout )) # 
// (\spriteObstaculo3|Add3~17_sumout ))) ) ) ) # ( !\spriteObstaculo3|bmap~0_combout  & ( !\spriteObstaculo3|bmap~20_combout  & ( (!\spriteObstaculo3|Add2~9_sumout  & (\spriteObstaculo3|Add3~17_sumout  & (\spriteObstaculo3|bmap~1_combout ))) # 
// (\spriteObstaculo3|Add2~9_sumout  & (((\spriteObstaculo3|bmap~2_combout )) # (\spriteObstaculo3|Add3~17_sumout ))) ) ) )

	.dataa(!\spriteObstaculo3|Add2~9_sumout ),
	.datab(!\spriteObstaculo3|Add3~17_sumout ),
	.datac(!\spriteObstaculo3|bmap~1_combout ),
	.datad(!\spriteObstaculo3|bmap~2_combout ),
	.datae(!\spriteObstaculo3|bmap~0_combout ),
	.dataf(!\spriteObstaculo3|bmap~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~3 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~3 .lut_mask = 64'h13579BDF02468ACE;
defparam \spriteObstaculo3|bmap~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N36
cyclonev_lcell_comb \spriteObstaculo3|bmap~9 (
// Equation(s):
// \spriteObstaculo3|bmap~9_combout  = ( !\spriteObstaculo3|Add3~5_sumout  & ( !\spriteObstaculo3|Add3~17_sumout  & ( (!\spriteObstaculo3|Add2~1_sumout  & (!\spriteObstaculo3|Add2~9_sumout  & (!\spriteObstaculo3|Add3~9_sumout  $ 
// (!\spriteObstaculo3|Add3~13_sumout )))) ) ) )

	.dataa(!\spriteObstaculo3|Add3~9_sumout ),
	.datab(!\spriteObstaculo3|Add3~13_sumout ),
	.datac(!\spriteObstaculo3|Add2~1_sumout ),
	.datad(!\spriteObstaculo3|Add2~9_sumout ),
	.datae(!\spriteObstaculo3|Add3~5_sumout ),
	.dataf(!\spriteObstaculo3|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~9 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~9 .lut_mask = 64'h6000000000000000;
defparam \spriteObstaculo3|bmap~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N48
cyclonev_lcell_comb \spriteObstaculo3|bmap~8 (
// Equation(s):
// \spriteObstaculo3|bmap~8_combout  = ( !\spriteObstaculo3|Add3~5_sumout  & ( (\spriteObstaculo3|Add2~1_sumout  & (!\spriteObstaculo3|Add3~17_sumout  & (\spriteObstaculo3|Add3~13_sumout  & \spriteObstaculo3|Add2~9_sumout ))) ) )

	.dataa(!\spriteObstaculo3|Add2~1_sumout ),
	.datab(!\spriteObstaculo3|Add3~17_sumout ),
	.datac(!\spriteObstaculo3|Add3~13_sumout ),
	.datad(!\spriteObstaculo3|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\spriteObstaculo3|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~8 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~8 .lut_mask = 64'h0004000400000000;
defparam \spriteObstaculo3|bmap~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N54
cyclonev_lcell_comb \spriteObstaculo3|bmap~18 (
// Equation(s):
// \spriteObstaculo3|bmap~18_combout  = ( \spriteObstaculo3|Add3~5_sumout  & ( \spriteObstaculo3|Add3~17_sumout  & ( (\spriteObstaculo3|Add3~9_sumout  & (\spriteObstaculo3|Add3~13_sumout  & (!\spriteObstaculo3|Add2~1_sumout  $ 
// (\spriteObstaculo3|Add2~9_sumout )))) ) ) ) # ( !\spriteObstaculo3|Add3~5_sumout  & ( \spriteObstaculo3|Add3~17_sumout  & ( (!\spriteObstaculo3|Add3~9_sumout  & (\spriteObstaculo3|Add3~13_sumout  & (!\spriteObstaculo3|Add2~1_sumout  $ 
// (\spriteObstaculo3|Add2~9_sumout )))) # (\spriteObstaculo3|Add3~9_sumout  & (!\spriteObstaculo3|Add3~13_sumout )) ) ) ) # ( !\spriteObstaculo3|Add3~5_sumout  & ( !\spriteObstaculo3|Add3~17_sumout  & ( (!\spriteObstaculo3|Add3~9_sumout  & 
// !\spriteObstaculo3|Add3~13_sumout ) ) ) )

	.dataa(!\spriteObstaculo3|Add3~9_sumout ),
	.datab(!\spriteObstaculo3|Add3~13_sumout ),
	.datac(!\spriteObstaculo3|Add2~1_sumout ),
	.datad(!\spriteObstaculo3|Add2~9_sumout ),
	.datae(!\spriteObstaculo3|Add3~5_sumout ),
	.dataf(!\spriteObstaculo3|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~18 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~18 .lut_mask = 64'h8888000064461001;
defparam \spriteObstaculo3|bmap~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N30
cyclonev_lcell_comb \spriteObstaculo3|bmap~17 (
// Equation(s):
// \spriteObstaculo3|bmap~17_combout  = ( \spriteObstaculo3|Add3~17_sumout  & ( \spriteObstaculo3|Add3~5_sumout  & ( (\spriteObstaculo3|Add2~9_sumout  & ((!\spriteObstaculo3|Add3~13_sumout ) # ((\spriteObstaculo3|Add2~1_sumout  & 
// !\spriteObstaculo3|Add3~9_sumout )))) ) ) ) # ( !\spriteObstaculo3|Add3~17_sumout  & ( \spriteObstaculo3|Add3~5_sumout  & ( (!\spriteObstaculo3|Add2~1_sumout  & (\spriteObstaculo3|Add3~13_sumout  & !\spriteObstaculo3|Add2~9_sumout )) ) ) ) # ( 
// \spriteObstaculo3|Add3~17_sumout  & ( !\spriteObstaculo3|Add3~5_sumout  & ( (!\spriteObstaculo3|Add2~1_sumout  & (!\spriteObstaculo3|Add3~13_sumout  & ((!\spriteObstaculo3|Add2~9_sumout )))) # (\spriteObstaculo3|Add2~1_sumout  & 
// (\spriteObstaculo3|Add3~13_sumout  & (\spriteObstaculo3|Add3~9_sumout  & \spriteObstaculo3|Add2~9_sumout ))) ) ) )

	.dataa(!\spriteObstaculo3|Add2~1_sumout ),
	.datab(!\spriteObstaculo3|Add3~13_sumout ),
	.datac(!\spriteObstaculo3|Add3~9_sumout ),
	.datad(!\spriteObstaculo3|Add2~9_sumout ),
	.datae(!\spriteObstaculo3|Add3~17_sumout ),
	.dataf(!\spriteObstaculo3|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~17 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~17 .lut_mask = 64'h00008801220000DC;
defparam \spriteObstaculo3|bmap~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N6
cyclonev_lcell_comb \spriteObstaculo3|bmap~10 (
// Equation(s):
// \spriteObstaculo3|bmap~10_combout  = ( \spriteObstaculo3|bmap~18_combout  & ( \spriteObstaculo3|bmap~17_combout  & ( (!\spriteObstaculo3|Add3~1_sumout  & (((\spriteObstaculo3|bmap~8_combout  & !\spriteObstaculo3|Add2~5_sumout )))) # 
// (\spriteObstaculo3|Add3~1_sumout  & (((\spriteObstaculo3|Add2~5_sumout )) # (\spriteObstaculo3|bmap~9_combout ))) ) ) ) # ( !\spriteObstaculo3|bmap~18_combout  & ( \spriteObstaculo3|bmap~17_combout  & ( ((!\spriteObstaculo3|Add3~1_sumout  & 
// ((\spriteObstaculo3|bmap~8_combout ))) # (\spriteObstaculo3|Add3~1_sumout  & (\spriteObstaculo3|bmap~9_combout ))) # (\spriteObstaculo3|Add2~5_sumout ) ) ) ) # ( \spriteObstaculo3|bmap~18_combout  & ( !\spriteObstaculo3|bmap~17_combout  & ( 
// (!\spriteObstaculo3|Add2~5_sumout  & ((!\spriteObstaculo3|Add3~1_sumout  & ((\spriteObstaculo3|bmap~8_combout ))) # (\spriteObstaculo3|Add3~1_sumout  & (\spriteObstaculo3|bmap~9_combout )))) ) ) ) # ( !\spriteObstaculo3|bmap~18_combout  & ( 
// !\spriteObstaculo3|bmap~17_combout  & ( (!\spriteObstaculo3|Add3~1_sumout  & (((\spriteObstaculo3|Add2~5_sumout ) # (\spriteObstaculo3|bmap~8_combout )))) # (\spriteObstaculo3|Add3~1_sumout  & (\spriteObstaculo3|bmap~9_combout  & 
// ((!\spriteObstaculo3|Add2~5_sumout )))) ) ) )

	.dataa(!\spriteObstaculo3|bmap~9_combout ),
	.datab(!\spriteObstaculo3|Add3~1_sumout ),
	.datac(!\spriteObstaculo3|bmap~8_combout ),
	.datad(!\spriteObstaculo3|Add2~5_sumout ),
	.datae(!\spriteObstaculo3|bmap~18_combout ),
	.dataf(!\spriteObstaculo3|bmap~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~10 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~10 .lut_mask = 64'h1DCC1D001DFF1D33;
defparam \spriteObstaculo3|bmap~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N15
cyclonev_lcell_comb \spriteObstaculo3|bmap~12 (
// Equation(s):
// \spriteObstaculo3|bmap~12_combout  = ( \spriteObstaculo3|Add3~5_sumout  & ( \spriteObstaculo3|Add3~17_sumout  & ( (!\spriteObstaculo3|Add3~13_sumout  & (!\spriteObstaculo3|Add2~9_sumout  & !\spriteObstaculo3|Add2~1_sumout )) ) ) ) # ( 
// \spriteObstaculo3|Add3~5_sumout  & ( !\spriteObstaculo3|Add3~17_sumout  & ( (!\spriteObstaculo3|Add2~9_sumout  & ((!\spriteObstaculo3|Add3~9_sumout ) # ((!\spriteObstaculo3|Add3~13_sumout ) # (!\spriteObstaculo3|Add2~1_sumout )))) ) ) ) # ( 
// !\spriteObstaculo3|Add3~5_sumout  & ( !\spriteObstaculo3|Add3~17_sumout  & ( (\spriteObstaculo3|Add3~13_sumout  & (!\spriteObstaculo3|Add2~9_sumout  & ((!\spriteObstaculo3|Add2~1_sumout ) # (\spriteObstaculo3|Add3~9_sumout )))) ) ) )

	.dataa(!\spriteObstaculo3|Add3~9_sumout ),
	.datab(!\spriteObstaculo3|Add3~13_sumout ),
	.datac(!\spriteObstaculo3|Add2~9_sumout ),
	.datad(!\spriteObstaculo3|Add2~1_sumout ),
	.datae(!\spriteObstaculo3|Add3~5_sumout ),
	.dataf(!\spriteObstaculo3|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~12 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~12 .lut_mask = 64'h3010F0E00000C000;
defparam \spriteObstaculo3|bmap~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N42
cyclonev_lcell_comb \spriteObstaculo3|bmap~14 (
// Equation(s):
// \spriteObstaculo3|bmap~14_combout  = ( \spriteObstaculo3|Add3~5_sumout  & ( \spriteObstaculo3|Add3~17_sumout  & ( (!\spriteObstaculo3|Add3~13_sumout ) # ((!\spriteObstaculo3|Add2~9_sumout ) # ((!\spriteObstaculo3|Add3~9_sumout  & 
// !\spriteObstaculo3|Add2~1_sumout ))) ) ) ) # ( !\spriteObstaculo3|Add3~5_sumout  & ( \spriteObstaculo3|Add3~17_sumout  & ( (\spriteObstaculo3|Add3~13_sumout  & ((!\spriteObstaculo3|Add2~9_sumout ) # ((\spriteObstaculo3|Add3~9_sumout  & 
// !\spriteObstaculo3|Add2~1_sumout )))) ) ) )

	.dataa(!\spriteObstaculo3|Add3~9_sumout ),
	.datab(!\spriteObstaculo3|Add3~13_sumout ),
	.datac(!\spriteObstaculo3|Add2~1_sumout ),
	.datad(!\spriteObstaculo3|Add2~9_sumout ),
	.datae(!\spriteObstaculo3|Add3~5_sumout ),
	.dataf(!\spriteObstaculo3|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~14 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~14 .lut_mask = 64'h000000003310FFEC;
defparam \spriteObstaculo3|bmap~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N48
cyclonev_lcell_comb \spriteObstaculo3|bmap~11 (
// Equation(s):
// \spriteObstaculo3|bmap~11_combout  = ( \spriteObstaculo3|Add3~5_sumout  & ( \spriteObstaculo3|Add3~17_sumout  & ( (!\spriteObstaculo3|Add3~9_sumout  & (!\spriteObstaculo3|Add3~13_sumout  & (!\spriteObstaculo3|Add2~1_sumout  & 
// !\spriteObstaculo3|Add2~9_sumout ))) ) ) ) # ( !\spriteObstaculo3|Add3~5_sumout  & ( \spriteObstaculo3|Add3~17_sumout  & ( (!\spriteObstaculo3|Add3~9_sumout ) # ((!\spriteObstaculo3|Add3~13_sumout ) # (!\spriteObstaculo3|Add2~9_sumout )) ) ) ) # ( 
// \spriteObstaculo3|Add3~5_sumout  & ( !\spriteObstaculo3|Add3~17_sumout  & ( ((\spriteObstaculo3|Add3~9_sumout  & (!\spriteObstaculo3|Add2~1_sumout  $ (\spriteObstaculo3|Add2~9_sumout )))) # (\spriteObstaculo3|Add3~13_sumout ) ) ) ) # ( 
// !\spriteObstaculo3|Add3~5_sumout  & ( !\spriteObstaculo3|Add3~17_sumout  & ( (!\spriteObstaculo3|Add3~9_sumout  & (!\spriteObstaculo3|Add3~13_sumout  & (!\spriteObstaculo3|Add2~1_sumout  $ (\spriteObstaculo3|Add2~9_sumout )))) ) ) )

	.dataa(!\spriteObstaculo3|Add3~9_sumout ),
	.datab(!\spriteObstaculo3|Add3~13_sumout ),
	.datac(!\spriteObstaculo3|Add2~1_sumout ),
	.datad(!\spriteObstaculo3|Add2~9_sumout ),
	.datae(!\spriteObstaculo3|Add3~5_sumout ),
	.dataf(!\spriteObstaculo3|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~11 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~11 .lut_mask = 64'h80087337FFEE8000;
defparam \spriteObstaculo3|bmap~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y23_N18
cyclonev_lcell_comb \spriteObstaculo3|bmap~13 (
// Equation(s):
// \spriteObstaculo3|bmap~13_combout  = ( !\spriteObstaculo3|Add3~5_sumout  & ( !\spriteObstaculo3|Add3~17_sumout  & ( (!\spriteObstaculo3|Add3~9_sumout  & ((!\spriteObstaculo3|Add3~13_sumout ) # ((\spriteObstaculo3|Add2~9_sumout )))) # 
// (\spriteObstaculo3|Add3~9_sumout  & (!\spriteObstaculo3|Add3~13_sumout  & ((\spriteObstaculo3|Add2~9_sumout ) # (\spriteObstaculo3|Add2~1_sumout )))) ) ) )

	.dataa(!\spriteObstaculo3|Add3~9_sumout ),
	.datab(!\spriteObstaculo3|Add3~13_sumout ),
	.datac(!\spriteObstaculo3|Add2~1_sumout ),
	.datad(!\spriteObstaculo3|Add2~9_sumout ),
	.datae(!\spriteObstaculo3|Add3~5_sumout ),
	.dataf(!\spriteObstaculo3|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~13 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~13 .lut_mask = 64'h8CEE000000000000;
defparam \spriteObstaculo3|bmap~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N24
cyclonev_lcell_comb \spriteObstaculo3|bmap~15 (
// Equation(s):
// \spriteObstaculo3|bmap~15_combout  = ( \spriteObstaculo3|bmap~11_combout  & ( \spriteObstaculo3|bmap~13_combout  & ( (!\spriteObstaculo3|Add3~1_sumout  & (\spriteObstaculo3|bmap~12_combout  & (\spriteObstaculo3|Add2~5_sumout ))) # 
// (\spriteObstaculo3|Add3~1_sumout  & (((!\spriteObstaculo3|Add2~5_sumout ) # (\spriteObstaculo3|bmap~14_combout )))) ) ) ) # ( !\spriteObstaculo3|bmap~11_combout  & ( \spriteObstaculo3|bmap~13_combout  & ( (!\spriteObstaculo3|Add2~5_sumout ) # 
// ((!\spriteObstaculo3|Add3~1_sumout  & (\spriteObstaculo3|bmap~12_combout )) # (\spriteObstaculo3|Add3~1_sumout  & ((\spriteObstaculo3|bmap~14_combout )))) ) ) ) # ( \spriteObstaculo3|bmap~11_combout  & ( !\spriteObstaculo3|bmap~13_combout  & ( 
// (\spriteObstaculo3|Add2~5_sumout  & ((!\spriteObstaculo3|Add3~1_sumout  & (\spriteObstaculo3|bmap~12_combout )) # (\spriteObstaculo3|Add3~1_sumout  & ((\spriteObstaculo3|bmap~14_combout ))))) ) ) ) # ( !\spriteObstaculo3|bmap~11_combout  & ( 
// !\spriteObstaculo3|bmap~13_combout  & ( (!\spriteObstaculo3|Add3~1_sumout  & (((!\spriteObstaculo3|Add2~5_sumout )) # (\spriteObstaculo3|bmap~12_combout ))) # (\spriteObstaculo3|Add3~1_sumout  & (((\spriteObstaculo3|Add2~5_sumout  & 
// \spriteObstaculo3|bmap~14_combout )))) ) ) )

	.dataa(!\spriteObstaculo3|Add3~1_sumout ),
	.datab(!\spriteObstaculo3|bmap~12_combout ),
	.datac(!\spriteObstaculo3|Add2~5_sumout ),
	.datad(!\spriteObstaculo3|bmap~14_combout ),
	.datae(!\spriteObstaculo3|bmap~11_combout ),
	.dataf(!\spriteObstaculo3|bmap~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~15 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~15 .lut_mask = 64'hA2A70207F2F75257;
defparam \spriteObstaculo3|bmap~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N18
cyclonev_lcell_comb \spriteObstaculo3|bmap~16 (
// Equation(s):
// \spriteObstaculo3|bmap~16_combout  = ( \spriteObstaculo3|bmap~10_combout  & ( \spriteObstaculo3|bmap~15_combout  & ( ((!\spriteObstaculo3|Add2~13_sumout  & ((\spriteObstaculo3|bmap~3_combout ))) # (\spriteObstaculo3|Add2~13_sumout  & 
// (\spriteObstaculo3|bmap~7_combout ))) # (\spriteObstaculo3|Add2~17_sumout ) ) ) ) # ( !\spriteObstaculo3|bmap~10_combout  & ( \spriteObstaculo3|bmap~15_combout  & ( (!\spriteObstaculo3|Add2~17_sumout  & ((!\spriteObstaculo3|Add2~13_sumout  & 
// ((\spriteObstaculo3|bmap~3_combout ))) # (\spriteObstaculo3|Add2~13_sumout  & (\spriteObstaculo3|bmap~7_combout )))) # (\spriteObstaculo3|Add2~17_sumout  & (((\spriteObstaculo3|Add2~13_sumout )))) ) ) ) # ( \spriteObstaculo3|bmap~10_combout  & ( 
// !\spriteObstaculo3|bmap~15_combout  & ( (!\spriteObstaculo3|Add2~17_sumout  & ((!\spriteObstaculo3|Add2~13_sumout  & ((\spriteObstaculo3|bmap~3_combout ))) # (\spriteObstaculo3|Add2~13_sumout  & (\spriteObstaculo3|bmap~7_combout )))) # 
// (\spriteObstaculo3|Add2~17_sumout  & (((!\spriteObstaculo3|Add2~13_sumout )))) ) ) ) # ( !\spriteObstaculo3|bmap~10_combout  & ( !\spriteObstaculo3|bmap~15_combout  & ( (!\spriteObstaculo3|Add2~17_sumout  & ((!\spriteObstaculo3|Add2~13_sumout  & 
// ((\spriteObstaculo3|bmap~3_combout ))) # (\spriteObstaculo3|Add2~13_sumout  & (\spriteObstaculo3|bmap~7_combout )))) ) ) )

	.dataa(!\spriteObstaculo3|bmap~7_combout ),
	.datab(!\spriteObstaculo3|Add2~17_sumout ),
	.datac(!\spriteObstaculo3|bmap~3_combout ),
	.datad(!\spriteObstaculo3|Add2~13_sumout ),
	.datae(!\spriteObstaculo3|bmap~10_combout ),
	.dataf(!\spriteObstaculo3|bmap~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteObstaculo3|bmap~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteObstaculo3|bmap~16 .extended_lut = "off";
defparam \spriteObstaculo3|bmap~16 .lut_mask = 64'h0C443F440C773F77;
defparam \spriteObstaculo3|bmap~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N48
cyclonev_lcell_comb \red~7 (
// Equation(s):
// \red~7_combout  = ( !\spriteObstaculo3|LessThan1~3_combout  & ( \spriteObstaculo3|bmap~16_combout  & ( (\red~4_combout  & (\spriteObstaculo3|LessThan3~3_combout  & (!\red~5_combout  & !\red~6_combout ))) ) ) )

	.dataa(!\red~4_combout ),
	.datab(!\spriteObstaculo3|LessThan3~3_combout ),
	.datac(!\red~5_combout ),
	.datad(!\red~6_combout ),
	.datae(!\spriteObstaculo3|LessThan1~3_combout ),
	.dataf(!\spriteObstaculo3|bmap~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~7 .extended_lut = "off";
defparam \red~7 .lut_mask = 64'h0000000010000000;
defparam \red~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N0
cyclonev_lcell_comb \spriteGameOver|Add2~1 (
// Equation(s):
// \spriteGameOver|Add2~1_sumout  = SUM(( \vga|Add2~29_sumout  ) + ( !VCC ) + ( !VCC ))
// \spriteGameOver|Add2~2  = CARRY(( \vga|Add2~29_sumout  ) + ( !VCC ) + ( !VCC ))
// \spriteGameOver|Add2~3  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|Add2~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\spriteGameOver|Add2~1_sumout ),
	.cout(\spriteGameOver|Add2~2 ),
	.shareout(\spriteGameOver|Add2~3 ));
// synopsys translate_off
defparam \spriteGameOver|Add2~1 .extended_lut = "off";
defparam \spriteGameOver|Add2~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \spriteGameOver|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N3
cyclonev_lcell_comb \spriteGameOver|Add2~9 (
// Equation(s):
// \spriteGameOver|Add2~9_sumout  = SUM(( !\vga|Add2~37_sumout  ) + ( \spriteGameOver|Add2~3  ) + ( \spriteGameOver|Add2~2  ))
// \spriteGameOver|Add2~10  = CARRY(( !\vga|Add2~37_sumout  ) + ( \spriteGameOver|Add2~3  ) + ( \spriteGameOver|Add2~2  ))
// \spriteGameOver|Add2~11  = SHARE(\vga|Add2~37_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|Add2~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteGameOver|Add2~2 ),
	.sharein(\spriteGameOver|Add2~3 ),
	.combout(),
	.sumout(\spriteGameOver|Add2~9_sumout ),
	.cout(\spriteGameOver|Add2~10 ),
	.shareout(\spriteGameOver|Add2~11 ));
// synopsys translate_off
defparam \spriteGameOver|Add2~9 .extended_lut = "off";
defparam \spriteGameOver|Add2~9 .lut_mask = 64'h000000FF0000FF00;
defparam \spriteGameOver|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N6
cyclonev_lcell_comb \spriteGameOver|Add2~13 (
// Equation(s):
// \spriteGameOver|Add2~13_sumout  = SUM(( !\vga|Add2~33_sumout  ) + ( \spriteGameOver|Add2~11  ) + ( \spriteGameOver|Add2~10  ))
// \spriteGameOver|Add2~14  = CARRY(( !\vga|Add2~33_sumout  ) + ( \spriteGameOver|Add2~11  ) + ( \spriteGameOver|Add2~10  ))
// \spriteGameOver|Add2~15  = SHARE(\vga|Add2~33_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add2~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteGameOver|Add2~10 ),
	.sharein(\spriteGameOver|Add2~11 ),
	.combout(),
	.sumout(\spriteGameOver|Add2~13_sumout ),
	.cout(\spriteGameOver|Add2~14 ),
	.shareout(\spriteGameOver|Add2~15 ));
// synopsys translate_off
defparam \spriteGameOver|Add2~13 .extended_lut = "off";
defparam \spriteGameOver|Add2~13 .lut_mask = 64'h00000F0F0000F0F0;
defparam \spriteGameOver|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N9
cyclonev_lcell_comb \spriteGameOver|Add2~25 (
// Equation(s):
// \spriteGameOver|Add2~25_sumout  = SUM(( !\vga|Add2~25_sumout  ) + ( \spriteGameOver|Add2~15  ) + ( \spriteGameOver|Add2~14  ))
// \spriteGameOver|Add2~26  = CARRY(( !\vga|Add2~25_sumout  ) + ( \spriteGameOver|Add2~15  ) + ( \spriteGameOver|Add2~14  ))
// \spriteGameOver|Add2~27  = SHARE(\vga|Add2~25_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|Add2~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteGameOver|Add2~14 ),
	.sharein(\spriteGameOver|Add2~15 ),
	.combout(),
	.sumout(\spriteGameOver|Add2~25_sumout ),
	.cout(\spriteGameOver|Add2~26 ),
	.shareout(\spriteGameOver|Add2~27 ));
// synopsys translate_off
defparam \spriteGameOver|Add2~25 .extended_lut = "off";
defparam \spriteGameOver|Add2~25 .lut_mask = 64'h000000FF0000FF00;
defparam \spriteGameOver|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N12
cyclonev_lcell_comb \spriteGameOver|Add2~29 (
// Equation(s):
// \spriteGameOver|Add2~29_sumout  = SUM(( !\vga|Add2~21_sumout  ) + ( \spriteGameOver|Add2~27  ) + ( \spriteGameOver|Add2~26  ))
// \spriteGameOver|Add2~30  = CARRY(( !\vga|Add2~21_sumout  ) + ( \spriteGameOver|Add2~27  ) + ( \spriteGameOver|Add2~26  ))
// \spriteGameOver|Add2~31  = SHARE(\vga|Add2~21_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteGameOver|Add2~26 ),
	.sharein(\spriteGameOver|Add2~27 ),
	.combout(),
	.sumout(\spriteGameOver|Add2~29_sumout ),
	.cout(\spriteGameOver|Add2~30 ),
	.shareout(\spriteGameOver|Add2~31 ));
// synopsys translate_off
defparam \spriteGameOver|Add2~29 .extended_lut = "off";
defparam \spriteGameOver|Add2~29 .lut_mask = 64'h00000F0F0000F0F0;
defparam \spriteGameOver|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N15
cyclonev_lcell_comb \spriteGameOver|Add2~21 (
// Equation(s):
// \spriteGameOver|Add2~21_sumout  = SUM(( !\vga|Add2~17_sumout  ) + ( \spriteGameOver|Add2~31  ) + ( \spriteGameOver|Add2~30  ))
// \spriteGameOver|Add2~22  = CARRY(( !\vga|Add2~17_sumout  ) + ( \spriteGameOver|Add2~31  ) + ( \spriteGameOver|Add2~30  ))
// \spriteGameOver|Add2~23  = SHARE(\vga|Add2~17_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|Add2~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteGameOver|Add2~30 ),
	.sharein(\spriteGameOver|Add2~31 ),
	.combout(),
	.sumout(\spriteGameOver|Add2~21_sumout ),
	.cout(\spriteGameOver|Add2~22 ),
	.shareout(\spriteGameOver|Add2~23 ));
// synopsys translate_off
defparam \spriteGameOver|Add2~21 .extended_lut = "off";
defparam \spriteGameOver|Add2~21 .lut_mask = 64'h000000FF0000FF00;
defparam \spriteGameOver|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N18
cyclonev_lcell_comb \spriteGameOver|Add2~5 (
// Equation(s):
// \spriteGameOver|Add2~5_sumout  = SUM(( \vga|Add2~5_sumout  ) + ( \spriteGameOver|Add2~23  ) + ( \spriteGameOver|Add2~22  ))
// \spriteGameOver|Add2~6  = CARRY(( \vga|Add2~5_sumout  ) + ( \spriteGameOver|Add2~23  ) + ( \spriteGameOver|Add2~22  ))
// \spriteGameOver|Add2~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteGameOver|Add2~22 ),
	.sharein(\spriteGameOver|Add2~23 ),
	.combout(),
	.sumout(\spriteGameOver|Add2~5_sumout ),
	.cout(\spriteGameOver|Add2~6 ),
	.shareout(\spriteGameOver|Add2~7 ));
// synopsys translate_off
defparam \spriteGameOver|Add2~5 .extended_lut = "off";
defparam \spriteGameOver|Add2~5 .lut_mask = 64'h0000000000000F0F;
defparam \spriteGameOver|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N21
cyclonev_lcell_comb \spriteGameOver|Add2~17 (
// Equation(s):
// \spriteGameOver|Add2~17_sumout  = SUM(( \vga|Add2~9_sumout  ) + ( \spriteGameOver|Add2~7  ) + ( \spriteGameOver|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|Add2~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\spriteGameOver|Add2~6 ),
	.sharein(\spriteGameOver|Add2~7 ),
	.combout(),
	.sumout(\spriteGameOver|Add2~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|Add2~17 .extended_lut = "off";
defparam \spriteGameOver|Add2~17 .lut_mask = 64'h00000000000000FF;
defparam \spriteGameOver|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N27
cyclonev_lcell_comb \spriteGameOver|bmap~6 (
// Equation(s):
// \spriteGameOver|bmap~6_combout  = ( \spriteGameOver|Add2~5_sumout  & ( (!\spriteGameOver|Add2~13_sumout  & (\vga|Add3~33_sumout  & !\spriteGameOver|Add2~17_sumout )) ) ) # ( !\spriteGameOver|Add2~5_sumout  & ( (\spriteGameOver|Add2~13_sumout  & 
// \spriteGameOver|Add2~17_sumout ) ) )

	.dataa(!\spriteGameOver|Add2~13_sumout ),
	.datab(!\vga|Add3~33_sumout ),
	.datac(gnd),
	.datad(!\spriteGameOver|Add2~17_sumout ),
	.datae(gnd),
	.dataf(!\spriteGameOver|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~6 .extended_lut = "off";
defparam \spriteGameOver|bmap~6 .lut_mask = 64'h0055005522002200;
defparam \spriteGameOver|bmap~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N24
cyclonev_lcell_comb \spriteGameOver|bmap~4 (
// Equation(s):
// \spriteGameOver|bmap~4_combout  = ( \spriteGameOver|Add2~5_sumout  & ( (!\spriteGameOver|Add2~13_sumout  & !\spriteGameOver|Add2~17_sumout ) ) ) # ( !\spriteGameOver|Add2~5_sumout  & ( (!\spriteGameOver|Add2~17_sumout ) # (\spriteGameOver|Add2~13_sumout ) 
// ) )

	.dataa(!\spriteGameOver|Add2~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\spriteGameOver|Add2~17_sumout ),
	.datae(gnd),
	.dataf(!\spriteGameOver|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~4 .extended_lut = "off";
defparam \spriteGameOver|bmap~4 .lut_mask = 64'hFF55FF55AA00AA00;
defparam \spriteGameOver|bmap~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N45
cyclonev_lcell_comb \spriteGameOver|bmap~5 (
// Equation(s):
// \spriteGameOver|bmap~5_combout  = ( \spriteGameOver|Add2~13_sumout  & ( (\spriteGameOver|Add2~5_sumout  & ((\spriteGameOver|Add2~17_sumout ) # (\spriteGameOver|Add2~9_sumout ))) ) ) # ( !\spriteGameOver|Add2~13_sumout  & ( (\spriteGameOver|Add2~5_sumout  
// & !\spriteGameOver|Add2~17_sumout ) ) )

	.dataa(!\spriteGameOver|Add2~9_sumout ),
	.datab(gnd),
	.datac(!\spriteGameOver|Add2~5_sumout ),
	.datad(!\spriteGameOver|Add2~17_sumout ),
	.datae(gnd),
	.dataf(!\spriteGameOver|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~5 .extended_lut = "off";
defparam \spriteGameOver|bmap~5 .lut_mask = 64'h0F000F00050F050F;
defparam \spriteGameOver|bmap~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N6
cyclonev_lcell_comb \spriteGameOver|bmap~51 (
// Equation(s):
// \spriteGameOver|bmap~51_combout  = ( \spriteGameOver|Add2~17_sumout  & ( \spriteGameOver|Add2~5_sumout  & ( (!\vga|Add3~33_sumout  & (((\spriteGameOver|Add2~13_sumout )))) # (\vga|Add3~33_sumout  & ((!\vga|Add3~37_sumout  & (\spriteGameOver|Add2~13_sumout 
//  & \spriteGameOver|Add2~1_sumout )) # (\vga|Add3~37_sumout  & (!\spriteGameOver|Add2~13_sumout )))) ) ) ) # ( !\spriteGameOver|Add2~17_sumout  & ( !\spriteGameOver|Add2~5_sumout  ) )

	.dataa(!\vga|Add3~33_sumout ),
	.datab(!\vga|Add3~37_sumout ),
	.datac(!\spriteGameOver|Add2~13_sumout ),
	.datad(!\spriteGameOver|Add2~1_sumout ),
	.datae(!\spriteGameOver|Add2~17_sumout ),
	.dataf(!\spriteGameOver|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~51 .extended_lut = "off";
defparam \spriteGameOver|bmap~51 .lut_mask = 64'hFFFF000000001A1E;
defparam \spriteGameOver|bmap~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N42
cyclonev_lcell_comb \spriteGameOver|bmap~50 (
// Equation(s):
// \spriteGameOver|bmap~50_combout  = ( \spriteGameOver|Add2~17_sumout  & ( \spriteGameOver|Add2~5_sumout  & ( (!\vga|Add3~33_sumout  & ((!\vga|Add3~37_sumout  & (\spriteGameOver|Add2~13_sumout )) # (\vga|Add3~37_sumout  & (!\spriteGameOver|Add2~13_sumout  & 
// !\spriteGameOver|Add2~1_sumout )))) # (\vga|Add3~33_sumout  & (((!\spriteGameOver|Add2~13_sumout )))) ) ) ) # ( !\spriteGameOver|Add2~17_sumout  & ( \spriteGameOver|Add2~5_sumout  & ( \spriteGameOver|Add2~13_sumout  ) ) ) # ( 
// !\spriteGameOver|Add2~17_sumout  & ( !\spriteGameOver|Add2~5_sumout  ) )

	.dataa(!\vga|Add3~33_sumout ),
	.datab(!\vga|Add3~37_sumout ),
	.datac(!\spriteGameOver|Add2~13_sumout ),
	.datad(!\spriteGameOver|Add2~1_sumout ),
	.datae(!\spriteGameOver|Add2~17_sumout ),
	.dataf(!\spriteGameOver|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~50 .extended_lut = "off";
defparam \spriteGameOver|bmap~50 .lut_mask = 64'hFFFF00000F0F7858;
defparam \spriteGameOver|bmap~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N30
cyclonev_lcell_comb \spriteGameOver|bmap~52 (
// Equation(s):
// \spriteGameOver|bmap~52_combout  = ( !\spriteGameOver|bmap~51_combout  & ( \spriteGameOver|bmap~50_combout  & ( \spriteGameOver|Add2~9_sumout  ) ) ) # ( \spriteGameOver|bmap~51_combout  & ( !\spriteGameOver|bmap~50_combout  & ( 
// !\spriteGameOver|Add2~9_sumout  ) ) ) # ( !\spriteGameOver|bmap~51_combout  & ( !\spriteGameOver|bmap~50_combout  ) )

	.dataa(gnd),
	.datab(!\spriteGameOver|Add2~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\spriteGameOver|bmap~51_combout ),
	.dataf(!\spriteGameOver|bmap~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~52 .extended_lut = "off";
defparam \spriteGameOver|bmap~52 .lut_mask = 64'hFFFFCCCC33330000;
defparam \spriteGameOver|bmap~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N12
cyclonev_lcell_comb \spriteGameOver|bmap~7 (
// Equation(s):
// \spriteGameOver|bmap~7_combout  = ( \spriteGameOver|bmap~5_combout  & ( \spriteGameOver|bmap~52_combout  & ( (!\spriteGameOver|Add2~21_sumout ) # ((!\vga|Add3~1_sumout  & ((\spriteGameOver|bmap~4_combout ))) # (\vga|Add3~1_sumout  & 
// (\spriteGameOver|bmap~6_combout ))) ) ) ) # ( !\spriteGameOver|bmap~5_combout  & ( \spriteGameOver|bmap~52_combout  & ( (!\vga|Add3~1_sumout  & (((!\spriteGameOver|Add2~21_sumout ) # (\spriteGameOver|bmap~4_combout )))) # (\vga|Add3~1_sumout  & 
// (\spriteGameOver|bmap~6_combout  & ((\spriteGameOver|Add2~21_sumout )))) ) ) ) # ( \spriteGameOver|bmap~5_combout  & ( !\spriteGameOver|bmap~52_combout  & ( (!\vga|Add3~1_sumout  & (((\spriteGameOver|bmap~4_combout  & \spriteGameOver|Add2~21_sumout )))) # 
// (\vga|Add3~1_sumout  & (((!\spriteGameOver|Add2~21_sumout )) # (\spriteGameOver|bmap~6_combout ))) ) ) ) # ( !\spriteGameOver|bmap~5_combout  & ( !\spriteGameOver|bmap~52_combout  & ( (\spriteGameOver|Add2~21_sumout  & ((!\vga|Add3~1_sumout  & 
// ((\spriteGameOver|bmap~4_combout ))) # (\vga|Add3~1_sumout  & (\spriteGameOver|bmap~6_combout )))) ) ) )

	.dataa(!\vga|Add3~1_sumout ),
	.datab(!\spriteGameOver|bmap~6_combout ),
	.datac(!\spriteGameOver|bmap~4_combout ),
	.datad(!\spriteGameOver|Add2~21_sumout ),
	.datae(!\spriteGameOver|bmap~5_combout ),
	.dataf(!\spriteGameOver|bmap~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~7 .extended_lut = "off";
defparam \spriteGameOver|bmap~7 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \spriteGameOver|bmap~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N36
cyclonev_lcell_comb \spriteGameOver|bmap~13 (
// Equation(s):
// \spriteGameOver|bmap~13_combout  = ( \spriteGameOver|Add2~9_sumout  & ( \spriteGameOver|Add2~5_sumout  & ( \spriteGameOver|Add2~21_sumout  ) ) ) # ( !\spriteGameOver|Add2~9_sumout  & ( \spriteGameOver|Add2~5_sumout  & ( \spriteGameOver|Add2~21_sumout  ) ) 
// ) # ( \spriteGameOver|Add2~9_sumout  & ( !\spriteGameOver|Add2~5_sumout  & ( (!\spriteGameOver|Add2~21_sumout ) # ((!\vga|Add3~33_sumout  & ((!\vga|Add3~37_sumout ) # (!\spriteGameOver|Add2~1_sumout )))) ) ) ) # ( !\spriteGameOver|Add2~9_sumout  & ( 
// !\spriteGameOver|Add2~5_sumout  ) )

	.dataa(!\vga|Add3~37_sumout ),
	.datab(!\vga|Add3~33_sumout ),
	.datac(!\spriteGameOver|Add2~1_sumout ),
	.datad(!\spriteGameOver|Add2~21_sumout ),
	.datae(!\spriteGameOver|Add2~9_sumout ),
	.dataf(!\spriteGameOver|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~13 .extended_lut = "off";
defparam \spriteGameOver|bmap~13 .lut_mask = 64'hFFFFFFC800FF00FF;
defparam \spriteGameOver|bmap~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N48
cyclonev_lcell_comb \spriteGameOver|bmap~14 (
// Equation(s):
// \spriteGameOver|bmap~14_combout  = ( \spriteGameOver|Add2~21_sumout  & ( ((\spriteGameOver|Add2~9_sumout  & ((\vga|Add3~33_sumout ) # (\spriteGameOver|Add2~1_sumout )))) # (\spriteGameOver|Add2~5_sumout ) ) ) # ( !\spriteGameOver|Add2~21_sumout  & ( 
// \spriteGameOver|Add2~5_sumout  ) )

	.dataa(!\spriteGameOver|Add2~1_sumout ),
	.datab(!\vga|Add3~33_sumout ),
	.datac(!\spriteGameOver|Add2~5_sumout ),
	.datad(!\spriteGameOver|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\spriteGameOver|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~14 .extended_lut = "off";
defparam \spriteGameOver|bmap~14 .lut_mask = 64'h0F0F0F0F0F7F0F7F;
defparam \spriteGameOver|bmap~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N54
cyclonev_lcell_comb \spriteGameOver|bmap~38 (
// Equation(s):
// \spriteGameOver|bmap~38_combout  = ( !\spriteGameOver|Add2~17_sumout  & ( (!\spriteGameOver|Add2~5_sumout  & (((!\spriteGameOver|Add2~13_sumout  & (\spriteGameOver|Add2~21_sumout ))))) # (\spriteGameOver|Add2~5_sumout  & ((!\spriteGameOver|Add2~21_sumout  
// & (((!\spriteGameOver|Add2~13_sumout )))) # (\spriteGameOver|Add2~21_sumout  & (\vga|Add3~33_sumout )))) ) ) # ( \spriteGameOver|Add2~17_sumout  & ( ((!\spriteGameOver|Add2~13_sumout  & (!\spriteGameOver|bmap~13_combout )) # 
// (\spriteGameOver|Add2~13_sumout  & (((!\spriteGameOver|bmap~14_combout ))))) ) )

	.dataa(!\vga|Add3~33_sumout ),
	.datab(!\spriteGameOver|Add2~13_sumout ),
	.datac(!\spriteGameOver|bmap~13_combout ),
	.datad(!\spriteGameOver|Add2~21_sumout ),
	.datae(!\spriteGameOver|Add2~17_sumout ),
	.dataf(!\spriteGameOver|bmap~14_combout ),
	.datag(!\spriteGameOver|Add2~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~38 .extended_lut = "on";
defparam \spriteGameOver|bmap~38 .lut_mask = 64'h0CC5F3F30CC5C0C0;
defparam \spriteGameOver|bmap~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N48
cyclonev_lcell_comb \spriteGameOver|bmap~15 (
// Equation(s):
// \spriteGameOver|bmap~15_combout  = ( \spriteGameOver|Add2~1_sumout  & ( !\spriteGameOver|Add2~9_sumout  ) ) # ( !\spriteGameOver|Add2~1_sumout  & ( (!\vga|Add3~33_sumout ) # (!\spriteGameOver|Add2~9_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add3~33_sumout ),
	.datad(!\spriteGameOver|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\spriteGameOver|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~15 .extended_lut = "off";
defparam \spriteGameOver|bmap~15 .lut_mask = 64'hFFF0FFF0FF00FF00;
defparam \spriteGameOver|bmap~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N18
cyclonev_lcell_comb \spriteGameOver|bmap~34 (
// Equation(s):
// \spriteGameOver|bmap~34_combout  = ( !\vga|Add3~1_sumout  & ( (!\spriteGameOver|Add2~21_sumout  & ((!\spriteGameOver|Add2~5_sumout  & (\spriteGameOver|Add2~13_sumout  & ((\spriteGameOver|Add2~17_sumout )))) # (\spriteGameOver|Add2~5_sumout  & 
// (!\spriteGameOver|Add2~13_sumout )))) # (\spriteGameOver|Add2~21_sumout  & ((!\spriteGameOver|Add2~17_sumout ) # ((!\spriteGameOver|Add2~5_sumout  & (!\spriteGameOver|Add2~13_sumout  & \spriteGameOver|bmap~15_combout ))))) ) ) # ( \vga|Add3~1_sumout  & ( 
// (((\spriteGameOver|bmap~38_combout ))) ) )

	.dataa(!\spriteGameOver|Add2~5_sumout ),
	.datab(!\spriteGameOver|Add2~13_sumout ),
	.datac(!\spriteGameOver|bmap~38_combout ),
	.datad(!\spriteGameOver|Add2~17_sumout ),
	.datae(!\vga|Add3~1_sumout ),
	.dataf(!\spriteGameOver|Add2~21_sumout ),
	.datag(!\spriteGameOver|bmap~15_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~34 .extended_lut = "on";
defparam \spriteGameOver|bmap~34 .lut_mask = 64'h44660F0FFF080F0F;
defparam \spriteGameOver|bmap~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N24
cyclonev_lcell_comb \spriteGameOver|bmap~30 (
// Equation(s):
// \spriteGameOver|bmap~30_combout  = ( !\spriteGameOver|Add2~21_sumout  & ( (!\spriteGameOver|Add2~5_sumout  & ((((!\spriteGameOver|Add2~13_sumout  & \spriteGameOver|Add2~17_sumout ))))) # (\spriteGameOver|Add2~5_sumout  & (!\spriteGameOver|Add2~17_sumout  
// & (((!\spriteGameOver|Add2~9_sumout ) # (\spriteGameOver|Add2~13_sumout )) # (\vga|Add3~1_sumout )))) ) ) # ( \spriteGameOver|Add2~21_sumout  & ( (!\spriteGameOver|Add2~5_sumout  & ((!\spriteGameOver|Add2~17_sumout  & (((\spriteGameOver|Add2~13_sumout 
// )))) # (\spriteGameOver|Add2~17_sumout  & (((!\vga|Add3~33_sumout )) # (\vga|Add3~1_sumout ))))) ) )

	.dataa(!\spriteGameOver|Add2~5_sumout ),
	.datab(!\vga|Add3~1_sumout ),
	.datac(!\vga|Add3~33_sumout ),
	.datad(!\spriteGameOver|Add2~13_sumout ),
	.datae(!\spriteGameOver|Add2~21_sumout ),
	.dataf(!\spriteGameOver|Add2~17_sumout ),
	.datag(!\spriteGameOver|Add2~9_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~30 .extended_lut = "on";
defparam \spriteGameOver|bmap~30 .lut_mask = 64'h515500AAAA00A2A2;
defparam \spriteGameOver|bmap~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N36
cyclonev_lcell_comb \spriteGameOver|bmap~21 (
// Equation(s):
// \spriteGameOver|bmap~21_combout  = ( \spriteGameOver|Add2~21_sumout  & ( \spriteGameOver|Add2~17_sumout  & ( !\spriteGameOver|Add2~13_sumout  $ (((!\spriteGameOver|Add2~9_sumout  & (!\vga|Add3~33_sumout  & !\spriteGameOver|Add2~1_sumout )))) ) ) ) # ( 
// !\spriteGameOver|Add2~21_sumout  & ( \spriteGameOver|Add2~17_sumout  & ( \spriteGameOver|Add2~13_sumout  ) ) ) # ( \spriteGameOver|Add2~21_sumout  & ( !\spriteGameOver|Add2~17_sumout  & ( !\spriteGameOver|Add2~13_sumout  ) ) )

	.dataa(!\spriteGameOver|Add2~9_sumout ),
	.datab(!\vga|Add3~33_sumout ),
	.datac(!\spriteGameOver|Add2~1_sumout ),
	.datad(!\spriteGameOver|Add2~13_sumout ),
	.datae(!\spriteGameOver|Add2~21_sumout ),
	.dataf(!\spriteGameOver|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~21 .extended_lut = "off";
defparam \spriteGameOver|bmap~21 .lut_mask = 64'h0000FF0000FF7F80;
defparam \spriteGameOver|bmap~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N0
cyclonev_lcell_comb \spriteGameOver|bmap~22 (
// Equation(s):
// \spriteGameOver|bmap~22_combout  = ( !\spriteGameOver|Add2~5_sumout  & ( (!\vga|Add3~1_sumout  & (((\spriteGameOver|bmap~21_combout )))) # (\vga|Add3~1_sumout  & (((!\spriteGameOver|Add2~17_sumout  & (\spriteGameOver|Add2~21_sumout )) # 
// (\spriteGameOver|Add2~17_sumout  & ((\spriteGameOver|Add2~13_sumout )))))) ) ) # ( \spriteGameOver|Add2~5_sumout  & ( (!\spriteGameOver|Add2~21_sumout  & ((((!\spriteGameOver|Add2~13_sumout ) # (\spriteGameOver|Add2~17_sumout ))))) # 
// (\spriteGameOver|Add2~21_sumout  & (((!\spriteGameOver|Add2~17_sumout  & ((!\vga|Add3~33_sumout ) # (\vga|Add3~1_sumout )))))) ) )

	.dataa(!\spriteGameOver|Add2~21_sumout ),
	.datab(!\vga|Add3~1_sumout ),
	.datac(!\vga|Add3~33_sumout ),
	.datad(!\spriteGameOver|Add2~13_sumout ),
	.datae(!\spriteGameOver|Add2~5_sumout ),
	.dataf(!\spriteGameOver|Add2~17_sumout ),
	.datag(!\spriteGameOver|bmap~21_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~22 .extended_lut = "on";
defparam \spriteGameOver|bmap~22 .lut_mask = 64'h1D1DFB510C3FAAAA;
defparam \spriteGameOver|bmap~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N30
cyclonev_lcell_comb \spriteGameOver|bmap~18 (
// Equation(s):
// \spriteGameOver|bmap~18_combout  = ( !\spriteGameOver|Add2~17_sumout  & ( \spriteGameOver|Add2~5_sumout  & ( (!\spriteGameOver|Add2~13_sumout  & ((!\vga|Add3~33_sumout ) # (\vga|Add3~1_sumout ))) ) ) ) # ( \spriteGameOver|Add2~17_sumout  & ( 
// !\spriteGameOver|Add2~5_sumout  & ( \spriteGameOver|Add2~13_sumout  ) ) ) # ( !\spriteGameOver|Add2~17_sumout  & ( !\spriteGameOver|Add2~5_sumout  & ( (((!\vga|Add3~33_sumout  & \spriteGameOver|Add2~9_sumout )) # (\spriteGameOver|Add2~13_sumout )) # 
// (\vga|Add3~1_sumout ) ) ) )

	.dataa(!\vga|Add3~1_sumout ),
	.datab(!\vga|Add3~33_sumout ),
	.datac(!\spriteGameOver|Add2~9_sumout ),
	.datad(!\spriteGameOver|Add2~13_sumout ),
	.datae(!\spriteGameOver|Add2~17_sumout ),
	.dataf(!\spriteGameOver|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~18 .extended_lut = "off";
defparam \spriteGameOver|bmap~18 .lut_mask = 64'h5DFF00FFDD000000;
defparam \spriteGameOver|bmap~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N51
cyclonev_lcell_comb \spriteGameOver|bmap~16 (
// Equation(s):
// \spriteGameOver|bmap~16_combout  = ( \vga|Add3~37_sumout  & ( \vga|Add3~33_sumout  ) ) # ( !\vga|Add3~37_sumout  & ( (\vga|Add3~33_sumout  & ((\spriteGameOver|Add2~9_sumout ) # (\spriteGameOver|Add2~1_sumout ))) ) )

	.dataa(!\spriteGameOver|Add2~1_sumout ),
	.datab(gnd),
	.datac(!\vga|Add3~33_sumout ),
	.datad(!\spriteGameOver|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\vga|Add3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~16 .extended_lut = "off";
defparam \spriteGameOver|bmap~16 .lut_mask = 64'h050F050F0F0F0F0F;
defparam \spriteGameOver|bmap~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N42
cyclonev_lcell_comb \spriteGameOver|bmap~17 (
// Equation(s):
// \spriteGameOver|bmap~17_combout  = ( \spriteGameOver|bmap~16_combout  & ( (\spriteGameOver|Add2~13_sumout  & (!\vga|Add3~1_sumout  & ((!\spriteGameOver|Add2~9_sumout ) # (\spriteGameOver|Add2~17_sumout )))) ) ) # ( !\spriteGameOver|bmap~16_combout  & ( 
// (!\spriteGameOver|Add2~9_sumout  & (\spriteGameOver|Add2~13_sumout  & (!\vga|Add3~1_sumout  & !\spriteGameOver|Add2~17_sumout ))) ) )

	.dataa(!\spriteGameOver|Add2~9_sumout ),
	.datab(!\spriteGameOver|Add2~13_sumout ),
	.datac(!\vga|Add3~1_sumout ),
	.datad(!\spriteGameOver|Add2~17_sumout ),
	.datae(gnd),
	.dataf(!\spriteGameOver|bmap~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~17 .extended_lut = "off";
defparam \spriteGameOver|bmap~17 .lut_mask = 64'h2000200020302030;
defparam \spriteGameOver|bmap~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N24
cyclonev_lcell_comb \spriteGameOver|bmap~19 (
// Equation(s):
// \spriteGameOver|bmap~19_combout  = ( \spriteGameOver|bmap~17_combout  & ( \spriteGameOver|Add2~5_sumout  & ( (!\spriteGameOver|Add2~21_sumout  & (\vga|Add3~1_sumout  & ((\spriteGameOver|Add2~17_sumout )))) # (\spriteGameOver|Add2~21_sumout  & 
// (((\spriteGameOver|bmap~18_combout )))) ) ) ) # ( !\spriteGameOver|bmap~17_combout  & ( \spriteGameOver|Add2~5_sumout  & ( (!\spriteGameOver|Add2~21_sumout ) # (\spriteGameOver|bmap~18_combout ) ) ) ) # ( \spriteGameOver|bmap~17_combout  & ( 
// !\spriteGameOver|Add2~5_sumout  & ( (!\spriteGameOver|Add2~21_sumout  & (\vga|Add3~1_sumout  & ((\spriteGameOver|Add2~17_sumout )))) # (\spriteGameOver|Add2~21_sumout  & (((\spriteGameOver|bmap~18_combout )))) ) ) ) # ( !\spriteGameOver|bmap~17_combout  & 
// ( !\spriteGameOver|Add2~5_sumout  & ( (!\spriteGameOver|Add2~21_sumout  & (\vga|Add3~1_sumout  & ((\spriteGameOver|Add2~17_sumout )))) # (\spriteGameOver|Add2~21_sumout  & (((\spriteGameOver|bmap~18_combout )))) ) ) )

	.dataa(!\vga|Add3~1_sumout ),
	.datab(!\spriteGameOver|bmap~18_combout ),
	.datac(!\spriteGameOver|Add2~17_sumout ),
	.datad(!\spriteGameOver|Add2~21_sumout ),
	.datae(!\spriteGameOver|bmap~17_combout ),
	.dataf(!\spriteGameOver|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~19 .extended_lut = "off";
defparam \spriteGameOver|bmap~19 .lut_mask = 64'h05330533FF330533;
defparam \spriteGameOver|bmap~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N42
cyclonev_lcell_comb \spriteGameOver|bmap~20 (
// Equation(s):
// \spriteGameOver|bmap~20_combout  = ( \spriteGameOver|Add2~13_sumout  & ( (!\vga|Add3~1_sumout  & ((!\spriteGameOver|Add2~9_sumout ) # ((!\spriteGameOver|Add2~1_sumout ) # (\vga|Add3~33_sumout )))) ) ) # ( !\spriteGameOver|Add2~13_sumout  & ( 
// ((\spriteGameOver|Add2~9_sumout  & (!\vga|Add3~33_sumout  & \spriteGameOver|Add2~1_sumout ))) # (\vga|Add3~1_sumout ) ) )

	.dataa(!\spriteGameOver|Add2~9_sumout ),
	.datab(!\vga|Add3~1_sumout ),
	.datac(!\vga|Add3~33_sumout ),
	.datad(!\spriteGameOver|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\spriteGameOver|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~20 .extended_lut = "off";
defparam \spriteGameOver|bmap~20 .lut_mask = 64'h33733373CC8CCC8C;
defparam \spriteGameOver|bmap~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N12
cyclonev_lcell_comb \spriteGameOver|bmap~26 (
// Equation(s):
// \spriteGameOver|bmap~26_combout  = ( !\spriteGameOver|Add2~21_sumout  & ( (\spriteGameOver|Add2~5_sumout  & ((!\vga|Add3~33_sumout  & (((!\spriteGameOver|Add2~13_sumout ) # (!\spriteGameOver|Add2~17_sumout )))) # (\vga|Add3~33_sumout  & 
// (\vga|Add3~1_sumout  & ((!\spriteGameOver|Add2~13_sumout ) # (!\spriteGameOver|Add2~17_sumout )))))) ) ) # ( \spriteGameOver|Add2~21_sumout  & ( (!\spriteGameOver|Add2~5_sumout  & (((\spriteGameOver|bmap~20_combout  & ((\spriteGameOver|Add2~17_sumout 
// )))))) # (\spriteGameOver|Add2~5_sumout  & ((((\spriteGameOver|Add2~13_sumout  & !\spriteGameOver|Add2~17_sumout ))))) ) )

	.dataa(!\spriteGameOver|Add2~5_sumout ),
	.datab(!\vga|Add3~33_sumout ),
	.datac(!\spriteGameOver|bmap~20_combout ),
	.datad(!\spriteGameOver|Add2~13_sumout ),
	.datae(!\spriteGameOver|Add2~21_sumout ),
	.dataf(!\spriteGameOver|Add2~17_sumout ),
	.datag(!\vga|Add3~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~26 .extended_lut = "on";
defparam \spriteGameOver|bmap~26 .lut_mask = 64'h4545005545000A0A;
defparam \spriteGameOver|bmap~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N30
cyclonev_lcell_comb \spriteGameOver|bmap~9 (
// Equation(s):
// \spriteGameOver|bmap~9_combout  = ( !\spriteGameOver|Add2~25_sumout  & ( (!\vga|Add3~29_sumout  & (((!\spriteGameOver|Add2~29_sumout  & (\spriteGameOver|bmap~26_combout )) # (\spriteGameOver|Add2~29_sumout  & ((\spriteGameOver|bmap~19_combout )))))) # 
// (\vga|Add3~29_sumout  & ((((\spriteGameOver|Add2~29_sumout ))))) ) ) # ( \spriteGameOver|Add2~25_sumout  & ( (!\vga|Add3~29_sumout  & ((!\spriteGameOver|Add2~29_sumout  & (((\spriteGameOver|bmap~22_combout )))) # (\spriteGameOver|Add2~29_sumout  & 
// (\spriteGameOver|bmap~30_combout )))) # (\vga|Add3~29_sumout  & ((((\spriteGameOver|Add2~29_sumout ))))) ) )

	.dataa(!\vga|Add3~29_sumout ),
	.datab(!\spriteGameOver|bmap~30_combout ),
	.datac(!\spriteGameOver|bmap~22_combout ),
	.datad(!\spriteGameOver|Add2~29_sumout ),
	.datae(!\spriteGameOver|Add2~25_sumout ),
	.dataf(!\spriteGameOver|bmap~19_combout ),
	.datag(!\spriteGameOver|bmap~26_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~9 .extended_lut = "on";
defparam \spriteGameOver|bmap~9 .lut_mask = 64'h0A550A770AFF0A77;
defparam \spriteGameOver|bmap~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N6
cyclonev_lcell_comb \spriteGameOver|bmap~46 (
// Equation(s):
// \spriteGameOver|bmap~46_combout  = ( !\spriteGameOver|Add2~21_sumout  & ( (!\spriteGameOver|Add2~5_sumout  & ((((!\spriteGameOver|Add2~13_sumout  & \spriteGameOver|Add2~17_sumout ))))) # (\spriteGameOver|Add2~5_sumout  & (((!\spriteGameOver|Add2~17_sumout 
//  & ((!\spriteGameOver|Add2~9_sumout ) # (\spriteGameOver|Add2~13_sumout )))))) ) ) # ( \spriteGameOver|Add2~21_sumout  & ( (!\spriteGameOver|Add2~5_sumout  & ((!\spriteGameOver|Add2~17_sumout  & (((\spriteGameOver|Add2~13_sumout )))) # 
// (\spriteGameOver|Add2~17_sumout  & ((!\vga|Add3~1_sumout ) # ((\vga|Add3~33_sumout )))))) ) )

	.dataa(!\spriteGameOver|Add2~5_sumout ),
	.datab(!\vga|Add3~1_sumout ),
	.datac(!\vga|Add3~33_sumout ),
	.datad(!\spriteGameOver|Add2~13_sumout ),
	.datae(!\spriteGameOver|Add2~21_sumout ),
	.dataf(!\spriteGameOver|Add2~17_sumout ),
	.datag(!\spriteGameOver|Add2~9_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~46 .extended_lut = "on";
defparam \spriteGameOver|bmap~46 .lut_mask = 64'h505500AAAA008A8A;
defparam \spriteGameOver|bmap~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N45
cyclonev_lcell_comb \spriteGameOver|bmap~8 (
// Equation(s):
// \spriteGameOver|bmap~8_combout  = ( \spriteGameOver|Add2~13_sumout  & ( !\vga|Add3~1_sumout  $ (((!\spriteGameOver|Add2~9_sumout  & ((!\spriteGameOver|Add2~1_sumout ) # (\vga|Add3~33_sumout ))))) ) ) # ( !\spriteGameOver|Add2~13_sumout  & ( 
// (\vga|Add3~1_sumout  & (((!\vga|Add3~33_sumout  & \spriteGameOver|Add2~1_sumout )) # (\spriteGameOver|Add2~9_sumout ))) ) )

	.dataa(!\spriteGameOver|Add2~9_sumout ),
	.datab(!\vga|Add3~1_sumout ),
	.datac(!\vga|Add3~33_sumout ),
	.datad(!\spriteGameOver|Add2~1_sumout ),
	.datae(gnd),
	.dataf(!\spriteGameOver|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~8 .extended_lut = "off";
defparam \spriteGameOver|bmap~8 .lut_mask = 64'h1131113166C666C6;
defparam \spriteGameOver|bmap~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N54
cyclonev_lcell_comb \spriteGameOver|bmap~42 (
// Equation(s):
// \spriteGameOver|bmap~42_combout  = ( !\spriteGameOver|Add2~21_sumout  & ( (\spriteGameOver|Add2~5_sumout  & (!\spriteGameOver|Add2~13_sumout  & (\spriteGameOver|Add2~17_sumout  & ((!\vga|Add3~1_sumout ) # (\vga|Add3~33_sumout ))))) ) ) # ( 
// \spriteGameOver|Add2~21_sumout  & ( (!\spriteGameOver|Add2~5_sumout  & (((\spriteGameOver|bmap~8_combout  & ((\spriteGameOver|Add2~17_sumout )))))) # (\spriteGameOver|Add2~5_sumout  & ((((\spriteGameOver|Add2~13_sumout  & !\spriteGameOver|Add2~17_sumout 
// ))))) ) )

	.dataa(!\spriteGameOver|Add2~5_sumout ),
	.datab(!\vga|Add3~33_sumout ),
	.datac(!\spriteGameOver|bmap~8_combout ),
	.datad(!\spriteGameOver|Add2~13_sumout ),
	.datae(!\spriteGameOver|Add2~21_sumout ),
	.dataf(!\spriteGameOver|Add2~17_sumout ),
	.datag(!\vga|Add3~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~42 .extended_lut = "on";
defparam \spriteGameOver|bmap~42 .lut_mask = 64'h0000005551000A0A;
defparam \spriteGameOver|bmap~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N48
cyclonev_lcell_comb \spriteGameOver|bmap~0 (
// Equation(s):
// \spriteGameOver|bmap~0_combout  = ( !\spriteGameOver|Add2~25_sumout  & ( (!\vga|Add3~29_sumout  & ((((\spriteGameOver|bmap~9_combout ))))) # (\vga|Add3~29_sumout  & ((!\spriteGameOver|bmap~9_combout  & (((\spriteGameOver|bmap~42_combout )))) # 
// (\spriteGameOver|bmap~9_combout  & (\spriteGameOver|bmap~7_combout )))) ) ) # ( \spriteGameOver|Add2~25_sumout  & ( (!\vga|Add3~29_sumout  & ((((\spriteGameOver|bmap~9_combout ))))) # (\vga|Add3~29_sumout  & (((!\spriteGameOver|bmap~9_combout  & 
// (\spriteGameOver|bmap~34_combout )) # (\spriteGameOver|bmap~9_combout  & ((\spriteGameOver|bmap~46_combout )))))) ) )

	.dataa(!\vga|Add3~29_sumout ),
	.datab(!\spriteGameOver|bmap~7_combout ),
	.datac(!\spriteGameOver|bmap~34_combout ),
	.datad(!\spriteGameOver|bmap~9_combout ),
	.datae(!\spriteGameOver|Add2~25_sumout ),
	.dataf(!\spriteGameOver|bmap~46_combout ),
	.datag(!\spriteGameOver|bmap~42_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\spriteGameOver|bmap~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \spriteGameOver|bmap~0 .extended_lut = "on";
defparam \spriteGameOver|bmap~0 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \spriteGameOver|bmap~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y25_N30
cyclonev_lcell_comb \red~35 (
// Equation(s):
// \red~35_combout  = ( \red~7_combout  & ( \spriteGameOver|bmap~0_combout  ) ) # ( !\red~7_combout  & ( \spriteGameOver|bmap~0_combout  & ( (((\red~34_combout ) # (\red~23_combout )) # (\red~2_combout )) # (\red~12_combout ) ) ) ) # ( \red~7_combout  & ( 
// !\spriteGameOver|bmap~0_combout  ) ) # ( !\red~7_combout  & ( !\spriteGameOver|bmap~0_combout  & ( ((\red~34_combout ) # (\red~23_combout )) # (\red~12_combout ) ) ) )

	.dataa(!\red~12_combout ),
	.datab(!\red~2_combout ),
	.datac(!\red~23_combout ),
	.datad(!\red~34_combout ),
	.datae(!\red~7_combout ),
	.dataf(!\spriteGameOver|bmap~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~35 .extended_lut = "off";
defparam \red~35 .lut_mask = 64'h5FFFFFFF7FFFFFFF;
defparam \red~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N49
dffeas \blue[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\red~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(blue[0]),
	.prn(vcc));
// synopsys translate_off
defparam \blue[0] .is_wysiwyg = "true";
defparam \blue[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N18
cyclonev_lcell_comb \vga|VGA_R[0]~0 (
// Equation(s):
// \vga|VGA_R[0]~0_combout  = ( !\vga|LessThan0~0_combout  & ( \vga|y [4] & ( blue[0] ) ) ) # ( !\vga|LessThan0~0_combout  & ( !\vga|y [4] & ( (blue[0] & ((!\vga|LessThan3~1_combout ) # (!\vga|LessThan3~0_combout ))) ) ) )

	.dataa(!\vga|LessThan3~1_combout ),
	.datab(!blue[0]),
	.datac(!\vga|LessThan3~0_combout ),
	.datad(gnd),
	.datae(!\vga|LessThan0~0_combout ),
	.dataf(!\vga|y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGA_R[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGA_R[0]~0 .extended_lut = "off";
defparam \vga|VGA_R[0]~0 .lut_mask = 64'h3232000033330000;
defparam \vga|VGA_R[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N30
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( \vga|Add3~37_sumout  ) + ( \vga|Add3~29_sumout  ) + ( !VCC ))
// \Add3~26  = CARRY(( \vga|Add3~37_sumout  ) + ( \vga|Add3~29_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga|Add3~29_sumout ),
	.datac(gnd),
	.datad(!\vga|Add3~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N33
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( \vga|Add3~33_sumout  ) + ( \vga|Add3~1_sumout  ) + ( \Add3~26  ))
// \Add3~30  = CARRY(( \vga|Add3~33_sumout  ) + ( \vga|Add3~1_sumout  ) + ( \Add3~26  ))

	.dataa(!\vga|Add3~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|Add3~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N36
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( \vga|Add3~5_sumout  ) + ( \vga|Add3~29_sumout  ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( \vga|Add3~5_sumout  ) + ( \vga|Add3~29_sumout  ) + ( \Add3~30  ))

	.dataa(!\vga|Add3~5_sumout ),
	.datab(!\vga|Add3~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000CCCC00005555;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N39
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( \vga|Add3~9_sumout  ) + ( \vga|Add3~1_sumout  ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( \vga|Add3~9_sumout  ) + ( \vga|Add3~1_sumout  ) + ( \Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add3~1_sumout ),
	.datad(!\vga|Add3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N42
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( \vga|Add3~13_sumout  ) + ( \vga|Add3~5_sumout  ) + ( \Add3~38  ))
// \Add3~18  = CARRY(( \vga|Add3~13_sumout  ) + ( \vga|Add3~5_sumout  ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(!\vga|Add3~13_sumout ),
	.datac(!\vga|Add3~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N45
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( \vga|Add3~17_sumout  ) + ( \vga|Add3~9_sumout  ) + ( \Add3~18  ))
// \Add3~14  = CARRY(( \vga|Add3~17_sumout  ) + ( \vga|Add3~9_sumout  ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add3~9_sumout ),
	.datad(!\vga|Add3~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N48
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( \vga|Add3~25_sumout  ) + ( \vga|Add3~13_sumout  ) + ( \Add3~14  ))
// \Add3~10  = CARRY(( \vga|Add3~25_sumout  ) + ( \vga|Add3~13_sumout  ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add3~13_sumout ),
	.datad(!\vga|Add3~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N51
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( \vga|Add3~21_sumout  ) + ( \vga|Add3~17_sumout  ) + ( \Add3~10  ))
// \Add3~22  = CARRY(( \vga|Add3~21_sumout  ) + ( \vga|Add3~17_sumout  ) + ( \Add3~10  ))

	.dataa(!\vga|Add3~17_sumout ),
	.datab(gnd),
	.datac(!\vga|Add3~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N54
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( \vga|Add3~25_sumout  ) + ( GND ) + ( \Add3~22  ))
// \Add3~6  = CARRY(( \vga|Add3~25_sumout  ) + ( GND ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga|Add3~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N0
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( \vga|Add2~9_sumout  ) + ( \vga|Add3~37_sumout  ) + ( !VCC ))
// \Add4~26  = CARRY(( \vga|Add2~9_sumout  ) + ( \vga|Add3~37_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add3~37_sumout ),
	.datad(!\vga|Add2~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N3
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( \vga|Add3~33_sumout  ) + ( \vga|Add2~13_sumout  ) + ( \Add4~26  ))
// \Add4~30  = CARRY(( \vga|Add3~33_sumout  ) + ( \vga|Add2~13_sumout  ) + ( \Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add2~13_sumout ),
	.datad(!\vga|Add3~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N6
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( \Add3~25_sumout  ) + ( \vga|Add2~1_sumout  ) + ( \Add4~30  ))
// \Add4~34  = CARRY(( \Add3~25_sumout  ) + ( \vga|Add2~1_sumout  ) + ( \Add4~30  ))

	.dataa(!\vga|Add2~1_sumout ),
	.datab(gnd),
	.datac(!\Add3~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N9
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( \Add3~29_sumout  ) + ( GND ) + ( \Add4~34  ))
// \Add4~38  = CARRY(( \Add3~29_sumout  ) + ( GND ) + ( \Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N12
cyclonev_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( \Add3~33_sumout  ) + ( GND ) + ( \Add4~38  ))
// \Add4~42  = CARRY(( \Add3~33_sumout  ) + ( GND ) + ( \Add4~38  ))

	.dataa(gnd),
	.datab(!\Add3~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N15
cyclonev_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( \Add3~37_sumout  ) + ( GND ) + ( \Add4~42  ))
// \Add4~46  = CARRY(( \Add3~37_sumout  ) + ( GND ) + ( \Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add3~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N18
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( \Add3~17_sumout  ) + ( GND ) + ( \Add4~46  ))
// \Add4~18  = CARRY(( \Add3~17_sumout  ) + ( GND ) + ( \Add4~46  ))

	.dataa(gnd),
	.datab(!\Add3~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N21
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( \Add3~13_sumout  ) + ( GND ) + ( \Add4~18  ))
// \Add4~14  = CARRY(( \Add3~13_sumout  ) + ( GND ) + ( \Add4~18  ))

	.dataa(!\Add3~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N24
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( \Add3~9_sumout  ) + ( GND ) + ( \Add4~14  ))
// \Add4~10  = CARRY(( \Add3~9_sumout  ) + ( GND ) + ( \Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N27
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( \Add3~21_sumout  ) + ( GND ) + ( \Add4~10  ))
// \Add4~22  = CARRY(( \Add3~21_sumout  ) + ( GND ) + ( \Add4~10  ))

	.dataa(!\Add3~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N30
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( \Add3~5_sumout  ) + ( GND ) + ( \Add4~22  ))
// \Add4~6  = CARRY(( \Add3~5_sumout  ) + ( GND ) + ( \Add4~22  ))

	.dataa(gnd),
	.datab(!\Add3~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N32
dffeas \buffer|memoria_rtl_0|auto_generated|address_reg_b[4] (
	.clk(\vga|VGA_CLK~q ),
	.d(\Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N57
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( GND ) + ( \vga|Add3~21_sumout  ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga|Add3~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000F0F000000000;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N33
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( \Add3~1_sumout  ) + ( GND ) + ( \Add4~6  ))

	.dataa(!\Add3~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N35
dffeas \buffer|memoria_rtl_0|auto_generated|address_reg_b[5] (
	.clk(\vga|VGA_CLK~q ),
	.d(\Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[5] .is_wysiwyg = "true";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N26
dffeas \buffer|memoria_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\vga|VGA_CLK~q ),
	.d(\Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N23
dffeas \buffer|memoria_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\vga|VGA_CLK~q ),
	.d(\Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y22_N48
cyclonev_lcell_comb \camera|Equal6~3 (
// Equation(s):
// \camera|Equal6~3_combout  = ( !\camera|x~3_combout  & ( \camera|x~2_combout  & ( (!\camera|x~10_combout  & ((!\GPIO_0[10]~input_o  & (!\camera|x [8])) # (\GPIO_0[10]~input_o  & ((!\camera|x~11_combout ))))) ) ) )

	.dataa(!\camera|x [8]),
	.datab(!\camera|x~10_combout ),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(!\camera|x~11_combout ),
	.datae(!\camera|x~3_combout ),
	.dataf(!\camera|x~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Equal6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Equal6~3 .extended_lut = "off";
defparam \camera|Equal6~3 .lut_mask = 64'h000000008C800000;
defparam \camera|Equal6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N0
cyclonev_lcell_comb \camera|Add6~25 (
// Equation(s):
// \camera|Add6~25_sumout  = SUM(( \camera|y [0] ) + ( VCC ) + ( !VCC ))
// \camera|Add6~26  = CARRY(( \camera|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add6~25_sumout ),
	.cout(\camera|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add6~25 .extended_lut = "off";
defparam \camera|Add6~25 .lut_mask = 64'h0000000000000F0F;
defparam \camera|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N54
cyclonev_lcell_comb \camera|Selector22~0 (
// Equation(s):
// \camera|Selector22~0_combout  = ( \camera|y [0] & ( \camera|Add6~25_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [0] & ( \camera|Add6~25_sumout  & ( (\camera|Equal6~0_combout  & (\camera|Equal6~3_combout  & 
// \camera|state.COUNT~q )) ) ) ) # ( \camera|y [0] & ( !\camera|Add6~25_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal6~0_combout ) # (!\camera|Equal6~3_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|Equal6~0_combout ),
	.datac(!\camera|Equal6~3_combout ),
	.datad(!\camera|state.COUNT~q ),
	.datae(!\camera|y [0]),
	.dataf(!\camera|Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector22~0 .extended_lut = "off";
defparam \camera|Selector22~0 .lut_mask = 64'h0000AAFE0003AAFF;
defparam \camera|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N56
dffeas \camera|y[0] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[0] .is_wysiwyg = "true";
defparam \camera|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N3
cyclonev_lcell_comb \camera|Add6~29 (
// Equation(s):
// \camera|Add6~29_sumout  = SUM(( \camera|y [1] ) + ( GND ) + ( \camera|Add6~26  ))
// \camera|Add6~30  = CARRY(( \camera|y [1] ) + ( GND ) + ( \camera|Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add6~29_sumout ),
	.cout(\camera|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add6~29 .extended_lut = "off";
defparam \camera|Add6~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N39
cyclonev_lcell_comb \camera|Selector21~0 (
// Equation(s):
// \camera|Selector21~0_combout  = ( \camera|y [1] & ( \camera|Add6~29_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [1] & ( \camera|Add6~29_sumout  & ( (\camera|Equal6~0_combout  & (\camera|Equal6~3_combout  & 
// \camera|state.COUNT~q )) ) ) ) # ( \camera|y [1] & ( !\camera|Add6~29_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal6~0_combout ) # (!\camera|Equal6~3_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|Equal6~0_combout ),
	.datac(!\camera|Equal6~3_combout ),
	.datad(!\camera|state.COUNT~q ),
	.datae(!\camera|y [1]),
	.dataf(!\camera|Add6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector21~0 .extended_lut = "off";
defparam \camera|Selector21~0 .lut_mask = 64'h0000AAFE0003AAFF;
defparam \camera|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N41
dffeas \camera|y[1] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[1] .is_wysiwyg = "true";
defparam \camera|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N6
cyclonev_lcell_comb \camera|Add6~33 (
// Equation(s):
// \camera|Add6~33_sumout  = SUM(( \camera|y [2] ) + ( GND ) + ( \camera|Add6~30  ))
// \camera|Add6~34  = CARRY(( \camera|y [2] ) + ( GND ) + ( \camera|Add6~30  ))

	.dataa(gnd),
	.datab(!\camera|y [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add6~33_sumout ),
	.cout(\camera|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add6~33 .extended_lut = "off";
defparam \camera|Add6~33 .lut_mask = 64'h0000FFFF00003333;
defparam \camera|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N51
cyclonev_lcell_comb \camera|Selector20~0 (
// Equation(s):
// \camera|Selector20~0_combout  = ( \camera|y [2] & ( \camera|Add6~33_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [2] & ( \camera|Add6~33_sumout  & ( (\camera|Equal6~0_combout  & (\camera|Equal6~3_combout  & 
// \camera|state.COUNT~q )) ) ) ) # ( \camera|y [2] & ( !\camera|Add6~33_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal6~0_combout ) # (!\camera|Equal6~3_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|Equal6~0_combout ),
	.datac(!\camera|Equal6~3_combout ),
	.datad(!\camera|state.COUNT~q ),
	.datae(!\camera|y [2]),
	.dataf(!\camera|Add6~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector20~0 .extended_lut = "off";
defparam \camera|Selector20~0 .lut_mask = 64'h0000AAFE0003AAFF;
defparam \camera|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N53
dffeas \camera|y[2] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[2] .is_wysiwyg = "true";
defparam \camera|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N9
cyclonev_lcell_comb \camera|Add6~37 (
// Equation(s):
// \camera|Add6~37_sumout  = SUM(( \camera|y [3] ) + ( GND ) + ( \camera|Add6~34  ))
// \camera|Add6~38  = CARRY(( \camera|y [3] ) + ( GND ) + ( \camera|Add6~34  ))

	.dataa(!\camera|y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add6~37_sumout ),
	.cout(\camera|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add6~37 .extended_lut = "off";
defparam \camera|Add6~37 .lut_mask = 64'h0000FFFF00005555;
defparam \camera|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N57
cyclonev_lcell_comb \camera|Selector19~0 (
// Equation(s):
// \camera|Selector19~0_combout  = ( \camera|y [3] & ( \camera|Add6~37_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [3] & ( \camera|Add6~37_sumout  & ( (\camera|Equal6~0_combout  & (\camera|Equal6~3_combout  & 
// \camera|state.COUNT~q )) ) ) ) # ( \camera|y [3] & ( !\camera|Add6~37_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal6~0_combout ) # (!\camera|Equal6~3_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|Equal6~0_combout ),
	.datac(!\camera|Equal6~3_combout ),
	.datad(!\camera|state.COUNT~q ),
	.datae(!\camera|y [3]),
	.dataf(!\camera|Add6~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector19~0 .extended_lut = "off";
defparam \camera|Selector19~0 .lut_mask = 64'h0000AAFE0003AAFF;
defparam \camera|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N59
dffeas \camera|y[3] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[3] .is_wysiwyg = "true";
defparam \camera|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N12
cyclonev_lcell_comb \camera|Add6~13 (
// Equation(s):
// \camera|Add6~13_sumout  = SUM(( \camera|y [4] ) + ( GND ) + ( \camera|Add6~38  ))
// \camera|Add6~14  = CARRY(( \camera|y [4] ) + ( GND ) + ( \camera|Add6~38  ))

	.dataa(gnd),
	.datab(!\camera|y [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add6~13_sumout ),
	.cout(\camera|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add6~13 .extended_lut = "off";
defparam \camera|Add6~13 .lut_mask = 64'h0000FFFF00003333;
defparam \camera|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N54
cyclonev_lcell_comb \camera|Selector18~0 (
// Equation(s):
// \camera|Selector18~0_combout  = ( \camera|y [4] & ( \camera|Add6~13_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [4] & ( \camera|Add6~13_sumout  & ( (\camera|Equal6~0_combout  & (\camera|state.COUNT~q  & 
// \camera|Equal6~3_combout )) ) ) ) # ( \camera|y [4] & ( !\camera|Add6~13_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal6~0_combout ) # (!\camera|Equal6~3_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|Equal6~0_combout ),
	.datac(!\camera|state.COUNT~q ),
	.datad(!\camera|Equal6~3_combout ),
	.datae(!\camera|y [4]),
	.dataf(!\camera|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector18~0 .extended_lut = "off";
defparam \camera|Selector18~0 .lut_mask = 64'h0000AFAE0003AFAF;
defparam \camera|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N56
dffeas \camera|y[4] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[4] .is_wysiwyg = "true";
defparam \camera|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N15
cyclonev_lcell_comb \camera|Add6~5 (
// Equation(s):
// \camera|Add6~5_sumout  = SUM(( \camera|y [5] ) + ( GND ) + ( \camera|Add6~14  ))
// \camera|Add6~6  = CARRY(( \camera|y [5] ) + ( GND ) + ( \camera|Add6~14  ))

	.dataa(!\camera|y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add6~5_sumout ),
	.cout(\camera|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add6~5 .extended_lut = "off";
defparam \camera|Add6~5 .lut_mask = 64'h0000FFFF00005555;
defparam \camera|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N36
cyclonev_lcell_comb \camera|Selector17~0 (
// Equation(s):
// \camera|Selector17~0_combout  = ( \camera|y [5] & ( \camera|Add6~5_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [5] & ( \camera|Add6~5_sumout  & ( (\camera|Equal6~0_combout  & (\camera|state.COUNT~q  & 
// \camera|Equal6~3_combout )) ) ) ) # ( \camera|y [5] & ( !\camera|Add6~5_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal6~0_combout ) # (!\camera|Equal6~3_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|Equal6~0_combout ),
	.datac(!\camera|state.COUNT~q ),
	.datad(!\camera|Equal6~3_combout ),
	.datae(!\camera|y [5]),
	.dataf(!\camera|Add6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector17~0 .extended_lut = "off";
defparam \camera|Selector17~0 .lut_mask = 64'h0000AFAE0003AFAF;
defparam \camera|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N38
dffeas \camera|y[5] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[5] .is_wysiwyg = "true";
defparam \camera|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N18
cyclonev_lcell_comb \camera|Add6~9 (
// Equation(s):
// \camera|Add6~9_sumout  = SUM(( \camera|y [6] ) + ( GND ) + ( \camera|Add6~6  ))
// \camera|Add6~10  = CARRY(( \camera|y [6] ) + ( GND ) + ( \camera|Add6~6  ))

	.dataa(gnd),
	.datab(!\camera|y [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add6~9_sumout ),
	.cout(\camera|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add6~9 .extended_lut = "off";
defparam \camera|Add6~9 .lut_mask = 64'h0000FFFF00003333;
defparam \camera|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N48
cyclonev_lcell_comb \camera|Selector16~0 (
// Equation(s):
// \camera|Selector16~0_combout  = ( \camera|y [6] & ( \camera|Add6~9_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [6] & ( \camera|Add6~9_sumout  & ( (\camera|Equal6~0_combout  & (\camera|state.COUNT~q  & 
// \camera|Equal6~3_combout )) ) ) ) # ( \camera|y [6] & ( !\camera|Add6~9_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal6~0_combout ) # (!\camera|Equal6~3_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|Equal6~0_combout ),
	.datac(!\camera|state.COUNT~q ),
	.datad(!\camera|Equal6~3_combout ),
	.datae(!\camera|y [6]),
	.dataf(!\camera|Add6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector16~0 .extended_lut = "off";
defparam \camera|Selector16~0 .lut_mask = 64'h0000AFAE0003AFAF;
defparam \camera|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N50
dffeas \camera|y[6] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[6] .is_wysiwyg = "true";
defparam \camera|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N21
cyclonev_lcell_comb \camera|Add6~1 (
// Equation(s):
// \camera|Add6~1_sumout  = SUM(( \camera|y [7] ) + ( GND ) + ( \camera|Add6~10  ))
// \camera|Add6~2  = CARRY(( \camera|y [7] ) + ( GND ) + ( \camera|Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add6~1_sumout ),
	.cout(\camera|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add6~1 .extended_lut = "off";
defparam \camera|Add6~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \camera|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N39
cyclonev_lcell_comb \camera|Selector15~0 (
// Equation(s):
// \camera|Selector15~0_combout  = ( \camera|y [7] & ( \camera|Add6~1_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [7] & ( \camera|Add6~1_sumout  & ( (\camera|Equal6~0_combout  & (\camera|state.COUNT~q  & 
// \camera|Equal6~3_combout )) ) ) ) # ( \camera|y [7] & ( !\camera|Add6~1_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal6~0_combout ) # (!\camera|Equal6~3_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|Equal6~0_combout ),
	.datac(!\camera|state.COUNT~q ),
	.datad(!\camera|Equal6~3_combout ),
	.datae(!\camera|y [7]),
	.dataf(!\camera|Add6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector15~0 .extended_lut = "off";
defparam \camera|Selector15~0 .lut_mask = 64'h0000AFAE0003AFAF;
defparam \camera|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N41
dffeas \camera|y[7] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[7] .is_wysiwyg = "true";
defparam \camera|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N24
cyclonev_lcell_comb \camera|Add6~17 (
// Equation(s):
// \camera|Add6~17_sumout  = SUM(( \camera|y [8] ) + ( GND ) + ( \camera|Add6~2  ))
// \camera|Add6~18  = CARRY(( \camera|y [8] ) + ( GND ) + ( \camera|Add6~2  ))

	.dataa(gnd),
	.datab(!\camera|y [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add6~17_sumout ),
	.cout(\camera|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add6~17 .extended_lut = "off";
defparam \camera|Add6~17 .lut_mask = 64'h0000FFFF00003333;
defparam \camera|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N57
cyclonev_lcell_comb \camera|Selector14~0 (
// Equation(s):
// \camera|Selector14~0_combout  = ( \camera|y [8] & ( \camera|Add6~17_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [8] & ( \camera|Add6~17_sumout  & ( (\camera|Equal6~0_combout  & (\camera|state.COUNT~q  & 
// \camera|Equal6~3_combout )) ) ) ) # ( \camera|y [8] & ( !\camera|Add6~17_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal6~0_combout ) # (!\camera|Equal6~3_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|Equal6~0_combout ),
	.datac(!\camera|state.COUNT~q ),
	.datad(!\camera|Equal6~3_combout ),
	.datae(!\camera|y [8]),
	.dataf(!\camera|Add6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector14~0 .extended_lut = "off";
defparam \camera|Selector14~0 .lut_mask = 64'h0000AFAE0003AFAF;
defparam \camera|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N59
dffeas \camera|y[8] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[8] .is_wysiwyg = "true";
defparam \camera|y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N27
cyclonev_lcell_comb \camera|Add6~21 (
// Equation(s):
// \camera|Add6~21_sumout  = SUM(( \camera|y [9] ) + ( GND ) + ( \camera|Add6~18  ))

	.dataa(!\camera|y [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add6~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Add6~21 .extended_lut = "off";
defparam \camera|Add6~21 .lut_mask = 64'h0000FFFF00005555;
defparam \camera|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N36
cyclonev_lcell_comb \camera|Selector13~0 (
// Equation(s):
// \camera|Selector13~0_combout  = ( \camera|y [9] & ( \camera|Add6~21_sumout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|y [9] & ( \camera|Add6~21_sumout  & ( (\camera|Equal6~0_combout  & (\camera|Equal6~3_combout  & 
// \camera|state.COUNT~q )) ) ) ) # ( \camera|y [9] & ( !\camera|Add6~21_sumout  & ( (!\camera|state.000~q ) # ((\camera|state.COUNT~q  & ((!\camera|Equal6~0_combout ) # (!\camera|Equal6~3_combout )))) ) ) )

	.dataa(!\camera|state.000~q ),
	.datab(!\camera|Equal6~0_combout ),
	.datac(!\camera|Equal6~3_combout ),
	.datad(!\camera|state.COUNT~q ),
	.datae(!\camera|y [9]),
	.dataf(!\camera|Add6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector13~0 .extended_lut = "off";
defparam \camera|Selector13~0 .lut_mask = 64'h0000AAFE0003AAFF;
defparam \camera|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y22_N38
dffeas \camera|y[9] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|y[9] .is_wysiwyg = "true";
defparam \camera|y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N15
cyclonev_lcell_comb \camera|LessThan0~0 (
// Equation(s):
// \camera|LessThan0~0_combout  = ( \camera|x [9] & ( (!\camera|x [7] & !\camera|x [8]) ) ) # ( !\camera|x [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [7]),
	.datad(!\camera|x [8]),
	.datae(gnd),
	.dataf(!\camera|x [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|LessThan0~0 .extended_lut = "off";
defparam \camera|LessThan0~0 .lut_mask = 64'hFFFFFFFFF000F000;
defparam \camera|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N30
cyclonev_lcell_comb \camera|Add0~1 (
// Equation(s):
// \camera|Add0~1_sumout  = SUM(( \camera|x [0] ) + ( VCC ) + ( !VCC ))
// \camera|Add0~2  = CARRY(( \camera|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~1_sumout ),
	.cout(\camera|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~1 .extended_lut = "off";
defparam \camera|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \camera|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N33
cyclonev_lcell_comb \camera|Add0~5 (
// Equation(s):
// \camera|Add0~5_sumout  = SUM(( \camera|x [1] ) + ( VCC ) + ( \camera|Add0~2  ))
// \camera|Add0~6  = CARRY(( \camera|x [1] ) + ( VCC ) + ( \camera|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~5_sumout ),
	.cout(\camera|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~5 .extended_lut = "off";
defparam \camera|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \camera|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N36
cyclonev_lcell_comb \camera|Add0~9 (
// Equation(s):
// \camera|Add0~9_sumout  = SUM(( \camera|x [2] ) + ( VCC ) + ( \camera|Add0~6  ))
// \camera|Add0~10  = CARRY(( \camera|x [2] ) + ( VCC ) + ( \camera|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~9_sumout ),
	.cout(\camera|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~9 .extended_lut = "off";
defparam \camera|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \camera|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N39
cyclonev_lcell_comb \camera|Add0~13 (
// Equation(s):
// \camera|Add0~13_sumout  = SUM(( \camera|x [3] ) + ( VCC ) + ( \camera|Add0~10  ))
// \camera|Add0~14  = CARRY(( \camera|x [3] ) + ( VCC ) + ( \camera|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~13_sumout ),
	.cout(\camera|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~13 .extended_lut = "off";
defparam \camera|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \camera|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N42
cyclonev_lcell_comb \camera|Add0~17 (
// Equation(s):
// \camera|Add0~17_sumout  = SUM(( \camera|x [4] ) + ( VCC ) + ( \camera|Add0~14  ))
// \camera|Add0~18  = CARRY(( \camera|x [4] ) + ( VCC ) + ( \camera|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~17_sumout ),
	.cout(\camera|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~17 .extended_lut = "off";
defparam \camera|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \camera|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N45
cyclonev_lcell_comb \camera|Add0~21 (
// Equation(s):
// \camera|Add0~21_sumout  = SUM(( \camera|x [5] ) + ( VCC ) + ( \camera|Add0~18  ))
// \camera|Add0~22  = CARRY(( \camera|x [5] ) + ( VCC ) + ( \camera|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~21_sumout ),
	.cout(\camera|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~21 .extended_lut = "off";
defparam \camera|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \camera|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N48
cyclonev_lcell_comb \camera|Add0~25 (
// Equation(s):
// \camera|Add0~25_sumout  = SUM(( \camera|x [6] ) + ( VCC ) + ( \camera|Add0~22  ))
// \camera|Add0~26  = CARRY(( \camera|x [6] ) + ( VCC ) + ( \camera|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~25_sumout ),
	.cout(\camera|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~25 .extended_lut = "off";
defparam \camera|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \camera|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N51
cyclonev_lcell_comb \camera|Add0~29 (
// Equation(s):
// \camera|Add0~29_sumout  = SUM(( \camera|x [7] ) + ( VCC ) + ( \camera|Add0~26  ))
// \camera|Add0~30  = CARRY(( \camera|x [7] ) + ( VCC ) + ( \camera|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~29_sumout ),
	.cout(\camera|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~29 .extended_lut = "off";
defparam \camera|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \camera|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N54
cyclonev_lcell_comb \camera|Add0~33 (
// Equation(s):
// \camera|Add0~33_sumout  = SUM(( \camera|x [8] ) + ( VCC ) + ( \camera|Add0~30  ))
// \camera|Add0~34  = CARRY(( \camera|x [8] ) + ( VCC ) + ( \camera|Add0~30  ))

	.dataa(gnd),
	.datab(!\camera|x [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~33_sumout ),
	.cout(\camera|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~33 .extended_lut = "off";
defparam \camera|Add0~33 .lut_mask = 64'h0000000000003333;
defparam \camera|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N57
cyclonev_lcell_comb \camera|Add0~37 (
// Equation(s):
// \camera|Add0~37_sumout  = SUM(( \camera|x [9] ) + ( VCC ) + ( \camera|Add0~34  ))

	.dataa(!\camera|x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\camera|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\camera|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Add0~37 .extended_lut = "off";
defparam \camera|Add0~37 .lut_mask = 64'h0000000000005555;
defparam \camera|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N45
cyclonev_lcell_comb \camera|next_x[8]~7 (
// Equation(s):
// \camera|next_x[8]~7_combout  = ( \camera|Add0~33_sumout  & ( \camera|LessThan0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\camera|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[8]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[8]~7 .extended_lut = "off";
defparam \camera|next_x[8]~7 .lut_mask = 64'h0000000000FF00FF;
defparam \camera|next_x[8]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y22_N24
cyclonev_lcell_comb \camera|LessThan0~1 (
// Equation(s):
// \camera|LessThan0~1_combout  = ( \camera|x [7] ) # ( !\camera|x [7] & ( \camera|x [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|x [8]),
	.datae(gnd),
	.dataf(!\camera|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|LessThan0~1 .extended_lut = "off";
defparam \camera|LessThan0~1 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \camera|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N0
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( !\camera|y [0] $ (((!\camera|Add0~29_sumout ) # ((\camera|x [9] & \camera|LessThan0~1_combout )))) ) + ( !VCC ) + ( !VCC ))
// \Add1~26  = CARRY(( !\camera|y [0] $ (((!\camera|Add0~29_sumout ) # ((\camera|x [9] & \camera|LessThan0~1_combout )))) ) + ( !VCC ) + ( !VCC ))
// \Add1~27  = SHARE((\camera|Add0~29_sumout  & (\camera|y [0] & ((!\camera|x [9]) # (!\camera|LessThan0~1_combout )))))

	.dataa(!\camera|x [9]),
	.datab(!\camera|LessThan0~1_combout ),
	.datac(!\camera|Add0~29_sumout ),
	.datad(!\camera|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000000E00000EF1;
defparam \Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N3
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( !\camera|y [1] $ (!\camera|next_x[8]~7_combout ) ) + ( \Add1~27  ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( !\camera|y [1] $ (!\camera|next_x[8]~7_combout ) ) + ( \Add1~27  ) + ( \Add1~26  ))
// \Add1~31  = SHARE((\camera|y [1] & \camera|next_x[8]~7_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [1]),
	.datad(!\camera|next_x[8]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(\Add1~27 ),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000000F00000FF0;
defparam \Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N6
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( !\camera|y [2] $ (!\camera|y [0] $ (((!\camera|LessThan0~0_combout ) # (\camera|Add0~37_sumout )))) ) + ( \Add1~31  ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( !\camera|y [2] $ (!\camera|y [0] $ (((!\camera|LessThan0~0_combout ) # (\camera|Add0~37_sumout )))) ) + ( \Add1~31  ) + ( \Add1~30  ))
// \Add1~35  = SHARE((!\camera|y [2] & (\camera|y [0] & ((!\camera|LessThan0~0_combout ) # (\camera|Add0~37_sumout )))) # (\camera|y [2] & ((!\camera|LessThan0~0_combout ) # ((\camera|Add0~37_sumout ) # (\camera|y [0])))))

	.dataa(!\camera|y [2]),
	.datab(!\camera|LessThan0~0_combout ),
	.datac(!\camera|y [0]),
	.datad(!\camera|Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(\Add1~31 ),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout(\Add1~35 ));
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h00004D5F000096A5;
defparam \Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N9
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( !\camera|y [1] $ (!\camera|y [3]) ) + ( \Add1~35  ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( !\camera|y [1] $ (!\camera|y [3]) ) + ( \Add1~35  ) + ( \Add1~34  ))
// \Add1~39  = SHARE((\camera|y [1] & \camera|y [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [1]),
	.datad(!\camera|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(\Add1~35 ),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout(\Add1~39 ));
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000000F00000FF0;
defparam \Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N12
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( !\camera|y [2] $ (!\camera|y [4]) ) + ( \Add1~39  ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( !\camera|y [2] $ (!\camera|y [4]) ) + ( \Add1~39  ) + ( \Add1~38  ))
// \Add1~43  = SHARE((\camera|y [2] & \camera|y [4]))

	.dataa(!\camera|y [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(\Add1~39 ),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout(\Add1~43 ));
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h00000055000055AA;
defparam \Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N15
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( !\camera|y [3] $ (!\camera|y [5]) ) + ( \Add1~43  ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( !\camera|y [3] $ (!\camera|y [5]) ) + ( \Add1~43  ) + ( \Add1~42  ))
// \Add1~47  = SHARE((\camera|y [3] & \camera|y [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [3]),
	.datad(!\camera|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(\Add1~43 ),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout(\Add1~47 ));
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000000F00000FF0;
defparam \Add1~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N18
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( !\camera|y [6] $ (!\camera|y [4]) ) + ( \Add1~47  ) + ( \Add1~46  ))
// \Add1~6  = CARRY(( !\camera|y [6] $ (!\camera|y [4]) ) + ( \Add1~47  ) + ( \Add1~46  ))
// \Add1~7  = SHARE((\camera|y [6] & \camera|y [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [6]),
	.datad(!\camera|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(\Add1~47 ),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000000F00000FF0;
defparam \Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N21
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( !\camera|y [5] $ (!\camera|y [7]) ) + ( \Add1~7  ) + ( \Add1~6  ))
// \Add1~2  = CARRY(( !\camera|y [5] $ (!\camera|y [7]) ) + ( \Add1~7  ) + ( \Add1~6  ))
// \Add1~3  = SHARE((\camera|y [5] & \camera|y [7]))

	.dataa(!\camera|y [5]),
	.datab(gnd),
	.datac(!\camera|y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(\Add1~7 ),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000050500005A5A;
defparam \Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N24
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( !\camera|y [6] $ (!\camera|y [8]) ) + ( \Add1~3  ) + ( \Add1~2  ))
// \Add1~10  = CARRY(( !\camera|y [6] $ (!\camera|y [8]) ) + ( \Add1~3  ) + ( \Add1~2  ))
// \Add1~11  = SHARE((\camera|y [6] & \camera|y [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [6]),
	.datad(!\camera|y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(\Add1~3 ),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000000F00000FF0;
defparam \Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N27
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( !\camera|y [9] $ (!\camera|y [7]) ) + ( \Add1~11  ) + ( \Add1~10  ))
// \Add1~18  = CARRY(( !\camera|y [9] $ (!\camera|y [7]) ) + ( \Add1~11  ) + ( \Add1~10  ))
// \Add1~19  = SHARE((\camera|y [9] & \camera|y [7]))

	.dataa(!\camera|y [9]),
	.datab(gnd),
	.datac(!\camera|y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(\Add1~11 ),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000050500005A5A;
defparam \Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N12
cyclonev_lcell_comb \camera|Selector23~0 (
// Equation(s):
// \camera|Selector23~0_combout  = ( \camera|wren~q  & ( \camera|quantidade~0_combout  & ( (!\camera|state.000~q ) # (\camera|state.COUNT~q ) ) ) ) # ( !\camera|wren~q  & ( \camera|quantidade~0_combout  & ( \camera|state.COUNT~q  ) ) ) # ( \camera|wren~q  & 
// ( !\camera|quantidade~0_combout  & ( (!\camera|state.000~q ) # ((!\GPIO_0[10]~input_o  & \camera|state.COUNT~q )) ) ) )

	.dataa(!\GPIO_0[10]~input_o ),
	.datab(!\camera|state.000~q ),
	.datac(!\camera|state.COUNT~q ),
	.datad(gnd),
	.datae(!\camera|wren~q ),
	.dataf(!\camera|quantidade~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|Selector23~0 .extended_lut = "off";
defparam \camera|Selector23~0 .lut_mask = 64'h0000CECE0F0FCFCF;
defparam \camera|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N14
dffeas \camera|wren (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera|wren .is_wysiwyg = "true";
defparam \camera|wren .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N30
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \camera|y [8] ) + ( \Add1~19  ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( \camera|y [8] ) + ( \Add1~19  ) + ( \Add1~18  ))
// \Add1~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(\Add1~19 ),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N33
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \camera|y [9] ) + ( \Add1~23  ) + ( \Add1~22  ))

	.dataa(!\camera|y [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(\Add1~23 ),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000000000005555;
defparam \Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout  = ( \Add1~9_sumout  & ( !\Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0 .lut_mask = 64'h00000000FF00FF00;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode994w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode994w[3]~0_combout  = ( !\Add1~21_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout  & ( (!\Add1~17_sumout  & (\camera|wren~q  & (\Add1~13_sumout  & \Add1~5_sumout ))) ) ) 
// )

	.dataa(!\Add1~17_sumout ),
	.datab(!\camera|wren~q ),
	.datac(!\Add1~13_sumout ),
	.datad(!\Add1~5_sumout ),
	.datae(!\Add1~21_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode994w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode994w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode994w[3]~0 .lut_mask = 64'h0000000000020000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode994w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1759w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1759w[3]~0_combout  = ( \Add4~9_sumout  & ( \Add4~1_sumout  & ( (!\Add4~13_sumout  & (\Add4~17_sumout  & (!\Add4~5_sumout  & !\Add4~21_sumout ))) ) ) )

	.dataa(!\Add4~13_sumout ),
	.datab(!\Add4~17_sumout ),
	.datac(!\Add4~5_sumout ),
	.datad(!\Add4~21_sumout ),
	.datae(!\Add4~9_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1759w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1759w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1759w[3]~0 .lut_mask = 64'h0000000000002000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1759w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N30
cyclonev_lcell_comb \camera|rgb~0 (
// Equation(s):
// \camera|rgb~0_combout  = ( \camera|always0~1_combout  & ( (!\camera|achei~q  & (!\SW[0]~input_o  & (!\camera|LessThan2~1_combout  & !\camera|LessThan3~2_combout ))) ) )

	.dataa(!\camera|achei~q ),
	.datab(!\SW[0]~input_o ),
	.datac(!\camera|LessThan2~1_combout ),
	.datad(!\camera|LessThan3~2_combout ),
	.datae(gnd),
	.dataf(!\camera|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|rgb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|rgb~0 .extended_lut = "off";
defparam \camera|rgb~0 .lut_mask = 64'h0000000080008000;
defparam \camera|rgb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N0
cyclonev_lcell_comb \camera|rgb[4]~1 (
// Equation(s):
// \camera|rgb[4]~1_combout  = ( \camera|state.COUNT~q  & ( ((\camera|bit [0] & (\camera|bit [1] & \GPIO_0[10]~input_o ))) # (\SW[0]~input_o ) ) ) # ( !\camera|state.COUNT~q  & ( \SW[0]~input_o  ) )

	.dataa(!\camera|bit [0]),
	.datab(!\camera|bit [1]),
	.datac(!\GPIO_0[10]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\camera|state.COUNT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|rgb[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|rgb[4]~1 .extended_lut = "off";
defparam \camera|rgb[4]~1 .lut_mask = 64'h00FF00FF01FF01FF;
defparam \camera|rgb[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N32
dffeas \camera|rgb[6] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|rgb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|rgb[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|rgb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|rgb[6] .is_wysiwyg = "true";
defparam \camera|rgb[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N42
cyclonev_lcell_comb \camera|next_x[0]~0 (
// Equation(s):
// \camera|next_x[0]~0_combout  = ( \camera|LessThan0~0_combout  & ( \camera|Add0~1_sumout  ) ) # ( !\camera|LessThan0~0_combout  )

	.dataa(gnd),
	.datab(!\camera|Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\camera|LessThan0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[0]~0 .extended_lut = "off";
defparam \camera|next_x[0]~0 .lut_mask = 64'hFFFF3333FFFF3333;
defparam \camera|next_x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N18
cyclonev_lcell_comb \camera|next_x[1]~1 (
// Equation(s):
// \camera|next_x[1]~1_combout  = ( \camera|Add0~5_sumout  ) # ( !\camera|Add0~5_sumout  & ( !\camera|LessThan0~0_combout  ) )

	.dataa(!\camera|LessThan0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[1]~1 .extended_lut = "off";
defparam \camera|next_x[1]~1 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \camera|next_x[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N21
cyclonev_lcell_comb \camera|next_x[2]~2 (
// Equation(s):
// \camera|next_x[2]~2_combout  = ( \camera|Add0~9_sumout  ) # ( !\camera|Add0~9_sumout  & ( !\camera|LessThan0~0_combout  ) )

	.dataa(!\camera|LessThan0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[2]~2 .extended_lut = "off";
defparam \camera|next_x[2]~2 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \camera|next_x[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N0
cyclonev_lcell_comb \camera|next_x[3]~3 (
// Equation(s):
// \camera|next_x[3]~3_combout  = ( \camera|Add0~13_sumout  ) # ( !\camera|Add0~13_sumout  & ( !\camera|LessThan0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|LessThan0~0_combout ),
	.datad(gnd),
	.datae(!\camera|Add0~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[3]~3 .extended_lut = "off";
defparam \camera|next_x[3]~3 .lut_mask = 64'hF0F0FFFFF0F0FFFF;
defparam \camera|next_x[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N39
cyclonev_lcell_comb \camera|next_x[4]~4 (
// Equation(s):
// \camera|next_x[4]~4_combout  = ( \camera|LessThan0~0_combout  & ( \camera|Add0~17_sumout  ) ) # ( !\camera|LessThan0~0_combout  & ( \camera|Add0~17_sumout  ) ) # ( !\camera|LessThan0~0_combout  & ( !\camera|Add0~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\camera|LessThan0~0_combout ),
	.dataf(!\camera|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[4]~4 .extended_lut = "off";
defparam \camera|next_x[4]~4 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \camera|next_x[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N54
cyclonev_lcell_comb \camera|next_x[5]~5 (
// Equation(s):
// \camera|next_x[5]~5_combout  = ( \camera|Add0~21_sumout  ) # ( !\camera|Add0~21_sumout  & ( !\camera|LessThan0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[5]~5 .extended_lut = "off";
defparam \camera|next_x[5]~5 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \camera|next_x[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N36
cyclonev_lcell_comb \camera|next_x[6]~6 (
// Equation(s):
// \camera|next_x[6]~6_combout  = ( \camera|LessThan0~0_combout  & ( \camera|Add0~25_sumout  ) ) # ( !\camera|LessThan0~0_combout  & ( \camera|Add0~25_sumout  ) ) # ( !\camera|LessThan0~0_combout  & ( !\camera|Add0~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\camera|LessThan0~0_combout ),
	.dataf(!\camera|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|next_x[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|next_x[6]~6 .extended_lut = "off";
defparam \camera|next_x[6]~6 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \camera|next_x[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a339 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode994w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode994w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1759w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6],\camera|rgb [6]}),
	.portaaddr({\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,
\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a339_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a339 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X37_Y24_N29
dffeas \buffer|memoria_rtl_0|auto_generated|address_reg_b[3] (
	.clk(\vga|VGA_CLK~q ),
	.d(\Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N48
cyclonev_lcell_comb \red~36 (
// Equation(s):
// \red~36_combout  = ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [5] ) ) )

	.dataa(gnd),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~36 .extended_lut = "off";
defparam \red~36 .lut_mask = 64'h3333000000000000;
defparam \red~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N41
dffeas \buffer|memoria_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\vga|VGA_CLK~q ),
	.d(gnd),
	.asdata(\Add4~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \buffer|memoria_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout  = ( \camera|wren~q  & ( \Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\camera|wren~q ),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1 .lut_mask = 64'h000000000000FFFF;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout  = ( \Add1~13_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout  & ( (!\Add1~21_sumout  & (!\Add1~9_sumout  & (!\Add1~17_sumout  & \Add1~1_sumout ))) ) ) 
// )

	.dataa(!\Add1~21_sumout ),
	.datab(!\Add1~9_sumout ),
	.datac(!\Add1~17_sumout ),
	.datad(!\Add1~1_sumout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0 .lut_mask = 64'h0000000000000080;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1739w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1739w[3]~0_combout  = ( \Add4~13_sumout  & ( \Add4~1_sumout  & ( (\Add4~17_sumout  & (!\Add4~21_sumout  & (!\Add4~5_sumout  & !\Add4~9_sumout ))) ) ) )

	.dataa(!\Add4~17_sumout ),
	.datab(!\Add4~21_sumout ),
	.datac(!\Add4~5_sumout ),
	.datad(!\Add4~9_sumout ),
	.datae(!\Add4~13_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1739w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1739w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1739w[3]~0 .lut_mask = 64'h0000000000004000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1739w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a321 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a321_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a321 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N57
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout  = ( !\Add1~5_sumout  & ( \camera|wren~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera|wren~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout  = ( \Add1~13_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout  & ( (!\Add1~17_sumout  & (!\Add1~9_sumout  & (!\Add1~21_sumout  & !\Add1~1_sumout ))) ) 
// ) )

	.dataa(!\Add1~17_sumout ),
	.datab(!\Add1~9_sumout ),
	.datac(!\Add1~21_sumout ),
	.datad(!\Add1~1_sumout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0 .lut_mask = 64'h0000000000008000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y29_N21
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1708w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1708w[3]~0_combout  = ( !\Add4~21_sumout  & ( \Add4~1_sumout  & ( (!\Add4~17_sumout  & (!\Add4~13_sumout  & (!\Add4~9_sumout  & !\Add4~5_sumout ))) ) ) )

	.dataa(!\Add4~17_sumout ),
	.datab(!\Add4~13_sumout ),
	.datac(!\Add4~9_sumout ),
	.datad(!\Add4~5_sumout ),
	.datae(!\Add4~21_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1708w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1708w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1708w[3]~0 .lut_mask = 64'h0000000080000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1708w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a294 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1708w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a294_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a294 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout  = ( \Add1~13_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout  & ( (!\Add1~1_sumout  & (!\Add1~9_sumout  & (!\Add1~17_sumout  & !\Add1~21_sumout ))) ) 
// ) )

	.dataa(!\Add1~1_sumout ),
	.datab(!\Add1~9_sumout ),
	.datac(!\Add1~17_sumout ),
	.datad(!\Add1~21_sumout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0 .lut_mask = 64'h0000000000008000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1719w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1719w[3]~0_combout  = ( !\Add4~5_sumout  & ( \Add4~1_sumout  & ( (!\Add4~13_sumout  & (!\Add4~9_sumout  & (\Add4~17_sumout  & !\Add4~21_sumout ))) ) ) )

	.dataa(!\Add4~13_sumout ),
	.datab(!\Add4~9_sumout ),
	.datac(!\Add4~17_sumout ),
	.datad(!\Add4~21_sumout ),
	.datae(!\Add4~5_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1719w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1719w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1719w[3]~0 .lut_mask = 64'h0000000008000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1719w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a303 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a303_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a303 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout  = ( \Add1~13_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout  & ( (!\Add1~17_sumout  & (!\Add1~21_sumout  & (!\Add1~9_sumout  & \Add1~1_sumout ))) ) ) 
// )

	.dataa(!\Add1~17_sumout ),
	.datab(!\Add1~21_sumout ),
	.datac(!\Add1~9_sumout ),
	.datad(!\Add1~1_sumout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0 .lut_mask = 64'h0000000000000080;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1729w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1729w[3]~0_combout  = ( \Add4~13_sumout  & ( \Add4~1_sumout  & ( (!\Add4~17_sumout  & (!\Add4~5_sumout  & (!\Add4~9_sumout  & !\Add4~21_sumout ))) ) ) )

	.dataa(!\Add4~17_sumout ),
	.datab(!\Add4~5_sumout ),
	.datac(!\Add4~9_sumout ),
	.datad(!\Add4~21_sumout ),
	.datae(!\Add4~13_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1729w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1729w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1729w[3]~0 .lut_mask = 64'h0000000000008000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1729w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a312 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a312_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a312 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a303~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a312~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a294~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a321~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a303~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a312~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & \buffer|memoria_rtl_0|auto_generated|ram_block1a294~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a321~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a303~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a312~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a294~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a321~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a303~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a312~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & \buffer|memoria_rtl_0|auto_generated|ram_block1a294~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a321~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a321~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a294~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a303~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a312~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout  = ( \Add1~13_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout  & ( (\camera|wren~q  & (!\Add1~5_sumout  & (!\Add1~17_sumout  & !\Add1~21_sumout ))) ) ) 
// )

	.dataa(!\camera|wren~q ),
	.datab(!\Add1~5_sumout ),
	.datac(!\Add1~17_sumout ),
	.datad(!\Add1~21_sumout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0 .lut_mask = 64'h0000000000004000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N21
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1749w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1749w[3]~0_combout  = ( \Add4~9_sumout  & ( \Add4~1_sumout  & ( (!\Add4~17_sumout  & (!\Add4~13_sumout  & (!\Add4~21_sumout  & !\Add4~5_sumout ))) ) ) )

	.dataa(!\Add4~17_sumout ),
	.datab(!\Add4~13_sumout ),
	.datac(!\Add4~21_sumout ),
	.datad(!\Add4~5_sumout ),
	.datae(!\Add4~9_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1749w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1749w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1749w[3]~0 .lut_mask = 64'h0000000000008000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1749w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a330 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a330_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a330 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N36
cyclonev_lcell_comb \red~44 (
// Equation(s):
// \red~44_combout  = ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( (\red~36_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout )))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a330~portbdataout ))))) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( 
// (\red~36_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a339~portbdataout ))))) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a339~portbdataout ),
	.datad(!\red~36_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w6_n8_mux_dataout~0_combout ),
	.datag(!\buffer|memoria_rtl_0|auto_generated|ram_block1a330~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~44 .extended_lut = "on";
defparam \red~44 .lut_mask = 64'h0004000400AE00AE;
defparam \red~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout  = ( !\Add1~21_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout  & ( (\camera|wren~q  & (\Add1~5_sumout  & (!\Add1~17_sumout  & !\Add1~13_sumout ))) ) ) 
// )

	.dataa(!\camera|wren~q ),
	.datab(!\Add1~5_sumout ),
	.datac(!\Add1~17_sumout ),
	.datad(!\Add1~13_sumout ),
	.datae(!\Add1~21_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y28_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1382w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1382w[3]~0_combout  = ( \Add4~9_sumout  & ( !\Add4~5_sumout  & ( (!\Add4~13_sumout  & (\Add4~17_sumout  & (!\Add4~1_sumout  & !\Add4~21_sumout ))) ) ) )

	.dataa(!\Add4~13_sumout ),
	.datab(!\Add4~17_sumout ),
	.datac(!\Add4~1_sumout ),
	.datad(!\Add4~21_sumout ),
	.datae(!\Add4~9_sumout ),
	.dataf(!\Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1382w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1382w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1382w[3]~0 .lut_mask = 64'h0000200000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1382w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1382w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout  & ( \Add1~17_sumout  & ( (!\Add1~9_sumout  & (!\Add1~1_sumout  & (!\Add1~21_sumout  & !\Add1~13_sumout ))) ) 
// ) )

	.dataa(!\Add1~9_sumout ),
	.datab(!\Add1~1_sumout ),
	.datac(!\Add1~21_sumout ),
	.datad(!\Add1~13_sumout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout ),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0 .lut_mask = 64'h0000000000008000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1437w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1437w[3]~0_combout  = ( !\Add4~9_sumout  & ( \Add4~17_sumout  & ( (!\Add4~13_sumout  & (\Add4~21_sumout  & (!\Add4~1_sumout  & !\Add4~5_sumout ))) ) ) )

	.dataa(!\Add4~13_sumout ),
	.datab(!\Add4~21_sumout ),
	.datac(!\Add4~1_sumout ),
	.datad(!\Add4~5_sumout ),
	.datae(!\Add4~9_sumout ),
	.dataf(!\Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1437w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1437w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1437w[3]~0 .lut_mask = 64'h0000000020000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1437w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a87 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1437w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y18_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout  = ( !\Add1~13_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout  & ( (!\Add1~17_sumout  & (!\Add1~1_sumout  & (!\Add1~9_sumout  & !\Add1~21_sumout ))) ) 
// ) )

	.dataa(!\Add1~17_sumout ),
	.datab(!\Add1~1_sumout ),
	.datac(!\Add1~9_sumout ),
	.datad(!\Add1~21_sumout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0 .lut_mask = 64'h0000000080000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1342w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1342w[3]~0_combout  = ( !\Add4~5_sumout  & ( !\Add4~1_sumout  & ( (\Add4~17_sumout  & (!\Add4~9_sumout  & (!\Add4~21_sumout  & !\Add4~13_sumout ))) ) ) )

	.dataa(!\Add4~17_sumout ),
	.datab(!\Add4~9_sumout ),
	.datac(!\Add4~21_sumout ),
	.datad(!\Add4~13_sumout ),
	.datae(!\Add4~5_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1342w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1342w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1342w[3]~0 .lut_mask = 64'h4000000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1342w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1342w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout  = ( !\Add1~21_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout  & ( (!\Add1~13_sumout  & (\camera|wren~q  & (\Add1~17_sumout  & \Add1~5_sumout ))) ) ) 
// )

	.dataa(!\Add1~13_sumout ),
	.datab(!\camera|wren~q ),
	.datac(!\Add1~17_sumout ),
	.datad(!\Add1~5_sumout ),
	.datae(!\Add1~21_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0 .lut_mask = 64'h0000000000020000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N27
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1477w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1477w[3]~0_combout  = ( !\Add4~5_sumout  & ( \Add4~21_sumout  & ( (!\Add4~13_sumout  & (\Add4~17_sumout  & (\Add4~9_sumout  & !\Add4~1_sumout ))) ) ) )

	.dataa(!\Add4~13_sumout ),
	.datab(!\Add4~17_sumout ),
	.datac(!\Add4~9_sumout ),
	.datad(!\Add4~1_sumout ),
	.datae(!\Add4~5_sumout ),
	.dataf(!\Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1477w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1477w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1477w[3]~0 .lut_mask = 64'h0000000002000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1477w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a123 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a87~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a51~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a87~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a51~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a87~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a51~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a87~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a51~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a87~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a123~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .lut_mask = 64'h04268CAE15379DBF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout  = ( !\Add1~13_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout  & ( (\Add1~1_sumout  & (!\Add1~9_sumout  & (!\Add1~17_sumout  & !\Add1~21_sumout ))) ) 
// ) )

	.dataa(!\Add1~1_sumout ),
	.datab(!\Add1~9_sumout ),
	.datac(!\Add1~17_sumout ),
	.datad(!\Add1~21_sumout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0 .lut_mask = 64'h0000000040000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1352w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1352w[3]~0_combout  = ( !\Add4~1_sumout  & ( !\Add4~5_sumout  & ( (!\Add4~17_sumout  & (\Add4~13_sumout  & (!\Add4~9_sumout  & !\Add4~21_sumout ))) ) ) )

	.dataa(!\Add4~17_sumout ),
	.datab(!\Add4~13_sumout ),
	.datac(!\Add4~9_sumout ),
	.datad(!\Add4~21_sumout ),
	.datae(!\Add4~1_sumout ),
	.dataf(!\Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1352w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1352w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1352w[3]~0 .lut_mask = 64'h2000000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1352w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~0_combout  = ( \Add1~1_sumout  & ( \Add1~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add1~1_sumout ),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~0 .lut_mask = 64'h000000000000FFFF;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N21
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout  = ( !\Add1~21_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~0_combout  & ( (!\Add1~13_sumout  & (\camera|wren~q  & (!\Add1~5_sumout  & \Add1~17_sumout ))) ) ) 
// )

	.dataa(!\Add1~13_sumout ),
	.datab(!\camera|wren~q ),
	.datac(!\Add1~5_sumout ),
	.datad(!\Add1~17_sumout ),
	.datae(!\Add1~21_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0 .lut_mask = 64'h0000000000200000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1487w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1487w[3]~0_combout  = ( !\Add4~1_sumout  & ( !\Add4~5_sumout  & ( (\Add4~9_sumout  & (!\Add4~17_sumout  & (\Add4~21_sumout  & \Add4~13_sumout ))) ) ) )

	.dataa(!\Add4~9_sumout ),
	.datab(!\Add4~17_sumout ),
	.datac(!\Add4~21_sumout ),
	.datad(!\Add4~13_sumout ),
	.datae(!\Add4~1_sumout ),
	.dataf(!\Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1487w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1487w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1487w[3]~0 .lut_mask = 64'h0004000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1487w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a132 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a132 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout  & ( !\Add1~13_sumout  & ( (\Add1~1_sumout  & (!\Add1~21_sumout  & (!\Add1~9_sumout  & \Add1~17_sumout ))) ) ) 
// )

	.dataa(!\Add1~1_sumout ),
	.datab(!\Add1~21_sumout ),
	.datac(!\Add1~9_sumout ),
	.datad(!\Add1~17_sumout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout ),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0 .lut_mask = 64'h0000004000000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N45
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1447w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1447w[3]~0_combout  = ( !\Add4~1_sumout  & ( !\Add4~5_sumout  & ( (!\Add4~17_sumout  & (\Add4~13_sumout  & (\Add4~21_sumout  & !\Add4~9_sumout ))) ) ) )

	.dataa(!\Add4~17_sumout ),
	.datab(!\Add4~13_sumout ),
	.datac(!\Add4~21_sumout ),
	.datad(!\Add4~9_sumout ),
	.datae(!\Add4~1_sumout ),
	.dataf(!\Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1447w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1447w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1447w[3]~0 .lut_mask = 64'h0200000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1447w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a96 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1447w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout  = ( !\Add1~21_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~0_combout  & ( (\camera|wren~q  & (!\Add1~5_sumout  & (!\Add1~17_sumout  & !\Add1~13_sumout ))) ) 
// ) )

	.dataa(!\camera|wren~q ),
	.datab(!\Add1~5_sumout ),
	.datac(!\Add1~17_sumout ),
	.datad(!\Add1~13_sumout ),
	.datae(!\Add1~21_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1 .lut_mask = 64'h0000000040000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1392w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1392w[3]~0_combout  = ( !\Add4~21_sumout  & ( !\Add4~17_sumout  & ( (\Add4~9_sumout  & (\Add4~13_sumout  & (!\Add4~1_sumout  & !\Add4~5_sumout ))) ) ) )

	.dataa(!\Add4~9_sumout ),
	.datab(!\Add4~13_sumout ),
	.datac(!\Add4~1_sumout ),
	.datad(!\Add4~5_sumout ),
	.datae(!\Add4~21_sumout ),
	.dataf(!\Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1392w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1392w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1392w[3]~0 .lut_mask = 64'h1000000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1392w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1392w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a96~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a24~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a132~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a96~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a24~portbdataout ))) 
// # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a132~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a96~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a24~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a132~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a96~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a24~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a132~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a132~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a96~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout  = ( !\Add1~21_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout  & ( (!\Add1~17_sumout  & (\Add1~1_sumout  & (\Add1~9_sumout  & !\Add1~13_sumout ))) ) ) 
// )

	.dataa(!\Add1~17_sumout ),
	.datab(!\Add1~1_sumout ),
	.datac(!\Add1~9_sumout ),
	.datad(!\Add1~13_sumout ),
	.datae(!\Add1~21_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0 .lut_mask = 64'h0000000002000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1402w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1402w[3]~0_combout  = ( !\Add4~5_sumout  & ( !\Add4~1_sumout  & ( (\Add4~13_sumout  & (\Add4~9_sumout  & (\Add4~17_sumout  & !\Add4~21_sumout ))) ) ) )

	.dataa(!\Add4~13_sumout ),
	.datab(!\Add4~9_sumout ),
	.datac(!\Add4~17_sumout ),
	.datad(!\Add4~21_sumout ),
	.datae(!\Add4~5_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1402w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1402w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1402w[3]~0 .lut_mask = 64'h0100000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1402w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a69 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1402w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout  = ( \Add1~17_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout  & ( (!\Add1~9_sumout  & (!\Add1~21_sumout  & (\Add1~1_sumout  & !\Add1~13_sumout ))) ) ) 
// )

	.dataa(!\Add1~9_sumout ),
	.datab(!\Add1~21_sumout ),
	.datac(!\Add1~1_sumout ),
	.datad(!\Add1~13_sumout ),
	.datae(!\Add1~17_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0 .lut_mask = 64'h0000000000000800;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1457w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1457w[3]~0_combout  = ( \Add4~21_sumout  & ( !\Add4~1_sumout  & ( (!\Add4~9_sumout  & (\Add4~17_sumout  & (!\Add4~5_sumout  & \Add4~13_sumout ))) ) ) )

	.dataa(!\Add4~9_sumout ),
	.datab(!\Add4~17_sumout ),
	.datac(!\Add4~5_sumout ),
	.datad(!\Add4~13_sumout ),
	.datae(!\Add4~21_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1457w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1457w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1457w[3]~0 .lut_mask = 64'h0000002000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1457w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a105 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1457w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout  = ( \Add1~17_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout  & ( (\Add1~1_sumout  & (\Add1~9_sumout  & (!\Add1~13_sumout  & !\Add1~21_sumout ))) ) ) 
// )

	.dataa(!\Add1~1_sumout ),
	.datab(!\Add1~9_sumout ),
	.datac(!\Add1~13_sumout ),
	.datad(!\Add1~21_sumout ),
	.datae(!\Add1~17_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0 .lut_mask = 64'h0000000000001000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1497w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1497w[3]~0_combout  = ( \Add4~21_sumout  & ( !\Add4~1_sumout  & ( (\Add4~9_sumout  & (\Add4~17_sumout  & (!\Add4~5_sumout  & \Add4~13_sumout ))) ) ) )

	.dataa(!\Add4~9_sumout ),
	.datab(!\Add4~17_sumout ),
	.datac(!\Add4~5_sumout ),
	.datad(!\Add4~13_sumout ),
	.datae(!\Add4~21_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1497w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1497w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1497w[3]~0 .lut_mask = 64'h0000001000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1497w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a141 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a141 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout  = ( !\Add1~13_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout  & ( (!\Add1~17_sumout  & (!\Add1~9_sumout  & (\Add1~1_sumout  & !\Add1~21_sumout ))) ) 
// ) )

	.dataa(!\Add1~17_sumout ),
	.datab(!\Add1~9_sumout ),
	.datac(!\Add1~1_sumout ),
	.datad(!\Add1~21_sumout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0 .lut_mask = 64'h0000000008000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1362w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1362w[3]~0_combout  = ( !\Add4~5_sumout  & ( !\Add4~1_sumout  & ( (\Add4~13_sumout  & (!\Add4~9_sumout  & (\Add4~17_sumout  & !\Add4~21_sumout ))) ) ) )

	.dataa(!\Add4~13_sumout ),
	.datab(!\Add4~9_sumout ),
	.datac(!\Add4~17_sumout ),
	.datad(!\Add4~21_sumout ),
	.datae(!\Add4~5_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1362w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1362w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1362w[3]~0 .lut_mask = 64'h0400000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1362w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1362w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a105~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a105~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] 
// & (\buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a105~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a33~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a105~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a69~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a105~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a141~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .lut_mask = 64'h024613578ACE9BDF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y19_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout  = ( !\Add1~13_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout  & ( (!\Add1~1_sumout  & (!\Add1~9_sumout  & (!\Add1~21_sumout  & !\Add1~17_sumout ))) ) 
// ) )

	.dataa(!\Add1~1_sumout ),
	.datab(!\Add1~9_sumout ),
	.datac(!\Add1~21_sumout ),
	.datad(!\Add1~17_sumout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0 .lut_mask = 64'h0000000080000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1325w[3] (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1325w [3] = ( !\Add4~1_sumout  & ( !\Add4~5_sumout  & ( (!\Add4~17_sumout  & (!\Add4~9_sumout  & (!\Add4~13_sumout  & !\Add4~21_sumout ))) ) ) )

	.dataa(!\Add4~17_sumout ),
	.datab(!\Add4~9_sumout ),
	.datac(!\Add4~13_sumout ),
	.datad(!\Add4~21_sumout ),
	.datae(!\Add4~1_sumout ),
	.dataf(!\Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1325w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1325w[3] .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1325w[3] .lut_mask = 64'h8000000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1325w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1325w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y21_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout  = ( !\Add1~21_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout  & ( (!\Add1~17_sumout  & (\camera|wren~q  & (!\Add1~13_sumout  & !\Add1~5_sumout ))) ) 
// ) )

	.dataa(!\Add1~17_sumout ),
	.datab(!\camera|wren~q ),
	.datac(!\Add1~13_sumout ),
	.datad(!\Add1~5_sumout ),
	.datae(!\Add1~21_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1 .lut_mask = 64'h0000000020000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N27
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1372w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1372w[3]~0_combout  = ( !\Add4~5_sumout  & ( !\Add4~1_sumout  & ( (!\Add4~17_sumout  & (!\Add4~21_sumout  & (\Add4~9_sumout  & !\Add4~13_sumout ))) ) ) )

	.dataa(!\Add4~17_sumout ),
	.datab(!\Add4~21_sumout ),
	.datac(!\Add4~9_sumout ),
	.datad(!\Add4~13_sumout ),
	.datae(!\Add4~5_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1372w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1372w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1372w[3]~0 .lut_mask = 64'h0800000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1372w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1372w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N27
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout  & ( \Add1~17_sumout  & ( (!\Add1~9_sumout  & (!\Add1~1_sumout  & (!\Add1~13_sumout  & !\Add1~21_sumout ))) ) 
// ) )

	.dataa(!\Add1~9_sumout ),
	.datab(!\Add1~1_sumout ),
	.datac(!\Add1~13_sumout ),
	.datad(!\Add1~21_sumout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout ),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0 .lut_mask = 64'h0000000000008000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N27
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1426w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1426w[3]~0_combout  = ( \Add4~21_sumout  & ( !\Add4~1_sumout  & ( (!\Add4~9_sumout  & (!\Add4~13_sumout  & (!\Add4~17_sumout  & !\Add4~5_sumout ))) ) ) )

	.dataa(!\Add4~9_sumout ),
	.datab(!\Add4~13_sumout ),
	.datac(!\Add4~17_sumout ),
	.datad(!\Add4~5_sumout ),
	.datae(!\Add4~21_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1426w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1426w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1426w[3]~0 .lut_mask = 64'h0000800000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1426w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a78 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1426w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout  = ( !\Add1~13_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout  & ( (!\Add1~5_sumout  & (\camera|wren~q  & (!\Add1~21_sumout  & \Add1~17_sumout ))) ) ) 
// )

	.dataa(!\Add1~5_sumout ),
	.datab(!\camera|wren~q ),
	.datac(!\Add1~21_sumout ),
	.datad(!\Add1~17_sumout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0 .lut_mask = 64'h0000000000200000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N57
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1467w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1467w[3]~0_combout  = ( !\Add4~17_sumout  & ( \Add4~9_sumout  & ( (!\Add4~13_sumout  & (\Add4~21_sumout  & (!\Add4~5_sumout  & !\Add4~1_sumout ))) ) ) )

	.dataa(!\Add4~13_sumout ),
	.datab(!\Add4~21_sumout ),
	.datac(!\Add4~5_sumout ),
	.datad(!\Add4~1_sumout ),
	.datae(!\Add4~17_sumout ),
	.dataf(!\Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1467w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1467w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1467w[3]~0 .lut_mask = 64'h0000000020000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1467w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a114 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1467w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a78~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a114~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a42~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a78~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a114~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a42~portbdataout ))))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a78~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a114~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a42~portbdataout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a78~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a114~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout 
// )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a42~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a78~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a114~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] 
// & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4 .lut_mask = 64'h042615378CAE9DBF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N27
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout  & ( \Add1~17_sumout  & ( (\Add1~1_sumout  & (\Add1~21_sumout  & (!\Add1~13_sumout  & !\Add1~9_sumout ))) ) ) 
// )

	.dataa(!\Add1~1_sumout ),
	.datab(!\Add1~21_sumout ),
	.datac(!\Add1~13_sumout ),
	.datad(!\Add1~9_sumout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout ),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0 .lut_mask = 64'h0000000000001000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N45
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1645w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1645w[3]~0_combout  = ( \Add4~13_sumout  & ( !\Add4~9_sumout  & ( (!\Add4~1_sumout  & (\Add4~21_sumout  & (\Add4~5_sumout  & \Add4~17_sumout ))) ) ) )

	.dataa(!\Add4~1_sumout ),
	.datab(!\Add4~21_sumout ),
	.datac(!\Add4~5_sumout ),
	.datad(!\Add4~17_sumout ),
	.datae(!\Add4~13_sumout ),
	.dataf(!\Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1645w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1645w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1645w[3]~0 .lut_mask = 64'h0000000200000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1645w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a249 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a249_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a249 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout  = ( \Add1~17_sumout  & ( !\Add1~13_sumout  & ( (\Add1~1_sumout  & (\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout  & (\Add1~9_sumout  & \Add1~21_sumout ))) ) ) )

	.dataa(!\Add1~1_sumout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout ),
	.datac(!\Add1~9_sumout ),
	.datad(!\Add1~21_sumout ),
	.datae(!\Add1~17_sumout ),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0 .lut_mask = 64'h0000000100000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1685w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1685w[3]~0_combout  = ( \Add4~21_sumout  & ( !\Add4~1_sumout  & ( (\Add4~9_sumout  & (\Add4~17_sumout  & (\Add4~5_sumout  & \Add4~13_sumout ))) ) ) )

	.dataa(!\Add4~9_sumout ),
	.datab(!\Add4~17_sumout ),
	.datac(!\Add4~5_sumout ),
	.datad(!\Add4~13_sumout ),
	.datae(!\Add4~21_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1685w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1685w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1685w[3]~0 .lut_mask = 64'h0000000100000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1685w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a285 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1685w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a285_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a285 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout  = ( !\Add1~17_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout  & ( (!\Add1~9_sumout  & (\Add1~1_sumout  & (\Add1~21_sumout  & !\Add1~13_sumout ))) ) ) 
// )

	.dataa(!\Add1~9_sumout ),
	.datab(!\Add1~1_sumout ),
	.datac(!\Add1~21_sumout ),
	.datad(!\Add1~13_sumout ),
	.datae(!\Add1~17_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0 .lut_mask = 64'h0000000002000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1551w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1551w[3]~0_combout  = ( !\Add4~21_sumout  & ( !\Add4~1_sumout  & ( (!\Add4~9_sumout  & (\Add4~13_sumout  & (\Add4~5_sumout  & \Add4~17_sumout ))) ) ) )

	.dataa(!\Add4~9_sumout ),
	.datab(!\Add4~13_sumout ),
	.datac(!\Add4~5_sumout ),
	.datad(!\Add4~17_sumout ),
	.datae(!\Add4~21_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1551w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1551w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1551w[3]~0 .lut_mask = 64'h0002000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1551w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a177 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1551w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a177_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a177 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout  = ( !\Add1~17_sumout  & ( !\Add1~13_sumout  & ( (\Add1~1_sumout  & (\Add1~21_sumout  & (\Add1~9_sumout  & \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout ))) ) ) 
// )

	.dataa(!\Add1~1_sumout ),
	.datab(!\Add1~21_sumout ),
	.datac(!\Add1~9_sumout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout ),
	.datae(!\Add1~17_sumout ),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0 .lut_mask = 64'h0001000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N21
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1591w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1591w[3]~0_combout  = ( \Add4~9_sumout  & ( !\Add4~1_sumout  & ( (\Add4~13_sumout  & (\Add4~17_sumout  & (!\Add4~21_sumout  & \Add4~5_sumout ))) ) ) )

	.dataa(!\Add4~13_sumout ),
	.datab(!\Add4~17_sumout ),
	.datac(!\Add4~21_sumout ),
	.datad(!\Add4~5_sumout ),
	.datae(!\Add4~9_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1591w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1591w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1591w[3]~0 .lut_mask = 64'h0000001000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1591w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a213 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1591w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a213_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a213 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a177~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a213~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a249~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a285~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a177~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a213~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a249~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a285~portbdataout ))))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a177~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a213~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2])) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a249~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a285~portbdataout ))))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a177~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a213~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a249~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a285~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a249~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a285~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a177~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a213~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3 .lut_mask = 64'h04158C9D2637AEBF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout  = ( !\Add1~13_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout  & ( (!\Add1~5_sumout  & (\camera|wren~q  & (\Add1~21_sumout  & \Add1~17_sumout ))) ) ) 
// )

	.dataa(!\Add1~5_sumout ),
	.datab(!\camera|wren~q ),
	.datac(!\Add1~21_sumout ),
	.datad(!\Add1~17_sumout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0 .lut_mask = 64'h0000000000020000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1655w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1655w[3]~0_combout  = ( \Add4~9_sumout  & ( !\Add4~13_sumout  & ( (!\Add4~17_sumout  & (\Add4~21_sumout  & (!\Add4~1_sumout  & \Add4~5_sumout ))) ) ) )

	.dataa(!\Add4~17_sumout ),
	.datab(!\Add4~21_sumout ),
	.datac(!\Add4~1_sumout ),
	.datad(!\Add4~5_sumout ),
	.datae(!\Add4~9_sumout ),
	.dataf(!\Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1655w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1655w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1655w[3]~0 .lut_mask = 64'h0000002000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1655w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a258 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a258_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a258 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N3
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout  & ( \Add1~17_sumout  & ( (!\Add1~9_sumout  & (!\Add1~1_sumout  & (!\Add1~13_sumout  & \Add1~21_sumout ))) ) ) 
// )

	.dataa(!\Add1~9_sumout ),
	.datab(!\Add1~1_sumout ),
	.datac(!\Add1~13_sumout ),
	.datad(!\Add1~21_sumout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout ),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0 .lut_mask = 64'h0000000000000080;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1614w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1614w[3]~0_combout  = ( \Add4~21_sumout  & ( \Add4~5_sumout  & ( (!\Add4~9_sumout  & (!\Add4~17_sumout  & (!\Add4~1_sumout  & !\Add4~13_sumout ))) ) ) )

	.dataa(!\Add4~9_sumout ),
	.datab(!\Add4~17_sumout ),
	.datac(!\Add4~1_sumout ),
	.datad(!\Add4~13_sumout ),
	.datae(!\Add4~21_sumout ),
	.dataf(!\Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1614w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1614w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1614w[3]~0 .lut_mask = 64'h0000000000008000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1614w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a222 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1614w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a222_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a222 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N51
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout  & ( \Add1~21_sumout  & ( (!\Add1~9_sumout  & (!\Add1~1_sumout  & (!\Add1~13_sumout  & !\Add1~17_sumout ))) ) 
// ) )

	.dataa(!\Add1~9_sumout ),
	.datab(!\Add1~1_sumout ),
	.datac(!\Add1~13_sumout ),
	.datad(!\Add1~17_sumout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout ),
	.dataf(!\Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0 .lut_mask = 64'h0000000000008000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1520w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1520w[3]~0_combout  = ( !\Add4~1_sumout  & ( \Add4~5_sumout  & ( (!\Add4~17_sumout  & (!\Add4~13_sumout  & (!\Add4~9_sumout  & !\Add4~21_sumout ))) ) ) )

	.dataa(!\Add4~17_sumout ),
	.datab(!\Add4~13_sumout ),
	.datac(!\Add4~9_sumout ),
	.datad(!\Add4~21_sumout ),
	.datae(!\Add4~1_sumout ),
	.dataf(!\Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1520w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1520w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1520w[3]~0 .lut_mask = 64'h0000000080000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1520w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a150 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1520w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a150 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout  = ( \Add1~21_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout  & ( (\camera|wren~q  & (!\Add1~5_sumout  & (!\Add1~13_sumout  & !\Add1~17_sumout ))) ) ) 
// )

	.dataa(!\camera|wren~q ),
	.datab(!\Add1~5_sumout ),
	.datac(!\Add1~13_sumout ),
	.datad(!\Add1~17_sumout ),
	.datae(!\Add1~21_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0 .lut_mask = 64'h0000000000004000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1561w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1561w[3]~0_combout  = ( !\Add4~1_sumout  & ( \Add4~5_sumout  & ( (\Add4~9_sumout  & (!\Add4~17_sumout  & (!\Add4~21_sumout  & !\Add4~13_sumout ))) ) ) )

	.dataa(!\Add4~9_sumout ),
	.datab(!\Add4~17_sumout ),
	.datac(!\Add4~21_sumout ),
	.datad(!\Add4~13_sumout ),
	.datae(!\Add4~1_sumout ),
	.dataf(!\Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1561w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1561w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1561w[3]~0 .lut_mask = 64'h0000000040000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1561w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a186 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a186_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a186 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a150~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a186~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a222~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a258~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a150~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a186~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a222~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a258~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a150~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a186~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2])) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a222~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] 
// & (\buffer|memoria_rtl_0|auto_generated|ram_block1a258~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a150~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a186~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a222~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a258~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a258~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a222~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a150~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a186~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout  & ( \Add1~21_sumout  & ( (!\Add1~9_sumout  & (!\Add1~1_sumout  & (!\Add1~17_sumout  & !\Add1~13_sumout ))) ) 
// ) )

	.dataa(!\Add1~9_sumout ),
	.datab(!\Add1~1_sumout ),
	.datac(!\Add1~17_sumout ),
	.datad(!\Add1~13_sumout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout ),
	.dataf(!\Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0 .lut_mask = 64'h0000000000008000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N15
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1531w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1531w[3]~0_combout  = ( !\Add4~9_sumout  & ( !\Add4~1_sumout  & ( (!\Add4~13_sumout  & (\Add4~17_sumout  & (!\Add4~21_sumout  & \Add4~5_sumout ))) ) ) )

	.dataa(!\Add4~13_sumout ),
	.datab(!\Add4~17_sumout ),
	.datac(!\Add4~21_sumout ),
	.datad(!\Add4~5_sumout ),
	.datae(!\Add4~9_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1531w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1531w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1531w[3]~0 .lut_mask = 64'h0020000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1531w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a159 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1531w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a159_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a159 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N15
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout  = ( \Add1~21_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout  & ( (!\Add1~13_sumout  & (\camera|wren~q  & (\Add1~5_sumout  & !\Add1~17_sumout ))) ) ) 
// )

	.dataa(!\Add1~13_sumout ),
	.datab(!\camera|wren~q ),
	.datac(!\Add1~5_sumout ),
	.datad(!\Add1~17_sumout ),
	.datae(!\Add1~21_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0 .lut_mask = 64'h0000000000000200;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1571w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1571w[3]~0_combout  = ( !\Add4~1_sumout  & ( \Add4~5_sumout  & ( (\Add4~17_sumout  & (!\Add4~13_sumout  & (\Add4~9_sumout  & !\Add4~21_sumout ))) ) ) )

	.dataa(!\Add4~17_sumout ),
	.datab(!\Add4~13_sumout ),
	.datac(!\Add4~9_sumout ),
	.datad(!\Add4~21_sumout ),
	.datae(!\Add4~1_sumout ),
	.dataf(!\Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1571w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1571w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1571w[3]~0 .lut_mask = 64'h0000000004000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1571w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a195 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1571w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a195_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a195 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout  & ( \Add1~17_sumout  & ( (!\Add1~9_sumout  & (!\Add1~1_sumout  & (\Add1~21_sumout  & !\Add1~13_sumout ))) ) ) 
// )

	.dataa(!\Add1~9_sumout ),
	.datab(!\Add1~1_sumout ),
	.datac(!\Add1~21_sumout ),
	.datad(!\Add1~13_sumout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~1_combout ),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0 .lut_mask = 64'h0000000000000800;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1625w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1625w[3]~0_combout  = ( \Add4~21_sumout  & ( !\Add4~1_sumout  & ( (!\Add4~9_sumout  & (\Add4~17_sumout  & (!\Add4~13_sumout  & \Add4~5_sumout ))) ) ) )

	.dataa(!\Add4~9_sumout ),
	.datab(!\Add4~17_sumout ),
	.datac(!\Add4~13_sumout ),
	.datad(!\Add4~5_sumout ),
	.datae(!\Add4~21_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1625w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1625w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1625w[3]~0 .lut_mask = 64'h0000002000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1625w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a231 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1625w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a231_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a231 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N27
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout  = ( !\Add1~13_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout  & ( (\camera|wren~q  & (\Add1~5_sumout  & (\Add1~21_sumout  & \Add1~17_sumout ))) ) ) )

	.dataa(!\camera|wren~q ),
	.datab(!\Add1~5_sumout ),
	.datac(!\Add1~21_sumout ),
	.datad(!\Add1~17_sumout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0 .lut_mask = 64'h0000000000010000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1665w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1665w[3]~0_combout  = ( \Add4~9_sumout  & ( !\Add4~13_sumout  & ( (!\Add4~1_sumout  & (\Add4~21_sumout  & (\Add4~17_sumout  & \Add4~5_sumout ))) ) ) )

	.dataa(!\Add4~1_sumout ),
	.datab(!\Add4~21_sumout ),
	.datac(!\Add4~17_sumout ),
	.datad(!\Add4~5_sumout ),
	.datae(!\Add4~9_sumout ),
	.dataf(!\Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1665w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1665w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1665w[3]~0 .lut_mask = 64'h0000000200000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1665w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a267 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1665w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a267_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a267 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a231~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a267~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a159~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a195~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a231~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a267~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a159~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a195~portbdataout ))))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a231~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a267~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a159~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a195~portbdataout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a231~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a267~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a159~portbdataout 
// )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a195~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a159~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a195~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a231~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a267~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout  = ( \Add1~21_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~0_combout  & ( (\Add1~17_sumout  & (\camera|wren~q  & (!\Add1~13_sumout  & !\Add1~5_sumout ))) ) ) 
// )

	.dataa(!\Add1~17_sumout ),
	.datab(!\camera|wren~q ),
	.datac(!\Add1~13_sumout ),
	.datad(!\Add1~5_sumout ),
	.datae(!\Add1~21_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0 .lut_mask = 64'h0000000000001000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N45
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1675w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1675w[3]~0_combout  = ( !\Add4~1_sumout  & ( \Add4~5_sumout  & ( (!\Add4~17_sumout  & (\Add4~13_sumout  & (\Add4~21_sumout  & \Add4~9_sumout ))) ) ) )

	.dataa(!\Add4~17_sumout ),
	.datab(!\Add4~13_sumout ),
	.datac(!\Add4~21_sumout ),
	.datad(!\Add4~9_sumout ),
	.datae(!\Add4~1_sumout ),
	.dataf(!\Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1675w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1675w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1675w[3]~0 .lut_mask = 64'h0000000000020000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1675w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a276 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1675w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a276_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a276 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout  = ( \Add1~21_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout  & ( (!\Add1~17_sumout  & (!\Add1~9_sumout  & (\Add1~1_sumout  & !\Add1~13_sumout ))) ) ) 
// )

	.dataa(!\Add1~17_sumout ),
	.datab(!\Add1~9_sumout ),
	.datac(!\Add1~1_sumout ),
	.datad(!\Add1~13_sumout ),
	.datae(!\Add1~21_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0 .lut_mask = 64'h0000000000000800;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1541w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1541w[3]~0_combout  = ( !\Add4~1_sumout  & ( \Add4~5_sumout  & ( (!\Add4~17_sumout  & (!\Add4~9_sumout  & (\Add4~13_sumout  & !\Add4~21_sumout ))) ) ) )

	.dataa(!\Add4~17_sumout ),
	.datab(!\Add4~9_sumout ),
	.datac(!\Add4~13_sumout ),
	.datad(!\Add4~21_sumout ),
	.datae(!\Add4~1_sumout ),
	.dataf(!\Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1541w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1541w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1541w[3]~0 .lut_mask = 64'h0000000008000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1541w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a168 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1541w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a168 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout  = ( \Add1~21_sumout  & ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~0_combout  & ( (!\Add1~17_sumout  & (\camera|wren~q  & (!\Add1~13_sumout  & !\Add1~5_sumout ))) ) ) 
// )

	.dataa(!\Add1~17_sumout ),
	.datab(!\camera|wren~q ),
	.datac(!\Add1~13_sumout ),
	.datad(!\Add1~5_sumout ),
	.datae(!\Add1~21_sumout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0 .lut_mask = 64'h0000000000002000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1581w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1581w[3]~0_combout  = ( !\Add4~21_sumout  & ( !\Add4~1_sumout  & ( (\Add4~9_sumout  & (!\Add4~17_sumout  & (\Add4~5_sumout  & \Add4~13_sumout ))) ) ) )

	.dataa(!\Add4~9_sumout ),
	.datab(!\Add4~17_sumout ),
	.datac(!\Add4~5_sumout ),
	.datad(!\Add4~13_sumout ),
	.datae(!\Add4~21_sumout ),
	.dataf(!\Add4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1581w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1581w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1581w[3]~0 .lut_mask = 64'h0004000000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1581w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a204 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a204_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a204 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N15
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout  & ( !\Add1~13_sumout  & ( (\Add1~1_sumout  & (\Add1~17_sumout  & (\Add1~21_sumout  & !\Add1~9_sumout ))) ) ) 
// )

	.dataa(!\Add1~1_sumout ),
	.datab(!\Add1~17_sumout ),
	.datac(!\Add1~21_sumout ),
	.datad(!\Add1~9_sumout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~1_combout ),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0 .lut_mask = 64'h0000010000000000;
defparam \buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N51
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1635w[3]~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1635w[3]~0_combout  = ( \Add4~13_sumout  & ( !\Add4~9_sumout  & ( (!\Add4~17_sumout  & (\Add4~21_sumout  & (\Add4~5_sumout  & !\Add4~1_sumout ))) ) ) )

	.dataa(!\Add4~17_sumout ),
	.datab(!\Add4~21_sumout ),
	.datac(!\Add4~5_sumout ),
	.datad(!\Add4~1_sumout ),
	.datae(!\Add4~13_sumout ),
	.dataf(!\Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1635w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1635w[3]~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1635w[3]~0 .lut_mask = 64'h0000020000000000;
defparam \buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1635w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a240 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1635w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a240_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_first_bit_number = 6;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a240 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a204~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a240~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a276~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a204~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a240~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a276~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a204~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a240~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a276~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a204~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a240~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a276~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a276~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a168~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a204~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a240~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2 .lut_mask = 64'h018923AB45CD67EF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])) # 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0])))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~3_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~0_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~1_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N18
cyclonev_lcell_comb \red~37 (
// Equation(s):
// \red~37_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout  & ( ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]) # (\red~44_combout 
// )) # (\red~35_combout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout  & ( (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5])) # (\red~44_combout )) # (\red~35_combout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout  & ( (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5])) # (\red~44_combout )) # (\red~35_combout ) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout  & ( (\red~44_combout ) # (\red~35_combout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\red~35_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datad(!\red~44_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n0_mux_dataout~4_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w6_n1_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~37 .extended_lut = "off";
defparam \red~37 .lut_mask = 64'h33FFB3FF73FFF3FF;
defparam \red~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N20
dffeas \red[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\red~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(red[5]),
	.prn(vcc));
// synopsys translate_off
defparam \red[5] .is_wysiwyg = "true";
defparam \red[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N27
cyclonev_lcell_comb \vga|VGA_R[5]~1 (
// Equation(s):
// \vga|VGA_R[5]~1_combout  = ( \vga|y [4] & ( \vga|LessThan3~1_combout  & ( (!\vga|LessThan0~0_combout  & red[5]) ) ) ) # ( !\vga|y [4] & ( \vga|LessThan3~1_combout  & ( (!\vga|LessThan0~0_combout  & (red[5] & !\vga|LessThan3~0_combout )) ) ) ) # ( \vga|y 
// [4] & ( !\vga|LessThan3~1_combout  & ( (!\vga|LessThan0~0_combout  & red[5]) ) ) ) # ( !\vga|y [4] & ( !\vga|LessThan3~1_combout  & ( (!\vga|LessThan0~0_combout  & red[5]) ) ) )

	.dataa(!\vga|LessThan0~0_combout ),
	.datab(!red[5]),
	.datac(!\vga|LessThan3~0_combout ),
	.datad(gnd),
	.datae(!\vga|y [4]),
	.dataf(!\vga|LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGA_R[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGA_R[5]~1 .extended_lut = "off";
defparam \vga|VGA_R[5]~1 .lut_mask = 64'h2222222220202222;
defparam \vga|VGA_R[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a331 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a331_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a331 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N21
cyclonev_lcell_comb \red~38 (
// Equation(s):
// \red~38_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a340  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a331~portbdataout  ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a340  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a331~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a340  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a331~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a340 ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a331~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~38 .extended_lut = "off";
defparam \red~38 .lut_mask = 64'h00005555AAAAFFFF;
defparam \red~38 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a313 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a313_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a313 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a322 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a322_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a322 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a304 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a304_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a304 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a295 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1708w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a295_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a295 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a304~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a295~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a313~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a322~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a304~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a295~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a313~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a322~portbdataout ))))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a304~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a295~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a313~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a322~portbdataout ))))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a304~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a295~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a313~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a322~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a313~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a322~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a304~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a295~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N0
cyclonev_lcell_comb \red~39 (
// Equation(s):
// \red~39_combout  = ( \red~38_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout  & ( (\red~36_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2]))) ) ) ) # ( !\red~38_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \red~36_combout ) ) ) ) # ( \red~38_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \red~36_combout )) ) ) )

	.dataa(gnd),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\red~36_combout ),
	.datae(!\red~38_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w7_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~39 .extended_lut = "off";
defparam \red~39 .lut_mask = 64'h0000000C00F000FC;
defparam \red~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a133 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a133 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a97 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1447w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1392w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y26_N51
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a25~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a25~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a25~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a25~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a133~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a97~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .lut_mask = 64'h202570752A2F7A7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a142 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a142 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1362w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a106 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1457w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1402w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a106~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a106~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a106~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout  & 
// ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a106~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a142~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a106~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a79 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1426w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1372w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1325w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a115 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1467w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y16_N27
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a115~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a43~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a79~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a115~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a43~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a79~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a115~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a43~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a79~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a115~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a43~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a79~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a79~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a115~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1382w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a124 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1342w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a88 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1437w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a88~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a52~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a88~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a52~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout ))))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a88~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3])) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a52~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout ))))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a88~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a52~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a124~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a88~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .lut_mask = 64'h04158C9D2637AEBF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] 
// & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] 
// & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout  & 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4 .lut_mask = 64'h0027AA275527FF27;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a178 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1551w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a178 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a160 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1531w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a160 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a151 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1520w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a151 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a169 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1541w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a169_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a169 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a151~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a178~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a151~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a178~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a151~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] 
// & (\buffer|memoria_rtl_0|auto_generated|ram_block1a178~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a151~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a178~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a178~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a160~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a151~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a169~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a196 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1571w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a196 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a205 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a205_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a205 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a187 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a187_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a187 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a214 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1591w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a214_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a214 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a187~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a205~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a196~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a187~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a205~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a196~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a187~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a205~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a196~portbdataout  & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a187~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a205~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a196~portbdataout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a196~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a205~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a187~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a214~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a277 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1675w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a277_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a277 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a286 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1685w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a286_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a286 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a259 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a259_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a259 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a268 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1665w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a268_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a268 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a268~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a277~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a268~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a277~portbdataout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a268~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a277~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a268~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a277~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout 
// ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a277~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a286~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a259~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a268~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3 .lut_mask = 64'h0047CC473347FF47;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a223 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1614w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a223_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a223 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a241 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1635w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a241_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a241 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a232 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1625w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a232_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a232 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a250 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a250_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_first_bit_number = 7;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a250 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a232~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a223~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a241~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a232~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a223~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a241~portbdataout ))))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a232~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a223~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a241~portbdataout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a232~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a223~portbdataout 
// )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a241~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a223~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a241~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a232~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a250~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~0_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~1_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~3_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4 .lut_mask = 64'h404C434F707C737F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N36
cyclonev_lcell_comb \red~40 (
// Equation(s):
// \red~40_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]) # ((\red~39_combout 
// ) # (\red~35_combout )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout  & ( (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [4])) # (\red~39_combout )) # (\red~35_combout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout  & ( (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [4])) # (\red~39_combout )) # (\red~35_combout ) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout  & ( (\red~39_combout ) # (\red~35_combout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datab(!\red~35_combout ),
	.datac(!\red~39_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n0_mux_dataout~4_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w7_n1_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~40 .extended_lut = "off";
defparam \red~40 .lut_mask = 64'h3F3FBF3F3FBFBFBF;
defparam \red~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y27_N37
dffeas \red[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\red~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(red[6]),
	.prn(vcc));
// synopsys translate_off
defparam \red[6] .is_wysiwyg = "true";
defparam \red[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N9
cyclonev_lcell_comb \vga|VGA_R[6]~2 (
// Equation(s):
// \vga|VGA_R[6]~2_combout  = ( red[6] & ( (!\vga|LessThan0~0_combout  & ((!\vga|LessThan3~1_combout ) # ((!\vga|LessThan3~0_combout ) # (\vga|y [4])))) ) )

	.dataa(!\vga|LessThan0~0_combout ),
	.datab(!\vga|LessThan3~1_combout ),
	.datac(!\vga|LessThan3~0_combout ),
	.datad(!\vga|y [4]),
	.datae(!red[6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGA_R[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGA_R[6]~2 .extended_lut = "off";
defparam \vga|VGA_R[6]~2 .lut_mask = 64'h0000A8AA0000A8AA;
defparam \vga|VGA_R[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a332 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a332_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a332 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N12
cyclonev_lcell_comb \camera|rgb~2 (
// Equation(s):
// \camera|rgb~2_combout  = ( \camera|rgb [3] & ( \camera|ipsilonzero~1_combout  & ( ((!\camera|always0~2_combout ) # ((!\camera|state.COUNT~q ) # (!\camera|quantidade~0_combout ))) # (\camera|achei~q ) ) ) ) # ( !\camera|rgb [3] & ( 
// \camera|ipsilonzero~1_combout  & ( (\camera|state.COUNT~q  & (\camera|quantidade~0_combout  & ((!\camera|always0~2_combout ) # (\camera|achei~q )))) ) ) ) # ( \camera|rgb [3] & ( !\camera|ipsilonzero~1_combout  & ( (!\camera|state.COUNT~q ) # 
// ((!\camera|quantidade~0_combout ) # ((\camera|achei~q  & \camera|always0~2_combout ))) ) ) ) # ( !\camera|rgb [3] & ( !\camera|ipsilonzero~1_combout  & ( (\camera|achei~q  & (\camera|always0~2_combout  & (\camera|state.COUNT~q  & 
// \camera|quantidade~0_combout ))) ) ) )

	.dataa(!\camera|achei~q ),
	.datab(!\camera|always0~2_combout ),
	.datac(!\camera|state.COUNT~q ),
	.datad(!\camera|quantidade~0_combout ),
	.datae(!\camera|rgb [3]),
	.dataf(!\camera|ipsilonzero~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|rgb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|rgb~2 .extended_lut = "off";
defparam \camera|rgb~2 .lut_mask = 64'h0001FFF1000DFFFD;
defparam \camera|rgb~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y21_N14
dffeas \camera|rgb[3] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|rgb~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|rgb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|rgb[3] .is_wysiwyg = "true";
defparam \camera|rgb[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a336 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode994w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode994w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1759w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6],\camera|rgb [3]}),
	.portaaddr({\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,
\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a336_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a336 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N54
cyclonev_lcell_comb \red~41 (
// Equation(s):
// \red~41_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a332~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a341  ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a332~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a341  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a332~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a341  & ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a332~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a341 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~41 .extended_lut = "off";
defparam \red~41 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \red~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a296 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1708w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a296_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a296 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a305 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a305_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a305 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a314 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a314_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a314 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a323 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a323_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a323 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a314~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a323~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a296~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a305~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a314~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a323~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a296~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a305~portbdataout ))))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a314~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a323~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a296~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a305~portbdataout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a314~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a323~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a296~portbdataout 
// )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a305~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a296~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a305~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a314~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a323~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0 .lut_mask = 64'h404C707C434F737F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N42
cyclonev_lcell_comb \red~42 (
// Equation(s):
// \red~42_combout  = ( \red~41_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0_combout  & ( (\red~36_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1]))) ) ) ) # ( !\red~41_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \red~36_combout ) ) ) ) # ( \red~41_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0_combout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \red~36_combout )) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\red~36_combout ),
	.datad(gnd),
	.datae(!\red~41_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w8_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~42 .extended_lut = "off";
defparam \red~42 .lut_mask = 64'h000004040A0A0E0E;
defparam \red~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1362w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a71 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1402w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a143 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a143 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a107 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1457w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N15
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a143~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a35~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a143~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a35~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & \buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a143~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a35~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a143~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a35~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a71~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a143~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a107~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3 .lut_mask = 64'h407043734C7C4F7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a134 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a134 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a98 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1447w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1392w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a134~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a98~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2 .lut_mask = 64'h404370734C4F7C7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1372w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a80 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1426w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1325w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a116 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1467w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a116~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a80~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a116~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a80~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a116~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a80~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a116~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a80~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a80~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a116~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1382w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a89 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1437w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1342w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a125 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a53~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a89~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a53~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) 
// # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a89~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a53~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a89~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a53~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a89~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a89~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a125~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1 .lut_mask = 64'h0434C4F40737C7F7;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] 
// & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] 
// & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4 .lut_mask = 64'h012389AB4567CDEF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a215 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1591w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a215_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a215 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a197 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1571w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a197_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a197 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a188 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a188_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a188 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a206 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a206_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a206 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y26_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a206~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a197~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a215~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a206~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a197~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a215~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a206~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a197~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a215~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a206~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a197~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a215~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a215~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a197~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a188~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a206~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a161 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1531w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a161_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a161 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a170 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1541w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a170_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a170 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a152 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1520w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a152 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a179 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1551w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a179_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a179 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N15
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a179~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a170~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a161~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a179~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a170~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a161~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a179~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a170~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a161~portbdataout  & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a179~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a170~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a161~portbdataout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a161~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a170~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a152~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a179~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a251 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a251_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a251 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a224 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1614w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a224_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a224 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a233 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1625w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a233_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a233 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a242 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1635w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a242_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a242 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y26_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a233~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a242~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a251~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a233~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a242~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a251~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a233~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a242~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a251~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a233~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a242~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a251~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a251~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a224~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a233~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a242~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a278 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1675w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a278_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a278 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a269 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1665w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a269_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a269 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a287 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1685w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a287_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a287 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a260 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [6]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a260_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_first_bit_number = 8;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a260 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N51
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a260~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a278~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a269~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a260~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a278~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a269~portbdataout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a260~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a278~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a269~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a260~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a278~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a269~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a278~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a269~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a287~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a260~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3 .lut_mask = 64'h024613578ACE9BDF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3_combout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1_combout )) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1_combout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~1_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~0_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~2_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4 .lut_mask = 64'h048C26AE159D37BF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N54
cyclonev_lcell_comb \red~43 (
// Equation(s):
// \red~43_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4_combout  & ( ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]) # (\red~42_combout 
// )) # (\red~35_combout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4_combout  & ( (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5])) # (\red~42_combout )) # (\red~35_combout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4_combout  & ( (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5])) # (\red~42_combout )) # (\red~35_combout ) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4_combout  & ( (\red~42_combout ) # (\red~35_combout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\red~35_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datad(!\red~42_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n0_mux_dataout~4_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w8_n1_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\red~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \red~43 .extended_lut = "off";
defparam \red~43 .lut_mask = 64'h33FFB3FF73FFF3FF;
defparam \red~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y25_N55
dffeas \red[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\red~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(red[7]),
	.prn(vcc));
// synopsys translate_off
defparam \red[7] .is_wysiwyg = "true";
defparam \red[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N15
cyclonev_lcell_comb \vga|VGA_R[7]~3 (
// Equation(s):
// \vga|VGA_R[7]~3_combout  = ( \vga|LessThan3~1_combout  & ( red[7] & ( (!\vga|LessThan0~0_combout  & ((!\vga|LessThan3~0_combout ) # (\vga|y [4]))) ) ) ) # ( !\vga|LessThan3~1_combout  & ( red[7] & ( !\vga|LessThan0~0_combout  ) ) )

	.dataa(!\vga|LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\vga|y [4]),
	.datad(!\vga|LessThan3~0_combout ),
	.datae(!\vga|LessThan3~1_combout ),
	.dataf(!red[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGA_R[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGA_R[7]~3 .extended_lut = "off";
defparam \vga|VGA_R[7]~3 .lut_mask = 64'h00000000AAAAAA0A;
defparam \vga|VGA_R[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a111 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1467w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a75 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1426w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1372w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1325w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a75~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a111~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a75~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a111~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a75~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a111~portbdataout )))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a75~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a111~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a111~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a75~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a129 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a129 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a93 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1447w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1392w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N45
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a93~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a21~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a129~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a93~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a21~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a129~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a93~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a21~portbdataout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a129~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a93~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a21~portbdataout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a129~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a129~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a93~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .lut_mask = 64'h4403770344CF77CF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a138 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a138_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a138 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1362w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1402w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1457w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a102~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a30~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a138~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a102~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a30~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a138~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a102~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a30~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a138~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a102~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a30~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a138~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a138~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a102~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .lut_mask = 64'h018923AB45CD67EF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1342w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1382w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a84 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1437w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a120 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout ))))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout 
// )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a84~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a120~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .lut_mask = 64'h202A707A252F757F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])) # 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] 
// & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4 .lut_mask = 64'h4700473347CC47FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a327 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a327_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a327 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y28_N42
cyclonev_lcell_comb \green~0 (
// Equation(s):
// \green~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a336~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a327~portbdataout  ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a336~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a327~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a336~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a327~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a336~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a327~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\green~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \green~0 .extended_lut = "off";
defparam \green~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \green~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a318 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a318_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a318 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a309 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a309_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a309 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a300 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a300_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a300 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a291 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1708w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a291_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a291 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a300~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a291~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a309~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a318~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a300~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a291~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a309~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a318~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a300~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a291~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a309~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a318~portbdataout )))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a300~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a291~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a309~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a318~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a318~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a309~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a300~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a291~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N6
cyclonev_lcell_comb \green~1 (
// Equation(s):
// \green~1_combout  = ( \green~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout  & ( (\red~36_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1]))) ) ) ) # ( !\green~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout  & ( (\red~36_combout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( \green~0_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout  & ( (\red~36_combout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) ) ) )

	.dataa(!\red~36_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(gnd),
	.datae(!\green~0_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w3_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\green~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \green~1 .extended_lut = "off";
defparam \green~1 .lut_mask = 64'h0000101044445454;
defparam \green~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a246 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a246_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a246 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a219 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1614w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a219_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a219 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a237 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1635w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a237_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a237 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a228 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1625w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a228_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a228 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a237~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a228~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a237~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a228~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a237~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a228~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a237~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a228~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a246~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a219~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a237~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a228~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a192 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1571w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a192 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a183 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a183_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a183 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a201 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a201_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a201 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a210 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1591w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a210_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a210 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a210~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a210~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a210~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a210~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a192~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a183~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a201~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a210~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1 .lut_mask = 64'h0A225F220A775F77;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a273 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1675w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a273_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a273 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a282 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1685w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a282_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a282 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a255 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a255_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a255 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a264 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1665w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a264_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a264 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a255~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a264~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a273~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a255~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a264~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a273~portbdataout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a255~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a264~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a273~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a255~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a264~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a273~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout 
// ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a273~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a282~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a255~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a264~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3 .lut_mask = 64'h0027AA275527FF27;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a165 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1541w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a165 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a156 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1531w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a156_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a156 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a147 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1520w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a147 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a174 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1551w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [3]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a174_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_first_bit_number = 3;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a174 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a174~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a156~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a174~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a156~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a174~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a156~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a174~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a156~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a165~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a156~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a147~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a174~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~2_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~1_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~3_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4 .lut_mask = 64'h024613578ACE9BDF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N54
cyclonev_lcell_comb \green~2 (
// Equation(s):
// \green~2_combout  = ( \green~1_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout  ) ) # ( !\green~1_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [4])))) # (\red~35_combout ) ) ) ) # ( \green~1_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout  ) ) # ( !\green~1_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout  & ( ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & \buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout ))) # (\red~35_combout ) ) ) )

	.dataa(!\red~35_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n0_mux_dataout~4_combout ),
	.datae(!\green~1_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w3_n1_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\green~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \green~2 .extended_lut = "off";
defparam \green~2 .lut_mask = 64'h55D5FFFF75F5FFFF;
defparam \green~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y27_N55
dffeas \green[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\green~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(green[5]),
	.prn(vcc));
// synopsys translate_off
defparam \green[5] .is_wysiwyg = "true";
defparam \green[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N12
cyclonev_lcell_comb \vga|VGA_G[5]~0 (
// Equation(s):
// \vga|VGA_G[5]~0_combout  = ( \vga|y [4] & ( green[5] & ( !\vga|LessThan0~0_combout  ) ) ) # ( !\vga|y [4] & ( green[5] & ( (!\vga|LessThan0~0_combout  & ((!\vga|LessThan3~0_combout ) # (!\vga|LessThan3~1_combout ))) ) ) )

	.dataa(!\vga|LessThan0~0_combout ),
	.datab(!\vga|LessThan3~0_combout ),
	.datac(gnd),
	.datad(!\vga|LessThan3~1_combout ),
	.datae(!\vga|y [4]),
	.dataf(!green[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGA_G[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGA_G[5]~0 .extended_lut = "off";
defparam \vga|VGA_G[5]~0 .lut_mask = 64'h00000000AA88AAAA;
defparam \vga|VGA_G[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N33
cyclonev_lcell_comb \camera|rgb~3 (
// Equation(s):
// \camera|rgb~3_combout  = ( !\camera|LessThan2~1_combout  & ( (\camera|achei~q  & (!\SW[0]~input_o  & (\camera|always0~1_combout  & !\camera|LessThan3~2_combout ))) ) )

	.dataa(!\camera|achei~q ),
	.datab(!\SW[0]~input_o ),
	.datac(!\camera|always0~1_combout ),
	.datad(!\camera|LessThan3~2_combout ),
	.datae(gnd),
	.dataf(!\camera|LessThan2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera|rgb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera|rgb~3 .extended_lut = "off";
defparam \camera|rgb~3 .lut_mask = 64'h0400040000000000;
defparam \camera|rgb~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N35
dffeas \camera|rgb[4] (
	.clk(\GPIO_0[9]~inputCLKENA0_outclk ),
	.d(\camera|rgb~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\camera|rgb[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera|rgb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \camera|rgb[4] .is_wysiwyg = "true";
defparam \camera|rgb[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a337 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode994w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode994w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1759w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4],\camera|rgb [4]}),
	.portaaddr({\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,
\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a337_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a337 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a328 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a328_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a328 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N24
cyclonev_lcell_comb \green~3 (
// Equation(s):
// \green~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a337~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a328~portbdataout  ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a337~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a328~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a337~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a328~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a337~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a328~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\green~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \green~3 .extended_lut = "off";
defparam \green~3 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \green~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a310 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a310_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a310 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a292 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1708w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a292_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a292 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a301 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a301_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a301 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a319 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a319_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a319 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a301~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a319~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a292~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a310~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a301~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a319~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a292~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a310~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a301~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a319~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a292~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a310~portbdataout  & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a301~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a319~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a292~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a310~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a310~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a292~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a301~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a319~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N12
cyclonev_lcell_comb \green~4 (
// Equation(s):
// \green~4_combout  = ( \green~3_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout  & ( (\red~36_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2]))) ) ) ) # ( !\green~3_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout  & ( (\red~36_combout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( \green~3_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout  & ( (\red~36_combout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) ) ) )

	.dataa(!\red~36_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(gnd),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\green~3_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w4_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\green~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \green~4 .extended_lut = "off";
defparam \green~4 .lut_mask = 64'h0000004455005544;
defparam \green~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1392w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a94 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1447w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a130 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a130 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout ) 
// # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a94~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a130~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .lut_mask = 64'h04340737C4F4C7F7;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1325w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1372w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1426w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a112 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1467w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y25_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a112~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a40~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a112~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a40~portbdataout ))))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a112~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a40~portbdataout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a112~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a4~portbdataout 
// )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a40~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a112~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a103 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1457w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a67 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1402w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1362w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a139 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a139 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N39
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a103~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a103~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a103~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a103~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a103~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a67~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a139~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .lut_mask = 64'h04268CAE15379DBF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1342w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a85 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1437w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y37_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1382w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a121 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a121~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a121~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout ))))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a121~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a121~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a13~portbdataout 
// )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a85~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a121~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .lut_mask = 64'h50305F30503F5F3F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout )))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout )))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4 .lut_mask = 64'h028A139B46CE57DF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a211 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1591w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a211_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a211 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a184 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a184_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a184 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a193 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1571w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a193_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a193 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a202 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a202_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a202 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a193~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a202~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a184~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a211~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a193~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a202~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a184~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a211~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a193~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a202~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a184~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a211~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a193~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a202~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a184~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a211~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a211~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a184~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a193~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a202~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1 .lut_mask = 64'h018945CD23AB67EF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a220 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1614w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a220_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a220 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a238 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1635w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a238_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a238 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a229 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1625w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a229_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a229 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a247 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a247_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a247 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N21
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a229~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a247~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a220~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a238~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a229~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a247~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a220~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a238~portbdataout ))))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a229~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a247~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a220~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a238~portbdataout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a229~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a247~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a220~portbdataout 
// )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a238~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a220~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a238~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a229~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a247~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2 .lut_mask = 64'h202A707A252F757F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a175 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1551w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a175_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a175 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a166 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1541w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a166 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a157 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1531w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a157 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a148 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1520w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a148 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N57
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a175~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a166~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a157~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a148~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a283 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1685w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a283_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a283 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a256 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a256_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a256 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a274 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1675w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a274_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a274 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a265 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1665w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a265_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_first_bit_number = 4;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a265 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N33
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a274~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a265~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a256~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a283~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a274~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a265~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a256~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a283~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a274~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a265~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a256~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a283~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a274~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a265~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a256~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a283~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a283~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a256~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a274~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a265~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3 .lut_mask = 64'h018923AB45CD67EF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout )) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~1_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~2_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~0_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4 .lut_mask = 64'h04268CAE15379DBF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y25_N48
cyclonev_lcell_comb \green~5 (
// Equation(s):
// \green~5_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout  & ( ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]) # 
// (\green~4_combout )) # (\red~35_combout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout  & ( 
// (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5])) # (\green~4_combout )) # (\red~35_combout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout  & ( (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5])) # (\green~4_combout )) # (\red~35_combout ) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout  & ( (\green~4_combout ) # (\red~35_combout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\red~35_combout ),
	.datac(!\green~4_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n0_mux_dataout~4_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w4_n1_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\green~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \green~5 .extended_lut = "off";
defparam \green~5 .lut_mask = 64'h3F3FBF3F7F3FFF3F;
defparam \green~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y25_N49
dffeas \green[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\green~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(green[6]),
	.prn(vcc));
// synopsys translate_off
defparam \green[6] .is_wysiwyg = "true";
defparam \green[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N42
cyclonev_lcell_comb \vga|VGA_G[6]~1 (
// Equation(s):
// \vga|VGA_G[6]~1_combout  = ( \vga|y [4] & ( \vga|LessThan3~0_combout  & ( (green[6] & !\vga|LessThan0~0_combout ) ) ) ) # ( !\vga|y [4] & ( \vga|LessThan3~0_combout  & ( (green[6] & (!\vga|LessThan0~0_combout  & !\vga|LessThan3~1_combout )) ) ) ) # ( 
// \vga|y [4] & ( !\vga|LessThan3~0_combout  & ( (green[6] & !\vga|LessThan0~0_combout ) ) ) ) # ( !\vga|y [4] & ( !\vga|LessThan3~0_combout  & ( (green[6] & !\vga|LessThan0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!green[6]),
	.datac(!\vga|LessThan0~0_combout ),
	.datad(!\vga|LessThan3~1_combout ),
	.datae(!\vga|y [4]),
	.dataf(!\vga|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGA_G[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGA_G[6]~1 .extended_lut = "off";
defparam \vga|VGA_G[6]~1 .lut_mask = 64'h3030303030003030;
defparam \vga|VGA_G[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a329 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a329_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a329 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N36
cyclonev_lcell_comb \green~6 (
// Equation(s):
// \green~6_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a338  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a329~portbdataout  ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a338  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a329~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a338  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a329~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a338 ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a329~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\green~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \green~6 .extended_lut = "off";
defparam \green~6 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \green~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a293 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1708w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a293_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a293 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a320 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a320_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a320 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a302 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a302_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a302 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a311 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a311_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a311 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N57
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a302~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a311~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a293~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a320~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a302~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a311~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a293~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a320~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a302~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a311~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a293~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a320~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a302~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a311~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a293~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a320~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a293~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a320~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a302~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a311~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N45
cyclonev_lcell_comb \green~7 (
// Equation(s):
// \green~7_combout  = ( \green~6_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout  & ( (\red~36_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1]))) ) ) ) # ( !\green~6_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout  & ( (\red~36_combout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( \green~6_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout  & ( (\red~36_combout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) ) ) )

	.dataa(!\red~36_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(gnd),
	.datae(!\green~6_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w5_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\green~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \green~7 .extended_lut = "off";
defparam \green~7 .lut_mask = 64'h0000101044445454;
defparam \green~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a122 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1342w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1382w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a86 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1437w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a50~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a122~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a86~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .lut_mask = 64'h018945CD23AB67EF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a104 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1457w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1402w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a140 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a140 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1362w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N51
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a140~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a104~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a140~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a104~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a140~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a104~portbdataout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a140~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a104~portbdataout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a104~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a140~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .lut_mask = 64'h03440377CF44CF77;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1325w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1372w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1426w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a113 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1467w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a77~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a113~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a41~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a77~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a113~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a41~portbdataout ))))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a77~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a113~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a41~portbdataout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a77~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a113~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout 
// )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a41~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a77~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a113~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .lut_mask = 64'h440C770C443F773F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a131 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a131 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a95 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1447w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1392w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a95~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a131~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a95~portbdataout  & \buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a131~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a95~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a131~portbdataout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a23~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a95~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a131~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a131~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a95~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] 
// & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ))))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ))))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a212 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1591w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a212_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a212 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a185 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a185_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a185 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a194 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1571w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a194_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a194 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a203 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a203_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a203 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y27_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a194~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a203~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a185~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a212~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a194~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a203~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a185~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a212~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a194~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a203~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a185~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a212~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a194~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a203~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a185~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a212~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a212~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a185~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a194~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a203~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a167 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1541w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a167 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a176 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1551w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a176 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a158 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1531w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a158_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a158 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a149 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1520w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a149_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a149 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a158~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a149~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a176~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a158~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a149~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a176~portbdataout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a158~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a149~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a176~portbdataout )))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a158~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a149~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a176~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a167~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a176~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a158~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a149~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0 .lut_mask = 64'h021346578A9BCEDF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a284 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1685w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a284_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a284 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a275 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1675w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a275_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a275 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a266 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1665w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a266_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a266 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a257 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a257_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a257 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a266~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a284~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a266~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a284~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a266~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0])) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] 
// & (\buffer|memoria_rtl_0|auto_generated|ram_block1a284~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a266~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a284~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a284~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a275~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a266~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a257~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3 .lut_mask = 64'h0145236789CDABEF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a230 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1625w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a230_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a230 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a248 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a248_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a248 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a239 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1635w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a239_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a239 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a221 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1614w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\camera|rgb [4]}),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a221_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_first_bit_number = 5;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a221 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N48
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a230~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a230~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a230~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout )))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a230~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a230~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a248~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a239~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a221~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2 .lut_mask = 64'h021346578A9BCEDF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout  & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] 
// & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~1_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~0_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~3_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N54
cyclonev_lcell_comb \green~8 (
// Equation(s):
// \green~8_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout  & ( ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]) # 
// (\green~7_combout )) # (\red~35_combout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout  & ( 
// (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5])) # (\green~7_combout )) # (\red~35_combout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout  & ( (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5])) # (\green~7_combout )) # (\red~35_combout ) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout  & ( (\green~7_combout ) # (\red~35_combout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\red~35_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datad(!\green~7_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n0_mux_dataout~4_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w5_n1_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\green~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \green~8 .extended_lut = "off";
defparam \green~8 .lut_mask = 64'h33FFB3FF73FFF3FF;
defparam \green~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N55
dffeas \green[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\green~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(green[7]),
	.prn(vcc));
// synopsys translate_off
defparam \green[7] .is_wysiwyg = "true";
defparam \green[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N39
cyclonev_lcell_comb \vga|VGA_G[7]~2 (
// Equation(s):
// \vga|VGA_G[7]~2_combout  = ( \vga|y [4] & ( green[7] & ( !\vga|LessThan0~0_combout  ) ) ) # ( !\vga|y [4] & ( green[7] & ( (!\vga|LessThan0~0_combout  & ((!\vga|LessThan3~1_combout ) # (!\vga|LessThan3~0_combout ))) ) ) )

	.dataa(!\vga|LessThan0~0_combout ),
	.datab(!\vga|LessThan3~1_combout ),
	.datac(!\vga|LessThan3~0_combout ),
	.datad(gnd),
	.datae(!\vga|y [4]),
	.dataf(!green[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGA_G[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGA_G[7]~2 .extended_lut = "off";
defparam \vga|VGA_G[7]~2 .lut_mask = 64'h00000000A8A8AAAA;
defparam \vga|VGA_G[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y25_N15
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a333 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode994w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode994w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1759w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout ,\~GND~combout }),
	.portaaddr({\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,
\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a333_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a333 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a324 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a324_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a324 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N42
cyclonev_lcell_comb \blue~0 (
// Equation(s):
// \blue~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a333~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a324~portbdataout  ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a333~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a324~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a333~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a324~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a333~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a324~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\blue~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \blue~0 .extended_lut = "off";
defparam \blue~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \blue~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a288 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1708w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a288_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a288 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a315 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a315_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a315 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a306 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a306_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a306 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a297 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a297_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a297 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a306~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a297~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a288~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a315~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a306~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a297~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a288~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a315~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a306~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a297~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a288~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a315~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a306~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a297~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a288~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a315~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a288~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a315~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a306~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a297~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N3
cyclonev_lcell_comb \blue~1 (
// Equation(s):
// \blue~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout  & ( (\red~36_combout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout  & ( (\red~36_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\blue~0_combout ))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout  & ( (\red~36_combout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \blue~0_combout )) ) ) )

	.dataa(!\red~36_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\blue~0_combout ),
	.datad(gnd),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\blue~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \blue~1 .extended_lut = "off";
defparam \blue~1 .lut_mask = 64'h0101000045454444;
defparam \blue~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a81 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1437w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a117 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1342w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1382w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a81~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a117~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a81~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a117~portbdataout ))))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a81~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a117~portbdataout ))))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a81~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a117~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a81~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a117~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a108 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1467w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1426w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1325w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1372w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a72~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a108~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a72~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a108~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) 
// # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a72~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a108~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a72~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a108~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a108~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a99 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1457w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1362w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a135 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a135 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1402w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a99~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a99~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a99~portbdataout )))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a99~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a99~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a135~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h028A139B46CE57DF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1392w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a90 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1447w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a126 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a90~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a126~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a90~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a126~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a90~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a126~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout )))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a90~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a126~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a90~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a126~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1]))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] 
// & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a144 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1520w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a144 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a162 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1541w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a162_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a162 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a171 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1551w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a171_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a171 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a153 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1531w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a153_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a153 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a153~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a162~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a171~portbdataout 
// ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a153~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a162~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a171~portbdataout ))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a153~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a144~portbdataout 
// ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a153~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a144~portbdataout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a144~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a162~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a171~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a153~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 .lut_mask = 64'h50505F5F303F303F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a207 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1591w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a207_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a207 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a180 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a180_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a180 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a198 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a198_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a198 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a189 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1571w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a189_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a189 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N42
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a189~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a207~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a189~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a207~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a189~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a207~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a189~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a207~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a207~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a180~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a198~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a189~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 .lut_mask = 64'h018923AB45CD67EF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y36_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a243 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a243_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a243 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a216 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1614w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a216_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a216 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a225 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1625w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a225_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a225 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a234 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1635w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a234_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a234 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y27_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a225~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a225~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a225~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a225~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a243~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a216~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a225~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a234~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a270 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1675w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a270_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a270 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a252 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a252_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a252 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a261 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1665w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a261_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a261 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a279 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1685w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a279_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_first_bit_number = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a279 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a261~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a279~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a252~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a270~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a261~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a279~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a252~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a270~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) ) 
// ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a261~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a279~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a252~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a270~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a261~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a279~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a252~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a270~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a270~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a252~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a261~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a279~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 .lut_mask = 64'h028A46CE139B57DF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ))))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 .lut_mask = 64'h404C707C434F737F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y27_N12
cyclonev_lcell_comb \blue~2 (
// Equation(s):
// \blue~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout  & ( ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]) # (\blue~1_combout 
// )) # (\red~35_combout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout  & ( (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5])) # (\blue~1_combout )) # (\red~35_combout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout  & ( (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5])) # (\blue~1_combout )) # (\red~35_combout ) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout  & ( (\blue~1_combout ) # (\red~35_combout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\red~35_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datad(!\blue~1_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\blue~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \blue~2 .extended_lut = "off";
defparam \blue~2 .lut_mask = 64'h33FFB3FF73FFF3FF;
defparam \blue~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y27_N13
dffeas \blue[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\blue~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(blue[5]),
	.prn(vcc));
// synopsys translate_off
defparam \blue[5] .is_wysiwyg = "true";
defparam \blue[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N30
cyclonev_lcell_comb \vga|VGA_B[5]~0 (
// Equation(s):
// \vga|VGA_B[5]~0_combout  = ( \vga|y [4] & ( \vga|LessThan3~0_combout  & ( (!\vga|LessThan0~0_combout  & blue[5]) ) ) ) # ( !\vga|y [4] & ( \vga|LessThan3~0_combout  & ( (!\vga|LessThan0~0_combout  & (blue[5] & !\vga|LessThan3~1_combout )) ) ) ) # ( \vga|y 
// [4] & ( !\vga|LessThan3~0_combout  & ( (!\vga|LessThan0~0_combout  & blue[5]) ) ) ) # ( !\vga|y [4] & ( !\vga|LessThan3~0_combout  & ( (!\vga|LessThan0~0_combout  & blue[5]) ) ) )

	.dataa(!\vga|LessThan0~0_combout ),
	.datab(gnd),
	.datac(!blue[5]),
	.datad(!\vga|LessThan3~1_combout ),
	.datae(!\vga|y [4]),
	.dataf(!\vga|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGA_B[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGA_B[5]~0 .extended_lut = "off";
defparam \vga|VGA_B[5]~0 .lut_mask = 64'h0A0A0A0A0A000A0A;
defparam \vga|VGA_B[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a325 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a325_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a325 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N0
cyclonev_lcell_comb \blue~3 (
// Equation(s):
// \blue~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a334  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a325~portbdataout  ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a334  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a325~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a334  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a325~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a334 ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a325~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\blue~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \blue~3 .extended_lut = "off";
defparam \blue~3 .lut_mask = 64'h00005555AAAAFFFF;
defparam \blue~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a298 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a298_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a298 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a316 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a316_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a316 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a307 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a307_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a307 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a289 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1708w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a289_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a289 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a307~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a289~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a298~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a316~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a307~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a289~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a298~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a316~portbdataout ))))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a307~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a289~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a298~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a316~portbdataout ))))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a307~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a289~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a298~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a316~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a298~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a316~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a307~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a289~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N30
cyclonev_lcell_comb \blue~4 (
// Equation(s):
// \blue~4_combout  = ( \blue~3_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout  & ( (\red~36_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1]))) ) ) ) # ( !\blue~3_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout  & ( (\red~36_combout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( \blue~3_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout  & ( (\red~36_combout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) ) ) )

	.dataa(!\red~36_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(gnd),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\blue~3_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w1_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\blue~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \blue~4 .extended_lut = "off";
defparam \blue~4 .lut_mask = 64'h0000110044445544;
defparam \blue~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1392w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a91 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1447w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a127 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout ) 
// # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a91~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a127~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h02520757A2F2A7F7;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1382w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a118 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a82 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1437w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1342w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a82~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a46~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a118~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a82~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a46~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a118~portbdataout ))))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a82~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])) 
// # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a46~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a118~portbdataout ))))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a82~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a46~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a118~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a118~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a82~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h041526378C9DAEBF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a73 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1426w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1372w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1325w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a109 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1467w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y27_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a109~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a73~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a109~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a73~portbdataout ))) 
// # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a109~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a73~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a109~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a73~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a73~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a109~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h02468ACE13579BDF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1402w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1362w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a100 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1457w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a136 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a136_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a136 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a100~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a136~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a28~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a64~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a100~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a136~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a28~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a64~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a100~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a136~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a28~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a64~portbdataout ))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a100~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a136~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a28~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a64~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a100~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a136~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .lut_mask = 64'h048C26AE159D37BF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4 .lut_mask = 64'h02468ACE13579BDF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a181 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a181_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a181 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a190 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1571w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a190_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a190 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a208 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1591w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a208_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a208 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a199 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a199_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a199 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N30
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a199~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a181~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a190~portbdataout 
// )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a199~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a181~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a190~portbdataout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a199~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a181~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a190~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a199~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a181~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a190~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a181~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a190~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a208~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a199~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a154 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1531w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a154_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a154 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a172 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1551w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a172_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a172 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a163 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1541w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a163_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a163 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a145 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1520w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a145 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y28_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a163~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a145~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a154~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a172~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a163~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a145~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a154~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a172~portbdataout ))))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a163~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a145~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a154~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a172~portbdataout ))))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a163~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a145~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a154~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a172~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a154~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a172~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a163~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a145~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a217 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1614w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a217_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a217 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a244 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a244_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a244 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a226 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1625w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a226_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a226 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a235 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1635w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a235_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a235 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y29_N15
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a226~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a235~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a217~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # (\buffer|memoria_rtl_0|auto_generated|ram_block1a244~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a226~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a235~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a217~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a244~portbdataout 
// )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a226~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a235~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a217~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a244~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a226~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a235~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a217~portbdataout  & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a244~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a217~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a244~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a226~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a235~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2 .lut_mask = 64'h404370734C4F7C7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a280 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1685w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a280_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a280 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a262 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1665w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a262_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a262 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a271 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1675w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a271_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a271 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a253 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a253_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_first_bit_number = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a253 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a271~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a253~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a262~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a280~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a271~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a253~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a262~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a280~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a271~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a253~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a262~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] 
// & (\buffer|memoria_rtl_0|auto_generated|ram_block1a280~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a271~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a253~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a262~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a280~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a280~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a262~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a271~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a253~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3 .lut_mask = 64'h0145236789CDABEF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N18
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout )))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout )))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~1_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~0_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~2_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4 .lut_mask = 64'h02A252F207A757F7;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N12
cyclonev_lcell_comb \blue~5 (
// Equation(s):
// \blue~5_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]) # ((\blue~4_combout 
// ) # (\red~35_combout )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout  & ( (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & 
// \buffer|memoria_rtl_0|auto_generated|address_reg_b [4])) # (\blue~4_combout )) # (\red~35_combout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout  & ( (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5] & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [4])) # (\blue~4_combout )) # (\red~35_combout ) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout  & ( (\blue~4_combout ) # (\red~35_combout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datab(!\red~35_combout ),
	.datac(!\blue~4_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n0_mux_dataout~4_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w1_n1_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\blue~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \blue~5 .extended_lut = "off";
defparam \blue~5 .lut_mask = 64'h3F3FBF3F3FBFBFBF;
defparam \blue~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y27_N13
dffeas \blue[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\blue~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(blue[6]),
	.prn(vcc));
// synopsys translate_off
defparam \blue[6] .is_wysiwyg = "true";
defparam \blue[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y25_N51
cyclonev_lcell_comb \vga|VGA_B[6]~1 (
// Equation(s):
// \vga|VGA_B[6]~1_combout  = ( !\vga|LessThan0~0_combout  & ( (blue[6] & (((!\vga|LessThan3~0_combout ) # (!\vga|LessThan3~1_combout )) # (\vga|y [4]))) ) )

	.dataa(!\vga|y [4]),
	.datab(!\vga|LessThan3~0_combout ),
	.datac(!\vga|LessThan3~1_combout ),
	.datad(!blue[6]),
	.datae(!\vga|LessThan0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGA_B[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGA_B[6]~1 .extended_lut = "off";
defparam \vga|VGA_B[6]~1 .lut_mask = 64'h00FD000000FD0000;
defparam \vga|VGA_B[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a335 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode994w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode994w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1759w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\~GND~combout }),
	.portaaddr({\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,\camera|next_x[1]~1_combout ,
\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a335_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_address_width = 12;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_data_width = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_last_address = 4095;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a335 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a326 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode984w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1749w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a326_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a326 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N48
cyclonev_lcell_comb \blue~6 (
// Equation(s):
// \blue~6_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a335~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a326~portbdataout  ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a335~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a326~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|ram_block1a335~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a326~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a335~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a326~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\blue~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \blue~6 .extended_lut = "off";
defparam \blue~6 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \blue~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a317 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode974w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a317_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a317 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a308 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode964w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1729w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a308_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a308 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a290 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode943w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1708w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a290_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a290 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a299 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode954w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1719w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a299_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a299 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a290~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a299~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a308~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a317~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a290~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a299~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [0])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a308~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a317~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a290~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a299~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a308~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a317~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a290~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a299~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a308~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a317~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a317~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a308~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a290~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a299~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0 .lut_mask = 64'h0305F30503F5F3F5;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y28_N21
cyclonev_lcell_comb \blue~7 (
// Equation(s):
// \blue~7_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout  & ( (\red~36_combout  & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \blue~6_combout 
// )))) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout  & ( (\red~36_combout  & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \blue~6_combout ))) ) )

	.dataa(!\red~36_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\blue~6_combout ),
	.datae(gnd),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l2_w2_n8_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\blue~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \blue~7 .extended_lut = "off";
defparam \blue~7 .lut_mask = 64'h0010001044544454;
defparam \blue~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a74 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode664w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1426w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode564w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1325w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode611w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1372w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a110 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode705w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1467w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N12
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a110~portbdataout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a74~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a110~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a74~portbdataout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a110~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a74~portbdataout )))) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a38~portbdataout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a110~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout 
// ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a74~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|ram_block1a74~portbdataout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a110~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h04C434F407C737F7;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode581w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1342w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a83 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode675w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1437w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode621w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1382w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a119 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode715w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1477w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y27_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a119~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a83~portbdataout ) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a119~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a11~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a47~portbdataout ))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a119~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & \buffer|memoria_rtl_0|auto_generated|ram_block1a83~portbdataout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ( 
// !\buffer|memoria_rtl_0|auto_generated|ram_block1a119~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a11~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a47~portbdataout ))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a83~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a119~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h22770A0A22775F5F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode591w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1352w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a128 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode725w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1487w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a128 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y30_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a92 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode685w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1447w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode631w[3]~1_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1392w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N0
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a92~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a128~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a92~portbdataout  & ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a20~portbdataout ))) 
// # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]) # ((\buffer|memoria_rtl_0|auto_generated|ram_block1a128~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a92~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (((\buffer|memoria_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a128~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a92~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a56~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a128~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a128~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a92~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a137 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode735w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1497w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a137 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a65 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode641w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1402w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a101 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1457w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode601w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1362w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N33
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a65~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a137~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a65~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a137~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a65~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] 
// & (\buffer|memoria_rtl_0|auto_generated|ram_block1a137~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [2] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a65~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a137~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a137~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a65~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a101~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .lut_mask = 64'h051105BBAF11AFBB;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N36
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  & ( 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout )))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & 
// ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) # 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout )))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [0] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4 .lut_mask = 64'h270027AA275527FF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a191 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode808w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1571w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a191_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a191 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a209 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode828w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1591w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a209_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a209 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a182 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode798w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1561w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a182_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a182 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a200 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode818w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1581w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a200_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a200 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N54
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a182~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a200~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a209~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a182~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a200~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a209~portbdataout ))))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a182~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a200~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a209~portbdataout ))))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a182~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a200~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a209~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a191~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a209~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a182~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a200~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a245 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode881w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1645w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a245_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a245 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a218 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode850w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1614w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a218_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a218 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a227 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode861w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1625w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a227_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a227 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a236 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode871w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1635w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a236_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a236 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N6
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout  = ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a236~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a227~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a245~portbdataout 
// )) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a236~portbdataout  & ( (\buffer|memoria_rtl_0|auto_generated|ram_block1a218~portbdataout ) # 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a236~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a227~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a245~portbdataout )) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a236~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & \buffer|memoria_rtl_0|auto_generated|ram_block1a218~portbdataout 
// ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a245~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a218~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a227~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a236~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a263 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode901w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1665w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a263_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a263 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a281 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode921w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1685w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a281_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a281 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a272 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode911w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1675w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a272_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a272 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a254 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode891w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1655w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a254_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a254 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N9
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a254~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a281~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a254~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a281~portbdataout ))))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a254~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] 
// & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a281~portbdataout ))))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a254~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout )) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a281~portbdataout ))))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|ram_block1a263~portbdataout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a281~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a272~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a254~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a173 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1551w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a173_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a173 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a155 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode768w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1531w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a155_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a155 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a164 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode778w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1541w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a164 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \buffer|memoria_rtl_0|auto_generated|ram_block1a146 (
	.portawe(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GPIO_0[9]~inputCLKENA0_outclk ),
	.clk1(\vga|VGA_CLK~q ),
	.ena0(\buffer|memoria_rtl_0|auto_generated|decode2|w_anode757w[3]~0_combout ),
	.ena1(\buffer|memoria_rtl_0|auto_generated|rden_decode_b|w_anode1520w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\Add1~45_sumout ,\Add1~41_sumout ,\Add1~37_sumout ,\Add1~33_sumout ,\Add1~29_sumout ,\Add1~25_sumout ,\camera|next_x[6]~6_combout ,\camera|next_x[5]~5_combout ,\camera|next_x[4]~4_combout ,\camera|next_x[3]~3_combout ,\camera|next_x[2]~2_combout ,
\camera|next_x[1]~1_combout ,\camera|next_x[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Add4~45_sumout ,\Add4~41_sumout ,\Add4~37_sumout ,\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\vga|Add2~5_sumout ,\vga|Add2~17_sumout ,\vga|Add2~21_sumout ,\vga|Add2~25_sumout ,\vga|Add2~33_sumout ,\vga|Add2~37_sumout ,\vga|Add2~29_sumout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\buffer|memoria_rtl_0|auto_generated|ram_block1a146_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .clk1_core_clock_enable = "ena1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .logical_ram_name = "buffer:buffer|altsyncram:memoria_rtl_0|altsyncram_4jj1:auto_generated|ALTSYNCRAM";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "dont_care";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .operation_mode = "dual_port";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_address_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_data_out_clock = "none";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_first_bit_number = 2;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 307200;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_logical_ram_width = 9;
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock1";
defparam \buffer|memoria_rtl_0|auto_generated|ram_block1a146 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y28_N21
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout  = ( \buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a146~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]) # ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a155~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a173~portbdataout ))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout  & ( \buffer|memoria_rtl_0|auto_generated|ram_block1a146~portbdataout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1])) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// ((\buffer|memoria_rtl_0|auto_generated|ram_block1a155~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & (\buffer|memoria_rtl_0|auto_generated|ram_block1a173~portbdataout )))) ) ) ) # ( 
// \buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a146~portbdataout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [1])) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a155~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] 
// & (\buffer|memoria_rtl_0|auto_generated|ram_block1a173~portbdataout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout  & ( !\buffer|memoria_rtl_0|auto_generated|ram_block1a146~portbdataout  & ( 
// (\buffer|memoria_rtl_0|auto_generated|address_reg_b [0] & ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & ((\buffer|memoria_rtl_0|auto_generated|ram_block1a155~portbdataout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [1] & 
// (\buffer|memoria_rtl_0|auto_generated|ram_block1a173~portbdataout )))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [1]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|ram_block1a173~portbdataout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|ram_block1a155~portbdataout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|ram_block1a164~portbdataout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|ram_block1a146~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0 .lut_mask = 64'h0145236789CDABEF;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N24
cyclonev_lcell_comb \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4 (
// Equation(s):
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [3] & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout  & ( 
// \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])) # 
// (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout ))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout  & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout  & ( 
// (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout  & ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] 
// & (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]) # (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout )))) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout  & ( (!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout  & 
// ((\buffer|memoria_rtl_0|auto_generated|address_reg_b [2])))) # (\buffer|memoria_rtl_0|auto_generated|address_reg_b [3] & (((\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout  & !\buffer|memoria_rtl_0|auto_generated|address_reg_b 
// [2])))) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~1_combout ),
	.datab(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~2_combout ),
	.datad(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~3_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4 .extended_lut = "off";
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4 .lut_mask = 64'h03440377CF44CF77;
defparam \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y25_N30
cyclonev_lcell_comb \blue~8 (
// Equation(s):
// \blue~8_combout  = ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout  & ( ((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]) # (\blue~7_combout 
// )) # (\red~35_combout ) ) ) ) # ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout  & ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout  & ( (((\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & 
// !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5])) # (\blue~7_combout )) # (\red~35_combout ) ) ) ) # ( \buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout  & ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout  & ( (((!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4] & !\buffer|memoria_rtl_0|auto_generated|address_reg_b [5])) # (\blue~7_combout )) # (\red~35_combout ) ) ) ) # ( 
// !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout  & ( !\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout  & ( (\blue~7_combout ) # (\red~35_combout ) ) ) )

	.dataa(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [4]),
	.datab(!\red~35_combout ),
	.datac(!\buffer|memoria_rtl_0|auto_generated|address_reg_b [5]),
	.datad(!\blue~7_combout ),
	.datae(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n0_mux_dataout~4_combout ),
	.dataf(!\buffer|memoria_rtl_0|auto_generated|mux3|l4_w2_n1_mux_dataout~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\blue~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \blue~8 .extended_lut = "off";
defparam \blue~8 .lut_mask = 64'h33FFB3FF73FFF3FF;
defparam \blue~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y25_N31
dffeas \blue[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\blue~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(blue[7]),
	.prn(vcc));
// synopsys translate_off
defparam \blue[7] .is_wysiwyg = "true";
defparam \blue[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y26_N6
cyclonev_lcell_comb \vga|VGA_B[7]~2 (
// Equation(s):
// \vga|VGA_B[7]~2_combout  = ( \vga|LessThan3~1_combout  & ( blue[7] & ( (!\vga|LessThan0~0_combout  & ((!\vga|LessThan3~0_combout ) # (\vga|y [4]))) ) ) ) # ( !\vga|LessThan3~1_combout  & ( blue[7] & ( !\vga|LessThan0~0_combout  ) ) )

	.dataa(!\vga|LessThan3~0_combout ),
	.datab(!\vga|y [4]),
	.datac(!\vga|LessThan0~0_combout ),
	.datad(gnd),
	.datae(!\vga|LessThan3~1_combout ),
	.dataf(!blue[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGA_B[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGA_B[7]~2 .extended_lut = "off";
defparam \vga|VGA_B[7]~2 .lut_mask = 64'h00000000F0F0B0B0;
defparam \vga|VGA_B[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y76_N12
cyclonev_lcell_comb \vga|VGA_BLANK_N (
// Equation(s):
// \vga|VGA_BLANK_N~combout  = ( \rtl~0_combout  & ( \vga|LessThan0~0_combout  ) ) # ( !\rtl~0_combout  & ( \vga|LessThan0~0_combout  ) ) # ( \rtl~0_combout  & ( !\vga|LessThan0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rtl~0_combout ),
	.dataf(!\vga|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga|VGA_BLANK_N~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga|VGA_BLANK_N .extended_lut = "off";
defparam \vga|VGA_BLANK_N .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \vga|VGA_BLANK_N .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
