Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Mon Nov 11 20:20:49 2024


Cell Usage:
GTP_CLKBUFG                   1 use
GTP_DFF                      78 uses
GTP_DFF_C                   206 uses
GTP_DFF_CE                  151 uses
GTP_DFF_E                    80 uses
GTP_DFF_P                    52 uses
GTP_DFF_PE                   48 uses
GTP_DFF_R                   958 uses
GTP_DFF_RE                 1399 uses
GTP_DFF_S                    24 uses
GTP_DFF_SE                   68 uses
GTP_DLL                       1 use
GTP_DRM18K                   15 uses
GTP_DRM9K                     2 uses
GTP_GRS                       1 use
GTP_INV                      20 uses
GTP_IOCLKDELAY                1 use
GTP_ISERDES                   5 uses
GTP_LUT1                     80 uses
GTP_LUT2                    304 uses
GTP_LUT3                    345 uses
GTP_LUT4                    336 uses
GTP_LUT5                    683 uses
GTP_LUT5CARRY              1330 uses
GTP_LUT5M                   115 uses
GTP_MUX2LUT6                 22 uses
GTP_OSERDES                   6 uses
GTP_PLL_E3                    3 uses
GTP_RAM16X1DP                 8 uses

I/O ports: 69
GTP_INBUF                  46 uses
GTP_IOBUF                   2 uses
GTP_OUTBUF                 15 uses
GTP_OUTBUFT                 6 uses

Mapping Summary:
Total LUTs: 3201 of 42800 (7.48%)
	LUTs as dram: 8 of 17000 (0.05%)
	LUTs as logic: 3193
Total Registers: 3064 of 64200 (4.77%)
Total Latches: 0

DRM18K:
Total DRM18K = 16.0 of 134 (11.94%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 69 of 296 (23.31%)


Overview of Control Sets:

Number of unique control sets : 197

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 9        | 6                 3
  [2, 4)      | 7        | 5                 2
  [4, 6)      | 16       | 16                0
  [6, 8)      | 3        | 2                 1
  [8, 10)     | 83       | 82                1
  [10, 12)    | 8        | 4                 4
  [12, 14)    | 8        | 4                 4
  [14, 16)    | 3        | 2                 1
  [16, Inf)   | 60       | 54                6
--------------------------------------------------------------
  The maximum fanout: 332
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 78
  NO              NO                YES                258
  NO              YES               NO                 982
  YES             NO                NO                 80
  YES             NO                YES                199
  YES             YES               NO                 1467
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_controlsets.txt.


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                                   | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                                                                | 3201     | 3064     | 8                   | 0       | 16      | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 69     | 0           | 1           | 0            | 0        | 1330          | 22           | 0            | 0            | 0       | 0        | 3       | 0        | 0          | 0             | 1         | 0        | 1        
| + ad_fifo                                                          | 109      | 100      | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_fifo_buffer                                        | 109      | 100      | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                             | 109      | 100      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                                | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + adda                                                             | 8        | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pll                                                          | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + eth_udp_test                                                     | 2153     | 2017     | 8                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 919           | 22           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + eth_fifo                                                       | 78       | 38       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_eth_fifo                                         | 78       | 38       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                           | 78       | 38       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                              | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + udp_ip_mac_top                                                 | 1887     | 1861     | 8                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 755           | 22           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + arp_mac_top_U1                                               | 650      | 884      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 98            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + arp_cache                                                  | 69       | 129      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + arp_rx                                                     | 72       | 191      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + arp_tx                                                     | 190      | 135      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mac_layer                                                  | 319      | 429      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 61            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mac_rx                                                   | 176      | 296      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 31            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + crc32_gen                                              | 55       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mac_tx                                                   | 104      | 99       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + crc32_gen                                              | 48       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mac_tx_mode                                              | 39       | 34       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ip_layer                                                     | 1068     | 843      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 550           | 7            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + icmp                                                       | 456      | 342      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 213           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + icmp_receive_ram                                         | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_icmp_rx_ram_8_256                        | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ip_rx                                                      | 194      | 217      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 120           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ip_tx                                                      | 359      | 235      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 188           | 7            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ip_tx_mode                                                 | 58       | 49       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 29            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + udp_layer                                                    | 169      | 134      | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 107           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + udp_rx                                                     | 83       | 78       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + udp_tx                                                     | 86       | 56       | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 47            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + udp_shift_register                                       | 13       | 4        | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipm_distributed_shiftregister_udp_shift_register     | 13       | 4        | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipm_distributed_sdpram_udp_shift_register          | 8        | 0        | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_eth_zoom                                                    | 214      | 310      | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 134           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + user_interpolation_ram0                                        | 0        | 0        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_interpolation_ram                              | 0        | 0        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + user_interpolation_ram1                                        | 0        | 0        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_interpolation_ram                              | 0        | 0        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_fifo                                                        | 33       | 23       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_hdmi_fifo                                          | 33       | 23       | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                             | 33       | 23       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                                | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_pll                                                         | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_switch                                                       | 140      | 118      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 59            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + key_ad                                                         | 27       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_btn_deb                                                    | 26       | 22       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + key_ethernet                                                   | 27       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_btn_deb                                                    | 26       | 22       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + key_hdmi                                                       | 27       | 24       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_btn_deb                                                    | 26       | 22       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ms72xx_ctl                                                       | 357      | 331      | 0                   | 0       | 1.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                                                     | 81       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                                                     | 78       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                                                     | 106      | 144      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl                                                     | 91       | 62       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ref_clock                                                        | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + rgmii_interface                                                  | 0        | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 11     | 0           | 1           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
| + sig_eth_fifo                                                     | 130      | 108      | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_sig_ethernet_fifo                                  | 130      | 108      | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                             | 130      | 108      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 60            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                                | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                     
****************************************************************************************************************************************************
                                                                                                   Clock   Non-clock                                
 Clock                                           Period       Waveform       Type                  Loads       Loads  Sources                       
----------------------------------------------------------------------------------------------------------------------------------------------------
 clk_50m                                         20.000       {0 10}         Declared                 75           3  {clk_50m}                     
   clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred    100.000      {0 50}         Generated (clk_50m)     259           0  {hdmi_pll/u_pll_e3/CLKOUT0}   
   clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred  100.000      {0 50}         Generated (clk_50m)       8           0  {adda/u_pll/u_pll_e3/CLKOUT2} 
   clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred  40.000       {0 20}         Generated (clk_50m)      47           2  {adda/u_pll/u_pll_e3/CLKOUT1} 
 top|pix_clk_in                                  1000.000     {0 500}        Declared                269           0  {pix_clk_in}                  
 top|rgmii_rxc                                   1000.000     {0 500}        Declared               2296           1  {rgmii_rxc}                   
====================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top|pix_clk_in                            
 Inferred_clock_group_1        asynchronous               top|rgmii_rxc                             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_50m                     50.000 MHz     267.594 MHz         20.000          3.737         16.263
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     166.750 MHz        100.000          5.997         94.003
 top|pix_clk_in               1.000 MHz     222.965 MHz       1000.000          4.485        995.515
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                             10.000 MHz     588.928 MHz        100.000          1.698         98.302
 top|rgmii_rxc                1.000 MHz     116.036 MHz       1000.000          8.618        991.382
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                             25.000 MHz     223.664 MHz         40.000          4.471         35.529
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                     16.263       0.000              0            129
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                    94.003       0.000              0            606
 top|pix_clk_in         top|pix_clk_in             995.515       0.000              0            865
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                                                    98.302       0.000              0              8
 top|rgmii_rxc          top|rgmii_rxc              991.382       0.000              0           4604
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    35.529       0.000              0             57
 clk_50m                clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    17.523       0.000              0              1
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m                      0.829       0.000              0            129
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                     0.740       0.000              0            606
 top|pix_clk_in         top|pix_clk_in               0.829       0.000              0            865
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                        clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
                                                     1.089       0.000              0              8
 top|rgmii_rxc          top|rgmii_rxc                0.453       0.000              0           4604
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                        clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     0.740       0.000              0             57
 clk_50m                clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     2.013       0.000              0              1
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                    16.942       0.000              0              1
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                    96.150       0.000              0              1
 top|pix_clk_in         top|pix_clk_in             997.203       0.000              0              8
 top|rgmii_rxc          top|rgmii_rxc              997.385       0.000              0             28
 clk_50m                clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                    16.330       0.000              0             46
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                     2.460       0.000              0              1
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                        clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
                                                     2.796       0.000              0              1
 top|pix_clk_in         top|pix_clk_in               2.637       0.000              0              8
 top|rgmii_rxc          top|rgmii_rxc                2.161       0.000              0             28
 clk_50m                clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
                                                     2.874       0.000              0             46
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_50m                                             9.380       0.000              0             75
 clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred         49.102       0.000              0            259
 top|pix_clk_in                                    499.102       0.000              0            269
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred       49.380       0.000              0              8
 top|rgmii_rxc                                     498.100       0.000              0           2296
 clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred       19.102       0.000              0             47
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : key_switch/key_ad/U_btn_deb/cnt[0][12]/CLK (GTP_DFF_R)
Endpoint    : key_switch/key_ad/U_btn_deb/cnt[0][0]/R (GTP_DFF_R)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204       4.415         nt_clk_50m       
                                                                           r       key_switch/key_ad/U_btn_deb/cnt[0][12]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       key_switch/key_ad/U_btn_deb/cnt[0][12]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       5.297         key_switch/key_ad/U_btn_deb/cnt[0] [12]
                                                                                   key_switch/key_ad/U_btn_deb/N23_11/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       key_switch/key_ad/U_btn_deb/N23_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         key_switch/key_ad/U_btn_deb/_N10501
                                                                                   key_switch/key_ad/U_btn_deb/N23_19/I0 (GTP_LUT5)
                                   td                    0.282       6.361 f       key_switch/key_ad/U_btn_deb/N23_19/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.914         key_switch/key_ad/U_btn_deb/N23
                                                                                   key_switch/key_ad/U_btn_deb/cnt[0][19:0]_or/I1 (GTP_LUT2)
                                   td                    0.172       7.086 f       key_switch/key_ad/U_btn_deb/cnt[0][19:0]_or/Z (GTP_LUT2)
                                   net (fanout=19)       0.670       7.756         key_switch/key_ad/U_btn_deb/cnt[0][19:0]_or
                                                                           f       key_switch/key_ad/U_btn_deb/cnt[0][0]/R (GTP_DFF_R)

 Data arrival time                                                   7.756         Logic Levels: 3  
                                                                                   Logic: 1.101ns(32.954%), Route: 2.240ns(67.046%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 clk_50m                                                 0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      20.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204      24.415         nt_clk_50m       
                                                                           r       key_switch/key_ad/U_btn_deb/cnt[0][0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.346      24.019                          

 Data required time                                                 24.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.019                          
 Data arrival time                                                   7.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.263                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/key_ad/U_btn_deb/cnt[0][12]/CLK (GTP_DFF_R)
Endpoint    : key_switch/key_ad/U_btn_deb/cnt[0][1]/R (GTP_DFF_R)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204       4.415         nt_clk_50m       
                                                                           r       key_switch/key_ad/U_btn_deb/cnt[0][12]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       key_switch/key_ad/U_btn_deb/cnt[0][12]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       5.297         key_switch/key_ad/U_btn_deb/cnt[0] [12]
                                                                                   key_switch/key_ad/U_btn_deb/N23_11/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       key_switch/key_ad/U_btn_deb/N23_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         key_switch/key_ad/U_btn_deb/_N10501
                                                                                   key_switch/key_ad/U_btn_deb/N23_19/I0 (GTP_LUT5)
                                   td                    0.282       6.361 f       key_switch/key_ad/U_btn_deb/N23_19/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.914         key_switch/key_ad/U_btn_deb/N23
                                                                                   key_switch/key_ad/U_btn_deb/cnt[0][19:0]_or/I1 (GTP_LUT2)
                                   td                    0.172       7.086 f       key_switch/key_ad/U_btn_deb/cnt[0][19:0]_or/Z (GTP_LUT2)
                                   net (fanout=19)       0.670       7.756         key_switch/key_ad/U_btn_deb/cnt[0][19:0]_or
                                                                           f       key_switch/key_ad/U_btn_deb/cnt[0][1]/R (GTP_DFF_R)

 Data arrival time                                                   7.756         Logic Levels: 3  
                                                                                   Logic: 1.101ns(32.954%), Route: 2.240ns(67.046%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 clk_50m                                                 0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      20.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204      24.415         nt_clk_50m       
                                                                           r       key_switch/key_ad/U_btn_deb/cnt[0][1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.346      24.019                          

 Data required time                                                 24.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.019                          
 Data arrival time                                                   7.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.263                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/key_ad/U_btn_deb/cnt[0][12]/CLK (GTP_DFF_R)
Endpoint    : key_switch/key_ad/U_btn_deb/cnt[0][2]/R (GTP_DFF_R)
Path Group  : clk_50m
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204       4.415         nt_clk_50m       
                                                                           r       key_switch/key_ad/U_btn_deb/cnt[0][12]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       key_switch/key_ad/U_btn_deb/cnt[0][12]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       5.297         key_switch/key_ad/U_btn_deb/cnt[0] [12]
                                                                                   key_switch/key_ad/U_btn_deb/N23_11/I0 (GTP_LUT5)
                                   td                    0.318       5.615 f       key_switch/key_ad/U_btn_deb/N23_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.079         key_switch/key_ad/U_btn_deb/_N10501
                                                                                   key_switch/key_ad/U_btn_deb/N23_19/I0 (GTP_LUT5)
                                   td                    0.282       6.361 f       key_switch/key_ad/U_btn_deb/N23_19/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.914         key_switch/key_ad/U_btn_deb/N23
                                                                                   key_switch/key_ad/U_btn_deb/cnt[0][19:0]_or/I1 (GTP_LUT2)
                                   td                    0.172       7.086 f       key_switch/key_ad/U_btn_deb/cnt[0][19:0]_or/Z (GTP_LUT2)
                                   net (fanout=19)       0.670       7.756         key_switch/key_ad/U_btn_deb/cnt[0][19:0]_or
                                                                           f       key_switch/key_ad/U_btn_deb/cnt[0][2]/R (GTP_DFF_R)

 Data arrival time                                                   7.756         Logic Levels: 3  
                                                                                   Logic: 1.101ns(32.954%), Route: 2.240ns(67.046%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 clk_50m                                                 0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      20.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204      24.415         nt_clk_50m       
                                                                           r       key_switch/key_ad/U_btn_deb/cnt[0][2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.346      24.019                          

 Data required time                                                 24.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.019                          
 Data arrival time                                                   7.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.263                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/key_ad/U_btn_deb/genblk1[0].btn_deb[0]/CLK (GTP_DFF_E)
Endpoint    : key_switch/key_ad/btn_deb_1d/D (GTP_DFF)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204       4.415         nt_clk_50m       
                                                                           r       key_switch/key_ad/U_btn_deb/genblk1[0].btn_deb[0]/CLK (GTP_DFF_E)

                                   tco                   0.323       4.738 f       key_switch/key_ad/U_btn_deb/genblk1[0].btn_deb[0]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.553       5.291         key_switch/key_ad/btn_deb
                                                                           f       key_switch/key_ad/btn_deb_1d/D (GTP_DFF)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204       4.415         nt_clk_50m       
                                                                           r       key_switch/key_ad/btn_deb_1d/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/key_ethernet/U_btn_deb/genblk1[0].btn_deb[0]/CLK (GTP_DFF_E)
Endpoint    : key_switch/key_ethernet/btn_deb_1d/D (GTP_DFF)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204       4.415         nt_clk_50m       
                                                                           r       key_switch/key_ethernet/U_btn_deb/genblk1[0].btn_deb[0]/CLK (GTP_DFF_E)

                                   tco                   0.323       4.738 f       key_switch/key_ethernet/U_btn_deb/genblk1[0].btn_deb[0]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.553       5.291         key_switch/key_ethernet/btn_deb
                                                                           f       key_switch/key_ethernet/btn_deb_1d/D (GTP_DFF)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204       4.415         nt_clk_50m       
                                                                           r       key_switch/key_ethernet/btn_deb_1d/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/key_hdmi/U_btn_deb/genblk1[0].btn_deb[0]/CLK (GTP_DFF_E)
Endpoint    : key_switch/key_hdmi/btn_deb_1d/D (GTP_DFF)
Path Group  : clk_50m
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204       4.415         nt_clk_50m       
                                                                           r       key_switch/key_hdmi/U_btn_deb/genblk1[0].btn_deb[0]/CLK (GTP_DFF_E)

                                   tco                   0.323       4.738 f       key_switch/key_hdmi/U_btn_deb/genblk1[0].btn_deb[0]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.553       5.291         key_switch/key_hdmi/btn_deb
                                                                           f       key_switch/key_hdmi/btn_deb_1d/D (GTP_DFF)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                             0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204       4.415         nt_clk_50m       
                                                                           r       key_switch/key_hdmi/btn_deb_1d/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.910
  Launch Clock Delay      :  3.910
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   hdmi_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.791 r       hdmi_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       3.910         ms72xx_cfg_clk   
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.239 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       4.792         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl/ms7200_ctl/N2009_3/I0 (GTP_LUT3)
                                   td                    0.243       5.035 f       ms72xx_ctl/ms7200_ctl/N2009_3/Z (GTP_LUT3)
                                   net (fanout=6)        0.693       5.728         ms72xx_ctl/ms7200_ctl/_N8727
                                                                                   ms72xx_ctl/ms7200_ctl/N1341_5/I3 (GTP_LUT4)
                                   td                    0.185       5.913 r       ms72xx_ctl/ms7200_ctl/N1341_5/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       6.583         ms72xx_ctl/ms7200_ctl/_N8815
                                                                                   ms72xx_ctl/ms7200_ctl/N1388/I3 (GTP_LUT4)
                                   td                    0.185       6.768 r       ms72xx_ctl/ms7200_ctl/N1388/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       7.481         ms72xx_ctl/ms7200_ctl/N1388
                                                                                   ms72xx_ctl/ms7200_ctl/N70/I2 (GTP_LUT3)
                                   td                    0.185       7.666 r       ms72xx_ctl/ms7200_ctl/N70/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       8.219         ms72xx_ctl/ms7200_ctl/N2093 [1]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_9/I4 (GTP_LUT5)
                                   td                    0.185       8.404 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_9/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       8.957         ms72xx_ctl/ms7200_ctl/state_n [4]
                                                                                   ms72xx_ctl/ms7200_ctl/N1797/I4 (GTP_LUT5)
                                   td                    0.185       9.142 r       ms72xx_ctl/ms7200_ctl/N1797/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.606         ms72xx_ctl/ms7200_ctl/N1797
                                                                                   ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/I3 (GTP_LUT4)
                                   td                    0.185       9.791 r       ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.791         ms72xx_ctl/ms7200_ctl/_N10476
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)

 Data arrival time                                                   9.791         Logic Levels: 7  
                                                                                   Logic: 1.682ns(28.601%), Route: 4.199ns(71.399%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50m                                                 0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000     100.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486     102.697         nt_clk_50m       
                                                                                   hdmi_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.791 r       hdmi_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=259)      1.119     103.910         ms72xx_cfg_clk   
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000     103.910                          
 clock uncertainty                                      -0.150     103.760                          

 Setup time                                              0.034     103.794                          

 Data required time                                                103.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.794                          
 Data arrival time                                                   9.791                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.003                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.910
  Launch Clock Delay      :  3.910
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   hdmi_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.791 r       hdmi_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       3.910         ms72xx_cfg_clk   
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.239 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       4.792         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl/ms7200_ctl/N2009_3/I0 (GTP_LUT3)
                                   td                    0.243       5.035 f       ms72xx_ctl/ms7200_ctl/N2009_3/Z (GTP_LUT3)
                                   net (fanout=6)        0.693       5.728         ms72xx_ctl/ms7200_ctl/_N8727
                                                                                   ms72xx_ctl/ms7200_ctl/N1845_3/I4 (GTP_LUT5)
                                   td                    0.185       5.913 r       ms72xx_ctl/ms7200_ctl/N1845_3/Z (GTP_LUT5)
                                   net (fanout=17)       0.826       6.739         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       6.924 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.565         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       7.750 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.355         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172       8.527 f       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.080         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                   9.080         Logic Levels: 5  
                                                                                   Logic: 1.299ns(25.126%), Route: 3.871ns(74.874%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50m                                                 0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000     100.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486     102.697         nt_clk_50m       
                                                                                   hdmi_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.791 r       hdmi_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=259)      1.119     103.910         ms72xx_cfg_clk   
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     103.910                          
 clock uncertainty                                      -0.150     103.760                          

 Setup time                                             -0.542     103.218                          

 Data required time                                                103.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.218                          
 Data arrival time                                                   9.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.138                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.910
  Launch Clock Delay      :  3.910
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   hdmi_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.791 r       hdmi_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       3.910         ms72xx_cfg_clk   
                                                                           r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.239 r       ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.553       4.792         ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl/ms7200_ctl/N2009_3/I0 (GTP_LUT3)
                                   td                    0.243       5.035 f       ms72xx_ctl/ms7200_ctl/N2009_3/Z (GTP_LUT3)
                                   net (fanout=6)        0.693       5.728         ms72xx_ctl/ms7200_ctl/_N8727
                                                                                   ms72xx_ctl/ms7200_ctl/N1845_3/I4 (GTP_LUT5)
                                   td                    0.185       5.913 r       ms72xx_ctl/ms7200_ctl/N1845_3/Z (GTP_LUT5)
                                   net (fanout=17)       0.826       6.739         ms72xx_ctl/ms7200_ctl/N261
                                                                                   ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       6.924 r       ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       7.565         ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       7.750 r       ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       8.355         ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172       8.527 f       ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       9.080         ms72xx_ctl/ms7200_ctl/N8
                                                                           f       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                   9.080         Logic Levels: 5  
                                                                                   Logic: 1.299ns(25.126%), Route: 3.871ns(74.874%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50m                                                 0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000     100.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486     102.697         nt_clk_50m       
                                                                                   hdmi_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.791 r       hdmi_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=259)      1.119     103.910         ms72xx_cfg_clk   
                                                                           r       ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     103.910                          
 clock uncertainty                                      -0.150     103.760                          

 Setup time                                             -0.542     103.218                          

 Data required time                                                103.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.218                          
 Data arrival time                                                   9.080                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.138                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.910
  Launch Clock Delay      :  3.910
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   hdmi_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.791 r       hdmi_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       3.910         ms72xx_cfg_clk   
                                                                           r       ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.233 f       ms72xx_ctl/iic_dri_rx/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       4.697         ms72xx_ctl/iic_dri_rx/receiv_data [7]
                                                                           f       ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   4.697         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   hdmi_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.791 r       hdmi_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       3.910         ms72xx_cfg_clk   
                                                                           r       ms72xx_ctl/iic_dri_rx/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.910                          
 clock uncertainty                                       0.000       3.910                          

 Hold time                                               0.047       3.957                          

 Data required time                                                  3.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.957                          
 Data arrival time                                                   4.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.910
  Launch Clock Delay      :  3.910
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   hdmi_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.791 r       hdmi_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       3.910         ms72xx_cfg_clk   
                                                                           r       ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)

                                   tco                   0.323       4.233 f       ms72xx_ctl/ms7200_ctl/iic_trig/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.697         ms72xx_ctl/iic_trig_rx
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   4.697         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   hdmi_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.791 r       hdmi_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       3.910         ms72xx_cfg_clk   
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.910                          
 clock uncertainty                                       0.000       3.910                          

 Hold time                                               0.047       3.957                          

 Data required time                                                  3.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.957                          
 Data arrival time                                                   4.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.910
  Launch Clock Delay      :  3.910
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   hdmi_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.791 r       hdmi_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       3.910         ms72xx_cfg_clk   
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       4.233 f       ms72xx_ctl/iic_dri_rx/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       4.697         ms72xx_ctl/iic_dri_rx/pluse_1d
                                                                           f       ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   4.697         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   hdmi_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.791 r       hdmi_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       3.910         ms72xx_cfg_clk   
                                                                           r       ms72xx_ctl/iic_dri_rx/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.910                          
 clock uncertainty                                       0.000       3.910                          

 Hold time                                               0.047       3.957                          

 Data required time                                                  3.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.957                          
 Data arrival time                                                   4.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/bilinear_interpolation_cnt[1]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_eth_zoom/video_data_out[2]/CE (GTP_DFF_RE)
Path Group  : top|pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/bilinear_interpolation_cnt[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       hdmi_eth_zoom/bilinear_interpolation_cnt[1]/Q (GTP_DFF_RE)
                                   net (fanout=4)        0.641       5.385         hdmi_eth_zoom/bilinear_interpolation_cnt [1]
                                                                                   hdmi_eth_zoom/N566_mux4_5/I3 (GTP_LUT5)
                                   td                    0.311       5.696 f       hdmi_eth_zoom/N566_mux4_5/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       6.301         hdmi_eth_zoom/_N1067
                                                                                   hdmi_eth_zoom/N566_mux8/I4 (GTP_LUT5)
                                   td                    0.185       6.486 r       hdmi_eth_zoom/N566_mux8/Z (GTP_LUT5)
                                   net (fanout=13)       0.792       7.278         hdmi_eth_zoom/N566
                                                                                   hdmi_eth_zoom/N1362_1/I1 (GTP_LUT5M)
                                   td                    0.300       7.578 f       hdmi_eth_zoom/N1362_1/Z (GTP_LUT5M)
                                   net (fanout=30)       0.730       8.308         hdmi_eth_zoom/N1362
                                                                           f       hdmi_eth_zoom/video_data_out[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   8.308         Logic Levels: 3  
                                                                                   Logic: 1.125ns(28.898%), Route: 2.768ns(71.102%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pix_clk_in                                              0.000    1000.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000    1000.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204    1004.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/video_data_out[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   8.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.515                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/bilinear_interpolation_cnt[1]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_eth_zoom/video_data_out[3]/CE (GTP_DFF_RE)
Path Group  : top|pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/bilinear_interpolation_cnt[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       hdmi_eth_zoom/bilinear_interpolation_cnt[1]/Q (GTP_DFF_RE)
                                   net (fanout=4)        0.641       5.385         hdmi_eth_zoom/bilinear_interpolation_cnt [1]
                                                                                   hdmi_eth_zoom/N566_mux4_5/I3 (GTP_LUT5)
                                   td                    0.311       5.696 f       hdmi_eth_zoom/N566_mux4_5/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       6.301         hdmi_eth_zoom/_N1067
                                                                                   hdmi_eth_zoom/N566_mux8/I4 (GTP_LUT5)
                                   td                    0.185       6.486 r       hdmi_eth_zoom/N566_mux8/Z (GTP_LUT5)
                                   net (fanout=13)       0.792       7.278         hdmi_eth_zoom/N566
                                                                                   hdmi_eth_zoom/N1362_1/I1 (GTP_LUT5M)
                                   td                    0.300       7.578 f       hdmi_eth_zoom/N1362_1/Z (GTP_LUT5M)
                                   net (fanout=30)       0.730       8.308         hdmi_eth_zoom/N1362
                                                                           f       hdmi_eth_zoom/video_data_out[3]/CE (GTP_DFF_RE)

 Data arrival time                                                   8.308         Logic Levels: 3  
                                                                                   Logic: 1.125ns(28.898%), Route: 2.768ns(71.102%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pix_clk_in                                              0.000    1000.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000    1000.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204    1004.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/video_data_out[3]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   8.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.515                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/bilinear_interpolation_cnt[1]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_eth_zoom/video_data_out[4]/CE (GTP_DFF_RE)
Path Group  : top|pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/bilinear_interpolation_cnt[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       hdmi_eth_zoom/bilinear_interpolation_cnt[1]/Q (GTP_DFF_RE)
                                   net (fanout=4)        0.641       5.385         hdmi_eth_zoom/bilinear_interpolation_cnt [1]
                                                                                   hdmi_eth_zoom/N566_mux4_5/I3 (GTP_LUT5)
                                   td                    0.311       5.696 f       hdmi_eth_zoom/N566_mux4_5/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       6.301         hdmi_eth_zoom/_N1067
                                                                                   hdmi_eth_zoom/N566_mux8/I4 (GTP_LUT5)
                                   td                    0.185       6.486 r       hdmi_eth_zoom/N566_mux8/Z (GTP_LUT5)
                                   net (fanout=13)       0.792       7.278         hdmi_eth_zoom/N566
                                                                                   hdmi_eth_zoom/N1362_1/I1 (GTP_LUT5M)
                                   td                    0.300       7.578 f       hdmi_eth_zoom/N1362_1/Z (GTP_LUT5M)
                                   net (fanout=30)       0.730       8.308         hdmi_eth_zoom/N1362
                                                                           f       hdmi_eth_zoom/video_data_out[4]/CE (GTP_DFF_RE)

 Data arrival time                                                   8.308         Logic Levels: 3  
                                                                                   Logic: 1.125ns(28.898%), Route: 2.768ns(71.102%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pix_clk_in                                              0.000    1000.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000    1000.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204    1004.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/video_data_out[4]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   8.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.515                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/vs_in_d0/CLK (GTP_DFF_R)
Endpoint    : hdmi_eth_zoom/vs_in_d1/D (GTP_DFF_R)
Path Group  : top|pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/vs_in_d0/CLK (GTP_DFF_R)

                                   tco                   0.323       4.738 f       hdmi_eth_zoom/vs_in_d0/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       5.291         hdmi_eth_zoom/vs_in_d0
                                                                           f       hdmi_eth_zoom/vs_in_d1/D (GTP_DFF_R)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/vs_in_d1/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/bilinear_interpolation_cnt[2]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_eth_zoom/r_ram0_rd_addr[2]/D (GTP_DFF_R)
Path Group  : top|pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/bilinear_interpolation_cnt[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       hdmi_eth_zoom/bilinear_interpolation_cnt[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.343         hdmi_eth_zoom/bilinear_interpolation_cnt [2]
                                                                           f       hdmi_eth_zoom/r_ram0_rd_addr[2]/D (GTP_DFF_R)

 Data arrival time                                                   5.343         Logic Levels: 0  
                                                                                   Logic: 0.323ns(34.806%), Route: 0.605ns(65.194%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/r_ram0_rd_addr[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/bilinear_interpolation_cnt[3]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_eth_zoom/r_ram0_rd_addr[3]/D (GTP_DFF_R)
Path Group  : top|pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/bilinear_interpolation_cnt[3]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       hdmi_eth_zoom/bilinear_interpolation_cnt[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.343         hdmi_eth_zoom/bilinear_interpolation_cnt [3]
                                                                           f       hdmi_eth_zoom/r_ram0_rd_addr[3]/D (GTP_DFF_R)

 Data arrival time                                                   5.343         Logic Levels: 0  
                                                                                   Logic: 0.323ns(34.806%), Route: 0.605ns(65.194%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/r_ram0_rd_addr[3]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.881                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[1]/CLK (GTP_DFF_C)
Endpoint    : adda/cnt[7]/D (GTP_DFF_C)
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.441
  Launch Clock Delay      :  3.441
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 clk_50m                                                 0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.000      50.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.312      51.312 f       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486      52.798         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.090      52.888 f       adda/u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.000      52.888         adda/clk_10M     
                                                                                   adda/N9/I (GTP_INV)
                                   td                    0.000      52.888 r       adda/N9/Z (GTP_INV)
                                   net (fanout=8)        0.553      53.441         adda/N9          
                                                                           r       adda/cnt[1]/CLK (GTP_DFF_C)

                                   tco                   0.329      53.770 r       adda/cnt[1]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605      54.375         nt_da_data[1]    
                                                                                   adda/N7_0.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.292      54.667 f       adda/N7_0.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      54.667         adda/N7_0.co [2] 
                                                                                   adda/N7_0.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      54.697 r       adda/N7_0.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      54.697         adda/N7_0.co [3] 
                                                                                   adda/N7_0.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      54.727 r       adda/N7_0.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      54.727         adda/N7_0.co [4] 
                                                                                   adda/N7_0.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      54.757 r       adda/N7_0.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      54.757         adda/N7_0.co [5] 
                                                                                   adda/N7_0.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      54.787 r       adda/N7_0.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      54.787         adda/N7_0.co [6] 
                                                                                   adda/N7_0.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.236      55.023 r       adda/N7_0.fsub_7/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      55.023         adda/N7 [7]      
                                                                           r       adda/cnt[7]/D (GTP_DFF_C)

 Data arrival time                                                  55.023         Logic Levels: 6  
                                                                                   Logic: 0.977ns(61.757%), Route: 0.605ns(38.243%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                       150.000     150.000 f                        
 clk_50m                                                 0.000     150.000 f       clk_50m (port)   
                                   net (fanout=1)        0.000     150.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.312     151.312 f       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486     152.798         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.090     152.888 f       adda/u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.000     152.888         adda/clk_10M     
                                                                                   adda/N9/I (GTP_INV)
                                   td                    0.000     152.888 r       adda/N9/Z (GTP_INV)
                                   net (fanout=8)        0.553     153.441         adda/N9          
                                                                           r       adda/cnt[7]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     153.441                          
 clock uncertainty                                      -0.150     153.291                          

 Setup time                                              0.034     153.325                          

 Data required time                                                153.325                          
----------------------------------------------------------------------------------------------------
 Data required time                                                153.325                          
 Data arrival time                                                  55.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.302                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[1]/CLK (GTP_DFF_C)
Endpoint    : adda/cnt[6]/D (GTP_DFF_C)
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.441
  Launch Clock Delay      :  3.441
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 clk_50m                                                 0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.000      50.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.312      51.312 f       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486      52.798         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.090      52.888 f       adda/u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.000      52.888         adda/clk_10M     
                                                                                   adda/N9/I (GTP_INV)
                                   td                    0.000      52.888 r       adda/N9/Z (GTP_INV)
                                   net (fanout=8)        0.553      53.441         adda/N9          
                                                                           r       adda/cnt[1]/CLK (GTP_DFF_C)

                                   tco                   0.329      53.770 r       adda/cnt[1]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605      54.375         nt_da_data[1]    
                                                                                   adda/N7_0.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.292      54.667 f       adda/N7_0.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      54.667         adda/N7_0.co [2] 
                                                                                   adda/N7_0.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      54.697 r       adda/N7_0.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      54.697         adda/N7_0.co [3] 
                                                                                   adda/N7_0.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      54.727 r       adda/N7_0.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      54.727         adda/N7_0.co [4] 
                                                                                   adda/N7_0.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      54.757 r       adda/N7_0.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      54.757         adda/N7_0.co [5] 
                                                                                   adda/N7_0.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236      54.993 r       adda/N7_0.fsub_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      54.993         adda/N7 [6]      
                                                                           r       adda/cnt[6]/D (GTP_DFF_C)

 Data arrival time                                                  54.993         Logic Levels: 5  
                                                                                   Logic: 0.947ns(61.018%), Route: 0.605ns(38.982%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                       150.000     150.000 f                        
 clk_50m                                                 0.000     150.000 f       clk_50m (port)   
                                   net (fanout=1)        0.000     150.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.312     151.312 f       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486     152.798         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.090     152.888 f       adda/u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.000     152.888         adda/clk_10M     
                                                                                   adda/N9/I (GTP_INV)
                                   td                    0.000     152.888 r       adda/N9/Z (GTP_INV)
                                   net (fanout=8)        0.553     153.441         adda/N9          
                                                                           r       adda/cnt[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     153.441                          
 clock uncertainty                                      -0.150     153.291                          

 Setup time                                              0.034     153.325                          

 Data required time                                                153.325                          
----------------------------------------------------------------------------------------------------
 Data required time                                                153.325                          
 Data arrival time                                                  54.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.332                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[1]/CLK (GTP_DFF_C)
Endpoint    : adda/cnt[5]/D (GTP_DFF_C)
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.441
  Launch Clock Delay      :  3.441
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 clk_50m                                                 0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.000      50.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.312      51.312 f       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486      52.798         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.090      52.888 f       adda/u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.000      52.888         adda/clk_10M     
                                                                                   adda/N9/I (GTP_INV)
                                   td                    0.000      52.888 r       adda/N9/Z (GTP_INV)
                                   net (fanout=8)        0.553      53.441         adda/N9          
                                                                           r       adda/cnt[1]/CLK (GTP_DFF_C)

                                   tco                   0.329      53.770 r       adda/cnt[1]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605      54.375         nt_da_data[1]    
                                                                                   adda/N7_0.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.292      54.667 f       adda/N7_0.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      54.667         adda/N7_0.co [2] 
                                                                                   adda/N7_0.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      54.697 r       adda/N7_0.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      54.697         adda/N7_0.co [3] 
                                                                                   adda/N7_0.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      54.727 r       adda/N7_0.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      54.727         adda/N7_0.co [4] 
                                                                                   adda/N7_0.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      54.963 r       adda/N7_0.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      54.963         adda/N7 [5]      
                                                                           r       adda/cnt[5]/D (GTP_DFF_C)

 Data arrival time                                                  54.963         Logic Levels: 4  
                                                                                   Logic: 0.917ns(60.250%), Route: 0.605ns(39.750%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                       150.000     150.000 f                        
 clk_50m                                                 0.000     150.000 f       clk_50m (port)   
                                   net (fanout=1)        0.000     150.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.312     151.312 f       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486     152.798         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.090     152.888 f       adda/u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.000     152.888         adda/clk_10M     
                                                                                   adda/N9/I (GTP_INV)
                                   td                    0.000     152.888 r       adda/N9/Z (GTP_INV)
                                   net (fanout=8)        0.553     153.441         adda/N9          
                                                                           r       adda/cnt[5]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     153.441                          
 clock uncertainty                                      -0.150     153.291                          

 Setup time                                              0.034     153.325                          

 Data required time                                                153.325                          
----------------------------------------------------------------------------------------------------
 Data required time                                                153.325                          
 Data arrival time                                                  54.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.362                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[0]/CLK (GTP_DFF_C)
Endpoint    : adda/cnt[0]/D (GTP_DFF_C)
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.441
  Launch Clock Delay      :  3.441
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 clk_50m                                                 0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.000      50.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.312      51.312 f       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486      52.798         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.090      52.888 f       adda/u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.000      52.888         adda/clk_10M     
                                                                                   adda/N9/I (GTP_INV)
                                   td                    0.000      52.888 r       adda/N9/Z (GTP_INV)
                                   net (fanout=8)        0.553      53.441         adda/N9          
                                                                           r       adda/cnt[0]/CLK (GTP_DFF_C)

                                   tco                   0.323      53.764 f       adda/cnt[0]/Q (GTP_DFF_C)
                                   net (fanout=4)        0.641      54.405         nt_da_data[0]    
                                                                                   adda/cnt[7:0]_inv/I0 (GTP_LUT1)
                                   td                    0.172      54.577 f       adda/cnt[7:0]_inv/Z (GTP_LUT1)
                                   net (fanout=1)        0.000      54.577         adda/nt_da_data[0]_inv
                                                                           f       adda/cnt[0]/D (GTP_DFF_C)

 Data arrival time                                                  54.577         Logic Levels: 1  
                                                                                   Logic: 0.495ns(43.574%), Route: 0.641ns(56.426%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 clk_50m                                                 0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.000      50.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.312      51.312 f       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486      52.798         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.090      52.888 f       adda/u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.000      52.888         adda/clk_10M     
                                                                                   adda/N9/I (GTP_INV)
                                   td                    0.000      52.888 r       adda/N9/Z (GTP_INV)
                                   net (fanout=8)        0.553      53.441         adda/N9          
                                                                           r       adda/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      53.441                          
 clock uncertainty                                       0.000      53.441                          

 Hold time                                               0.047      53.488                          

 Data required time                                                 53.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.488                          
 Data arrival time                                                  54.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.089                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[1]/CLK (GTP_DFF_C)
Endpoint    : adda/cnt[1]/D (GTP_DFF_C)
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.441
  Launch Clock Delay      :  3.441
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 clk_50m                                                 0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.000      50.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.312      51.312 f       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486      52.798         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.090      52.888 f       adda/u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.000      52.888         adda/clk_10M     
                                                                                   adda/N9/I (GTP_INV)
                                   td                    0.000      52.888 r       adda/N9/Z (GTP_INV)
                                   net (fanout=8)        0.553      53.441         adda/N9          
                                                                           r       adda/cnt[1]/CLK (GTP_DFF_C)

                                   tco                   0.323      53.764 f       adda/cnt[1]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605      54.369         nt_da_data[1]    
                                                                                   adda/N7_0.fsub_1/I1 (GTP_LUT5CARRY)
                                   td                    0.281      54.650 r       adda/N7_0.fsub_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      54.650         adda/N7 [1]      
                                                                           r       adda/cnt[1]/D (GTP_DFF_C)

 Data arrival time                                                  54.650         Logic Levels: 1  
                                                                                   Logic: 0.604ns(49.959%), Route: 0.605ns(50.041%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 clk_50m                                                 0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.000      50.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.312      51.312 f       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486      52.798         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.090      52.888 f       adda/u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.000      52.888         adda/clk_10M     
                                                                                   adda/N9/I (GTP_INV)
                                   td                    0.000      52.888 r       adda/N9/Z (GTP_INV)
                                   net (fanout=8)        0.553      53.441         adda/N9          
                                                                           r       adda/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      53.441                          
 clock uncertainty                                       0.000      53.441                          

 Hold time                                               0.039      53.480                          

 Data required time                                                 53.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.480                          
 Data arrival time                                                  54.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.170                          
====================================================================================================

====================================================================================================

Startpoint  : adda/cnt[3]/CLK (GTP_DFF_C)
Endpoint    : adda/cnt[3]/D (GTP_DFF_C)
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.441
  Launch Clock Delay      :  3.441
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 clk_50m                                                 0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.000      50.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.312      51.312 f       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486      52.798         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.090      52.888 f       adda/u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.000      52.888         adda/clk_10M     
                                                                                   adda/N9/I (GTP_INV)
                                   td                    0.000      52.888 r       adda/N9/Z (GTP_INV)
                                   net (fanout=8)        0.553      53.441         adda/N9          
                                                                           r       adda/cnt[3]/CLK (GTP_DFF_C)

                                   tco                   0.323      53.764 f       adda/cnt[3]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605      54.369         nt_da_data[3]    
                                                                                   adda/N7_0.fsub_3/I1 (GTP_LUT5CARRY)
                                   td                    0.281      54.650 r       adda/N7_0.fsub_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      54.650         adda/N7 [3]      
                                                                           r       adda/cnt[3]/D (GTP_DFF_C)

 Data arrival time                                                  54.650         Logic Levels: 1  
                                                                                   Logic: 0.604ns(49.959%), Route: 0.605ns(50.041%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred (falling edge)
                                                        50.000      50.000 f                        
 clk_50m                                                 0.000      50.000 f       clk_50m (port)   
                                   net (fanout=1)        0.000      50.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.312      51.312 f       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486      52.798         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.090      52.888 f       adda/u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        0.000      52.888         adda/clk_10M     
                                                                                   adda/N9/I (GTP_INV)
                                   td                    0.000      52.888 r       adda/N9/Z (GTP_INV)
                                   net (fanout=8)        0.553      53.441         adda/N9          
                                                                           r       adda/cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      53.441                          
 clock uncertainty                                       0.000      53.441                          

 Hold time                                               0.039      53.480                          

 Data required time                                                 53.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.480                          
 Data arrival time                                                  54.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.170                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[13]/CLK (GTP_DFF_R)
Endpoint    : eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/D (GTP_DFF_RE)
Path Group  : top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196       5.792         rgmii_clk        
                                                                           r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[13]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.121 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[13]/Q (GTP_DFF_R)
                                   net (fanout=8)        0.730       6.851         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [13]
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_121/I0 (GTP_LUT4)
                                   td                    0.290       7.141 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_121/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.605         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N11377
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_124/I0 (GTP_LUT4)
                                   td                    0.258       7.863 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_124/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       8.504         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8700
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_111/I3 (GTP_LUT4)
                                   td                    0.185       8.689 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_111/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       9.359         eth_udp_test/udp_ip_mac_top/_N8716
                                                                                   eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_fsm[7:0]_52/I1 (GTP_LUT2)
                                   td                    0.185       9.544 r       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_fsm[7:0]_52/Z (GTP_LUT2)
                                   net (fanout=15)       0.810      10.354         eth_udp_test/udp_ip_mac_top/_N8733
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/I3 (GTP_LUT4)
                                   td                    0.185      10.539 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/Z (GTP_LUT4)
                                   net (fanout=64)       1.099      11.638         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[0]/I2 (GTP_LUT3)
                                   td                    0.185      11.823 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      12.376         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [0]
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_1/I1 (GTP_LUT5CARRY)
                                   td                    0.233      12.609 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.609         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1658
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.639 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.639         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1659
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.669 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.669         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1660
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.699 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.699         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1661
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.729 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.729         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1662
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.759 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.759         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1663
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.789 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.789         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1664
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.819 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.819         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1665
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.849 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.849         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1666
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.879 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.879         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1667
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.909 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.909         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1668
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.939 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.939         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1669
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.969 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.969         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1670
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.999 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.999         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1671
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.029 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.029         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1672
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.059 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.059         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1673
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.089 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.089         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1674
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.119 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.119         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1675
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.149 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.149         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1676
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.179 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.179         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1677
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.209 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.209         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1678
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.239 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.239         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1679
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.269 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.269         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1680
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.299 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.299         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1681
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.329 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.329         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1682
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.359 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.359         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1683
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.389 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.389         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1684
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.419 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.419         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1685
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.449 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.449         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1686
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.479 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.479         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1687
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.509 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.509         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1688
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_32/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.745 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_32/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.209         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [31]
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_2[31]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.394 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_2[31]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      14.394         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737 [31]
                                                                           r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/D (GTP_DFF_RE)

 Data arrival time                                                  14.394         Logic Levels: 39 
                                                                                   Logic: 3.171ns(36.864%), Route: 5.431ns(63.136%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                    1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372    1002.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1003.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196    1005.792         rgmii_clk        
                                                                           r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[31]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1005.792                          
 clock uncertainty                                      -0.050    1005.742                          

 Setup time                                              0.034    1005.776                          

 Data required time                                               1005.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.776                          
 Data arrival time                                                  14.394                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.382                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[13]/CLK (GTP_DFF_R)
Endpoint    : eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/D (GTP_DFF_RE)
Path Group  : top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196       5.792         rgmii_clk        
                                                                           r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[13]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.121 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[13]/Q (GTP_DFF_R)
                                   net (fanout=8)        0.730       6.851         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [13]
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_121/I0 (GTP_LUT4)
                                   td                    0.290       7.141 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_121/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.605         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N11377
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_124/I0 (GTP_LUT4)
                                   td                    0.258       7.863 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_124/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       8.504         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8700
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_111/I3 (GTP_LUT4)
                                   td                    0.185       8.689 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_111/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       9.359         eth_udp_test/udp_ip_mac_top/_N8716
                                                                                   eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_fsm[7:0]_52/I1 (GTP_LUT2)
                                   td                    0.185       9.544 r       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_fsm[7:0]_52/Z (GTP_LUT2)
                                   net (fanout=15)       0.810      10.354         eth_udp_test/udp_ip_mac_top/_N8733
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/I3 (GTP_LUT4)
                                   td                    0.185      10.539 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/Z (GTP_LUT4)
                                   net (fanout=64)       1.099      11.638         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[0]/I2 (GTP_LUT3)
                                   td                    0.185      11.823 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      12.376         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [0]
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_1/I1 (GTP_LUT5CARRY)
                                   td                    0.233      12.609 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.609         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1658
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.639 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.639         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1659
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.669 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.669         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1660
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.699 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.699         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1661
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.729 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.729         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1662
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.759 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.759         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1663
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.789 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.789         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1664
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.819 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.819         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1665
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.849 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.849         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1666
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.879 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.879         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1667
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.909 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.909         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1668
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.939 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.939         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1669
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.969 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.969         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1670
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.999 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.999         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1671
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.029 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.029         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1672
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.059 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.059         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1673
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.089 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.089         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1674
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.119 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.119         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1675
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.149 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.149         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1676
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.179 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.179         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1677
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.209 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.209         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1678
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.239 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.239         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1679
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.269 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.269         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1680
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.299 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.299         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1681
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.329 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.329         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1682
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.359 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.359         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1683
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.389 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.389         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1684
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.419 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.419         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1685
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.449 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.449         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1686
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.479 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.479         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1687
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.715 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.179         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [30]
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_2[30]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.364 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_2[30]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      14.364         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737 [30]
                                                                           r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/D (GTP_DFF_RE)

 Data arrival time                                                  14.364         Logic Levels: 38 
                                                                                   Logic: 3.141ns(36.643%), Route: 5.431ns(63.357%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                    1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372    1002.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1003.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196    1005.792         rgmii_clk        
                                                                           r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[30]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1005.792                          
 clock uncertainty                                      -0.050    1005.742                          

 Setup time                                              0.034    1005.776                          

 Data required time                                               1005.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.776                          
 Data arrival time                                                  14.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.412                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[13]/CLK (GTP_DFF_R)
Endpoint    : eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[29]/D (GTP_DFF_RE)
Path Group  : top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196       5.792         rgmii_clk        
                                                                           r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[13]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.121 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt[13]/Q (GTP_DFF_R)
                                   net (fanout=8)        0.730       6.851         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/icmp_rx_cnt [13]
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_121/I0 (GTP_LUT4)
                                   td                    0.290       7.141 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_121/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.605         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N11377
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_124/I0 (GTP_LUT4)
                                   td                    0.258       7.863 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_124/Z (GTP_LUT4)
                                   net (fanout=4)        0.641       8.504         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N8700
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_111/I3 (GTP_LUT4)
                                   td                    0.185       8.689 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/state_fsm[11:0]_111/Z (GTP_LUT4)
                                   net (fanout=5)        0.670       9.359         eth_udp_test/udp_ip_mac_top/_N8716
                                                                                   eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_fsm[7:0]_52/I1 (GTP_LUT2)
                                   td                    0.185       9.544 r       eth_udp_test/udp_ip_mac_top/arp_mac_top_U1/mac_layer/mac_rx/rec_state_fsm[7:0]_52/Z (GTP_LUT2)
                                   net (fanout=15)       0.810      10.354         eth_udp_test/udp_ip_mac_top/_N8733
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/I3 (GTP_LUT4)
                                   td                    0.185      10.539 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738/Z (GTP_LUT4)
                                   net (fanout=64)       1.099      11.638         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N738
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[0]/I2 (GTP_LUT3)
                                   td                    0.185      11.823 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_6[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      12.376         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb5 [0]
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_1/I1 (GTP_LUT5CARRY)
                                   td                    0.233      12.609 f       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.609         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1658
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.639 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.639         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1659
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.669 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.669         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1660
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.699 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.699         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1661
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.729 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.729         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1662
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.759 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.759         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1663
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.789 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.789         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1664
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.819 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.819         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1665
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.849 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.849         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1666
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.879 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.879         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1667
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.909 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.909         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1668
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.939 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.939         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1669
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.969 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.969         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1670
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.999 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.999         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1671
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.029 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.029         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1672
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.059 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.059         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1673
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.089 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.089         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1674
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.119 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.119         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1675
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.149 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.149         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1676
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.179 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.179         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1677
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.209 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.209         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1678
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.239 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.239         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1679
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.269 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.269         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1680
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.299 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.299         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1681
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.329 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.329         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1682
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.359 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.359         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1683
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.389 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.389         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1684
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.419 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.419         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1685
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.449 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.449         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/_N1686
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.685 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_7_30/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.149         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/nb4 [29]
                                                                                   eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_2[29]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.334 r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737_2[29]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      14.334         eth_udp_test/udp_ip_mac_top/ip_layer/icmp/N737 [29]
                                                                           r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[29]/D (GTP_DFF_RE)

 Data arrival time                                                  14.334         Logic Levels: 37 
                                                                                   Logic: 3.111ns(36.420%), Route: 5.431ns(63.580%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                    1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372    1002.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1003.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196    1005.792         rgmii_clk        
                                                                           r       eth_udp_test/udp_ip_mac_top/ip_layer/icmp/reply_checksum_tmp[29]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1005.792                          
 clock uncertainty                                      -0.050    1005.742                          

 Setup time                                              0.034    1005.776                          

 Data required time                                               1005.776                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.776                          
 Data arrival time                                                  14.334                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.442                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/ram_wr_data[0]/CLK (GTP_DFF_R)
Endpoint    : eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/DI (GTP_RAM16X1DP)
Path Group  : top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196       5.792         rgmii_clk        
                                                                           r       eth_udp_test/ram_wr_data[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       6.115 f       eth_udp_test/ram_wr_data[0]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       6.579         eth_udp_test/ram_wr_data [0]
                                                                           f       eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/DI (GTP_RAM16X1DP)

 Data arrival time                                                   6.579         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196       5.792         rgmii_clk        
                                                                           r       eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       5.792                          
 clock uncertainty                                       0.000       5.792                          

 Hold time                                               0.334       6.126                          

 Data required time                                                  6.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.126                          
 Data arrival time                                                   6.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/ram_wr_data[1]/CLK (GTP_DFF_R)
Endpoint    : eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/DI (GTP_RAM16X1DP)
Path Group  : top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196       5.792         rgmii_clk        
                                                                           r       eth_udp_test/ram_wr_data[1]/CLK (GTP_DFF_R)

                                   tco                   0.323       6.115 f       eth_udp_test/ram_wr_data[1]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       6.579         eth_udp_test/ram_wr_data [1]
                                                                           f       eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/DI (GTP_RAM16X1DP)

 Data arrival time                                                   6.579         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196       5.792         rgmii_clk        
                                                                           r       eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       5.792                          
 clock uncertainty                                       0.000       5.792                          

 Hold time                                               0.334       6.126                          

 Data required time                                                  6.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.126                          
 Data arrival time                                                   6.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/ram_wr_data[2]/CLK (GTP_DFF_R)
Endpoint    : eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/DI (GTP_RAM16X1DP)
Path Group  : top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196       5.792         rgmii_clk        
                                                                           r       eth_udp_test/ram_wr_data[2]/CLK (GTP_DFF_R)

                                   tco                   0.323       6.115 f       eth_udp_test/ram_wr_data[2]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       6.579         eth_udp_test/ram_wr_data [2]
                                                                           f       eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/DI (GTP_RAM16X1DP)

 Data arrival time                                                   6.579         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196       5.792         rgmii_clk        
                                                                           r       eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_2/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       5.792                          
 clock uncertainty                                       0.000       5.792                          

 Hold time                                               0.334       6.126                          

 Data required time                                                  6.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.126                          
 Data arrival time                                                   6.579                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr2[10]/CLK (GTP_DFF_C)
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  3.596
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.786 r       adda/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=49)       0.810       3.596         nt_ad_clk        
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr2[10]/CLK (GTP_DFF_C)

                                   tco                   0.329       3.925 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr2[10]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670       4.595         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr2 [10]
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N24_4/I4 (GTP_LUT5)
                                   td                    0.297       4.892 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N24_4/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       5.562         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr [6]
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N24_5/I1 (GTP_LUT2)
                                   td                    0.185       5.747 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N24_5/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       6.300         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr [5]
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N24_9/I4 (GTP_LUT5)
                                   td                    0.185       6.485 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N24_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.949         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr [1]
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.eq_0/I3 (GTP_LUT5CARRY)
                                   td                    0.233       7.182 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.182         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.co [0]
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.212 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.212         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.co [2]
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.242 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.242         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.co [4]
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.272 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.272         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.co [6]
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.302 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       7.766         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N157
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N158/I4 (GTP_LUT5)
                                   td                    0.185       7.951 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N158/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.951         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N158
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   7.951         Logic Levels: 9  
                                                                                   Logic: 1.534ns(35.224%), Route: 2.821ns(64.776%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 clk_50m                                                 0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      40.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486      42.697         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      42.786 r       adda/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=49)       0.810      43.596         nt_ad_clk        
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      43.596                          
 clock uncertainty                                      -0.150      43.446                          

 Setup time                                              0.034      43.480                          

 Data required time                                                 43.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.480                          
 Data arrival time                                                   7.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        35.529                          
====================================================================================================

====================================================================================================

Startpoint  : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/D (GTP_DFF_C)
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  3.596
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.786 r       adda/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=49)       0.810       3.596         nt_ad_clk        
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.925 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       4.595         ad_fifo/U_ipml_fifo_fifo_buffer/wr_addr [0]
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.298       4.893 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.893         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2004
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.923 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.923         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2005
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.953 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.953         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2006
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.983 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.983         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2007
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.013 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.013         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2008
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.043 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.043         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2009
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.073 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.073         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2010
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.103 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.103         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2011
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       5.339 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       5.980         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2 [9]
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N7_9/I0 (GTP_LUT5)
                                   td                    0.258       6.238 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N7_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.238         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wgnext [9]
                                                                           f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/D (GTP_DFF_C)

 Data arrival time                                                   6.238         Logic Levels: 10 
                                                                                   Logic: 1.331ns(50.379%), Route: 1.311ns(49.621%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 clk_50m                                                 0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      40.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486      42.697         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      42.786 r       adda/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=49)       0.810      43.596         nt_ad_clk        
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      43.596                          
 clock uncertainty                                      -0.150      43.446                          

 Setup time                                              0.034      43.480                          

 Data required time                                                 43.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.480                          
 Data arrival time                                                   6.238                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.242                          
====================================================================================================

====================================================================================================

Startpoint  : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/D (GTP_DFF_C)
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  3.596
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.786 r       adda/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=49)       0.810       3.596         nt_ad_clk        
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       3.925 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       4.595         ad_fifo/U_ipml_fifo_fifo_buffer/wr_addr [0]
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.298       4.893 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.893         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2004
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.923 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.923         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2005
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.953 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.953         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2006
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       4.983 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.983         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2007
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.013 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.013         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2008
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.043 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.043         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2009
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.073 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.073         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/_N2010
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       5.309 r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2_9/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       5.950         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N2 [8]
                                                                                   ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N7_8/I0 (GTP_LUT5)
                                   td                    0.258       6.208 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/N7_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.208         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wgnext [8]
                                                                           f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/D (GTP_DFF_C)

 Data arrival time                                                   6.208         Logic Levels: 9  
                                                                                   Logic: 1.301ns(49.809%), Route: 1.311ns(50.191%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 clk_50m                                                 0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      40.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486      42.697         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      42.786 r       adda/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=49)       0.810      43.596         nt_ad_clk        
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      43.596                          
 clock uncertainty                                      -0.150      43.446                          

 Setup time                                              0.034      43.480                          

 Data required time                                                 43.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.480                          
 Data arrival time                                                   6.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.272                          
====================================================================================================

====================================================================================================

Startpoint  : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  3.596
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.786 r       adda/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=49)       0.810       3.596         nt_ad_clk        
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.919 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.383         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   4.383         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.786 r       adda/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=49)       0.810       3.596         nt_ad_clk        
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.596                          
 clock uncertainty                                       0.000       3.596                          

 Hold time                                               0.047       3.643                          

 Data required time                                                  3.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.643                          
 Data arrival time                                                   4.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  3.596
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.786 r       adda/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=49)       0.810       3.596         nt_ad_clk        
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.919 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.383         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   4.383         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.786 r       adda/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=49)       0.810       3.596         nt_ad_clk        
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.596                          
 clock uncertainty                                       0.000       3.596                          

 Hold time                                               0.047       3.643                          

 Data required time                                                  3.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.643                          
 Data arrival time                                                   4.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  3.596
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.786 r       adda/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=49)       0.810       3.596         nt_ad_clk        
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       3.919 f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.383         ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   4.383         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.786 r       adda/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=49)       0.810       3.596         nt_ad_clk        
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.596                          
 clock uncertainty                                       0.000       3.596                          

 Hold time                                               0.047       3.643                          

 Data required time                                                  3.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.643                          
 Data arrival time                                                   4.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ethernet_valid/CLK (GTP_DFF_C)
Endpoint    : key_switch/ad_fifo_wr_en/D (GTP_DFF_C)
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.819  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 clk_50m                                                 0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      20.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204      24.415         nt_clk_50m       
                                                                           r       key_switch/ethernet_valid/CLK (GTP_DFF_C)

                                   tco                   0.329      24.744 r       key_switch/ethernet_valid/Q (GTP_DFF_C)
                                   net (fanout=50)       1.028      25.772         ethernet_valid   
                                                                                   key_switch/N340_3/I2 (GTP_LUT3)
                                   td                    0.185      25.957 r       key_switch/N340_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      25.957         key_switch/N340  
                                                                           r       key_switch/ad_fifo_wr_en/D (GTP_DFF_C)

 Data arrival time                                                  25.957         Logic Levels: 1  
                                                                                   Logic: 0.514ns(33.333%), Route: 1.028ns(66.667%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 clk_50m                                                 0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      40.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486      42.697         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      42.786 r       adda/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=49)       0.810      43.596         nt_ad_clk        
                                                                           r       key_switch/ad_fifo_wr_en/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      43.596                          
 clock uncertainty                                      -0.150      43.446                          

 Setup time                                              0.034      43.480                          

 Data required time                                                 43.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.480                          
 Data arrival time                                                  25.957                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.523                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/hdmi_valid/CLK (GTP_DFF_C)
Endpoint    : key_switch/ad_fifo_wr_en/D (GTP_DFF_C)
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.819  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 clk_50m                                                 0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      40.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204      44.415         nt_clk_50m       
                                                                           r       key_switch/hdmi_valid/CLK (GTP_DFF_C)

                                   tco                   0.323      44.738 f       key_switch/hdmi_valid/Q (GTP_DFF_C)
                                   net (fanout=15)       0.810      45.548         hdmi_valid       
                                                                                   key_switch/N340_3/I0 (GTP_LUT3)
                                   td                    0.250      45.798 r       key_switch/N340_3/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      45.798         key_switch/N340  
                                                                           r       key_switch/ad_fifo_wr_en/D (GTP_DFF_C)

 Data arrival time                                                  45.798         Logic Levels: 1  
                                                                                   Logic: 0.573ns(41.432%), Route: 0.810ns(58.568%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 clk_50m                                                 0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      40.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486      42.697         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      42.786 r       adda/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=49)       0.810      43.596         nt_ad_clk        
                                                                           r       key_switch/ad_fifo_wr_en/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      43.596                          
 clock uncertainty                                       0.150      43.746                          

 Hold time                                               0.039      43.785                          

 Data required time                                                 43.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.785                          
 Data arrival time                                                  45.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.013                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/hdmi_valid/CLK (GTP_DFF_C)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.505  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.910
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            80.000      80.000 r                        
 clk_50m                                                 0.000      80.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      80.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      81.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204      84.415         nt_clk_50m       
                                                                           r       key_switch/hdmi_valid/CLK (GTP_DFF_C)

                                   tco                   0.329      84.744 r       key_switch/hdmi_valid/Q (GTP_DFF_C)
                                   net (fanout=15)       0.810      85.554         hdmi_valid       
                                                                                   ms72xx_ctl/N0/I0 (GTP_LUT2)
                                   td                    0.258      85.812 f       ms72xx_ctl/N0/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      86.276         ms72xx_ctl/N0    
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                  86.276         Logic Levels: 1  
                                                                                   Logic: 0.587ns(31.542%), Route: 1.274ns(68.458%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50m                                                 0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000     100.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486     102.697         nt_clk_50m       
                                                                                   hdmi_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.791 r       hdmi_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=259)      1.119     103.910         ms72xx_cfg_clk   
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     103.910                          
 clock uncertainty                                      -0.150     103.760                          

 Recovery time                                          -0.542     103.218                          

 Data required time                                                103.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.218                          
 Data arrival time                                                  86.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.942                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/hdmi_valid/CLK (GTP_DFF_C)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.505  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.910
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                           100.000     100.000 r                        
 clk_50m                                                 0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000     100.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204     104.415         nt_clk_50m       
                                                                           r       key_switch/hdmi_valid/CLK (GTP_DFF_C)

                                   tco                   0.323     104.738 f       key_switch/hdmi_valid/Q (GTP_DFF_C)
                                   net (fanout=15)       0.810     105.548         hdmi_valid       
                                                                                   ms72xx_ctl/N0/I0 (GTP_LUT2)
                                   td                    0.250     105.798 r       ms72xx_ctl/N0/Z (GTP_LUT2)
                                   net (fanout=1)        0.464     106.262         ms72xx_ctl/N0    
                                                                           r       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                 106.262         Logic Levels: 1  
                                                                                   Logic: 0.573ns(31.023%), Route: 1.274ns(68.977%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50m                                                 0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000     100.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486     102.697         nt_clk_50m       
                                                                                   hdmi_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.791 r       hdmi_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=259)      1.119     103.910         ms72xx_cfg_clk   
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     103.910                          
 clock uncertainty                                       0.150     104.060                          

 Removal time                                           -0.258     103.802                          

 Data required time                                                103.802                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.802                          
 Data arrival time                                                 106.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.460                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.910
  Launch Clock Delay      :  3.910
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   hdmi_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.791 r       hdmi_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       3.910         ms72xx_cfg_clk   
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.239 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.844         rstn_1ms[1]      
                                                                                   N109_9/I2 (GTP_LUT4)
                                   td                    0.280       5.124 f       N109_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       5.588         _N10553          
                                                                                   N109_14/I1 (GTP_LUT5)
                                   td                    0.239       5.827 f       N109_14/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       6.432         N109             
                                                                                   ms72xx_ctl/N0/I1 (GTP_LUT2)
                                   td                    0.172       6.604 f       ms72xx_ctl/N0/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       7.068         ms72xx_ctl/N0    
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   7.068         Logic Levels: 3  
                                                                                   Logic: 1.020ns(32.299%), Route: 2.138ns(67.701%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 clk_50m                                                 0.000     100.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000     100.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486     102.697         nt_clk_50m       
                                                                                   hdmi_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     102.791 r       hdmi_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=259)      1.119     103.910         ms72xx_cfg_clk   
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     103.910                          
 clock uncertainty                                      -0.150     103.760                          

 Recovery time                                          -0.542     103.218                          

 Data required time                                                103.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.218                          
 Data arrival time                                                   7.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.150                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.910
  Launch Clock Delay      :  3.910
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   hdmi_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.791 r       hdmi_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       3.910         ms72xx_cfg_clk   
                                                                           r       rstn_1ms[13]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.233 f       rstn_1ms[13]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       4.786         rstn_1ms[13]     
                                                                                   N109_14/I2 (GTP_LUT5)
                                   td                    0.428       5.214 r       N109_14/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       5.819         N109             
                                                                                   ms72xx_ctl/N0/I1 (GTP_LUT2)
                                   td                    0.172       5.991 f       ms72xx_ctl/N0/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       6.455         ms72xx_ctl/N0    
                                                                           f       ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   6.455         Logic Levels: 2  
                                                                                   Logic: 0.923ns(36.267%), Route: 1.622ns(63.733%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   hdmi_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.791 r       hdmi_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       3.910         ms72xx_cfg_clk   
                                                                           r       ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.910                          
 clock uncertainty                                       0.000       3.910                          

 Removal time                                           -0.251       3.659                          

 Data required time                                                  3.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.659                          
 Data arrival time                                                   6.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.796                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/vs_in_d0/CLK (GTP_DFF_R)
Endpoint    : hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : top|pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/vs_in_d0/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       hdmi_eth_zoom/vs_in_d0/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       5.297         hdmi_eth_zoom/vs_in_d0
                                                                                   hdmi_eth_zoom/N47/I0 (GTP_LUT4)
                                   td                    0.250       5.547 r       hdmi_eth_zoom/N47/Z (GTP_LUT4)
                                   net (fanout=123)      1.497       7.044         hdmi_eth_zoom/N47
                                                                           r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.044         Logic Levels: 1  
                                                                                   Logic: 0.579ns(22.024%), Route: 2.050ns(77.976%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pix_clk_in                                              0.000    1000.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000    1000.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204    1004.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.118    1004.247                          

 Data required time                                               1004.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.247                          
 Data arrival time                                                   7.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.203                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/vs_in_d0/CLK (GTP_DFF_R)
Endpoint    : hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : top|pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/vs_in_d0/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       hdmi_eth_zoom/vs_in_d0/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       5.297         hdmi_eth_zoom/vs_in_d0
                                                                                   hdmi_eth_zoom/N47/I0 (GTP_LUT4)
                                   td                    0.250       5.547 r       hdmi_eth_zoom/N47/Z (GTP_LUT4)
                                   net (fanout=123)      1.497       7.044         hdmi_eth_zoom/N47
                                                                           r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.044         Logic Levels: 1  
                                                                                   Logic: 0.579ns(22.024%), Route: 2.050ns(77.976%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pix_clk_in                                              0.000    1000.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000    1000.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204    1004.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.118    1004.247                          

 Data required time                                               1004.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.247                          
 Data arrival time                                                   7.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.203                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/vs_in_d0/CLK (GTP_DFF_R)
Endpoint    : hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : top|pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/vs_in_d0/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       hdmi_eth_zoom/vs_in_d0/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       5.297         hdmi_eth_zoom/vs_in_d0
                                                                                   hdmi_eth_zoom/N47/I0 (GTP_LUT4)
                                   td                    0.250       5.547 r       hdmi_eth_zoom/N47/Z (GTP_LUT4)
                                   net (fanout=123)      1.497       7.044         hdmi_eth_zoom/N47
                                                                           r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.044         Logic Levels: 1  
                                                                                   Logic: 0.579ns(22.024%), Route: 2.050ns(77.976%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pix_clk_in                                              0.000    1000.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000    1000.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204    1004.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.118    1004.247                          

 Data required time                                               1004.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.247                          
 Data arrival time                                                   7.044                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.203                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/vs_in_d1/CLK (GTP_DFF_R)
Endpoint    : hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : top|pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/vs_in_d1/CLK (GTP_DFF_R)

                                   tco                   0.323       4.738 f       hdmi_eth_zoom/vs_in_d1/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.202         hdmi_eth_zoom/vs_in_d1
                                                                                   hdmi_eth_zoom/N47/I1 (GTP_LUT4)
                                   td                    0.300       5.502 f       hdmi_eth_zoom/N47/Z (GTP_LUT4)
                                   net (fanout=123)      1.497       6.999         hdmi_eth_zoom/N47
                                                                           f       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.999         Logic Levels: 1  
                                                                                   Logic: 0.623ns(24.110%), Route: 1.961ns(75.890%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.053       4.362                          

 Data required time                                                  4.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.362                          
 Data arrival time                                                   6.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.637                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/vs_in_d1/CLK (GTP_DFF_R)
Endpoint    : hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : top|pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/vs_in_d1/CLK (GTP_DFF_R)

                                   tco                   0.323       4.738 f       hdmi_eth_zoom/vs_in_d1/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.202         hdmi_eth_zoom/vs_in_d1
                                                                                   hdmi_eth_zoom/N47/I1 (GTP_LUT4)
                                   td                    0.300       5.502 f       hdmi_eth_zoom/N47/Z (GTP_LUT4)
                                   net (fanout=123)      1.497       6.999         hdmi_eth_zoom/N47
                                                                           f       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.999         Logic Levels: 1  
                                                                                   Logic: 0.623ns(24.110%), Route: 1.961ns(75.890%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.053       4.362                          

 Data required time                                                  4.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.362                          
 Data arrival time                                                   6.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.637                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_eth_zoom/vs_in_d1/CLK (GTP_DFF_R)
Endpoint    : hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : top|pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/vs_in_d1/CLK (GTP_DFF_R)

                                   tco                   0.323       4.738 f       hdmi_eth_zoom/vs_in_d1/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.202         hdmi_eth_zoom/vs_in_d1
                                                                                   hdmi_eth_zoom/N47/I1 (GTP_LUT4)
                                   td                    0.300       5.502 f       hdmi_eth_zoom/N47/Z (GTP_LUT4)
                                   net (fanout=123)      1.497       6.999         hdmi_eth_zoom/N47
                                                                           f       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.999         Logic Levels: 1  
                                                                                   Logic: 0.623ns(24.110%), Route: 1.961ns(75.890%)
----------------------------------------------------------------------------------------------------

 Clock top|pix_clk_in (rising edge)
                                                         0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=269)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.053       4.362                          

 Data required time                                                  4.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.362                          
 Data arrival time                                                   6.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.637                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/write_end/CLK (GTP_DFF_R)
Endpoint    : eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196       5.792         rgmii_clk        
                                                                           r       eth_udp_test/write_end/CLK (GTP_DFF_R)

                                   tco                   0.329       6.121 r       eth_udp_test/write_end/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       6.791         eth_udp_test/write_end
                                                                                   eth_udp_test/N5_5/I2 (GTP_LUT3)
                                   td                    0.185       6.976 r       eth_udp_test/N5_5/Z (GTP_LUT3)
                                   net (fanout=28)       1.259       8.235         eth_udp_test/eth_fifo_rst
                                                                           r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   8.235         Logic Levels: 1  
                                                                                   Logic: 0.514ns(21.040%), Route: 1.929ns(78.960%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                    1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372    1002.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1003.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196    1005.792         rgmii_clk        
                                                                           r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000    1005.792                          
 clock uncertainty                                      -0.050    1005.742                          

 Recovery time                                          -0.122    1005.620                          

 Data required time                                               1005.620                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.620                          
 Data arrival time                                                   8.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.385                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/write_end/CLK (GTP_DFF_R)
Endpoint    : eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196       5.792         rgmii_clk        
                                                                           r       eth_udp_test/write_end/CLK (GTP_DFF_R)

                                   tco                   0.329       6.121 r       eth_udp_test/write_end/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       6.791         eth_udp_test/write_end
                                                                                   eth_udp_test/N5_5/I2 (GTP_LUT3)
                                   td                    0.185       6.976 r       eth_udp_test/N5_5/Z (GTP_LUT3)
                                   net (fanout=28)       1.259       8.235         eth_udp_test/eth_fifo_rst
                                                                           r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.235         Logic Levels: 1  
                                                                                   Logic: 0.514ns(21.040%), Route: 1.929ns(78.960%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                    1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372    1002.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1003.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196    1005.792         rgmii_clk        
                                                                           r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    1005.792                          
 clock uncertainty                                      -0.050    1005.742                          

 Recovery time                                          -0.118    1005.624                          

 Data required time                                               1005.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.624                          
 Data arrival time                                                   8.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.389                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/write_end/CLK (GTP_DFF_R)
Endpoint    : eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : top|rgmii_rxc
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196       5.792         rgmii_clk        
                                                                           r       eth_udp_test/write_end/CLK (GTP_DFF_R)

                                   tco                   0.329       6.121 r       eth_udp_test/write_end/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       6.791         eth_udp_test/write_end
                                                                                   eth_udp_test/N5_5/I2 (GTP_LUT3)
                                   td                    0.172       6.963 f       eth_udp_test/N5_5/Z (GTP_LUT3)
                                   net (fanout=28)       0.745       7.708         eth_udp_test/eth_fifo_rst
                                                                           f       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.708         Logic Levels: 1  
                                                                                   Logic: 0.501ns(26.148%), Route: 1.415ns(73.852%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                    1000.000    1000.000 r                        
 rgmii_rxc                                               0.000    1000.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000    1000.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372    1002.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549    1003.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464    1003.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1003.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196    1005.792         rgmii_clk        
                                                                           r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1005.792                          
 clock uncertainty                                      -0.050    1005.742                          

 Recovery time                                          -0.542    1005.200                          

 Data required time                                               1005.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.200                          
 Data arrival time                                                   7.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.492                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/write_end/CLK (GTP_DFF_R)
Endpoint    : eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196       5.792         rgmii_clk        
                                                                           r       eth_udp_test/write_end/CLK (GTP_DFF_R)

                                   tco                   0.323       6.115 f       eth_udp_test/write_end/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       6.785         eth_udp_test/write_end
                                                                                   eth_udp_test/N5_5/I2 (GTP_LUT3)
                                   td                    0.172       6.957 f       eth_udp_test/N5_5/Z (GTP_LUT3)
                                   net (fanout=28)       0.745       7.702         eth_udp_test/eth_fifo_rst
                                                                           f       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.702         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.916%), Route: 1.415ns(74.084%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196       5.792         rgmii_clk        
                                                                           r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.792                          
 clock uncertainty                                       0.000       5.792                          

 Removal time                                           -0.251       5.541                          

 Data required time                                                  5.541                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.541                          
 Data arrival time                                                   7.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.161                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/write_end/CLK (GTP_DFF_R)
Endpoint    : eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196       5.792         rgmii_clk        
                                                                           r       eth_udp_test/write_end/CLK (GTP_DFF_R)

                                   tco                   0.323       6.115 f       eth_udp_test/write_end/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       6.785         eth_udp_test/write_end
                                                                                   eth_udp_test/N5_5/I2 (GTP_LUT3)
                                   td                    0.172       6.957 f       eth_udp_test/N5_5/Z (GTP_LUT3)
                                   net (fanout=28)       0.745       7.702         eth_udp_test/eth_fifo_rst
                                                                           f       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.702         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.916%), Route: 1.415ns(74.084%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196       5.792         rgmii_clk        
                                                                           r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.792                          
 clock uncertainty                                       0.000       5.792                          

 Removal time                                           -0.251       5.541                          

 Data required time                                                  5.541                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.541                          
 Data arrival time                                                   7.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.161                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_test/write_end/CLK (GTP_DFF_R)
Endpoint    : eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[2]/C (GTP_DFF_CE)
Path Group  : top|rgmii_rxc
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.792
  Launch Clock Delay      :  5.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196       5.792         rgmii_clk        
                                                                           r       eth_udp_test/write_end/CLK (GTP_DFF_R)

                                   tco                   0.323       6.115 f       eth_udp_test/write_end/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       6.785         eth_udp_test/write_end
                                                                                   eth_udp_test/N5_5/I2 (GTP_LUT3)
                                   td                    0.172       6.957 f       eth_udp_test/N5_5/Z (GTP_LUT3)
                                   net (fanout=28)       0.745       7.702         eth_udp_test/eth_fifo_rst
                                                                           f       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[2]/C (GTP_DFF_CE)

 Data arrival time                                                   7.702         Logic Levels: 1  
                                                                                   Logic: 0.495ns(25.916%), Route: 1.415ns(74.084%)
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (rising edge)                       0.000       0.000 r                        
 rgmii_rxc                                               0.000       0.000 r       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.583         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.132 r       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.596         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.596 r       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196       5.792         rgmii_clk        
                                                                           r       eth_udp_test/eth_fifo/U_ipml_fifo_eth_fifo/U_ipml_fifo_ctrl/SYN_CTRL.rbin[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.792                          
 clock uncertainty                                       0.000       5.792                          

 Removal time                                           -0.251       5.541                          

 Data required time                                                  5.541                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.541                          
 Data arrival time                                                   7.702                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.161                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_valid/CLK (GTP_DFF_C)
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.819  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 clk_50m                                                 0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      20.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204      24.415         nt_clk_50m       
                                                                           r       key_switch/ad_valid/CLK (GTP_DFF_C)

                                   tco                   0.329      24.744 r       key_switch/ad_valid/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745      25.489         ad_valid         
                                                                                   N19_inv/I1 (GTP_LUT2)
                                   td                    0.172      25.661 f       N19_inv/Z (GTP_LUT2)
                                   net (fanout=102)      0.913      26.574         N19              
                                                                           f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                  26.574         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.205%), Route: 1.658ns(76.795%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 clk_50m                                                 0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      40.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486      42.697         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      42.786 r       adda/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=49)       0.810      43.596         nt_ad_clk        
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      43.596                          
 clock uncertainty                                      -0.150      43.446                          

 Recovery time                                          -0.542      42.904                          

 Data required time                                                 42.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.904                          
 Data arrival time                                                  26.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.330                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_valid/CLK (GTP_DFF_C)
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.819  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 clk_50m                                                 0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      20.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204      24.415         nt_clk_50m       
                                                                           r       key_switch/ad_valid/CLK (GTP_DFF_C)

                                   tco                   0.329      24.744 r       key_switch/ad_valid/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745      25.489         ad_valid         
                                                                                   N19_inv/I1 (GTP_LUT2)
                                   td                    0.172      25.661 f       N19_inv/Z (GTP_LUT2)
                                   net (fanout=102)      0.913      26.574         N19              
                                                                           f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                  26.574         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.205%), Route: 1.658ns(76.795%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 clk_50m                                                 0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      40.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486      42.697         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      42.786 r       adda/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=49)       0.810      43.596         nt_ad_clk        
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      43.596                          
 clock uncertainty                                      -0.150      43.446                          

 Recovery time                                          -0.542      42.904                          

 Data required time                                                 42.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.904                          
 Data arrival time                                                  26.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.330                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_valid/CLK (GTP_DFF_C)
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.819  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            20.000      20.000 r                        
 clk_50m                                                 0.000      20.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      20.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204      24.415         nt_clk_50m       
                                                                           r       key_switch/ad_valid/CLK (GTP_DFF_C)

                                   tco                   0.329      24.744 r       key_switch/ad_valid/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745      25.489         ad_valid         
                                                                                   N19_inv/I1 (GTP_LUT2)
                                   td                    0.172      25.661 f       N19_inv/Z (GTP_LUT2)
                                   net (fanout=102)      0.913      26.574         N19              
                                                                           f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                  26.574         Logic Levels: 1  
                                                                                   Logic: 0.501ns(23.205%), Route: 1.658ns(76.795%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 clk_50m                                                 0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      40.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486      42.697         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      42.786 r       adda/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=49)       0.810      43.596         nt_ad_clk        
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      43.596                          
 clock uncertainty                                      -0.150      43.446                          

 Recovery time                                          -0.542      42.904                          

 Data required time                                                 42.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.904                          
 Data arrival time                                                  26.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.330                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_valid/CLK (GTP_DFF_C)
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.304  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.111
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 clk_50m                                                 0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      40.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204      44.415         nt_clk_50m       
                                                                           r       key_switch/ad_valid/CLK (GTP_DFF_C)

                                   tco                   0.323      44.738 f       key_switch/ad_valid/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745      45.483         ad_valid         
                                                                                   N19_inv/I1 (GTP_LUT2)
                                   td                    0.172      45.655 f       N19_inv/Z (GTP_LUT2)
                                   net (fanout=102)      1.427      47.082         N19              
                                                                           f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                  47.082         Logic Levels: 1  
                                                                                   Logic: 0.495ns(18.560%), Route: 2.172ns(81.440%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 clk_50m                                                 0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      40.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486      42.697         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      42.786 r       adda/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=49)       1.325      44.111         nt_ad_clk        
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      44.111                          
 clock uncertainty                                       0.150      44.261                          

 Removal time                                           -0.053      44.208                          

 Data required time                                                 44.208                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.208                          
 Data arrival time                                                  47.082                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.874                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_valid/CLK (GTP_DFF_C)
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.819  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 clk_50m                                                 0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      40.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204      44.415         nt_clk_50m       
                                                                           r       key_switch/ad_valid/CLK (GTP_DFF_C)

                                   tco                   0.323      44.738 f       key_switch/ad_valid/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745      45.483         ad_valid         
                                                                                   N19_inv/I1 (GTP_LUT2)
                                   td                    0.172      45.655 f       N19_inv/Z (GTP_LUT2)
                                   net (fanout=102)      0.913      46.568         N19              
                                                                           f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                  46.568         Logic Levels: 1  
                                                                                   Logic: 0.495ns(22.991%), Route: 1.658ns(77.009%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 clk_50m                                                 0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      40.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486      42.697         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      42.786 r       adda/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=49)       0.810      43.596         nt_ad_clk        
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      43.596                          
 clock uncertainty                                       0.150      43.746                          

 Removal time                                           -0.251      43.495                          

 Data required time                                                 43.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.495                          
 Data arrival time                                                  46.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.073                          
====================================================================================================

====================================================================================================

Startpoint  : key_switch/ad_valid/CLK (GTP_DFF_C)
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.819  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.596
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m (rising edge)                            40.000      40.000 r                        
 clk_50m                                                 0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      40.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       3.204      44.415         nt_clk_50m       
                                                                           r       key_switch/ad_valid/CLK (GTP_DFF_C)

                                   tco                   0.323      44.738 f       key_switch/ad_valid/Q (GTP_DFF_C)
                                   net (fanout=9)        0.745      45.483         ad_valid         
                                                                                   N19_inv/I1 (GTP_LUT2)
                                   td                    0.172      45.655 f       N19_inv/Z (GTP_LUT2)
                                   net (fanout=102)      0.913      46.568         N19              
                                                                           f       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                  46.568         Logic Levels: 1  
                                                                                   Logic: 0.495ns(22.991%), Route: 1.658ns(77.009%)
----------------------------------------------------------------------------------------------------

 Clock clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        40.000      40.000 r                        
 clk_50m                                                 0.000      40.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000      40.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486      42.697         nt_clk_50m       
                                                                                   adda/u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      42.786 r       adda/u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=49)       0.810      43.596         nt_ad_clk        
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      43.596                          
 clock uncertainty                                       0.150      43.746                          

 Removal time                                           -0.251      43.495                          

 Data required time                                                 43.495                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.495                          
 Data arrival time                                                  46.568                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.073                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : rstn_out (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk_50m                                                 0.000       0.000 r       clk_50m (port)   
                                   net (fanout=1)        0.000       0.000         clk_50m          
                                                                                   clk_50m_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50m_ibuf/O (GTP_INBUF)
                                   net (fanout=78)       1.486       2.697         nt_clk_50m       
                                                                                   hdmi_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.791 r       hdmi_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=259)      1.119       3.910         ms72xx_cfg_clk   
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.239 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       4.844         rstn_1ms[1]      
                                                                                   N109_9/I2 (GTP_LUT4)
                                   td                    0.280       5.124 f       N109_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       5.588         _N10553          
                                                                                   N109_14/I1 (GTP_LUT5)
                                   td                    0.239       5.827 f       N109_14/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       6.432         N109             
                                                                                   N81/I1 (GTP_LUT2)
                                   td                    0.172       6.604 f       N81/Z (GTP_LUT2) 
                                   net (fanout=1)        1.091       7.695         nt_rstn_out      
                                                                                   rstn_out_obuf/I (GTP_OUTBUF)
                                   td                    2.803      10.498 f       rstn_out_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.498         rstn_out         
 rstn_out                                                                  f       rstn_out (port)  

 Data arrival time                                                  10.498         Logic Levels: 4  
                                                                                   Logic: 3.823ns(58.030%), Route: 2.765ns(41.970%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_interface/tx_ctl_oddr/RCLK (GTP_OSERDES)
Endpoint    : rgmii_tx_ctl (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (falling edge)
                                                         0.000       0.000 f                        
 rgmii_rxc                                               0.000       0.000 f       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.684         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.233 f       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.697         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.697 f       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196       5.893         rgmii_clk        
                                                                           f       rgmii_interface/tx_ctl_oddr/RCLK (GTP_OSERDES)

                                   tco                   0.682       6.575 f       rgmii_interface/tx_ctl_oddr/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       7.666         rgmii_interface/rgmii_tx_ctl_obuf
                                                                                   rgmii_interface/gtp_outbuft1/I (GTP_OUTBUFT)
                                   td                    2.803      10.469 f       rgmii_interface/gtp_outbuft1/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      10.469         rgmii_tx_ctl     
 rgmii_tx_ctl                                                              f       rgmii_tx_ctl (port)

 Data arrival time                                                  10.469         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : rgmii_interface/tx_clk_oddr/RCLK (GTP_OSERDES)
Endpoint    : rgmii_txc (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|rgmii_rxc (falling edge)
                                                         0.000       0.000 f                        
 rgmii_rxc                                               0.000       0.000 f       rgmii_rxc (port) 
                                   net (fanout=1)        0.000       0.000         rgmii_rxc        
                                                                                   rgmii_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       rgmii_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.372       2.684         nt_rgmii_rxc     
                                                                                   rgmii_interface/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       3.233 f       rgmii_interface/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.697         rgmii_interface/rgmii_rxc_ibuf
                                                                                   rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.697 f       rgmii_interface/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2270)     2.196       5.893         rgmii_clk        
                                                                           f       rgmii_interface/tx_clk_oddr/RCLK (GTP_OSERDES)

                                   tco                   0.682       6.575 f       rgmii_interface/tx_clk_oddr/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       7.666         rgmii_interface/rgmii_txc_obuf
                                                                                   rgmii_interface/gtp_outbuft6/I (GTP_OUTBUFT)
                                   td                    2.803      10.469 f       rgmii_interface/gtp_outbuft6/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000      10.469         rgmii_txc        
 rgmii_txc                                                                 f       rgmii_txc (port) 

 Data arrival time                                                  10.469         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[0] (port)
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[0] (GTP_DRM9K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 ad_data[0]                                              0.000       0.000 r       ad_data[0] (port)
                                   net (fanout=1)        0.000       0.000         ad_data[0]       
                                                                                   ad_data_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ad_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        0.978       2.189         nt_ad_data[0]    
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[0] (GTP_DRM9K)

 Data arrival time                                                   2.189         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.322%), Route: 0.978ns(44.678%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[1] (port)
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[1] (GTP_DRM9K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 ad_data[1]                                              0.000       0.000 r       ad_data[1] (port)
                                   net (fanout=1)        0.000       0.000         ad_data[1]       
                                                                                   ad_data_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ad_data_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        0.978       2.189         nt_ad_data[1]    
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[1] (GTP_DRM9K)

 Data arrival time                                                   2.189         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.322%), Route: 0.978ns(44.678%)
====================================================================================================

====================================================================================================

Startpoint  : ad_data[2] (port)
Endpoint    : ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[2] (GTP_DRM9K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 ad_data[2]                                              0.000       0.000 r       ad_data[2] (port)
                                   net (fanout=1)        0.000       0.000         ad_data[2]       
                                                                                   ad_data_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ad_data_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        0.978       2.189         nt_ad_data[2]    
                                                                           r       ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/DIA[2] (GTP_DRM9K)

 Data arrival time                                                   2.189         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.322%), Route: 0.978ns(44.678%)
====================================================================================================

{clk_50m} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          key_switch/ad_valid/CLK
 9.380       10.000          0.620           Low Pulse Width                           key_switch/ad_valid/CLK
 9.380       10.000          0.620           High Pulse Width                          key_switch/ethernet_valid/CLK
====================================================================================================

{clk_50m|hdmi_pll/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKB
====================================================================================================

{top|pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width                          hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           hdmi_eth_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
====================================================================================================

{clk_50m|adda/u_pll/u_pll_e3/CLKOUT2_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           High Pulse Width                          adda/cnt[0]/CLK
 49.380      50.000          0.620           Low Pulse Width                           adda/cnt[0]/CLK
 49.380      50.000          0.620           High Pulse Width                          adda/cnt[1]/CLK
====================================================================================================

{top|rgmii_rxc} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           High Pulse Width                          eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/WCLK
 498.100     500.000         1.900           Low Pulse Width                           eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_0/WCLK
 498.100     500.000         1.900           Low Pulse Width                           eth_udp_test/udp_ip_mac_top/udp_layer/udp_tx/udp_shift_register/u_ipm_distributed_shiftregister_udp_shift_register/u_ipm_distributed_sdpram_udp_shift_register/mem_1/WCLK
====================================================================================================

{clk_50m|adda/u_pll/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.102      20.000          0.898           High Pulse Width                          ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 19.102      20.000          0.898           Low Pulse Width                           ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 19.380      20.000          0.620           Low Pulse Width                           ad_fifo/U_ipml_fifo_fifo_buffer/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                   
+---------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/compile/top_comp.adf               
|            | E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/ethernet_test.fdc                  
| Output     | E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/synthesize/top_syn.adf             
|            | E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/synthesize/top_syn.vm              
|            | E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/synthesize/top_controlsets.txt     
|            | E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/synthesize/snr.db                  
|            | E:/DELL/Desktop/FPGA/FPGA_DevelopKnit/MES50HP_v3/2_Demo/11_ethernet_test/synthesize/top.snr                 
+---------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 343 MB
Total CPU  time to synthesize completion : 0h:0m:3s
Process Total CPU  time to synthesize completion : 0h:0m:3s
Total real time to synthesize completion : 0h:0m:13s
