Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9536edca1b8740a7815feff53195a710 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipe3b_test_behav xil_defaultlib.pipe3b_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sources_1/new/main.v" Line 1. Module pipe3b doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe3b
Compiling module xil_defaultlib.pipe3b_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipe3b_test_behav
