// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module krnl_idct_execute (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        iq4_i_dout,
        iq4_i_empty_n,
        iq4_i_read,
        iblock3_i_dout,
        iblock3_i_empty_n,
        iblock3_i_read,
        ivoutp5_i_din,
        ivoutp5_i_full_n,
        ivoutp5_i_write,
        ignore_dc,
        blocks,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [511:0] iq4_i_dout;
input   iq4_i_empty_n;
output   iq4_i_read;
input  [511:0] iblock3_i_dout;
input   iblock3_i_empty_n;
output   iblock3_i_read;
output  [511:0] ivoutp5_i_din;
input   ivoutp5_i_full_n;
output   ivoutp5_i_write;
input  [0:0] ignore_dc;
input  [31:0] blocks;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_idle;
reg iq4_i_read;
reg iblock3_i_read;
reg[511:0] ivoutp5_i_din;
reg ivoutp5_i_write;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
reg   [0:0] icmp_ln246_reg_10696;
reg   [0:0] cmp2_reg_10700;
reg    ap_predicate_op109_read_state2;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_state8_pp0_stage1_iter3;
wire    ap_block_state10_pp0_stage1_iter4;
wire    ap_block_state12_pp0_stage1_iter5;
wire    ap_block_state14_pp0_stage1_iter6;
wire    ap_block_state16_pp0_stage1_iter7;
wire    ap_block_state18_pp0_stage1_iter8;
wire    ap_block_state20_pp0_stage1_iter9;
wire    ap_block_state22_pp0_stage1_iter10;
reg    ap_block_state24_pp0_stage1_iter11;
reg    ap_block_pp0_stage1_subdone;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    iblock3_i_blk_n;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage1;
reg    iq4_i_blk_n;
reg    ivoutp5_i_blk_n;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_state13_pp0_stage0_iter6;
wire    ap_block_state15_pp0_stage0_iter7;
wire    ap_block_state17_pp0_stage0_iter8;
wire    ap_block_state19_pp0_stage0_iter9;
wire    ap_block_state21_pp0_stage0_iter10;
reg    ap_block_state23_pp0_stage0_iter11;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] ignore_dc_read_reg_10691;
wire   [0:0] icmp_ln246_fu_1167_p2;
wire   [0:0] cmp2_fu_1179_p2;
reg    ap_block_pp0_stage1_11001;
wire  signed [15:0] grp_fu_9128_p2;
reg  signed [15:0] mul_ln91_reg_11344;
reg  signed [15:0] mul_ln91_reg_11344_pp0_iter3_reg;
reg  signed [15:0] mul_ln91_reg_11344_pp0_iter4_reg;
reg  signed [15:0] mul_ln91_reg_11344_pp0_iter5_reg;
wire   [15:0] trunc_ln93_fu_2221_p1;
reg   [15:0] trunc_ln93_reg_11349;
reg   [15:0] trunc_ln93_reg_11349_pp0_iter3_reg;
reg   [15:0] trunc_ln93_reg_11349_pp0_iter4_reg;
reg   [15:0] trunc_ln93_reg_11349_pp0_iter5_reg;
wire  signed [26:0] trunc_ln94_fu_2224_p1;
reg  signed [26:0] trunc_ln94_reg_11354;
wire  signed [26:0] trunc_ln95_fu_2227_p1;
reg  signed [26:0] trunc_ln95_reg_11360;
wire  signed [31:0] grp_fu_9158_p2;
reg  signed [31:0] mul_ln95_reg_11366;
wire  signed [31:0] grp_fu_9166_p2;
reg  signed [31:0] mul_ln96_reg_11371;
wire  signed [31:0] grp_fu_9174_p2;
reg  signed [31:0] mul_ln97_reg_11376;
wire  signed [31:0] grp_fu_9182_p2;
reg  signed [31:0] mul_ln98_reg_11381;
wire   [0:0] icmp_ln100_fu_2260_p2;
reg   [0:0] icmp_ln100_reg_11386;
reg   [0:0] icmp_ln100_reg_11386_pp0_iter3_reg;
reg   [0:0] icmp_ln100_reg_11386_pp0_iter4_reg;
reg   [0:0] icmp_ln100_reg_11386_pp0_iter5_reg;
reg   [0:0] icmp_ln100_reg_11386_pp0_iter6_reg;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln116_fu_2266_p2;
reg  signed [31:0] add_ln116_reg_11398;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln119_fu_2270_p2;
reg  signed [31:0] add_ln119_reg_11403;
wire  signed [20:0] grp_fu_9190_p2;
reg  signed [20:0] mul_ln91_1_reg_11408;
reg  signed [20:0] mul_ln91_1_reg_11408_pp0_iter3_reg;
reg  signed [20:0] mul_ln91_1_reg_11408_pp0_iter4_reg;
wire  signed [20:0] grp_fu_9196_p2;
reg  signed [20:0] mul_ln92_1_reg_11414;
wire  signed [31:0] grp_fu_9202_p2;
reg  signed [31:0] mul_ln93_1_reg_11419;
wire  signed [31:0] grp_fu_9209_p2;
reg  signed [31:0] mul_ln94_1_reg_11425;
wire  signed [31:0] grp_fu_9216_p2;
reg  signed [31:0] mul_ln95_1_reg_11431;
wire  signed [31:0] grp_fu_9223_p2;
reg  signed [31:0] mul_ln96_1_reg_11437;
wire  signed [31:0] grp_fu_9230_p2;
reg  signed [31:0] mul_ln97_1_reg_11443;
wire  signed [31:0] grp_fu_9237_p2;
reg  signed [31:0] mul_ln98_1_reg_11449;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln116_1_fu_2274_p2;
reg  signed [31:0] add_ln116_1_reg_11455;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln119_1_fu_2278_p2;
reg  signed [31:0] add_ln119_1_reg_11460;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln126_1_fu_2282_p2;
reg  signed [31:0] add_ln126_1_reg_11465;
wire  signed [20:0] grp_fu_9244_p2;
reg  signed [20:0] mul_ln91_2_reg_11470;
reg  signed [20:0] mul_ln91_2_reg_11470_pp0_iter3_reg;
reg  signed [20:0] mul_ln91_2_reg_11470_pp0_iter4_reg;
wire  signed [20:0] grp_fu_9250_p2;
reg  signed [20:0] mul_ln92_2_reg_11476;
wire  signed [31:0] grp_fu_9256_p2;
reg  signed [31:0] mul_ln93_2_reg_11481;
wire  signed [31:0] grp_fu_9263_p2;
reg  signed [31:0] mul_ln94_2_reg_11487;
wire  signed [31:0] grp_fu_9270_p2;
reg  signed [31:0] mul_ln95_2_reg_11493;
wire  signed [31:0] grp_fu_9277_p2;
reg  signed [31:0] mul_ln96_2_reg_11499;
wire  signed [31:0] grp_fu_9284_p2;
reg  signed [31:0] mul_ln97_2_reg_11505;
wire  signed [31:0] grp_fu_9291_p2;
reg  signed [31:0] mul_ln98_2_reg_11511;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln116_2_fu_2286_p2;
reg  signed [31:0] add_ln116_2_reg_11517;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln119_2_fu_2290_p2;
reg  signed [31:0] add_ln119_2_reg_11522;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln126_2_fu_2294_p2;
reg  signed [31:0] add_ln126_2_reg_11527;
wire  signed [20:0] grp_fu_9298_p2;
reg  signed [20:0] mul_ln91_3_reg_11532;
reg  signed [20:0] mul_ln91_3_reg_11532_pp0_iter3_reg;
reg  signed [20:0] mul_ln91_3_reg_11532_pp0_iter4_reg;
wire  signed [20:0] grp_fu_9304_p2;
reg  signed [20:0] mul_ln92_3_reg_11538;
wire  signed [31:0] grp_fu_9310_p2;
reg  signed [31:0] mul_ln93_3_reg_11543;
wire  signed [31:0] grp_fu_9317_p2;
reg  signed [31:0] mul_ln94_3_reg_11549;
wire  signed [31:0] grp_fu_9324_p2;
reg  signed [31:0] mul_ln95_3_reg_11555;
wire  signed [31:0] grp_fu_9331_p2;
reg  signed [31:0] mul_ln96_3_reg_11561;
wire  signed [31:0] grp_fu_9338_p2;
reg  signed [31:0] mul_ln97_3_reg_11567;
wire  signed [31:0] grp_fu_9345_p2;
reg  signed [31:0] mul_ln98_3_reg_11573;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln116_3_fu_2298_p2;
reg  signed [31:0] add_ln116_3_reg_11579;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln119_3_fu_2302_p2;
reg  signed [31:0] add_ln119_3_reg_11584;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln126_3_fu_2306_p2;
reg  signed [31:0] add_ln126_3_reg_11589;
wire   [31:0] shl_ln92_1_fu_2340_p3;
reg   [31:0] shl_ln92_1_reg_11594;
reg   [31:0] shl_ln92_1_reg_11594_pp0_iter4_reg;
wire   [0:0] icmp_ln100_1_fu_2377_p2;
reg   [0:0] icmp_ln100_1_reg_11600;
reg   [0:0] icmp_ln100_1_reg_11600_pp0_iter4_reg;
reg   [0:0] icmp_ln100_1_reg_11600_pp0_iter5_reg;
wire   [31:0] shl_ln92_2_fu_2428_p3;
reg   [31:0] shl_ln92_2_reg_11612;
reg   [31:0] shl_ln92_2_reg_11612_pp0_iter4_reg;
wire   [0:0] icmp_ln100_2_fu_2465_p2;
reg   [0:0] icmp_ln100_2_reg_11618;
reg   [0:0] icmp_ln100_2_reg_11618_pp0_iter4_reg;
reg   [0:0] icmp_ln100_2_reg_11618_pp0_iter5_reg;
wire   [31:0] shl_ln92_3_fu_2516_p3;
reg   [31:0] shl_ln92_3_reg_11630;
reg   [31:0] shl_ln92_3_reg_11630_pp0_iter4_reg;
wire   [0:0] icmp_ln100_3_fu_2553_p2;
reg   [0:0] icmp_ln100_3_reg_11636;
reg   [0:0] icmp_ln100_3_reg_11636_pp0_iter4_reg;
reg   [0:0] icmp_ln100_3_reg_11636_pp0_iter5_reg;
wire  signed [15:0] grp_fu_9352_p2;
reg  signed [15:0] mul_ln91_4_reg_11648;
reg  signed [15:0] mul_ln91_4_reg_11648_pp0_iter4_reg;
reg  signed [15:0] mul_ln91_4_reg_11648_pp0_iter5_reg;
wire   [15:0] trunc_ln93_2_fu_2611_p1;
reg   [15:0] trunc_ln93_2_reg_11654;
reg   [15:0] trunc_ln93_2_reg_11654_pp0_iter4_reg;
reg   [15:0] trunc_ln93_2_reg_11654_pp0_iter5_reg;
wire  signed [26:0] trunc_ln94_1_fu_2614_p1;
reg  signed [26:0] trunc_ln94_1_reg_11659;
wire  signed [26:0] trunc_ln95_1_fu_2617_p1;
reg  signed [26:0] trunc_ln95_1_reg_11665;
wire  signed [31:0] grp_fu_9382_p2;
reg  signed [31:0] mul_ln95_4_reg_11671;
wire  signed [31:0] grp_fu_9390_p2;
reg  signed [31:0] mul_ln96_4_reg_11676;
wire  signed [31:0] grp_fu_9398_p2;
reg  signed [31:0] mul_ln97_4_reg_11681;
wire  signed [31:0] grp_fu_9406_p2;
reg  signed [31:0] mul_ln98_4_reg_11686;
wire   [0:0] icmp_ln100_4_fu_2650_p2;
reg   [0:0] icmp_ln100_4_reg_11691;
reg   [0:0] icmp_ln100_4_reg_11691_pp0_iter4_reg;
reg   [0:0] icmp_ln100_4_reg_11691_pp0_iter5_reg;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln116_4_fu_2656_p2;
reg  signed [31:0] add_ln116_4_reg_11703;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln119_4_fu_2660_p2;
reg  signed [31:0] add_ln119_4_reg_11708;
wire  signed [20:0] grp_fu_9414_p2;
reg  signed [20:0] mul_ln91_5_reg_11713;
reg  signed [20:0] mul_ln91_5_reg_11713_pp0_iter4_reg;
wire  signed [20:0] grp_fu_9420_p2;
reg  signed [20:0] mul_ln92_5_reg_11719;
wire  signed [31:0] grp_fu_9426_p2;
reg  signed [31:0] mul_ln93_5_reg_11724;
wire  signed [31:0] grp_fu_9433_p2;
reg  signed [31:0] mul_ln94_5_reg_11730;
wire  signed [31:0] grp_fu_9440_p2;
reg  signed [31:0] mul_ln95_5_reg_11736;
wire  signed [31:0] grp_fu_9447_p2;
reg  signed [31:0] mul_ln96_5_reg_11742;
wire  signed [31:0] grp_fu_9454_p2;
reg  signed [31:0] mul_ln97_5_reg_11748;
wire  signed [31:0] grp_fu_9461_p2;
reg  signed [31:0] mul_ln98_5_reg_11754;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln116_5_fu_2664_p2;
reg  signed [31:0] add_ln116_5_reg_11760;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln119_5_fu_2668_p2;
reg  signed [31:0] add_ln119_5_reg_11765;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln126_5_fu_2672_p2;
reg  signed [31:0] add_ln126_5_reg_11770;
wire  signed [20:0] grp_fu_9468_p2;
reg  signed [20:0] mul_ln91_6_reg_11775;
reg  signed [20:0] mul_ln91_6_reg_11775_pp0_iter4_reg;
wire  signed [20:0] grp_fu_9474_p2;
reg  signed [20:0] mul_ln92_6_reg_11781;
wire  signed [31:0] grp_fu_9480_p2;
reg  signed [31:0] mul_ln93_6_reg_11786;
wire  signed [31:0] grp_fu_9487_p2;
reg  signed [31:0] mul_ln94_6_reg_11792;
wire  signed [31:0] grp_fu_9494_p2;
reg  signed [31:0] mul_ln95_6_reg_11798;
wire  signed [31:0] grp_fu_9501_p2;
reg  signed [31:0] mul_ln96_6_reg_11804;
wire  signed [31:0] grp_fu_9508_p2;
reg  signed [31:0] mul_ln97_6_reg_11810;
wire  signed [31:0] grp_fu_9515_p2;
reg  signed [31:0] mul_ln98_6_reg_11816;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln116_6_fu_2676_p2;
reg  signed [31:0] add_ln116_6_reg_11822;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln119_6_fu_2680_p2;
reg  signed [31:0] add_ln119_6_reg_11827;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln126_6_fu_2684_p2;
reg  signed [31:0] add_ln126_6_reg_11832;
wire  signed [20:0] grp_fu_9522_p2;
reg  signed [20:0] mul_ln91_7_reg_11837;
reg  signed [20:0] mul_ln91_7_reg_11837_pp0_iter4_reg;
wire  signed [20:0] grp_fu_9528_p2;
reg  signed [20:0] mul_ln92_7_reg_11843;
wire  signed [31:0] grp_fu_9534_p2;
reg  signed [31:0] mul_ln93_7_reg_11848;
wire  signed [31:0] grp_fu_9541_p2;
reg  signed [31:0] mul_ln94_7_reg_11854;
wire  signed [31:0] grp_fu_9548_p2;
reg  signed [31:0] mul_ln95_7_reg_11860;
wire  signed [31:0] grp_fu_9555_p2;
reg  signed [31:0] mul_ln96_7_reg_11866;
wire  signed [31:0] grp_fu_9562_p2;
reg  signed [31:0] mul_ln97_7_reg_11872;
wire  signed [31:0] grp_fu_9569_p2;
reg  signed [31:0] mul_ln98_7_reg_11878;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln116_7_fu_2688_p2;
reg  signed [31:0] add_ln116_7_reg_11884;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln119_7_fu_2692_p2;
reg  signed [31:0] add_ln119_7_reg_11889;
(* use_dsp48 = "no" *) wire  signed [31:0] add_ln126_7_fu_2696_p2;
reg  signed [31:0] add_ln126_7_reg_11894;
wire   [31:0] grp_fu_2310_p2;
reg   [31:0] mul_ln116_reg_11899;
wire   [31:0] grp_fu_2315_p2;
reg   [31:0] mul_ln117_reg_11905;
wire   [31:0] grp_fu_2320_p2;
reg   [31:0] mul_ln118_reg_11910;
wire   [31:0] grp_fu_2325_p2;
reg   [31:0] mul_ln119_reg_11915;
wire   [31:0] grp_fu_2330_p2;
reg   [31:0] mul_ln120_reg_11921;
wire   [31:0] grp_fu_2335_p2;
reg   [31:0] mul_ln121_reg_11926;
wire   [31:0] grp_fu_2383_p2;
reg   [31:0] mul_ln116_1_reg_11931;
wire   [31:0] grp_fu_2388_p2;
reg   [31:0] mul_ln117_1_reg_11937;
wire   [31:0] grp_fu_2393_p2;
reg   [31:0] mul_ln118_1_reg_11942;
wire   [31:0] grp_fu_2398_p2;
reg   [31:0] mul_ln119_1_reg_11947;
wire   [31:0] grp_fu_2403_p2;
reg   [31:0] mul_ln120_1_reg_11953;
wire   [31:0] grp_fu_2408_p2;
reg   [31:0] mul_ln121_1_reg_11958;
wire   [31:0] grp_fu_2413_p2;
reg   [31:0] mul_ln126_1_reg_11963;
wire   [31:0] grp_fu_2418_p2;
reg   [31:0] mul_ln127_1_reg_11969;
wire   [31:0] grp_fu_2423_p2;
reg   [31:0] mul_ln128_1_reg_11974;
wire   [31:0] grp_fu_2471_p2;
reg   [31:0] mul_ln116_2_reg_11979;
wire   [31:0] grp_fu_2476_p2;
reg   [31:0] mul_ln117_2_reg_11985;
wire   [31:0] grp_fu_2481_p2;
reg   [31:0] mul_ln118_2_reg_11990;
wire   [31:0] grp_fu_2486_p2;
reg   [31:0] mul_ln119_2_reg_11995;
wire   [31:0] grp_fu_2491_p2;
reg   [31:0] mul_ln120_2_reg_12001;
wire   [31:0] grp_fu_2496_p2;
reg   [31:0] mul_ln121_2_reg_12006;
wire   [31:0] grp_fu_2501_p2;
reg   [31:0] mul_ln126_2_reg_12011;
wire   [31:0] grp_fu_2506_p2;
reg   [31:0] mul_ln127_2_reg_12017;
wire   [31:0] grp_fu_2511_p2;
reg   [31:0] mul_ln128_2_reg_12022;
wire   [31:0] grp_fu_2559_p2;
reg   [31:0] mul_ln116_3_reg_12027;
wire   [31:0] grp_fu_2564_p2;
reg   [31:0] mul_ln117_3_reg_12033;
wire   [31:0] grp_fu_2569_p2;
reg   [31:0] mul_ln118_3_reg_12038;
wire   [31:0] grp_fu_2574_p2;
reg   [31:0] mul_ln119_3_reg_12043;
wire   [31:0] grp_fu_2579_p2;
reg   [31:0] mul_ln120_3_reg_12049;
wire   [31:0] grp_fu_2584_p2;
reg   [31:0] mul_ln121_3_reg_12054;
wire   [31:0] grp_fu_2589_p2;
reg   [31:0] mul_ln126_3_reg_12059;
wire   [31:0] grp_fu_2594_p2;
reg   [31:0] mul_ln127_3_reg_12065;
wire   [31:0] grp_fu_2599_p2;
reg   [31:0] mul_ln128_3_reg_12070;
wire   [31:0] shl_ln92_5_fu_2730_p3;
reg   [31:0] shl_ln92_5_reg_12075;
wire   [0:0] icmp_ln100_5_fu_2767_p2;
reg   [0:0] icmp_ln100_5_reg_12081;
reg   [0:0] icmp_ln100_5_reg_12081_pp0_iter4_reg;
reg   [0:0] icmp_ln100_5_reg_12081_pp0_iter5_reg;
wire   [31:0] shl_ln92_6_fu_2818_p3;
reg   [31:0] shl_ln92_6_reg_12093;
wire   [0:0] icmp_ln100_6_fu_2855_p2;
reg   [0:0] icmp_ln100_6_reg_12099;
reg   [0:0] icmp_ln100_6_reg_12099_pp0_iter4_reg;
reg   [0:0] icmp_ln100_6_reg_12099_pp0_iter5_reg;
wire   [31:0] shl_ln92_7_fu_2906_p3;
reg   [31:0] shl_ln92_7_reg_12111;
wire   [0:0] icmp_ln100_7_fu_2943_p2;
reg   [0:0] icmp_ln100_7_reg_12117;
reg   [0:0] icmp_ln100_7_reg_12117_pp0_iter4_reg;
reg   [0:0] icmp_ln100_7_reg_12117_pp0_iter5_reg;
wire   [26:0] add_ln129_fu_3026_p2;
reg   [26:0] add_ln129_reg_12129;
reg   [26:0] add_ln129_reg_12129_pp0_iter5_reg;
reg   [26:0] add_ln129_reg_12129_pp0_iter6_reg;
wire   [26:0] add_ln131_fu_3038_p2;
reg   [26:0] add_ln131_reg_12135;
reg   [26:0] add_ln131_reg_12135_pp0_iter5_reg;
reg   [26:0] add_ln131_reg_12135_pp0_iter6_reg;
wire  signed [31:0] add_ln139_fu_3050_p2;
reg  signed [31:0] add_ln139_reg_12141;
wire  signed [31:0] sub_ln140_fu_3056_p2;
reg  signed [31:0] sub_ln140_reg_12146;
wire   [31:0] add_ln127_1_fu_3078_p2;
reg   [31:0] add_ln127_1_reg_12151;
reg   [31:0] add_ln127_1_reg_12151_pp0_iter5_reg;
wire   [31:0] add_ln128_1_fu_3082_p2;
reg   [31:0] add_ln128_1_reg_12157;
wire   [31:0] add_ln129_1_fu_3086_p2;
reg   [31:0] add_ln129_1_reg_12163;
wire   [31:0] add_ln131_1_fu_3098_p2;
reg   [31:0] add_ln131_1_reg_12169;
wire  signed [31:0] add_ln139_8_fu_3110_p2;
reg  signed [31:0] add_ln139_8_reg_12175;
wire  signed [31:0] sub_ln140_1_fu_3116_p2;
reg  signed [31:0] sub_ln140_1_reg_12180;
wire   [31:0] add_ln127_2_fu_3138_p2;
reg   [31:0] add_ln127_2_reg_12185;
reg   [31:0] add_ln127_2_reg_12185_pp0_iter5_reg;
wire   [31:0] add_ln128_2_fu_3142_p2;
reg   [31:0] add_ln128_2_reg_12191;
wire   [31:0] add_ln129_2_fu_3146_p2;
reg   [31:0] add_ln129_2_reg_12197;
wire   [31:0] add_ln131_2_fu_3158_p2;
reg   [31:0] add_ln131_2_reg_12203;
wire  signed [31:0] add_ln139_2_fu_3170_p2;
reg  signed [31:0] add_ln139_2_reg_12209;
wire  signed [31:0] sub_ln140_2_fu_3176_p2;
reg  signed [31:0] sub_ln140_2_reg_12214;
wire   [31:0] add_ln127_3_fu_3198_p2;
reg   [31:0] add_ln127_3_reg_12219;
reg   [31:0] add_ln127_3_reg_12219_pp0_iter5_reg;
wire   [31:0] add_ln128_3_fu_3202_p2;
reg   [31:0] add_ln128_3_reg_12225;
wire   [31:0] add_ln129_3_fu_3206_p2;
reg   [31:0] add_ln129_3_reg_12231;
wire   [31:0] add_ln131_3_fu_3218_p2;
reg   [31:0] add_ln131_3_reg_12237;
wire  signed [31:0] add_ln139_3_fu_3230_p2;
reg  signed [31:0] add_ln139_3_reg_12243;
wire  signed [31:0] sub_ln140_3_fu_3236_p2;
reg  signed [31:0] sub_ln140_3_reg_12248;
wire   [31:0] grp_fu_2700_p2;
reg   [31:0] mul_ln116_4_reg_12253;
wire   [31:0] grp_fu_2705_p2;
reg   [31:0] mul_ln117_4_reg_12259;
wire   [31:0] grp_fu_2710_p2;
reg   [31:0] mul_ln118_4_reg_12264;
wire   [31:0] grp_fu_2715_p2;
reg   [31:0] mul_ln119_4_reg_12269;
wire   [31:0] grp_fu_2720_p2;
reg   [31:0] mul_ln120_4_reg_12275;
wire   [31:0] grp_fu_2725_p2;
reg   [31:0] mul_ln121_4_reg_12280;
wire   [31:0] grp_fu_2773_p2;
reg   [31:0] mul_ln116_5_reg_12285;
wire   [31:0] grp_fu_2778_p2;
reg   [31:0] mul_ln117_5_reg_12291;
wire   [31:0] grp_fu_2783_p2;
reg   [31:0] mul_ln118_5_reg_12296;
wire   [31:0] grp_fu_2788_p2;
reg   [31:0] mul_ln119_5_reg_12301;
wire   [31:0] grp_fu_2793_p2;
reg   [31:0] mul_ln120_5_reg_12307;
wire   [31:0] grp_fu_2798_p2;
reg   [31:0] mul_ln121_5_reg_12312;
wire   [31:0] grp_fu_2803_p2;
reg   [31:0] mul_ln126_5_reg_12317;
wire   [31:0] grp_fu_2808_p2;
reg   [31:0] mul_ln127_5_reg_12323;
wire   [31:0] grp_fu_2813_p2;
reg   [31:0] mul_ln128_5_reg_12328;
wire   [31:0] grp_fu_2861_p2;
reg   [31:0] mul_ln116_6_reg_12333;
wire   [31:0] grp_fu_2866_p2;
reg   [31:0] mul_ln117_6_reg_12339;
wire   [31:0] grp_fu_2871_p2;
reg   [31:0] mul_ln118_6_reg_12344;
wire   [31:0] grp_fu_2876_p2;
reg   [31:0] mul_ln119_6_reg_12349;
wire   [31:0] grp_fu_2881_p2;
reg   [31:0] mul_ln120_6_reg_12355;
wire   [31:0] grp_fu_2886_p2;
reg   [31:0] mul_ln121_6_reg_12360;
wire   [31:0] grp_fu_2891_p2;
reg   [31:0] mul_ln126_6_reg_12365;
wire   [31:0] grp_fu_2896_p2;
reg   [31:0] mul_ln127_6_reg_12371;
wire   [31:0] grp_fu_2901_p2;
reg   [31:0] mul_ln128_6_reg_12376;
wire   [31:0] grp_fu_2949_p2;
reg   [31:0] mul_ln116_7_reg_12381;
wire   [31:0] grp_fu_2954_p2;
reg   [31:0] mul_ln117_7_reg_12387;
wire   [31:0] grp_fu_2959_p2;
reg   [31:0] mul_ln118_7_reg_12392;
wire   [31:0] grp_fu_2964_p2;
reg   [31:0] mul_ln119_7_reg_12397;
wire   [31:0] grp_fu_2969_p2;
reg   [31:0] mul_ln120_7_reg_12403;
wire   [31:0] grp_fu_2974_p2;
reg   [31:0] mul_ln121_7_reg_12408;
wire   [31:0] grp_fu_2979_p2;
reg   [31:0] mul_ln126_7_reg_12413;
wire   [31:0] grp_fu_2984_p2;
reg   [31:0] mul_ln127_7_reg_12419;
wire   [31:0] grp_fu_2989_p2;
reg   [31:0] mul_ln128_7_reg_12424;
wire   [26:0] grp_fu_9576_p3;
wire   [31:0] sub_ln125_1_fu_3270_p2;
reg   [31:0] sub_ln125_1_reg_12435;
reg   [23:0] intermed_8_reg_12441;
reg   [23:0] intermed_11_reg_12446;
reg   [23:0] intermed_12_reg_12451;
reg   [23:0] trunc_ln150_1_reg_12456;
wire   [31:0] sub_ln125_2_fu_3373_p2;
reg   [31:0] sub_ln125_2_reg_12461;
reg   [23:0] intermed_16_reg_12467;
reg   [23:0] intermed_19_reg_12472;
reg   [23:0] intermed_20_reg_12477;
reg   [23:0] trunc_ln150_2_reg_12482;
wire   [31:0] sub_ln125_3_fu_3476_p2;
reg   [31:0] sub_ln125_3_reg_12487;
reg   [23:0] intermed_24_reg_12493;
reg   [23:0] intermed_27_reg_12498;
reg   [23:0] intermed_28_reg_12503;
reg   [23:0] trunc_ln150_3_reg_12508;
wire   [26:0] add_ln129_4_fu_3593_p2;
reg   [26:0] add_ln129_4_reg_12513;
reg   [26:0] add_ln129_4_reg_12513_pp0_iter5_reg;
wire   [26:0] add_ln131_4_fu_3605_p2;
reg   [26:0] add_ln131_4_reg_12519;
reg   [26:0] add_ln131_4_reg_12519_pp0_iter5_reg;
wire  signed [31:0] add_ln139_4_fu_3617_p2;
reg  signed [31:0] add_ln139_4_reg_12525;
wire  signed [31:0] sub_ln140_4_fu_3623_p2;
reg  signed [31:0] sub_ln140_4_reg_12530;
wire   [31:0] sub_ln125_5_fu_3663_p2;
reg   [31:0] sub_ln125_5_reg_12535;
reg   [31:0] sub_ln125_5_reg_12535_pp0_iter5_reg;
wire   [31:0] add_ln127_5_fu_3668_p2;
reg   [31:0] add_ln127_5_reg_12541;
reg   [31:0] add_ln127_5_reg_12541_pp0_iter5_reg;
wire  signed [31:0] add_ln139_5_fu_3712_p2;
reg  signed [31:0] add_ln139_5_reg_12547;
wire  signed [31:0] sub_ln140_5_fu_3718_p2;
reg  signed [31:0] sub_ln140_5_reg_12552;
reg   [23:0] intermed_40_reg_12557;
reg   [23:0] intermed_43_reg_12562;
reg   [23:0] intermed_44_reg_12567;
reg   [23:0] trunc_ln150_5_reg_12572;
wire   [31:0] sub_ln125_6_fu_3822_p2;
reg   [31:0] sub_ln125_6_reg_12577;
reg   [31:0] sub_ln125_6_reg_12577_pp0_iter5_reg;
wire   [31:0] add_ln127_6_fu_3827_p2;
reg   [31:0] add_ln127_6_reg_12583;
reg   [31:0] add_ln127_6_reg_12583_pp0_iter5_reg;
wire  signed [31:0] add_ln139_6_fu_3871_p2;
reg  signed [31:0] add_ln139_6_reg_12589;
wire  signed [31:0] sub_ln140_6_fu_3877_p2;
reg  signed [31:0] sub_ln140_6_reg_12594;
reg   [23:0] intermed_48_reg_12599;
reg   [23:0] intermed_51_reg_12604;
reg   [23:0] intermed_52_reg_12609;
reg   [23:0] trunc_ln150_6_reg_12614;
wire   [31:0] sub_ln125_7_fu_3981_p2;
reg   [31:0] sub_ln125_7_reg_12619;
reg   [31:0] sub_ln125_7_reg_12619_pp0_iter5_reg;
wire   [31:0] add_ln127_7_fu_3986_p2;
reg   [31:0] add_ln127_7_reg_12625;
reg   [31:0] add_ln127_7_reg_12625_pp0_iter5_reg;
wire  signed [31:0] add_ln139_7_fu_4030_p2;
reg  signed [31:0] add_ln139_7_reg_12631;
wire  signed [31:0] sub_ln140_7_fu_4036_p2;
reg  signed [31:0] sub_ln140_7_reg_12636;
reg   [23:0] intermed_56_reg_12641;
reg   [23:0] intermed_59_reg_12646;
reg   [23:0] intermed_60_reg_12651;
reg   [23:0] trunc_ln150_7_reg_12656;
wire   [26:0] grp_fu_9582_p3;
reg  signed [26:0] add_ln127_reg_12661;
reg  signed [26:0] add_ln127_reg_12661_pp0_iter6_reg;
wire   [26:0] grp_fu_9589_p3;
reg  signed [26:0] add_ln128_reg_12667;
reg  signed [26:0] add_ln128_reg_12667_pp0_iter6_reg;
wire   [31:0] grp_fu_3242_p2;
reg   [31:0] mul_ln139_reg_12673;
wire   [31:0] grp_fu_3247_p2;
reg   [31:0] mul_ln140_reg_12678;
wire   [23:0] intermed_8_3_fu_4106_p3;
reg   [23:0] intermed_8_3_reg_12683;
wire   [31:0] grp_fu_3285_p2;
reg   [31:0] mul_ln139_1_reg_12691;
wire   [31:0] grp_fu_3290_p2;
reg   [31:0] mul_ln140_1_reg_12696;
wire  signed [23:0] intermed_12_2_fu_4113_p3;
reg  signed [23:0] intermed_12_2_reg_12701;
wire  signed [23:0] intermed_11_2_fu_4119_p3;
reg  signed [23:0] intermed_11_2_reg_12707;
wire  signed [23:0] intermed_8_2_fu_4125_p3;
reg  signed [23:0] intermed_8_2_reg_12713;
wire  signed [23:0] select_ln100_fu_4131_p3;
reg  signed [23:0] select_ln100_reg_12719;
wire   [23:0] intermed_16_3_fu_4137_p3;
reg   [23:0] intermed_16_3_reg_12725;
wire   [31:0] grp_fu_3388_p2;
reg   [31:0] mul_ln139_2_reg_12733;
wire   [31:0] grp_fu_3393_p2;
reg   [31:0] mul_ln140_2_reg_12738;
wire  signed [23:0] intermed_20_2_fu_4144_p3;
reg  signed [23:0] intermed_20_2_reg_12743;
reg  signed [23:0] intermed_20_2_reg_12743_pp0_iter6_reg;
wire  signed [23:0] intermed_19_2_fu_4150_p3;
reg  signed [23:0] intermed_19_2_reg_12749;
wire  signed [23:0] intermed_16_2_fu_4156_p3;
reg  signed [23:0] intermed_16_2_reg_12755;
wire  signed [23:0] select_ln100_8_fu_4162_p3;
reg  signed [23:0] select_ln100_8_reg_12761;
reg  signed [23:0] select_ln100_8_reg_12761_pp0_iter6_reg;
wire   [23:0] intermed_24_3_fu_4168_p3;
reg   [23:0] intermed_24_3_reg_12767;
wire   [31:0] grp_fu_3491_p2;
reg   [31:0] mul_ln139_3_reg_12775;
wire   [31:0] grp_fu_3496_p2;
reg   [31:0] mul_ln140_3_reg_12780;
wire  signed [23:0] intermed_28_2_fu_4175_p3;
reg  signed [23:0] intermed_28_2_reg_12785;
wire  signed [23:0] intermed_27_2_fu_4181_p3;
reg  signed [23:0] intermed_27_2_reg_12791;
wire  signed [23:0] intermed_24_2_fu_4187_p3;
reg  signed [23:0] intermed_24_2_reg_12797;
wire  signed [23:0] select_ln100_16_fu_4193_p3;
reg  signed [23:0] select_ln100_16_reg_12803;
wire   [26:0] grp_fu_9596_p3;
wire   [23:0] intermed_40_3_fu_4209_p3;
reg   [23:0] intermed_40_3_reg_12815;
wire  signed [23:0] intermed_44_2_fu_4226_p3;
reg  signed [23:0] intermed_44_2_reg_12823;
wire  signed [23:0] intermed_43_2_fu_4232_p3;
reg  signed [23:0] intermed_43_2_reg_12829;
wire  signed [23:0] intermed_40_2_fu_4238_p3;
reg  signed [23:0] intermed_40_2_reg_12835;
wire  signed [23:0] select_ln100_24_fu_4244_p3;
reg  signed [23:0] select_ln100_24_reg_12841;
wire   [23:0] intermed_48_3_fu_4250_p3;
reg   [23:0] intermed_48_3_reg_12847;
wire  signed [23:0] intermed_52_2_fu_4267_p3;
reg  signed [23:0] intermed_52_2_reg_12855;
reg  signed [23:0] intermed_52_2_reg_12855_pp0_iter6_reg;
wire  signed [23:0] intermed_51_2_fu_4273_p3;
reg  signed [23:0] intermed_51_2_reg_12861;
wire  signed [23:0] intermed_48_2_fu_4279_p3;
reg  signed [23:0] intermed_48_2_reg_12867;
wire  signed [23:0] select_ln100_32_fu_4285_p3;
reg  signed [23:0] select_ln100_32_reg_12873;
reg  signed [23:0] select_ln100_32_reg_12873_pp0_iter6_reg;
wire   [23:0] intermed_56_3_fu_4291_p3;
reg   [23:0] intermed_56_3_reg_12879;
wire  signed [23:0] intermed_60_2_fu_4308_p3;
reg  signed [23:0] intermed_60_2_reg_12887;
wire  signed [23:0] intermed_59_2_fu_4314_p3;
reg  signed [23:0] intermed_59_2_reg_12893;
wire  signed [23:0] intermed_56_2_fu_4320_p3;
reg  signed [23:0] intermed_56_2_reg_12899;
wire  signed [23:0] select_ln100_40_fu_4326_p3;
reg  signed [23:0] select_ln100_40_reg_12905;
reg   [23:0] trunc_ln9_reg_12911;
reg   [23:0] trunc_ln9_reg_12911_pp0_iter6_reg;
reg   [23:0] trunc_ln1_reg_12916;
reg   [23:0] trunc_ln1_reg_12916_pp0_iter6_reg;
wire  signed [23:0] intermed_14_2_fu_4472_p3;
reg  signed [23:0] intermed_14_2_reg_12921;
reg  signed [23:0] intermed_14_2_reg_12921_pp0_iter6_reg;
wire  signed [23:0] intermed_13_2_fu_4478_p3;
reg  signed [23:0] intermed_13_2_reg_12927;
reg  signed [23:0] intermed_13_2_reg_12927_pp0_iter6_reg;
wire  signed [23:0] intermed_10_2_fu_4490_p3;
reg  signed [23:0] intermed_10_2_reg_12933;
reg  signed [23:0] intermed_10_2_reg_12933_pp0_iter6_reg;
wire  signed [23:0] intermed_9_2_fu_4496_p3;
reg  signed [23:0] intermed_9_2_reg_12939;
reg  signed [23:0] intermed_9_2_reg_12939_pp0_iter6_reg;
wire  signed [23:0] intermed_22_2_fu_4618_p3;
reg  signed [23:0] intermed_22_2_reg_12945;
reg  signed [23:0] intermed_22_2_reg_12945_pp0_iter6_reg;
wire  signed [23:0] intermed_21_2_fu_4624_p3;
reg  signed [23:0] intermed_21_2_reg_12951;
reg  signed [23:0] intermed_21_2_reg_12951_pp0_iter6_reg;
wire  signed [23:0] intermed_18_2_fu_4636_p3;
reg  signed [23:0] intermed_18_2_reg_12957;
reg  signed [23:0] intermed_18_2_reg_12957_pp0_iter6_reg;
wire  signed [23:0] intermed_17_2_fu_4642_p3;
reg  signed [23:0] intermed_17_2_reg_12963;
reg  signed [23:0] intermed_17_2_reg_12963_pp0_iter6_reg;
wire  signed [23:0] intermed_30_2_fu_4764_p3;
reg  signed [23:0] intermed_30_2_reg_12969;
reg  signed [23:0] intermed_30_2_reg_12969_pp0_iter6_reg;
wire  signed [23:0] intermed_29_2_fu_4770_p3;
reg  signed [23:0] intermed_29_2_reg_12975;
reg  signed [23:0] intermed_29_2_reg_12975_pp0_iter6_reg;
wire  signed [23:0] intermed_26_2_fu_4782_p3;
reg  signed [23:0] intermed_26_2_reg_12981;
reg  signed [23:0] intermed_26_2_reg_12981_pp0_iter6_reg;
wire  signed [23:0] intermed_25_2_fu_4788_p3;
reg  signed [23:0] intermed_25_2_reg_12987;
reg  signed [23:0] intermed_25_2_reg_12987_pp0_iter6_reg;
wire   [26:0] grp_fu_9602_p3;
reg  signed [26:0] add_ln127_4_reg_12993;
wire   [26:0] grp_fu_9609_p3;
reg  signed [26:0] add_ln128_4_reg_12999;
wire   [31:0] grp_fu_4199_p2;
reg   [31:0] mul_ln139_4_reg_13005;
wire   [31:0] grp_fu_4204_p2;
reg   [31:0] mul_ln140_4_reg_13010;
wire   [31:0] grp_fu_4216_p2;
reg   [31:0] mul_ln139_5_reg_13015;
wire   [31:0] grp_fu_4221_p2;
reg   [31:0] mul_ln140_5_reg_13020;
wire   [31:0] grp_fu_4257_p2;
reg   [31:0] mul_ln139_6_reg_13025;
wire   [31:0] grp_fu_4262_p2;
reg   [31:0] mul_ln140_6_reg_13030;
wire   [31:0] grp_fu_4298_p2;
reg   [31:0] mul_ln139_7_reg_13035;
wire   [31:0] grp_fu_4303_p2;
reg   [31:0] mul_ln140_7_reg_13040;
wire  signed [23:0] intermed_46_2_fu_5117_p3;
reg  signed [23:0] intermed_46_2_reg_13095;
wire  signed [23:0] intermed_45_2_fu_5123_p3;
reg  signed [23:0] intermed_45_2_reg_13101;
wire  signed [23:0] intermed_42_2_fu_5135_p3;
reg  signed [23:0] intermed_42_2_reg_13117;
wire  signed [23:0] intermed_41_2_fu_5141_p3;
reg  signed [23:0] intermed_41_2_reg_13123;
wire  signed [23:0] intermed_54_2_fu_5263_p3;
reg  signed [23:0] intermed_54_2_reg_13139;
reg  signed [23:0] intermed_54_2_reg_13139_pp0_iter7_reg;
wire  signed [23:0] intermed_53_2_fu_5269_p3;
reg  signed [23:0] intermed_53_2_reg_13145;
reg  signed [23:0] intermed_53_2_reg_13145_pp0_iter7_reg;
wire  signed [23:0] intermed_50_2_fu_5278_p3;
reg  signed [23:0] intermed_50_2_reg_13156;
reg  signed [23:0] intermed_50_2_reg_13156_pp0_iter7_reg;
wire  signed [23:0] intermed_49_2_fu_5284_p3;
reg  signed [23:0] intermed_49_2_reg_13162;
reg  signed [23:0] intermed_49_2_reg_13162_pp0_iter7_reg;
wire  signed [23:0] intermed_62_2_fu_5403_p3;
reg  signed [23:0] intermed_62_2_reg_13173;
wire  signed [23:0] intermed_61_2_fu_5409_p3;
reg  signed [23:0] intermed_61_2_reg_13179;
wire  signed [23:0] intermed_58_2_fu_5421_p3;
reg  signed [23:0] intermed_58_2_reg_13195;
wire  signed [23:0] intermed_57_2_fu_5427_p3;
reg  signed [23:0] intermed_57_2_reg_13201;
wire   [18:0] select_ln100_42_fu_5449_p3;
reg   [18:0] select_ln100_42_reg_13217;
reg   [18:0] select_ln100_42_reg_13217_pp0_iter7_reg;
wire   [18:0] select_ln100_44_fu_5466_p3;
reg   [18:0] select_ln100_44_reg_13222;
reg   [18:0] select_ln100_44_reg_13222_pp0_iter7_reg;
reg   [18:0] select_ln100_44_reg_13222_pp0_iter8_reg;
wire   [18:0] select_ln100_46_fu_5483_p3;
reg   [18:0] select_ln100_46_reg_13227;
reg   [18:0] select_ln100_46_reg_13227_pp0_iter7_reg;
reg   [18:0] select_ln100_46_reg_13227_pp0_iter8_reg;
wire   [18:0] select_ln100_48_fu_5500_p3;
reg   [18:0] select_ln100_48_reg_13232;
reg   [18:0] select_ln100_48_reg_13232_pp0_iter7_reg;
wire   [18:0] select_ln100_50_fu_5517_p3;
reg   [18:0] select_ln100_50_reg_13237;
reg   [18:0] select_ln100_50_reg_13237_pp0_iter7_reg;
wire   [18:0] select_ln100_52_fu_5534_p3;
reg   [18:0] select_ln100_52_reg_13242;
reg   [18:0] select_ln100_52_reg_13242_pp0_iter7_reg;
reg   [18:0] select_ln100_52_reg_13242_pp0_iter8_reg;
wire   [18:0] select_ln100_54_fu_5551_p3;
reg   [18:0] select_ln100_54_reg_13247;
reg   [18:0] select_ln100_54_reg_13247_pp0_iter7_reg;
reg   [18:0] select_ln100_54_reg_13247_pp0_iter8_reg;
wire   [18:0] select_ln100_56_fu_5568_p3;
reg   [18:0] select_ln100_56_reg_13252;
reg   [18:0] select_ln100_56_reg_13252_pp0_iter7_reg;
wire   [26:0] add_ln124_fu_5602_p2;
reg   [26:0] add_ln124_reg_13257;
wire   [26:0] sub_ln125_fu_5608_p2;
reg   [26:0] sub_ln125_reg_13263;
reg   [18:0] tmp_6_reg_13289;
wire   [26:0] add_ln160_fu_5846_p2;
reg   [26:0] add_ln160_reg_13381;
wire   [31:0] grp_fu_9616_p4;
wire   [31:0] or_ln173_fu_5852_p2;
wire   [29:0] grp_fu_9635_p4;
wire   [26:0] add_ln160_1_fu_5881_p2;
reg   [26:0] add_ln160_1_reg_13405;
reg   [26:0] add_ln160_1_reg_13405_pp0_iter8_reg;
wire   [26:0] add_ln160_2_fu_5911_p2;
reg   [26:0] add_ln160_2_reg_13411;
reg   [26:0] add_ln160_2_reg_13411_pp0_iter8_reg;
wire   [26:0] add_ln160_3_fu_5941_p2;
reg   [26:0] add_ln160_3_reg_13417;
wire   [31:0] grp_fu_9645_p4;
wire   [31:0] or_ln173_3_fu_5947_p2;
wire   [29:0] grp_fu_9664_p4;
wire   [26:0] add_ln160_4_fu_5976_p2;
reg   [26:0] add_ln160_4_reg_13441;
wire   [31:0] grp_fu_9674_p4;
wire   [31:0] or_ln173_4_fu_5982_p2;
wire   [29:0] grp_fu_9693_p4;
reg   [29:0] add_ln180_12_reg_13459;
wire   [26:0] add_ln160_5_fu_6011_p2;
reg   [26:0] add_ln160_5_reg_13465;
reg   [26:0] add_ln160_5_reg_13465_pp0_iter8_reg;
wire   [26:0] add_ln160_6_fu_6041_p2;
reg   [26:0] add_ln160_6_reg_13471;
reg   [26:0] add_ln160_6_reg_13471_pp0_iter8_reg;
wire   [26:0] add_ln160_7_fu_6071_p2;
reg   [26:0] add_ln160_7_reg_13477;
wire   [31:0] grp_fu_9703_p4;
wire   [31:0] or_ln173_7_fu_6077_p2;
wire   [29:0] grp_fu_9722_p4;
reg   [29:0] add_ln180_15_reg_13495;
wire   [26:0] sub_ln179_fu_6206_p2;
reg   [26:0] sub_ln179_reg_13541;
reg   [26:0] sub_ln179_reg_13541_pp0_iter8_reg;
reg   [26:0] sub_ln179_reg_13541_pp0_iter9_reg;
reg   [26:0] trunc_ln8_reg_13547;
reg   [26:0] trunc_ln8_reg_13547_pp0_iter8_reg;
reg   [26:0] trunc_ln8_reg_13547_pp0_iter9_reg;
wire   [29:0] sub_ln184_fu_6235_p2;
reg   [29:0] sub_ln184_reg_13553;
wire   [29:0] sub_ln186_fu_6247_p2;
reg   [29:0] sub_ln186_reg_13558;
reg   [15:0] trunc_ln13_reg_13563;
reg   [15:0] trunc_ln13_reg_13563_pp0_iter8_reg;
reg   [15:0] trunc_ln13_reg_13563_pp0_iter9_reg;
reg   [15:0] trunc_ln13_reg_13563_pp0_iter10_reg;
reg   [15:0] trunc_ln16_reg_13568;
reg   [15:0] trunc_ln16_reg_13568_pp0_iter8_reg;
reg   [15:0] trunc_ln16_reg_13568_pp0_iter9_reg;
reg   [15:0] trunc_ln16_reg_13568_pp0_iter10_reg;
reg   [15:0] iivoutp_32_reg_13573;
reg   [15:0] iivoutp_32_reg_13573_pp0_iter8_reg;
reg   [15:0] iivoutp_32_reg_13573_pp0_iter9_reg;
reg   [15:0] iivoutp_32_reg_13573_pp0_iter10_reg;
reg   [15:0] iivoutp_56_reg_13578;
reg   [15:0] iivoutp_56_reg_13578_pp0_iter8_reg;
reg   [15:0] iivoutp_56_reg_13578_pp0_iter9_reg;
reg   [15:0] iivoutp_56_reg_13578_pp0_iter10_reg;
wire   [26:0] sub_ln179_3_fu_6429_p2;
reg   [26:0] sub_ln179_3_reg_13583;
reg   [26:0] sub_ln179_3_reg_13583_pp0_iter8_reg;
reg   [26:0] sub_ln179_3_reg_13583_pp0_iter9_reg;
reg   [26:0] trunc_ln181_3_reg_13589;
reg   [26:0] trunc_ln181_3_reg_13589_pp0_iter8_reg;
reg   [26:0] trunc_ln181_3_reg_13589_pp0_iter9_reg;
wire   [29:0] sub_ln184_3_fu_6458_p2;
reg   [29:0] sub_ln184_3_reg_13595;
wire   [29:0] sub_ln186_3_fu_6470_p2;
reg   [29:0] sub_ln186_3_reg_13600;
reg   [15:0] trunc_ln197_3_reg_13605;
reg   [15:0] trunc_ln197_3_reg_13605_pp0_iter8_reg;
reg   [15:0] trunc_ln197_3_reg_13605_pp0_iter9_reg;
reg   [15:0] trunc_ln197_3_reg_13605_pp0_iter10_reg;
reg   [15:0] trunc_ln200_3_reg_13610;
reg   [15:0] trunc_ln200_3_reg_13610_pp0_iter8_reg;
reg   [15:0] trunc_ln200_3_reg_13610_pp0_iter9_reg;
reg   [15:0] trunc_ln200_3_reg_13610_pp0_iter10_reg;
reg   [15:0] iivoutp_35_reg_13615;
reg   [15:0] iivoutp_35_reg_13615_pp0_iter8_reg;
reg   [15:0] iivoutp_35_reg_13615_pp0_iter9_reg;
reg   [15:0] iivoutp_35_reg_13615_pp0_iter10_reg;
reg   [15:0] iivoutp_59_reg_13620;
reg   [15:0] iivoutp_59_reg_13620_pp0_iter8_reg;
reg   [15:0] iivoutp_59_reg_13620_pp0_iter9_reg;
reg   [15:0] iivoutp_59_reg_13620_pp0_iter10_reg;
wire   [26:0] add_ln183_4_fu_6640_p2;
reg   [26:0] add_ln183_4_reg_13625;
wire   [29:0] sub_ln184_4_fu_6646_p2;
reg   [29:0] sub_ln184_4_reg_13631;
wire   [26:0] add_ln185_4_fu_6652_p2;
reg   [26:0] add_ln185_4_reg_13636;
wire   [29:0] sub_ln186_4_fu_6658_p2;
reg   [29:0] sub_ln186_4_reg_13642;
wire   [26:0] add_ln183_7_fu_6752_p2;
reg   [26:0] add_ln183_7_reg_13647;
wire   [29:0] sub_ln184_7_fu_6758_p2;
reg   [29:0] sub_ln184_7_reg_13653;
wire   [26:0] add_ln185_7_fu_6764_p2;
reg   [26:0] add_ln185_7_reg_13658;
wire   [29:0] sub_ln186_7_fu_6770_p2;
reg   [29:0] sub_ln186_7_reg_13664;
wire   [31:0] grp_fu_9928_p4;
wire   [31:0] or_ln173_1_fu_6776_p2;
wire   [29:0] grp_fu_9947_p4;
reg   [29:0] add_ln180_9_reg_13681;
wire   [31:0] grp_fu_9957_p4;
wire   [31:0] or_ln173_2_fu_6781_p2;
wire   [29:0] grp_fu_9976_p4;
reg   [29:0] add_ln180_10_reg_13699;
wire   [26:0] sub_ln179_4_fu_6798_p2;
reg   [26:0] sub_ln179_4_reg_13705;
reg   [26:0] sub_ln179_4_reg_13705_pp0_iter9_reg;
reg   [26:0] trunc_ln181_4_reg_13711;
reg   [26:0] trunc_ln181_4_reg_13711_pp0_iter9_reg;
reg   [15:0] trunc_ln197_4_reg_13717;
reg   [15:0] trunc_ln197_4_reg_13717_pp0_iter9_reg;
reg   [15:0] trunc_ln197_4_reg_13717_pp0_iter10_reg;
reg   [15:0] trunc_ln200_4_reg_13722;
reg   [15:0] trunc_ln200_4_reg_13722_pp0_iter9_reg;
reg   [15:0] trunc_ln200_4_reg_13722_pp0_iter10_reg;
reg   [15:0] iivoutp_36_reg_13727;
reg   [15:0] iivoutp_36_reg_13727_pp0_iter9_reg;
reg   [15:0] iivoutp_36_reg_13727_pp0_iter10_reg;
reg   [15:0] iivoutp_36_reg_13727_pp0_iter11_reg;
reg   [15:0] iivoutp_60_reg_13732;
reg   [15:0] iivoutp_60_reg_13732_pp0_iter9_reg;
reg   [15:0] iivoutp_60_reg_13732_pp0_iter10_reg;
reg   [15:0] iivoutp_60_reg_13732_pp0_iter11_reg;
wire   [31:0] grp_fu_10002_p4;
wire   [31:0] or_ln173_5_fu_6893_p2;
wire   [29:0] grp_fu_10021_p4;
reg   [29:0] add_ln180_13_reg_13749;
wire   [31:0] grp_fu_10031_p4;
wire   [31:0] or_ln173_6_fu_6898_p2;
wire   [29:0] grp_fu_10050_p4;
reg   [29:0] add_ln180_14_reg_13767;
wire   [26:0] sub_ln179_7_fu_6915_p2;
reg   [26:0] sub_ln179_7_reg_13773;
reg   [26:0] sub_ln179_7_reg_13773_pp0_iter9_reg;
reg   [26:0] trunc_ln181_7_reg_13779;
reg   [26:0] trunc_ln181_7_reg_13779_pp0_iter9_reg;
reg   [15:0] trunc_ln197_7_reg_13785;
reg   [15:0] trunc_ln197_7_reg_13785_pp0_iter9_reg;
reg   [15:0] trunc_ln197_7_reg_13785_pp0_iter10_reg;
reg   [15:0] trunc_ln200_7_reg_13790;
reg   [15:0] trunc_ln200_7_reg_13790_pp0_iter9_reg;
reg   [15:0] trunc_ln200_7_reg_13790_pp0_iter10_reg;
reg   [15:0] iivoutp_39_reg_13795;
reg   [15:0] iivoutp_39_reg_13795_pp0_iter9_reg;
reg   [15:0] iivoutp_39_reg_13795_pp0_iter10_reg;
reg   [15:0] iivoutp_39_reg_13795_pp0_iter11_reg;
reg   [15:0] iivoutp_63_reg_13800;
reg   [15:0] iivoutp_63_reg_13800_pp0_iter9_reg;
reg   [15:0] iivoutp_63_reg_13800_pp0_iter10_reg;
reg   [15:0] iivoutp_63_reg_13800_pp0_iter11_reg;
wire   [30:0] add_ln193_fu_7016_p2;
reg  signed [30:0] add_ln193_reg_13805;
wire   [30:0] sub_ln194_fu_7022_p2;
reg  signed [30:0] sub_ln194_reg_13810;
wire   [26:0] add_ln183_1_fu_7116_p2;
reg   [26:0] add_ln183_1_reg_13815;
wire   [29:0] sub_ln184_1_fu_7122_p2;
reg   [29:0] sub_ln184_1_reg_13821;
wire   [26:0] add_ln185_1_fu_7128_p2;
reg   [26:0] add_ln185_1_reg_13826;
wire   [29:0] sub_ln186_1_fu_7134_p2;
reg   [29:0] sub_ln186_1_reg_13832;
wire   [26:0] add_ln183_2_fu_7228_p2;
reg   [26:0] add_ln183_2_reg_13837;
wire   [29:0] sub_ln184_2_fu_7234_p2;
reg   [29:0] sub_ln184_2_reg_13843;
wire   [26:0] add_ln185_2_fu_7240_p2;
reg   [26:0] add_ln185_2_reg_13848;
wire   [29:0] sub_ln186_2_fu_7246_p2;
reg   [29:0] sub_ln186_2_reg_13854;
wire   [30:0] add_ln193_3_fu_7258_p2;
reg  signed [30:0] add_ln193_3_reg_13859;
wire   [30:0] sub_ln194_3_fu_7264_p2;
reg  signed [30:0] sub_ln194_3_reg_13864;
wire   [30:0] add_ln193_4_fu_7276_p2;
reg  signed [30:0] add_ln193_4_reg_13869;
wire   [30:0] sub_ln194_4_fu_7282_p2;
reg  signed [30:0] sub_ln194_4_reg_13874;
wire   [26:0] add_ln183_5_fu_7376_p2;
reg   [26:0] add_ln183_5_reg_13879;
wire   [29:0] sub_ln184_5_fu_7382_p2;
reg   [29:0] sub_ln184_5_reg_13885;
wire   [26:0] add_ln185_5_fu_7388_p2;
reg   [26:0] add_ln185_5_reg_13890;
wire   [29:0] sub_ln186_5_fu_7394_p2;
reg   [29:0] sub_ln186_5_reg_13896;
wire   [26:0] add_ln183_6_fu_7488_p2;
reg   [26:0] add_ln183_6_reg_13901;
wire   [29:0] sub_ln184_6_fu_7494_p2;
reg   [29:0] sub_ln184_6_reg_13907;
wire   [26:0] add_ln185_6_fu_7500_p2;
reg   [26:0] add_ln185_6_reg_13912;
wire   [29:0] sub_ln186_6_fu_7506_p2;
reg   [29:0] sub_ln186_6_reg_13918;
wire   [30:0] add_ln193_7_fu_7518_p2;
reg  signed [30:0] add_ln193_7_reg_13923;
wire   [30:0] sub_ln194_7_fu_7524_p2;
reg  signed [30:0] sub_ln194_7_reg_13928;
wire   [26:0] sub_ln179_1_fu_7560_p2;
reg   [26:0] sub_ln179_1_reg_13943;
reg   [26:0] sub_ln179_1_reg_13943_pp0_iter10_reg;
reg   [26:0] trunc_ln181_1_reg_13949;
reg   [26:0] trunc_ln181_1_reg_13949_pp0_iter10_reg;
wire   [30:0] add_ln193_8_fu_7601_p2;
reg  signed [30:0] add_ln193_8_reg_13955;
wire   [30:0] sub_ln194_1_fu_7607_p2;
reg  signed [30:0] sub_ln194_1_reg_13960;
reg   [15:0] trunc_ln197_1_reg_13965;
reg   [15:0] trunc_ln197_1_reg_13965_pp0_iter10_reg;
reg   [15:0] trunc_ln200_1_reg_13970;
reg   [15:0] trunc_ln200_1_reg_13970_pp0_iter10_reg;
reg   [15:0] iivoutp_33_reg_13975;
reg   [15:0] iivoutp_33_reg_13975_pp0_iter10_reg;
reg   [15:0] iivoutp_33_reg_13975_pp0_iter11_reg;
reg   [15:0] iivoutp_57_reg_13980;
reg   [15:0] iivoutp_57_reg_13980_pp0_iter10_reg;
reg   [15:0] iivoutp_57_reg_13980_pp0_iter11_reg;
wire   [26:0] sub_ln179_2_fu_7685_p2;
reg   [26:0] sub_ln179_2_reg_13985;
reg   [26:0] sub_ln179_2_reg_13985_pp0_iter10_reg;
reg   [26:0] trunc_ln181_2_reg_13991;
reg   [26:0] trunc_ln181_2_reg_13991_pp0_iter10_reg;
wire   [30:0] add_ln193_2_fu_7726_p2;
reg  signed [30:0] add_ln193_2_reg_13997;
wire   [30:0] sub_ln194_2_fu_7732_p2;
reg  signed [30:0] sub_ln194_2_reg_14002;
reg   [15:0] trunc_ln197_2_reg_14007;
reg   [15:0] trunc_ln197_2_reg_14007_pp0_iter10_reg;
reg   [15:0] trunc_ln200_2_reg_14012;
reg   [15:0] trunc_ln200_2_reg_14012_pp0_iter10_reg;
reg   [15:0] iivoutp_34_reg_14017;
reg   [15:0] iivoutp_34_reg_14017_pp0_iter10_reg;
reg   [15:0] iivoutp_34_reg_14017_pp0_iter11_reg;
reg   [15:0] iivoutp_58_reg_14022;
reg   [15:0] iivoutp_58_reg_14022_pp0_iter10_reg;
reg   [15:0] iivoutp_58_reg_14022_pp0_iter11_reg;
wire   [26:0] sub_ln179_5_fu_7846_p2;
reg   [26:0] sub_ln179_5_reg_14047;
reg   [26:0] sub_ln179_5_reg_14047_pp0_iter10_reg;
reg   [26:0] trunc_ln181_5_reg_14053;
reg   [26:0] trunc_ln181_5_reg_14053_pp0_iter10_reg;
wire   [30:0] add_ln193_5_fu_7887_p2;
reg  signed [30:0] add_ln193_5_reg_14059;
wire   [30:0] sub_ln194_5_fu_7893_p2;
reg  signed [30:0] sub_ln194_5_reg_14064;
reg   [15:0] trunc_ln197_5_reg_14069;
reg   [15:0] trunc_ln197_5_reg_14069_pp0_iter10_reg;
reg   [15:0] trunc_ln200_5_reg_14074;
reg   [15:0] trunc_ln200_5_reg_14074_pp0_iter10_reg;
reg   [15:0] iivoutp_37_reg_14079;
reg   [15:0] iivoutp_37_reg_14079_pp0_iter10_reg;
reg   [15:0] iivoutp_37_reg_14079_pp0_iter11_reg;
reg   [15:0] iivoutp_61_reg_14084;
reg   [15:0] iivoutp_61_reg_14084_pp0_iter10_reg;
reg   [15:0] iivoutp_61_reg_14084_pp0_iter11_reg;
wire   [26:0] sub_ln179_6_fu_7971_p2;
reg   [26:0] sub_ln179_6_reg_14089;
reg   [26:0] sub_ln179_6_reg_14089_pp0_iter10_reg;
reg   [26:0] trunc_ln181_6_reg_14095;
reg   [26:0] trunc_ln181_6_reg_14095_pp0_iter10_reg;
wire   [30:0] add_ln193_6_fu_8012_p2;
reg  signed [30:0] add_ln193_6_reg_14101;
wire   [30:0] sub_ln194_6_fu_8018_p2;
reg  signed [30:0] sub_ln194_6_reg_14106;
reg   [15:0] trunc_ln197_6_reg_14111;
reg   [15:0] trunc_ln197_6_reg_14111_pp0_iter10_reg;
reg   [15:0] trunc_ln200_6_reg_14116;
reg   [15:0] trunc_ln200_6_reg_14116_pp0_iter10_reg;
reg   [15:0] iivoutp_38_reg_14121;
reg   [15:0] iivoutp_38_reg_14121_pp0_iter10_reg;
reg   [15:0] iivoutp_38_reg_14121_pp0_iter11_reg;
reg   [15:0] iivoutp_62_reg_14126;
reg   [15:0] iivoutp_62_reg_14126_pp0_iter10_reg;
reg   [15:0] iivoutp_62_reg_14126_pp0_iter11_reg;
wire   [31:0] grp_fu_7533_p2;
reg   [31:0] mul_ln193_reg_14141;
wire   [31:0] grp_fu_7542_p2;
reg   [31:0] mul_ln194_reg_14146;
wire   [31:0] grp_fu_7801_p2;
reg   [31:0] mul_ln193_3_reg_14171;
wire   [31:0] grp_fu_7810_p2;
reg   [31:0] mul_ln194_3_reg_14176;
wire   [31:0] grp_fu_7819_p2;
reg   [31:0] mul_ln193_4_reg_14181;
wire   [31:0] grp_fu_7828_p2;
reg   [31:0] mul_ln194_4_reg_14186;
wire   [31:0] grp_fu_8087_p2;
reg   [31:0] mul_ln193_7_reg_14211;
wire   [31:0] grp_fu_8096_p2;
reg   [31:0] mul_ln194_7_reg_14216;
reg   [15:0] trunc_ln14_reg_14221;
reg   [15:0] trunc_ln15_reg_14226;
reg   [15:0] iivoutp_40_reg_14231;
reg   [15:0] iivoutp_40_reg_14231_pp0_iter11_reg;
reg   [15:0] iivoutp_48_reg_14236;
reg   [15:0] iivoutp_48_reg_14236_pp0_iter11_reg;
wire   [31:0] grp_fu_8105_p2;
reg   [31:0] mul_ln193_1_reg_14241;
wire   [31:0] grp_fu_8114_p2;
reg   [31:0] mul_ln194_1_reg_14246;
wire   [31:0] grp_fu_8123_p2;
reg   [31:0] mul_ln193_2_reg_14251;
wire   [31:0] grp_fu_8132_p2;
reg   [31:0] mul_ln194_2_reg_14256;
reg   [15:0] trunc_ln198_3_reg_14261;
reg   [15:0] trunc_ln199_3_reg_14266;
reg   [15:0] iivoutp_43_reg_14271;
reg   [15:0] iivoutp_43_reg_14271_pp0_iter11_reg;
reg   [15:0] iivoutp_51_reg_14276;
reg   [15:0] iivoutp_51_reg_14276_pp0_iter11_reg;
reg   [15:0] trunc_ln198_4_reg_14281;
reg   [15:0] trunc_ln199_4_reg_14286;
reg   [15:0] iivoutp_44_reg_14291;
reg   [15:0] iivoutp_44_reg_14291_pp0_iter11_reg;
reg   [15:0] iivoutp_52_reg_14296;
reg   [15:0] iivoutp_52_reg_14296_pp0_iter11_reg;
wire   [31:0] grp_fu_8141_p2;
reg   [31:0] mul_ln193_5_reg_14301;
wire   [31:0] grp_fu_8150_p2;
reg   [31:0] mul_ln194_5_reg_14306;
wire   [31:0] grp_fu_8159_p2;
reg   [31:0] mul_ln193_6_reg_14311;
wire   [31:0] grp_fu_8168_p2;
reg   [31:0] mul_ln194_6_reg_14316;
reg   [15:0] trunc_ln198_7_reg_14321;
reg   [15:0] trunc_ln199_7_reg_14326;
reg   [15:0] iivoutp_47_reg_14331;
reg   [15:0] iivoutp_47_reg_14331_pp0_iter11_reg;
reg   [15:0] iivoutp_55_reg_14336;
reg   [15:0] iivoutp_55_reg_14336_pp0_iter11_reg;
reg   [15:0] trunc_ln198_1_reg_14341;
reg   [15:0] trunc_ln199_1_reg_14346;
reg   [15:0] iivoutp_41_reg_14351;
reg   [15:0] iivoutp_49_reg_14356;
reg   [15:0] trunc_ln198_2_reg_14361;
reg   [15:0] trunc_ln199_2_reg_14366;
reg   [15:0] iivoutp_42_reg_14371;
reg   [15:0] iivoutp_50_reg_14376;
reg   [15:0] trunc_ln198_5_reg_14381;
reg   [15:0] trunc_ln199_5_reg_14386;
reg   [15:0] iivoutp_45_reg_14391;
reg   [15:0] iivoutp_53_reg_14396;
reg   [15:0] trunc_ln198_6_reg_14401;
reg   [15:0] trunc_ln199_6_reg_14406;
reg   [15:0] iivoutp_46_reg_14411;
reg   [15:0] iivoutp_54_reg_14416;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [31:0] i_fu_248;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_i_3;
wire   [31:0] i_4_fu_1173_p2;
reg   [15:0] iiq_12_1_fu_252;
reg   [15:0] iiq_11_1_fu_256;
reg   [15:0] iiq_10_1_fu_260;
reg   [15:0] iiq_9_1_fu_264;
reg   [15:0] iiq_8_1_fu_268;
reg   [15:0] iiq_7_1_fu_272;
reg   [15:0] iiq_6_1_fu_276;
reg   [15:0] iiq_5_1_fu_280;
reg   [15:0] iiq_4_1_fu_284;
reg   [15:0] iiq_3_1_fu_288;
reg   [15:0] iiq_2_1_fu_292;
reg   [15:0] iiq_1_1_fu_296;
reg  signed [15:0] iiq_0_fu_300;
wire   [15:0] iiq_0_1_fu_1190_p1;
reg   [15:0] iiq_13_1_fu_304;
reg   [15:0] iiq_14_1_fu_308;
reg   [15:0] iiq_15_1_fu_312;
reg   [15:0] iiq_16_1_fu_316;
reg   [15:0] iiq_17_1_fu_320;
reg   [15:0] iiq_18_1_fu_324;
reg   [15:0] iiq_19_1_fu_328;
reg   [15:0] iiq_20_1_fu_332;
reg   [15:0] iiq_21_1_fu_336;
reg   [15:0] iiq_22_1_fu_340;
reg   [15:0] iiq_23_1_fu_344;
reg   [15:0] iiq_24_1_fu_348;
reg   [15:0] iiq_25_1_fu_352;
reg   [15:0] iiq_26_1_fu_356;
reg   [15:0] iiq_27_1_fu_360;
reg   [15:0] iiq_28_1_fu_364;
reg   [15:0] iiq_29_1_fu_368;
reg   [15:0] iiq_30_1_fu_372;
reg   [15:0] iiq_31_1_fu_376;
reg  signed [15:0] iiq_32_fu_380;
wire   [15:0] iiq_32_1_fu_1354_p1;
reg   [15:0] iiq_33_1_fu_384;
reg   [15:0] iiq_34_1_fu_388;
reg   [15:0] iiq_35_1_fu_392;
reg   [15:0] iiq_36_1_fu_396;
reg   [15:0] iiq_37_1_fu_400;
reg   [15:0] iiq_38_1_fu_404;
reg   [15:0] iiq_39_1_fu_408;
reg   [15:0] iiq_40_1_fu_412;
reg   [15:0] iiq_41_1_fu_416;
reg   [15:0] iiq_42_1_fu_420;
reg   [15:0] iiq_43_1_fu_424;
reg   [15:0] iiq_44_1_fu_428;
reg   [15:0] iiq_45_1_fu_432;
reg   [15:0] iiq_46_1_fu_436;
reg   [15:0] iiq_47_1_fu_440;
reg   [15:0] iiq_48_1_fu_444;
reg   [15:0] iiq_49_1_fu_448;
reg   [15:0] iiq_50_1_fu_452;
reg   [15:0] iiq_51_1_fu_456;
reg   [15:0] iiq_52_1_fu_460;
reg   [15:0] iiq_53_1_fu_464;
reg   [15:0] iiq_54_1_fu_468;
reg   [15:0] iiq_55_1_fu_472;
reg   [15:0] iiq_56_1_fu_476;
reg   [15:0] iiq_57_1_fu_480;
reg   [15:0] iiq_58_1_fu_484;
reg   [15:0] iiq_59_1_fu_488;
reg   [15:0] iiq_60_1_fu_492;
reg   [15:0] iiq_61_1_fu_496;
reg   [15:0] iiq_62_1_fu_500;
reg   [15:0] iiq_63_1_fu_504;
wire   [511:0] p_Result_3_0_s_fu_9054_p33;
reg    ap_block_pp0_stage0_01001;
wire   [511:0] p_Result_3_1_s_fu_9091_p33;
reg    ap_block_pp0_stage1_01001;
wire  signed [15:0] grp_fu_879_p4;
wire  signed [15:0] grp_fu_899_p4;
wire  signed [15:0] grp_fu_859_p4;
wire  signed [15:0] grp_fu_849_p4;
wire  signed [15:0] grp_fu_909_p4;
wire  signed [15:0] grp_fu_889_p4;
wire  signed [15:0] grp_fu_869_p4;
wire  signed [15:0] grp_fu_919_p4;
wire  signed [15:0] grp_fu_959_p4;
wire  signed [15:0] grp_fu_979_p4;
wire  signed [15:0] grp_fu_939_p4;
wire  signed [15:0] grp_fu_929_p4;
wire  signed [15:0] grp_fu_989_p4;
wire  signed [15:0] grp_fu_969_p4;
wire  signed [15:0] grp_fu_949_p4;
wire  signed [15:0] grp_fu_999_p4;
wire  signed [15:0] grp_fu_1039_p4;
wire  signed [15:0] grp_fu_1059_p4;
wire  signed [15:0] grp_fu_1019_p4;
wire  signed [15:0] grp_fu_1009_p4;
wire  signed [15:0] grp_fu_1069_p4;
wire  signed [15:0] grp_fu_1049_p4;
wire  signed [15:0] grp_fu_1029_p4;
wire  signed [15:0] grp_fu_1079_p4;
wire  signed [15:0] grp_fu_1119_p4;
wire  signed [15:0] grp_fu_1139_p4;
wire  signed [15:0] grp_fu_1099_p4;
wire  signed [15:0] grp_fu_1089_p4;
wire  signed [15:0] grp_fu_1149_p4;
wire  signed [15:0] grp_fu_1129_p4;
wire  signed [15:0] grp_fu_1109_p4;
wire  signed [20:0] grp_fu_9134_p2;
wire  signed [31:0] grp_fu_9142_p2;
wire  signed [31:0] grp_fu_9150_p2;
wire   [31:0] shl_ln1_fu_2214_p3;
wire   [31:0] or_ln100_fu_2230_p2;
wire   [31:0] or_ln100_3_fu_2244_p2;
wire   [31:0] or_ln100_2_fu_2240_p2;
wire   [31:0] or_ln100_4_fu_2248_p2;
wire   [31:0] or_ln100_1_fu_2235_p2;
wire   [31:0] or_ln100_5_fu_2254_p2;
wire   [10:0] grp_fu_2310_p1;
wire   [12:0] grp_fu_2315_p1;
wire  signed [12:0] grp_fu_2320_p1;
wire   [12:0] grp_fu_2325_p1;
wire  signed [10:0] grp_fu_2330_p1;
wire  signed [12:0] grp_fu_2335_p1;
wire   [31:0] or_ln100_6_fu_2347_p2;
wire   [31:0] or_ln100_9_fu_2361_p2;
wire   [31:0] or_ln100_8_fu_2357_p2;
wire   [31:0] or_ln100_10_fu_2365_p2;
wire   [31:0] or_ln100_7_fu_2352_p2;
wire   [31:0] or_ln100_11_fu_2371_p2;
wire   [10:0] grp_fu_2383_p1;
wire   [12:0] grp_fu_2388_p1;
wire  signed [12:0] grp_fu_2393_p1;
wire   [12:0] grp_fu_2398_p1;
wire  signed [10:0] grp_fu_2403_p1;
wire  signed [12:0] grp_fu_2408_p1;
wire   [11:0] grp_fu_2413_p1;
wire  signed [12:0] grp_fu_2418_p1;
wire   [11:0] grp_fu_2423_p1;
wire   [31:0] or_ln100_12_fu_2435_p2;
wire   [31:0] or_ln100_15_fu_2449_p2;
wire   [31:0] or_ln100_14_fu_2445_p2;
wire   [31:0] or_ln100_16_fu_2453_p2;
wire   [31:0] or_ln100_13_fu_2440_p2;
wire   [31:0] or_ln100_17_fu_2459_p2;
wire   [10:0] grp_fu_2471_p1;
wire   [12:0] grp_fu_2476_p1;
wire  signed [12:0] grp_fu_2481_p1;
wire   [12:0] grp_fu_2486_p1;
wire  signed [10:0] grp_fu_2491_p1;
wire  signed [12:0] grp_fu_2496_p1;
wire   [11:0] grp_fu_2501_p1;
wire  signed [12:0] grp_fu_2506_p1;
wire   [11:0] grp_fu_2511_p1;
wire   [31:0] or_ln100_18_fu_2523_p2;
wire   [31:0] or_ln100_21_fu_2537_p2;
wire   [31:0] or_ln100_20_fu_2533_p2;
wire   [31:0] or_ln100_22_fu_2541_p2;
wire   [31:0] or_ln100_19_fu_2528_p2;
wire   [31:0] or_ln100_23_fu_2547_p2;
wire   [10:0] grp_fu_2559_p1;
wire   [12:0] grp_fu_2564_p1;
wire  signed [12:0] grp_fu_2569_p1;
wire   [12:0] grp_fu_2574_p1;
wire  signed [10:0] grp_fu_2579_p1;
wire  signed [12:0] grp_fu_2584_p1;
wire   [11:0] grp_fu_2589_p1;
wire  signed [12:0] grp_fu_2594_p1;
wire   [11:0] grp_fu_2599_p1;
wire  signed [20:0] grp_fu_9358_p2;
wire  signed [31:0] grp_fu_9366_p2;
wire  signed [31:0] grp_fu_9374_p2;
wire   [31:0] shl_ln92_4_fu_2604_p3;
wire   [31:0] or_ln100_24_fu_2620_p2;
wire   [31:0] or_ln100_27_fu_2634_p2;
wire   [31:0] or_ln100_26_fu_2630_p2;
wire   [31:0] or_ln100_28_fu_2638_p2;
wire   [31:0] or_ln100_25_fu_2625_p2;
wire   [31:0] or_ln100_29_fu_2644_p2;
wire   [10:0] grp_fu_2700_p1;
wire   [12:0] grp_fu_2705_p1;
wire  signed [12:0] grp_fu_2710_p1;
wire   [12:0] grp_fu_2715_p1;
wire  signed [10:0] grp_fu_2720_p1;
wire  signed [12:0] grp_fu_2725_p1;
wire   [31:0] or_ln100_30_fu_2737_p2;
wire   [31:0] or_ln100_33_fu_2751_p2;
wire   [31:0] or_ln100_32_fu_2747_p2;
wire   [31:0] or_ln100_34_fu_2755_p2;
wire   [31:0] or_ln100_31_fu_2742_p2;
wire   [31:0] or_ln100_35_fu_2761_p2;
wire   [10:0] grp_fu_2773_p1;
wire   [12:0] grp_fu_2778_p1;
wire  signed [12:0] grp_fu_2783_p1;
wire   [12:0] grp_fu_2788_p1;
wire  signed [10:0] grp_fu_2793_p1;
wire  signed [12:0] grp_fu_2798_p1;
wire   [11:0] grp_fu_2803_p1;
wire  signed [12:0] grp_fu_2808_p1;
wire   [11:0] grp_fu_2813_p1;
wire   [31:0] or_ln100_36_fu_2825_p2;
wire   [31:0] or_ln100_39_fu_2839_p2;
wire   [31:0] or_ln100_38_fu_2835_p2;
wire   [31:0] or_ln100_40_fu_2843_p2;
wire   [31:0] or_ln100_37_fu_2830_p2;
wire   [31:0] or_ln100_41_fu_2849_p2;
wire   [10:0] grp_fu_2861_p1;
wire   [12:0] grp_fu_2866_p1;
wire  signed [12:0] grp_fu_2871_p1;
wire   [12:0] grp_fu_2876_p1;
wire  signed [10:0] grp_fu_2881_p1;
wire  signed [12:0] grp_fu_2886_p1;
wire   [11:0] grp_fu_2891_p1;
wire  signed [12:0] grp_fu_2896_p1;
wire   [11:0] grp_fu_2901_p1;
wire   [31:0] or_ln100_42_fu_2913_p2;
wire   [31:0] or_ln100_45_fu_2927_p2;
wire   [31:0] or_ln100_44_fu_2923_p2;
wire   [31:0] or_ln100_46_fu_2931_p2;
wire   [31:0] or_ln100_43_fu_2918_p2;
wire   [31:0] or_ln100_47_fu_2937_p2;
wire   [10:0] grp_fu_2949_p1;
wire   [12:0] grp_fu_2954_p1;
wire  signed [12:0] grp_fu_2959_p1;
wire   [12:0] grp_fu_2964_p1;
wire  signed [10:0] grp_fu_2969_p1;
wire  signed [12:0] grp_fu_2974_p1;
wire   [11:0] grp_fu_2979_p1;
wire  signed [12:0] grp_fu_2984_p1;
wire   [11:0] grp_fu_2989_p1;
wire   [31:0] add_ln117_fu_2994_p2;
wire   [31:0] add_ln118_fu_3002_p2;
wire   [31:0] add_ln120_fu_3010_p2;
wire   [31:0] add_ln121_fu_3018_p2;
wire   [26:0] trunc_ln121_fu_3014_p1;
wire   [26:0] trunc_ln118_fu_2998_p1;
wire   [26:0] trunc_ln124_fu_3022_p1;
wire   [26:0] trunc_ln119_fu_3006_p1;
wire   [31:0] sub_ln130_fu_3032_p2;
wire   [31:0] sub_ln132_fu_3044_p2;
wire   [31:0] add_ln120_1_fu_3070_p2;
wire   [31:0] add_ln117_1_fu_3062_p2;
wire   [31:0] add_ln121_1_fu_3074_p2;
wire   [31:0] add_ln118_1_fu_3066_p2;
wire   [31:0] sub_ln130_1_fu_3092_p2;
wire   [31:0] sub_ln132_1_fu_3104_p2;
wire   [31:0] add_ln120_2_fu_3130_p2;
wire   [31:0] add_ln117_2_fu_3122_p2;
wire   [31:0] add_ln121_2_fu_3134_p2;
wire   [31:0] add_ln118_2_fu_3126_p2;
wire   [31:0] sub_ln130_2_fu_3152_p2;
wire   [31:0] sub_ln132_2_fu_3164_p2;
wire   [31:0] add_ln120_3_fu_3190_p2;
wire   [31:0] add_ln117_3_fu_3182_p2;
wire   [31:0] add_ln121_3_fu_3194_p2;
wire   [31:0] add_ln118_3_fu_3186_p2;
wire   [31:0] sub_ln130_3_fu_3212_p2;
wire   [31:0] sub_ln132_3_fu_3224_p2;
wire   [8:0] grp_fu_3242_p1;
wire   [8:0] grp_fu_3247_p1;
wire   [31:0] shl_ln91_1_fu_3252_p3;
wire   [31:0] or_ln91_1_fu_3259_p2;
wire   [31:0] add_ln124_1_fu_3265_p2;
wire   [8:0] grp_fu_3285_p1;
wire   [8:0] grp_fu_3290_p1;
wire   [31:0] add_ln135_1_fu_3275_p2;
wire   [31:0] add_ln143_1_fu_3295_p2;
wire   [31:0] sub_ln136_1_fu_3280_p2;
wire   [31:0] add_ln146_1_fu_3310_p2;
wire   [31:0] sub_ln147_1_fu_3325_p2;
wire   [31:0] sub_ln150_1_fu_3340_p2;
wire   [31:0] shl_ln91_2_fu_3355_p3;
wire   [31:0] or_ln91_2_fu_3362_p2;
wire   [31:0] add_ln124_2_fu_3368_p2;
wire   [8:0] grp_fu_3388_p1;
wire   [8:0] grp_fu_3393_p1;
wire   [31:0] add_ln135_2_fu_3378_p2;
wire   [31:0] add_ln143_2_fu_3398_p2;
wire   [31:0] sub_ln136_2_fu_3383_p2;
wire   [31:0] add_ln146_2_fu_3413_p2;
wire   [31:0] sub_ln147_2_fu_3428_p2;
wire   [31:0] sub_ln150_2_fu_3443_p2;
wire   [31:0] shl_ln91_3_fu_3458_p3;
wire   [31:0] or_ln91_3_fu_3465_p2;
wire   [31:0] add_ln124_3_fu_3471_p2;
wire   [8:0] grp_fu_3491_p1;
wire   [8:0] grp_fu_3496_p1;
wire   [31:0] add_ln135_3_fu_3481_p2;
wire   [31:0] add_ln143_3_fu_3501_p2;
wire   [31:0] sub_ln136_3_fu_3486_p2;
wire   [31:0] add_ln146_3_fu_3516_p2;
wire   [31:0] sub_ln147_3_fu_3531_p2;
wire   [31:0] sub_ln150_3_fu_3546_p2;
wire   [31:0] add_ln117_4_fu_3561_p2;
wire   [31:0] add_ln118_4_fu_3569_p2;
wire   [31:0] add_ln120_4_fu_3577_p2;
wire   [31:0] add_ln121_4_fu_3585_p2;
wire   [26:0] trunc_ln121_1_fu_3581_p1;
wire   [26:0] trunc_ln118_1_fu_3565_p1;
wire   [26:0] trunc_ln124_1_fu_3589_p1;
wire   [26:0] trunc_ln119_1_fu_3573_p1;
wire   [31:0] sub_ln130_4_fu_3599_p2;
wire   [31:0] sub_ln132_4_fu_3611_p2;
wire   [31:0] shl_ln91_5_fu_3629_p3;
wire   [31:0] or_ln91_5_fu_3636_p2;
wire   [31:0] add_ln120_5_fu_3650_p2;
wire   [31:0] add_ln117_5_fu_3642_p2;
wire   [31:0] add_ln121_5_fu_3654_p2;
wire   [31:0] add_ln118_5_fu_3646_p2;
wire   [31:0] add_ln128_5_fu_3672_p2;
wire   [31:0] add_ln124_5_fu_3658_p2;
wire   [31:0] sub_ln130_5_fu_3682_p2;
wire   [31:0] sub_ln132_5_fu_3694_p2;
wire   [31:0] add_ln129_5_fu_3676_p2;
wire   [31:0] add_ln135_5_fu_3700_p2;
wire   [31:0] add_ln143_5_fu_3724_p2;
wire   [31:0] add_ln131_5_fu_3688_p2;
wire   [31:0] sub_ln136_5_fu_3706_p2;
wire   [31:0] add_ln146_5_fu_3740_p2;
wire   [31:0] sub_ln147_5_fu_3756_p2;
wire   [31:0] sub_ln150_5_fu_3772_p2;
wire   [31:0] shl_ln91_6_fu_3788_p3;
wire   [31:0] or_ln91_6_fu_3795_p2;
wire   [31:0] add_ln120_6_fu_3809_p2;
wire   [31:0] add_ln117_6_fu_3801_p2;
wire   [31:0] add_ln121_6_fu_3813_p2;
wire   [31:0] add_ln118_6_fu_3805_p2;
wire   [31:0] add_ln128_6_fu_3831_p2;
wire   [31:0] add_ln124_6_fu_3817_p2;
wire   [31:0] sub_ln130_6_fu_3841_p2;
wire   [31:0] sub_ln132_6_fu_3853_p2;
wire   [31:0] add_ln129_6_fu_3835_p2;
wire   [31:0] add_ln135_6_fu_3859_p2;
wire   [31:0] add_ln143_6_fu_3883_p2;
wire   [31:0] add_ln131_6_fu_3847_p2;
wire   [31:0] sub_ln136_6_fu_3865_p2;
wire   [31:0] add_ln146_6_fu_3899_p2;
wire   [31:0] sub_ln147_6_fu_3915_p2;
wire   [31:0] sub_ln150_6_fu_3931_p2;
wire   [31:0] shl_ln91_7_fu_3947_p3;
wire   [31:0] or_ln91_7_fu_3954_p2;
wire   [31:0] add_ln120_7_fu_3968_p2;
wire   [31:0] add_ln117_7_fu_3960_p2;
wire   [31:0] add_ln121_7_fu_3972_p2;
wire   [31:0] add_ln118_7_fu_3964_p2;
wire   [31:0] add_ln128_7_fu_3990_p2;
wire   [31:0] add_ln124_7_fu_3976_p2;
wire   [31:0] sub_ln130_7_fu_4000_p2;
wire   [31:0] sub_ln132_7_fu_4012_p2;
wire   [31:0] add_ln129_7_fu_3994_p2;
wire   [31:0] add_ln135_7_fu_4018_p2;
wire   [31:0] add_ln143_7_fu_4042_p2;
wire   [31:0] add_ln131_7_fu_4006_p2;
wire   [31:0] sub_ln136_7_fu_4024_p2;
wire   [31:0] add_ln146_7_fu_4058_p2;
wire   [31:0] sub_ln147_7_fu_4074_p2;
wire   [31:0] sub_ln150_7_fu_4090_p2;
wire   [8:0] grp_fu_4199_p1;
wire   [8:0] grp_fu_4204_p1;
wire   [8:0] grp_fu_4216_p1;
wire   [8:0] grp_fu_4221_p1;
wire   [8:0] grp_fu_4257_p1;
wire   [8:0] grp_fu_4262_p1;
wire   [8:0] grp_fu_4298_p1;
wire   [8:0] grp_fu_4303_p1;
wire   [31:0] add_ln139_1_fu_4332_p2;
wire   [31:0] add_ln140_fu_4347_p2;
wire   [31:0] add_ln139_9_fu_4370_p2;
wire   [23:0] trunc_ln139_1_fu_4375_p4;
wire   [31:0] add_ln140_1_fu_4389_p2;
wire   [23:0] trunc_ln140_1_fu_4394_p4;
wire   [31:0] add_ln137_1_fu_4362_p2;
wire  signed [31:0] sext_ln139_fu_4385_p1;
wire   [31:0] add_ln144_1_fu_4408_p2;
wire   [31:0] sub_ln138_1_fu_4366_p2;
wire  signed [31:0] sext_ln140_1_fu_4404_p1;
wire   [31:0] add_ln145_1_fu_4424_p2;
wire   [31:0] sub_ln148_1_fu_4440_p2;
wire   [31:0] sub_ln149_1_fu_4456_p2;
wire   [23:0] intermed_14_1_fu_4462_p4;
wire   [23:0] intermed_13_fu_4446_p4;
wire   [23:0] intermed_10_fu_4430_p4;
wire   [23:0] intermed_9_fu_4414_p4;
wire   [31:0] add_ln139_10_fu_4516_p2;
wire   [23:0] trunc_ln139_2_fu_4521_p4;
wire   [31:0] add_ln140_2_fu_4535_p2;
wire   [23:0] trunc_ln140_2_fu_4540_p4;
wire   [31:0] add_ln137_2_fu_4508_p2;
wire  signed [31:0] sext_ln139_1_fu_4531_p1;
wire   [31:0] add_ln144_2_fu_4554_p2;
wire   [31:0] sub_ln138_2_fu_4512_p2;
wire  signed [31:0] sext_ln140_2_fu_4550_p1;
wire   [31:0] add_ln145_2_fu_4570_p2;
wire   [31:0] sub_ln148_2_fu_4586_p2;
wire   [31:0] sub_ln149_2_fu_4602_p2;
wire   [23:0] intermed_22_1_fu_4608_p4;
wire   [23:0] intermed_21_fu_4592_p4;
wire   [23:0] intermed_18_fu_4576_p4;
wire   [23:0] intermed_17_fu_4560_p4;
wire   [31:0] add_ln139_11_fu_4662_p2;
wire   [23:0] trunc_ln139_3_fu_4667_p4;
wire   [31:0] add_ln140_3_fu_4681_p2;
wire   [23:0] trunc_ln140_3_fu_4686_p4;
wire   [31:0] add_ln137_3_fu_4654_p2;
wire  signed [31:0] sext_ln139_2_fu_4677_p1;
wire   [31:0] add_ln144_3_fu_4700_p2;
wire   [31:0] sub_ln138_3_fu_4658_p2;
wire  signed [31:0] sext_ln140_3_fu_4696_p1;
wire   [31:0] add_ln145_3_fu_4716_p2;
wire   [31:0] sub_ln148_3_fu_4732_p2;
wire   [31:0] sub_ln149_3_fu_4748_p2;
wire   [23:0] intermed_30_1_fu_4754_p4;
wire   [23:0] intermed_29_fu_4738_p4;
wire   [23:0] intermed_26_fu_4722_p4;
wire   [23:0] intermed_25_fu_4706_p4;
wire   [26:0] shl_ln91_4_fu_4866_p3;
wire   [26:0] trunc_ln93_1_fu_4879_p3;
wire   [26:0] or_ln91_4_fu_4873_p2;
wire   [26:0] add_ln124_4_fu_4893_p2;
wire   [26:0] sub_ln125_4_fu_4899_p2;
wire   [31:0] add_ln139_12_fu_4925_p2;
wire   [23:0] trunc_ln139_4_fu_4930_p4;
wire   [31:0] add_ln140_4_fu_4944_p2;
wire   [23:0] trunc_ln140_4_fu_4949_p4;
(* use_dsp48 = "no" *) wire   [26:0] add_ln135_4_fu_4905_p2;
(* use_dsp48 = "no" *) wire   [26:0] add_ln137_4_fu_4915_p2;
wire  signed [26:0] sext_ln140_4_fu_4940_p1;
(* use_dsp48 = "no" *) wire   [26:0] sub_ln138_4_fu_4920_p2;
wire  signed [26:0] sext_ln143_6_fu_4959_p1;
(* use_dsp48 = "no" *) wire   [26:0] sub_ln136_4_fu_4910_p2;
wire   [31:0] add_ln139_13_fu_5015_p2;
wire   [23:0] trunc_ln139_5_fu_5020_p4;
wire   [31:0] add_ln140_5_fu_5034_p2;
wire   [23:0] trunc_ln140_5_fu_5039_p4;
wire   [31:0] add_ln137_5_fu_5007_p2;
wire  signed [31:0] sext_ln139_3_fu_5030_p1;
wire   [31:0] add_ln144_5_fu_5053_p2;
wire   [31:0] sub_ln138_5_fu_5011_p2;
wire  signed [31:0] sext_ln140_5_fu_5049_p1;
wire   [31:0] add_ln145_5_fu_5069_p2;
wire   [31:0] sub_ln148_5_fu_5085_p2;
wire   [31:0] sub_ln149_5_fu_5101_p2;
wire   [23:0] intermed_46_1_fu_5107_p4;
wire   [23:0] intermed_45_fu_5091_p4;
wire   [23:0] intermed_42_fu_5075_p4;
wire   [23:0] intermed_41_fu_5059_p4;
wire   [31:0] add_ln139_14_fu_5161_p2;
wire   [23:0] trunc_ln139_6_fu_5166_p4;
wire   [31:0] add_ln140_6_fu_5180_p2;
wire   [23:0] trunc_ln140_6_fu_5185_p4;
wire   [31:0] add_ln137_6_fu_5153_p2;
wire  signed [31:0] sext_ln139_4_fu_5176_p1;
wire   [31:0] add_ln144_6_fu_5199_p2;
wire   [31:0] sub_ln138_6_fu_5157_p2;
wire  signed [31:0] sext_ln140_6_fu_5195_p1;
wire   [31:0] add_ln145_6_fu_5215_p2;
wire   [31:0] sub_ln148_6_fu_5231_p2;
wire   [31:0] sub_ln149_6_fu_5247_p2;
wire   [23:0] intermed_54_1_fu_5253_p4;
wire   [23:0] intermed_53_fu_5237_p4;
wire   [23:0] intermed_50_fu_5221_p4;
wire   [23:0] intermed_49_fu_5205_p4;
wire   [31:0] add_ln139_15_fu_5301_p2;
wire   [23:0] trunc_ln139_7_fu_5306_p4;
wire   [31:0] add_ln140_7_fu_5320_p2;
wire   [23:0] trunc_ln140_7_fu_5325_p4;
wire   [31:0] add_ln137_7_fu_5293_p2;
wire  signed [31:0] sext_ln139_5_fu_5316_p1;
wire   [31:0] add_ln144_7_fu_5339_p2;
wire   [31:0] sub_ln138_7_fu_5297_p2;
wire  signed [31:0] sext_ln140_7_fu_5335_p1;
wire   [31:0] add_ln145_7_fu_5355_p2;
wire   [31:0] sub_ln148_7_fu_5371_p2;
wire   [31:0] sub_ln149_7_fu_5387_p2;
wire   [23:0] intermed_62_1_fu_5393_p4;
wire   [23:0] intermed_61_fu_5377_p4;
wire   [23:0] intermed_58_fu_5361_p4;
wire   [23:0] intermed_57_fu_5345_p4;
wire   [26:0] add_ln143_4_fu_4963_p2;
wire   [18:0] intermed_32_fu_4886_p3;
wire   [18:0] tmp_8_fu_5439_p4;
wire   [26:0] add_ln144_4_fu_4968_p2;
wire   [18:0] tmp_1_fu_5456_p4;
wire   [26:0] add_ln145_4_fu_4974_p2;
wire   [18:0] tmp_3_fu_5473_p4;
wire   [26:0] add_ln146_4_fu_4980_p2;
wire   [18:0] tmp_5_fu_5490_p4;
wire   [26:0] sub_ln147_4_fu_4985_p2;
wire   [18:0] tmp_10_fu_5507_p4;
wire   [26:0] sub_ln148_4_fu_4990_p2;
wire   [18:0] tmp_12_fu_5524_p4;
wire   [26:0] sub_ln149_4_fu_4996_p2;
wire   [18:0] tmp_14_fu_5541_p4;
wire   [26:0] sub_ln150_4_fu_5002_p2;
wire   [18:0] tmp_16_fu_5558_p4;
wire   [26:0] shl_ln_fu_5575_p3;
wire   [26:0] select_ln90_fu_5582_p3;
wire   [26:0] trunc_ln_fu_5595_p3;
wire   [26:0] or_ln91_fu_5589_p2;
(* use_dsp48 = "no" *) wire   [26:0] add_ln135_fu_5708_p2;
(* use_dsp48 = "no" *) wire   [26:0] add_ln137_fu_5716_p2;
wire  signed [26:0] sext_ln140_fu_5724_p1;
(* use_dsp48 = "no" *) wire   [26:0] sub_ln138_fu_5720_p2;
wire  signed [26:0] sext_ln143_fu_5727_p1;
(* use_dsp48 = "no" *) wire   [26:0] sub_ln136_fu_5712_p2;
wire   [26:0] add_ln143_fu_5730_p2;
wire   [18:0] tmp_7_fu_5822_p4;
wire   [18:0] select_ln100_41_fu_5832_p3;
wire   [26:0] shl_ln2_fu_5838_p3;
wire  signed [31:0] grp_fu_9626_p3;
wire   [26:0] add_ln144_fu_5735_p2;
wire   [18:0] tmp_s_fu_5857_p4;
wire   [18:0] select_ln100_43_fu_5867_p3;
wire   [26:0] shl_ln160_1_fu_5873_p3;
wire   [26:0] add_ln145_fu_5741_p2;
wire   [18:0] tmp_2_fu_5887_p4;
wire   [18:0] select_ln100_45_fu_5897_p3;
wire   [26:0] shl_ln160_2_fu_5903_p3;
wire   [26:0] add_ln146_fu_5747_p2;
wire   [18:0] tmp_4_fu_5917_p4;
wire   [18:0] select_ln100_47_fu_5927_p3;
wire   [26:0] shl_ln160_3_fu_5933_p3;
wire  signed [31:0] grp_fu_9655_p3;
wire   [26:0] sub_ln147_fu_5752_p2;
wire   [18:0] tmp_9_fu_5952_p4;
wire   [18:0] select_ln100_49_fu_5962_p3;
wire   [26:0] shl_ln160_4_fu_5968_p3;
wire  signed [31:0] grp_fu_9684_p3;
wire   [26:0] sub_ln148_fu_5757_p2;
wire   [18:0] tmp_11_fu_5987_p4;
wire   [18:0] select_ln100_51_fu_5997_p3;
wire   [26:0] shl_ln160_5_fu_6003_p3;
wire   [26:0] sub_ln149_fu_5763_p2;
wire   [18:0] tmp_13_fu_6017_p4;
wire   [18:0] select_ln100_53_fu_6027_p3;
wire   [26:0] shl_ln160_6_fu_6033_p3;
wire   [26:0] sub_ln150_fu_5769_p2;
wire   [18:0] tmp_15_fu_6047_p4;
wire   [18:0] select_ln100_55_fu_6057_p3;
wire   [26:0] shl_ln160_7_fu_6063_p3;
wire  signed [31:0] grp_fu_9713_p3;
wire  signed [31:0] trunc_ln2_fu_6113_p1;
wire   [31:0] grp_fu_9732_p3;
wire   [28:0] trunc_ln2_fu_6113_p4;
wire  signed [31:0] trunc_ln172_8_fu_6126_p1;
wire  signed [31:0] trunc_ln3_fu_6135_p1;
wire   [31:0] grp_fu_9742_p3;
wire   [28:0] trunc_ln3_fu_6135_p4;
wire  signed [31:0] trunc_ln4_fu_6148_p1;
wire  signed [31:0] trunc_ln5_fu_6157_p1;
wire   [31:0] grp_fu_9752_p3;
wire   [28:0] trunc_ln5_fu_6157_p4;
wire  signed [31:0] trunc_ln175_8_fu_6170_p1;
wire  signed [31:0] trunc_ln6_fu_6179_p1;
wire   [31:0] grp_fu_9762_p3;
wire   [28:0] trunc_ln6_fu_6179_p4;
wire  signed [31:0] trunc_ln7_fu_6192_p1;
wire   [26:0] shl_ln3_fu_6106_p3;
wire  signed [29:0] trunc_ln8_fu_6211_p1;
wire   [29:0] grp_fu_9772_p3;
wire  signed [29:0] trunc_ln10_fu_6220_p1;
wire   [29:0] grp_fu_9781_p3;
wire   [26:0] trunc_ln175_8_fu_6170_p4;
wire   [26:0] trunc_ln172_8_fu_6126_p4;
wire  signed [29:0] sext_ln172_fu_6122_p1;
wire  signed [29:0] sext_ln175_fu_6166_p1;
wire   [26:0] trunc_ln7_fu_6192_p4;
wire   [26:0] trunc_ln4_fu_6148_p4;
wire  signed [29:0] sext_ln173_fu_6144_p1;
wire  signed [29:0] sext_ln178_fu_6188_p1;
wire   [26:0] add_ln178_fu_6201_p2;
wire   [26:0] trunc_ln10_fu_6220_p4;
wire   [26:0] add_ln183_fu_6229_p2;
wire   [26:0] add_ln189_fu_6253_p2;
wire   [26:0] add_ln197_fu_6265_p2;
wire   [26:0] add_ln185_fu_6241_p2;
wire   [26:0] sub_ln190_fu_6259_p2;
wire   [26:0] add_ln200_fu_6281_p2;
wire   [26:0] sub_ln201_fu_6297_p2;
wire   [26:0] sub_ln204_fu_6313_p2;
wire  signed [31:0] trunc_ln171_3_fu_6336_p1;
wire   [31:0] grp_fu_9790_p3;
wire   [28:0] trunc_ln171_3_fu_6336_p4;
wire  signed [31:0] trunc_ln172_10_fu_6349_p1;
wire  signed [31:0] trunc_ln172_3_fu_6358_p1;
wire   [31:0] grp_fu_9800_p3;
wire   [28:0] trunc_ln172_3_fu_6358_p4;
wire  signed [31:0] trunc_ln173_3_fu_6371_p1;
wire  signed [31:0] trunc_ln174_3_fu_6380_p1;
wire   [31:0] grp_fu_9810_p3;
wire   [28:0] trunc_ln174_3_fu_6380_p4;
wire  signed [31:0] trunc_ln175_10_fu_6393_p1;
wire  signed [31:0] trunc_ln175_3_fu_6402_p1;
wire   [31:0] grp_fu_9820_p3;
wire   [28:0] trunc_ln175_3_fu_6402_p4;
wire  signed [31:0] trunc_ln178_3_fu_6415_p1;
wire   [26:0] shl_ln161_3_fu_6329_p3;
wire  signed [29:0] trunc_ln181_3_fu_6434_p1;
wire   [29:0] grp_fu_9830_p3;
wire  signed [29:0] trunc_ln182_3_fu_6443_p1;
wire   [29:0] grp_fu_9839_p3;
wire   [26:0] trunc_ln175_10_fu_6393_p4;
wire   [26:0] trunc_ln172_10_fu_6349_p4;
wire  signed [29:0] sext_ln172_3_fu_6345_p1;
wire  signed [29:0] sext_ln175_3_fu_6389_p1;
wire   [26:0] trunc_ln178_3_fu_6415_p4;
wire   [26:0] trunc_ln173_3_fu_6371_p4;
wire  signed [29:0] sext_ln173_6_fu_6367_p1;
wire  signed [29:0] sext_ln178_3_fu_6411_p1;
wire   [26:0] add_ln178_3_fu_6424_p2;
wire   [26:0] trunc_ln182_3_fu_6443_p4;
wire   [26:0] add_ln183_3_fu_6452_p2;
wire   [26:0] add_ln189_3_fu_6476_p2;
wire   [26:0] add_ln197_3_fu_6488_p2;
wire   [26:0] add_ln185_3_fu_6464_p2;
wire   [26:0] sub_ln190_3_fu_6482_p2;
wire   [26:0] add_ln200_3_fu_6504_p2;
wire   [26:0] sub_ln201_3_fu_6520_p2;
wire   [26:0] sub_ln204_3_fu_6536_p2;
wire  signed [31:0] trunc_ln171_4_fu_6552_p1;
wire   [31:0] grp_fu_9848_p3;
wire   [28:0] trunc_ln171_4_fu_6552_p4;
wire  signed [31:0] trunc_ln172_11_fu_6565_p1;
wire  signed [31:0] trunc_ln172_4_fu_6574_p1;
wire   [31:0] grp_fu_9858_p3;
wire   [28:0] trunc_ln172_4_fu_6574_p4;
wire  signed [31:0] trunc_ln173_4_fu_6587_p1;
wire  signed [31:0] trunc_ln174_4_fu_6596_p1;
wire   [31:0] grp_fu_9868_p3;
wire   [28:0] trunc_ln174_4_fu_6596_p4;
wire  signed [31:0] trunc_ln175_11_fu_6609_p1;
wire  signed [31:0] trunc_ln175_4_fu_6618_p1;
wire   [31:0] grp_fu_9878_p3;
wire   [28:0] trunc_ln175_4_fu_6618_p4;
wire  signed [31:0] trunc_ln178_4_fu_6631_p1;
wire   [26:0] trunc_ln175_11_fu_6609_p4;
wire   [26:0] trunc_ln172_11_fu_6565_p4;
wire  signed [29:0] sext_ln172_4_fu_6561_p1;
wire  signed [29:0] sext_ln175_4_fu_6605_p1;
wire   [26:0] trunc_ln178_4_fu_6631_p4;
wire   [26:0] trunc_ln173_4_fu_6587_p4;
wire  signed [29:0] sext_ln173_8_fu_6583_p1;
wire  signed [29:0] sext_ln178_4_fu_6627_p1;
wire  signed [31:0] trunc_ln171_7_fu_6664_p1;
wire   [31:0] grp_fu_9888_p3;
wire   [28:0] trunc_ln171_7_fu_6664_p4;
wire  signed [31:0] trunc_ln172_14_fu_6677_p1;
wire  signed [31:0] trunc_ln172_7_fu_6686_p1;
wire   [31:0] grp_fu_9898_p3;
wire   [28:0] trunc_ln172_7_fu_6686_p4;
wire  signed [31:0] trunc_ln173_7_fu_6699_p1;
wire  signed [31:0] trunc_ln174_7_fu_6708_p1;
wire   [31:0] grp_fu_9908_p3;
wire   [28:0] trunc_ln174_7_fu_6708_p4;
wire  signed [31:0] trunc_ln175_14_fu_6721_p1;
wire  signed [31:0] trunc_ln175_7_fu_6730_p1;
wire   [31:0] grp_fu_9918_p3;
wire   [28:0] trunc_ln175_7_fu_6730_p4;
wire  signed [31:0] trunc_ln178_7_fu_6743_p1;
wire   [26:0] trunc_ln175_14_fu_6721_p4;
wire   [26:0] trunc_ln172_14_fu_6677_p4;
wire  signed [29:0] sext_ln172_7_fu_6673_p1;
wire  signed [29:0] sext_ln175_7_fu_6717_p1;
wire   [26:0] trunc_ln178_7_fu_6743_p4;
wire   [26:0] trunc_ln173_7_fu_6699_p4;
wire  signed [29:0] sext_ln173_14_fu_6695_p1;
wire  signed [29:0] sext_ln178_7_fu_6739_p1;
wire  signed [31:0] grp_fu_9938_p3;
wire  signed [31:0] grp_fu_9967_p3;
wire   [26:0] shl_ln161_4_fu_6786_p3;
wire  signed [29:0] trunc_ln181_4_fu_6803_p1;
wire   [29:0] grp_fu_9986_p3;
wire  signed [29:0] trunc_ln182_4_fu_6812_p1;
wire   [29:0] grp_fu_9994_p3;
wire   [26:0] add_ln178_4_fu_6793_p2;
wire   [26:0] trunc_ln182_4_fu_6812_p4;
wire   [26:0] add_ln189_4_fu_6821_p2;
wire   [26:0] add_ln197_4_fu_6833_p2;
wire   [26:0] sub_ln190_4_fu_6827_p2;
wire   [26:0] add_ln200_4_fu_6848_p2;
wire   [26:0] sub_ln201_4_fu_6863_p2;
wire   [26:0] sub_ln204_4_fu_6878_p2;
wire  signed [31:0] grp_fu_10012_p3;
wire  signed [31:0] grp_fu_10041_p3;
wire   [26:0] shl_ln161_7_fu_6903_p3;
wire  signed [29:0] trunc_ln181_7_fu_6920_p1;
wire   [29:0] grp_fu_10060_p3;
wire  signed [29:0] trunc_ln182_7_fu_6929_p1;
wire   [29:0] grp_fu_10068_p3;
wire   [26:0] add_ln178_7_fu_6910_p2;
wire   [26:0] trunc_ln182_7_fu_6929_p4;
wire   [26:0] add_ln189_7_fu_6938_p2;
wire   [26:0] add_ln197_7_fu_6950_p2;
wire   [26:0] sub_ln190_7_fu_6944_p2;
wire   [26:0] add_ln200_7_fu_6965_p2;
wire   [26:0] sub_ln201_7_fu_6980_p2;
wire   [26:0] sub_ln204_7_fu_6995_p2;
wire  signed [30:0] sext_ln185_fu_7010_p1;
wire  signed [30:0] sext_ln189_fu_7013_p1;
wire  signed [31:0] trunc_ln171_1_fu_7028_p1;
wire   [31:0] grp_fu_10076_p3;
wire   [28:0] trunc_ln171_1_fu_7028_p4;
wire  signed [31:0] trunc_ln172_9_fu_7041_p1;
wire  signed [31:0] trunc_ln172_1_fu_7050_p1;
wire   [31:0] grp_fu_10086_p3;
wire   [28:0] trunc_ln172_1_fu_7050_p4;
wire  signed [31:0] trunc_ln173_1_fu_7063_p1;
wire  signed [31:0] trunc_ln174_1_fu_7072_p1;
wire   [31:0] grp_fu_10096_p3;
wire   [28:0] trunc_ln174_1_fu_7072_p4;
wire  signed [31:0] trunc_ln175_9_fu_7085_p1;
wire  signed [31:0] trunc_ln175_1_fu_7094_p1;
wire   [31:0] grp_fu_10106_p3;
wire   [28:0] trunc_ln175_1_fu_7094_p4;
wire  signed [31:0] trunc_ln178_1_fu_7107_p1;
wire   [26:0] trunc_ln175_9_fu_7085_p4;
wire   [26:0] trunc_ln172_9_fu_7041_p4;
wire  signed [29:0] sext_ln172_1_fu_7037_p1;
wire  signed [29:0] sext_ln175_1_fu_7081_p1;
wire   [26:0] trunc_ln178_1_fu_7107_p4;
wire   [26:0] trunc_ln173_1_fu_7063_p4;
wire  signed [29:0] sext_ln173_2_fu_7059_p1;
wire  signed [29:0] sext_ln178_1_fu_7103_p1;
wire  signed [31:0] trunc_ln171_2_fu_7140_p1;
wire   [31:0] grp_fu_10116_p3;
wire   [28:0] trunc_ln171_2_fu_7140_p4;
wire  signed [31:0] trunc_ln172_s_fu_7153_p1;
wire  signed [31:0] trunc_ln172_2_fu_7162_p1;
wire   [31:0] grp_fu_10126_p3;
wire   [28:0] trunc_ln172_2_fu_7162_p4;
wire  signed [31:0] trunc_ln173_2_fu_7175_p1;
wire  signed [31:0] trunc_ln174_2_fu_7184_p1;
wire   [31:0] grp_fu_10136_p3;
wire   [28:0] trunc_ln174_2_fu_7184_p4;
wire  signed [31:0] trunc_ln175_s_fu_7197_p1;
wire  signed [31:0] trunc_ln175_2_fu_7206_p1;
wire   [31:0] grp_fu_10146_p3;
wire   [28:0] trunc_ln175_2_fu_7206_p4;
wire  signed [31:0] trunc_ln178_2_fu_7219_p1;
wire   [26:0] trunc_ln175_s_fu_7197_p4;
wire   [26:0] trunc_ln172_s_fu_7153_p4;
wire  signed [29:0] sext_ln172_2_fu_7149_p1;
wire  signed [29:0] sext_ln175_2_fu_7193_p1;
wire   [26:0] trunc_ln178_2_fu_7219_p4;
wire   [26:0] trunc_ln173_2_fu_7175_p4;
wire  signed [29:0] sext_ln173_4_fu_7171_p1;
wire  signed [29:0] sext_ln178_2_fu_7215_p1;
wire  signed [30:0] sext_ln185_3_fu_7252_p1;
wire  signed [30:0] sext_ln189_3_fu_7255_p1;
wire  signed [30:0] sext_ln185_4_fu_7270_p1;
wire  signed [30:0] sext_ln189_4_fu_7273_p1;
wire  signed [31:0] trunc_ln171_5_fu_7288_p1;
wire   [31:0] grp_fu_10156_p3;
wire   [28:0] trunc_ln171_5_fu_7288_p4;
wire  signed [31:0] trunc_ln172_12_fu_7301_p1;
wire  signed [31:0] trunc_ln172_5_fu_7310_p1;
wire   [31:0] grp_fu_10166_p3;
wire   [28:0] trunc_ln172_5_fu_7310_p4;
wire  signed [31:0] trunc_ln173_5_fu_7323_p1;
wire  signed [31:0] trunc_ln174_5_fu_7332_p1;
wire   [31:0] grp_fu_10176_p3;
wire   [28:0] trunc_ln174_5_fu_7332_p4;
wire  signed [31:0] trunc_ln175_12_fu_7345_p1;
wire  signed [31:0] trunc_ln175_5_fu_7354_p1;
wire   [31:0] grp_fu_10186_p3;
wire   [28:0] trunc_ln175_5_fu_7354_p4;
wire  signed [31:0] trunc_ln178_5_fu_7367_p1;
wire   [26:0] trunc_ln175_12_fu_7345_p4;
wire   [26:0] trunc_ln172_12_fu_7301_p4;
wire  signed [29:0] sext_ln172_5_fu_7297_p1;
wire  signed [29:0] sext_ln175_5_fu_7341_p1;
wire   [26:0] trunc_ln178_5_fu_7367_p4;
wire   [26:0] trunc_ln173_5_fu_7323_p4;
wire  signed [29:0] sext_ln173_10_fu_7319_p1;
wire  signed [29:0] sext_ln178_5_fu_7363_p1;
wire  signed [31:0] trunc_ln171_6_fu_7400_p1;
wire   [31:0] grp_fu_10196_p3;
wire   [28:0] trunc_ln171_6_fu_7400_p4;
wire  signed [31:0] trunc_ln172_13_fu_7413_p1;
wire  signed [31:0] trunc_ln172_6_fu_7422_p1;
wire   [31:0] grp_fu_10206_p3;
wire   [28:0] trunc_ln172_6_fu_7422_p4;
wire  signed [31:0] trunc_ln173_6_fu_7435_p1;
wire  signed [31:0] trunc_ln174_6_fu_7444_p1;
wire   [31:0] grp_fu_10216_p3;
wire   [28:0] trunc_ln174_6_fu_7444_p4;
wire  signed [31:0] trunc_ln175_13_fu_7457_p1;
wire  signed [31:0] trunc_ln175_6_fu_7466_p1;
wire   [31:0] grp_fu_10226_p3;
wire   [28:0] trunc_ln175_6_fu_7466_p4;
wire  signed [31:0] trunc_ln178_6_fu_7479_p1;
wire   [26:0] trunc_ln175_13_fu_7457_p4;
wire   [26:0] trunc_ln172_13_fu_7413_p4;
wire  signed [29:0] sext_ln172_6_fu_7409_p1;
wire  signed [29:0] sext_ln175_6_fu_7453_p1;
wire   [26:0] trunc_ln178_6_fu_7479_p4;
wire   [26:0] trunc_ln173_6_fu_7435_p4;
wire  signed [29:0] sext_ln173_12_fu_7431_p1;
wire  signed [29:0] sext_ln178_6_fu_7475_p1;
wire  signed [30:0] sext_ln185_7_fu_7512_p1;
wire  signed [30:0] sext_ln189_7_fu_7515_p1;
wire   [8:0] grp_fu_7533_p1;
wire   [8:0] grp_fu_7542_p1;
wire   [26:0] shl_ln161_1_fu_7548_p3;
wire  signed [29:0] trunc_ln181_1_fu_7565_p1;
wire   [29:0] grp_fu_10236_p3;
wire  signed [29:0] trunc_ln182_1_fu_7574_p1;
wire   [29:0] grp_fu_10244_p3;
wire   [26:0] add_ln178_1_fu_7555_p2;
wire   [26:0] trunc_ln182_1_fu_7574_p4;
wire  signed [30:0] sext_ln185_1_fu_7583_p1;
wire  signed [30:0] sext_ln189_1_fu_7586_p1;
wire   [26:0] add_ln189_1_fu_7589_p2;
wire   [26:0] add_ln197_1_fu_7613_p2;
wire   [26:0] sub_ln190_1_fu_7595_p2;
wire   [26:0] add_ln200_1_fu_7628_p2;
wire   [26:0] sub_ln201_1_fu_7643_p2;
wire   [26:0] sub_ln204_1_fu_7658_p2;
wire   [26:0] shl_ln161_2_fu_7673_p3;
wire  signed [29:0] trunc_ln181_2_fu_7690_p1;
wire   [29:0] grp_fu_10252_p3;
wire  signed [29:0] trunc_ln182_2_fu_7699_p1;
wire   [29:0] grp_fu_10260_p3;
wire   [26:0] add_ln178_2_fu_7680_p2;
wire   [26:0] trunc_ln182_2_fu_7699_p4;
wire  signed [30:0] sext_ln185_2_fu_7708_p1;
wire  signed [30:0] sext_ln189_2_fu_7711_p1;
wire   [26:0] add_ln189_2_fu_7714_p2;
wire   [26:0] add_ln197_2_fu_7738_p2;
wire   [26:0] sub_ln190_2_fu_7720_p2;
wire   [26:0] add_ln200_2_fu_7753_p2;
wire   [26:0] sub_ln201_2_fu_7768_p2;
wire   [26:0] sub_ln204_2_fu_7783_p2;
wire   [8:0] grp_fu_7801_p1;
wire   [8:0] grp_fu_7810_p1;
wire   [8:0] grp_fu_7819_p1;
wire   [8:0] grp_fu_7828_p1;
wire   [26:0] shl_ln161_5_fu_7834_p3;
wire  signed [29:0] trunc_ln181_5_fu_7851_p1;
wire   [29:0] grp_fu_10268_p3;
wire  signed [29:0] trunc_ln182_5_fu_7860_p1;
wire   [29:0] grp_fu_10276_p3;
wire   [26:0] add_ln178_5_fu_7841_p2;
wire   [26:0] trunc_ln182_5_fu_7860_p4;
wire  signed [30:0] sext_ln185_5_fu_7869_p1;
wire  signed [30:0] sext_ln189_5_fu_7872_p1;
wire   [26:0] add_ln189_5_fu_7875_p2;
wire   [26:0] add_ln197_5_fu_7899_p2;
wire   [26:0] sub_ln190_5_fu_7881_p2;
wire   [26:0] add_ln200_5_fu_7914_p2;
wire   [26:0] sub_ln201_5_fu_7929_p2;
wire   [26:0] sub_ln204_5_fu_7944_p2;
wire   [26:0] shl_ln161_6_fu_7959_p3;
wire  signed [29:0] trunc_ln181_6_fu_7976_p1;
wire   [29:0] grp_fu_10284_p3;
wire  signed [29:0] trunc_ln182_6_fu_7985_p1;
wire   [29:0] grp_fu_10292_p3;
wire   [26:0] add_ln178_6_fu_7966_p2;
wire   [26:0] trunc_ln182_6_fu_7985_p4;
wire  signed [30:0] sext_ln185_6_fu_7994_p1;
wire  signed [30:0] sext_ln189_6_fu_7997_p1;
wire   [26:0] add_ln189_6_fu_8000_p2;
wire   [26:0] add_ln197_6_fu_8024_p2;
wire   [26:0] sub_ln190_6_fu_8006_p2;
wire   [26:0] add_ln200_6_fu_8039_p2;
wire   [26:0] sub_ln201_6_fu_8054_p2;
wire   [26:0] sub_ln204_6_fu_8069_p2;
wire   [8:0] grp_fu_8087_p1;
wire   [8:0] grp_fu_8096_p1;
wire   [8:0] grp_fu_8105_p1;
wire   [8:0] grp_fu_8114_p1;
wire   [8:0] grp_fu_8123_p1;
wire   [8:0] grp_fu_8132_p1;
wire   [8:0] grp_fu_8141_p1;
wire   [8:0] grp_fu_8150_p1;
wire   [8:0] grp_fu_8159_p1;
wire   [8:0] grp_fu_8168_p1;
wire   [31:0] add_ln193_1_fu_8182_p2;
wire   [23:0] trunc_ln11_fu_8187_p4;
wire   [31:0] add_ln194_fu_8201_p2;
wire   [23:0] trunc_ln12_fu_8206_p4;
wire   [26:0] add_ln191_fu_8174_p2;
wire  signed [26:0] sext_ln194_fu_8197_p1;
wire   [26:0] add_ln198_fu_8220_p2;
wire   [26:0] sub_ln192_fu_8178_p2;
wire  signed [26:0] sext_ln197_fu_8216_p1;
wire   [26:0] add_ln199_fu_8236_p2;
wire   [26:0] sub_ln202_fu_8252_p2;
wire   [26:0] sub_ln203_fu_8268_p2;
wire   [31:0] add_ln193_11_fu_8292_p2;
wire   [23:0] trunc_ln193_3_fu_8297_p4;
wire   [31:0] add_ln194_3_fu_8311_p2;
wire   [23:0] trunc_ln194_3_fu_8316_p4;
wire   [26:0] add_ln191_3_fu_8284_p2;
wire  signed [26:0] sext_ln194_6_fu_8307_p1;
wire   [26:0] add_ln198_3_fu_8330_p2;
wire   [26:0] sub_ln192_3_fu_8288_p2;
wire  signed [26:0] sext_ln197_3_fu_8326_p1;
wire   [26:0] add_ln199_3_fu_8346_p2;
wire   [26:0] sub_ln202_3_fu_8362_p2;
wire   [26:0] sub_ln203_3_fu_8378_p2;
wire   [31:0] add_ln193_12_fu_8402_p2;
wire   [23:0] trunc_ln193_4_fu_8407_p4;
wire   [31:0] add_ln194_4_fu_8421_p2;
wire   [23:0] trunc_ln194_4_fu_8426_p4;
wire   [26:0] add_ln191_4_fu_8394_p2;
wire  signed [26:0] sext_ln194_8_fu_8417_p1;
wire   [26:0] add_ln198_4_fu_8440_p2;
wire   [26:0] sub_ln192_4_fu_8398_p2;
wire  signed [26:0] sext_ln197_4_fu_8436_p1;
wire   [26:0] add_ln199_4_fu_8456_p2;
wire   [26:0] sub_ln202_4_fu_8472_p2;
wire   [26:0] sub_ln203_4_fu_8488_p2;
wire   [31:0] add_ln193_15_fu_8512_p2;
wire   [23:0] trunc_ln193_7_fu_8517_p4;
wire   [31:0] add_ln194_7_fu_8531_p2;
wire   [23:0] trunc_ln194_7_fu_8536_p4;
wire   [26:0] add_ln191_7_fu_8504_p2;
wire  signed [26:0] sext_ln194_14_fu_8527_p1;
wire   [26:0] add_ln198_7_fu_8550_p2;
wire   [26:0] sub_ln192_7_fu_8508_p2;
wire  signed [26:0] sext_ln197_7_fu_8546_p1;
wire   [26:0] add_ln199_7_fu_8566_p2;
wire   [26:0] sub_ln202_7_fu_8582_p2;
wire   [26:0] sub_ln203_7_fu_8598_p2;
wire   [31:0] add_ln193_9_fu_8622_p2;
wire   [23:0] trunc_ln193_1_fu_8627_p4;
wire   [31:0] add_ln194_1_fu_8641_p2;
wire   [23:0] trunc_ln194_1_fu_8646_p4;
wire   [26:0] add_ln191_1_fu_8614_p2;
wire  signed [26:0] sext_ln194_2_fu_8637_p1;
wire   [26:0] add_ln198_1_fu_8660_p2;
wire   [26:0] sub_ln192_1_fu_8618_p2;
wire  signed [26:0] sext_ln197_1_fu_8656_p1;
wire   [26:0] add_ln199_1_fu_8676_p2;
wire   [26:0] sub_ln202_1_fu_8692_p2;
wire   [26:0] sub_ln203_1_fu_8708_p2;
wire   [31:0] add_ln193_10_fu_8732_p2;
wire   [23:0] trunc_ln193_2_fu_8737_p4;
wire   [31:0] add_ln194_2_fu_8751_p2;
wire   [23:0] trunc_ln194_2_fu_8756_p4;
wire   [26:0] add_ln191_2_fu_8724_p2;
wire  signed [26:0] sext_ln194_4_fu_8747_p1;
wire   [26:0] add_ln198_2_fu_8770_p2;
wire   [26:0] sub_ln192_2_fu_8728_p2;
wire  signed [26:0] sext_ln197_2_fu_8766_p1;
wire   [26:0] add_ln199_2_fu_8786_p2;
wire   [26:0] sub_ln202_2_fu_8802_p2;
wire   [26:0] sub_ln203_2_fu_8818_p2;
wire   [31:0] add_ln193_13_fu_8842_p2;
wire   [23:0] trunc_ln193_5_fu_8847_p4;
wire   [31:0] add_ln194_5_fu_8861_p2;
wire   [23:0] trunc_ln194_5_fu_8866_p4;
wire   [26:0] add_ln191_5_fu_8834_p2;
wire  signed [26:0] sext_ln194_10_fu_8857_p1;
wire   [26:0] add_ln198_5_fu_8880_p2;
wire   [26:0] sub_ln192_5_fu_8838_p2;
wire  signed [26:0] sext_ln197_5_fu_8876_p1;
wire   [26:0] add_ln199_5_fu_8896_p2;
wire   [26:0] sub_ln202_5_fu_8912_p2;
wire   [26:0] sub_ln203_5_fu_8928_p2;
wire   [31:0] add_ln193_14_fu_8952_p2;
wire   [23:0] trunc_ln193_6_fu_8957_p4;
wire   [31:0] add_ln194_6_fu_8971_p2;
wire   [23:0] trunc_ln194_6_fu_8976_p4;
wire   [26:0] add_ln191_6_fu_8944_p2;
wire  signed [26:0] sext_ln194_12_fu_8967_p1;
wire   [26:0] add_ln198_6_fu_8990_p2;
wire   [26:0] sub_ln192_6_fu_8948_p2;
wire  signed [26:0] sext_ln197_6_fu_8986_p1;
wire   [26:0] add_ln199_6_fu_9006_p2;
wire   [26:0] sub_ln202_6_fu_9022_p2;
wire   [26:0] sub_ln203_6_fu_9038_p2;
wire  signed [15:0] grp_fu_9128_p0;
wire   [15:0] grp_fu_9134_p1;
wire   [15:0] grp_fu_9142_p0;
wire   [15:0] grp_fu_9150_p0;
wire   [15:0] grp_fu_9158_p0;
wire   [15:0] grp_fu_9166_p0;
wire   [15:0] grp_fu_9174_p0;
wire   [15:0] grp_fu_9182_p0;
wire   [15:0] grp_fu_9190_p1;
wire   [15:0] grp_fu_9196_p1;
wire   [15:0] grp_fu_9202_p0;
wire   [15:0] grp_fu_9209_p0;
wire   [15:0] grp_fu_9216_p0;
wire   [15:0] grp_fu_9223_p0;
wire   [15:0] grp_fu_9230_p0;
wire   [15:0] grp_fu_9237_p0;
wire   [15:0] grp_fu_9244_p1;
wire   [15:0] grp_fu_9250_p1;
wire   [15:0] grp_fu_9256_p0;
wire   [15:0] grp_fu_9263_p0;
wire   [15:0] grp_fu_9270_p0;
wire   [15:0] grp_fu_9277_p0;
wire   [15:0] grp_fu_9284_p0;
wire   [15:0] grp_fu_9291_p0;
wire   [15:0] grp_fu_9298_p1;
wire   [15:0] grp_fu_9304_p1;
wire   [15:0] grp_fu_9310_p0;
wire   [15:0] grp_fu_9317_p0;
wire   [15:0] grp_fu_9324_p0;
wire   [15:0] grp_fu_9331_p0;
wire   [15:0] grp_fu_9338_p0;
wire   [15:0] grp_fu_9345_p0;
wire  signed [15:0] grp_fu_9352_p0;
wire   [15:0] grp_fu_9358_p1;
wire   [15:0] grp_fu_9366_p0;
wire   [15:0] grp_fu_9374_p0;
wire   [15:0] grp_fu_9382_p0;
wire   [15:0] grp_fu_9390_p0;
wire   [15:0] grp_fu_9398_p0;
wire   [15:0] grp_fu_9406_p0;
wire   [15:0] grp_fu_9414_p1;
wire   [15:0] grp_fu_9420_p1;
wire   [15:0] grp_fu_9426_p0;
wire   [15:0] grp_fu_9433_p0;
wire   [15:0] grp_fu_9440_p0;
wire   [15:0] grp_fu_9447_p0;
wire   [15:0] grp_fu_9454_p0;
wire   [15:0] grp_fu_9461_p0;
wire   [15:0] grp_fu_9468_p1;
wire   [15:0] grp_fu_9474_p1;
wire   [15:0] grp_fu_9480_p0;
wire   [15:0] grp_fu_9487_p0;
wire   [15:0] grp_fu_9494_p0;
wire   [15:0] grp_fu_9501_p0;
wire   [15:0] grp_fu_9508_p0;
wire   [15:0] grp_fu_9515_p0;
wire   [15:0] grp_fu_9522_p1;
wire   [15:0] grp_fu_9528_p1;
wire   [15:0] grp_fu_9534_p0;
wire   [15:0] grp_fu_9541_p0;
wire   [15:0] grp_fu_9548_p0;
wire   [15:0] grp_fu_9555_p0;
wire   [15:0] grp_fu_9562_p0;
wire   [15:0] grp_fu_9569_p0;
wire   [10:0] grp_fu_9576_p2;
wire  signed [12:0] grp_fu_9582_p1;
wire   [10:0] grp_fu_9589_p1;
wire   [10:0] grp_fu_9596_p2;
wire  signed [12:0] grp_fu_9602_p1;
wire   [10:0] grp_fu_9609_p1;
wire   [9:0] grp_fu_9616_p2;
wire   [2:0] grp_fu_9616_p3;
wire   [11:0] grp_fu_9626_p2;
wire   [10:0] grp_fu_9635_p2;
wire   [2:0] grp_fu_9635_p3;
wire   [9:0] grp_fu_9645_p2;
wire   [2:0] grp_fu_9645_p3;
wire   [11:0] grp_fu_9655_p2;
wire   [10:0] grp_fu_9664_p2;
wire   [2:0] grp_fu_9664_p3;
wire   [9:0] grp_fu_9674_p2;
wire   [2:0] grp_fu_9674_p3;
wire   [11:0] grp_fu_9684_p2;
wire   [10:0] grp_fu_9693_p2;
wire   [2:0] grp_fu_9693_p3;
wire   [9:0] grp_fu_9703_p2;
wire   [2:0] grp_fu_9703_p3;
wire   [11:0] grp_fu_9713_p2;
wire   [10:0] grp_fu_9722_p2;
wire   [2:0] grp_fu_9722_p3;
wire   [11:0] grp_fu_9732_p1;
wire  signed [12:0] grp_fu_9742_p1;
wire  signed [10:0] grp_fu_9752_p1;
wire  signed [12:0] grp_fu_9762_p1;
wire  signed [12:0] grp_fu_9772_p1;
wire   [10:0] grp_fu_9781_p1;
wire   [11:0] grp_fu_9790_p1;
wire  signed [12:0] grp_fu_9800_p1;
wire  signed [10:0] grp_fu_9810_p1;
wire  signed [12:0] grp_fu_9820_p1;
wire  signed [12:0] grp_fu_9830_p1;
wire   [10:0] grp_fu_9839_p1;
wire   [11:0] grp_fu_9848_p1;
wire  signed [12:0] grp_fu_9858_p1;
wire  signed [10:0] grp_fu_9868_p1;
wire  signed [12:0] grp_fu_9878_p1;
wire   [11:0] grp_fu_9888_p1;
wire  signed [12:0] grp_fu_9898_p1;
wire  signed [10:0] grp_fu_9908_p1;
wire  signed [12:0] grp_fu_9918_p1;
wire   [9:0] grp_fu_9928_p2;
wire   [2:0] grp_fu_9928_p3;
wire   [11:0] grp_fu_9938_p2;
wire   [10:0] grp_fu_9947_p2;
wire   [2:0] grp_fu_9947_p3;
wire   [9:0] grp_fu_9957_p2;
wire   [2:0] grp_fu_9957_p3;
wire   [11:0] grp_fu_9967_p2;
wire   [10:0] grp_fu_9976_p2;
wire   [2:0] grp_fu_9976_p3;
wire  signed [12:0] grp_fu_9986_p1;
wire   [10:0] grp_fu_9994_p1;
wire   [9:0] grp_fu_10002_p2;
wire   [2:0] grp_fu_10002_p3;
wire   [11:0] grp_fu_10012_p2;
wire   [10:0] grp_fu_10021_p2;
wire   [2:0] grp_fu_10021_p3;
wire   [9:0] grp_fu_10031_p2;
wire   [2:0] grp_fu_10031_p3;
wire   [11:0] grp_fu_10041_p2;
wire   [10:0] grp_fu_10050_p2;
wire   [2:0] grp_fu_10050_p3;
wire  signed [12:0] grp_fu_10060_p1;
wire   [10:0] grp_fu_10068_p1;
wire   [11:0] grp_fu_10076_p1;
wire  signed [12:0] grp_fu_10086_p1;
wire  signed [10:0] grp_fu_10096_p1;
wire  signed [12:0] grp_fu_10106_p1;
wire   [11:0] grp_fu_10116_p1;
wire  signed [12:0] grp_fu_10126_p1;
wire  signed [10:0] grp_fu_10136_p1;
wire  signed [12:0] grp_fu_10146_p1;
wire   [11:0] grp_fu_10156_p1;
wire  signed [12:0] grp_fu_10166_p1;
wire  signed [10:0] grp_fu_10176_p1;
wire  signed [12:0] grp_fu_10186_p1;
wire   [11:0] grp_fu_10196_p1;
wire  signed [12:0] grp_fu_10206_p1;
wire  signed [10:0] grp_fu_10216_p1;
wire  signed [12:0] grp_fu_10226_p1;
wire  signed [12:0] grp_fu_10236_p1;
wire   [10:0] grp_fu_10244_p1;
wire  signed [12:0] grp_fu_10252_p1;
wire   [10:0] grp_fu_10260_p1;
wire  signed [12:0] grp_fu_10268_p1;
wire   [10:0] grp_fu_10276_p1;
wire  signed [12:0] grp_fu_10284_p1;
wire   [10:0] grp_fu_10292_p1;
reg    grp_fu_2310_ce;
reg    grp_fu_2315_ce;
reg    grp_fu_2320_ce;
reg    grp_fu_2325_ce;
reg    grp_fu_2330_ce;
reg    grp_fu_2335_ce;
reg    grp_fu_2383_ce;
reg    grp_fu_2388_ce;
reg    grp_fu_2393_ce;
reg    grp_fu_2398_ce;
reg    grp_fu_2403_ce;
reg    grp_fu_2408_ce;
reg    grp_fu_2413_ce;
reg    grp_fu_2418_ce;
reg    grp_fu_2423_ce;
reg    grp_fu_2471_ce;
reg    grp_fu_2476_ce;
reg    grp_fu_2481_ce;
reg    grp_fu_2486_ce;
reg    grp_fu_2491_ce;
reg    grp_fu_2496_ce;
reg    grp_fu_2501_ce;
reg    grp_fu_2506_ce;
reg    grp_fu_2511_ce;
reg    grp_fu_2559_ce;
reg    grp_fu_2564_ce;
reg    grp_fu_2569_ce;
reg    grp_fu_2574_ce;
reg    grp_fu_2579_ce;
reg    grp_fu_2584_ce;
reg    grp_fu_2589_ce;
reg    grp_fu_2594_ce;
reg    grp_fu_2599_ce;
reg    grp_fu_2700_ce;
reg    grp_fu_2705_ce;
reg    grp_fu_2710_ce;
reg    grp_fu_2715_ce;
reg    grp_fu_2720_ce;
reg    grp_fu_2725_ce;
reg    grp_fu_2773_ce;
reg    grp_fu_2778_ce;
reg    grp_fu_2783_ce;
reg    grp_fu_2788_ce;
reg    grp_fu_2793_ce;
reg    grp_fu_2798_ce;
reg    grp_fu_2803_ce;
reg    grp_fu_2808_ce;
reg    grp_fu_2813_ce;
reg    grp_fu_2861_ce;
reg    grp_fu_2866_ce;
reg    grp_fu_2871_ce;
reg    grp_fu_2876_ce;
reg    grp_fu_2881_ce;
reg    grp_fu_2886_ce;
reg    grp_fu_2891_ce;
reg    grp_fu_2896_ce;
reg    grp_fu_2901_ce;
reg    grp_fu_2949_ce;
reg    grp_fu_2954_ce;
reg    grp_fu_2959_ce;
reg    grp_fu_2964_ce;
reg    grp_fu_2969_ce;
reg    grp_fu_2974_ce;
reg    grp_fu_2979_ce;
reg    grp_fu_2984_ce;
reg    grp_fu_2989_ce;
reg    grp_fu_3242_ce;
reg    grp_fu_3247_ce;
reg    grp_fu_3285_ce;
reg    grp_fu_3290_ce;
reg    grp_fu_3388_ce;
reg    grp_fu_3393_ce;
reg    grp_fu_3491_ce;
reg    grp_fu_3496_ce;
reg    grp_fu_4199_ce;
reg    grp_fu_4204_ce;
reg    grp_fu_4216_ce;
reg    grp_fu_4221_ce;
reg    grp_fu_4257_ce;
reg    grp_fu_4262_ce;
reg    grp_fu_4298_ce;
reg    grp_fu_4303_ce;
reg    grp_fu_7533_ce;
reg    grp_fu_7542_ce;
reg    grp_fu_7801_ce;
reg    grp_fu_7810_ce;
reg    grp_fu_7819_ce;
reg    grp_fu_7828_ce;
reg    grp_fu_8087_ce;
reg    grp_fu_8096_ce;
reg    grp_fu_8105_ce;
reg    grp_fu_8114_ce;
reg    grp_fu_8123_ce;
reg    grp_fu_8132_ce;
reg    grp_fu_8141_ce;
reg    grp_fu_8150_ce;
reg    grp_fu_8159_ce;
reg    grp_fu_8168_ce;
reg    grp_fu_9128_ce;
reg    grp_fu_9134_ce;
reg    grp_fu_9142_ce;
reg    grp_fu_9150_ce;
reg    grp_fu_9158_ce;
reg    grp_fu_9166_ce;
reg    grp_fu_9174_ce;
reg    grp_fu_9182_ce;
reg    grp_fu_9190_ce;
reg    grp_fu_9196_ce;
reg    grp_fu_9202_ce;
reg    grp_fu_9209_ce;
reg    grp_fu_9216_ce;
reg    grp_fu_9223_ce;
reg    grp_fu_9230_ce;
reg    grp_fu_9237_ce;
reg    grp_fu_9244_ce;
reg    grp_fu_9250_ce;
reg    grp_fu_9256_ce;
reg    grp_fu_9263_ce;
reg    grp_fu_9270_ce;
reg    grp_fu_9277_ce;
reg    grp_fu_9284_ce;
reg    grp_fu_9291_ce;
reg    grp_fu_9298_ce;
reg    grp_fu_9304_ce;
reg    grp_fu_9310_ce;
reg    grp_fu_9317_ce;
reg    grp_fu_9324_ce;
reg    grp_fu_9331_ce;
reg    grp_fu_9338_ce;
reg    grp_fu_9345_ce;
reg    grp_fu_9352_ce;
reg    grp_fu_9358_ce;
reg    grp_fu_9366_ce;
reg    grp_fu_9374_ce;
reg    grp_fu_9382_ce;
reg    grp_fu_9390_ce;
reg    grp_fu_9398_ce;
reg    grp_fu_9406_ce;
reg    grp_fu_9414_ce;
reg    grp_fu_9420_ce;
reg    grp_fu_9426_ce;
reg    grp_fu_9433_ce;
reg    grp_fu_9440_ce;
reg    grp_fu_9447_ce;
reg    grp_fu_9454_ce;
reg    grp_fu_9461_ce;
reg    grp_fu_9468_ce;
reg    grp_fu_9474_ce;
reg    grp_fu_9480_ce;
reg    grp_fu_9487_ce;
reg    grp_fu_9494_ce;
reg    grp_fu_9501_ce;
reg    grp_fu_9508_ce;
reg    grp_fu_9515_ce;
reg    grp_fu_9522_ce;
reg    grp_fu_9528_ce;
reg    grp_fu_9534_ce;
reg    grp_fu_9541_ce;
reg    grp_fu_9548_ce;
reg    grp_fu_9555_ce;
reg    grp_fu_9562_ce;
reg    grp_fu_9569_ce;
reg    grp_fu_9576_ce;
reg    grp_fu_9582_ce;
reg    grp_fu_9589_ce;
reg    grp_fu_9596_ce;
reg    grp_fu_9602_ce;
reg    grp_fu_9609_ce;
reg    grp_fu_9616_ce;
reg    grp_fu_9626_ce;
reg    grp_fu_9635_ce;
reg    grp_fu_9645_ce;
reg    grp_fu_9655_ce;
reg    grp_fu_9664_ce;
reg    grp_fu_9674_ce;
reg    grp_fu_9684_ce;
reg    grp_fu_9693_ce;
reg    grp_fu_9703_ce;
reg    grp_fu_9713_ce;
reg    grp_fu_9722_ce;
reg    grp_fu_9732_ce;
reg    grp_fu_9742_ce;
reg    grp_fu_9752_ce;
reg    grp_fu_9762_ce;
reg    grp_fu_9772_ce;
reg    grp_fu_9781_ce;
reg    grp_fu_9790_ce;
reg    grp_fu_9800_ce;
reg    grp_fu_9810_ce;
reg    grp_fu_9820_ce;
reg    grp_fu_9830_ce;
reg    grp_fu_9839_ce;
reg    grp_fu_9848_ce;
reg    grp_fu_9858_ce;
reg    grp_fu_9868_ce;
reg    grp_fu_9878_ce;
reg    grp_fu_9888_ce;
reg    grp_fu_9898_ce;
reg    grp_fu_9908_ce;
reg    grp_fu_9918_ce;
reg    grp_fu_9928_ce;
reg    grp_fu_9938_ce;
reg    grp_fu_9947_ce;
reg    grp_fu_9957_ce;
reg    grp_fu_9967_ce;
reg    grp_fu_9976_ce;
reg    grp_fu_9986_ce;
reg    grp_fu_9994_ce;
reg    grp_fu_10002_ce;
reg    grp_fu_10012_ce;
reg    grp_fu_10021_ce;
reg    grp_fu_10031_ce;
reg    grp_fu_10041_ce;
reg    grp_fu_10050_ce;
reg    grp_fu_10060_ce;
reg    grp_fu_10068_ce;
reg    grp_fu_10076_ce;
reg    grp_fu_10086_ce;
reg    grp_fu_10096_ce;
reg    grp_fu_10106_ce;
reg    grp_fu_10116_ce;
reg    grp_fu_10126_ce;
reg    grp_fu_10136_ce;
reg    grp_fu_10146_ce;
reg    grp_fu_10156_ce;
reg    grp_fu_10166_ce;
reg    grp_fu_10176_ce;
reg    grp_fu_10186_ce;
reg    grp_fu_10196_ce;
reg    grp_fu_10206_ce;
reg    grp_fu_10216_ce;
reg    grp_fu_10226_ce;
reg    grp_fu_10236_ce;
reg    grp_fu_10244_ce;
reg    grp_fu_10252_ce;
reg    grp_fu_10260_ce;
reg    grp_fu_10268_ce;
reg    grp_fu_10276_ce;
reg    grp_fu_10284_ce;
reg    grp_fu_10292_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [1:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to11;
wire    ap_int_blocking_cur_n;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [20:0] grp_fu_9134_p10;
wire   [31:0] grp_fu_9142_p00;
wire   [31:0] grp_fu_9150_p00;
wire   [31:0] grp_fu_9158_p00;
wire   [31:0] grp_fu_9166_p00;
wire   [31:0] grp_fu_9174_p00;
wire   [31:0] grp_fu_9182_p00;
wire   [20:0] grp_fu_9190_p10;
wire   [20:0] grp_fu_9196_p10;
wire   [31:0] grp_fu_9202_p00;
wire   [31:0] grp_fu_9209_p00;
wire   [31:0] grp_fu_9216_p00;
wire   [31:0] grp_fu_9223_p00;
wire   [31:0] grp_fu_9230_p00;
wire   [31:0] grp_fu_9237_p00;
wire   [20:0] grp_fu_9244_p10;
wire   [20:0] grp_fu_9250_p10;
wire   [31:0] grp_fu_9256_p00;
wire   [31:0] grp_fu_9263_p00;
wire   [31:0] grp_fu_9270_p00;
wire   [31:0] grp_fu_9277_p00;
wire   [31:0] grp_fu_9284_p00;
wire   [31:0] grp_fu_9291_p00;
wire   [20:0] grp_fu_9298_p10;
wire   [20:0] grp_fu_9304_p10;
wire   [31:0] grp_fu_9310_p00;
wire   [31:0] grp_fu_9317_p00;
wire   [31:0] grp_fu_9324_p00;
wire   [31:0] grp_fu_9331_p00;
wire   [31:0] grp_fu_9338_p00;
wire   [31:0] grp_fu_9345_p00;
wire   [20:0] grp_fu_9358_p10;
wire   [31:0] grp_fu_9366_p00;
wire   [31:0] grp_fu_9374_p00;
wire   [31:0] grp_fu_9382_p00;
wire   [31:0] grp_fu_9390_p00;
wire   [31:0] grp_fu_9398_p00;
wire   [31:0] grp_fu_9406_p00;
wire   [20:0] grp_fu_9414_p10;
wire   [20:0] grp_fu_9420_p10;
wire   [31:0] grp_fu_9426_p00;
wire   [31:0] grp_fu_9433_p00;
wire   [31:0] grp_fu_9440_p00;
wire   [31:0] grp_fu_9447_p00;
wire   [31:0] grp_fu_9454_p00;
wire   [31:0] grp_fu_9461_p00;
wire   [20:0] grp_fu_9468_p10;
wire   [20:0] grp_fu_9474_p10;
wire   [31:0] grp_fu_9480_p00;
wire   [31:0] grp_fu_9487_p00;
wire   [31:0] grp_fu_9494_p00;
wire   [31:0] grp_fu_9501_p00;
wire   [31:0] grp_fu_9508_p00;
wire   [31:0] grp_fu_9515_p00;
wire   [20:0] grp_fu_9522_p10;
wire   [20:0] grp_fu_9528_p10;
wire   [31:0] grp_fu_9534_p00;
wire   [31:0] grp_fu_9541_p00;
wire   [31:0] grp_fu_9548_p00;
wire   [31:0] grp_fu_9555_p00;
wire   [31:0] grp_fu_9562_p00;
wire   [31:0] grp_fu_9569_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

krnl_idct_mul_32s_11ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11ns_32_2_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln116_reg_11398),
    .din1(grp_fu_2310_p1),
    .ce(grp_fu_2310_ce),
    .dout(grp_fu_2310_p2)
);

krnl_idct_mul_32s_13ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13ns_32_2_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln95_reg_11366),
    .din1(grp_fu_2315_p1),
    .ce(grp_fu_2315_ce),
    .dout(grp_fu_2315_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln96_reg_11371),
    .din1(grp_fu_2320_p1),
    .ce(grp_fu_2320_ce),
    .dout(grp_fu_2320_p2)
);

krnl_idct_mul_32s_13ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13ns_32_2_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln119_reg_11403),
    .din1(grp_fu_2325_p1),
    .ce(grp_fu_2325_ce),
    .dout(grp_fu_2325_p2)
);

krnl_idct_mul_32s_11s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11s_32_2_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln97_reg_11376),
    .din1(grp_fu_2330_p1),
    .ce(grp_fu_2330_ce),
    .dout(grp_fu_2330_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln98_reg_11381),
    .din1(grp_fu_2335_p1),
    .ce(grp_fu_2335_ce),
    .dout(grp_fu_2335_p2)
);

krnl_idct_mul_32s_11ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11ns_32_2_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln116_1_reg_11455),
    .din1(grp_fu_2383_p1),
    .ce(grp_fu_2383_ce),
    .dout(grp_fu_2383_p2)
);

krnl_idct_mul_32s_13ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13ns_32_2_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln95_1_reg_11431),
    .din1(grp_fu_2388_p1),
    .ce(grp_fu_2388_ce),
    .dout(grp_fu_2388_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln96_1_reg_11437),
    .din1(grp_fu_2393_p1),
    .ce(grp_fu_2393_ce),
    .dout(grp_fu_2393_p2)
);

krnl_idct_mul_32s_13ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13ns_32_2_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln119_1_reg_11460),
    .din1(grp_fu_2398_p1),
    .ce(grp_fu_2398_ce),
    .dout(grp_fu_2398_p2)
);

krnl_idct_mul_32s_11s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11s_32_2_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln97_1_reg_11443),
    .din1(grp_fu_2403_p1),
    .ce(grp_fu_2403_ce),
    .dout(grp_fu_2403_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln98_1_reg_11449),
    .din1(grp_fu_2408_p1),
    .ce(grp_fu_2408_ce),
    .dout(grp_fu_2408_p2)
);

krnl_idct_mul_32s_12ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
mul_32s_12ns_32_2_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln126_1_reg_11465),
    .din1(grp_fu_2413_p1),
    .ce(grp_fu_2413_ce),
    .dout(grp_fu_2413_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln93_1_reg_11419),
    .din1(grp_fu_2418_p1),
    .ce(grp_fu_2418_ce),
    .dout(grp_fu_2418_p2)
);

krnl_idct_mul_32s_12ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
mul_32s_12ns_32_2_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln94_1_reg_11425),
    .din1(grp_fu_2423_p1),
    .ce(grp_fu_2423_ce),
    .dout(grp_fu_2423_p2)
);

krnl_idct_mul_32s_11ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11ns_32_2_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln116_2_reg_11517),
    .din1(grp_fu_2471_p1),
    .ce(grp_fu_2471_ce),
    .dout(grp_fu_2471_p2)
);

krnl_idct_mul_32s_13ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13ns_32_2_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln95_2_reg_11493),
    .din1(grp_fu_2476_p1),
    .ce(grp_fu_2476_ce),
    .dout(grp_fu_2476_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln96_2_reg_11499),
    .din1(grp_fu_2481_p1),
    .ce(grp_fu_2481_ce),
    .dout(grp_fu_2481_p2)
);

krnl_idct_mul_32s_13ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13ns_32_2_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln119_2_reg_11522),
    .din1(grp_fu_2486_p1),
    .ce(grp_fu_2486_ce),
    .dout(grp_fu_2486_p2)
);

krnl_idct_mul_32s_11s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11s_32_2_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln97_2_reg_11505),
    .din1(grp_fu_2491_p1),
    .ce(grp_fu_2491_ce),
    .dout(grp_fu_2491_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln98_2_reg_11511),
    .din1(grp_fu_2496_p1),
    .ce(grp_fu_2496_ce),
    .dout(grp_fu_2496_p2)
);

krnl_idct_mul_32s_12ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
mul_32s_12ns_32_2_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln126_2_reg_11527),
    .din1(grp_fu_2501_p1),
    .ce(grp_fu_2501_ce),
    .dout(grp_fu_2501_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln93_2_reg_11481),
    .din1(grp_fu_2506_p1),
    .ce(grp_fu_2506_ce),
    .dout(grp_fu_2506_p2)
);

krnl_idct_mul_32s_12ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
mul_32s_12ns_32_2_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln94_2_reg_11487),
    .din1(grp_fu_2511_p1),
    .ce(grp_fu_2511_ce),
    .dout(grp_fu_2511_p2)
);

krnl_idct_mul_32s_11ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11ns_32_2_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln116_3_reg_11579),
    .din1(grp_fu_2559_p1),
    .ce(grp_fu_2559_ce),
    .dout(grp_fu_2559_p2)
);

krnl_idct_mul_32s_13ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13ns_32_2_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln95_3_reg_11555),
    .din1(grp_fu_2564_p1),
    .ce(grp_fu_2564_ce),
    .dout(grp_fu_2564_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln96_3_reg_11561),
    .din1(grp_fu_2569_p1),
    .ce(grp_fu_2569_ce),
    .dout(grp_fu_2569_p2)
);

krnl_idct_mul_32s_13ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13ns_32_2_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln119_3_reg_11584),
    .din1(grp_fu_2574_p1),
    .ce(grp_fu_2574_ce),
    .dout(grp_fu_2574_p2)
);

krnl_idct_mul_32s_11s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11s_32_2_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln97_3_reg_11567),
    .din1(grp_fu_2579_p1),
    .ce(grp_fu_2579_ce),
    .dout(grp_fu_2579_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln98_3_reg_11573),
    .din1(grp_fu_2584_p1),
    .ce(grp_fu_2584_ce),
    .dout(grp_fu_2584_p2)
);

krnl_idct_mul_32s_12ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
mul_32s_12ns_32_2_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln126_3_reg_11589),
    .din1(grp_fu_2589_p1),
    .ce(grp_fu_2589_ce),
    .dout(grp_fu_2589_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln93_3_reg_11543),
    .din1(grp_fu_2594_p1),
    .ce(grp_fu_2594_ce),
    .dout(grp_fu_2594_p2)
);

krnl_idct_mul_32s_12ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
mul_32s_12ns_32_2_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln94_3_reg_11549),
    .din1(grp_fu_2599_p1),
    .ce(grp_fu_2599_ce),
    .dout(grp_fu_2599_p2)
);

krnl_idct_mul_32s_11ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11ns_32_2_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln116_4_reg_11703),
    .din1(grp_fu_2700_p1),
    .ce(grp_fu_2700_ce),
    .dout(grp_fu_2700_p2)
);

krnl_idct_mul_32s_13ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13ns_32_2_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln95_4_reg_11671),
    .din1(grp_fu_2705_p1),
    .ce(grp_fu_2705_ce),
    .dout(grp_fu_2705_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln96_4_reg_11676),
    .din1(grp_fu_2710_p1),
    .ce(grp_fu_2710_ce),
    .dout(grp_fu_2710_p2)
);

krnl_idct_mul_32s_13ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13ns_32_2_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln119_4_reg_11708),
    .din1(grp_fu_2715_p1),
    .ce(grp_fu_2715_ce),
    .dout(grp_fu_2715_p2)
);

krnl_idct_mul_32s_11s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11s_32_2_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln97_4_reg_11681),
    .din1(grp_fu_2720_p1),
    .ce(grp_fu_2720_ce),
    .dout(grp_fu_2720_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln98_4_reg_11686),
    .din1(grp_fu_2725_p1),
    .ce(grp_fu_2725_ce),
    .dout(grp_fu_2725_p2)
);

krnl_idct_mul_32s_11ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11ns_32_2_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln116_5_reg_11760),
    .din1(grp_fu_2773_p1),
    .ce(grp_fu_2773_ce),
    .dout(grp_fu_2773_p2)
);

krnl_idct_mul_32s_13ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13ns_32_2_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln95_5_reg_11736),
    .din1(grp_fu_2778_p1),
    .ce(grp_fu_2778_ce),
    .dout(grp_fu_2778_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln96_5_reg_11742),
    .din1(grp_fu_2783_p1),
    .ce(grp_fu_2783_ce),
    .dout(grp_fu_2783_p2)
);

krnl_idct_mul_32s_13ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13ns_32_2_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln119_5_reg_11765),
    .din1(grp_fu_2788_p1),
    .ce(grp_fu_2788_ce),
    .dout(grp_fu_2788_p2)
);

krnl_idct_mul_32s_11s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11s_32_2_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln97_5_reg_11748),
    .din1(grp_fu_2793_p1),
    .ce(grp_fu_2793_ce),
    .dout(grp_fu_2793_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln98_5_reg_11754),
    .din1(grp_fu_2798_p1),
    .ce(grp_fu_2798_ce),
    .dout(grp_fu_2798_p2)
);

krnl_idct_mul_32s_12ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
mul_32s_12ns_32_2_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln126_5_reg_11770),
    .din1(grp_fu_2803_p1),
    .ce(grp_fu_2803_ce),
    .dout(grp_fu_2803_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln93_5_reg_11724),
    .din1(grp_fu_2808_p1),
    .ce(grp_fu_2808_ce),
    .dout(grp_fu_2808_p2)
);

krnl_idct_mul_32s_12ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
mul_32s_12ns_32_2_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln94_5_reg_11730),
    .din1(grp_fu_2813_p1),
    .ce(grp_fu_2813_ce),
    .dout(grp_fu_2813_p2)
);

krnl_idct_mul_32s_11ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11ns_32_2_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln116_6_reg_11822),
    .din1(grp_fu_2861_p1),
    .ce(grp_fu_2861_ce),
    .dout(grp_fu_2861_p2)
);

krnl_idct_mul_32s_13ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13ns_32_2_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln95_6_reg_11798),
    .din1(grp_fu_2866_p1),
    .ce(grp_fu_2866_ce),
    .dout(grp_fu_2866_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln96_6_reg_11804),
    .din1(grp_fu_2871_p1),
    .ce(grp_fu_2871_ce),
    .dout(grp_fu_2871_p2)
);

krnl_idct_mul_32s_13ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13ns_32_2_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln119_6_reg_11827),
    .din1(grp_fu_2876_p1),
    .ce(grp_fu_2876_ce),
    .dout(grp_fu_2876_p2)
);

krnl_idct_mul_32s_11s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11s_32_2_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln97_6_reg_11810),
    .din1(grp_fu_2881_p1),
    .ce(grp_fu_2881_ce),
    .dout(grp_fu_2881_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln98_6_reg_11816),
    .din1(grp_fu_2886_p1),
    .ce(grp_fu_2886_ce),
    .dout(grp_fu_2886_p2)
);

krnl_idct_mul_32s_12ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
mul_32s_12ns_32_2_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln126_6_reg_11832),
    .din1(grp_fu_2891_p1),
    .ce(grp_fu_2891_ce),
    .dout(grp_fu_2891_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln93_6_reg_11786),
    .din1(grp_fu_2896_p1),
    .ce(grp_fu_2896_ce),
    .dout(grp_fu_2896_p2)
);

krnl_idct_mul_32s_12ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
mul_32s_12ns_32_2_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln94_6_reg_11792),
    .din1(grp_fu_2901_p1),
    .ce(grp_fu_2901_ce),
    .dout(grp_fu_2901_p2)
);

krnl_idct_mul_32s_11ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11ns_32_2_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln116_7_reg_11884),
    .din1(grp_fu_2949_p1),
    .ce(grp_fu_2949_ce),
    .dout(grp_fu_2949_p2)
);

krnl_idct_mul_32s_13ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13ns_32_2_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln95_7_reg_11860),
    .din1(grp_fu_2954_p1),
    .ce(grp_fu_2954_ce),
    .dout(grp_fu_2954_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln96_7_reg_11866),
    .din1(grp_fu_2959_p1),
    .ce(grp_fu_2959_ce),
    .dout(grp_fu_2959_p2)
);

krnl_idct_mul_32s_13ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13ns_32_2_1_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln119_7_reg_11889),
    .din1(grp_fu_2964_p1),
    .ce(grp_fu_2964_ce),
    .dout(grp_fu_2964_p2)
);

krnl_idct_mul_32s_11s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 32 ))
mul_32s_11s_32_2_1_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln97_7_reg_11872),
    .din1(grp_fu_2969_p1),
    .ce(grp_fu_2969_ce),
    .dout(grp_fu_2969_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln98_7_reg_11878),
    .din1(grp_fu_2974_p1),
    .ce(grp_fu_2974_ce),
    .dout(grp_fu_2974_p2)
);

krnl_idct_mul_32s_12ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
mul_32s_12ns_32_2_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln126_7_reg_11894),
    .din1(grp_fu_2979_p1),
    .ce(grp_fu_2979_ce),
    .dout(grp_fu_2979_p2)
);

krnl_idct_mul_32s_13s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 32 ))
mul_32s_13s_32_2_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln93_7_reg_11848),
    .din1(grp_fu_2984_p1),
    .ce(grp_fu_2984_ce),
    .dout(grp_fu_2984_p2)
);

krnl_idct_mul_32s_12ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
mul_32s_12ns_32_2_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln94_7_reg_11854),
    .din1(grp_fu_2989_p1),
    .ce(grp_fu_2989_ce),
    .dout(grp_fu_2989_p2)
);

krnl_idct_mul_32s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9ns_32_2_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln139_reg_12141),
    .din1(grp_fu_3242_p1),
    .ce(grp_fu_3242_ce),
    .dout(grp_fu_3242_p2)
);

krnl_idct_mul_32s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9ns_32_2_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln140_reg_12146),
    .din1(grp_fu_3247_p1),
    .ce(grp_fu_3247_ce),
    .dout(grp_fu_3247_p2)
);

krnl_idct_mul_32s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9ns_32_2_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln139_8_reg_12175),
    .din1(grp_fu_3285_p1),
    .ce(grp_fu_3285_ce),
    .dout(grp_fu_3285_p2)
);

krnl_idct_mul_32s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9ns_32_2_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln140_1_reg_12180),
    .din1(grp_fu_3290_p1),
    .ce(grp_fu_3290_ce),
    .dout(grp_fu_3290_p2)
);

krnl_idct_mul_32s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9ns_32_2_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln139_2_reg_12209),
    .din1(grp_fu_3388_p1),
    .ce(grp_fu_3388_ce),
    .dout(grp_fu_3388_p2)
);

krnl_idct_mul_32s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9ns_32_2_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln140_2_reg_12214),
    .din1(grp_fu_3393_p1),
    .ce(grp_fu_3393_ce),
    .dout(grp_fu_3393_p2)
);

krnl_idct_mul_32s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9ns_32_2_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln139_3_reg_12243),
    .din1(grp_fu_3491_p1),
    .ce(grp_fu_3491_ce),
    .dout(grp_fu_3491_p2)
);

krnl_idct_mul_32s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9ns_32_2_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln140_3_reg_12248),
    .din1(grp_fu_3496_p1),
    .ce(grp_fu_3496_ce),
    .dout(grp_fu_3496_p2)
);

krnl_idct_mul_32s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9ns_32_2_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln139_4_reg_12525),
    .din1(grp_fu_4199_p1),
    .ce(grp_fu_4199_ce),
    .dout(grp_fu_4199_p2)
);

krnl_idct_mul_32s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9ns_32_2_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln140_4_reg_12530),
    .din1(grp_fu_4204_p1),
    .ce(grp_fu_4204_ce),
    .dout(grp_fu_4204_p2)
);

krnl_idct_mul_32s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9ns_32_2_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln139_5_reg_12547),
    .din1(grp_fu_4216_p1),
    .ce(grp_fu_4216_ce),
    .dout(grp_fu_4216_p2)
);

krnl_idct_mul_32s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9ns_32_2_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln140_5_reg_12552),
    .din1(grp_fu_4221_p1),
    .ce(grp_fu_4221_ce),
    .dout(grp_fu_4221_p2)
);

krnl_idct_mul_32s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9ns_32_2_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln139_6_reg_12589),
    .din1(grp_fu_4257_p1),
    .ce(grp_fu_4257_ce),
    .dout(grp_fu_4257_p2)
);

krnl_idct_mul_32s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9ns_32_2_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln140_6_reg_12594),
    .din1(grp_fu_4262_p1),
    .ce(grp_fu_4262_ce),
    .dout(grp_fu_4262_p2)
);

krnl_idct_mul_32s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9ns_32_2_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln139_7_reg_12631),
    .din1(grp_fu_4298_p1),
    .ce(grp_fu_4298_ce),
    .dout(grp_fu_4298_p2)
);

krnl_idct_mul_32s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_32s_9ns_32_2_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln140_7_reg_12636),
    .din1(grp_fu_4303_p1),
    .ce(grp_fu_4303_ce),
    .dout(grp_fu_4303_p2)
);

krnl_idct_mul_31s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_31s_9ns_32_2_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln193_reg_13805),
    .din1(grp_fu_7533_p1),
    .ce(grp_fu_7533_ce),
    .dout(grp_fu_7533_p2)
);

krnl_idct_mul_31s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_31s_9ns_32_2_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln194_reg_13810),
    .din1(grp_fu_7542_p1),
    .ce(grp_fu_7542_ce),
    .dout(grp_fu_7542_p2)
);

krnl_idct_mul_31s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_31s_9ns_32_2_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln193_3_reg_13859),
    .din1(grp_fu_7801_p1),
    .ce(grp_fu_7801_ce),
    .dout(grp_fu_7801_p2)
);

krnl_idct_mul_31s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_31s_9ns_32_2_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln194_3_reg_13864),
    .din1(grp_fu_7810_p1),
    .ce(grp_fu_7810_ce),
    .dout(grp_fu_7810_p2)
);

krnl_idct_mul_31s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_31s_9ns_32_2_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln193_4_reg_13869),
    .din1(grp_fu_7819_p1),
    .ce(grp_fu_7819_ce),
    .dout(grp_fu_7819_p2)
);

krnl_idct_mul_31s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_31s_9ns_32_2_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln194_4_reg_13874),
    .din1(grp_fu_7828_p1),
    .ce(grp_fu_7828_ce),
    .dout(grp_fu_7828_p2)
);

krnl_idct_mul_31s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_31s_9ns_32_2_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln193_7_reg_13923),
    .din1(grp_fu_8087_p1),
    .ce(grp_fu_8087_ce),
    .dout(grp_fu_8087_p2)
);

krnl_idct_mul_31s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_31s_9ns_32_2_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln194_7_reg_13928),
    .din1(grp_fu_8096_p1),
    .ce(grp_fu_8096_ce),
    .dout(grp_fu_8096_p2)
);

krnl_idct_mul_31s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_31s_9ns_32_2_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln193_8_reg_13955),
    .din1(grp_fu_8105_p1),
    .ce(grp_fu_8105_ce),
    .dout(grp_fu_8105_p2)
);

krnl_idct_mul_31s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_31s_9ns_32_2_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln194_1_reg_13960),
    .din1(grp_fu_8114_p1),
    .ce(grp_fu_8114_ce),
    .dout(grp_fu_8114_p2)
);

krnl_idct_mul_31s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_31s_9ns_32_2_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln193_2_reg_13997),
    .din1(grp_fu_8123_p1),
    .ce(grp_fu_8123_ce),
    .dout(grp_fu_8123_p2)
);

krnl_idct_mul_31s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_31s_9ns_32_2_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln194_2_reg_14002),
    .din1(grp_fu_8132_p1),
    .ce(grp_fu_8132_ce),
    .dout(grp_fu_8132_p2)
);

krnl_idct_mul_31s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_31s_9ns_32_2_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln193_5_reg_14059),
    .din1(grp_fu_8141_p1),
    .ce(grp_fu_8141_ce),
    .dout(grp_fu_8141_p2)
);

krnl_idct_mul_31s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_31s_9ns_32_2_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln194_5_reg_14064),
    .din1(grp_fu_8150_p1),
    .ce(grp_fu_8150_ce),
    .dout(grp_fu_8150_p2)
);

krnl_idct_mul_31s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_31s_9ns_32_2_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(add_ln193_6_reg_14101),
    .din1(grp_fu_8159_p1),
    .ce(grp_fu_8159_ce),
    .dout(grp_fu_8159_p2)
);

krnl_idct_mul_31s_9ns_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
mul_31s_9ns_32_2_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_ln194_6_reg_14106),
    .din1(grp_fu_8168_p1),
    .ce(grp_fu_8168_ce),
    .dout(grp_fu_8168_p2)
);

krnl_idct_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9128_p0),
    .din1(iiq_0_fu_300),
    .ce(grp_fu_9128_ce),
    .dout(grp_fu_9128_p2)
);

krnl_idct_mul_mul_16s_16ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
mul_mul_16s_16ns_21_4_1_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_879_p4),
    .din1(grp_fu_9134_p1),
    .ce(grp_fu_9134_ce),
    .dout(grp_fu_9134_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9142_p0),
    .din1(grp_fu_899_p4),
    .ce(grp_fu_9142_ce),
    .dout(grp_fu_9142_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9150_p0),
    .din1(grp_fu_859_p4),
    .ce(grp_fu_9150_ce),
    .dout(grp_fu_9150_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9158_p0),
    .din1(grp_fu_849_p4),
    .ce(grp_fu_9158_ce),
    .dout(grp_fu_9158_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9166_p0),
    .din1(grp_fu_909_p4),
    .ce(grp_fu_9166_ce),
    .dout(grp_fu_9166_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9174_p0),
    .din1(grp_fu_889_p4),
    .ce(grp_fu_9174_ce),
    .dout(grp_fu_9174_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9182_p0),
    .din1(grp_fu_869_p4),
    .ce(grp_fu_9182_ce),
    .dout(grp_fu_9182_p2)
);

krnl_idct_mul_mul_16s_16ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
mul_mul_16s_16ns_21_4_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_919_p4),
    .din1(grp_fu_9190_p1),
    .ce(grp_fu_9190_ce),
    .dout(grp_fu_9190_p2)
);

krnl_idct_mul_mul_16s_16ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
mul_mul_16s_16ns_21_4_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_959_p4),
    .din1(grp_fu_9196_p1),
    .ce(grp_fu_9196_ce),
    .dout(grp_fu_9196_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9202_p0),
    .din1(grp_fu_979_p4),
    .ce(grp_fu_9202_ce),
    .dout(grp_fu_9202_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9209_p0),
    .din1(grp_fu_939_p4),
    .ce(grp_fu_9209_ce),
    .dout(grp_fu_9209_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9216_p0),
    .din1(grp_fu_929_p4),
    .ce(grp_fu_9216_ce),
    .dout(grp_fu_9216_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9223_p0),
    .din1(grp_fu_989_p4),
    .ce(grp_fu_9223_ce),
    .dout(grp_fu_9223_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9230_p0),
    .din1(grp_fu_969_p4),
    .ce(grp_fu_9230_ce),
    .dout(grp_fu_9230_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9237_p0),
    .din1(grp_fu_949_p4),
    .ce(grp_fu_9237_ce),
    .dout(grp_fu_9237_p2)
);

krnl_idct_mul_mul_16s_16ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
mul_mul_16s_16ns_21_4_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_999_p4),
    .din1(grp_fu_9244_p1),
    .ce(grp_fu_9244_ce),
    .dout(grp_fu_9244_p2)
);

krnl_idct_mul_mul_16s_16ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
mul_mul_16s_16ns_21_4_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1039_p4),
    .din1(grp_fu_9250_p1),
    .ce(grp_fu_9250_ce),
    .dout(grp_fu_9250_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9256_p0),
    .din1(grp_fu_1059_p4),
    .ce(grp_fu_9256_ce),
    .dout(grp_fu_9256_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9263_p0),
    .din1(grp_fu_1019_p4),
    .ce(grp_fu_9263_ce),
    .dout(grp_fu_9263_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9270_p0),
    .din1(grp_fu_1009_p4),
    .ce(grp_fu_9270_ce),
    .dout(grp_fu_9270_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9277_p0),
    .din1(grp_fu_1069_p4),
    .ce(grp_fu_9277_ce),
    .dout(grp_fu_9277_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9284_p0),
    .din1(grp_fu_1049_p4),
    .ce(grp_fu_9284_ce),
    .dout(grp_fu_9284_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9291_p0),
    .din1(grp_fu_1029_p4),
    .ce(grp_fu_9291_ce),
    .dout(grp_fu_9291_p2)
);

krnl_idct_mul_mul_16s_16ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
mul_mul_16s_16ns_21_4_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1079_p4),
    .din1(grp_fu_9298_p1),
    .ce(grp_fu_9298_ce),
    .dout(grp_fu_9298_p2)
);

krnl_idct_mul_mul_16s_16ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
mul_mul_16s_16ns_21_4_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1119_p4),
    .din1(grp_fu_9304_p1),
    .ce(grp_fu_9304_ce),
    .dout(grp_fu_9304_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U133(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9310_p0),
    .din1(grp_fu_1139_p4),
    .ce(grp_fu_9310_ce),
    .dout(grp_fu_9310_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U134(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9317_p0),
    .din1(grp_fu_1099_p4),
    .ce(grp_fu_9317_ce),
    .dout(grp_fu_9317_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U135(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9324_p0),
    .din1(grp_fu_1089_p4),
    .ce(grp_fu_9324_ce),
    .dout(grp_fu_9324_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U136(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9331_p0),
    .din1(grp_fu_1149_p4),
    .ce(grp_fu_9331_ce),
    .dout(grp_fu_9331_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U137(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9338_p0),
    .din1(grp_fu_1129_p4),
    .ce(grp_fu_9338_ce),
    .dout(grp_fu_9338_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U138(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9345_p0),
    .din1(grp_fu_1109_p4),
    .ce(grp_fu_9345_ce),
    .dout(grp_fu_9345_p2)
);

krnl_idct_mul_mul_16s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_16s_16_4_1_U139(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9352_p0),
    .din1(iiq_32_fu_380),
    .ce(grp_fu_9352_ce),
    .dout(grp_fu_9352_p2)
);

krnl_idct_mul_mul_16s_16ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
mul_mul_16s_16ns_21_4_1_U140(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_879_p4),
    .din1(grp_fu_9358_p1),
    .ce(grp_fu_9358_ce),
    .dout(grp_fu_9358_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U141(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9366_p0),
    .din1(grp_fu_899_p4),
    .ce(grp_fu_9366_ce),
    .dout(grp_fu_9366_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U142(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9374_p0),
    .din1(grp_fu_859_p4),
    .ce(grp_fu_9374_ce),
    .dout(grp_fu_9374_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U143(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9382_p0),
    .din1(grp_fu_849_p4),
    .ce(grp_fu_9382_ce),
    .dout(grp_fu_9382_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U144(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9390_p0),
    .din1(grp_fu_909_p4),
    .ce(grp_fu_9390_ce),
    .dout(grp_fu_9390_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U145(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9398_p0),
    .din1(grp_fu_889_p4),
    .ce(grp_fu_9398_ce),
    .dout(grp_fu_9398_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U146(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9406_p0),
    .din1(grp_fu_869_p4),
    .ce(grp_fu_9406_ce),
    .dout(grp_fu_9406_p2)
);

krnl_idct_mul_mul_16s_16ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
mul_mul_16s_16ns_21_4_1_U147(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_919_p4),
    .din1(grp_fu_9414_p1),
    .ce(grp_fu_9414_ce),
    .dout(grp_fu_9414_p2)
);

krnl_idct_mul_mul_16s_16ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
mul_mul_16s_16ns_21_4_1_U148(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_959_p4),
    .din1(grp_fu_9420_p1),
    .ce(grp_fu_9420_ce),
    .dout(grp_fu_9420_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U149(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9426_p0),
    .din1(grp_fu_979_p4),
    .ce(grp_fu_9426_ce),
    .dout(grp_fu_9426_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U150(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9433_p0),
    .din1(grp_fu_939_p4),
    .ce(grp_fu_9433_ce),
    .dout(grp_fu_9433_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U151(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9440_p0),
    .din1(grp_fu_929_p4),
    .ce(grp_fu_9440_ce),
    .dout(grp_fu_9440_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U152(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9447_p0),
    .din1(grp_fu_989_p4),
    .ce(grp_fu_9447_ce),
    .dout(grp_fu_9447_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U153(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9454_p0),
    .din1(grp_fu_969_p4),
    .ce(grp_fu_9454_ce),
    .dout(grp_fu_9454_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U154(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9461_p0),
    .din1(grp_fu_949_p4),
    .ce(grp_fu_9461_ce),
    .dout(grp_fu_9461_p2)
);

krnl_idct_mul_mul_16s_16ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
mul_mul_16s_16ns_21_4_1_U155(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_999_p4),
    .din1(grp_fu_9468_p1),
    .ce(grp_fu_9468_ce),
    .dout(grp_fu_9468_p2)
);

krnl_idct_mul_mul_16s_16ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
mul_mul_16s_16ns_21_4_1_U156(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1039_p4),
    .din1(grp_fu_9474_p1),
    .ce(grp_fu_9474_ce),
    .dout(grp_fu_9474_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U157(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9480_p0),
    .din1(grp_fu_1059_p4),
    .ce(grp_fu_9480_ce),
    .dout(grp_fu_9480_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U158(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9487_p0),
    .din1(grp_fu_1019_p4),
    .ce(grp_fu_9487_ce),
    .dout(grp_fu_9487_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U159(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9494_p0),
    .din1(grp_fu_1009_p4),
    .ce(grp_fu_9494_ce),
    .dout(grp_fu_9494_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U160(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9501_p0),
    .din1(grp_fu_1069_p4),
    .ce(grp_fu_9501_ce),
    .dout(grp_fu_9501_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U161(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9508_p0),
    .din1(grp_fu_1049_p4),
    .ce(grp_fu_9508_ce),
    .dout(grp_fu_9508_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U162(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9515_p0),
    .din1(grp_fu_1029_p4),
    .ce(grp_fu_9515_ce),
    .dout(grp_fu_9515_p2)
);

krnl_idct_mul_mul_16s_16ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
mul_mul_16s_16ns_21_4_1_U163(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1079_p4),
    .din1(grp_fu_9522_p1),
    .ce(grp_fu_9522_ce),
    .dout(grp_fu_9522_p2)
);

krnl_idct_mul_mul_16s_16ns_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 21 ))
mul_mul_16s_16ns_21_4_1_U164(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1119_p4),
    .din1(grp_fu_9528_p1),
    .ce(grp_fu_9528_ce),
    .dout(grp_fu_9528_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U165(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9534_p0),
    .din1(grp_fu_1139_p4),
    .ce(grp_fu_9534_ce),
    .dout(grp_fu_9534_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U166(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9541_p0),
    .din1(grp_fu_1099_p4),
    .ce(grp_fu_9541_ce),
    .dout(grp_fu_9541_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U167(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9548_p0),
    .din1(grp_fu_1089_p4),
    .ce(grp_fu_9548_ce),
    .dout(grp_fu_9548_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U168(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9555_p0),
    .din1(grp_fu_1149_p4),
    .ce(grp_fu_9555_ce),
    .dout(grp_fu_9555_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U169(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9562_p0),
    .din1(grp_fu_1129_p4),
    .ce(grp_fu_9562_ce),
    .dout(grp_fu_9562_p2)
);

krnl_idct_mul_mul_16ns_16s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16s_32_4_1_U170(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_9569_p0),
    .din1(grp_fu_1109_p4),
    .ce(grp_fu_9569_ce),
    .dout(grp_fu_9569_p2)
);

krnl_idct_am_addmul_27s_27s_11ns_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
am_addmul_27s_27s_11ns_27_4_1_U171(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln95_reg_11360),
    .din1(trunc_ln94_reg_11354),
    .din2(grp_fu_9576_p2),
    .ce(grp_fu_9576_ce),
    .dout(grp_fu_9576_p3)
);

krnl_idct_mac_muladd_27s_13s_27ns_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_27s_13s_27ns_27_4_1_U172(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln94_reg_11354),
    .din1(grp_fu_9582_p1),
    .din2(grp_fu_9576_p3),
    .ce(grp_fu_9582_ce),
    .dout(grp_fu_9582_p3)
);

krnl_idct_mac_muladd_27s_11ns_27ns_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_27s_11ns_27ns_27_4_1_U173(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln95_reg_11360),
    .din1(grp_fu_9589_p1),
    .din2(grp_fu_9576_p3),
    .ce(grp_fu_9589_ce),
    .dout(grp_fu_9589_p3)
);

krnl_idct_am_addmul_27s_27s_11ns_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 27 ))
am_addmul_27s_27s_11ns_27_4_1_U174(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln95_1_reg_11665),
    .din1(trunc_ln94_1_reg_11659),
    .din2(grp_fu_9596_p2),
    .ce(grp_fu_9596_ce),
    .dout(grp_fu_9596_p3)
);

krnl_idct_mac_muladd_27s_13s_27ns_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_27s_13s_27ns_27_4_1_U175(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln94_1_reg_11659),
    .din1(grp_fu_9602_p1),
    .din2(grp_fu_9596_p3),
    .ce(grp_fu_9602_ce),
    .dout(grp_fu_9602_p3)
);

krnl_idct_mac_muladd_27s_11ns_27ns_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_27s_11ns_27ns_27_4_1_U176(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln95_1_reg_11665),
    .din1(grp_fu_9609_p1),
    .din2(grp_fu_9596_p3),
    .ce(grp_fu_9609_ce),
    .dout(grp_fu_9609_p3)
);

krnl_idct_ama_addmuladd_24s_24s_10ns_3ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
ama_addmuladd_24s_24s_10ns_3ns_32_4_1_U177(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_56_2_reg_12899),
    .din1(intermed_8_2_reg_12713),
    .din2(grp_fu_9616_p2),
    .din3(grp_fu_9616_p3),
    .ce(grp_fu_9616_ce),
    .dout(grp_fu_9616_p4)
);

krnl_idct_am_addmul_24s_24s_12ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
am_addmul_24s_24s_12ns_32_4_1_U178(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_24_2_reg_12797),
    .din1(intermed_40_2_reg_12835),
    .din2(grp_fu_9626_p2),
    .ce(grp_fu_9626_ce),
    .dout(grp_fu_9626_p3)
);

krnl_idct_ama_addmuladd_24s_24s_11ns_3ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 3 ),
    .dout_WIDTH( 30 ))
ama_addmuladd_24s_24s_11ns_3ns_30_4_1_U179(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_16_2_reg_12755),
    .din1(intermed_48_2_reg_12867),
    .din2(grp_fu_9635_p2),
    .din3(grp_fu_9635_p3),
    .ce(grp_fu_9635_ce),
    .dout(grp_fu_9635_p4)
);

krnl_idct_ama_addmuladd_24s_24s_10ns_3ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
ama_addmuladd_24s_24s_10ns_3ns_32_4_1_U180(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_59_2_reg_12893),
    .din1(intermed_11_2_reg_12707),
    .din2(grp_fu_9645_p2),
    .din3(grp_fu_9645_p3),
    .ce(grp_fu_9645_ce),
    .dout(grp_fu_9645_p4)
);

krnl_idct_am_addmul_24s_24s_12ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
am_addmul_24s_24s_12ns_32_4_1_U181(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_27_2_reg_12791),
    .din1(intermed_43_2_reg_12829),
    .din2(grp_fu_9655_p2),
    .ce(grp_fu_9655_ce),
    .dout(grp_fu_9655_p3)
);

krnl_idct_ama_addmuladd_24s_24s_11ns_3ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 3 ),
    .dout_WIDTH( 30 ))
ama_addmuladd_24s_24s_11ns_3ns_30_4_1_U182(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_19_2_reg_12749),
    .din1(intermed_51_2_reg_12861),
    .din2(grp_fu_9664_p2),
    .din3(grp_fu_9664_p3),
    .ce(grp_fu_9664_ce),
    .dout(grp_fu_9664_p4)
);

krnl_idct_ama_addmuladd_24s_24s_10ns_3ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
ama_addmuladd_24s_24s_10ns_3ns_32_4_1_U183(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_60_2_reg_12887),
    .din1(intermed_12_2_reg_12701),
    .din2(grp_fu_9674_p2),
    .din3(grp_fu_9674_p3),
    .ce(grp_fu_9674_ce),
    .dout(grp_fu_9674_p4)
);

krnl_idct_am_addmul_24s_24s_12ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
am_addmul_24s_24s_12ns_32_4_1_U184(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_28_2_reg_12785),
    .din1(intermed_44_2_reg_12823),
    .din2(grp_fu_9684_p2),
    .ce(grp_fu_9684_ce),
    .dout(grp_fu_9684_p3)
);

krnl_idct_ama_addmuladd_24s_24s_11ns_3ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 3 ),
    .dout_WIDTH( 30 ))
ama_addmuladd_24s_24s_11ns_3ns_30_4_1_U185(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_20_2_reg_12743),
    .din1(intermed_52_2_reg_12855),
    .din2(grp_fu_9693_p2),
    .din3(grp_fu_9693_p3),
    .ce(grp_fu_9693_ce),
    .dout(grp_fu_9693_p4)
);

krnl_idct_ama_addmuladd_24s_24s_10ns_3ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
ama_addmuladd_24s_24s_10ns_3ns_32_4_1_U186(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln100_40_reg_12905),
    .din1(select_ln100_reg_12719),
    .din2(grp_fu_9703_p2),
    .din3(grp_fu_9703_p3),
    .ce(grp_fu_9703_ce),
    .dout(grp_fu_9703_p4)
);

krnl_idct_am_addmul_24s_24s_12ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
am_addmul_24s_24s_12ns_32_4_1_U187(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln100_16_reg_12803),
    .din1(select_ln100_24_reg_12841),
    .din2(grp_fu_9713_p2),
    .ce(grp_fu_9713_ce),
    .dout(grp_fu_9713_p3)
);

krnl_idct_ama_addmuladd_24s_24s_11ns_3ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 3 ),
    .dout_WIDTH( 30 ))
ama_addmuladd_24s_24s_11ns_3ns_30_4_1_U188(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln100_8_reg_12761),
    .din1(select_ln100_32_reg_12873),
    .din2(grp_fu_9722_p2),
    .din3(grp_fu_9722_p3),
    .ce(grp_fu_9722_ce),
    .dout(grp_fu_9722_p4)
);

krnl_idct_mac_muladd_24s_12ns_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_12ns_32ns_32_4_1_U189(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_8_2_reg_12713),
    .din1(grp_fu_9732_p1),
    .din2(grp_fu_9616_p4),
    .ce(grp_fu_9732_ce),
    .dout(grp_fu_9732_p3)
);

krnl_idct_mac_muladd_24s_13s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_13s_32ns_32_4_1_U190(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_56_2_reg_12899),
    .din1(grp_fu_9742_p1),
    .din2(grp_fu_9616_p4),
    .ce(grp_fu_9742_ce),
    .dout(grp_fu_9742_p3)
);

krnl_idct_mac_muladd_24s_11s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_11s_32ns_32_4_1_U191(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_40_2_reg_12835),
    .din1(grp_fu_9752_p1),
    .din2(or_ln173_fu_5852_p2),
    .ce(grp_fu_9752_ce),
    .dout(grp_fu_9752_p3)
);

krnl_idct_mac_muladd_24s_13s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_13s_32ns_32_4_1_U192(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_24_2_reg_12797),
    .din1(grp_fu_9762_p1),
    .din2(or_ln173_fu_5852_p2),
    .ce(grp_fu_9762_ce),
    .dout(grp_fu_9762_p3)
);

krnl_idct_mac_muladd_24s_13s_30ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_24s_13s_30ns_30_4_1_U193(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_48_2_reg_12867),
    .din1(grp_fu_9772_p1),
    .din2(grp_fu_9635_p4),
    .ce(grp_fu_9772_ce),
    .dout(grp_fu_9772_p3)
);

krnl_idct_mac_muladd_24s_11ns_30ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_24s_11ns_30ns_30_4_1_U194(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_16_2_reg_12755),
    .din1(grp_fu_9781_p1),
    .din2(grp_fu_9635_p4),
    .ce(grp_fu_9781_ce),
    .dout(grp_fu_9781_p3)
);

krnl_idct_mac_muladd_24s_12ns_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_12ns_32ns_32_4_1_U195(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_11_2_reg_12707),
    .din1(grp_fu_9790_p1),
    .din2(grp_fu_9645_p4),
    .ce(grp_fu_9790_ce),
    .dout(grp_fu_9790_p3)
);

krnl_idct_mac_muladd_24s_13s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_13s_32ns_32_4_1_U196(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_59_2_reg_12893),
    .din1(grp_fu_9800_p1),
    .din2(grp_fu_9645_p4),
    .ce(grp_fu_9800_ce),
    .dout(grp_fu_9800_p3)
);

krnl_idct_mac_muladd_24s_11s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_11s_32ns_32_4_1_U197(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_43_2_reg_12829),
    .din1(grp_fu_9810_p1),
    .din2(or_ln173_3_fu_5947_p2),
    .ce(grp_fu_9810_ce),
    .dout(grp_fu_9810_p3)
);

krnl_idct_mac_muladd_24s_13s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_13s_32ns_32_4_1_U198(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_27_2_reg_12791),
    .din1(grp_fu_9820_p1),
    .din2(or_ln173_3_fu_5947_p2),
    .ce(grp_fu_9820_ce),
    .dout(grp_fu_9820_p3)
);

krnl_idct_mac_muladd_24s_13s_30ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_24s_13s_30ns_30_4_1_U199(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_51_2_reg_12861),
    .din1(grp_fu_9830_p1),
    .din2(grp_fu_9664_p4),
    .ce(grp_fu_9830_ce),
    .dout(grp_fu_9830_p3)
);

krnl_idct_mac_muladd_24s_11ns_30ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_24s_11ns_30ns_30_4_1_U200(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_19_2_reg_12749),
    .din1(grp_fu_9839_p1),
    .din2(grp_fu_9664_p4),
    .ce(grp_fu_9839_ce),
    .dout(grp_fu_9839_p3)
);

krnl_idct_mac_muladd_24s_12ns_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_12ns_32ns_32_4_1_U201(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_12_2_reg_12701),
    .din1(grp_fu_9848_p1),
    .din2(grp_fu_9674_p4),
    .ce(grp_fu_9848_ce),
    .dout(grp_fu_9848_p3)
);

krnl_idct_mac_muladd_24s_13s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_13s_32ns_32_4_1_U202(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_60_2_reg_12887),
    .din1(grp_fu_9858_p1),
    .din2(grp_fu_9674_p4),
    .ce(grp_fu_9858_ce),
    .dout(grp_fu_9858_p3)
);

krnl_idct_mac_muladd_24s_11s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_11s_32ns_32_4_1_U203(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_44_2_reg_12823),
    .din1(grp_fu_9868_p1),
    .din2(or_ln173_4_fu_5982_p2),
    .ce(grp_fu_9868_ce),
    .dout(grp_fu_9868_p3)
);

krnl_idct_mac_muladd_24s_13s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_13s_32ns_32_4_1_U204(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_28_2_reg_12785),
    .din1(grp_fu_9878_p1),
    .din2(or_ln173_4_fu_5982_p2),
    .ce(grp_fu_9878_ce),
    .dout(grp_fu_9878_p3)
);

krnl_idct_mac_muladd_24s_12ns_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_12ns_32ns_32_4_1_U205(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln100_reg_12719),
    .din1(grp_fu_9888_p1),
    .din2(grp_fu_9703_p4),
    .ce(grp_fu_9888_ce),
    .dout(grp_fu_9888_p3)
);

krnl_idct_mac_muladd_24s_13s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_13s_32ns_32_4_1_U206(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln100_40_reg_12905),
    .din1(grp_fu_9898_p1),
    .din2(grp_fu_9703_p4),
    .ce(grp_fu_9898_ce),
    .dout(grp_fu_9898_p3)
);

krnl_idct_mac_muladd_24s_11s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_11s_32ns_32_4_1_U207(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln100_24_reg_12841),
    .din1(grp_fu_9908_p1),
    .din2(or_ln173_7_fu_6077_p2),
    .ce(grp_fu_9908_ce),
    .dout(grp_fu_9908_p3)
);

krnl_idct_mac_muladd_24s_13s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_13s_32ns_32_4_1_U208(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln100_16_reg_12803),
    .din1(grp_fu_9918_p1),
    .din2(or_ln173_7_fu_6077_p2),
    .ce(grp_fu_9918_ce),
    .dout(grp_fu_9918_p3)
);

krnl_idct_ama_addmuladd_24s_24s_10ns_3ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
ama_addmuladd_24s_24s_10ns_3ns_32_4_1_U209(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_57_2_reg_13201),
    .din1(intermed_9_2_reg_12939),
    .din2(grp_fu_9928_p2),
    .din3(grp_fu_9928_p3),
    .ce(grp_fu_9928_ce),
    .dout(grp_fu_9928_p4)
);

krnl_idct_am_addmul_24s_24s_12ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
am_addmul_24s_24s_12ns_32_4_1_U210(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_25_2_reg_12987),
    .din1(intermed_41_2_reg_13123),
    .din2(grp_fu_9938_p2),
    .ce(grp_fu_9938_ce),
    .dout(grp_fu_9938_p3)
);

krnl_idct_ama_addmuladd_24s_24s_11ns_3ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 3 ),
    .dout_WIDTH( 30 ))
ama_addmuladd_24s_24s_11ns_3ns_30_4_1_U211(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_17_2_reg_12963),
    .din1(intermed_49_2_reg_13162),
    .din2(grp_fu_9947_p2),
    .din3(grp_fu_9947_p3),
    .ce(grp_fu_9947_ce),
    .dout(grp_fu_9947_p4)
);

krnl_idct_ama_addmuladd_24s_24s_10ns_3ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
ama_addmuladd_24s_24s_10ns_3ns_32_4_1_U212(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_58_2_reg_13195),
    .din1(intermed_10_2_reg_12933),
    .din2(grp_fu_9957_p2),
    .din3(grp_fu_9957_p3),
    .ce(grp_fu_9957_ce),
    .dout(grp_fu_9957_p4)
);

krnl_idct_am_addmul_24s_24s_12ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
am_addmul_24s_24s_12ns_32_4_1_U213(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_26_2_reg_12981),
    .din1(intermed_42_2_reg_13117),
    .din2(grp_fu_9967_p2),
    .ce(grp_fu_9967_ce),
    .dout(grp_fu_9967_p3)
);

krnl_idct_ama_addmuladd_24s_24s_11ns_3ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 3 ),
    .dout_WIDTH( 30 ))
ama_addmuladd_24s_24s_11ns_3ns_30_4_1_U214(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_18_2_reg_12957),
    .din1(intermed_50_2_reg_13156),
    .din2(grp_fu_9976_p2),
    .din3(grp_fu_9976_p3),
    .ce(grp_fu_9976_ce),
    .dout(grp_fu_9976_p4)
);

krnl_idct_mac_muladd_24s_13s_30ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_24s_13s_30ns_30_4_1_U215(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_52_2_reg_12855_pp0_iter6_reg),
    .din1(grp_fu_9986_p1),
    .din2(add_ln180_12_reg_13459),
    .ce(grp_fu_9986_ce),
    .dout(grp_fu_9986_p3)
);

krnl_idct_mac_muladd_24s_11ns_30ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_24s_11ns_30ns_30_4_1_U216(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_20_2_reg_12743_pp0_iter6_reg),
    .din1(grp_fu_9994_p1),
    .din2(add_ln180_12_reg_13459),
    .ce(grp_fu_9994_ce),
    .dout(grp_fu_9994_p3)
);

krnl_idct_ama_addmuladd_24s_24s_10ns_3ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
ama_addmuladd_24s_24s_10ns_3ns_32_4_1_U217(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_61_2_reg_13179),
    .din1(intermed_13_2_reg_12927),
    .din2(grp_fu_10002_p2),
    .din3(grp_fu_10002_p3),
    .ce(grp_fu_10002_ce),
    .dout(grp_fu_10002_p4)
);

krnl_idct_am_addmul_24s_24s_12ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
am_addmul_24s_24s_12ns_32_4_1_U218(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_29_2_reg_12975),
    .din1(intermed_45_2_reg_13101),
    .din2(grp_fu_10012_p2),
    .ce(grp_fu_10012_ce),
    .dout(grp_fu_10012_p3)
);

krnl_idct_ama_addmuladd_24s_24s_11ns_3ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 3 ),
    .dout_WIDTH( 30 ))
ama_addmuladd_24s_24s_11ns_3ns_30_4_1_U219(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_21_2_reg_12951),
    .din1(intermed_53_2_reg_13145),
    .din2(grp_fu_10021_p2),
    .din3(grp_fu_10021_p3),
    .ce(grp_fu_10021_ce),
    .dout(grp_fu_10021_p4)
);

krnl_idct_ama_addmuladd_24s_24s_10ns_3ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
ama_addmuladd_24s_24s_10ns_3ns_32_4_1_U220(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_62_2_reg_13173),
    .din1(intermed_14_2_reg_12921),
    .din2(grp_fu_10031_p2),
    .din3(grp_fu_10031_p3),
    .ce(grp_fu_10031_ce),
    .dout(grp_fu_10031_p4)
);

krnl_idct_am_addmul_24s_24s_12ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 32 ))
am_addmul_24s_24s_12ns_32_4_1_U221(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_30_2_reg_12969),
    .din1(intermed_46_2_reg_13095),
    .din2(grp_fu_10041_p2),
    .ce(grp_fu_10041_ce),
    .dout(grp_fu_10041_p3)
);

krnl_idct_ama_addmuladd_24s_24s_11ns_3ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 3 ),
    .dout_WIDTH( 30 ))
ama_addmuladd_24s_24s_11ns_3ns_30_4_1_U222(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_22_2_reg_12945),
    .din1(intermed_54_2_reg_13139),
    .din2(grp_fu_10050_p2),
    .din3(grp_fu_10050_p3),
    .ce(grp_fu_10050_ce),
    .dout(grp_fu_10050_p4)
);

krnl_idct_mac_muladd_24s_13s_30ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_24s_13s_30ns_30_4_1_U223(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln100_32_reg_12873_pp0_iter6_reg),
    .din1(grp_fu_10060_p1),
    .din2(add_ln180_15_reg_13495),
    .ce(grp_fu_10060_ce),
    .dout(grp_fu_10060_p3)
);

krnl_idct_mac_muladd_24s_11ns_30ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_24s_11ns_30ns_30_4_1_U224(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln100_8_reg_12761_pp0_iter6_reg),
    .din1(grp_fu_10068_p1),
    .din2(add_ln180_15_reg_13495),
    .ce(grp_fu_10068_ce),
    .dout(grp_fu_10068_p3)
);

krnl_idct_mac_muladd_24s_12ns_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_12ns_32ns_32_4_1_U225(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_9_2_reg_12939_pp0_iter6_reg),
    .din1(grp_fu_10076_p1),
    .din2(grp_fu_9928_p4),
    .ce(grp_fu_10076_ce),
    .dout(grp_fu_10076_p3)
);

krnl_idct_mac_muladd_24s_13s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_13s_32ns_32_4_1_U226(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_57_2_reg_13201),
    .din1(grp_fu_10086_p1),
    .din2(grp_fu_9928_p4),
    .ce(grp_fu_10086_ce),
    .dout(grp_fu_10086_p3)
);

krnl_idct_mac_muladd_24s_11s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_11s_32ns_32_4_1_U227(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_41_2_reg_13123),
    .din1(grp_fu_10096_p1),
    .din2(or_ln173_1_fu_6776_p2),
    .ce(grp_fu_10096_ce),
    .dout(grp_fu_10096_p3)
);

krnl_idct_mac_muladd_24s_13s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_13s_32ns_32_4_1_U228(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_25_2_reg_12987_pp0_iter6_reg),
    .din1(grp_fu_10106_p1),
    .din2(or_ln173_1_fu_6776_p2),
    .ce(grp_fu_10106_ce),
    .dout(grp_fu_10106_p3)
);

krnl_idct_mac_muladd_24s_12ns_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_12ns_32ns_32_4_1_U229(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_10_2_reg_12933_pp0_iter6_reg),
    .din1(grp_fu_10116_p1),
    .din2(grp_fu_9957_p4),
    .ce(grp_fu_10116_ce),
    .dout(grp_fu_10116_p3)
);

krnl_idct_mac_muladd_24s_13s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_13s_32ns_32_4_1_U230(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_58_2_reg_13195),
    .din1(grp_fu_10126_p1),
    .din2(grp_fu_9957_p4),
    .ce(grp_fu_10126_ce),
    .dout(grp_fu_10126_p3)
);

krnl_idct_mac_muladd_24s_11s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_11s_32ns_32_4_1_U231(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_42_2_reg_13117),
    .din1(grp_fu_10136_p1),
    .din2(or_ln173_2_fu_6781_p2),
    .ce(grp_fu_10136_ce),
    .dout(grp_fu_10136_p3)
);

krnl_idct_mac_muladd_24s_13s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_13s_32ns_32_4_1_U232(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_26_2_reg_12981_pp0_iter6_reg),
    .din1(grp_fu_10146_p1),
    .din2(or_ln173_2_fu_6781_p2),
    .ce(grp_fu_10146_ce),
    .dout(grp_fu_10146_p3)
);

krnl_idct_mac_muladd_24s_12ns_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_12ns_32ns_32_4_1_U233(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_13_2_reg_12927_pp0_iter6_reg),
    .din1(grp_fu_10156_p1),
    .din2(grp_fu_10002_p4),
    .ce(grp_fu_10156_ce),
    .dout(grp_fu_10156_p3)
);

krnl_idct_mac_muladd_24s_13s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_13s_32ns_32_4_1_U234(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_61_2_reg_13179),
    .din1(grp_fu_10166_p1),
    .din2(grp_fu_10002_p4),
    .ce(grp_fu_10166_ce),
    .dout(grp_fu_10166_p3)
);

krnl_idct_mac_muladd_24s_11s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_11s_32ns_32_4_1_U235(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_45_2_reg_13101),
    .din1(grp_fu_10176_p1),
    .din2(or_ln173_5_fu_6893_p2),
    .ce(grp_fu_10176_ce),
    .dout(grp_fu_10176_p3)
);

krnl_idct_mac_muladd_24s_13s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_13s_32ns_32_4_1_U236(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_29_2_reg_12975_pp0_iter6_reg),
    .din1(grp_fu_10186_p1),
    .din2(or_ln173_5_fu_6893_p2),
    .ce(grp_fu_10186_ce),
    .dout(grp_fu_10186_p3)
);

krnl_idct_mac_muladd_24s_12ns_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_12ns_32ns_32_4_1_U237(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_14_2_reg_12921_pp0_iter6_reg),
    .din1(grp_fu_10196_p1),
    .din2(grp_fu_10031_p4),
    .ce(grp_fu_10196_ce),
    .dout(grp_fu_10196_p3)
);

krnl_idct_mac_muladd_24s_13s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_13s_32ns_32_4_1_U238(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_62_2_reg_13173),
    .din1(grp_fu_10206_p1),
    .din2(grp_fu_10031_p4),
    .ce(grp_fu_10206_ce),
    .dout(grp_fu_10206_p3)
);

krnl_idct_mac_muladd_24s_11s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_11s_32ns_32_4_1_U239(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_46_2_reg_13095),
    .din1(grp_fu_10216_p1),
    .din2(or_ln173_6_fu_6898_p2),
    .ce(grp_fu_10216_ce),
    .dout(grp_fu_10216_p3)
);

krnl_idct_mac_muladd_24s_13s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_24s_13s_32ns_32_4_1_U240(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_30_2_reg_12969_pp0_iter6_reg),
    .din1(grp_fu_10226_p1),
    .din2(or_ln173_6_fu_6898_p2),
    .ce(grp_fu_10226_ce),
    .dout(grp_fu_10226_p3)
);

krnl_idct_mac_muladd_24s_13s_30ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_24s_13s_30ns_30_4_1_U241(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_49_2_reg_13162_pp0_iter7_reg),
    .din1(grp_fu_10236_p1),
    .din2(add_ln180_9_reg_13681),
    .ce(grp_fu_10236_ce),
    .dout(grp_fu_10236_p3)
);

krnl_idct_mac_muladd_24s_11ns_30ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_24s_11ns_30ns_30_4_1_U242(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_17_2_reg_12963_pp0_iter6_reg),
    .din1(grp_fu_10244_p1),
    .din2(add_ln180_9_reg_13681),
    .ce(grp_fu_10244_ce),
    .dout(grp_fu_10244_p3)
);

krnl_idct_mac_muladd_24s_13s_30ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_24s_13s_30ns_30_4_1_U243(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_50_2_reg_13156_pp0_iter7_reg),
    .din1(grp_fu_10252_p1),
    .din2(add_ln180_10_reg_13699),
    .ce(grp_fu_10252_ce),
    .dout(grp_fu_10252_p3)
);

krnl_idct_mac_muladd_24s_11ns_30ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_24s_11ns_30ns_30_4_1_U244(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_18_2_reg_12957_pp0_iter6_reg),
    .din1(grp_fu_10260_p1),
    .din2(add_ln180_10_reg_13699),
    .ce(grp_fu_10260_ce),
    .dout(grp_fu_10260_p3)
);

krnl_idct_mac_muladd_24s_13s_30ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_24s_13s_30ns_30_4_1_U245(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_53_2_reg_13145_pp0_iter7_reg),
    .din1(grp_fu_10268_p1),
    .din2(add_ln180_13_reg_13749),
    .ce(grp_fu_10268_ce),
    .dout(grp_fu_10268_p3)
);

krnl_idct_mac_muladd_24s_11ns_30ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_24s_11ns_30ns_30_4_1_U246(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_21_2_reg_12951_pp0_iter6_reg),
    .din1(grp_fu_10276_p1),
    .din2(add_ln180_13_reg_13749),
    .ce(grp_fu_10276_ce),
    .dout(grp_fu_10276_p3)
);

krnl_idct_mac_muladd_24s_13s_30ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_24s_13s_30ns_30_4_1_U247(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_54_2_reg_13139_pp0_iter7_reg),
    .din1(grp_fu_10284_p1),
    .din2(add_ln180_14_reg_13767),
    .ce(grp_fu_10284_ce),
    .dout(grp_fu_10284_p3)
);

krnl_idct_mac_muladd_24s_11ns_30ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 30 ))
mac_muladd_24s_11ns_30ns_30_4_1_U248(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(intermed_22_2_reg_12945_pp0_iter6_reg),
    .din1(grp_fu_10292_p1),
    .din2(add_ln180_14_reg_13767),
    .ce(grp_fu_10292_ce),
    .dout(grp_fu_10292_p3)
);

krnl_idct_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter10_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln246_fu_1167_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_248 <= i_4_fu_1173_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_248 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln116_1_reg_11455 <= add_ln116_1_fu_2274_p2;
        add_ln116_2_reg_11517 <= add_ln116_2_fu_2286_p2;
        add_ln116_3_reg_11579 <= add_ln116_3_fu_2298_p2;
        add_ln116_reg_11398 <= add_ln116_fu_2266_p2;
        add_ln119_1_reg_11460 <= add_ln119_1_fu_2278_p2;
        add_ln119_2_reg_11522 <= add_ln119_2_fu_2290_p2;
        add_ln119_3_reg_11584 <= add_ln119_3_fu_2302_p2;
        add_ln119_reg_11403 <= add_ln119_fu_2270_p2;
        add_ln124_reg_13257[26 : 11] <= add_ln124_fu_5602_p2[26 : 11];
        add_ln126_1_reg_11465 <= add_ln126_1_fu_2282_p2;
        add_ln126_2_reg_11527 <= add_ln126_2_fu_2294_p2;
        add_ln126_3_reg_11589 <= add_ln126_3_fu_2306_p2;
        add_ln127_5_reg_12541 <= add_ln127_5_fu_3668_p2;
        add_ln127_5_reg_12541_pp0_iter5_reg <= add_ln127_5_reg_12541;
        add_ln127_6_reg_12583 <= add_ln127_6_fu_3827_p2;
        add_ln127_6_reg_12583_pp0_iter5_reg <= add_ln127_6_reg_12583;
        add_ln127_7_reg_12625 <= add_ln127_7_fu_3986_p2;
        add_ln127_7_reg_12625_pp0_iter5_reg <= add_ln127_7_reg_12625;
        add_ln129_4_reg_12513 <= add_ln129_4_fu_3593_p2;
        add_ln129_4_reg_12513_pp0_iter5_reg <= add_ln129_4_reg_12513;
        add_ln131_4_reg_12519 <= add_ln131_4_fu_3605_p2;
        add_ln131_4_reg_12519_pp0_iter5_reg <= add_ln131_4_reg_12519;
        add_ln139_4_reg_12525 <= add_ln139_4_fu_3617_p2;
        add_ln139_5_reg_12547 <= add_ln139_5_fu_3712_p2;
        add_ln139_6_reg_12589 <= add_ln139_6_fu_3871_p2;
        add_ln139_7_reg_12631 <= add_ln139_7_fu_4030_p2;
        add_ln183_1_reg_13815 <= add_ln183_1_fu_7116_p2;
        add_ln183_2_reg_13837 <= add_ln183_2_fu_7228_p2;
        add_ln183_4_reg_13625 <= add_ln183_4_fu_6640_p2;
        add_ln183_5_reg_13879 <= add_ln183_5_fu_7376_p2;
        add_ln183_6_reg_13901 <= add_ln183_6_fu_7488_p2;
        add_ln183_7_reg_13647 <= add_ln183_7_fu_6752_p2;
        add_ln185_1_reg_13826 <= add_ln185_1_fu_7128_p2;
        add_ln185_2_reg_13848 <= add_ln185_2_fu_7240_p2;
        add_ln185_4_reg_13636 <= add_ln185_4_fu_6652_p2;
        add_ln185_5_reg_13890 <= add_ln185_5_fu_7388_p2;
        add_ln185_6_reg_13912 <= add_ln185_6_fu_7500_p2;
        add_ln185_7_reg_13658 <= add_ln185_7_fu_6764_p2;
        add_ln193_3_reg_13859 <= add_ln193_3_fu_7258_p2;
        add_ln193_4_reg_13869 <= add_ln193_4_fu_7276_p2;
        add_ln193_7_reg_13923 <= add_ln193_7_fu_7518_p2;
        add_ln193_reg_13805 <= add_ln193_fu_7016_p2;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln100_5_reg_12081 <= icmp_ln100_5_fu_2767_p2;
        icmp_ln100_5_reg_12081_pp0_iter4_reg <= icmp_ln100_5_reg_12081;
        icmp_ln100_5_reg_12081_pp0_iter5_reg <= icmp_ln100_5_reg_12081_pp0_iter4_reg;
        icmp_ln100_6_reg_12099 <= icmp_ln100_6_fu_2855_p2;
        icmp_ln100_6_reg_12099_pp0_iter4_reg <= icmp_ln100_6_reg_12099;
        icmp_ln100_6_reg_12099_pp0_iter5_reg <= icmp_ln100_6_reg_12099_pp0_iter4_reg;
        icmp_ln100_7_reg_12117 <= icmp_ln100_7_fu_2943_p2;
        icmp_ln100_7_reg_12117_pp0_iter4_reg <= icmp_ln100_7_reg_12117;
        icmp_ln100_7_reg_12117_pp0_iter5_reg <= icmp_ln100_7_reg_12117_pp0_iter4_reg;
        icmp_ln100_reg_11386 <= icmp_ln100_fu_2260_p2;
        icmp_ln100_reg_11386_pp0_iter3_reg <= icmp_ln100_reg_11386;
        icmp_ln100_reg_11386_pp0_iter4_reg <= icmp_ln100_reg_11386_pp0_iter3_reg;
        icmp_ln100_reg_11386_pp0_iter5_reg <= icmp_ln100_reg_11386_pp0_iter4_reg;
        icmp_ln100_reg_11386_pp0_iter6_reg <= icmp_ln100_reg_11386_pp0_iter5_reg;
        iivoutp_32_reg_13573 <= {{sub_ln201_fu_6297_p2[26:11]}};
        iivoutp_32_reg_13573_pp0_iter10_reg <= iivoutp_32_reg_13573_pp0_iter9_reg;
        iivoutp_32_reg_13573_pp0_iter8_reg <= iivoutp_32_reg_13573;
        iivoutp_32_reg_13573_pp0_iter9_reg <= iivoutp_32_reg_13573_pp0_iter8_reg;
        iivoutp_35_reg_13615 <= {{sub_ln201_3_fu_6520_p2[26:11]}};
        iivoutp_35_reg_13615_pp0_iter10_reg <= iivoutp_35_reg_13615_pp0_iter9_reg;
        iivoutp_35_reg_13615_pp0_iter8_reg <= iivoutp_35_reg_13615;
        iivoutp_35_reg_13615_pp0_iter9_reg <= iivoutp_35_reg_13615_pp0_iter8_reg;
        iivoutp_41_reg_14351 <= {{sub_ln202_1_fu_8692_p2[26:11]}};
        iivoutp_42_reg_14371 <= {{sub_ln202_2_fu_8802_p2[26:11]}};
        iivoutp_45_reg_14391 <= {{sub_ln202_5_fu_8912_p2[26:11]}};
        iivoutp_46_reg_14411 <= {{sub_ln202_6_fu_9022_p2[26:11]}};
        iivoutp_49_reg_14356 <= {{sub_ln203_1_fu_8708_p2[26:11]}};
        iivoutp_50_reg_14376 <= {{sub_ln203_2_fu_8818_p2[26:11]}};
        iivoutp_53_reg_14396 <= {{sub_ln203_5_fu_8928_p2[26:11]}};
        iivoutp_54_reg_14416 <= {{sub_ln203_6_fu_9038_p2[26:11]}};
        iivoutp_56_reg_13578 <= {{sub_ln204_fu_6313_p2[26:11]}};
        iivoutp_56_reg_13578_pp0_iter10_reg <= iivoutp_56_reg_13578_pp0_iter9_reg;
        iivoutp_56_reg_13578_pp0_iter8_reg <= iivoutp_56_reg_13578;
        iivoutp_56_reg_13578_pp0_iter9_reg <= iivoutp_56_reg_13578_pp0_iter8_reg;
        iivoutp_59_reg_13620 <= {{sub_ln204_3_fu_6536_p2[26:11]}};
        iivoutp_59_reg_13620_pp0_iter10_reg <= iivoutp_59_reg_13620_pp0_iter9_reg;
        iivoutp_59_reg_13620_pp0_iter8_reg <= iivoutp_59_reg_13620;
        iivoutp_59_reg_13620_pp0_iter9_reg <= iivoutp_59_reg_13620_pp0_iter8_reg;
        intermed_10_2_reg_12933 <= intermed_10_2_fu_4490_p3;
        intermed_10_2_reg_12933_pp0_iter6_reg <= intermed_10_2_reg_12933;
        intermed_13_2_reg_12927 <= intermed_13_2_fu_4478_p3;
        intermed_13_2_reg_12927_pp0_iter6_reg <= intermed_13_2_reg_12927;
        intermed_14_2_reg_12921 <= intermed_14_2_fu_4472_p3;
        intermed_14_2_reg_12921_pp0_iter6_reg <= intermed_14_2_reg_12921;
        intermed_17_2_reg_12963 <= intermed_17_2_fu_4642_p3;
        intermed_17_2_reg_12963_pp0_iter6_reg <= intermed_17_2_reg_12963;
        intermed_18_2_reg_12957 <= intermed_18_2_fu_4636_p3;
        intermed_18_2_reg_12957_pp0_iter6_reg <= intermed_18_2_reg_12957;
        intermed_21_2_reg_12951 <= intermed_21_2_fu_4624_p3;
        intermed_21_2_reg_12951_pp0_iter6_reg <= intermed_21_2_reg_12951;
        intermed_22_2_reg_12945 <= intermed_22_2_fu_4618_p3;
        intermed_22_2_reg_12945_pp0_iter6_reg <= intermed_22_2_reg_12945;
        intermed_25_2_reg_12987 <= intermed_25_2_fu_4788_p3;
        intermed_25_2_reg_12987_pp0_iter6_reg <= intermed_25_2_reg_12987;
        intermed_26_2_reg_12981 <= intermed_26_2_fu_4782_p3;
        intermed_26_2_reg_12981_pp0_iter6_reg <= intermed_26_2_reg_12981;
        intermed_29_2_reg_12975 <= intermed_29_2_fu_4770_p3;
        intermed_29_2_reg_12975_pp0_iter6_reg <= intermed_29_2_reg_12975;
        intermed_30_2_reg_12969 <= intermed_30_2_fu_4764_p3;
        intermed_30_2_reg_12969_pp0_iter6_reg <= intermed_30_2_reg_12969;
        intermed_9_2_reg_12939 <= intermed_9_2_fu_4496_p3;
        intermed_9_2_reg_12939_pp0_iter6_reg <= intermed_9_2_reg_12939;
        mul_ln116_1_reg_11931 <= grp_fu_2383_p2;
        mul_ln116_2_reg_11979 <= grp_fu_2471_p2;
        mul_ln116_3_reg_12027 <= grp_fu_2559_p2;
        mul_ln116_reg_11899 <= grp_fu_2310_p2;
        mul_ln117_1_reg_11937 <= grp_fu_2388_p2;
        mul_ln117_2_reg_11985 <= grp_fu_2476_p2;
        mul_ln117_3_reg_12033 <= grp_fu_2564_p2;
        mul_ln117_reg_11905 <= grp_fu_2315_p2;
        mul_ln118_1_reg_11942 <= grp_fu_2393_p2;
        mul_ln118_2_reg_11990 <= grp_fu_2481_p2;
        mul_ln118_3_reg_12038 <= grp_fu_2569_p2;
        mul_ln118_reg_11910 <= grp_fu_2320_p2;
        mul_ln119_1_reg_11947 <= grp_fu_2398_p2;
        mul_ln119_2_reg_11995 <= grp_fu_2486_p2;
        mul_ln119_3_reg_12043 <= grp_fu_2574_p2;
        mul_ln119_reg_11915 <= grp_fu_2325_p2;
        mul_ln120_1_reg_11953 <= grp_fu_2403_p2;
        mul_ln120_2_reg_12001 <= grp_fu_2491_p2;
        mul_ln120_3_reg_12049 <= grp_fu_2579_p2;
        mul_ln120_reg_11921 <= grp_fu_2330_p2;
        mul_ln121_1_reg_11958 <= grp_fu_2408_p2;
        mul_ln121_2_reg_12006 <= grp_fu_2496_p2;
        mul_ln121_3_reg_12054 <= grp_fu_2584_p2;
        mul_ln121_reg_11926 <= grp_fu_2335_p2;
        mul_ln126_1_reg_11963 <= grp_fu_2413_p2;
        mul_ln126_2_reg_12011 <= grp_fu_2501_p2;
        mul_ln126_3_reg_12059 <= grp_fu_2589_p2;
        mul_ln127_1_reg_11969 <= grp_fu_2418_p2;
        mul_ln127_2_reg_12017 <= grp_fu_2506_p2;
        mul_ln127_3_reg_12065 <= grp_fu_2594_p2;
        mul_ln128_1_reg_11974 <= grp_fu_2423_p2;
        mul_ln128_2_reg_12022 <= grp_fu_2511_p2;
        mul_ln128_3_reg_12070 <= grp_fu_2599_p2;
        mul_ln139_4_reg_13005 <= grp_fu_4199_p2;
        mul_ln139_5_reg_13015 <= grp_fu_4216_p2;
        mul_ln139_6_reg_13025 <= grp_fu_4257_p2;
        mul_ln139_7_reg_13035 <= grp_fu_4298_p2;
        mul_ln140_4_reg_13010 <= grp_fu_4204_p2;
        mul_ln140_5_reg_13020 <= grp_fu_4221_p2;
        mul_ln140_6_reg_13030 <= grp_fu_4262_p2;
        mul_ln140_7_reg_13040 <= grp_fu_4303_p2;
        mul_ln193_3_reg_14171 <= grp_fu_7801_p2;
        mul_ln193_4_reg_14181 <= grp_fu_7819_p2;
        mul_ln193_7_reg_14211 <= grp_fu_8087_p2;
        mul_ln193_reg_14141 <= grp_fu_7533_p2;
        mul_ln194_3_reg_14176 <= grp_fu_7810_p2;
        mul_ln194_4_reg_14186 <= grp_fu_7828_p2;
        mul_ln194_7_reg_14216 <= grp_fu_8096_p2;
        mul_ln194_reg_14146 <= grp_fu_7542_p2;
        mul_ln91_1_reg_11408 <= grp_fu_9190_p2;
        mul_ln91_1_reg_11408_pp0_iter3_reg <= mul_ln91_1_reg_11408;
        mul_ln91_1_reg_11408_pp0_iter4_reg <= mul_ln91_1_reg_11408_pp0_iter3_reg;
        mul_ln91_2_reg_11470 <= grp_fu_9244_p2;
        mul_ln91_2_reg_11470_pp0_iter3_reg <= mul_ln91_2_reg_11470;
        mul_ln91_2_reg_11470_pp0_iter4_reg <= mul_ln91_2_reg_11470_pp0_iter3_reg;
        mul_ln91_3_reg_11532 <= grp_fu_9298_p2;
        mul_ln91_3_reg_11532_pp0_iter3_reg <= mul_ln91_3_reg_11532;
        mul_ln91_3_reg_11532_pp0_iter4_reg <= mul_ln91_3_reg_11532_pp0_iter3_reg;
        mul_ln91_reg_11344_pp0_iter3_reg <= mul_ln91_reg_11344;
        mul_ln91_reg_11344_pp0_iter4_reg <= mul_ln91_reg_11344_pp0_iter3_reg;
        mul_ln91_reg_11344_pp0_iter5_reg <= mul_ln91_reg_11344_pp0_iter4_reg;
        mul_ln92_1_reg_11414 <= grp_fu_9196_p2;
        mul_ln92_2_reg_11476 <= grp_fu_9250_p2;
        mul_ln92_3_reg_11538 <= grp_fu_9304_p2;
        mul_ln93_1_reg_11419 <= grp_fu_9202_p2;
        mul_ln93_2_reg_11481 <= grp_fu_9256_p2;
        mul_ln93_3_reg_11543 <= grp_fu_9310_p2;
        mul_ln94_1_reg_11425 <= grp_fu_9209_p2;
        mul_ln94_2_reg_11487 <= grp_fu_9263_p2;
        mul_ln94_3_reg_11549 <= grp_fu_9317_p2;
        mul_ln95_1_reg_11431 <= grp_fu_9216_p2;
        mul_ln95_2_reg_11493 <= grp_fu_9270_p2;
        mul_ln95_3_reg_11555 <= grp_fu_9324_p2;
        mul_ln95_reg_11366 <= grp_fu_9158_p2;
        mul_ln96_1_reg_11437 <= grp_fu_9223_p2;
        mul_ln96_2_reg_11499 <= grp_fu_9277_p2;
        mul_ln96_3_reg_11561 <= grp_fu_9331_p2;
        mul_ln96_reg_11371 <= grp_fu_9166_p2;
        mul_ln97_1_reg_11443 <= grp_fu_9230_p2;
        mul_ln97_2_reg_11505 <= grp_fu_9284_p2;
        mul_ln97_3_reg_11567 <= grp_fu_9338_p2;
        mul_ln97_reg_11376 <= grp_fu_9174_p2;
        mul_ln98_1_reg_11449 <= grp_fu_9237_p2;
        mul_ln98_2_reg_11511 <= grp_fu_9291_p2;
        mul_ln98_3_reg_11573 <= grp_fu_9345_p2;
        mul_ln98_reg_11381 <= grp_fu_9182_p2;
        shl_ln92_5_reg_12075[31 : 11] <= shl_ln92_5_fu_2730_p3[31 : 11];
        shl_ln92_6_reg_12093[31 : 11] <= shl_ln92_6_fu_2818_p3[31 : 11];
        shl_ln92_7_reg_12111[31 : 11] <= shl_ln92_7_fu_2906_p3[31 : 11];
        sub_ln125_1_reg_12435[31 : 11] <= sub_ln125_1_fu_3270_p2[31 : 11];
        sub_ln125_2_reg_12461[31 : 11] <= sub_ln125_2_fu_3373_p2[31 : 11];
        sub_ln125_3_reg_12487[31 : 11] <= sub_ln125_3_fu_3476_p2[31 : 11];
        sub_ln125_5_reg_12535[31 : 11] <= sub_ln125_5_fu_3663_p2[31 : 11];
        sub_ln125_5_reg_12535_pp0_iter5_reg[31 : 11] <= sub_ln125_5_reg_12535[31 : 11];
        sub_ln125_6_reg_12577[31 : 11] <= sub_ln125_6_fu_3822_p2[31 : 11];
        sub_ln125_6_reg_12577_pp0_iter5_reg[31 : 11] <= sub_ln125_6_reg_12577[31 : 11];
        sub_ln125_7_reg_12619[31 : 11] <= sub_ln125_7_fu_3981_p2[31 : 11];
        sub_ln125_7_reg_12619_pp0_iter5_reg[31 : 11] <= sub_ln125_7_reg_12619[31 : 11];
        sub_ln125_reg_13263[26 : 11] <= sub_ln125_fu_5608_p2[26 : 11];
        sub_ln140_4_reg_12530 <= sub_ln140_4_fu_3623_p2;
        sub_ln140_5_reg_12552 <= sub_ln140_5_fu_3718_p2;
        sub_ln140_6_reg_12594 <= sub_ln140_6_fu_3877_p2;
        sub_ln140_7_reg_12636 <= sub_ln140_7_fu_4036_p2;
        sub_ln179_3_reg_13583[26 : 8] <= sub_ln179_3_fu_6429_p2[26 : 8];
        sub_ln179_3_reg_13583_pp0_iter8_reg[26 : 8] <= sub_ln179_3_reg_13583[26 : 8];
        sub_ln179_3_reg_13583_pp0_iter9_reg[26 : 8] <= sub_ln179_3_reg_13583_pp0_iter8_reg[26 : 8];
        sub_ln179_reg_13541[26 : 8] <= sub_ln179_fu_6206_p2[26 : 8];
        sub_ln179_reg_13541_pp0_iter8_reg[26 : 8] <= sub_ln179_reg_13541[26 : 8];
        sub_ln179_reg_13541_pp0_iter9_reg[26 : 8] <= sub_ln179_reg_13541_pp0_iter8_reg[26 : 8];
        sub_ln184_1_reg_13821 <= sub_ln184_1_fu_7122_p2;
        sub_ln184_2_reg_13843 <= sub_ln184_2_fu_7234_p2;
        sub_ln184_3_reg_13595 <= sub_ln184_3_fu_6458_p2;
        sub_ln184_4_reg_13631 <= sub_ln184_4_fu_6646_p2;
        sub_ln184_5_reg_13885 <= sub_ln184_5_fu_7382_p2;
        sub_ln184_6_reg_13907 <= sub_ln184_6_fu_7494_p2;
        sub_ln184_7_reg_13653 <= sub_ln184_7_fu_6758_p2;
        sub_ln184_reg_13553 <= sub_ln184_fu_6235_p2;
        sub_ln186_1_reg_13832 <= sub_ln186_1_fu_7134_p2;
        sub_ln186_2_reg_13854 <= sub_ln186_2_fu_7246_p2;
        sub_ln186_3_reg_13600 <= sub_ln186_3_fu_6470_p2;
        sub_ln186_4_reg_13642 <= sub_ln186_4_fu_6658_p2;
        sub_ln186_5_reg_13896 <= sub_ln186_5_fu_7394_p2;
        sub_ln186_6_reg_13918 <= sub_ln186_6_fu_7506_p2;
        sub_ln186_7_reg_13664 <= sub_ln186_7_fu_6770_p2;
        sub_ln186_reg_13558 <= sub_ln186_fu_6247_p2;
        sub_ln194_3_reg_13864 <= sub_ln194_3_fu_7264_p2;
        sub_ln194_4_reg_13874 <= sub_ln194_4_fu_7282_p2;
        sub_ln194_7_reg_13928 <= sub_ln194_7_fu_7524_p2;
        sub_ln194_reg_13810 <= sub_ln194_fu_7022_p2;
        tmp_6_reg_13289 <= {{select_ln90_fu_5582_p3[26:8]}};
        trunc_ln13_reg_13563 <= {{add_ln197_fu_6265_p2[26:11]}};
        trunc_ln13_reg_13563_pp0_iter10_reg <= trunc_ln13_reg_13563_pp0_iter9_reg;
        trunc_ln13_reg_13563_pp0_iter8_reg <= trunc_ln13_reg_13563;
        trunc_ln13_reg_13563_pp0_iter9_reg <= trunc_ln13_reg_13563_pp0_iter8_reg;
        trunc_ln16_reg_13568 <= {{add_ln200_fu_6281_p2[26:11]}};
        trunc_ln16_reg_13568_pp0_iter10_reg <= trunc_ln16_reg_13568_pp0_iter9_reg;
        trunc_ln16_reg_13568_pp0_iter8_reg <= trunc_ln16_reg_13568;
        trunc_ln16_reg_13568_pp0_iter9_reg <= trunc_ln16_reg_13568_pp0_iter8_reg;
        trunc_ln181_3_reg_13589 <= {{trunc_ln181_3_fu_6434_p1[29:3]}};
        trunc_ln181_3_reg_13589_pp0_iter8_reg <= trunc_ln181_3_reg_13589;
        trunc_ln181_3_reg_13589_pp0_iter9_reg <= trunc_ln181_3_reg_13589_pp0_iter8_reg;
        trunc_ln197_3_reg_13605 <= {{add_ln197_3_fu_6488_p2[26:11]}};
        trunc_ln197_3_reg_13605_pp0_iter10_reg <= trunc_ln197_3_reg_13605_pp0_iter9_reg;
        trunc_ln197_3_reg_13605_pp0_iter8_reg <= trunc_ln197_3_reg_13605;
        trunc_ln197_3_reg_13605_pp0_iter9_reg <= trunc_ln197_3_reg_13605_pp0_iter8_reg;
        trunc_ln198_1_reg_14341 <= {{add_ln198_1_fu_8660_p2[26:11]}};
        trunc_ln198_2_reg_14361 <= {{add_ln198_2_fu_8770_p2[26:11]}};
        trunc_ln198_5_reg_14381 <= {{add_ln198_5_fu_8880_p2[26:11]}};
        trunc_ln198_6_reg_14401 <= {{add_ln198_6_fu_8990_p2[26:11]}};
        trunc_ln199_1_reg_14346 <= {{add_ln199_1_fu_8676_p2[26:11]}};
        trunc_ln199_2_reg_14366 <= {{add_ln199_2_fu_8786_p2[26:11]}};
        trunc_ln199_5_reg_14386 <= {{add_ln199_5_fu_8896_p2[26:11]}};
        trunc_ln199_6_reg_14406 <= {{add_ln199_6_fu_9006_p2[26:11]}};
        trunc_ln1_reg_12916 <= {{add_ln140_fu_4347_p2[31:8]}};
        trunc_ln1_reg_12916_pp0_iter6_reg <= trunc_ln1_reg_12916;
        trunc_ln200_3_reg_13610 <= {{add_ln200_3_fu_6504_p2[26:11]}};
        trunc_ln200_3_reg_13610_pp0_iter10_reg <= trunc_ln200_3_reg_13610_pp0_iter9_reg;
        trunc_ln200_3_reg_13610_pp0_iter8_reg <= trunc_ln200_3_reg_13610;
        trunc_ln200_3_reg_13610_pp0_iter9_reg <= trunc_ln200_3_reg_13610_pp0_iter8_reg;
        trunc_ln8_reg_13547 <= {{trunc_ln8_fu_6211_p1[29:3]}};
        trunc_ln8_reg_13547_pp0_iter8_reg <= trunc_ln8_reg_13547;
        trunc_ln8_reg_13547_pp0_iter9_reg <= trunc_ln8_reg_13547_pp0_iter8_reg;
        trunc_ln93_reg_11349 <= trunc_ln93_fu_2221_p1;
        trunc_ln93_reg_11349_pp0_iter3_reg <= trunc_ln93_reg_11349;
        trunc_ln93_reg_11349_pp0_iter4_reg <= trunc_ln93_reg_11349_pp0_iter3_reg;
        trunc_ln93_reg_11349_pp0_iter5_reg <= trunc_ln93_reg_11349_pp0_iter4_reg;
        trunc_ln94_reg_11354 <= trunc_ln94_fu_2224_p1;
        trunc_ln95_reg_11360 <= trunc_ln95_fu_2227_p1;
        trunc_ln9_reg_12911 <= {{add_ln139_1_fu_4332_p2[31:8]}};
        trunc_ln9_reg_12911_pp0_iter6_reg <= trunc_ln9_reg_12911;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln116_4_reg_11703 <= add_ln116_4_fu_2656_p2;
        add_ln116_5_reg_11760 <= add_ln116_5_fu_2664_p2;
        add_ln116_6_reg_11822 <= add_ln116_6_fu_2676_p2;
        add_ln116_7_reg_11884 <= add_ln116_7_fu_2688_p2;
        add_ln119_4_reg_11708 <= add_ln119_4_fu_2660_p2;
        add_ln119_5_reg_11765 <= add_ln119_5_fu_2668_p2;
        add_ln119_6_reg_11827 <= add_ln119_6_fu_2680_p2;
        add_ln119_7_reg_11889 <= add_ln119_7_fu_2692_p2;
        add_ln126_5_reg_11770 <= add_ln126_5_fu_2672_p2;
        add_ln126_6_reg_11832 <= add_ln126_6_fu_2684_p2;
        add_ln126_7_reg_11894 <= add_ln126_7_fu_2696_p2;
        add_ln127_1_reg_12151 <= add_ln127_1_fu_3078_p2;
        add_ln127_1_reg_12151_pp0_iter5_reg <= add_ln127_1_reg_12151;
        add_ln127_2_reg_12185 <= add_ln127_2_fu_3138_p2;
        add_ln127_2_reg_12185_pp0_iter5_reg <= add_ln127_2_reg_12185;
        add_ln127_3_reg_12219 <= add_ln127_3_fu_3198_p2;
        add_ln127_3_reg_12219_pp0_iter5_reg <= add_ln127_3_reg_12219;
        add_ln127_reg_12661_pp0_iter6_reg <= add_ln127_reg_12661;
        add_ln128_1_reg_12157 <= add_ln128_1_fu_3082_p2;
        add_ln128_2_reg_12191 <= add_ln128_2_fu_3142_p2;
        add_ln128_3_reg_12225 <= add_ln128_3_fu_3202_p2;
        add_ln128_reg_12667_pp0_iter6_reg <= add_ln128_reg_12667;
        add_ln129_1_reg_12163 <= add_ln129_1_fu_3086_p2;
        add_ln129_2_reg_12197 <= add_ln129_2_fu_3146_p2;
        add_ln129_3_reg_12231 <= add_ln129_3_fu_3206_p2;
        add_ln129_reg_12129 <= add_ln129_fu_3026_p2;
        add_ln129_reg_12129_pp0_iter5_reg <= add_ln129_reg_12129;
        add_ln129_reg_12129_pp0_iter6_reg <= add_ln129_reg_12129_pp0_iter5_reg;
        add_ln131_1_reg_12169 <= add_ln131_1_fu_3098_p2;
        add_ln131_2_reg_12203 <= add_ln131_2_fu_3158_p2;
        add_ln131_3_reg_12237 <= add_ln131_3_fu_3218_p2;
        add_ln131_reg_12135 <= add_ln131_fu_3038_p2;
        add_ln131_reg_12135_pp0_iter5_reg <= add_ln131_reg_12135;
        add_ln131_reg_12135_pp0_iter6_reg <= add_ln131_reg_12135_pp0_iter5_reg;
        add_ln139_2_reg_12209 <= add_ln139_2_fu_3170_p2;
        add_ln139_3_reg_12243 <= add_ln139_3_fu_3230_p2;
        add_ln139_8_reg_12175 <= add_ln139_8_fu_3110_p2;
        add_ln139_reg_12141 <= add_ln139_fu_3050_p2;
        add_ln160_1_reg_13405[26 : 8] <= add_ln160_1_fu_5881_p2[26 : 8];
        add_ln160_1_reg_13405_pp0_iter8_reg[26 : 8] <= add_ln160_1_reg_13405[26 : 8];
        add_ln160_2_reg_13411[26 : 8] <= add_ln160_2_fu_5911_p2[26 : 8];
        add_ln160_2_reg_13411_pp0_iter8_reg[26 : 8] <= add_ln160_2_reg_13411[26 : 8];
        add_ln160_3_reg_13417[26 : 8] <= add_ln160_3_fu_5941_p2[26 : 8];
        add_ln160_4_reg_13441[26 : 8] <= add_ln160_4_fu_5976_p2[26 : 8];
        add_ln160_5_reg_13465[26 : 8] <= add_ln160_5_fu_6011_p2[26 : 8];
        add_ln160_5_reg_13465_pp0_iter8_reg[26 : 8] <= add_ln160_5_reg_13465[26 : 8];
        add_ln160_6_reg_13471[26 : 8] <= add_ln160_6_fu_6041_p2[26 : 8];
        add_ln160_6_reg_13471_pp0_iter8_reg[26 : 8] <= add_ln160_6_reg_13471[26 : 8];
        add_ln160_7_reg_13477[26 : 8] <= add_ln160_7_fu_6071_p2[26 : 8];
        add_ln160_reg_13381[26 : 8] <= add_ln160_fu_5846_p2[26 : 8];
        add_ln193_2_reg_13997 <= add_ln193_2_fu_7726_p2;
        add_ln193_5_reg_14059 <= add_ln193_5_fu_7887_p2;
        add_ln193_6_reg_14101 <= add_ln193_6_fu_8012_p2;
        add_ln193_8_reg_13955 <= add_ln193_8_fu_7601_p2;
        icmp_ln100_1_reg_11600 <= icmp_ln100_1_fu_2377_p2;
        icmp_ln100_1_reg_11600_pp0_iter4_reg <= icmp_ln100_1_reg_11600;
        icmp_ln100_1_reg_11600_pp0_iter5_reg <= icmp_ln100_1_reg_11600_pp0_iter4_reg;
        icmp_ln100_2_reg_11618 <= icmp_ln100_2_fu_2465_p2;
        icmp_ln100_2_reg_11618_pp0_iter4_reg <= icmp_ln100_2_reg_11618;
        icmp_ln100_2_reg_11618_pp0_iter5_reg <= icmp_ln100_2_reg_11618_pp0_iter4_reg;
        icmp_ln100_3_reg_11636 <= icmp_ln100_3_fu_2553_p2;
        icmp_ln100_3_reg_11636_pp0_iter4_reg <= icmp_ln100_3_reg_11636;
        icmp_ln100_3_reg_11636_pp0_iter5_reg <= icmp_ln100_3_reg_11636_pp0_iter4_reg;
        icmp_ln100_4_reg_11691 <= icmp_ln100_4_fu_2650_p2;
        icmp_ln100_4_reg_11691_pp0_iter4_reg <= icmp_ln100_4_reg_11691;
        icmp_ln100_4_reg_11691_pp0_iter5_reg <= icmp_ln100_4_reg_11691_pp0_iter4_reg;
        icmp_ln246_reg_10696 <= icmp_ln246_fu_1167_p2;
        iivoutp_33_reg_13975 <= {{sub_ln201_1_fu_7643_p2[26:11]}};
        iivoutp_33_reg_13975_pp0_iter10_reg <= iivoutp_33_reg_13975;
        iivoutp_33_reg_13975_pp0_iter11_reg <= iivoutp_33_reg_13975_pp0_iter10_reg;
        iivoutp_34_reg_14017 <= {{sub_ln201_2_fu_7768_p2[26:11]}};
        iivoutp_34_reg_14017_pp0_iter10_reg <= iivoutp_34_reg_14017;
        iivoutp_34_reg_14017_pp0_iter11_reg <= iivoutp_34_reg_14017_pp0_iter10_reg;
        iivoutp_36_reg_13727 <= {{sub_ln201_4_fu_6863_p2[26:11]}};
        iivoutp_36_reg_13727_pp0_iter10_reg <= iivoutp_36_reg_13727_pp0_iter9_reg;
        iivoutp_36_reg_13727_pp0_iter11_reg <= iivoutp_36_reg_13727_pp0_iter10_reg;
        iivoutp_36_reg_13727_pp0_iter9_reg <= iivoutp_36_reg_13727;
        iivoutp_37_reg_14079 <= {{sub_ln201_5_fu_7929_p2[26:11]}};
        iivoutp_37_reg_14079_pp0_iter10_reg <= iivoutp_37_reg_14079;
        iivoutp_37_reg_14079_pp0_iter11_reg <= iivoutp_37_reg_14079_pp0_iter10_reg;
        iivoutp_38_reg_14121 <= {{sub_ln201_6_fu_8054_p2[26:11]}};
        iivoutp_38_reg_14121_pp0_iter10_reg <= iivoutp_38_reg_14121;
        iivoutp_38_reg_14121_pp0_iter11_reg <= iivoutp_38_reg_14121_pp0_iter10_reg;
        iivoutp_39_reg_13795 <= {{sub_ln201_7_fu_6980_p2[26:11]}};
        iivoutp_39_reg_13795_pp0_iter10_reg <= iivoutp_39_reg_13795_pp0_iter9_reg;
        iivoutp_39_reg_13795_pp0_iter11_reg <= iivoutp_39_reg_13795_pp0_iter10_reg;
        iivoutp_39_reg_13795_pp0_iter9_reg <= iivoutp_39_reg_13795;
        iivoutp_40_reg_14231 <= {{sub_ln202_fu_8252_p2[26:11]}};
        iivoutp_40_reg_14231_pp0_iter11_reg <= iivoutp_40_reg_14231;
        iivoutp_43_reg_14271 <= {{sub_ln202_3_fu_8362_p2[26:11]}};
        iivoutp_43_reg_14271_pp0_iter11_reg <= iivoutp_43_reg_14271;
        iivoutp_44_reg_14291 <= {{sub_ln202_4_fu_8472_p2[26:11]}};
        iivoutp_44_reg_14291_pp0_iter11_reg <= iivoutp_44_reg_14291;
        iivoutp_47_reg_14331 <= {{sub_ln202_7_fu_8582_p2[26:11]}};
        iivoutp_47_reg_14331_pp0_iter11_reg <= iivoutp_47_reg_14331;
        iivoutp_48_reg_14236 <= {{sub_ln203_fu_8268_p2[26:11]}};
        iivoutp_48_reg_14236_pp0_iter11_reg <= iivoutp_48_reg_14236;
        iivoutp_51_reg_14276 <= {{sub_ln203_3_fu_8378_p2[26:11]}};
        iivoutp_51_reg_14276_pp0_iter11_reg <= iivoutp_51_reg_14276;
        iivoutp_52_reg_14296 <= {{sub_ln203_4_fu_8488_p2[26:11]}};
        iivoutp_52_reg_14296_pp0_iter11_reg <= iivoutp_52_reg_14296;
        iivoutp_55_reg_14336 <= {{sub_ln203_7_fu_8598_p2[26:11]}};
        iivoutp_55_reg_14336_pp0_iter11_reg <= iivoutp_55_reg_14336;
        iivoutp_57_reg_13980 <= {{sub_ln204_1_fu_7658_p2[26:11]}};
        iivoutp_57_reg_13980_pp0_iter10_reg <= iivoutp_57_reg_13980;
        iivoutp_57_reg_13980_pp0_iter11_reg <= iivoutp_57_reg_13980_pp0_iter10_reg;
        iivoutp_58_reg_14022 <= {{sub_ln204_2_fu_7783_p2[26:11]}};
        iivoutp_58_reg_14022_pp0_iter10_reg <= iivoutp_58_reg_14022;
        iivoutp_58_reg_14022_pp0_iter11_reg <= iivoutp_58_reg_14022_pp0_iter10_reg;
        iivoutp_60_reg_13732 <= {{sub_ln204_4_fu_6878_p2[26:11]}};
        iivoutp_60_reg_13732_pp0_iter10_reg <= iivoutp_60_reg_13732_pp0_iter9_reg;
        iivoutp_60_reg_13732_pp0_iter11_reg <= iivoutp_60_reg_13732_pp0_iter10_reg;
        iivoutp_60_reg_13732_pp0_iter9_reg <= iivoutp_60_reg_13732;
        iivoutp_61_reg_14084 <= {{sub_ln204_5_fu_7944_p2[26:11]}};
        iivoutp_61_reg_14084_pp0_iter10_reg <= iivoutp_61_reg_14084;
        iivoutp_61_reg_14084_pp0_iter11_reg <= iivoutp_61_reg_14084_pp0_iter10_reg;
        iivoutp_62_reg_14126 <= {{sub_ln204_6_fu_8069_p2[26:11]}};
        iivoutp_62_reg_14126_pp0_iter10_reg <= iivoutp_62_reg_14126;
        iivoutp_62_reg_14126_pp0_iter11_reg <= iivoutp_62_reg_14126_pp0_iter10_reg;
        iivoutp_63_reg_13800 <= {{sub_ln204_7_fu_6995_p2[26:11]}};
        iivoutp_63_reg_13800_pp0_iter10_reg <= iivoutp_63_reg_13800_pp0_iter9_reg;
        iivoutp_63_reg_13800_pp0_iter11_reg <= iivoutp_63_reg_13800_pp0_iter10_reg;
        iivoutp_63_reg_13800_pp0_iter9_reg <= iivoutp_63_reg_13800;
        intermed_11_2_reg_12707 <= intermed_11_2_fu_4119_p3;
        intermed_12_2_reg_12701 <= intermed_12_2_fu_4113_p3;
        intermed_16_2_reg_12755 <= intermed_16_2_fu_4156_p3;
        intermed_16_3_reg_12725[23 : 3] <= intermed_16_3_fu_4137_p3[23 : 3];
        intermed_19_2_reg_12749 <= intermed_19_2_fu_4150_p3;
        intermed_20_2_reg_12743 <= intermed_20_2_fu_4144_p3;
        intermed_20_2_reg_12743_pp0_iter6_reg <= intermed_20_2_reg_12743;
        intermed_24_2_reg_12797 <= intermed_24_2_fu_4187_p3;
        intermed_24_3_reg_12767[23 : 3] <= intermed_24_3_fu_4168_p3[23 : 3];
        intermed_27_2_reg_12791 <= intermed_27_2_fu_4181_p3;
        intermed_28_2_reg_12785 <= intermed_28_2_fu_4175_p3;
        intermed_40_2_reg_12835 <= intermed_40_2_fu_4238_p3;
        intermed_40_3_reg_12815[23 : 3] <= intermed_40_3_fu_4209_p3[23 : 3];
        intermed_41_2_reg_13123 <= intermed_41_2_fu_5141_p3;
        intermed_42_2_reg_13117 <= intermed_42_2_fu_5135_p3;
        intermed_43_2_reg_12829 <= intermed_43_2_fu_4232_p3;
        intermed_44_2_reg_12823 <= intermed_44_2_fu_4226_p3;
        intermed_45_2_reg_13101 <= intermed_45_2_fu_5123_p3;
        intermed_46_2_reg_13095 <= intermed_46_2_fu_5117_p3;
        intermed_48_2_reg_12867 <= intermed_48_2_fu_4279_p3;
        intermed_48_3_reg_12847[23 : 3] <= intermed_48_3_fu_4250_p3[23 : 3];
        intermed_49_2_reg_13162 <= intermed_49_2_fu_5284_p3;
        intermed_49_2_reg_13162_pp0_iter7_reg <= intermed_49_2_reg_13162;
        intermed_50_2_reg_13156 <= intermed_50_2_fu_5278_p3;
        intermed_50_2_reg_13156_pp0_iter7_reg <= intermed_50_2_reg_13156;
        intermed_51_2_reg_12861 <= intermed_51_2_fu_4273_p3;
        intermed_52_2_reg_12855 <= intermed_52_2_fu_4267_p3;
        intermed_52_2_reg_12855_pp0_iter6_reg <= intermed_52_2_reg_12855;
        intermed_53_2_reg_13145 <= intermed_53_2_fu_5269_p3;
        intermed_53_2_reg_13145_pp0_iter7_reg <= intermed_53_2_reg_13145;
        intermed_54_2_reg_13139 <= intermed_54_2_fu_5263_p3;
        intermed_54_2_reg_13139_pp0_iter7_reg <= intermed_54_2_reg_13139;
        intermed_56_2_reg_12899 <= intermed_56_2_fu_4320_p3;
        intermed_56_3_reg_12879[23 : 3] <= intermed_56_3_fu_4291_p3[23 : 3];
        intermed_57_2_reg_13201 <= intermed_57_2_fu_5427_p3;
        intermed_58_2_reg_13195 <= intermed_58_2_fu_5421_p3;
        intermed_59_2_reg_12893 <= intermed_59_2_fu_4314_p3;
        intermed_60_2_reg_12887 <= intermed_60_2_fu_4308_p3;
        intermed_61_2_reg_13179 <= intermed_61_2_fu_5409_p3;
        intermed_62_2_reg_13173 <= intermed_62_2_fu_5403_p3;
        intermed_8_2_reg_12713 <= intermed_8_2_fu_4125_p3;
        intermed_8_3_reg_12683[23 : 3] <= intermed_8_3_fu_4106_p3[23 : 3];
        mul_ln116_4_reg_12253 <= grp_fu_2700_p2;
        mul_ln116_5_reg_12285 <= grp_fu_2773_p2;
        mul_ln116_6_reg_12333 <= grp_fu_2861_p2;
        mul_ln116_7_reg_12381 <= grp_fu_2949_p2;
        mul_ln117_4_reg_12259 <= grp_fu_2705_p2;
        mul_ln117_5_reg_12291 <= grp_fu_2778_p2;
        mul_ln117_6_reg_12339 <= grp_fu_2866_p2;
        mul_ln117_7_reg_12387 <= grp_fu_2954_p2;
        mul_ln118_4_reg_12264 <= grp_fu_2710_p2;
        mul_ln118_5_reg_12296 <= grp_fu_2783_p2;
        mul_ln118_6_reg_12344 <= grp_fu_2871_p2;
        mul_ln118_7_reg_12392 <= grp_fu_2959_p2;
        mul_ln119_4_reg_12269 <= grp_fu_2715_p2;
        mul_ln119_5_reg_12301 <= grp_fu_2788_p2;
        mul_ln119_6_reg_12349 <= grp_fu_2876_p2;
        mul_ln119_7_reg_12397 <= grp_fu_2964_p2;
        mul_ln120_4_reg_12275 <= grp_fu_2720_p2;
        mul_ln120_5_reg_12307 <= grp_fu_2793_p2;
        mul_ln120_6_reg_12355 <= grp_fu_2881_p2;
        mul_ln120_7_reg_12403 <= grp_fu_2969_p2;
        mul_ln121_4_reg_12280 <= grp_fu_2725_p2;
        mul_ln121_5_reg_12312 <= grp_fu_2798_p2;
        mul_ln121_6_reg_12360 <= grp_fu_2886_p2;
        mul_ln121_7_reg_12408 <= grp_fu_2974_p2;
        mul_ln126_5_reg_12317 <= grp_fu_2803_p2;
        mul_ln126_6_reg_12365 <= grp_fu_2891_p2;
        mul_ln126_7_reg_12413 <= grp_fu_2979_p2;
        mul_ln127_5_reg_12323 <= grp_fu_2808_p2;
        mul_ln127_6_reg_12371 <= grp_fu_2896_p2;
        mul_ln127_7_reg_12419 <= grp_fu_2984_p2;
        mul_ln128_5_reg_12328 <= grp_fu_2813_p2;
        mul_ln128_6_reg_12376 <= grp_fu_2901_p2;
        mul_ln128_7_reg_12424 <= grp_fu_2989_p2;
        mul_ln139_1_reg_12691 <= grp_fu_3285_p2;
        mul_ln139_2_reg_12733 <= grp_fu_3388_p2;
        mul_ln139_3_reg_12775 <= grp_fu_3491_p2;
        mul_ln139_reg_12673 <= grp_fu_3242_p2;
        mul_ln140_1_reg_12696 <= grp_fu_3290_p2;
        mul_ln140_2_reg_12738 <= grp_fu_3393_p2;
        mul_ln140_3_reg_12780 <= grp_fu_3496_p2;
        mul_ln140_reg_12678 <= grp_fu_3247_p2;
        mul_ln193_1_reg_14241 <= grp_fu_8105_p2;
        mul_ln193_2_reg_14251 <= grp_fu_8123_p2;
        mul_ln193_5_reg_14301 <= grp_fu_8141_p2;
        mul_ln193_6_reg_14311 <= grp_fu_8159_p2;
        mul_ln194_1_reg_14246 <= grp_fu_8114_p2;
        mul_ln194_2_reg_14256 <= grp_fu_8132_p2;
        mul_ln194_5_reg_14306 <= grp_fu_8150_p2;
        mul_ln194_6_reg_14316 <= grp_fu_8168_p2;
        mul_ln91_4_reg_11648 <= grp_fu_9352_p2;
        mul_ln91_4_reg_11648_pp0_iter4_reg <= mul_ln91_4_reg_11648;
        mul_ln91_4_reg_11648_pp0_iter5_reg <= mul_ln91_4_reg_11648_pp0_iter4_reg;
        mul_ln91_5_reg_11713 <= grp_fu_9414_p2;
        mul_ln91_5_reg_11713_pp0_iter4_reg <= mul_ln91_5_reg_11713;
        mul_ln91_6_reg_11775 <= grp_fu_9468_p2;
        mul_ln91_6_reg_11775_pp0_iter4_reg <= mul_ln91_6_reg_11775;
        mul_ln91_7_reg_11837 <= grp_fu_9522_p2;
        mul_ln91_7_reg_11837_pp0_iter4_reg <= mul_ln91_7_reg_11837;
        mul_ln92_5_reg_11719 <= grp_fu_9420_p2;
        mul_ln92_6_reg_11781 <= grp_fu_9474_p2;
        mul_ln92_7_reg_11843 <= grp_fu_9528_p2;
        mul_ln93_5_reg_11724 <= grp_fu_9426_p2;
        mul_ln93_6_reg_11786 <= grp_fu_9480_p2;
        mul_ln93_7_reg_11848 <= grp_fu_9534_p2;
        mul_ln94_5_reg_11730 <= grp_fu_9433_p2;
        mul_ln94_6_reg_11792 <= grp_fu_9487_p2;
        mul_ln94_7_reg_11854 <= grp_fu_9541_p2;
        mul_ln95_4_reg_11671 <= grp_fu_9382_p2;
        mul_ln95_5_reg_11736 <= grp_fu_9440_p2;
        mul_ln95_6_reg_11798 <= grp_fu_9494_p2;
        mul_ln95_7_reg_11860 <= grp_fu_9548_p2;
        mul_ln96_4_reg_11676 <= grp_fu_9390_p2;
        mul_ln96_5_reg_11742 <= grp_fu_9447_p2;
        mul_ln96_6_reg_11804 <= grp_fu_9501_p2;
        mul_ln96_7_reg_11866 <= grp_fu_9555_p2;
        mul_ln97_4_reg_11681 <= grp_fu_9398_p2;
        mul_ln97_5_reg_11748 <= grp_fu_9454_p2;
        mul_ln97_6_reg_11810 <= grp_fu_9508_p2;
        mul_ln97_7_reg_11872 <= grp_fu_9562_p2;
        mul_ln98_4_reg_11686 <= grp_fu_9406_p2;
        mul_ln98_5_reg_11754 <= grp_fu_9461_p2;
        mul_ln98_6_reg_11816 <= grp_fu_9515_p2;
        mul_ln98_7_reg_11878 <= grp_fu_9569_p2;
        select_ln100_16_reg_12803 <= select_ln100_16_fu_4193_p3;
        select_ln100_24_reg_12841 <= select_ln100_24_fu_4244_p3;
        select_ln100_32_reg_12873 <= select_ln100_32_fu_4285_p3;
        select_ln100_32_reg_12873_pp0_iter6_reg <= select_ln100_32_reg_12873;
        select_ln100_40_reg_12905 <= select_ln100_40_fu_4326_p3;
        select_ln100_42_reg_13217 <= select_ln100_42_fu_5449_p3;
        select_ln100_42_reg_13217_pp0_iter7_reg <= select_ln100_42_reg_13217;
        select_ln100_44_reg_13222 <= select_ln100_44_fu_5466_p3;
        select_ln100_44_reg_13222_pp0_iter7_reg <= select_ln100_44_reg_13222;
        select_ln100_44_reg_13222_pp0_iter8_reg <= select_ln100_44_reg_13222_pp0_iter7_reg;
        select_ln100_46_reg_13227 <= select_ln100_46_fu_5483_p3;
        select_ln100_46_reg_13227_pp0_iter7_reg <= select_ln100_46_reg_13227;
        select_ln100_46_reg_13227_pp0_iter8_reg <= select_ln100_46_reg_13227_pp0_iter7_reg;
        select_ln100_48_reg_13232 <= select_ln100_48_fu_5500_p3;
        select_ln100_48_reg_13232_pp0_iter7_reg <= select_ln100_48_reg_13232;
        select_ln100_50_reg_13237 <= select_ln100_50_fu_5517_p3;
        select_ln100_50_reg_13237_pp0_iter7_reg <= select_ln100_50_reg_13237;
        select_ln100_52_reg_13242 <= select_ln100_52_fu_5534_p3;
        select_ln100_52_reg_13242_pp0_iter7_reg <= select_ln100_52_reg_13242;
        select_ln100_52_reg_13242_pp0_iter8_reg <= select_ln100_52_reg_13242_pp0_iter7_reg;
        select_ln100_54_reg_13247 <= select_ln100_54_fu_5551_p3;
        select_ln100_54_reg_13247_pp0_iter7_reg <= select_ln100_54_reg_13247;
        select_ln100_54_reg_13247_pp0_iter8_reg <= select_ln100_54_reg_13247_pp0_iter7_reg;
        select_ln100_56_reg_13252 <= select_ln100_56_fu_5568_p3;
        select_ln100_56_reg_13252_pp0_iter7_reg <= select_ln100_56_reg_13252;
        select_ln100_8_reg_12761 <= select_ln100_8_fu_4162_p3;
        select_ln100_8_reg_12761_pp0_iter6_reg <= select_ln100_8_reg_12761;
        select_ln100_reg_12719 <= select_ln100_fu_4131_p3;
        shl_ln92_1_reg_11594[31 : 11] <= shl_ln92_1_fu_2340_p3[31 : 11];
        shl_ln92_1_reg_11594_pp0_iter4_reg[31 : 11] <= shl_ln92_1_reg_11594[31 : 11];
        shl_ln92_2_reg_11612[31 : 11] <= shl_ln92_2_fu_2428_p3[31 : 11];
        shl_ln92_2_reg_11612_pp0_iter4_reg[31 : 11] <= shl_ln92_2_reg_11612[31 : 11];
        shl_ln92_3_reg_11630[31 : 11] <= shl_ln92_3_fu_2516_p3[31 : 11];
        shl_ln92_3_reg_11630_pp0_iter4_reg[31 : 11] <= shl_ln92_3_reg_11630[31 : 11];
        sub_ln140_1_reg_12180 <= sub_ln140_1_fu_3116_p2;
        sub_ln140_2_reg_12214 <= sub_ln140_2_fu_3176_p2;
        sub_ln140_3_reg_12248 <= sub_ln140_3_fu_3236_p2;
        sub_ln140_reg_12146 <= sub_ln140_fu_3056_p2;
        sub_ln179_1_reg_13943[26 : 8] <= sub_ln179_1_fu_7560_p2[26 : 8];
        sub_ln179_1_reg_13943_pp0_iter10_reg[26 : 8] <= sub_ln179_1_reg_13943[26 : 8];
        sub_ln179_2_reg_13985[26 : 8] <= sub_ln179_2_fu_7685_p2[26 : 8];
        sub_ln179_2_reg_13985_pp0_iter10_reg[26 : 8] <= sub_ln179_2_reg_13985[26 : 8];
        sub_ln179_4_reg_13705[26 : 8] <= sub_ln179_4_fu_6798_p2[26 : 8];
        sub_ln179_4_reg_13705_pp0_iter9_reg[26 : 8] <= sub_ln179_4_reg_13705[26 : 8];
        sub_ln179_5_reg_14047[26 : 8] <= sub_ln179_5_fu_7846_p2[26 : 8];
        sub_ln179_5_reg_14047_pp0_iter10_reg[26 : 8] <= sub_ln179_5_reg_14047[26 : 8];
        sub_ln179_6_reg_14089[26 : 8] <= sub_ln179_6_fu_7971_p2[26 : 8];
        sub_ln179_6_reg_14089_pp0_iter10_reg[26 : 8] <= sub_ln179_6_reg_14089[26 : 8];
        sub_ln179_7_reg_13773[26 : 8] <= sub_ln179_7_fu_6915_p2[26 : 8];
        sub_ln179_7_reg_13773_pp0_iter9_reg[26 : 8] <= sub_ln179_7_reg_13773[26 : 8];
        sub_ln194_1_reg_13960 <= sub_ln194_1_fu_7607_p2;
        sub_ln194_2_reg_14002 <= sub_ln194_2_fu_7732_p2;
        sub_ln194_5_reg_14064 <= sub_ln194_5_fu_7893_p2;
        sub_ln194_6_reg_14106 <= sub_ln194_6_fu_8018_p2;
        trunc_ln14_reg_14221 <= {{add_ln198_fu_8220_p2[26:11]}};
        trunc_ln15_reg_14226 <= {{add_ln199_fu_8236_p2[26:11]}};
        trunc_ln181_1_reg_13949 <= {{trunc_ln181_1_fu_7565_p1[29:3]}};
        trunc_ln181_1_reg_13949_pp0_iter10_reg <= trunc_ln181_1_reg_13949;
        trunc_ln181_2_reg_13991 <= {{trunc_ln181_2_fu_7690_p1[29:3]}};
        trunc_ln181_2_reg_13991_pp0_iter10_reg <= trunc_ln181_2_reg_13991;
        trunc_ln181_4_reg_13711 <= {{trunc_ln181_4_fu_6803_p1[29:3]}};
        trunc_ln181_4_reg_13711_pp0_iter9_reg <= trunc_ln181_4_reg_13711;
        trunc_ln181_5_reg_14053 <= {{trunc_ln181_5_fu_7851_p1[29:3]}};
        trunc_ln181_5_reg_14053_pp0_iter10_reg <= trunc_ln181_5_reg_14053;
        trunc_ln181_6_reg_14095 <= {{trunc_ln181_6_fu_7976_p1[29:3]}};
        trunc_ln181_6_reg_14095_pp0_iter10_reg <= trunc_ln181_6_reg_14095;
        trunc_ln181_7_reg_13779 <= {{trunc_ln181_7_fu_6920_p1[29:3]}};
        trunc_ln181_7_reg_13779_pp0_iter9_reg <= trunc_ln181_7_reg_13779;
        trunc_ln197_1_reg_13965 <= {{add_ln197_1_fu_7613_p2[26:11]}};
        trunc_ln197_1_reg_13965_pp0_iter10_reg <= trunc_ln197_1_reg_13965;
        trunc_ln197_2_reg_14007 <= {{add_ln197_2_fu_7738_p2[26:11]}};
        trunc_ln197_2_reg_14007_pp0_iter10_reg <= trunc_ln197_2_reg_14007;
        trunc_ln197_4_reg_13717 <= {{add_ln197_4_fu_6833_p2[26:11]}};
        trunc_ln197_4_reg_13717_pp0_iter10_reg <= trunc_ln197_4_reg_13717_pp0_iter9_reg;
        trunc_ln197_4_reg_13717_pp0_iter9_reg <= trunc_ln197_4_reg_13717;
        trunc_ln197_5_reg_14069 <= {{add_ln197_5_fu_7899_p2[26:11]}};
        trunc_ln197_5_reg_14069_pp0_iter10_reg <= trunc_ln197_5_reg_14069;
        trunc_ln197_6_reg_14111 <= {{add_ln197_6_fu_8024_p2[26:11]}};
        trunc_ln197_6_reg_14111_pp0_iter10_reg <= trunc_ln197_6_reg_14111;
        trunc_ln197_7_reg_13785 <= {{add_ln197_7_fu_6950_p2[26:11]}};
        trunc_ln197_7_reg_13785_pp0_iter10_reg <= trunc_ln197_7_reg_13785_pp0_iter9_reg;
        trunc_ln197_7_reg_13785_pp0_iter9_reg <= trunc_ln197_7_reg_13785;
        trunc_ln198_3_reg_14261 <= {{add_ln198_3_fu_8330_p2[26:11]}};
        trunc_ln198_4_reg_14281 <= {{add_ln198_4_fu_8440_p2[26:11]}};
        trunc_ln198_7_reg_14321 <= {{add_ln198_7_fu_8550_p2[26:11]}};
        trunc_ln199_3_reg_14266 <= {{add_ln199_3_fu_8346_p2[26:11]}};
        trunc_ln199_4_reg_14286 <= {{add_ln199_4_fu_8456_p2[26:11]}};
        trunc_ln199_7_reg_14326 <= {{add_ln199_7_fu_8566_p2[26:11]}};
        trunc_ln200_1_reg_13970 <= {{add_ln200_1_fu_7628_p2[26:11]}};
        trunc_ln200_1_reg_13970_pp0_iter10_reg <= trunc_ln200_1_reg_13970;
        trunc_ln200_2_reg_14012 <= {{add_ln200_2_fu_7753_p2[26:11]}};
        trunc_ln200_2_reg_14012_pp0_iter10_reg <= trunc_ln200_2_reg_14012;
        trunc_ln200_4_reg_13722 <= {{add_ln200_4_fu_6848_p2[26:11]}};
        trunc_ln200_4_reg_13722_pp0_iter10_reg <= trunc_ln200_4_reg_13722_pp0_iter9_reg;
        trunc_ln200_4_reg_13722_pp0_iter9_reg <= trunc_ln200_4_reg_13722;
        trunc_ln200_5_reg_14074 <= {{add_ln200_5_fu_7914_p2[26:11]}};
        trunc_ln200_5_reg_14074_pp0_iter10_reg <= trunc_ln200_5_reg_14074;
        trunc_ln200_6_reg_14116 <= {{add_ln200_6_fu_8039_p2[26:11]}};
        trunc_ln200_6_reg_14116_pp0_iter10_reg <= trunc_ln200_6_reg_14116;
        trunc_ln200_7_reg_13790 <= {{add_ln200_7_fu_6965_p2[26:11]}};
        trunc_ln200_7_reg_13790_pp0_iter10_reg <= trunc_ln200_7_reg_13790_pp0_iter9_reg;
        trunc_ln200_7_reg_13790_pp0_iter9_reg <= trunc_ln200_7_reg_13790;
        trunc_ln93_2_reg_11654 <= trunc_ln93_2_fu_2611_p1;
        trunc_ln93_2_reg_11654_pp0_iter4_reg <= trunc_ln93_2_reg_11654;
        trunc_ln93_2_reg_11654_pp0_iter5_reg <= trunc_ln93_2_reg_11654_pp0_iter4_reg;
        trunc_ln94_1_reg_11659 <= trunc_ln94_1_fu_2614_p1;
        trunc_ln95_1_reg_11665 <= trunc_ln95_1_fu_2617_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln127_4_reg_12993 <= grp_fu_9602_p3;
        add_ln128_4_reg_12999 <= grp_fu_9609_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln127_reg_12661 <= grp_fu_9582_p3;
        add_ln128_reg_12667 <= grp_fu_9589_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln180_10_reg_13699 <= grp_fu_9976_p4;
        add_ln180_13_reg_13749 <= grp_fu_10021_p4;
        add_ln180_14_reg_13767 <= grp_fu_10050_p4;
        add_ln180_9_reg_13681 <= grp_fu_9947_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln180_12_reg_13459 <= grp_fu_9693_p4;
        add_ln180_15_reg_13495 <= grp_fu_9722_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln246_fu_1167_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cmp2_reg_10700 <= cmp2_fu_1179_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp2_reg_10700 == 1'd1) & (icmp_ln246_reg_10696 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        iiq_0_fu_300 <= iiq_0_1_fu_1190_p1;
        iiq_10_1_fu_260 <= {{iq4_i_dout[175:160]}};
        iiq_11_1_fu_256 <= {{iq4_i_dout[191:176]}};
        iiq_12_1_fu_252 <= {{iq4_i_dout[207:192]}};
        iiq_13_1_fu_304 <= {{iq4_i_dout[223:208]}};
        iiq_14_1_fu_308 <= {{iq4_i_dout[239:224]}};
        iiq_15_1_fu_312 <= {{iq4_i_dout[255:240]}};
        iiq_16_1_fu_316 <= {{iq4_i_dout[271:256]}};
        iiq_17_1_fu_320 <= {{iq4_i_dout[287:272]}};
        iiq_18_1_fu_324 <= {{iq4_i_dout[303:288]}};
        iiq_19_1_fu_328 <= {{iq4_i_dout[319:304]}};
        iiq_1_1_fu_296 <= {{iq4_i_dout[31:16]}};
        iiq_20_1_fu_332 <= {{iq4_i_dout[335:320]}};
        iiq_21_1_fu_336 <= {{iq4_i_dout[351:336]}};
        iiq_22_1_fu_340 <= {{iq4_i_dout[367:352]}};
        iiq_23_1_fu_344 <= {{iq4_i_dout[383:368]}};
        iiq_24_1_fu_348 <= {{iq4_i_dout[399:384]}};
        iiq_25_1_fu_352 <= {{iq4_i_dout[415:400]}};
        iiq_26_1_fu_356 <= {{iq4_i_dout[431:416]}};
        iiq_27_1_fu_360 <= {{iq4_i_dout[447:432]}};
        iiq_28_1_fu_364 <= {{iq4_i_dout[463:448]}};
        iiq_29_1_fu_368 <= {{iq4_i_dout[479:464]}};
        iiq_2_1_fu_292 <= {{iq4_i_dout[47:32]}};
        iiq_30_1_fu_372 <= {{iq4_i_dout[495:480]}};
        iiq_31_1_fu_376 <= {{iq4_i_dout[511:496]}};
        iiq_3_1_fu_288 <= {{iq4_i_dout[63:48]}};
        iiq_4_1_fu_284 <= {{iq4_i_dout[79:64]}};
        iiq_5_1_fu_280 <= {{iq4_i_dout[95:80]}};
        iiq_6_1_fu_276 <= {{iq4_i_dout[111:96]}};
        iiq_7_1_fu_272 <= {{iq4_i_dout[127:112]}};
        iiq_8_1_fu_268 <= {{iq4_i_dout[143:128]}};
        iiq_9_1_fu_264 <= {{iq4_i_dout[159:144]}};
    end
end

always @ (posedge ap_clk) begin
    if (((cmp2_reg_10700 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        iiq_32_fu_380 <= iiq_32_1_fu_1354_p1;
        iiq_33_1_fu_384 <= {{iq4_i_dout[31:16]}};
        iiq_34_1_fu_388 <= {{iq4_i_dout[47:32]}};
        iiq_35_1_fu_392 <= {{iq4_i_dout[63:48]}};
        iiq_36_1_fu_396 <= {{iq4_i_dout[79:64]}};
        iiq_37_1_fu_400 <= {{iq4_i_dout[95:80]}};
        iiq_38_1_fu_404 <= {{iq4_i_dout[111:96]}};
        iiq_39_1_fu_408 <= {{iq4_i_dout[127:112]}};
        iiq_40_1_fu_412 <= {{iq4_i_dout[143:128]}};
        iiq_41_1_fu_416 <= {{iq4_i_dout[159:144]}};
        iiq_42_1_fu_420 <= {{iq4_i_dout[175:160]}};
        iiq_43_1_fu_424 <= {{iq4_i_dout[191:176]}};
        iiq_44_1_fu_428 <= {{iq4_i_dout[207:192]}};
        iiq_45_1_fu_432 <= {{iq4_i_dout[223:208]}};
        iiq_46_1_fu_436 <= {{iq4_i_dout[239:224]}};
        iiq_47_1_fu_440 <= {{iq4_i_dout[255:240]}};
        iiq_48_1_fu_444 <= {{iq4_i_dout[271:256]}};
        iiq_49_1_fu_448 <= {{iq4_i_dout[287:272]}};
        iiq_50_1_fu_452 <= {{iq4_i_dout[303:288]}};
        iiq_51_1_fu_456 <= {{iq4_i_dout[319:304]}};
        iiq_52_1_fu_460 <= {{iq4_i_dout[335:320]}};
        iiq_53_1_fu_464 <= {{iq4_i_dout[351:336]}};
        iiq_54_1_fu_468 <= {{iq4_i_dout[367:352]}};
        iiq_55_1_fu_472 <= {{iq4_i_dout[383:368]}};
        iiq_56_1_fu_476 <= {{iq4_i_dout[399:384]}};
        iiq_57_1_fu_480 <= {{iq4_i_dout[415:400]}};
        iiq_58_1_fu_484 <= {{iq4_i_dout[431:416]}};
        iiq_59_1_fu_488 <= {{iq4_i_dout[447:432]}};
        iiq_60_1_fu_492 <= {{iq4_i_dout[463:448]}};
        iiq_61_1_fu_496 <= {{iq4_i_dout[479:464]}};
        iiq_62_1_fu_500 <= {{iq4_i_dout[495:480]}};
        iiq_63_1_fu_504 <= {{iq4_i_dout[511:496]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln100_1_reg_11600_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        intermed_11_reg_12446 <= {{add_ln146_1_fu_3310_p2[31:8]}};
        intermed_12_reg_12451 <= {{sub_ln147_1_fu_3325_p2[31:8]}};
        intermed_8_reg_12441 <= {{add_ln143_1_fu_3295_p2[31:8]}};
        trunc_ln150_1_reg_12456 <= {{sub_ln150_1_fu_3340_p2[31:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln100_2_reg_11618_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        intermed_16_reg_12467 <= {{add_ln143_2_fu_3398_p2[31:8]}};
        intermed_19_reg_12472 <= {{add_ln146_2_fu_3413_p2[31:8]}};
        intermed_20_reg_12477 <= {{sub_ln147_2_fu_3428_p2[31:8]}};
        trunc_ln150_2_reg_12482 <= {{sub_ln150_2_fu_3443_p2[31:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln100_3_reg_11636_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        intermed_24_reg_12493 <= {{add_ln143_3_fu_3501_p2[31:8]}};
        intermed_27_reg_12498 <= {{add_ln146_3_fu_3516_p2[31:8]}};
        intermed_28_reg_12503 <= {{sub_ln147_3_fu_3531_p2[31:8]}};
        trunc_ln150_3_reg_12508 <= {{sub_ln150_3_fu_3546_p2[31:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln100_5_reg_12081 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        intermed_40_reg_12557 <= {{add_ln143_5_fu_3724_p2[31:8]}};
        intermed_43_reg_12562 <= {{add_ln146_5_fu_3740_p2[31:8]}};
        intermed_44_reg_12567 <= {{sub_ln147_5_fu_3756_p2[31:8]}};
        trunc_ln150_5_reg_12572 <= {{sub_ln150_5_fu_3772_p2[31:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln100_6_reg_12099 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        intermed_48_reg_12599 <= {{add_ln143_6_fu_3883_p2[31:8]}};
        intermed_51_reg_12604 <= {{add_ln146_6_fu_3899_p2[31:8]}};
        intermed_52_reg_12609 <= {{sub_ln147_6_fu_3915_p2[31:8]}};
        trunc_ln150_6_reg_12614 <= {{sub_ln150_6_fu_3931_p2[31:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln100_7_reg_12117 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        intermed_56_reg_12641 <= {{add_ln143_7_fu_4042_p2[31:8]}};
        intermed_59_reg_12646 <= {{add_ln146_7_fu_4058_p2[31:8]}};
        intermed_60_reg_12651 <= {{sub_ln147_7_fu_4074_p2[31:8]}};
        trunc_ln150_7_reg_12656 <= {{sub_ln150_7_fu_4090_p2[31:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ignore_dc_read_reg_10691 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul_ln91_reg_11344 <= grp_fu_9128_p2;
    end
end

always @ (*) begin
    if (((icmp_ln246_reg_10696 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter10_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to11 = 1'b1;
    end else begin
        ap_idle_pp0_1to11 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i_3 = 32'd0;
    end else begin
        ap_sig_allocacmp_i_3 = i_fu_248;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10002_ce = 1'b1;
    end else begin
        grp_fu_10002_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10012_ce = 1'b1;
    end else begin
        grp_fu_10012_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10021_ce = 1'b1;
    end else begin
        grp_fu_10021_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10031_ce = 1'b1;
    end else begin
        grp_fu_10031_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10041_ce = 1'b1;
    end else begin
        grp_fu_10041_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10050_ce = 1'b1;
    end else begin
        grp_fu_10050_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10060_ce = 1'b1;
    end else begin
        grp_fu_10060_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10068_ce = 1'b1;
    end else begin
        grp_fu_10068_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10076_ce = 1'b1;
    end else begin
        grp_fu_10076_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10086_ce = 1'b1;
    end else begin
        grp_fu_10086_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10096_ce = 1'b1;
    end else begin
        grp_fu_10096_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10106_ce = 1'b1;
    end else begin
        grp_fu_10106_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10116_ce = 1'b1;
    end else begin
        grp_fu_10116_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10126_ce = 1'b1;
    end else begin
        grp_fu_10126_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10136_ce = 1'b1;
    end else begin
        grp_fu_10136_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10146_ce = 1'b1;
    end else begin
        grp_fu_10146_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10156_ce = 1'b1;
    end else begin
        grp_fu_10156_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10166_ce = 1'b1;
    end else begin
        grp_fu_10166_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10176_ce = 1'b1;
    end else begin
        grp_fu_10176_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10186_ce = 1'b1;
    end else begin
        grp_fu_10186_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10196_ce = 1'b1;
    end else begin
        grp_fu_10196_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10206_ce = 1'b1;
    end else begin
        grp_fu_10206_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10216_ce = 1'b1;
    end else begin
        grp_fu_10216_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10226_ce = 1'b1;
    end else begin
        grp_fu_10226_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10236_ce = 1'b1;
    end else begin
        grp_fu_10236_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10244_ce = 1'b1;
    end else begin
        grp_fu_10244_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10252_ce = 1'b1;
    end else begin
        grp_fu_10252_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10260_ce = 1'b1;
    end else begin
        grp_fu_10260_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10268_ce = 1'b1;
    end else begin
        grp_fu_10268_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10276_ce = 1'b1;
    end else begin
        grp_fu_10276_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10284_ce = 1'b1;
    end else begin
        grp_fu_10284_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_10292_ce = 1'b1;
    end else begin
        grp_fu_10292_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2310_ce = 1'b1;
    end else begin
        grp_fu_2310_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2315_ce = 1'b1;
    end else begin
        grp_fu_2315_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2320_ce = 1'b1;
    end else begin
        grp_fu_2320_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2325_ce = 1'b1;
    end else begin
        grp_fu_2325_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2330_ce = 1'b1;
    end else begin
        grp_fu_2330_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2335_ce = 1'b1;
    end else begin
        grp_fu_2335_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2383_ce = 1'b1;
    end else begin
        grp_fu_2383_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2388_ce = 1'b1;
    end else begin
        grp_fu_2388_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2393_ce = 1'b1;
    end else begin
        grp_fu_2393_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2398_ce = 1'b1;
    end else begin
        grp_fu_2398_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2403_ce = 1'b1;
    end else begin
        grp_fu_2403_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2408_ce = 1'b1;
    end else begin
        grp_fu_2408_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2413_ce = 1'b1;
    end else begin
        grp_fu_2413_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2418_ce = 1'b1;
    end else begin
        grp_fu_2418_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2423_ce = 1'b1;
    end else begin
        grp_fu_2423_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2471_ce = 1'b1;
    end else begin
        grp_fu_2471_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2476_ce = 1'b1;
    end else begin
        grp_fu_2476_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2481_ce = 1'b1;
    end else begin
        grp_fu_2481_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2486_ce = 1'b1;
    end else begin
        grp_fu_2486_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2491_ce = 1'b1;
    end else begin
        grp_fu_2491_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2496_ce = 1'b1;
    end else begin
        grp_fu_2496_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2501_ce = 1'b1;
    end else begin
        grp_fu_2501_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2506_ce = 1'b1;
    end else begin
        grp_fu_2506_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2511_ce = 1'b1;
    end else begin
        grp_fu_2511_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2559_ce = 1'b1;
    end else begin
        grp_fu_2559_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2564_ce = 1'b1;
    end else begin
        grp_fu_2564_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2569_ce = 1'b1;
    end else begin
        grp_fu_2569_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2574_ce = 1'b1;
    end else begin
        grp_fu_2574_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2579_ce = 1'b1;
    end else begin
        grp_fu_2579_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2584_ce = 1'b1;
    end else begin
        grp_fu_2584_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2589_ce = 1'b1;
    end else begin
        grp_fu_2589_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2594_ce = 1'b1;
    end else begin
        grp_fu_2594_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2599_ce = 1'b1;
    end else begin
        grp_fu_2599_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2700_ce = 1'b1;
    end else begin
        grp_fu_2700_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2705_ce = 1'b1;
    end else begin
        grp_fu_2705_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2710_ce = 1'b1;
    end else begin
        grp_fu_2710_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2715_ce = 1'b1;
    end else begin
        grp_fu_2715_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2720_ce = 1'b1;
    end else begin
        grp_fu_2720_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2725_ce = 1'b1;
    end else begin
        grp_fu_2725_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2773_ce = 1'b1;
    end else begin
        grp_fu_2773_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2778_ce = 1'b1;
    end else begin
        grp_fu_2778_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2783_ce = 1'b1;
    end else begin
        grp_fu_2783_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2788_ce = 1'b1;
    end else begin
        grp_fu_2788_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2793_ce = 1'b1;
    end else begin
        grp_fu_2793_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2798_ce = 1'b1;
    end else begin
        grp_fu_2798_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2803_ce = 1'b1;
    end else begin
        grp_fu_2803_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2808_ce = 1'b1;
    end else begin
        grp_fu_2808_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2813_ce = 1'b1;
    end else begin
        grp_fu_2813_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2861_ce = 1'b1;
    end else begin
        grp_fu_2861_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2866_ce = 1'b1;
    end else begin
        grp_fu_2866_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2871_ce = 1'b1;
    end else begin
        grp_fu_2871_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2876_ce = 1'b1;
    end else begin
        grp_fu_2876_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2881_ce = 1'b1;
    end else begin
        grp_fu_2881_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2886_ce = 1'b1;
    end else begin
        grp_fu_2886_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2891_ce = 1'b1;
    end else begin
        grp_fu_2891_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2896_ce = 1'b1;
    end else begin
        grp_fu_2896_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2901_ce = 1'b1;
    end else begin
        grp_fu_2901_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2949_ce = 1'b1;
    end else begin
        grp_fu_2949_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2954_ce = 1'b1;
    end else begin
        grp_fu_2954_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2959_ce = 1'b1;
    end else begin
        grp_fu_2959_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2964_ce = 1'b1;
    end else begin
        grp_fu_2964_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2969_ce = 1'b1;
    end else begin
        grp_fu_2969_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2974_ce = 1'b1;
    end else begin
        grp_fu_2974_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2979_ce = 1'b1;
    end else begin
        grp_fu_2979_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2984_ce = 1'b1;
    end else begin
        grp_fu_2984_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_2989_ce = 1'b1;
    end else begin
        grp_fu_2989_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_3242_ce = 1'b1;
    end else begin
        grp_fu_3242_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_3247_ce = 1'b1;
    end else begin
        grp_fu_3247_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_3285_ce = 1'b1;
    end else begin
        grp_fu_3285_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_3290_ce = 1'b1;
    end else begin
        grp_fu_3290_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_3388_ce = 1'b1;
    end else begin
        grp_fu_3388_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_3393_ce = 1'b1;
    end else begin
        grp_fu_3393_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_3491_ce = 1'b1;
    end else begin
        grp_fu_3491_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_3496_ce = 1'b1;
    end else begin
        grp_fu_3496_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_4199_ce = 1'b1;
    end else begin
        grp_fu_4199_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_4204_ce = 1'b1;
    end else begin
        grp_fu_4204_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_4216_ce = 1'b1;
    end else begin
        grp_fu_4216_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_4221_ce = 1'b1;
    end else begin
        grp_fu_4221_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_4257_ce = 1'b1;
    end else begin
        grp_fu_4257_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_4262_ce = 1'b1;
    end else begin
        grp_fu_4262_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_4298_ce = 1'b1;
    end else begin
        grp_fu_4298_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_4303_ce = 1'b1;
    end else begin
        grp_fu_4303_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_7533_ce = 1'b1;
    end else begin
        grp_fu_7533_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_7542_ce = 1'b1;
    end else begin
        grp_fu_7542_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_7801_ce = 1'b1;
    end else begin
        grp_fu_7801_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_7810_ce = 1'b1;
    end else begin
        grp_fu_7810_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_7819_ce = 1'b1;
    end else begin
        grp_fu_7819_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_7828_ce = 1'b1;
    end else begin
        grp_fu_7828_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_8087_ce = 1'b1;
    end else begin
        grp_fu_8087_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_8096_ce = 1'b1;
    end else begin
        grp_fu_8096_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_8105_ce = 1'b1;
    end else begin
        grp_fu_8105_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_8114_ce = 1'b1;
    end else begin
        grp_fu_8114_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_8123_ce = 1'b1;
    end else begin
        grp_fu_8123_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_8132_ce = 1'b1;
    end else begin
        grp_fu_8132_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_8141_ce = 1'b1;
    end else begin
        grp_fu_8141_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_8150_ce = 1'b1;
    end else begin
        grp_fu_8150_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_8159_ce = 1'b1;
    end else begin
        grp_fu_8159_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_8168_ce = 1'b1;
    end else begin
        grp_fu_8168_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9128_ce = 1'b1;
    end else begin
        grp_fu_9128_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9134_ce = 1'b1;
    end else begin
        grp_fu_9134_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9142_ce = 1'b1;
    end else begin
        grp_fu_9142_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9150_ce = 1'b1;
    end else begin
        grp_fu_9150_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9158_ce = 1'b1;
    end else begin
        grp_fu_9158_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9166_ce = 1'b1;
    end else begin
        grp_fu_9166_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9174_ce = 1'b1;
    end else begin
        grp_fu_9174_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9182_ce = 1'b1;
    end else begin
        grp_fu_9182_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9190_ce = 1'b1;
    end else begin
        grp_fu_9190_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9196_ce = 1'b1;
    end else begin
        grp_fu_9196_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9202_ce = 1'b1;
    end else begin
        grp_fu_9202_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9209_ce = 1'b1;
    end else begin
        grp_fu_9209_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9216_ce = 1'b1;
    end else begin
        grp_fu_9216_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9223_ce = 1'b1;
    end else begin
        grp_fu_9223_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9230_ce = 1'b1;
    end else begin
        grp_fu_9230_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9237_ce = 1'b1;
    end else begin
        grp_fu_9237_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9244_ce = 1'b1;
    end else begin
        grp_fu_9244_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9250_ce = 1'b1;
    end else begin
        grp_fu_9250_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9256_ce = 1'b1;
    end else begin
        grp_fu_9256_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9263_ce = 1'b1;
    end else begin
        grp_fu_9263_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9270_ce = 1'b1;
    end else begin
        grp_fu_9270_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9277_ce = 1'b1;
    end else begin
        grp_fu_9277_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9284_ce = 1'b1;
    end else begin
        grp_fu_9284_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9291_ce = 1'b1;
    end else begin
        grp_fu_9291_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9298_ce = 1'b1;
    end else begin
        grp_fu_9298_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9304_ce = 1'b1;
    end else begin
        grp_fu_9304_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9310_ce = 1'b1;
    end else begin
        grp_fu_9310_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9317_ce = 1'b1;
    end else begin
        grp_fu_9317_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9324_ce = 1'b1;
    end else begin
        grp_fu_9324_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9331_ce = 1'b1;
    end else begin
        grp_fu_9331_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9338_ce = 1'b1;
    end else begin
        grp_fu_9338_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9345_ce = 1'b1;
    end else begin
        grp_fu_9345_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9352_ce = 1'b1;
    end else begin
        grp_fu_9352_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9358_ce = 1'b1;
    end else begin
        grp_fu_9358_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9366_ce = 1'b1;
    end else begin
        grp_fu_9366_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9374_ce = 1'b1;
    end else begin
        grp_fu_9374_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9382_ce = 1'b1;
    end else begin
        grp_fu_9382_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9390_ce = 1'b1;
    end else begin
        grp_fu_9390_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9398_ce = 1'b1;
    end else begin
        grp_fu_9398_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9406_ce = 1'b1;
    end else begin
        grp_fu_9406_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9414_ce = 1'b1;
    end else begin
        grp_fu_9414_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9420_ce = 1'b1;
    end else begin
        grp_fu_9420_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9426_ce = 1'b1;
    end else begin
        grp_fu_9426_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9433_ce = 1'b1;
    end else begin
        grp_fu_9433_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9440_ce = 1'b1;
    end else begin
        grp_fu_9440_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9447_ce = 1'b1;
    end else begin
        grp_fu_9447_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9454_ce = 1'b1;
    end else begin
        grp_fu_9454_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9461_ce = 1'b1;
    end else begin
        grp_fu_9461_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9468_ce = 1'b1;
    end else begin
        grp_fu_9468_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9474_ce = 1'b1;
    end else begin
        grp_fu_9474_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9480_ce = 1'b1;
    end else begin
        grp_fu_9480_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9487_ce = 1'b1;
    end else begin
        grp_fu_9487_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9494_ce = 1'b1;
    end else begin
        grp_fu_9494_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9501_ce = 1'b1;
    end else begin
        grp_fu_9501_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9508_ce = 1'b1;
    end else begin
        grp_fu_9508_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9515_ce = 1'b1;
    end else begin
        grp_fu_9515_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9522_ce = 1'b1;
    end else begin
        grp_fu_9522_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9528_ce = 1'b1;
    end else begin
        grp_fu_9528_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9534_ce = 1'b1;
    end else begin
        grp_fu_9534_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9541_ce = 1'b1;
    end else begin
        grp_fu_9541_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9548_ce = 1'b1;
    end else begin
        grp_fu_9548_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9555_ce = 1'b1;
    end else begin
        grp_fu_9555_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9562_ce = 1'b1;
    end else begin
        grp_fu_9562_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9569_ce = 1'b1;
    end else begin
        grp_fu_9569_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9576_ce = 1'b1;
    end else begin
        grp_fu_9576_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9582_ce = 1'b1;
    end else begin
        grp_fu_9582_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9589_ce = 1'b1;
    end else begin
        grp_fu_9589_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9596_ce = 1'b1;
    end else begin
        grp_fu_9596_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9602_ce = 1'b1;
    end else begin
        grp_fu_9602_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9609_ce = 1'b1;
    end else begin
        grp_fu_9609_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9616_ce = 1'b1;
    end else begin
        grp_fu_9616_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9626_ce = 1'b1;
    end else begin
        grp_fu_9626_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9635_ce = 1'b1;
    end else begin
        grp_fu_9635_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9645_ce = 1'b1;
    end else begin
        grp_fu_9645_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9655_ce = 1'b1;
    end else begin
        grp_fu_9655_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9664_ce = 1'b1;
    end else begin
        grp_fu_9664_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9674_ce = 1'b1;
    end else begin
        grp_fu_9674_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9684_ce = 1'b1;
    end else begin
        grp_fu_9684_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9693_ce = 1'b1;
    end else begin
        grp_fu_9693_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9703_ce = 1'b1;
    end else begin
        grp_fu_9703_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9713_ce = 1'b1;
    end else begin
        grp_fu_9713_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9722_ce = 1'b1;
    end else begin
        grp_fu_9722_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9732_ce = 1'b1;
    end else begin
        grp_fu_9732_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9742_ce = 1'b1;
    end else begin
        grp_fu_9742_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9752_ce = 1'b1;
    end else begin
        grp_fu_9752_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9762_ce = 1'b1;
    end else begin
        grp_fu_9762_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9772_ce = 1'b1;
    end else begin
        grp_fu_9772_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9781_ce = 1'b1;
    end else begin
        grp_fu_9781_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9790_ce = 1'b1;
    end else begin
        grp_fu_9790_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9800_ce = 1'b1;
    end else begin
        grp_fu_9800_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9810_ce = 1'b1;
    end else begin
        grp_fu_9810_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9820_ce = 1'b1;
    end else begin
        grp_fu_9820_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9830_ce = 1'b1;
    end else begin
        grp_fu_9830_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9839_ce = 1'b1;
    end else begin
        grp_fu_9839_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9848_ce = 1'b1;
    end else begin
        grp_fu_9848_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9858_ce = 1'b1;
    end else begin
        grp_fu_9858_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9868_ce = 1'b1;
    end else begin
        grp_fu_9868_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9878_ce = 1'b1;
    end else begin
        grp_fu_9878_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9888_ce = 1'b1;
    end else begin
        grp_fu_9888_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9898_ce = 1'b1;
    end else begin
        grp_fu_9898_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9908_ce = 1'b1;
    end else begin
        grp_fu_9908_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9918_ce = 1'b1;
    end else begin
        grp_fu_9918_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9928_ce = 1'b1;
    end else begin
        grp_fu_9928_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9938_ce = 1'b1;
    end else begin
        grp_fu_9938_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9947_ce = 1'b1;
    end else begin
        grp_fu_9947_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9957_ce = 1'b1;
    end else begin
        grp_fu_9957_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9967_ce = 1'b1;
    end else begin
        grp_fu_9967_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9976_ce = 1'b1;
    end else begin
        grp_fu_9976_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9986_ce = 1'b1;
    end else begin
        grp_fu_9986_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        grp_fu_9994_ce = 1'b1;
    end else begin
        grp_fu_9994_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        iblock3_i_blk_n = iblock3_i_empty_n;
    end else begin
        iblock3_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        iblock3_i_read = 1'b1;
    end else begin
        iblock3_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op109_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((cmp2_reg_10700 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        iq4_i_blk_n = iq4_i_empty_n;
    end else begin
        iq4_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op109_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((cmp2_reg_10700 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        iq4_i_read = 1'b1;
    end else begin
        iq4_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ivoutp5_i_blk_n = ivoutp5_i_full_n;
    end else begin
        ivoutp5_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter11 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_01001))) begin
            ivoutp5_i_din = p_Result_3_1_s_fu_9091_p33;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001))) begin
            ivoutp5_i_din = p_Result_3_0_s_fu_9054_p33;
        end else begin
            ivoutp5_i_din = 'bx;
        end
    end else begin
        ivoutp5_i_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ivoutp5_i_write = 1'b1;
    end else begin
        ivoutp5_i_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to11 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln116_1_fu_2274_p2 = ($signed(grp_fu_9223_p2) + $signed(grp_fu_9216_p2));

assign add_ln116_2_fu_2286_p2 = ($signed(grp_fu_9277_p2) + $signed(grp_fu_9270_p2));

assign add_ln116_3_fu_2298_p2 = ($signed(grp_fu_9331_p2) + $signed(grp_fu_9324_p2));

assign add_ln116_4_fu_2656_p2 = ($signed(grp_fu_9390_p2) + $signed(grp_fu_9382_p2));

assign add_ln116_5_fu_2664_p2 = ($signed(grp_fu_9447_p2) + $signed(grp_fu_9440_p2));

assign add_ln116_6_fu_2676_p2 = ($signed(grp_fu_9501_p2) + $signed(grp_fu_9494_p2));

assign add_ln116_7_fu_2688_p2 = ($signed(grp_fu_9555_p2) + $signed(grp_fu_9548_p2));

assign add_ln116_fu_2266_p2 = ($signed(grp_fu_9166_p2) + $signed(grp_fu_9158_p2));

assign add_ln117_1_fu_3062_p2 = (mul_ln116_1_reg_11931 + mul_ln117_1_reg_11937);

assign add_ln117_2_fu_3122_p2 = (mul_ln116_2_reg_11979 + mul_ln117_2_reg_11985);

assign add_ln117_3_fu_3182_p2 = (mul_ln116_3_reg_12027 + mul_ln117_3_reg_12033);

assign add_ln117_4_fu_3561_p2 = (mul_ln116_4_reg_12253 + mul_ln117_4_reg_12259);

assign add_ln117_5_fu_3642_p2 = (mul_ln116_5_reg_12285 + mul_ln117_5_reg_12291);

assign add_ln117_6_fu_3801_p2 = (mul_ln116_6_reg_12333 + mul_ln117_6_reg_12339);

assign add_ln117_7_fu_3960_p2 = (mul_ln116_7_reg_12381 + mul_ln117_7_reg_12387);

assign add_ln117_fu_2994_p2 = (mul_ln116_reg_11899 + mul_ln117_reg_11905);

assign add_ln118_1_fu_3066_p2 = (mul_ln116_1_reg_11931 + mul_ln118_1_reg_11942);

assign add_ln118_2_fu_3126_p2 = (mul_ln116_2_reg_11979 + mul_ln118_2_reg_11990);

assign add_ln118_3_fu_3186_p2 = (mul_ln116_3_reg_12027 + mul_ln118_3_reg_12038);

assign add_ln118_4_fu_3569_p2 = (mul_ln116_4_reg_12253 + mul_ln118_4_reg_12264);

assign add_ln118_5_fu_3646_p2 = (mul_ln116_5_reg_12285 + mul_ln118_5_reg_12296);

assign add_ln118_6_fu_3805_p2 = (mul_ln116_6_reg_12333 + mul_ln118_6_reg_12344);

assign add_ln118_7_fu_3964_p2 = (mul_ln116_7_reg_12381 + mul_ln118_7_reg_12392);

assign add_ln118_fu_3002_p2 = (mul_ln116_reg_11899 + mul_ln118_reg_11910);

assign add_ln119_1_fu_2278_p2 = ($signed(grp_fu_9237_p2) + $signed(grp_fu_9230_p2));

assign add_ln119_2_fu_2290_p2 = ($signed(grp_fu_9291_p2) + $signed(grp_fu_9284_p2));

assign add_ln119_3_fu_2302_p2 = ($signed(grp_fu_9345_p2) + $signed(grp_fu_9338_p2));

assign add_ln119_4_fu_2660_p2 = ($signed(grp_fu_9406_p2) + $signed(grp_fu_9398_p2));

assign add_ln119_5_fu_2668_p2 = ($signed(grp_fu_9461_p2) + $signed(grp_fu_9454_p2));

assign add_ln119_6_fu_2680_p2 = ($signed(grp_fu_9515_p2) + $signed(grp_fu_9508_p2));

assign add_ln119_7_fu_2692_p2 = ($signed(grp_fu_9569_p2) + $signed(grp_fu_9562_p2));

assign add_ln119_fu_2270_p2 = ($signed(grp_fu_9182_p2) + $signed(grp_fu_9174_p2));

assign add_ln120_1_fu_3070_p2 = (mul_ln119_1_reg_11947 + mul_ln120_1_reg_11953);

assign add_ln120_2_fu_3130_p2 = (mul_ln119_2_reg_11995 + mul_ln120_2_reg_12001);

assign add_ln120_3_fu_3190_p2 = (mul_ln119_3_reg_12043 + mul_ln120_3_reg_12049);

assign add_ln120_4_fu_3577_p2 = (mul_ln119_4_reg_12269 + mul_ln120_4_reg_12275);

assign add_ln120_5_fu_3650_p2 = (mul_ln119_5_reg_12301 + mul_ln120_5_reg_12307);

assign add_ln120_6_fu_3809_p2 = (mul_ln119_6_reg_12349 + mul_ln120_6_reg_12355);

assign add_ln120_7_fu_3968_p2 = (mul_ln119_7_reg_12397 + mul_ln120_7_reg_12403);

assign add_ln120_fu_3010_p2 = (mul_ln119_reg_11915 + mul_ln120_reg_11921);

assign add_ln121_1_fu_3074_p2 = (mul_ln119_1_reg_11947 + mul_ln121_1_reg_11958);

assign add_ln121_2_fu_3134_p2 = (mul_ln119_2_reg_11995 + mul_ln121_2_reg_12006);

assign add_ln121_3_fu_3194_p2 = (mul_ln119_3_reg_12043 + mul_ln121_3_reg_12054);

assign add_ln121_4_fu_3585_p2 = (mul_ln119_4_reg_12269 + mul_ln121_4_reg_12280);

assign add_ln121_5_fu_3654_p2 = (mul_ln119_5_reg_12301 + mul_ln121_5_reg_12312);

assign add_ln121_6_fu_3813_p2 = (mul_ln119_6_reg_12349 + mul_ln121_6_reg_12360);

assign add_ln121_7_fu_3972_p2 = (mul_ln119_7_reg_12397 + mul_ln121_7_reg_12408);

assign add_ln121_fu_3018_p2 = (mul_ln119_reg_11915 + mul_ln121_reg_11926);

assign add_ln124_1_fu_3265_p2 = (shl_ln92_1_reg_11594_pp0_iter4_reg + or_ln91_1_fu_3259_p2);

assign add_ln124_2_fu_3368_p2 = (shl_ln92_2_reg_11612_pp0_iter4_reg + or_ln91_2_fu_3362_p2);

assign add_ln124_3_fu_3471_p2 = (shl_ln92_3_reg_11630_pp0_iter4_reg + or_ln91_3_fu_3465_p2);

assign add_ln124_4_fu_4893_p2 = (trunc_ln93_1_fu_4879_p3 + or_ln91_4_fu_4873_p2);

assign add_ln124_5_fu_3658_p2 = (shl_ln92_5_reg_12075 + or_ln91_5_fu_3636_p2);

assign add_ln124_6_fu_3817_p2 = (shl_ln92_6_reg_12093 + or_ln91_6_fu_3795_p2);

assign add_ln124_7_fu_3976_p2 = (shl_ln92_7_reg_12111 + or_ln91_7_fu_3954_p2);

assign add_ln124_fu_5602_p2 = (trunc_ln_fu_5595_p3 + or_ln91_fu_5589_p2);

assign add_ln126_1_fu_2282_p2 = ($signed(grp_fu_9209_p2) + $signed(grp_fu_9202_p2));

assign add_ln126_2_fu_2294_p2 = ($signed(grp_fu_9263_p2) + $signed(grp_fu_9256_p2));

assign add_ln126_3_fu_2306_p2 = ($signed(grp_fu_9317_p2) + $signed(grp_fu_9310_p2));

assign add_ln126_5_fu_2672_p2 = ($signed(grp_fu_9433_p2) + $signed(grp_fu_9426_p2));

assign add_ln126_6_fu_2684_p2 = ($signed(grp_fu_9487_p2) + $signed(grp_fu_9480_p2));

assign add_ln126_7_fu_2696_p2 = ($signed(grp_fu_9541_p2) + $signed(grp_fu_9534_p2));

assign add_ln127_1_fu_3078_p2 = (mul_ln126_1_reg_11963 + mul_ln127_1_reg_11969);

assign add_ln127_2_fu_3138_p2 = (mul_ln126_2_reg_12011 + mul_ln127_2_reg_12017);

assign add_ln127_3_fu_3198_p2 = (mul_ln126_3_reg_12059 + mul_ln127_3_reg_12065);

assign add_ln127_5_fu_3668_p2 = (mul_ln126_5_reg_12317 + mul_ln127_5_reg_12323);

assign add_ln127_6_fu_3827_p2 = (mul_ln126_6_reg_12365 + mul_ln127_6_reg_12371);

assign add_ln127_7_fu_3986_p2 = (mul_ln126_7_reg_12413 + mul_ln127_7_reg_12419);

assign add_ln128_1_fu_3082_p2 = (mul_ln126_1_reg_11963 + mul_ln128_1_reg_11974);

assign add_ln128_2_fu_3142_p2 = (mul_ln126_2_reg_12011 + mul_ln128_2_reg_12022);

assign add_ln128_3_fu_3202_p2 = (mul_ln126_3_reg_12059 + mul_ln128_3_reg_12070);

assign add_ln128_5_fu_3672_p2 = (mul_ln126_5_reg_12317 + mul_ln128_5_reg_12328);

assign add_ln128_6_fu_3831_p2 = (mul_ln126_6_reg_12365 + mul_ln128_6_reg_12376);

assign add_ln128_7_fu_3990_p2 = (mul_ln126_7_reg_12413 + mul_ln128_7_reg_12424);

assign add_ln129_1_fu_3086_p2 = (add_ln120_1_fu_3070_p2 + add_ln117_1_fu_3062_p2);

assign add_ln129_2_fu_3146_p2 = (add_ln120_2_fu_3130_p2 + add_ln117_2_fu_3122_p2);

assign add_ln129_3_fu_3206_p2 = (add_ln120_3_fu_3190_p2 + add_ln117_3_fu_3182_p2);

assign add_ln129_4_fu_3593_p2 = (trunc_ln121_1_fu_3581_p1 + trunc_ln118_1_fu_3565_p1);

assign add_ln129_5_fu_3676_p2 = (add_ln120_5_fu_3650_p2 + add_ln117_5_fu_3642_p2);

assign add_ln129_6_fu_3835_p2 = (add_ln120_6_fu_3809_p2 + add_ln117_6_fu_3801_p2);

assign add_ln129_7_fu_3994_p2 = (add_ln120_7_fu_3968_p2 + add_ln117_7_fu_3960_p2);

assign add_ln129_fu_3026_p2 = (trunc_ln121_fu_3014_p1 + trunc_ln118_fu_2998_p1);

assign add_ln131_1_fu_3098_p2 = (add_ln121_1_fu_3074_p2 + add_ln118_1_fu_3066_p2);

assign add_ln131_2_fu_3158_p2 = (add_ln121_2_fu_3134_p2 + add_ln118_2_fu_3126_p2);

assign add_ln131_3_fu_3218_p2 = (add_ln121_3_fu_3194_p2 + add_ln118_3_fu_3186_p2);

assign add_ln131_4_fu_3605_p2 = (trunc_ln124_1_fu_3589_p1 + trunc_ln119_1_fu_3573_p1);

assign add_ln131_5_fu_3688_p2 = (add_ln121_5_fu_3654_p2 + add_ln118_5_fu_3646_p2);

assign add_ln131_6_fu_3847_p2 = (add_ln121_6_fu_3813_p2 + add_ln118_6_fu_3805_p2);

assign add_ln131_7_fu_4006_p2 = (add_ln121_7_fu_3972_p2 + add_ln118_7_fu_3964_p2);

assign add_ln131_fu_3038_p2 = (trunc_ln124_fu_3022_p1 + trunc_ln119_fu_3006_p1);

assign add_ln135_1_fu_3275_p2 = (add_ln128_1_reg_12157 + add_ln124_1_fu_3265_p2);

assign add_ln135_2_fu_3378_p2 = (add_ln128_2_reg_12191 + add_ln124_2_fu_3368_p2);

assign add_ln135_3_fu_3481_p2 = (add_ln128_3_reg_12225 + add_ln124_3_fu_3471_p2);

assign add_ln135_4_fu_4905_p2 = ($signed(add_ln128_4_reg_12999) + $signed(add_ln124_4_fu_4893_p2));

assign add_ln135_5_fu_3700_p2 = (add_ln128_5_fu_3672_p2 + add_ln124_5_fu_3658_p2);

assign add_ln135_6_fu_3859_p2 = (add_ln128_6_fu_3831_p2 + add_ln124_6_fu_3817_p2);

assign add_ln135_7_fu_4018_p2 = (add_ln128_7_fu_3990_p2 + add_ln124_7_fu_3976_p2);

assign add_ln135_fu_5708_p2 = ($signed(add_ln128_reg_12667_pp0_iter6_reg) + $signed(add_ln124_reg_13257));

assign add_ln137_1_fu_4362_p2 = (add_ln127_1_reg_12151_pp0_iter5_reg + sub_ln125_1_reg_12435);

assign add_ln137_2_fu_4508_p2 = (add_ln127_2_reg_12185_pp0_iter5_reg + sub_ln125_2_reg_12461);

assign add_ln137_3_fu_4654_p2 = (add_ln127_3_reg_12219_pp0_iter5_reg + sub_ln125_3_reg_12487);

assign add_ln137_4_fu_4915_p2 = ($signed(add_ln127_4_reg_12993) + $signed(sub_ln125_4_fu_4899_p2));

assign add_ln137_5_fu_5007_p2 = (add_ln127_5_reg_12541_pp0_iter5_reg + sub_ln125_5_reg_12535_pp0_iter5_reg);

assign add_ln137_6_fu_5153_p2 = (add_ln127_6_reg_12583_pp0_iter5_reg + sub_ln125_6_reg_12577_pp0_iter5_reg);

assign add_ln137_7_fu_5293_p2 = (add_ln127_7_reg_12625_pp0_iter5_reg + sub_ln125_7_reg_12619_pp0_iter5_reg);

assign add_ln137_fu_5716_p2 = ($signed(add_ln127_reg_12661_pp0_iter6_reg) + $signed(sub_ln125_reg_13263));

assign add_ln139_10_fu_4516_p2 = (mul_ln139_2_reg_12733 + 32'd128);

assign add_ln139_11_fu_4662_p2 = (mul_ln139_3_reg_12775 + 32'd128);

assign add_ln139_12_fu_4925_p2 = (mul_ln139_4_reg_13005 + 32'd128);

assign add_ln139_13_fu_5015_p2 = (mul_ln139_5_reg_13015 + 32'd128);

assign add_ln139_14_fu_5161_p2 = (mul_ln139_6_reg_13025 + 32'd128);

assign add_ln139_15_fu_5301_p2 = (mul_ln139_7_reg_13035 + 32'd128);

assign add_ln139_1_fu_4332_p2 = (mul_ln139_reg_12673 + 32'd128);

assign add_ln139_2_fu_3170_p2 = (sub_ln130_2_fu_3152_p2 + sub_ln132_2_fu_3164_p2);

assign add_ln139_3_fu_3230_p2 = (sub_ln130_3_fu_3212_p2 + sub_ln132_3_fu_3224_p2);

assign add_ln139_4_fu_3617_p2 = (sub_ln130_4_fu_3599_p2 + sub_ln132_4_fu_3611_p2);

assign add_ln139_5_fu_3712_p2 = (sub_ln130_5_fu_3682_p2 + sub_ln132_5_fu_3694_p2);

assign add_ln139_6_fu_3871_p2 = (sub_ln130_6_fu_3841_p2 + sub_ln132_6_fu_3853_p2);

assign add_ln139_7_fu_4030_p2 = (sub_ln130_7_fu_4000_p2 + sub_ln132_7_fu_4012_p2);

assign add_ln139_8_fu_3110_p2 = (sub_ln130_1_fu_3092_p2 + sub_ln132_1_fu_3104_p2);

assign add_ln139_9_fu_4370_p2 = (mul_ln139_1_reg_12691 + 32'd128);

assign add_ln139_fu_3050_p2 = (sub_ln130_fu_3032_p2 + sub_ln132_fu_3044_p2);

assign add_ln140_1_fu_4389_p2 = (mul_ln140_1_reg_12696 + 32'd128);

assign add_ln140_2_fu_4535_p2 = (mul_ln140_2_reg_12738 + 32'd128);

assign add_ln140_3_fu_4681_p2 = (mul_ln140_3_reg_12780 + 32'd128);

assign add_ln140_4_fu_4944_p2 = (mul_ln140_4_reg_13010 + 32'd128);

assign add_ln140_5_fu_5034_p2 = (mul_ln140_5_reg_13020 + 32'd128);

assign add_ln140_6_fu_5180_p2 = (mul_ln140_6_reg_13030 + 32'd128);

assign add_ln140_7_fu_5320_p2 = (mul_ln140_7_reg_13040 + 32'd128);

assign add_ln140_fu_4347_p2 = (mul_ln140_reg_12678 + 32'd128);

assign add_ln143_1_fu_3295_p2 = (add_ln129_1_reg_12163 + add_ln135_1_fu_3275_p2);

assign add_ln143_2_fu_3398_p2 = (add_ln129_2_reg_12197 + add_ln135_2_fu_3378_p2);

assign add_ln143_3_fu_3501_p2 = (add_ln129_3_reg_12231 + add_ln135_3_fu_3481_p2);

assign add_ln143_4_fu_4963_p2 = (add_ln129_4_reg_12513_pp0_iter5_reg + add_ln135_4_fu_4905_p2);

assign add_ln143_5_fu_3724_p2 = (add_ln129_5_fu_3676_p2 + add_ln135_5_fu_3700_p2);

assign add_ln143_6_fu_3883_p2 = (add_ln129_6_fu_3835_p2 + add_ln135_6_fu_3859_p2);

assign add_ln143_7_fu_4042_p2 = (add_ln129_7_fu_3994_p2 + add_ln135_7_fu_4018_p2);

assign add_ln143_fu_5730_p2 = (add_ln129_reg_12129_pp0_iter6_reg + add_ln135_fu_5708_p2);

assign add_ln144_1_fu_4408_p2 = ($signed(add_ln137_1_fu_4362_p2) + $signed(sext_ln139_fu_4385_p1));

assign add_ln144_2_fu_4554_p2 = ($signed(add_ln137_2_fu_4508_p2) + $signed(sext_ln139_1_fu_4531_p1));

assign add_ln144_3_fu_4700_p2 = ($signed(add_ln137_3_fu_4654_p2) + $signed(sext_ln139_2_fu_4677_p1));

assign add_ln144_4_fu_4968_p2 = ($signed(add_ln137_4_fu_4915_p2) + $signed(sext_ln140_4_fu_4940_p1));

assign add_ln144_5_fu_5053_p2 = ($signed(add_ln137_5_fu_5007_p2) + $signed(sext_ln139_3_fu_5030_p1));

assign add_ln144_6_fu_5199_p2 = ($signed(add_ln137_6_fu_5153_p2) + $signed(sext_ln139_4_fu_5176_p1));

assign add_ln144_7_fu_5339_p2 = ($signed(add_ln137_7_fu_5293_p2) + $signed(sext_ln139_5_fu_5316_p1));

assign add_ln144_fu_5735_p2 = ($signed(add_ln137_fu_5716_p2) + $signed(sext_ln140_fu_5724_p1));

assign add_ln145_1_fu_4424_p2 = ($signed(sub_ln138_1_fu_4366_p2) + $signed(sext_ln140_1_fu_4404_p1));

assign add_ln145_2_fu_4570_p2 = ($signed(sub_ln138_2_fu_4512_p2) + $signed(sext_ln140_2_fu_4550_p1));

assign add_ln145_3_fu_4716_p2 = ($signed(sub_ln138_3_fu_4658_p2) + $signed(sext_ln140_3_fu_4696_p1));

assign add_ln145_4_fu_4974_p2 = ($signed(sub_ln138_4_fu_4920_p2) + $signed(sext_ln143_6_fu_4959_p1));

assign add_ln145_5_fu_5069_p2 = ($signed(sub_ln138_5_fu_5011_p2) + $signed(sext_ln140_5_fu_5049_p1));

assign add_ln145_6_fu_5215_p2 = ($signed(sub_ln138_6_fu_5157_p2) + $signed(sext_ln140_6_fu_5195_p1));

assign add_ln145_7_fu_5355_p2 = ($signed(sub_ln138_7_fu_5297_p2) + $signed(sext_ln140_7_fu_5335_p1));

assign add_ln145_fu_5741_p2 = ($signed(sub_ln138_fu_5720_p2) + $signed(sext_ln143_fu_5727_p1));

assign add_ln146_1_fu_3310_p2 = (add_ln131_1_reg_12169 + sub_ln136_1_fu_3280_p2);

assign add_ln146_2_fu_3413_p2 = (add_ln131_2_reg_12203 + sub_ln136_2_fu_3383_p2);

assign add_ln146_3_fu_3516_p2 = (add_ln131_3_reg_12237 + sub_ln136_3_fu_3486_p2);

assign add_ln146_4_fu_4980_p2 = (add_ln131_4_reg_12519_pp0_iter5_reg + sub_ln136_4_fu_4910_p2);

assign add_ln146_5_fu_3740_p2 = (add_ln131_5_fu_3688_p2 + sub_ln136_5_fu_3706_p2);

assign add_ln146_6_fu_3899_p2 = (add_ln131_6_fu_3847_p2 + sub_ln136_6_fu_3865_p2);

assign add_ln146_7_fu_4058_p2 = (add_ln131_7_fu_4006_p2 + sub_ln136_7_fu_4024_p2);

assign add_ln146_fu_5747_p2 = (add_ln131_reg_12135_pp0_iter6_reg + sub_ln136_fu_5712_p2);

assign add_ln160_1_fu_5881_p2 = (shl_ln160_1_fu_5873_p3 + 27'd8192);

assign add_ln160_2_fu_5911_p2 = (shl_ln160_2_fu_5903_p3 + 27'd8192);

assign add_ln160_3_fu_5941_p2 = (shl_ln160_3_fu_5933_p3 + 27'd8192);

assign add_ln160_4_fu_5976_p2 = (shl_ln160_4_fu_5968_p3 + 27'd8192);

assign add_ln160_5_fu_6011_p2 = (shl_ln160_5_fu_6003_p3 + 27'd8192);

assign add_ln160_6_fu_6041_p2 = (shl_ln160_6_fu_6033_p3 + 27'd8192);

assign add_ln160_7_fu_6071_p2 = (shl_ln160_7_fu_6063_p3 + 27'd8192);

assign add_ln160_fu_5846_p2 = (shl_ln2_fu_5838_p3 + 27'd8192);

assign add_ln178_1_fu_7555_p2 = (shl_ln161_1_fu_7548_p3 + add_ln160_1_reg_13405_pp0_iter8_reg);

assign add_ln178_2_fu_7680_p2 = (shl_ln161_2_fu_7673_p3 + add_ln160_2_reg_13411_pp0_iter8_reg);

assign add_ln178_3_fu_6424_p2 = (shl_ln161_3_fu_6329_p3 + add_ln160_3_reg_13417);

assign add_ln178_4_fu_6793_p2 = (shl_ln161_4_fu_6786_p3 + add_ln160_4_reg_13441);

assign add_ln178_5_fu_7841_p2 = (shl_ln161_5_fu_7834_p3 + add_ln160_5_reg_13465_pp0_iter8_reg);

assign add_ln178_6_fu_7966_p2 = (shl_ln161_6_fu_7959_p3 + add_ln160_6_reg_13471_pp0_iter8_reg);

assign add_ln178_7_fu_6910_p2 = (shl_ln161_7_fu_6903_p3 + add_ln160_7_reg_13477);

assign add_ln178_fu_6201_p2 = (shl_ln3_fu_6106_p3 + add_ln160_reg_13381);

assign add_ln183_1_fu_7116_p2 = (trunc_ln175_9_fu_7085_p4 + trunc_ln172_9_fu_7041_p4);

assign add_ln183_2_fu_7228_p2 = (trunc_ln175_s_fu_7197_p4 + trunc_ln172_s_fu_7153_p4);

assign add_ln183_3_fu_6452_p2 = (trunc_ln175_10_fu_6393_p4 + trunc_ln172_10_fu_6349_p4);

assign add_ln183_4_fu_6640_p2 = (trunc_ln175_11_fu_6609_p4 + trunc_ln172_11_fu_6565_p4);

assign add_ln183_5_fu_7376_p2 = (trunc_ln175_12_fu_7345_p4 + trunc_ln172_12_fu_7301_p4);

assign add_ln183_6_fu_7488_p2 = (trunc_ln175_13_fu_7457_p4 + trunc_ln172_13_fu_7413_p4);

assign add_ln183_7_fu_6752_p2 = (trunc_ln175_14_fu_6721_p4 + trunc_ln172_14_fu_6677_p4);

assign add_ln183_fu_6229_p2 = (trunc_ln175_8_fu_6170_p4 + trunc_ln172_8_fu_6126_p4);

assign add_ln185_1_fu_7128_p2 = (trunc_ln178_1_fu_7107_p4 + trunc_ln173_1_fu_7063_p4);

assign add_ln185_2_fu_7240_p2 = (trunc_ln178_2_fu_7219_p4 + trunc_ln173_2_fu_7175_p4);

assign add_ln185_3_fu_6464_p2 = (trunc_ln178_3_fu_6415_p4 + trunc_ln173_3_fu_6371_p4);

assign add_ln185_4_fu_6652_p2 = (trunc_ln178_4_fu_6631_p4 + trunc_ln173_4_fu_6587_p4);

assign add_ln185_5_fu_7388_p2 = (trunc_ln178_5_fu_7367_p4 + trunc_ln173_5_fu_7323_p4);

assign add_ln185_6_fu_7500_p2 = (trunc_ln178_6_fu_7479_p4 + trunc_ln173_6_fu_7435_p4);

assign add_ln185_7_fu_6764_p2 = (trunc_ln178_7_fu_6743_p4 + trunc_ln173_7_fu_6699_p4);

assign add_ln185_fu_6241_p2 = (trunc_ln7_fu_6192_p4 + trunc_ln4_fu_6148_p4);

assign add_ln189_1_fu_7589_p2 = (add_ln178_1_fu_7555_p2 + trunc_ln182_1_fu_7574_p4);

assign add_ln189_2_fu_7714_p2 = (add_ln178_2_fu_7680_p2 + trunc_ln182_2_fu_7699_p4);

assign add_ln189_3_fu_6476_p2 = (add_ln178_3_fu_6424_p2 + trunc_ln182_3_fu_6443_p4);

assign add_ln189_4_fu_6821_p2 = (add_ln178_4_fu_6793_p2 + trunc_ln182_4_fu_6812_p4);

assign add_ln189_5_fu_7875_p2 = (add_ln178_5_fu_7841_p2 + trunc_ln182_5_fu_7860_p4);

assign add_ln189_6_fu_8000_p2 = (add_ln178_6_fu_7966_p2 + trunc_ln182_6_fu_7985_p4);

assign add_ln189_7_fu_6938_p2 = (add_ln178_7_fu_6910_p2 + trunc_ln182_7_fu_6929_p4);

assign add_ln189_fu_6253_p2 = (add_ln178_fu_6201_p2 + trunc_ln10_fu_6220_p4);

assign add_ln191_1_fu_8614_p2 = (sub_ln179_1_reg_13943_pp0_iter10_reg + trunc_ln181_1_reg_13949_pp0_iter10_reg);

assign add_ln191_2_fu_8724_p2 = (sub_ln179_2_reg_13985_pp0_iter10_reg + trunc_ln181_2_reg_13991_pp0_iter10_reg);

assign add_ln191_3_fu_8284_p2 = (sub_ln179_3_reg_13583_pp0_iter9_reg + trunc_ln181_3_reg_13589_pp0_iter9_reg);

assign add_ln191_4_fu_8394_p2 = (sub_ln179_4_reg_13705_pp0_iter9_reg + trunc_ln181_4_reg_13711_pp0_iter9_reg);

assign add_ln191_5_fu_8834_p2 = (sub_ln179_5_reg_14047_pp0_iter10_reg + trunc_ln181_5_reg_14053_pp0_iter10_reg);

assign add_ln191_6_fu_8944_p2 = (sub_ln179_6_reg_14089_pp0_iter10_reg + trunc_ln181_6_reg_14095_pp0_iter10_reg);

assign add_ln191_7_fu_8504_p2 = (sub_ln179_7_reg_13773_pp0_iter9_reg + trunc_ln181_7_reg_13779_pp0_iter9_reg);

assign add_ln191_fu_8174_p2 = (sub_ln179_reg_13541_pp0_iter9_reg + trunc_ln8_reg_13547_pp0_iter9_reg);

assign add_ln193_10_fu_8732_p2 = (mul_ln193_2_reg_14251 + 32'd128);

assign add_ln193_11_fu_8292_p2 = (mul_ln193_3_reg_14171 + 32'd128);

assign add_ln193_12_fu_8402_p2 = (mul_ln193_4_reg_14181 + 32'd128);

assign add_ln193_13_fu_8842_p2 = (mul_ln193_5_reg_14301 + 32'd128);

assign add_ln193_14_fu_8952_p2 = (mul_ln193_6_reg_14311 + 32'd128);

assign add_ln193_15_fu_8512_p2 = (mul_ln193_7_reg_14211 + 32'd128);

assign add_ln193_1_fu_8182_p2 = (mul_ln193_reg_14141 + 32'd128);

assign add_ln193_2_fu_7726_p2 = ($signed(sext_ln185_2_fu_7708_p1) + $signed(sext_ln189_2_fu_7711_p1));

assign add_ln193_3_fu_7258_p2 = ($signed(sext_ln185_3_fu_7252_p1) + $signed(sext_ln189_3_fu_7255_p1));

assign add_ln193_4_fu_7276_p2 = ($signed(sext_ln185_4_fu_7270_p1) + $signed(sext_ln189_4_fu_7273_p1));

assign add_ln193_5_fu_7887_p2 = ($signed(sext_ln185_5_fu_7869_p1) + $signed(sext_ln189_5_fu_7872_p1));

assign add_ln193_6_fu_8012_p2 = ($signed(sext_ln185_6_fu_7994_p1) + $signed(sext_ln189_6_fu_7997_p1));

assign add_ln193_7_fu_7518_p2 = ($signed(sext_ln185_7_fu_7512_p1) + $signed(sext_ln189_7_fu_7515_p1));

assign add_ln193_8_fu_7601_p2 = ($signed(sext_ln185_1_fu_7583_p1) + $signed(sext_ln189_1_fu_7586_p1));

assign add_ln193_9_fu_8622_p2 = (mul_ln193_1_reg_14241 + 32'd128);

assign add_ln193_fu_7016_p2 = ($signed(sext_ln185_fu_7010_p1) + $signed(sext_ln189_fu_7013_p1));

assign add_ln194_1_fu_8641_p2 = (mul_ln194_1_reg_14246 + 32'd128);

assign add_ln194_2_fu_8751_p2 = (mul_ln194_2_reg_14256 + 32'd128);

assign add_ln194_3_fu_8311_p2 = (mul_ln194_3_reg_14176 + 32'd128);

assign add_ln194_4_fu_8421_p2 = (mul_ln194_4_reg_14186 + 32'd128);

assign add_ln194_5_fu_8861_p2 = (mul_ln194_5_reg_14306 + 32'd128);

assign add_ln194_6_fu_8971_p2 = (mul_ln194_6_reg_14316 + 32'd128);

assign add_ln194_7_fu_8531_p2 = (mul_ln194_7_reg_14216 + 32'd128);

assign add_ln194_fu_8201_p2 = (mul_ln194_reg_14146 + 32'd128);

assign add_ln197_1_fu_7613_p2 = (add_ln183_1_reg_13815 + add_ln189_1_fu_7589_p2);

assign add_ln197_2_fu_7738_p2 = (add_ln183_2_reg_13837 + add_ln189_2_fu_7714_p2);

assign add_ln197_3_fu_6488_p2 = (add_ln183_3_fu_6452_p2 + add_ln189_3_fu_6476_p2);

assign add_ln197_4_fu_6833_p2 = (add_ln183_4_reg_13625 + add_ln189_4_fu_6821_p2);

assign add_ln197_5_fu_7899_p2 = (add_ln183_5_reg_13879 + add_ln189_5_fu_7875_p2);

assign add_ln197_6_fu_8024_p2 = (add_ln183_6_reg_13901 + add_ln189_6_fu_8000_p2);

assign add_ln197_7_fu_6950_p2 = (add_ln183_7_reg_13647 + add_ln189_7_fu_6938_p2);

assign add_ln197_fu_6265_p2 = (add_ln183_fu_6229_p2 + add_ln189_fu_6253_p2);

assign add_ln198_1_fu_8660_p2 = ($signed(add_ln191_1_fu_8614_p2) + $signed(sext_ln194_2_fu_8637_p1));

assign add_ln198_2_fu_8770_p2 = ($signed(add_ln191_2_fu_8724_p2) + $signed(sext_ln194_4_fu_8747_p1));

assign add_ln198_3_fu_8330_p2 = ($signed(add_ln191_3_fu_8284_p2) + $signed(sext_ln194_6_fu_8307_p1));

assign add_ln198_4_fu_8440_p2 = ($signed(add_ln191_4_fu_8394_p2) + $signed(sext_ln194_8_fu_8417_p1));

assign add_ln198_5_fu_8880_p2 = ($signed(add_ln191_5_fu_8834_p2) + $signed(sext_ln194_10_fu_8857_p1));

assign add_ln198_6_fu_8990_p2 = ($signed(add_ln191_6_fu_8944_p2) + $signed(sext_ln194_12_fu_8967_p1));

assign add_ln198_7_fu_8550_p2 = ($signed(add_ln191_7_fu_8504_p2) + $signed(sext_ln194_14_fu_8527_p1));

assign add_ln198_fu_8220_p2 = ($signed(add_ln191_fu_8174_p2) + $signed(sext_ln194_fu_8197_p1));

assign add_ln199_1_fu_8676_p2 = ($signed(sub_ln192_1_fu_8618_p2) + $signed(sext_ln197_1_fu_8656_p1));

assign add_ln199_2_fu_8786_p2 = ($signed(sub_ln192_2_fu_8728_p2) + $signed(sext_ln197_2_fu_8766_p1));

assign add_ln199_3_fu_8346_p2 = ($signed(sub_ln192_3_fu_8288_p2) + $signed(sext_ln197_3_fu_8326_p1));

assign add_ln199_4_fu_8456_p2 = ($signed(sub_ln192_4_fu_8398_p2) + $signed(sext_ln197_4_fu_8436_p1));

assign add_ln199_5_fu_8896_p2 = ($signed(sub_ln192_5_fu_8838_p2) + $signed(sext_ln197_5_fu_8876_p1));

assign add_ln199_6_fu_9006_p2 = ($signed(sub_ln192_6_fu_8948_p2) + $signed(sext_ln197_6_fu_8986_p1));

assign add_ln199_7_fu_8566_p2 = ($signed(sub_ln192_7_fu_8508_p2) + $signed(sext_ln197_7_fu_8546_p1));

assign add_ln199_fu_8236_p2 = ($signed(sub_ln192_fu_8178_p2) + $signed(sext_ln197_fu_8216_p1));

assign add_ln200_1_fu_7628_p2 = (add_ln185_1_reg_13826 + sub_ln190_1_fu_7595_p2);

assign add_ln200_2_fu_7753_p2 = (add_ln185_2_reg_13848 + sub_ln190_2_fu_7720_p2);

assign add_ln200_3_fu_6504_p2 = (add_ln185_3_fu_6464_p2 + sub_ln190_3_fu_6482_p2);

assign add_ln200_4_fu_6848_p2 = (add_ln185_4_reg_13636 + sub_ln190_4_fu_6827_p2);

assign add_ln200_5_fu_7914_p2 = (add_ln185_5_reg_13890 + sub_ln190_5_fu_7881_p2);

assign add_ln200_6_fu_8039_p2 = (add_ln185_6_reg_13912 + sub_ln190_6_fu_8006_p2);

assign add_ln200_7_fu_6965_p2 = (add_ln185_7_reg_13658 + sub_ln190_7_fu_6944_p2);

assign add_ln200_fu_6281_p2 = (add_ln185_fu_6241_p2 + sub_ln190_fu_6259_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((iblock3_i_empty_n == 1'b0) | ((cmp2_reg_10700 == 1'd1) & (iq4_i_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (ivoutp5_i_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((iblock3_i_empty_n == 1'b0) | ((cmp2_reg_10700 == 1'd1) & (iq4_i_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (ivoutp5_i_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((iblock3_i_empty_n == 1'b0) | ((cmp2_reg_10700 == 1'd1) & (iq4_i_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (ivoutp5_i_full_n == 1'b0)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((iblock3_i_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op109_read_state2 == 1'b1) & (iq4_i_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (ivoutp5_i_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((iblock3_i_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op109_read_state2 == 1'b1) & (iq4_i_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (ivoutp5_i_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((iblock3_i_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op109_read_state2 == 1'b1) & (iq4_i_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter11 == 1'b1) & (ivoutp5_i_full_n == 1'b0)));
end

assign ap_block_state10_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_pp0_stage0_iter11 = (ivoutp5_i_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp0_stage1_iter11 = (ivoutp5_i_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((ap_predicate_op109_read_state2 == 1'b1) & (iq4_i_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((iblock3_i_empty_n == 1'b0) | ((cmp2_reg_10700 == 1'd1) & (iq4_i_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter1 = (iblock3_i_empty_n == 1'b0);
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ext_blocking_n = (1'b1 & 1'b1);

assign ap_int_blocking_cur_n = (ivoutp5_i_blk_n & iq4_i_blk_n & iblock3_i_blk_n);

assign ap_int_blocking_n = (ap_int_blocking_cur_n & 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

always @ (*) begin
    ap_predicate_op109_read_state2 = ((cmp2_reg_10700 == 1'd1) & (icmp_ln246_reg_10696 == 1'd0));
end

assign ap_str_blocking_n = (1'b1 & 1'b1);

assign cmp2_fu_1179_p2 = ((ap_sig_allocacmp_i_3 == 32'd0) ? 1'b1 : 1'b0);

assign grp_fu_10002_p2 = 32'd565;

assign grp_fu_10002_p3 = 32'd4;

assign grp_fu_10012_p2 = 32'd2408;

assign grp_fu_10021_p2 = 30'd1108;

assign grp_fu_10021_p3 = 30'd4;

assign grp_fu_10031_p2 = 32'd565;

assign grp_fu_10031_p3 = 32'd4;

assign grp_fu_10041_p2 = 32'd2408;

assign grp_fu_10050_p2 = 30'd1108;

assign grp_fu_10050_p3 = 30'd4;

assign grp_fu_10060_p1 = 30'd1073738040;

assign grp_fu_10068_p1 = 30'd1568;

assign grp_fu_10076_p1 = 32'd2276;

assign grp_fu_10086_p1 = 32'd4294963890;

assign grp_fu_10096_p1 = 32'd4294966497;

assign grp_fu_1009_p4 = {{iblock3_i_dout[287:272]}};

assign grp_fu_10106_p1 = 32'd4294963279;

assign grp_fu_10116_p1 = 32'd2276;

assign grp_fu_10126_p1 = 32'd4294963890;

assign grp_fu_10136_p1 = 32'd4294966497;

assign grp_fu_10146_p1 = 32'd4294963279;

assign grp_fu_10156_p1 = 32'd2276;

assign grp_fu_10166_p1 = 32'd4294963890;

assign grp_fu_10176_p1 = 32'd4294966497;

assign grp_fu_10186_p1 = 32'd4294963279;

assign grp_fu_10196_p1 = 32'd2276;

assign grp_fu_1019_p4 = {{iblock3_i_dout[303:288]}};

assign grp_fu_10206_p1 = 32'd4294963890;

assign grp_fu_10216_p1 = 32'd4294966497;

assign grp_fu_10226_p1 = 32'd4294963279;

assign grp_fu_10236_p1 = 30'd1073738040;

assign grp_fu_10244_p1 = 30'd1568;

assign grp_fu_10252_p1 = 30'd1073738040;

assign grp_fu_10260_p1 = 30'd1568;

assign grp_fu_10268_p1 = 30'd1073738040;

assign grp_fu_10276_p1 = 30'd1568;

assign grp_fu_10284_p1 = 30'd1073738040;

assign grp_fu_10292_p1 = 30'd1568;

assign grp_fu_1029_p4 = {{iblock3_i_dout[319:304]}};

assign grp_fu_1039_p4 = {{iblock3_i_dout[335:320]}};

assign grp_fu_1049_p4 = {{iblock3_i_dout[351:336]}};

assign grp_fu_1059_p4 = {{iblock3_i_dout[367:352]}};

assign grp_fu_1069_p4 = {{iblock3_i_dout[383:368]}};

assign grp_fu_1079_p4 = {{iblock3_i_dout[399:384]}};

assign grp_fu_1089_p4 = {{iblock3_i_dout[415:400]}};

assign grp_fu_1099_p4 = {{iblock3_i_dout[431:416]}};

assign grp_fu_1109_p4 = {{iblock3_i_dout[447:432]}};

assign grp_fu_1119_p4 = {{iblock3_i_dout[463:448]}};

assign grp_fu_1129_p4 = {{iblock3_i_dout[479:464]}};

assign grp_fu_1139_p4 = {{iblock3_i_dout[495:480]}};

assign grp_fu_1149_p4 = {{iblock3_i_dout[511:496]}};

assign grp_fu_2310_p1 = 32'd565;

assign grp_fu_2315_p1 = 32'd2276;

assign grp_fu_2320_p1 = 32'd4294963890;

assign grp_fu_2325_p1 = 32'd2408;

assign grp_fu_2330_p1 = 32'd4294966497;

assign grp_fu_2335_p1 = 32'd4294963279;

assign grp_fu_2383_p1 = 32'd565;

assign grp_fu_2388_p1 = 32'd2276;

assign grp_fu_2393_p1 = 32'd4294963890;

assign grp_fu_2398_p1 = 32'd2408;

assign grp_fu_2403_p1 = 32'd4294966497;

assign grp_fu_2408_p1 = 32'd4294963279;

assign grp_fu_2413_p1 = 32'd1108;

assign grp_fu_2418_p1 = 32'd4294963512;

assign grp_fu_2423_p1 = 32'd1568;

assign grp_fu_2471_p1 = 32'd565;

assign grp_fu_2476_p1 = 32'd2276;

assign grp_fu_2481_p1 = 32'd4294963890;

assign grp_fu_2486_p1 = 32'd2408;

assign grp_fu_2491_p1 = 32'd4294966497;

assign grp_fu_2496_p1 = 32'd4294963279;

assign grp_fu_2501_p1 = 32'd1108;

assign grp_fu_2506_p1 = 32'd4294963512;

assign grp_fu_2511_p1 = 32'd1568;

assign grp_fu_2559_p1 = 32'd565;

assign grp_fu_2564_p1 = 32'd2276;

assign grp_fu_2569_p1 = 32'd4294963890;

assign grp_fu_2574_p1 = 32'd2408;

assign grp_fu_2579_p1 = 32'd4294966497;

assign grp_fu_2584_p1 = 32'd4294963279;

assign grp_fu_2589_p1 = 32'd1108;

assign grp_fu_2594_p1 = 32'd4294963512;

assign grp_fu_2599_p1 = 32'd1568;

assign grp_fu_2700_p1 = 32'd565;

assign grp_fu_2705_p1 = 32'd2276;

assign grp_fu_2710_p1 = 32'd4294963890;

assign grp_fu_2715_p1 = 32'd2408;

assign grp_fu_2720_p1 = 32'd4294966497;

assign grp_fu_2725_p1 = 32'd4294963279;

assign grp_fu_2773_p1 = 32'd565;

assign grp_fu_2778_p1 = 32'd2276;

assign grp_fu_2783_p1 = 32'd4294963890;

assign grp_fu_2788_p1 = 32'd2408;

assign grp_fu_2793_p1 = 32'd4294966497;

assign grp_fu_2798_p1 = 32'd4294963279;

assign grp_fu_2803_p1 = 32'd1108;

assign grp_fu_2808_p1 = 32'd4294963512;

assign grp_fu_2813_p1 = 32'd1568;

assign grp_fu_2861_p1 = 32'd565;

assign grp_fu_2866_p1 = 32'd2276;

assign grp_fu_2871_p1 = 32'd4294963890;

assign grp_fu_2876_p1 = 32'd2408;

assign grp_fu_2881_p1 = 32'd4294966497;

assign grp_fu_2886_p1 = 32'd4294963279;

assign grp_fu_2891_p1 = 32'd1108;

assign grp_fu_2896_p1 = 32'd4294963512;

assign grp_fu_2901_p1 = 32'd1568;

assign grp_fu_2949_p1 = 32'd565;

assign grp_fu_2954_p1 = 32'd2276;

assign grp_fu_2959_p1 = 32'd4294963890;

assign grp_fu_2964_p1 = 32'd2408;

assign grp_fu_2969_p1 = 32'd4294966497;

assign grp_fu_2974_p1 = 32'd4294963279;

assign grp_fu_2979_p1 = 32'd1108;

assign grp_fu_2984_p1 = 32'd4294963512;

assign grp_fu_2989_p1 = 32'd1568;

assign grp_fu_3242_p1 = 32'd181;

assign grp_fu_3247_p1 = 32'd181;

assign grp_fu_3285_p1 = 32'd181;

assign grp_fu_3290_p1 = 32'd181;

assign grp_fu_3388_p1 = 32'd181;

assign grp_fu_3393_p1 = 32'd181;

assign grp_fu_3491_p1 = 32'd181;

assign grp_fu_3496_p1 = 32'd181;

assign grp_fu_4199_p1 = 32'd181;

assign grp_fu_4204_p1 = 32'd181;

assign grp_fu_4216_p1 = 32'd181;

assign grp_fu_4221_p1 = 32'd181;

assign grp_fu_4257_p1 = 32'd181;

assign grp_fu_4262_p1 = 32'd181;

assign grp_fu_4298_p1 = 32'd181;

assign grp_fu_4303_p1 = 32'd181;

assign grp_fu_7533_p1 = 32'd181;

assign grp_fu_7542_p1 = 32'd181;

assign grp_fu_7801_p1 = 32'd181;

assign grp_fu_7810_p1 = 32'd181;

assign grp_fu_7819_p1 = 32'd181;

assign grp_fu_7828_p1 = 32'd181;

assign grp_fu_8087_p1 = 32'd181;

assign grp_fu_8096_p1 = 32'd181;

assign grp_fu_8105_p1 = 32'd181;

assign grp_fu_8114_p1 = 32'd181;

assign grp_fu_8123_p1 = 32'd181;

assign grp_fu_8132_p1 = 32'd181;

assign grp_fu_8141_p1 = 32'd181;

assign grp_fu_8150_p1 = 32'd181;

assign grp_fu_8159_p1 = 32'd181;

assign grp_fu_8168_p1 = 32'd181;

assign grp_fu_849_p4 = {{iblock3_i_dout[31:16]}};

assign grp_fu_859_p4 = {{iblock3_i_dout[47:32]}};

assign grp_fu_869_p4 = {{iblock3_i_dout[63:48]}};

assign grp_fu_879_p4 = {{iblock3_i_dout[79:64]}};

assign grp_fu_889_p4 = {{iblock3_i_dout[95:80]}};

assign grp_fu_899_p4 = {{iblock3_i_dout[111:96]}};

assign grp_fu_909_p4 = {{iblock3_i_dout[127:112]}};

assign grp_fu_9128_p0 = iblock3_i_dout[15:0];

assign grp_fu_9134_p1 = grp_fu_9134_p10;

assign grp_fu_9134_p10 = iiq_4_1_fu_284;

assign grp_fu_9142_p0 = grp_fu_9142_p00;

assign grp_fu_9142_p00 = iiq_6_1_fu_276;

assign grp_fu_9150_p0 = grp_fu_9150_p00;

assign grp_fu_9150_p00 = iiq_2_1_fu_292;

assign grp_fu_9158_p0 = grp_fu_9158_p00;

assign grp_fu_9158_p00 = iiq_1_1_fu_296;

assign grp_fu_9166_p0 = grp_fu_9166_p00;

assign grp_fu_9166_p00 = iiq_7_1_fu_272;

assign grp_fu_9174_p0 = grp_fu_9174_p00;

assign grp_fu_9174_p00 = iiq_5_1_fu_280;

assign grp_fu_9182_p0 = grp_fu_9182_p00;

assign grp_fu_9182_p00 = iiq_3_1_fu_288;

assign grp_fu_9190_p1 = grp_fu_9190_p10;

assign grp_fu_9190_p10 = iiq_8_1_fu_268;

assign grp_fu_9196_p1 = grp_fu_9196_p10;

assign grp_fu_9196_p10 = iiq_12_1_fu_252;

assign grp_fu_919_p4 = {{iblock3_i_dout[143:128]}};

assign grp_fu_9202_p0 = grp_fu_9202_p00;

assign grp_fu_9202_p00 = iiq_14_1_fu_308;

assign grp_fu_9209_p0 = grp_fu_9209_p00;

assign grp_fu_9209_p00 = iiq_10_1_fu_260;

assign grp_fu_9216_p0 = grp_fu_9216_p00;

assign grp_fu_9216_p00 = iiq_9_1_fu_264;

assign grp_fu_9223_p0 = grp_fu_9223_p00;

assign grp_fu_9223_p00 = iiq_15_1_fu_312;

assign grp_fu_9230_p0 = grp_fu_9230_p00;

assign grp_fu_9230_p00 = iiq_13_1_fu_304;

assign grp_fu_9237_p0 = grp_fu_9237_p00;

assign grp_fu_9237_p00 = iiq_11_1_fu_256;

assign grp_fu_9244_p1 = grp_fu_9244_p10;

assign grp_fu_9244_p10 = iiq_16_1_fu_316;

assign grp_fu_9250_p1 = grp_fu_9250_p10;

assign grp_fu_9250_p10 = iiq_20_1_fu_332;

assign grp_fu_9256_p0 = grp_fu_9256_p00;

assign grp_fu_9256_p00 = iiq_22_1_fu_340;

assign grp_fu_9263_p0 = grp_fu_9263_p00;

assign grp_fu_9263_p00 = iiq_18_1_fu_324;

assign grp_fu_9270_p0 = grp_fu_9270_p00;

assign grp_fu_9270_p00 = iiq_17_1_fu_320;

assign grp_fu_9277_p0 = grp_fu_9277_p00;

assign grp_fu_9277_p00 = iiq_23_1_fu_344;

assign grp_fu_9284_p0 = grp_fu_9284_p00;

assign grp_fu_9284_p00 = iiq_21_1_fu_336;

assign grp_fu_9291_p0 = grp_fu_9291_p00;

assign grp_fu_9291_p00 = iiq_19_1_fu_328;

assign grp_fu_9298_p1 = grp_fu_9298_p10;

assign grp_fu_9298_p10 = iiq_24_1_fu_348;

assign grp_fu_929_p4 = {{iblock3_i_dout[159:144]}};

assign grp_fu_9304_p1 = grp_fu_9304_p10;

assign grp_fu_9304_p10 = iiq_28_1_fu_364;

assign grp_fu_9310_p0 = grp_fu_9310_p00;

assign grp_fu_9310_p00 = iiq_30_1_fu_372;

assign grp_fu_9317_p0 = grp_fu_9317_p00;

assign grp_fu_9317_p00 = iiq_26_1_fu_356;

assign grp_fu_9324_p0 = grp_fu_9324_p00;

assign grp_fu_9324_p00 = iiq_25_1_fu_352;

assign grp_fu_9331_p0 = grp_fu_9331_p00;

assign grp_fu_9331_p00 = iiq_31_1_fu_376;

assign grp_fu_9338_p0 = grp_fu_9338_p00;

assign grp_fu_9338_p00 = iiq_29_1_fu_368;

assign grp_fu_9345_p0 = grp_fu_9345_p00;

assign grp_fu_9345_p00 = iiq_27_1_fu_360;

assign grp_fu_9352_p0 = iblock3_i_dout[15:0];

assign grp_fu_9358_p1 = grp_fu_9358_p10;

assign grp_fu_9358_p10 = iiq_36_1_fu_396;

assign grp_fu_9366_p0 = grp_fu_9366_p00;

assign grp_fu_9366_p00 = iiq_38_1_fu_404;

assign grp_fu_9374_p0 = grp_fu_9374_p00;

assign grp_fu_9374_p00 = iiq_34_1_fu_388;

assign grp_fu_9382_p0 = grp_fu_9382_p00;

assign grp_fu_9382_p00 = iiq_33_1_fu_384;

assign grp_fu_9390_p0 = grp_fu_9390_p00;

assign grp_fu_9390_p00 = iiq_39_1_fu_408;

assign grp_fu_9398_p0 = grp_fu_9398_p00;

assign grp_fu_9398_p00 = iiq_37_1_fu_400;

assign grp_fu_939_p4 = {{iblock3_i_dout[175:160]}};

assign grp_fu_9406_p0 = grp_fu_9406_p00;

assign grp_fu_9406_p00 = iiq_35_1_fu_392;

assign grp_fu_9414_p1 = grp_fu_9414_p10;

assign grp_fu_9414_p10 = iiq_40_1_fu_412;

assign grp_fu_9420_p1 = grp_fu_9420_p10;

assign grp_fu_9420_p10 = iiq_44_1_fu_428;

assign grp_fu_9426_p0 = grp_fu_9426_p00;

assign grp_fu_9426_p00 = iiq_46_1_fu_436;

assign grp_fu_9433_p0 = grp_fu_9433_p00;

assign grp_fu_9433_p00 = iiq_42_1_fu_420;

assign grp_fu_9440_p0 = grp_fu_9440_p00;

assign grp_fu_9440_p00 = iiq_41_1_fu_416;

assign grp_fu_9447_p0 = grp_fu_9447_p00;

assign grp_fu_9447_p00 = iiq_47_1_fu_440;

assign grp_fu_9454_p0 = grp_fu_9454_p00;

assign grp_fu_9454_p00 = iiq_45_1_fu_432;

assign grp_fu_9461_p0 = grp_fu_9461_p00;

assign grp_fu_9461_p00 = iiq_43_1_fu_424;

assign grp_fu_9468_p1 = grp_fu_9468_p10;

assign grp_fu_9468_p10 = iiq_48_1_fu_444;

assign grp_fu_9474_p1 = grp_fu_9474_p10;

assign grp_fu_9474_p10 = iiq_52_1_fu_460;

assign grp_fu_9480_p0 = grp_fu_9480_p00;

assign grp_fu_9480_p00 = iiq_54_1_fu_468;

assign grp_fu_9487_p0 = grp_fu_9487_p00;

assign grp_fu_9487_p00 = iiq_50_1_fu_452;

assign grp_fu_9494_p0 = grp_fu_9494_p00;

assign grp_fu_9494_p00 = iiq_49_1_fu_448;

assign grp_fu_949_p4 = {{iblock3_i_dout[191:176]}};

assign grp_fu_9501_p0 = grp_fu_9501_p00;

assign grp_fu_9501_p00 = iiq_55_1_fu_472;

assign grp_fu_9508_p0 = grp_fu_9508_p00;

assign grp_fu_9508_p00 = iiq_53_1_fu_464;

assign grp_fu_9515_p0 = grp_fu_9515_p00;

assign grp_fu_9515_p00 = iiq_51_1_fu_456;

assign grp_fu_9522_p1 = grp_fu_9522_p10;

assign grp_fu_9522_p10 = iiq_56_1_fu_476;

assign grp_fu_9528_p1 = grp_fu_9528_p10;

assign grp_fu_9528_p10 = iiq_60_1_fu_492;

assign grp_fu_9534_p0 = grp_fu_9534_p00;

assign grp_fu_9534_p00 = iiq_62_1_fu_500;

assign grp_fu_9541_p0 = grp_fu_9541_p00;

assign grp_fu_9541_p00 = iiq_58_1_fu_484;

assign grp_fu_9548_p0 = grp_fu_9548_p00;

assign grp_fu_9548_p00 = iiq_57_1_fu_480;

assign grp_fu_9555_p0 = grp_fu_9555_p00;

assign grp_fu_9555_p00 = iiq_63_1_fu_504;

assign grp_fu_9562_p0 = grp_fu_9562_p00;

assign grp_fu_9562_p00 = iiq_61_1_fu_496;

assign grp_fu_9569_p0 = grp_fu_9569_p00;

assign grp_fu_9569_p00 = iiq_59_1_fu_488;

assign grp_fu_9576_p2 = 27'd1108;

assign grp_fu_9582_p1 = 27'd134213944;

assign grp_fu_9589_p1 = 27'd1568;

assign grp_fu_9596_p2 = 27'd1108;

assign grp_fu_959_p4 = {{iblock3_i_dout[207:192]}};

assign grp_fu_9602_p1 = 27'd134213944;

assign grp_fu_9609_p1 = 27'd1568;

assign grp_fu_9616_p2 = 32'd565;

assign grp_fu_9616_p3 = 32'd4;

assign grp_fu_9626_p2 = 32'd2408;

assign grp_fu_9635_p2 = 30'd1108;

assign grp_fu_9635_p3 = 30'd4;

assign grp_fu_9645_p2 = 32'd565;

assign grp_fu_9645_p3 = 32'd4;

assign grp_fu_9655_p2 = 32'd2408;

assign grp_fu_9664_p2 = 30'd1108;

assign grp_fu_9664_p3 = 30'd4;

assign grp_fu_9674_p2 = 32'd565;

assign grp_fu_9674_p3 = 32'd4;

assign grp_fu_9684_p2 = 32'd2408;

assign grp_fu_9693_p2 = 30'd1108;

assign grp_fu_9693_p3 = 30'd4;

assign grp_fu_969_p4 = {{iblock3_i_dout[223:208]}};

assign grp_fu_9703_p2 = 32'd565;

assign grp_fu_9703_p3 = 32'd4;

assign grp_fu_9713_p2 = 32'd2408;

assign grp_fu_9722_p2 = 30'd1108;

assign grp_fu_9722_p3 = 30'd4;

assign grp_fu_9732_p1 = 32'd2276;

assign grp_fu_9742_p1 = 32'd4294963890;

assign grp_fu_9752_p1 = 32'd4294966497;

assign grp_fu_9762_p1 = 32'd4294963279;

assign grp_fu_9772_p1 = 30'd1073738040;

assign grp_fu_9781_p1 = 30'd1568;

assign grp_fu_9790_p1 = 32'd2276;

assign grp_fu_979_p4 = {{iblock3_i_dout[239:224]}};

assign grp_fu_9800_p1 = 32'd4294963890;

assign grp_fu_9810_p1 = 32'd4294966497;

assign grp_fu_9820_p1 = 32'd4294963279;

assign grp_fu_9830_p1 = 30'd1073738040;

assign grp_fu_9839_p1 = 30'd1568;

assign grp_fu_9848_p1 = 32'd2276;

assign grp_fu_9858_p1 = 32'd4294963890;

assign grp_fu_9868_p1 = 32'd4294966497;

assign grp_fu_9878_p1 = 32'd4294963279;

assign grp_fu_9888_p1 = 32'd2276;

assign grp_fu_9898_p1 = 32'd4294963890;

assign grp_fu_989_p4 = {{iblock3_i_dout[255:240]}};

assign grp_fu_9908_p1 = 32'd4294966497;

assign grp_fu_9918_p1 = 32'd4294963279;

assign grp_fu_9928_p2 = 32'd565;

assign grp_fu_9928_p3 = 32'd4;

assign grp_fu_9938_p2 = 32'd2408;

assign grp_fu_9947_p2 = 30'd1108;

assign grp_fu_9947_p3 = 30'd4;

assign grp_fu_9957_p2 = 32'd565;

assign grp_fu_9957_p3 = 32'd4;

assign grp_fu_9967_p2 = 32'd2408;

assign grp_fu_9976_p2 = 30'd1108;

assign grp_fu_9976_p3 = 30'd4;

assign grp_fu_9986_p1 = 30'd1073738040;

assign grp_fu_9994_p1 = 30'd1568;

assign grp_fu_999_p4 = {{iblock3_i_dout[271:256]}};

assign i_4_fu_1173_p2 = (ap_sig_allocacmp_i_3 + 32'd1);

assign icmp_ln100_1_fu_2377_p2 = ((or_ln100_11_fu_2371_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln100_2_fu_2465_p2 = ((or_ln100_17_fu_2459_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln100_3_fu_2553_p2 = ((or_ln100_23_fu_2547_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln100_4_fu_2650_p2 = ((or_ln100_29_fu_2644_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln100_5_fu_2767_p2 = ((or_ln100_35_fu_2761_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln100_6_fu_2855_p2 = ((or_ln100_41_fu_2849_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln100_7_fu_2943_p2 = ((or_ln100_47_fu_2937_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln100_fu_2260_p2 = ((or_ln100_5_fu_2254_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln246_fu_1167_p2 = ((ap_sig_allocacmp_i_3 == blocks) ? 1'b1 : 1'b0);

assign ignore_dc_read_reg_10691 = ignore_dc;

assign iiq_0_1_fu_1190_p1 = iq4_i_dout[15:0];

assign iiq_32_1_fu_1354_p1 = iq4_i_dout[15:0];

assign intermed_10_2_fu_4490_p3 = ((icmp_ln100_1_reg_11600_pp0_iter5_reg[0:0] == 1'b1) ? intermed_8_3_reg_12683 : intermed_10_fu_4430_p4);

assign intermed_10_fu_4430_p4 = {{add_ln145_1_fu_4424_p2[31:8]}};

assign intermed_11_2_fu_4119_p3 = ((icmp_ln100_1_reg_11600_pp0_iter4_reg[0:0] == 1'b1) ? intermed_8_3_fu_4106_p3 : intermed_11_reg_12446);

assign intermed_12_2_fu_4113_p3 = ((icmp_ln100_1_reg_11600_pp0_iter4_reg[0:0] == 1'b1) ? intermed_8_3_fu_4106_p3 : intermed_12_reg_12451);

assign intermed_13_2_fu_4478_p3 = ((icmp_ln100_1_reg_11600_pp0_iter5_reg[0:0] == 1'b1) ? intermed_8_3_reg_12683 : intermed_13_fu_4446_p4);

assign intermed_13_fu_4446_p4 = {{sub_ln148_1_fu_4440_p2[31:8]}};

assign intermed_14_1_fu_4462_p4 = {{sub_ln149_1_fu_4456_p2[31:8]}};

assign intermed_14_2_fu_4472_p3 = ((icmp_ln100_1_reg_11600_pp0_iter5_reg[0:0] == 1'b1) ? intermed_8_3_reg_12683 : intermed_14_1_fu_4462_p4);

assign intermed_16_2_fu_4156_p3 = ((icmp_ln100_2_reg_11618_pp0_iter4_reg[0:0] == 1'b1) ? intermed_16_3_fu_4137_p3 : intermed_16_reg_12467);

assign intermed_16_3_fu_4137_p3 = {{mul_ln91_2_reg_11470_pp0_iter4_reg}, {3'd0}};

assign intermed_17_2_fu_4642_p3 = ((icmp_ln100_2_reg_11618_pp0_iter5_reg[0:0] == 1'b1) ? intermed_16_3_reg_12725 : intermed_17_fu_4560_p4);

assign intermed_17_fu_4560_p4 = {{add_ln144_2_fu_4554_p2[31:8]}};

assign intermed_18_2_fu_4636_p3 = ((icmp_ln100_2_reg_11618_pp0_iter5_reg[0:0] == 1'b1) ? intermed_16_3_reg_12725 : intermed_18_fu_4576_p4);

assign intermed_18_fu_4576_p4 = {{add_ln145_2_fu_4570_p2[31:8]}};

assign intermed_19_2_fu_4150_p3 = ((icmp_ln100_2_reg_11618_pp0_iter4_reg[0:0] == 1'b1) ? intermed_16_3_fu_4137_p3 : intermed_19_reg_12472);

assign intermed_20_2_fu_4144_p3 = ((icmp_ln100_2_reg_11618_pp0_iter4_reg[0:0] == 1'b1) ? intermed_16_3_fu_4137_p3 : intermed_20_reg_12477);

assign intermed_21_2_fu_4624_p3 = ((icmp_ln100_2_reg_11618_pp0_iter5_reg[0:0] == 1'b1) ? intermed_16_3_reg_12725 : intermed_21_fu_4592_p4);

assign intermed_21_fu_4592_p4 = {{sub_ln148_2_fu_4586_p2[31:8]}};

assign intermed_22_1_fu_4608_p4 = {{sub_ln149_2_fu_4602_p2[31:8]}};

assign intermed_22_2_fu_4618_p3 = ((icmp_ln100_2_reg_11618_pp0_iter5_reg[0:0] == 1'b1) ? intermed_16_3_reg_12725 : intermed_22_1_fu_4608_p4);

assign intermed_24_2_fu_4187_p3 = ((icmp_ln100_3_reg_11636_pp0_iter4_reg[0:0] == 1'b1) ? intermed_24_3_fu_4168_p3 : intermed_24_reg_12493);

assign intermed_24_3_fu_4168_p3 = {{mul_ln91_3_reg_11532_pp0_iter4_reg}, {3'd0}};

assign intermed_25_2_fu_4788_p3 = ((icmp_ln100_3_reg_11636_pp0_iter5_reg[0:0] == 1'b1) ? intermed_24_3_reg_12767 : intermed_25_fu_4706_p4);

assign intermed_25_fu_4706_p4 = {{add_ln144_3_fu_4700_p2[31:8]}};

assign intermed_26_2_fu_4782_p3 = ((icmp_ln100_3_reg_11636_pp0_iter5_reg[0:0] == 1'b1) ? intermed_24_3_reg_12767 : intermed_26_fu_4722_p4);

assign intermed_26_fu_4722_p4 = {{add_ln145_3_fu_4716_p2[31:8]}};

assign intermed_27_2_fu_4181_p3 = ((icmp_ln100_3_reg_11636_pp0_iter4_reg[0:0] == 1'b1) ? intermed_24_3_fu_4168_p3 : intermed_27_reg_12498);

assign intermed_28_2_fu_4175_p3 = ((icmp_ln100_3_reg_11636_pp0_iter4_reg[0:0] == 1'b1) ? intermed_24_3_fu_4168_p3 : intermed_28_reg_12503);

assign intermed_29_2_fu_4770_p3 = ((icmp_ln100_3_reg_11636_pp0_iter5_reg[0:0] == 1'b1) ? intermed_24_3_reg_12767 : intermed_29_fu_4738_p4);

assign intermed_29_fu_4738_p4 = {{sub_ln148_3_fu_4732_p2[31:8]}};

assign intermed_30_1_fu_4754_p4 = {{sub_ln149_3_fu_4748_p2[31:8]}};

assign intermed_30_2_fu_4764_p3 = ((icmp_ln100_3_reg_11636_pp0_iter5_reg[0:0] == 1'b1) ? intermed_24_3_reg_12767 : intermed_30_1_fu_4754_p4);

assign intermed_32_fu_4886_p3 = {{mul_ln91_4_reg_11648_pp0_iter5_reg}, {3'd0}};

assign intermed_40_2_fu_4238_p3 = ((icmp_ln100_5_reg_12081_pp0_iter4_reg[0:0] == 1'b1) ? intermed_40_3_fu_4209_p3 : intermed_40_reg_12557);

assign intermed_40_3_fu_4209_p3 = {{mul_ln91_5_reg_11713_pp0_iter4_reg}, {3'd0}};

assign intermed_41_2_fu_5141_p3 = ((icmp_ln100_5_reg_12081_pp0_iter5_reg[0:0] == 1'b1) ? intermed_40_3_reg_12815 : intermed_41_fu_5059_p4);

assign intermed_41_fu_5059_p4 = {{add_ln144_5_fu_5053_p2[31:8]}};

assign intermed_42_2_fu_5135_p3 = ((icmp_ln100_5_reg_12081_pp0_iter5_reg[0:0] == 1'b1) ? intermed_40_3_reg_12815 : intermed_42_fu_5075_p4);

assign intermed_42_fu_5075_p4 = {{add_ln145_5_fu_5069_p2[31:8]}};

assign intermed_43_2_fu_4232_p3 = ((icmp_ln100_5_reg_12081_pp0_iter4_reg[0:0] == 1'b1) ? intermed_40_3_fu_4209_p3 : intermed_43_reg_12562);

assign intermed_44_2_fu_4226_p3 = ((icmp_ln100_5_reg_12081_pp0_iter4_reg[0:0] == 1'b1) ? intermed_40_3_fu_4209_p3 : intermed_44_reg_12567);

assign intermed_45_2_fu_5123_p3 = ((icmp_ln100_5_reg_12081_pp0_iter5_reg[0:0] == 1'b1) ? intermed_40_3_reg_12815 : intermed_45_fu_5091_p4);

assign intermed_45_fu_5091_p4 = {{sub_ln148_5_fu_5085_p2[31:8]}};

assign intermed_46_1_fu_5107_p4 = {{sub_ln149_5_fu_5101_p2[31:8]}};

assign intermed_46_2_fu_5117_p3 = ((icmp_ln100_5_reg_12081_pp0_iter5_reg[0:0] == 1'b1) ? intermed_40_3_reg_12815 : intermed_46_1_fu_5107_p4);

assign intermed_48_2_fu_4279_p3 = ((icmp_ln100_6_reg_12099_pp0_iter4_reg[0:0] == 1'b1) ? intermed_48_3_fu_4250_p3 : intermed_48_reg_12599);

assign intermed_48_3_fu_4250_p3 = {{mul_ln91_6_reg_11775_pp0_iter4_reg}, {3'd0}};

assign intermed_49_2_fu_5284_p3 = ((icmp_ln100_6_reg_12099_pp0_iter5_reg[0:0] == 1'b1) ? intermed_48_3_reg_12847 : intermed_49_fu_5205_p4);

assign intermed_49_fu_5205_p4 = {{add_ln144_6_fu_5199_p2[31:8]}};

assign intermed_50_2_fu_5278_p3 = ((icmp_ln100_6_reg_12099_pp0_iter5_reg[0:0] == 1'b1) ? intermed_48_3_reg_12847 : intermed_50_fu_5221_p4);

assign intermed_50_fu_5221_p4 = {{add_ln145_6_fu_5215_p2[31:8]}};

assign intermed_51_2_fu_4273_p3 = ((icmp_ln100_6_reg_12099_pp0_iter4_reg[0:0] == 1'b1) ? intermed_48_3_fu_4250_p3 : intermed_51_reg_12604);

assign intermed_52_2_fu_4267_p3 = ((icmp_ln100_6_reg_12099_pp0_iter4_reg[0:0] == 1'b1) ? intermed_48_3_fu_4250_p3 : intermed_52_reg_12609);

assign intermed_53_2_fu_5269_p3 = ((icmp_ln100_6_reg_12099_pp0_iter5_reg[0:0] == 1'b1) ? intermed_48_3_reg_12847 : intermed_53_fu_5237_p4);

assign intermed_53_fu_5237_p4 = {{sub_ln148_6_fu_5231_p2[31:8]}};

assign intermed_54_1_fu_5253_p4 = {{sub_ln149_6_fu_5247_p2[31:8]}};

assign intermed_54_2_fu_5263_p3 = ((icmp_ln100_6_reg_12099_pp0_iter5_reg[0:0] == 1'b1) ? intermed_48_3_reg_12847 : intermed_54_1_fu_5253_p4);

assign intermed_56_2_fu_4320_p3 = ((icmp_ln100_7_reg_12117_pp0_iter4_reg[0:0] == 1'b1) ? intermed_56_3_fu_4291_p3 : intermed_56_reg_12641);

assign intermed_56_3_fu_4291_p3 = {{mul_ln91_7_reg_11837_pp0_iter4_reg}, {3'd0}};

assign intermed_57_2_fu_5427_p3 = ((icmp_ln100_7_reg_12117_pp0_iter5_reg[0:0] == 1'b1) ? intermed_56_3_reg_12879 : intermed_57_fu_5345_p4);

assign intermed_57_fu_5345_p4 = {{add_ln144_7_fu_5339_p2[31:8]}};

assign intermed_58_2_fu_5421_p3 = ((icmp_ln100_7_reg_12117_pp0_iter5_reg[0:0] == 1'b1) ? intermed_56_3_reg_12879 : intermed_58_fu_5361_p4);

assign intermed_58_fu_5361_p4 = {{add_ln145_7_fu_5355_p2[31:8]}};

assign intermed_59_2_fu_4314_p3 = ((icmp_ln100_7_reg_12117_pp0_iter4_reg[0:0] == 1'b1) ? intermed_56_3_fu_4291_p3 : intermed_59_reg_12646);

assign intermed_60_2_fu_4308_p3 = ((icmp_ln100_7_reg_12117_pp0_iter4_reg[0:0] == 1'b1) ? intermed_56_3_fu_4291_p3 : intermed_60_reg_12651);

assign intermed_61_2_fu_5409_p3 = ((icmp_ln100_7_reg_12117_pp0_iter5_reg[0:0] == 1'b1) ? intermed_56_3_reg_12879 : intermed_61_fu_5377_p4);

assign intermed_61_fu_5377_p4 = {{sub_ln148_7_fu_5371_p2[31:8]}};

assign intermed_62_1_fu_5393_p4 = {{sub_ln149_7_fu_5387_p2[31:8]}};

assign intermed_62_2_fu_5403_p3 = ((icmp_ln100_7_reg_12117_pp0_iter5_reg[0:0] == 1'b1) ? intermed_56_3_reg_12879 : intermed_62_1_fu_5393_p4);

assign intermed_8_2_fu_4125_p3 = ((icmp_ln100_1_reg_11600_pp0_iter4_reg[0:0] == 1'b1) ? intermed_8_3_fu_4106_p3 : intermed_8_reg_12441);

assign intermed_8_3_fu_4106_p3 = {{mul_ln91_1_reg_11408_pp0_iter4_reg}, {3'd0}};

assign intermed_9_2_fu_4496_p3 = ((icmp_ln100_1_reg_11600_pp0_iter5_reg[0:0] == 1'b1) ? intermed_8_3_reg_12683 : intermed_9_fu_4414_p4);

assign intermed_9_fu_4414_p4 = {{add_ln144_1_fu_4408_p2[31:8]}};

assign or_ln100_10_fu_2365_p2 = (or_ln100_9_fu_2361_p2 | or_ln100_8_fu_2357_p2);

assign or_ln100_11_fu_2371_p2 = (or_ln100_7_fu_2352_p2 | or_ln100_10_fu_2365_p2);

assign or_ln100_12_fu_2435_p2 = (shl_ln92_2_fu_2428_p3 | mul_ln94_2_reg_11487);

assign or_ln100_13_fu_2440_p2 = (or_ln100_12_fu_2435_p2 | mul_ln93_2_reg_11481);

assign or_ln100_14_fu_2445_p2 = (mul_ln96_2_reg_11499 | mul_ln95_2_reg_11493);

assign or_ln100_15_fu_2449_p2 = (mul_ln98_2_reg_11511 | mul_ln97_2_reg_11505);

assign or_ln100_16_fu_2453_p2 = (or_ln100_15_fu_2449_p2 | or_ln100_14_fu_2445_p2);

assign or_ln100_17_fu_2459_p2 = (or_ln100_16_fu_2453_p2 | or_ln100_13_fu_2440_p2);

assign or_ln100_18_fu_2523_p2 = (shl_ln92_3_fu_2516_p3 | mul_ln94_3_reg_11549);

assign or_ln100_19_fu_2528_p2 = (or_ln100_18_fu_2523_p2 | mul_ln93_3_reg_11543);

assign or_ln100_1_fu_2235_p2 = (or_ln100_fu_2230_p2 | grp_fu_9142_p2);

assign or_ln100_20_fu_2533_p2 = (mul_ln96_3_reg_11561 | mul_ln95_3_reg_11555);

assign or_ln100_21_fu_2537_p2 = (mul_ln98_3_reg_11573 | mul_ln97_3_reg_11567);

assign or_ln100_22_fu_2541_p2 = (or_ln100_21_fu_2537_p2 | or_ln100_20_fu_2533_p2);

assign or_ln100_23_fu_2547_p2 = (or_ln100_22_fu_2541_p2 | or_ln100_19_fu_2528_p2);

assign or_ln100_24_fu_2620_p2 = (shl_ln92_4_fu_2604_p3 | grp_fu_9374_p2);

assign or_ln100_25_fu_2625_p2 = (or_ln100_24_fu_2620_p2 | grp_fu_9366_p2);

assign or_ln100_26_fu_2630_p2 = (grp_fu_9390_p2 | grp_fu_9382_p2);

assign or_ln100_27_fu_2634_p2 = (grp_fu_9406_p2 | grp_fu_9398_p2);

assign or_ln100_28_fu_2638_p2 = (or_ln100_27_fu_2634_p2 | or_ln100_26_fu_2630_p2);

assign or_ln100_29_fu_2644_p2 = (or_ln100_28_fu_2638_p2 | or_ln100_25_fu_2625_p2);

assign or_ln100_2_fu_2240_p2 = (grp_fu_9166_p2 | grp_fu_9158_p2);

assign or_ln100_30_fu_2737_p2 = (shl_ln92_5_fu_2730_p3 | mul_ln94_5_reg_11730);

assign or_ln100_31_fu_2742_p2 = (or_ln100_30_fu_2737_p2 | mul_ln93_5_reg_11724);

assign or_ln100_32_fu_2747_p2 = (mul_ln96_5_reg_11742 | mul_ln95_5_reg_11736);

assign or_ln100_33_fu_2751_p2 = (mul_ln98_5_reg_11754 | mul_ln97_5_reg_11748);

assign or_ln100_34_fu_2755_p2 = (or_ln100_33_fu_2751_p2 | or_ln100_32_fu_2747_p2);

assign or_ln100_35_fu_2761_p2 = (or_ln100_34_fu_2755_p2 | or_ln100_31_fu_2742_p2);

assign or_ln100_36_fu_2825_p2 = (shl_ln92_6_fu_2818_p3 | mul_ln94_6_reg_11792);

assign or_ln100_37_fu_2830_p2 = (or_ln100_36_fu_2825_p2 | mul_ln93_6_reg_11786);

assign or_ln100_38_fu_2835_p2 = (mul_ln96_6_reg_11804 | mul_ln95_6_reg_11798);

assign or_ln100_39_fu_2839_p2 = (mul_ln98_6_reg_11816 | mul_ln97_6_reg_11810);

assign or_ln100_3_fu_2244_p2 = (grp_fu_9182_p2 | grp_fu_9174_p2);

assign or_ln100_40_fu_2843_p2 = (or_ln100_39_fu_2839_p2 | or_ln100_38_fu_2835_p2);

assign or_ln100_41_fu_2849_p2 = (or_ln100_40_fu_2843_p2 | or_ln100_37_fu_2830_p2);

assign or_ln100_42_fu_2913_p2 = (shl_ln92_7_fu_2906_p3 | mul_ln94_7_reg_11854);

assign or_ln100_43_fu_2918_p2 = (or_ln100_42_fu_2913_p2 | mul_ln93_7_reg_11848);

assign or_ln100_44_fu_2923_p2 = (mul_ln96_7_reg_11866 | mul_ln95_7_reg_11860);

assign or_ln100_45_fu_2927_p2 = (mul_ln98_7_reg_11878 | mul_ln97_7_reg_11872);

assign or_ln100_46_fu_2931_p2 = (or_ln100_45_fu_2927_p2 | or_ln100_44_fu_2923_p2);

assign or_ln100_47_fu_2937_p2 = (or_ln100_46_fu_2931_p2 | or_ln100_43_fu_2918_p2);

assign or_ln100_4_fu_2248_p2 = (or_ln100_3_fu_2244_p2 | or_ln100_2_fu_2240_p2);

assign or_ln100_5_fu_2254_p2 = (or_ln100_4_fu_2248_p2 | or_ln100_1_fu_2235_p2);

assign or_ln100_6_fu_2347_p2 = (shl_ln92_1_fu_2340_p3 | mul_ln94_1_reg_11425);

assign or_ln100_7_fu_2352_p2 = (or_ln100_6_fu_2347_p2 | mul_ln93_1_reg_11419);

assign or_ln100_8_fu_2357_p2 = (mul_ln96_1_reg_11437 | mul_ln95_1_reg_11431);

assign or_ln100_9_fu_2361_p2 = (mul_ln98_1_reg_11449 | mul_ln97_1_reg_11443);

assign or_ln100_fu_2230_p2 = (shl_ln1_fu_2214_p3 | grp_fu_9150_p2);

assign or_ln173_1_fu_6776_p2 = (grp_fu_9938_p3 | 32'd4);

assign or_ln173_2_fu_6781_p2 = (grp_fu_9967_p3 | 32'd4);

assign or_ln173_3_fu_5947_p2 = (grp_fu_9655_p3 | 32'd4);

assign or_ln173_4_fu_5982_p2 = (grp_fu_9684_p3 | 32'd4);

assign or_ln173_5_fu_6893_p2 = (grp_fu_10012_p3 | 32'd4);

assign or_ln173_6_fu_6898_p2 = (grp_fu_10041_p3 | 32'd4);

assign or_ln173_7_fu_6077_p2 = (grp_fu_9713_p3 | 32'd4);

assign or_ln173_fu_5852_p2 = (grp_fu_9626_p3 | 32'd4);

assign or_ln91_1_fu_3259_p2 = (shl_ln91_1_fu_3252_p3 | 32'd128);

assign or_ln91_2_fu_3362_p2 = (shl_ln91_2_fu_3355_p3 | 32'd128);

assign or_ln91_3_fu_3465_p2 = (shl_ln91_3_fu_3458_p3 | 32'd128);

assign or_ln91_4_fu_4873_p2 = (shl_ln91_4_fu_4866_p3 | 27'd128);

assign or_ln91_5_fu_3636_p2 = (shl_ln91_5_fu_3629_p3 | 32'd128);

assign or_ln91_6_fu_3795_p2 = (shl_ln91_6_fu_3788_p3 | 32'd128);

assign or_ln91_7_fu_3954_p2 = (shl_ln91_7_fu_3947_p3 | 32'd128);

assign or_ln91_fu_5589_p2 = (select_ln90_fu_5582_p3 | 27'd128);

assign p_Result_3_0_s_fu_9054_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{trunc_ln200_7_reg_13790_pp0_iter10_reg}, {trunc_ln200_6_reg_14116_pp0_iter10_reg}}, {trunc_ln200_5_reg_14074_pp0_iter10_reg}}, {trunc_ln200_4_reg_13722_pp0_iter10_reg}}, {trunc_ln200_3_reg_13610_pp0_iter10_reg}}, {trunc_ln200_2_reg_14012_pp0_iter10_reg}}, {trunc_ln200_1_reg_13970_pp0_iter10_reg}}, {trunc_ln16_reg_13568_pp0_iter10_reg}}, {trunc_ln199_7_reg_14326}}, {trunc_ln199_6_reg_14406}}, {trunc_ln199_5_reg_14386}}, {trunc_ln199_4_reg_14286}}, {trunc_ln199_3_reg_14266}}, {trunc_ln199_2_reg_14366}}, {trunc_ln199_1_reg_14346}}, {trunc_ln15_reg_14226}}, {trunc_ln198_7_reg_14321}}, {trunc_ln198_6_reg_14401}}, {trunc_ln198_5_reg_14381}}, {trunc_ln198_4_reg_14281}}, {trunc_ln198_3_reg_14261}}, {trunc_ln198_2_reg_14361}}, {trunc_ln198_1_reg_14341}}, {trunc_ln14_reg_14221}}, {trunc_ln197_7_reg_13785_pp0_iter10_reg}}, {trunc_ln197_6_reg_14111_pp0_iter10_reg}}, {trunc_ln197_5_reg_14069_pp0_iter10_reg}}, {trunc_ln197_4_reg_13717_pp0_iter10_reg}}, {trunc_ln197_3_reg_13605_pp0_iter10_reg}}, {trunc_ln197_2_reg_14007_pp0_iter10_reg}}, {trunc_ln197_1_reg_13965_pp0_iter10_reg}}, {trunc_ln13_reg_13563_pp0_iter10_reg}};

assign p_Result_3_1_s_fu_9091_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{iivoutp_63_reg_13800_pp0_iter11_reg}, {iivoutp_62_reg_14126_pp0_iter11_reg}}, {iivoutp_61_reg_14084_pp0_iter11_reg}}, {iivoutp_60_reg_13732_pp0_iter11_reg}}, {iivoutp_59_reg_13620_pp0_iter10_reg}}, {iivoutp_58_reg_14022_pp0_iter11_reg}}, {iivoutp_57_reg_13980_pp0_iter11_reg}}, {iivoutp_56_reg_13578_pp0_iter10_reg}}, {iivoutp_55_reg_14336_pp0_iter11_reg}}, {iivoutp_54_reg_14416}}, {iivoutp_53_reg_14396}}, {iivoutp_52_reg_14296_pp0_iter11_reg}}, {iivoutp_51_reg_14276_pp0_iter11_reg}}, {iivoutp_50_reg_14376}}, {iivoutp_49_reg_14356}}, {iivoutp_48_reg_14236_pp0_iter11_reg}}, {iivoutp_47_reg_14331_pp0_iter11_reg}}, {iivoutp_46_reg_14411}}, {iivoutp_45_reg_14391}}, {iivoutp_44_reg_14291_pp0_iter11_reg}}, {iivoutp_43_reg_14271_pp0_iter11_reg}}, {iivoutp_42_reg_14371}}, {iivoutp_41_reg_14351}}, {iivoutp_40_reg_14231_pp0_iter11_reg}}, {iivoutp_39_reg_13795_pp0_iter11_reg}}, {iivoutp_38_reg_14121_pp0_iter11_reg}}, {iivoutp_37_reg_14079_pp0_iter11_reg}}, {iivoutp_36_reg_13727_pp0_iter11_reg}}, {iivoutp_35_reg_13615_pp0_iter10_reg}}, {iivoutp_34_reg_14017_pp0_iter11_reg}}, {iivoutp_33_reg_13975_pp0_iter11_reg}}, {iivoutp_32_reg_13573_pp0_iter10_reg}};

assign select_ln100_16_fu_4193_p3 = ((icmp_ln100_3_reg_11636_pp0_iter4_reg[0:0] == 1'b1) ? intermed_24_3_fu_4168_p3 : trunc_ln150_3_reg_12508);

assign select_ln100_24_fu_4244_p3 = ((icmp_ln100_5_reg_12081_pp0_iter4_reg[0:0] == 1'b1) ? intermed_40_3_fu_4209_p3 : trunc_ln150_5_reg_12572);

assign select_ln100_32_fu_4285_p3 = ((icmp_ln100_6_reg_12099_pp0_iter4_reg[0:0] == 1'b1) ? intermed_48_3_fu_4250_p3 : trunc_ln150_6_reg_12614);

assign select_ln100_40_fu_4326_p3 = ((icmp_ln100_7_reg_12117_pp0_iter4_reg[0:0] == 1'b1) ? intermed_56_3_fu_4291_p3 : trunc_ln150_7_reg_12656);

assign select_ln100_41_fu_5832_p3 = ((icmp_ln100_reg_11386_pp0_iter6_reg[0:0] == 1'b1) ? tmp_6_reg_13289 : tmp_7_fu_5822_p4);

assign select_ln100_42_fu_5449_p3 = ((icmp_ln100_4_reg_11691_pp0_iter5_reg[0:0] == 1'b1) ? intermed_32_fu_4886_p3 : tmp_8_fu_5439_p4);

assign select_ln100_43_fu_5867_p3 = ((icmp_ln100_reg_11386_pp0_iter6_reg[0:0] == 1'b1) ? tmp_6_reg_13289 : tmp_s_fu_5857_p4);

assign select_ln100_44_fu_5466_p3 = ((icmp_ln100_4_reg_11691_pp0_iter5_reg[0:0] == 1'b1) ? intermed_32_fu_4886_p3 : tmp_1_fu_5456_p4);

assign select_ln100_45_fu_5897_p3 = ((icmp_ln100_reg_11386_pp0_iter6_reg[0:0] == 1'b1) ? tmp_6_reg_13289 : tmp_2_fu_5887_p4);

assign select_ln100_46_fu_5483_p3 = ((icmp_ln100_4_reg_11691_pp0_iter5_reg[0:0] == 1'b1) ? intermed_32_fu_4886_p3 : tmp_3_fu_5473_p4);

assign select_ln100_47_fu_5927_p3 = ((icmp_ln100_reg_11386_pp0_iter6_reg[0:0] == 1'b1) ? tmp_6_reg_13289 : tmp_4_fu_5917_p4);

assign select_ln100_48_fu_5500_p3 = ((icmp_ln100_4_reg_11691_pp0_iter5_reg[0:0] == 1'b1) ? intermed_32_fu_4886_p3 : tmp_5_fu_5490_p4);

assign select_ln100_49_fu_5962_p3 = ((icmp_ln100_reg_11386_pp0_iter6_reg[0:0] == 1'b1) ? tmp_6_reg_13289 : tmp_9_fu_5952_p4);

assign select_ln100_50_fu_5517_p3 = ((icmp_ln100_4_reg_11691_pp0_iter5_reg[0:0] == 1'b1) ? intermed_32_fu_4886_p3 : tmp_10_fu_5507_p4);

assign select_ln100_51_fu_5997_p3 = ((icmp_ln100_reg_11386_pp0_iter6_reg[0:0] == 1'b1) ? tmp_6_reg_13289 : tmp_11_fu_5987_p4);

assign select_ln100_52_fu_5534_p3 = ((icmp_ln100_4_reg_11691_pp0_iter5_reg[0:0] == 1'b1) ? intermed_32_fu_4886_p3 : tmp_12_fu_5524_p4);

assign select_ln100_53_fu_6027_p3 = ((icmp_ln100_reg_11386_pp0_iter6_reg[0:0] == 1'b1) ? tmp_6_reg_13289 : tmp_13_fu_6017_p4);

assign select_ln100_54_fu_5551_p3 = ((icmp_ln100_4_reg_11691_pp0_iter5_reg[0:0] == 1'b1) ? intermed_32_fu_4886_p3 : tmp_14_fu_5541_p4);

assign select_ln100_55_fu_6057_p3 = ((icmp_ln100_reg_11386_pp0_iter6_reg[0:0] == 1'b1) ? tmp_6_reg_13289 : tmp_15_fu_6047_p4);

assign select_ln100_56_fu_5568_p3 = ((icmp_ln100_4_reg_11691_pp0_iter5_reg[0:0] == 1'b1) ? intermed_32_fu_4886_p3 : tmp_16_fu_5558_p4);

assign select_ln100_8_fu_4162_p3 = ((icmp_ln100_2_reg_11618_pp0_iter4_reg[0:0] == 1'b1) ? intermed_16_3_fu_4137_p3 : trunc_ln150_2_reg_12482);

assign select_ln100_fu_4131_p3 = ((icmp_ln100_1_reg_11600_pp0_iter4_reg[0:0] == 1'b1) ? intermed_8_3_fu_4106_p3 : trunc_ln150_1_reg_12456);

assign select_ln90_fu_5582_p3 = ((ignore_dc[0:0] == 1'b1) ? 27'd0 : shl_ln_fu_5575_p3);

assign sext_ln139_1_fu_4531_p1 = $signed(trunc_ln139_2_fu_4521_p4);

assign sext_ln139_2_fu_4677_p1 = $signed(trunc_ln139_3_fu_4667_p4);

assign sext_ln139_3_fu_5030_p1 = $signed(trunc_ln139_5_fu_5020_p4);

assign sext_ln139_4_fu_5176_p1 = $signed(trunc_ln139_6_fu_5166_p4);

assign sext_ln139_5_fu_5316_p1 = $signed(trunc_ln139_7_fu_5306_p4);

assign sext_ln139_fu_4385_p1 = $signed(trunc_ln139_1_fu_4375_p4);

assign sext_ln140_1_fu_4404_p1 = $signed(trunc_ln140_1_fu_4394_p4);

assign sext_ln140_2_fu_4550_p1 = $signed(trunc_ln140_2_fu_4540_p4);

assign sext_ln140_3_fu_4696_p1 = $signed(trunc_ln140_3_fu_4686_p4);

assign sext_ln140_4_fu_4940_p1 = $signed(trunc_ln139_4_fu_4930_p4);

assign sext_ln140_5_fu_5049_p1 = $signed(trunc_ln140_5_fu_5039_p4);

assign sext_ln140_6_fu_5195_p1 = $signed(trunc_ln140_6_fu_5185_p4);

assign sext_ln140_7_fu_5335_p1 = $signed(trunc_ln140_7_fu_5325_p4);

assign sext_ln140_fu_5724_p1 = $signed(trunc_ln9_reg_12911_pp0_iter6_reg);

assign sext_ln143_6_fu_4959_p1 = $signed(trunc_ln140_4_fu_4949_p4);

assign sext_ln143_fu_5727_p1 = $signed(trunc_ln1_reg_12916_pp0_iter6_reg);

assign sext_ln172_1_fu_7037_p1 = $signed(trunc_ln171_1_fu_7028_p4);

assign sext_ln172_2_fu_7149_p1 = $signed(trunc_ln171_2_fu_7140_p4);

assign sext_ln172_3_fu_6345_p1 = $signed(trunc_ln171_3_fu_6336_p4);

assign sext_ln172_4_fu_6561_p1 = $signed(trunc_ln171_4_fu_6552_p4);

assign sext_ln172_5_fu_7297_p1 = $signed(trunc_ln171_5_fu_7288_p4);

assign sext_ln172_6_fu_7409_p1 = $signed(trunc_ln171_6_fu_7400_p4);

assign sext_ln172_7_fu_6673_p1 = $signed(trunc_ln171_7_fu_6664_p4);

assign sext_ln172_fu_6122_p1 = $signed(trunc_ln2_fu_6113_p4);

assign sext_ln173_10_fu_7319_p1 = $signed(trunc_ln172_5_fu_7310_p4);

assign sext_ln173_12_fu_7431_p1 = $signed(trunc_ln172_6_fu_7422_p4);

assign sext_ln173_14_fu_6695_p1 = $signed(trunc_ln172_7_fu_6686_p4);

assign sext_ln173_2_fu_7059_p1 = $signed(trunc_ln172_1_fu_7050_p4);

assign sext_ln173_4_fu_7171_p1 = $signed(trunc_ln172_2_fu_7162_p4);

assign sext_ln173_6_fu_6367_p1 = $signed(trunc_ln172_3_fu_6358_p4);

assign sext_ln173_8_fu_6583_p1 = $signed(trunc_ln172_4_fu_6574_p4);

assign sext_ln173_fu_6144_p1 = $signed(trunc_ln3_fu_6135_p4);

assign sext_ln175_1_fu_7081_p1 = $signed(trunc_ln174_1_fu_7072_p4);

assign sext_ln175_2_fu_7193_p1 = $signed(trunc_ln174_2_fu_7184_p4);

assign sext_ln175_3_fu_6389_p1 = $signed(trunc_ln174_3_fu_6380_p4);

assign sext_ln175_4_fu_6605_p1 = $signed(trunc_ln174_4_fu_6596_p4);

assign sext_ln175_5_fu_7341_p1 = $signed(trunc_ln174_5_fu_7332_p4);

assign sext_ln175_6_fu_7453_p1 = $signed(trunc_ln174_6_fu_7444_p4);

assign sext_ln175_7_fu_6717_p1 = $signed(trunc_ln174_7_fu_6708_p4);

assign sext_ln175_fu_6166_p1 = $signed(trunc_ln5_fu_6157_p4);

assign sext_ln178_1_fu_7103_p1 = $signed(trunc_ln175_1_fu_7094_p4);

assign sext_ln178_2_fu_7215_p1 = $signed(trunc_ln175_2_fu_7206_p4);

assign sext_ln178_3_fu_6411_p1 = $signed(trunc_ln175_3_fu_6402_p4);

assign sext_ln178_4_fu_6627_p1 = $signed(trunc_ln175_4_fu_6618_p4);

assign sext_ln178_5_fu_7363_p1 = $signed(trunc_ln175_5_fu_7354_p4);

assign sext_ln178_6_fu_7475_p1 = $signed(trunc_ln175_6_fu_7466_p4);

assign sext_ln178_7_fu_6739_p1 = $signed(trunc_ln175_7_fu_6730_p4);

assign sext_ln178_fu_6188_p1 = $signed(trunc_ln6_fu_6179_p4);

assign sext_ln185_1_fu_7583_p1 = $signed(sub_ln184_1_reg_13821);

assign sext_ln185_2_fu_7708_p1 = $signed(sub_ln184_2_reg_13843);

assign sext_ln185_3_fu_7252_p1 = $signed(sub_ln184_3_reg_13595);

assign sext_ln185_4_fu_7270_p1 = $signed(sub_ln184_4_reg_13631);

assign sext_ln185_5_fu_7869_p1 = $signed(sub_ln184_5_reg_13885);

assign sext_ln185_6_fu_7994_p1 = $signed(sub_ln184_6_reg_13907);

assign sext_ln185_7_fu_7512_p1 = $signed(sub_ln184_7_reg_13653);

assign sext_ln185_fu_7010_p1 = $signed(sub_ln184_reg_13553);

assign sext_ln189_1_fu_7586_p1 = $signed(sub_ln186_1_reg_13832);

assign sext_ln189_2_fu_7711_p1 = $signed(sub_ln186_2_reg_13854);

assign sext_ln189_3_fu_7255_p1 = $signed(sub_ln186_3_reg_13600);

assign sext_ln189_4_fu_7273_p1 = $signed(sub_ln186_4_reg_13642);

assign sext_ln189_5_fu_7872_p1 = $signed(sub_ln186_5_reg_13896);

assign sext_ln189_6_fu_7997_p1 = $signed(sub_ln186_6_reg_13918);

assign sext_ln189_7_fu_7515_p1 = $signed(sub_ln186_7_reg_13664);

assign sext_ln189_fu_7013_p1 = $signed(sub_ln186_reg_13558);

assign sext_ln194_10_fu_8857_p1 = $signed(trunc_ln193_5_fu_8847_p4);

assign sext_ln194_12_fu_8967_p1 = $signed(trunc_ln193_6_fu_8957_p4);

assign sext_ln194_14_fu_8527_p1 = $signed(trunc_ln193_7_fu_8517_p4);

assign sext_ln194_2_fu_8637_p1 = $signed(trunc_ln193_1_fu_8627_p4);

assign sext_ln194_4_fu_8747_p1 = $signed(trunc_ln193_2_fu_8737_p4);

assign sext_ln194_6_fu_8307_p1 = $signed(trunc_ln193_3_fu_8297_p4);

assign sext_ln194_8_fu_8417_p1 = $signed(trunc_ln193_4_fu_8407_p4);

assign sext_ln194_fu_8197_p1 = $signed(trunc_ln11_fu_8187_p4);

assign sext_ln197_1_fu_8656_p1 = $signed(trunc_ln194_1_fu_8646_p4);

assign sext_ln197_2_fu_8766_p1 = $signed(trunc_ln194_2_fu_8756_p4);

assign sext_ln197_3_fu_8326_p1 = $signed(trunc_ln194_3_fu_8316_p4);

assign sext_ln197_4_fu_8436_p1 = $signed(trunc_ln194_4_fu_8426_p4);

assign sext_ln197_5_fu_8876_p1 = $signed(trunc_ln194_5_fu_8866_p4);

assign sext_ln197_6_fu_8986_p1 = $signed(trunc_ln194_6_fu_8976_p4);

assign sext_ln197_7_fu_8546_p1 = $signed(trunc_ln194_7_fu_8536_p4);

assign sext_ln197_fu_8216_p1 = $signed(trunc_ln12_fu_8206_p4);

assign shl_ln160_1_fu_5873_p3 = {{select_ln100_43_fu_5867_p3}, {8'd0}};

assign shl_ln160_2_fu_5903_p3 = {{select_ln100_45_fu_5897_p3}, {8'd0}};

assign shl_ln160_3_fu_5933_p3 = {{select_ln100_47_fu_5927_p3}, {8'd0}};

assign shl_ln160_4_fu_5968_p3 = {{select_ln100_49_fu_5962_p3}, {8'd0}};

assign shl_ln160_5_fu_6003_p3 = {{select_ln100_51_fu_5997_p3}, {8'd0}};

assign shl_ln160_6_fu_6033_p3 = {{select_ln100_53_fu_6027_p3}, {8'd0}};

assign shl_ln160_7_fu_6063_p3 = {{select_ln100_55_fu_6057_p3}, {8'd0}};

assign shl_ln161_1_fu_7548_p3 = {{select_ln100_44_reg_13222_pp0_iter8_reg}, {8'd0}};

assign shl_ln161_2_fu_7673_p3 = {{select_ln100_46_reg_13227_pp0_iter8_reg}, {8'd0}};

assign shl_ln161_3_fu_6329_p3 = {{select_ln100_48_reg_13232_pp0_iter7_reg}, {8'd0}};

assign shl_ln161_4_fu_6786_p3 = {{select_ln100_50_reg_13237_pp0_iter7_reg}, {8'd0}};

assign shl_ln161_5_fu_7834_p3 = {{select_ln100_52_reg_13242_pp0_iter8_reg}, {8'd0}};

assign shl_ln161_6_fu_7959_p3 = {{select_ln100_54_reg_13247_pp0_iter8_reg}, {8'd0}};

assign shl_ln161_7_fu_6903_p3 = {{select_ln100_56_reg_13252_pp0_iter7_reg}, {8'd0}};

assign shl_ln1_fu_2214_p3 = {{grp_fu_9134_p2}, {11'd0}};

assign shl_ln2_fu_5838_p3 = {{select_ln100_41_fu_5832_p3}, {8'd0}};

assign shl_ln3_fu_6106_p3 = {{select_ln100_42_reg_13217_pp0_iter7_reg}, {8'd0}};

assign shl_ln91_1_fu_3252_p3 = {{mul_ln91_1_reg_11408_pp0_iter3_reg}, {11'd0}};

assign shl_ln91_2_fu_3355_p3 = {{mul_ln91_2_reg_11470_pp0_iter3_reg}, {11'd0}};

assign shl_ln91_3_fu_3458_p3 = {{mul_ln91_3_reg_11532_pp0_iter3_reg}, {11'd0}};

assign shl_ln91_4_fu_4866_p3 = {{mul_ln91_4_reg_11648_pp0_iter5_reg}, {11'd0}};

assign shl_ln91_5_fu_3629_p3 = {{mul_ln91_5_reg_11713_pp0_iter4_reg}, {11'd0}};

assign shl_ln91_6_fu_3788_p3 = {{mul_ln91_6_reg_11775_pp0_iter4_reg}, {11'd0}};

assign shl_ln91_7_fu_3947_p3 = {{mul_ln91_7_reg_11837_pp0_iter4_reg}, {11'd0}};

assign shl_ln92_1_fu_2340_p3 = {{mul_ln92_1_reg_11414}, {11'd0}};

assign shl_ln92_2_fu_2428_p3 = {{mul_ln92_2_reg_11476}, {11'd0}};

assign shl_ln92_3_fu_2516_p3 = {{mul_ln92_3_reg_11538}, {11'd0}};

assign shl_ln92_4_fu_2604_p3 = {{grp_fu_9358_p2}, {11'd0}};

assign shl_ln92_5_fu_2730_p3 = {{mul_ln92_5_reg_11719}, {11'd0}};

assign shl_ln92_6_fu_2818_p3 = {{mul_ln92_6_reg_11781}, {11'd0}};

assign shl_ln92_7_fu_2906_p3 = {{mul_ln92_7_reg_11843}, {11'd0}};

assign shl_ln_fu_5575_p3 = {{mul_ln91_reg_11344_pp0_iter5_reg}, {11'd0}};

assign sub_ln125_1_fu_3270_p2 = (or_ln91_1_fu_3259_p2 - shl_ln92_1_reg_11594_pp0_iter4_reg);

assign sub_ln125_2_fu_3373_p2 = (or_ln91_2_fu_3362_p2 - shl_ln92_2_reg_11612_pp0_iter4_reg);

assign sub_ln125_3_fu_3476_p2 = (or_ln91_3_fu_3465_p2 - shl_ln92_3_reg_11630_pp0_iter4_reg);

assign sub_ln125_4_fu_4899_p2 = (or_ln91_4_fu_4873_p2 - trunc_ln93_1_fu_4879_p3);

assign sub_ln125_5_fu_3663_p2 = (or_ln91_5_fu_3636_p2 - shl_ln92_5_reg_12075);

assign sub_ln125_6_fu_3822_p2 = (or_ln91_6_fu_3795_p2 - shl_ln92_6_reg_12093);

assign sub_ln125_7_fu_3981_p2 = (or_ln91_7_fu_3954_p2 - shl_ln92_7_reg_12111);

assign sub_ln125_fu_5608_p2 = (or_ln91_fu_5589_p2 - trunc_ln_fu_5595_p3);

assign sub_ln130_1_fu_3092_p2 = (add_ln117_1_fu_3062_p2 - add_ln120_1_fu_3070_p2);

assign sub_ln130_2_fu_3152_p2 = (add_ln117_2_fu_3122_p2 - add_ln120_2_fu_3130_p2);

assign sub_ln130_3_fu_3212_p2 = (add_ln117_3_fu_3182_p2 - add_ln120_3_fu_3190_p2);

assign sub_ln130_4_fu_3599_p2 = (add_ln117_4_fu_3561_p2 - add_ln120_4_fu_3577_p2);

assign sub_ln130_5_fu_3682_p2 = (add_ln117_5_fu_3642_p2 - add_ln120_5_fu_3650_p2);

assign sub_ln130_6_fu_3841_p2 = (add_ln117_6_fu_3801_p2 - add_ln120_6_fu_3809_p2);

assign sub_ln130_7_fu_4000_p2 = (add_ln117_7_fu_3960_p2 - add_ln120_7_fu_3968_p2);

assign sub_ln130_fu_3032_p2 = (add_ln117_fu_2994_p2 - add_ln120_fu_3010_p2);

assign sub_ln132_1_fu_3104_p2 = (add_ln118_1_fu_3066_p2 - add_ln121_1_fu_3074_p2);

assign sub_ln132_2_fu_3164_p2 = (add_ln118_2_fu_3126_p2 - add_ln121_2_fu_3134_p2);

assign sub_ln132_3_fu_3224_p2 = (add_ln118_3_fu_3186_p2 - add_ln121_3_fu_3194_p2);

assign sub_ln132_4_fu_3611_p2 = (add_ln118_4_fu_3569_p2 - add_ln121_4_fu_3585_p2);

assign sub_ln132_5_fu_3694_p2 = (add_ln118_5_fu_3646_p2 - add_ln121_5_fu_3654_p2);

assign sub_ln132_6_fu_3853_p2 = (add_ln118_6_fu_3805_p2 - add_ln121_6_fu_3813_p2);

assign sub_ln132_7_fu_4012_p2 = (add_ln118_7_fu_3964_p2 - add_ln121_7_fu_3972_p2);

assign sub_ln132_fu_3044_p2 = (add_ln118_fu_3002_p2 - add_ln121_fu_3018_p2);

assign sub_ln136_1_fu_3280_p2 = (add_ln124_1_fu_3265_p2 - add_ln128_1_reg_12157);

assign sub_ln136_2_fu_3383_p2 = (add_ln124_2_fu_3368_p2 - add_ln128_2_reg_12191);

assign sub_ln136_3_fu_3486_p2 = (add_ln124_3_fu_3471_p2 - add_ln128_3_reg_12225);

assign sub_ln136_4_fu_4910_p2 = ($signed(add_ln124_4_fu_4893_p2) - $signed(add_ln128_4_reg_12999));

assign sub_ln136_5_fu_3706_p2 = (add_ln124_5_fu_3658_p2 - add_ln128_5_fu_3672_p2);

assign sub_ln136_6_fu_3865_p2 = (add_ln124_6_fu_3817_p2 - add_ln128_6_fu_3831_p2);

assign sub_ln136_7_fu_4024_p2 = (add_ln124_7_fu_3976_p2 - add_ln128_7_fu_3990_p2);

assign sub_ln136_fu_5712_p2 = ($signed(add_ln124_reg_13257) - $signed(add_ln128_reg_12667_pp0_iter6_reg));

assign sub_ln138_1_fu_4366_p2 = (sub_ln125_1_reg_12435 - add_ln127_1_reg_12151_pp0_iter5_reg);

assign sub_ln138_2_fu_4512_p2 = (sub_ln125_2_reg_12461 - add_ln127_2_reg_12185_pp0_iter5_reg);

assign sub_ln138_3_fu_4658_p2 = (sub_ln125_3_reg_12487 - add_ln127_3_reg_12219_pp0_iter5_reg);

assign sub_ln138_4_fu_4920_p2 = ($signed(sub_ln125_4_fu_4899_p2) - $signed(add_ln127_4_reg_12993));

assign sub_ln138_5_fu_5011_p2 = (sub_ln125_5_reg_12535_pp0_iter5_reg - add_ln127_5_reg_12541_pp0_iter5_reg);

assign sub_ln138_6_fu_5157_p2 = (sub_ln125_6_reg_12577_pp0_iter5_reg - add_ln127_6_reg_12583_pp0_iter5_reg);

assign sub_ln138_7_fu_5297_p2 = (sub_ln125_7_reg_12619_pp0_iter5_reg - add_ln127_7_reg_12625_pp0_iter5_reg);

assign sub_ln138_fu_5720_p2 = ($signed(sub_ln125_reg_13263) - $signed(add_ln127_reg_12661_pp0_iter6_reg));

assign sub_ln140_1_fu_3116_p2 = (sub_ln130_1_fu_3092_p2 - sub_ln132_1_fu_3104_p2);

assign sub_ln140_2_fu_3176_p2 = (sub_ln130_2_fu_3152_p2 - sub_ln132_2_fu_3164_p2);

assign sub_ln140_3_fu_3236_p2 = (sub_ln130_3_fu_3212_p2 - sub_ln132_3_fu_3224_p2);

assign sub_ln140_4_fu_3623_p2 = (sub_ln130_4_fu_3599_p2 - sub_ln132_4_fu_3611_p2);

assign sub_ln140_5_fu_3718_p2 = (sub_ln130_5_fu_3682_p2 - sub_ln132_5_fu_3694_p2);

assign sub_ln140_6_fu_3877_p2 = (sub_ln130_6_fu_3841_p2 - sub_ln132_6_fu_3853_p2);

assign sub_ln140_7_fu_4036_p2 = (sub_ln130_7_fu_4000_p2 - sub_ln132_7_fu_4012_p2);

assign sub_ln140_fu_3056_p2 = (sub_ln130_fu_3032_p2 - sub_ln132_fu_3044_p2);

assign sub_ln147_1_fu_3325_p2 = (sub_ln136_1_fu_3280_p2 - add_ln131_1_reg_12169);

assign sub_ln147_2_fu_3428_p2 = (sub_ln136_2_fu_3383_p2 - add_ln131_2_reg_12203);

assign sub_ln147_3_fu_3531_p2 = (sub_ln136_3_fu_3486_p2 - add_ln131_3_reg_12237);

assign sub_ln147_4_fu_4985_p2 = (sub_ln136_4_fu_4910_p2 - add_ln131_4_reg_12519_pp0_iter5_reg);

assign sub_ln147_5_fu_3756_p2 = (sub_ln136_5_fu_3706_p2 - add_ln131_5_fu_3688_p2);

assign sub_ln147_6_fu_3915_p2 = (sub_ln136_6_fu_3865_p2 - add_ln131_6_fu_3847_p2);

assign sub_ln147_7_fu_4074_p2 = (sub_ln136_7_fu_4024_p2 - add_ln131_7_fu_4006_p2);

assign sub_ln147_fu_5752_p2 = (sub_ln136_fu_5712_p2 - add_ln131_reg_12135_pp0_iter6_reg);

assign sub_ln148_1_fu_4440_p2 = ($signed(sub_ln138_1_fu_4366_p2) - $signed(sext_ln140_1_fu_4404_p1));

assign sub_ln148_2_fu_4586_p2 = ($signed(sub_ln138_2_fu_4512_p2) - $signed(sext_ln140_2_fu_4550_p1));

assign sub_ln148_3_fu_4732_p2 = ($signed(sub_ln138_3_fu_4658_p2) - $signed(sext_ln140_3_fu_4696_p1));

assign sub_ln148_4_fu_4990_p2 = ($signed(sub_ln138_4_fu_4920_p2) - $signed(sext_ln143_6_fu_4959_p1));

assign sub_ln148_5_fu_5085_p2 = ($signed(sub_ln138_5_fu_5011_p2) - $signed(sext_ln140_5_fu_5049_p1));

assign sub_ln148_6_fu_5231_p2 = ($signed(sub_ln138_6_fu_5157_p2) - $signed(sext_ln140_6_fu_5195_p1));

assign sub_ln148_7_fu_5371_p2 = ($signed(sub_ln138_7_fu_5297_p2) - $signed(sext_ln140_7_fu_5335_p1));

assign sub_ln148_fu_5757_p2 = ($signed(sub_ln138_fu_5720_p2) - $signed(sext_ln143_fu_5727_p1));

assign sub_ln149_1_fu_4456_p2 = ($signed(add_ln137_1_fu_4362_p2) - $signed(sext_ln139_fu_4385_p1));

assign sub_ln149_2_fu_4602_p2 = ($signed(add_ln137_2_fu_4508_p2) - $signed(sext_ln139_1_fu_4531_p1));

assign sub_ln149_3_fu_4748_p2 = ($signed(add_ln137_3_fu_4654_p2) - $signed(sext_ln139_2_fu_4677_p1));

assign sub_ln149_4_fu_4996_p2 = ($signed(add_ln137_4_fu_4915_p2) - $signed(sext_ln140_4_fu_4940_p1));

assign sub_ln149_5_fu_5101_p2 = ($signed(add_ln137_5_fu_5007_p2) - $signed(sext_ln139_3_fu_5030_p1));

assign sub_ln149_6_fu_5247_p2 = ($signed(add_ln137_6_fu_5153_p2) - $signed(sext_ln139_4_fu_5176_p1));

assign sub_ln149_7_fu_5387_p2 = ($signed(add_ln137_7_fu_5293_p2) - $signed(sext_ln139_5_fu_5316_p1));

assign sub_ln149_fu_5763_p2 = ($signed(add_ln137_fu_5716_p2) - $signed(sext_ln140_fu_5724_p1));

assign sub_ln150_1_fu_3340_p2 = (add_ln135_1_fu_3275_p2 - add_ln129_1_reg_12163);

assign sub_ln150_2_fu_3443_p2 = (add_ln135_2_fu_3378_p2 - add_ln129_2_reg_12197);

assign sub_ln150_3_fu_3546_p2 = (add_ln135_3_fu_3481_p2 - add_ln129_3_reg_12231);

assign sub_ln150_4_fu_5002_p2 = (add_ln135_4_fu_4905_p2 - add_ln129_4_reg_12513_pp0_iter5_reg);

assign sub_ln150_5_fu_3772_p2 = (add_ln135_5_fu_3700_p2 - add_ln129_5_fu_3676_p2);

assign sub_ln150_6_fu_3931_p2 = (add_ln135_6_fu_3859_p2 - add_ln129_6_fu_3835_p2);

assign sub_ln150_7_fu_4090_p2 = (add_ln135_7_fu_4018_p2 - add_ln129_7_fu_3994_p2);

assign sub_ln150_fu_5769_p2 = (add_ln135_fu_5708_p2 - add_ln129_reg_12129_pp0_iter6_reg);

assign sub_ln179_1_fu_7560_p2 = (add_ln160_1_reg_13405_pp0_iter8_reg - shl_ln161_1_fu_7548_p3);

assign sub_ln179_2_fu_7685_p2 = (add_ln160_2_reg_13411_pp0_iter8_reg - shl_ln161_2_fu_7673_p3);

assign sub_ln179_3_fu_6429_p2 = (add_ln160_3_reg_13417 - shl_ln161_3_fu_6329_p3);

assign sub_ln179_4_fu_6798_p2 = (add_ln160_4_reg_13441 - shl_ln161_4_fu_6786_p3);

assign sub_ln179_5_fu_7846_p2 = (add_ln160_5_reg_13465_pp0_iter8_reg - shl_ln161_5_fu_7834_p3);

assign sub_ln179_6_fu_7971_p2 = (add_ln160_6_reg_13471_pp0_iter8_reg - shl_ln161_6_fu_7959_p3);

assign sub_ln179_7_fu_6915_p2 = (add_ln160_7_reg_13477 - shl_ln161_7_fu_6903_p3);

assign sub_ln179_fu_6206_p2 = (add_ln160_reg_13381 - shl_ln3_fu_6106_p3);

assign sub_ln184_1_fu_7122_p2 = ($signed(sext_ln172_1_fu_7037_p1) - $signed(sext_ln175_1_fu_7081_p1));

assign sub_ln184_2_fu_7234_p2 = ($signed(sext_ln172_2_fu_7149_p1) - $signed(sext_ln175_2_fu_7193_p1));

assign sub_ln184_3_fu_6458_p2 = ($signed(sext_ln172_3_fu_6345_p1) - $signed(sext_ln175_3_fu_6389_p1));

assign sub_ln184_4_fu_6646_p2 = ($signed(sext_ln172_4_fu_6561_p1) - $signed(sext_ln175_4_fu_6605_p1));

assign sub_ln184_5_fu_7382_p2 = ($signed(sext_ln172_5_fu_7297_p1) - $signed(sext_ln175_5_fu_7341_p1));

assign sub_ln184_6_fu_7494_p2 = ($signed(sext_ln172_6_fu_7409_p1) - $signed(sext_ln175_6_fu_7453_p1));

assign sub_ln184_7_fu_6758_p2 = ($signed(sext_ln172_7_fu_6673_p1) - $signed(sext_ln175_7_fu_6717_p1));

assign sub_ln184_fu_6235_p2 = ($signed(sext_ln172_fu_6122_p1) - $signed(sext_ln175_fu_6166_p1));

assign sub_ln186_1_fu_7134_p2 = ($signed(sext_ln173_2_fu_7059_p1) - $signed(sext_ln178_1_fu_7103_p1));

assign sub_ln186_2_fu_7246_p2 = ($signed(sext_ln173_4_fu_7171_p1) - $signed(sext_ln178_2_fu_7215_p1));

assign sub_ln186_3_fu_6470_p2 = ($signed(sext_ln173_6_fu_6367_p1) - $signed(sext_ln178_3_fu_6411_p1));

assign sub_ln186_4_fu_6658_p2 = ($signed(sext_ln173_8_fu_6583_p1) - $signed(sext_ln178_4_fu_6627_p1));

assign sub_ln186_5_fu_7394_p2 = ($signed(sext_ln173_10_fu_7319_p1) - $signed(sext_ln178_5_fu_7363_p1));

assign sub_ln186_6_fu_7506_p2 = ($signed(sext_ln173_12_fu_7431_p1) - $signed(sext_ln178_6_fu_7475_p1));

assign sub_ln186_7_fu_6770_p2 = ($signed(sext_ln173_14_fu_6695_p1) - $signed(sext_ln178_7_fu_6739_p1));

assign sub_ln186_fu_6247_p2 = ($signed(sext_ln173_fu_6144_p1) - $signed(sext_ln178_fu_6188_p1));

assign sub_ln190_1_fu_7595_p2 = (add_ln178_1_fu_7555_p2 - trunc_ln182_1_fu_7574_p4);

assign sub_ln190_2_fu_7720_p2 = (add_ln178_2_fu_7680_p2 - trunc_ln182_2_fu_7699_p4);

assign sub_ln190_3_fu_6482_p2 = (add_ln178_3_fu_6424_p2 - trunc_ln182_3_fu_6443_p4);

assign sub_ln190_4_fu_6827_p2 = (add_ln178_4_fu_6793_p2 - trunc_ln182_4_fu_6812_p4);

assign sub_ln190_5_fu_7881_p2 = (add_ln178_5_fu_7841_p2 - trunc_ln182_5_fu_7860_p4);

assign sub_ln190_6_fu_8006_p2 = (add_ln178_6_fu_7966_p2 - trunc_ln182_6_fu_7985_p4);

assign sub_ln190_7_fu_6944_p2 = (add_ln178_7_fu_6910_p2 - trunc_ln182_7_fu_6929_p4);

assign sub_ln190_fu_6259_p2 = (add_ln178_fu_6201_p2 - trunc_ln10_fu_6220_p4);

assign sub_ln192_1_fu_8618_p2 = (sub_ln179_1_reg_13943_pp0_iter10_reg - trunc_ln181_1_reg_13949_pp0_iter10_reg);

assign sub_ln192_2_fu_8728_p2 = (sub_ln179_2_reg_13985_pp0_iter10_reg - trunc_ln181_2_reg_13991_pp0_iter10_reg);

assign sub_ln192_3_fu_8288_p2 = (sub_ln179_3_reg_13583_pp0_iter9_reg - trunc_ln181_3_reg_13589_pp0_iter9_reg);

assign sub_ln192_4_fu_8398_p2 = (sub_ln179_4_reg_13705_pp0_iter9_reg - trunc_ln181_4_reg_13711_pp0_iter9_reg);

assign sub_ln192_5_fu_8838_p2 = (sub_ln179_5_reg_14047_pp0_iter10_reg - trunc_ln181_5_reg_14053_pp0_iter10_reg);

assign sub_ln192_6_fu_8948_p2 = (sub_ln179_6_reg_14089_pp0_iter10_reg - trunc_ln181_6_reg_14095_pp0_iter10_reg);

assign sub_ln192_7_fu_8508_p2 = (sub_ln179_7_reg_13773_pp0_iter9_reg - trunc_ln181_7_reg_13779_pp0_iter9_reg);

assign sub_ln192_fu_8178_p2 = (sub_ln179_reg_13541_pp0_iter9_reg - trunc_ln8_reg_13547_pp0_iter9_reg);

assign sub_ln194_1_fu_7607_p2 = ($signed(sext_ln185_1_fu_7583_p1) - $signed(sext_ln189_1_fu_7586_p1));

assign sub_ln194_2_fu_7732_p2 = ($signed(sext_ln185_2_fu_7708_p1) - $signed(sext_ln189_2_fu_7711_p1));

assign sub_ln194_3_fu_7264_p2 = ($signed(sext_ln185_3_fu_7252_p1) - $signed(sext_ln189_3_fu_7255_p1));

assign sub_ln194_4_fu_7282_p2 = ($signed(sext_ln185_4_fu_7270_p1) - $signed(sext_ln189_4_fu_7273_p1));

assign sub_ln194_5_fu_7893_p2 = ($signed(sext_ln185_5_fu_7869_p1) - $signed(sext_ln189_5_fu_7872_p1));

assign sub_ln194_6_fu_8018_p2 = ($signed(sext_ln185_6_fu_7994_p1) - $signed(sext_ln189_6_fu_7997_p1));

assign sub_ln194_7_fu_7524_p2 = ($signed(sext_ln185_7_fu_7512_p1) - $signed(sext_ln189_7_fu_7515_p1));

assign sub_ln194_fu_7022_p2 = ($signed(sext_ln185_fu_7010_p1) - $signed(sext_ln189_fu_7013_p1));

assign sub_ln201_1_fu_7643_p2 = (sub_ln190_1_fu_7595_p2 - add_ln185_1_reg_13826);

assign sub_ln201_2_fu_7768_p2 = (sub_ln190_2_fu_7720_p2 - add_ln185_2_reg_13848);

assign sub_ln201_3_fu_6520_p2 = (sub_ln190_3_fu_6482_p2 - add_ln185_3_fu_6464_p2);

assign sub_ln201_4_fu_6863_p2 = (sub_ln190_4_fu_6827_p2 - add_ln185_4_reg_13636);

assign sub_ln201_5_fu_7929_p2 = (sub_ln190_5_fu_7881_p2 - add_ln185_5_reg_13890);

assign sub_ln201_6_fu_8054_p2 = (sub_ln190_6_fu_8006_p2 - add_ln185_6_reg_13912);

assign sub_ln201_7_fu_6980_p2 = (sub_ln190_7_fu_6944_p2 - add_ln185_7_reg_13658);

assign sub_ln201_fu_6297_p2 = (sub_ln190_fu_6259_p2 - add_ln185_fu_6241_p2);

assign sub_ln202_1_fu_8692_p2 = ($signed(sub_ln192_1_fu_8618_p2) - $signed(sext_ln197_1_fu_8656_p1));

assign sub_ln202_2_fu_8802_p2 = ($signed(sub_ln192_2_fu_8728_p2) - $signed(sext_ln197_2_fu_8766_p1));

assign sub_ln202_3_fu_8362_p2 = ($signed(sub_ln192_3_fu_8288_p2) - $signed(sext_ln197_3_fu_8326_p1));

assign sub_ln202_4_fu_8472_p2 = ($signed(sub_ln192_4_fu_8398_p2) - $signed(sext_ln197_4_fu_8436_p1));

assign sub_ln202_5_fu_8912_p2 = ($signed(sub_ln192_5_fu_8838_p2) - $signed(sext_ln197_5_fu_8876_p1));

assign sub_ln202_6_fu_9022_p2 = ($signed(sub_ln192_6_fu_8948_p2) - $signed(sext_ln197_6_fu_8986_p1));

assign sub_ln202_7_fu_8582_p2 = ($signed(sub_ln192_7_fu_8508_p2) - $signed(sext_ln197_7_fu_8546_p1));

assign sub_ln202_fu_8252_p2 = ($signed(sub_ln192_fu_8178_p2) - $signed(sext_ln197_fu_8216_p1));

assign sub_ln203_1_fu_8708_p2 = ($signed(add_ln191_1_fu_8614_p2) - $signed(sext_ln194_2_fu_8637_p1));

assign sub_ln203_2_fu_8818_p2 = ($signed(add_ln191_2_fu_8724_p2) - $signed(sext_ln194_4_fu_8747_p1));

assign sub_ln203_3_fu_8378_p2 = ($signed(add_ln191_3_fu_8284_p2) - $signed(sext_ln194_6_fu_8307_p1));

assign sub_ln203_4_fu_8488_p2 = ($signed(add_ln191_4_fu_8394_p2) - $signed(sext_ln194_8_fu_8417_p1));

assign sub_ln203_5_fu_8928_p2 = ($signed(add_ln191_5_fu_8834_p2) - $signed(sext_ln194_10_fu_8857_p1));

assign sub_ln203_6_fu_9038_p2 = ($signed(add_ln191_6_fu_8944_p2) - $signed(sext_ln194_12_fu_8967_p1));

assign sub_ln203_7_fu_8598_p2 = ($signed(add_ln191_7_fu_8504_p2) - $signed(sext_ln194_14_fu_8527_p1));

assign sub_ln203_fu_8268_p2 = ($signed(add_ln191_fu_8174_p2) - $signed(sext_ln194_fu_8197_p1));

assign sub_ln204_1_fu_7658_p2 = (add_ln189_1_fu_7589_p2 - add_ln183_1_reg_13815);

assign sub_ln204_2_fu_7783_p2 = (add_ln189_2_fu_7714_p2 - add_ln183_2_reg_13837);

assign sub_ln204_3_fu_6536_p2 = (add_ln189_3_fu_6476_p2 - add_ln183_3_fu_6452_p2);

assign sub_ln204_4_fu_6878_p2 = (add_ln189_4_fu_6821_p2 - add_ln183_4_reg_13625);

assign sub_ln204_5_fu_7944_p2 = (add_ln189_5_fu_7875_p2 - add_ln183_5_reg_13879);

assign sub_ln204_6_fu_8069_p2 = (add_ln189_6_fu_8000_p2 - add_ln183_6_reg_13901);

assign sub_ln204_7_fu_6995_p2 = (add_ln189_7_fu_6938_p2 - add_ln183_7_reg_13647);

assign sub_ln204_fu_6313_p2 = (add_ln189_fu_6253_p2 - add_ln183_fu_6229_p2);

assign tmp_10_fu_5507_p4 = {{sub_ln147_4_fu_4985_p2[26:8]}};

assign tmp_11_fu_5987_p4 = {{sub_ln148_fu_5757_p2[26:8]}};

assign tmp_12_fu_5524_p4 = {{sub_ln148_4_fu_4990_p2[26:8]}};

assign tmp_13_fu_6017_p4 = {{sub_ln149_fu_5763_p2[26:8]}};

assign tmp_14_fu_5541_p4 = {{sub_ln149_4_fu_4996_p2[26:8]}};

assign tmp_15_fu_6047_p4 = {{sub_ln150_fu_5769_p2[26:8]}};

assign tmp_16_fu_5558_p4 = {{sub_ln150_4_fu_5002_p2[26:8]}};

assign tmp_1_fu_5456_p4 = {{add_ln144_4_fu_4968_p2[26:8]}};

assign tmp_2_fu_5887_p4 = {{add_ln145_fu_5741_p2[26:8]}};

assign tmp_3_fu_5473_p4 = {{add_ln145_4_fu_4974_p2[26:8]}};

assign tmp_4_fu_5917_p4 = {{add_ln146_fu_5747_p2[26:8]}};

assign tmp_5_fu_5490_p4 = {{add_ln146_4_fu_4980_p2[26:8]}};

assign tmp_7_fu_5822_p4 = {{add_ln143_fu_5730_p2[26:8]}};

assign tmp_8_fu_5439_p4 = {{add_ln143_4_fu_4963_p2[26:8]}};

assign tmp_9_fu_5952_p4 = {{sub_ln147_fu_5752_p2[26:8]}};

assign tmp_s_fu_5857_p4 = {{add_ln144_fu_5735_p2[26:8]}};

assign trunc_ln10_fu_6220_p1 = grp_fu_9781_p3;

assign trunc_ln10_fu_6220_p4 = {{trunc_ln10_fu_6220_p1[29:3]}};

assign trunc_ln118_1_fu_3565_p1 = add_ln117_4_fu_3561_p2[26:0];

assign trunc_ln118_fu_2998_p1 = add_ln117_fu_2994_p2[26:0];

assign trunc_ln119_1_fu_3573_p1 = add_ln118_4_fu_3569_p2[26:0];

assign trunc_ln119_fu_3006_p1 = add_ln118_fu_3002_p2[26:0];

assign trunc_ln11_fu_8187_p4 = {{add_ln193_1_fu_8182_p2[31:8]}};

assign trunc_ln121_1_fu_3581_p1 = add_ln120_4_fu_3577_p2[26:0];

assign trunc_ln121_fu_3014_p1 = add_ln120_fu_3010_p2[26:0];

assign trunc_ln124_1_fu_3589_p1 = add_ln121_4_fu_3585_p2[26:0];

assign trunc_ln124_fu_3022_p1 = add_ln121_fu_3018_p2[26:0];

assign trunc_ln12_fu_8206_p4 = {{add_ln194_fu_8201_p2[31:8]}};

assign trunc_ln139_1_fu_4375_p4 = {{add_ln139_9_fu_4370_p2[31:8]}};

assign trunc_ln139_2_fu_4521_p4 = {{add_ln139_10_fu_4516_p2[31:8]}};

assign trunc_ln139_3_fu_4667_p4 = {{add_ln139_11_fu_4662_p2[31:8]}};

assign trunc_ln139_4_fu_4930_p4 = {{add_ln139_12_fu_4925_p2[31:8]}};

assign trunc_ln139_5_fu_5020_p4 = {{add_ln139_13_fu_5015_p2[31:8]}};

assign trunc_ln139_6_fu_5166_p4 = {{add_ln139_14_fu_5161_p2[31:8]}};

assign trunc_ln139_7_fu_5306_p4 = {{add_ln139_15_fu_5301_p2[31:8]}};

assign trunc_ln140_1_fu_4394_p4 = {{add_ln140_1_fu_4389_p2[31:8]}};

assign trunc_ln140_2_fu_4540_p4 = {{add_ln140_2_fu_4535_p2[31:8]}};

assign trunc_ln140_3_fu_4686_p4 = {{add_ln140_3_fu_4681_p2[31:8]}};

assign trunc_ln140_4_fu_4949_p4 = {{add_ln140_4_fu_4944_p2[31:8]}};

assign trunc_ln140_5_fu_5039_p4 = {{add_ln140_5_fu_5034_p2[31:8]}};

assign trunc_ln140_6_fu_5185_p4 = {{add_ln140_6_fu_5180_p2[31:8]}};

assign trunc_ln140_7_fu_5325_p4 = {{add_ln140_7_fu_5320_p2[31:8]}};

assign trunc_ln171_1_fu_7028_p1 = grp_fu_10076_p3;

assign trunc_ln171_1_fu_7028_p4 = {{trunc_ln171_1_fu_7028_p1[31:3]}};

assign trunc_ln171_2_fu_7140_p1 = grp_fu_10116_p3;

assign trunc_ln171_2_fu_7140_p4 = {{trunc_ln171_2_fu_7140_p1[31:3]}};

assign trunc_ln171_3_fu_6336_p1 = grp_fu_9790_p3;

assign trunc_ln171_3_fu_6336_p4 = {{trunc_ln171_3_fu_6336_p1[31:3]}};

assign trunc_ln171_4_fu_6552_p1 = grp_fu_9848_p3;

assign trunc_ln171_4_fu_6552_p4 = {{trunc_ln171_4_fu_6552_p1[31:3]}};

assign trunc_ln171_5_fu_7288_p1 = grp_fu_10156_p3;

assign trunc_ln171_5_fu_7288_p4 = {{trunc_ln171_5_fu_7288_p1[31:3]}};

assign trunc_ln171_6_fu_7400_p1 = grp_fu_10196_p3;

assign trunc_ln171_6_fu_7400_p4 = {{trunc_ln171_6_fu_7400_p1[31:3]}};

assign trunc_ln171_7_fu_6664_p1 = grp_fu_9888_p3;

assign trunc_ln171_7_fu_6664_p4 = {{trunc_ln171_7_fu_6664_p1[31:3]}};

assign trunc_ln172_10_fu_6349_p1 = grp_fu_9790_p3;

assign trunc_ln172_10_fu_6349_p4 = {{trunc_ln172_10_fu_6349_p1[29:3]}};

assign trunc_ln172_11_fu_6565_p1 = grp_fu_9848_p3;

assign trunc_ln172_11_fu_6565_p4 = {{trunc_ln172_11_fu_6565_p1[29:3]}};

assign trunc_ln172_12_fu_7301_p1 = grp_fu_10156_p3;

assign trunc_ln172_12_fu_7301_p4 = {{trunc_ln172_12_fu_7301_p1[29:3]}};

assign trunc_ln172_13_fu_7413_p1 = grp_fu_10196_p3;

assign trunc_ln172_13_fu_7413_p4 = {{trunc_ln172_13_fu_7413_p1[29:3]}};

assign trunc_ln172_14_fu_6677_p1 = grp_fu_9888_p3;

assign trunc_ln172_14_fu_6677_p4 = {{trunc_ln172_14_fu_6677_p1[29:3]}};

assign trunc_ln172_1_fu_7050_p1 = grp_fu_10086_p3;

assign trunc_ln172_1_fu_7050_p4 = {{trunc_ln172_1_fu_7050_p1[31:3]}};

assign trunc_ln172_2_fu_7162_p1 = grp_fu_10126_p3;

assign trunc_ln172_2_fu_7162_p4 = {{trunc_ln172_2_fu_7162_p1[31:3]}};

assign trunc_ln172_3_fu_6358_p1 = grp_fu_9800_p3;

assign trunc_ln172_3_fu_6358_p4 = {{trunc_ln172_3_fu_6358_p1[31:3]}};

assign trunc_ln172_4_fu_6574_p1 = grp_fu_9858_p3;

assign trunc_ln172_4_fu_6574_p4 = {{trunc_ln172_4_fu_6574_p1[31:3]}};

assign trunc_ln172_5_fu_7310_p1 = grp_fu_10166_p3;

assign trunc_ln172_5_fu_7310_p4 = {{trunc_ln172_5_fu_7310_p1[31:3]}};

assign trunc_ln172_6_fu_7422_p1 = grp_fu_10206_p3;

assign trunc_ln172_6_fu_7422_p4 = {{trunc_ln172_6_fu_7422_p1[31:3]}};

assign trunc_ln172_7_fu_6686_p1 = grp_fu_9898_p3;

assign trunc_ln172_7_fu_6686_p4 = {{trunc_ln172_7_fu_6686_p1[31:3]}};

assign trunc_ln172_8_fu_6126_p1 = grp_fu_9732_p3;

assign trunc_ln172_8_fu_6126_p4 = {{trunc_ln172_8_fu_6126_p1[29:3]}};

assign trunc_ln172_9_fu_7041_p1 = grp_fu_10076_p3;

assign trunc_ln172_9_fu_7041_p4 = {{trunc_ln172_9_fu_7041_p1[29:3]}};

assign trunc_ln172_s_fu_7153_p1 = grp_fu_10116_p3;

assign trunc_ln172_s_fu_7153_p4 = {{trunc_ln172_s_fu_7153_p1[29:3]}};

assign trunc_ln173_1_fu_7063_p1 = grp_fu_10086_p3;

assign trunc_ln173_1_fu_7063_p4 = {{trunc_ln173_1_fu_7063_p1[29:3]}};

assign trunc_ln173_2_fu_7175_p1 = grp_fu_10126_p3;

assign trunc_ln173_2_fu_7175_p4 = {{trunc_ln173_2_fu_7175_p1[29:3]}};

assign trunc_ln173_3_fu_6371_p1 = grp_fu_9800_p3;

assign trunc_ln173_3_fu_6371_p4 = {{trunc_ln173_3_fu_6371_p1[29:3]}};

assign trunc_ln173_4_fu_6587_p1 = grp_fu_9858_p3;

assign trunc_ln173_4_fu_6587_p4 = {{trunc_ln173_4_fu_6587_p1[29:3]}};

assign trunc_ln173_5_fu_7323_p1 = grp_fu_10166_p3;

assign trunc_ln173_5_fu_7323_p4 = {{trunc_ln173_5_fu_7323_p1[29:3]}};

assign trunc_ln173_6_fu_7435_p1 = grp_fu_10206_p3;

assign trunc_ln173_6_fu_7435_p4 = {{trunc_ln173_6_fu_7435_p1[29:3]}};

assign trunc_ln173_7_fu_6699_p1 = grp_fu_9898_p3;

assign trunc_ln173_7_fu_6699_p4 = {{trunc_ln173_7_fu_6699_p1[29:3]}};

assign trunc_ln174_1_fu_7072_p1 = grp_fu_10096_p3;

assign trunc_ln174_1_fu_7072_p4 = {{trunc_ln174_1_fu_7072_p1[31:3]}};

assign trunc_ln174_2_fu_7184_p1 = grp_fu_10136_p3;

assign trunc_ln174_2_fu_7184_p4 = {{trunc_ln174_2_fu_7184_p1[31:3]}};

assign trunc_ln174_3_fu_6380_p1 = grp_fu_9810_p3;

assign trunc_ln174_3_fu_6380_p4 = {{trunc_ln174_3_fu_6380_p1[31:3]}};

assign trunc_ln174_4_fu_6596_p1 = grp_fu_9868_p3;

assign trunc_ln174_4_fu_6596_p4 = {{trunc_ln174_4_fu_6596_p1[31:3]}};

assign trunc_ln174_5_fu_7332_p1 = grp_fu_10176_p3;

assign trunc_ln174_5_fu_7332_p4 = {{trunc_ln174_5_fu_7332_p1[31:3]}};

assign trunc_ln174_6_fu_7444_p1 = grp_fu_10216_p3;

assign trunc_ln174_6_fu_7444_p4 = {{trunc_ln174_6_fu_7444_p1[31:3]}};

assign trunc_ln174_7_fu_6708_p1 = grp_fu_9908_p3;

assign trunc_ln174_7_fu_6708_p4 = {{trunc_ln174_7_fu_6708_p1[31:3]}};

assign trunc_ln175_10_fu_6393_p1 = grp_fu_9810_p3;

assign trunc_ln175_10_fu_6393_p4 = {{trunc_ln175_10_fu_6393_p1[29:3]}};

assign trunc_ln175_11_fu_6609_p1 = grp_fu_9868_p3;

assign trunc_ln175_11_fu_6609_p4 = {{trunc_ln175_11_fu_6609_p1[29:3]}};

assign trunc_ln175_12_fu_7345_p1 = grp_fu_10176_p3;

assign trunc_ln175_12_fu_7345_p4 = {{trunc_ln175_12_fu_7345_p1[29:3]}};

assign trunc_ln175_13_fu_7457_p1 = grp_fu_10216_p3;

assign trunc_ln175_13_fu_7457_p4 = {{trunc_ln175_13_fu_7457_p1[29:3]}};

assign trunc_ln175_14_fu_6721_p1 = grp_fu_9908_p3;

assign trunc_ln175_14_fu_6721_p4 = {{trunc_ln175_14_fu_6721_p1[29:3]}};

assign trunc_ln175_1_fu_7094_p1 = grp_fu_10106_p3;

assign trunc_ln175_1_fu_7094_p4 = {{trunc_ln175_1_fu_7094_p1[31:3]}};

assign trunc_ln175_2_fu_7206_p1 = grp_fu_10146_p3;

assign trunc_ln175_2_fu_7206_p4 = {{trunc_ln175_2_fu_7206_p1[31:3]}};

assign trunc_ln175_3_fu_6402_p1 = grp_fu_9820_p3;

assign trunc_ln175_3_fu_6402_p4 = {{trunc_ln175_3_fu_6402_p1[31:3]}};

assign trunc_ln175_4_fu_6618_p1 = grp_fu_9878_p3;

assign trunc_ln175_4_fu_6618_p4 = {{trunc_ln175_4_fu_6618_p1[31:3]}};

assign trunc_ln175_5_fu_7354_p1 = grp_fu_10186_p3;

assign trunc_ln175_5_fu_7354_p4 = {{trunc_ln175_5_fu_7354_p1[31:3]}};

assign trunc_ln175_6_fu_7466_p1 = grp_fu_10226_p3;

assign trunc_ln175_6_fu_7466_p4 = {{trunc_ln175_6_fu_7466_p1[31:3]}};

assign trunc_ln175_7_fu_6730_p1 = grp_fu_9918_p3;

assign trunc_ln175_7_fu_6730_p4 = {{trunc_ln175_7_fu_6730_p1[31:3]}};

assign trunc_ln175_8_fu_6170_p1 = grp_fu_9752_p3;

assign trunc_ln175_8_fu_6170_p4 = {{trunc_ln175_8_fu_6170_p1[29:3]}};

assign trunc_ln175_9_fu_7085_p1 = grp_fu_10096_p3;

assign trunc_ln175_9_fu_7085_p4 = {{trunc_ln175_9_fu_7085_p1[29:3]}};

assign trunc_ln175_s_fu_7197_p1 = grp_fu_10136_p3;

assign trunc_ln175_s_fu_7197_p4 = {{trunc_ln175_s_fu_7197_p1[29:3]}};

assign trunc_ln178_1_fu_7107_p1 = grp_fu_10106_p3;

assign trunc_ln178_1_fu_7107_p4 = {{trunc_ln178_1_fu_7107_p1[29:3]}};

assign trunc_ln178_2_fu_7219_p1 = grp_fu_10146_p3;

assign trunc_ln178_2_fu_7219_p4 = {{trunc_ln178_2_fu_7219_p1[29:3]}};

assign trunc_ln178_3_fu_6415_p1 = grp_fu_9820_p3;

assign trunc_ln178_3_fu_6415_p4 = {{trunc_ln178_3_fu_6415_p1[29:3]}};

assign trunc_ln178_4_fu_6631_p1 = grp_fu_9878_p3;

assign trunc_ln178_4_fu_6631_p4 = {{trunc_ln178_4_fu_6631_p1[29:3]}};

assign trunc_ln178_5_fu_7367_p1 = grp_fu_10186_p3;

assign trunc_ln178_5_fu_7367_p4 = {{trunc_ln178_5_fu_7367_p1[29:3]}};

assign trunc_ln178_6_fu_7479_p1 = grp_fu_10226_p3;

assign trunc_ln178_6_fu_7479_p4 = {{trunc_ln178_6_fu_7479_p1[29:3]}};

assign trunc_ln178_7_fu_6743_p1 = grp_fu_9918_p3;

assign trunc_ln178_7_fu_6743_p4 = {{trunc_ln178_7_fu_6743_p1[29:3]}};

assign trunc_ln181_1_fu_7565_p1 = grp_fu_10236_p3;

assign trunc_ln181_2_fu_7690_p1 = grp_fu_10252_p3;

assign trunc_ln181_3_fu_6434_p1 = grp_fu_9830_p3;

assign trunc_ln181_4_fu_6803_p1 = grp_fu_9986_p3;

assign trunc_ln181_5_fu_7851_p1 = grp_fu_10268_p3;

assign trunc_ln181_6_fu_7976_p1 = grp_fu_10284_p3;

assign trunc_ln181_7_fu_6920_p1 = grp_fu_10060_p3;

assign trunc_ln182_1_fu_7574_p1 = grp_fu_10244_p3;

assign trunc_ln182_1_fu_7574_p4 = {{trunc_ln182_1_fu_7574_p1[29:3]}};

assign trunc_ln182_2_fu_7699_p1 = grp_fu_10260_p3;

assign trunc_ln182_2_fu_7699_p4 = {{trunc_ln182_2_fu_7699_p1[29:3]}};

assign trunc_ln182_3_fu_6443_p1 = grp_fu_9839_p3;

assign trunc_ln182_3_fu_6443_p4 = {{trunc_ln182_3_fu_6443_p1[29:3]}};

assign trunc_ln182_4_fu_6812_p1 = grp_fu_9994_p3;

assign trunc_ln182_4_fu_6812_p4 = {{trunc_ln182_4_fu_6812_p1[29:3]}};

assign trunc_ln182_5_fu_7860_p1 = grp_fu_10276_p3;

assign trunc_ln182_5_fu_7860_p4 = {{trunc_ln182_5_fu_7860_p1[29:3]}};

assign trunc_ln182_6_fu_7985_p1 = grp_fu_10292_p3;

assign trunc_ln182_6_fu_7985_p4 = {{trunc_ln182_6_fu_7985_p1[29:3]}};

assign trunc_ln182_7_fu_6929_p1 = grp_fu_10068_p3;

assign trunc_ln182_7_fu_6929_p4 = {{trunc_ln182_7_fu_6929_p1[29:3]}};

assign trunc_ln193_1_fu_8627_p4 = {{add_ln193_9_fu_8622_p2[31:8]}};

assign trunc_ln193_2_fu_8737_p4 = {{add_ln193_10_fu_8732_p2[31:8]}};

assign trunc_ln193_3_fu_8297_p4 = {{add_ln193_11_fu_8292_p2[31:8]}};

assign trunc_ln193_4_fu_8407_p4 = {{add_ln193_12_fu_8402_p2[31:8]}};

assign trunc_ln193_5_fu_8847_p4 = {{add_ln193_13_fu_8842_p2[31:8]}};

assign trunc_ln193_6_fu_8957_p4 = {{add_ln193_14_fu_8952_p2[31:8]}};

assign trunc_ln193_7_fu_8517_p4 = {{add_ln193_15_fu_8512_p2[31:8]}};

assign trunc_ln194_1_fu_8646_p4 = {{add_ln194_1_fu_8641_p2[31:8]}};

assign trunc_ln194_2_fu_8756_p4 = {{add_ln194_2_fu_8751_p2[31:8]}};

assign trunc_ln194_3_fu_8316_p4 = {{add_ln194_3_fu_8311_p2[31:8]}};

assign trunc_ln194_4_fu_8426_p4 = {{add_ln194_4_fu_8421_p2[31:8]}};

assign trunc_ln194_5_fu_8866_p4 = {{add_ln194_5_fu_8861_p2[31:8]}};

assign trunc_ln194_6_fu_8976_p4 = {{add_ln194_6_fu_8971_p2[31:8]}};

assign trunc_ln194_7_fu_8536_p4 = {{add_ln194_7_fu_8531_p2[31:8]}};

assign trunc_ln2_fu_6113_p1 = grp_fu_9732_p3;

assign trunc_ln2_fu_6113_p4 = {{trunc_ln2_fu_6113_p1[31:3]}};

assign trunc_ln3_fu_6135_p1 = grp_fu_9742_p3;

assign trunc_ln3_fu_6135_p4 = {{trunc_ln3_fu_6135_p1[31:3]}};

assign trunc_ln4_fu_6148_p1 = grp_fu_9742_p3;

assign trunc_ln4_fu_6148_p4 = {{trunc_ln4_fu_6148_p1[29:3]}};

assign trunc_ln5_fu_6157_p1 = grp_fu_9752_p3;

assign trunc_ln5_fu_6157_p4 = {{trunc_ln5_fu_6157_p1[31:3]}};

assign trunc_ln6_fu_6179_p1 = grp_fu_9762_p3;

assign trunc_ln6_fu_6179_p4 = {{trunc_ln6_fu_6179_p1[31:3]}};

assign trunc_ln7_fu_6192_p1 = grp_fu_9762_p3;

assign trunc_ln7_fu_6192_p4 = {{trunc_ln7_fu_6192_p1[29:3]}};

assign trunc_ln8_fu_6211_p1 = grp_fu_9772_p3;

assign trunc_ln93_1_fu_4879_p3 = {{trunc_ln93_2_reg_11654_pp0_iter5_reg}, {11'd0}};

assign trunc_ln93_2_fu_2611_p1 = grp_fu_9358_p2[15:0];

assign trunc_ln93_fu_2221_p1 = grp_fu_9134_p2[15:0];

assign trunc_ln94_1_fu_2614_p1 = grp_fu_9366_p2[26:0];

assign trunc_ln94_fu_2224_p1 = grp_fu_9142_p2[26:0];

assign trunc_ln95_1_fu_2617_p1 = grp_fu_9374_p2[26:0];

assign trunc_ln95_fu_2227_p1 = grp_fu_9150_p2[26:0];

assign trunc_ln_fu_5595_p3 = {{trunc_ln93_reg_11349_pp0_iter5_reg}, {11'd0}};

always @ (posedge ap_clk) begin
    shl_ln92_1_reg_11594[10:0] <= 11'b00000000000;
    shl_ln92_1_reg_11594_pp0_iter4_reg[10:0] <= 11'b00000000000;
    shl_ln92_2_reg_11612[10:0] <= 11'b00000000000;
    shl_ln92_2_reg_11612_pp0_iter4_reg[10:0] <= 11'b00000000000;
    shl_ln92_3_reg_11630[10:0] <= 11'b00000000000;
    shl_ln92_3_reg_11630_pp0_iter4_reg[10:0] <= 11'b00000000000;
    shl_ln92_5_reg_12075[10:0] <= 11'b00000000000;
    shl_ln92_6_reg_12093[10:0] <= 11'b00000000000;
    shl_ln92_7_reg_12111[10:0] <= 11'b00000000000;
    sub_ln125_1_reg_12435[10:0] <= 11'b00010000000;
    sub_ln125_2_reg_12461[10:0] <= 11'b00010000000;
    sub_ln125_3_reg_12487[10:0] <= 11'b00010000000;
    sub_ln125_5_reg_12535[10:0] <= 11'b00010000000;
    sub_ln125_5_reg_12535_pp0_iter5_reg[10:0] <= 11'b00010000000;
    sub_ln125_6_reg_12577[10:0] <= 11'b00010000000;
    sub_ln125_6_reg_12577_pp0_iter5_reg[10:0] <= 11'b00010000000;
    sub_ln125_7_reg_12619[10:0] <= 11'b00010000000;
    sub_ln125_7_reg_12619_pp0_iter5_reg[10:0] <= 11'b00010000000;
    intermed_8_3_reg_12683[2:0] <= 3'b000;
    intermed_16_3_reg_12725[2:0] <= 3'b000;
    intermed_24_3_reg_12767[2:0] <= 3'b000;
    intermed_40_3_reg_12815[2:0] <= 3'b000;
    intermed_48_3_reg_12847[2:0] <= 3'b000;
    intermed_56_3_reg_12879[2:0] <= 3'b000;
    add_ln124_reg_13257[10:0] <= 11'b00010000000;
    sub_ln125_reg_13263[10:0] <= 11'b00010000000;
    add_ln160_reg_13381[7:0] <= 8'b00000000;
    add_ln160_1_reg_13405[7:0] <= 8'b00000000;
    add_ln160_1_reg_13405_pp0_iter8_reg[7:0] <= 8'b00000000;
    add_ln160_2_reg_13411[7:0] <= 8'b00000000;
    add_ln160_2_reg_13411_pp0_iter8_reg[7:0] <= 8'b00000000;
    add_ln160_3_reg_13417[7:0] <= 8'b00000000;
    add_ln160_4_reg_13441[7:0] <= 8'b00000000;
    add_ln160_5_reg_13465[7:0] <= 8'b00000000;
    add_ln160_5_reg_13465_pp0_iter8_reg[7:0] <= 8'b00000000;
    add_ln160_6_reg_13471[7:0] <= 8'b00000000;
    add_ln160_6_reg_13471_pp0_iter8_reg[7:0] <= 8'b00000000;
    add_ln160_7_reg_13477[7:0] <= 8'b00000000;
    sub_ln179_reg_13541[7:0] <= 8'b00000000;
    sub_ln179_reg_13541_pp0_iter8_reg[7:0] <= 8'b00000000;
    sub_ln179_reg_13541_pp0_iter9_reg[7:0] <= 8'b00000000;
    sub_ln179_3_reg_13583[7:0] <= 8'b00000000;
    sub_ln179_3_reg_13583_pp0_iter8_reg[7:0] <= 8'b00000000;
    sub_ln179_3_reg_13583_pp0_iter9_reg[7:0] <= 8'b00000000;
    sub_ln179_4_reg_13705[7:0] <= 8'b00000000;
    sub_ln179_4_reg_13705_pp0_iter9_reg[7:0] <= 8'b00000000;
    sub_ln179_7_reg_13773[7:0] <= 8'b00000000;
    sub_ln179_7_reg_13773_pp0_iter9_reg[7:0] <= 8'b00000000;
    sub_ln179_1_reg_13943[7:0] <= 8'b00000000;
    sub_ln179_1_reg_13943_pp0_iter10_reg[7:0] <= 8'b00000000;
    sub_ln179_2_reg_13985[7:0] <= 8'b00000000;
    sub_ln179_2_reg_13985_pp0_iter10_reg[7:0] <= 8'b00000000;
    sub_ln179_5_reg_14047[7:0] <= 8'b00000000;
    sub_ln179_5_reg_14047_pp0_iter10_reg[7:0] <= 8'b00000000;
    sub_ln179_6_reg_14089[7:0] <= 8'b00000000;
    sub_ln179_6_reg_14089_pp0_iter10_reg[7:0] <= 8'b00000000;
end

endmodule //krnl_idct_execute
