Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Thu Apr  8 14:22:31 2021
| Host             : ChinskiBratPatrzy running 64-bit major release  (build 9200)
| Command          : report_power -file vga_example_power_routed.rpt -pb vga_example_power_summary_routed.pb -rpx vga_example_power_routed.rpx
| Design           : vga_example
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.205        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.133        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.004 |        6 |       --- |             --- |
| Slice Logic             |     0.008 |     2770 |       --- |             --- |
|   LUT as Logic          |     0.007 |     1370 |     20800 |            6.59 |
|   CARRY4                |    <0.001 |      269 |      8150 |            3.30 |
|   Register              |    <0.001 |      625 |     41600 |            1.50 |
|   F7/F8 Muxes           |    <0.001 |        8 |     32600 |            0.02 |
|   LUT as Shift Register |    <0.001 |        4 |      9600 |            0.04 |
|   Others                |     0.000 |       32 |       --- |             --- |
| Signals                 |     0.007 |     2362 |       --- |             --- |
| Block RAM               |     0.001 |      1.5 |        50 |            3.00 |
| MMCM                    |     0.106 |        1 |         5 |           20.00 |
| DSPs                    |    <0.001 |        3 |        90 |            3.33 |
| I/O                     |     0.007 |       19 |       106 |           17.92 |
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.205 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.031 |       0.021 |      0.010 |
| Vccaux    |       1.800 |     0.071 |       0.059 |      0.013 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------+------------------------------------------+-----------------+
| Clock                   | Domain                                   | Constraint (ns) |
+-------------------------+------------------------------------------+-----------------+
| clk                     | clk                                      |            10.0 |
| clk100MHz_clk_generator | my_clk_generator/clk100MHz_clk_generator |            10.0 |
| clk40MHz_clk_generator  | my_clk_generator/clk40MHz_clk_generator  |            25.0 |
| clkfbout_clk_generator  | my_clk_generator/clkfbout_clk_generator  |            10.0 |
+-------------------------+------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| vga_example                 |     0.133 |
|   my_MouseCtl               |     0.005 |
|     Inst_Ps2Interface       |     0.002 |
|   my_MouseDisplay           |    <0.001 |
|   my_clk_generator          |     0.107 |
|   my_draw_background        |    <0.001 |
|   my_draw_rect              |    <0.001 |
|     my2_signal_synchronizer |    <0.001 |
|     my_signal_synchronizer  |    <0.001 |
|   my_draw_rect_ctl          |     0.011 |
|   my_image_rom              |     0.001 |
|   my_internal_reset         |    <0.001 |
|   my_position_memory        |    <0.001 |
|   my_timing                 |    <0.001 |
|   ps2_clk_IOBUF_inst        |     0.000 |
|   ps2_data_IOBUF_inst       |     0.000 |
+-----------------------------+-----------+


