Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1ed8f035426f406684f62cad8ff36a49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot hdmi_colorbar_tb_behav xil_defaultlib.hdmi_colorbar_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=35,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.vga_image_gen
Compiling module xil_defaultlib.vga_timing_ctrl
Compiling module xil_defaultlib.encode
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS(IOSTANDARD="TMDS_33")
Compiling module xil_defaultlib.par2ser
Compiling module xil_defaultlib.hdmi_ctrl
Compiling module xil_defaultlib.hdmi_colorbar
Compiling module xil_defaultlib.hdmi_colorbar_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot hdmi_colorbar_tb_behav
