<!-- ## 数字电路基础实验 -->
## Basic Digital Circuit Lab

<!-- 数字电路是"一生一芯"的前导课程, 我们列出了一些需要大家掌握的知识点,
大家不仅需要知道它们的概念, 还需要学会使用硬件描述语言来实现其中的电路模块.
* 信息的二进制编码
* 组合逻辑设计: 多路选择器, 译码器, 优先编码器, 加法器, 比较器
* 时序逻辑设计: 时钟, D触发器, 计数器, SRAM和DRAM, 有限状态机, 时序分析 -->
Digital Circuits is the introductory course of "ysyx", we have listed some of the knowledge points that you need to master, you not only need to know their concepts, but also need to learn to use the hardware description language to implement the circuit module respectively.

* Binary encoding of information
* Combinational Logic Design: Multiplexers, Decoders, Priority Encoders, Adders, Comparators
* Timing logic design: clocks, D-flip-flops, counters, SRAM and DRAM, finite state machines, timing analysis

<!-- MISSING_EN -->
<!-- > #### todo::借助NVBoard完成数字电路实验
> 我们首先推荐南京大学的[数字电路与计算机组成实验][dlco].
>
> 南京大学开展教学改革, 将"数字电路"与"计算机组成原理"两门课程进行融合,
> 其实验内容贯穿从数字电路基础到简单的处理器设计,
> 最近尝试加入程序运行时环境的相关内容, 与"一生一芯"的主线内容非常契合.
>
> 你需要完成"CPU数据通路"之前的大部分实验内容, 除了以下例外
> * "在线测试"的内容需要加入相关课程才能完成, 目前可以忽略
> * 计数器和时钟: 由于仿真环境下无法提供精确的时钟,
>   时钟部分的实验难以准确进行, 因此可作为阅读材料进行了解
> * 寄存器组及存储器: 讲义中建议通过工具相关的IP核实现存储器,
>   但仿真环境下不存在这样的IP核, 无法开展实验, 因此可作为阅读材料进行了解
> * 关于"CPU数据通路"及其后续内容, "一生一芯"将会有所改动, 因此在预学习阶段无需完成
>
> 当然, 有了NVBoard之后, 你就可以把它当作FPGA来使用, 用它来实现需要FPGA支持的实验内容.

[dlco]: https://nju-projectn.github.io/dlco-lecture-note/index.html -->

<!-- > #### info::Chisel学习资料
> 建议按照如下顺序学习:
> 1. [Chisel Bootcamp][bootcamp]是一个很不错的chisel教程, 还支持在线运行chisel代码,
> 你可以一边编写chisel代码一边学习. 其中
>    * 第1章是scala入门
>    * 第2章是chisel基础
>    * 第3章是scala高级特性和chisel的混合使用
>    * 第4章是FIRRTL后端相关内容
> 你需要完成前两章的学习, 同时我们强烈建议你学习第3章.
> 第4章和本课程没有直接关系, 可以作为课外阅读材料.
> 1. [Chisel Users Guide][users guide]比较系统地整理了chisel的特性, 也是不错的入门教程.
> 1. [Chisel小抄][cheatsheet]简明地列出了chisel语言的大部分用法.
> 1. [Chisel API][api]详细地列出了chisel库的所有API供参考.
>
> 然后尝试使用Chisel来完成上述数字电路实验,
> 你只需要把编译出的verilog代码接入verilator和NVBoard就可以了.

[bootcamp]: https://mybinder.org/v2/gh/freechipsproject/chisel-bootcamp/master
[users guide]: https://www.chisel-lang.org/chisel3/docs/introduction.html
[cheatsheet]: https://github.com/freechipsproject/chisel-cheatsheet/releases/latest/download/chisel_cheatsheet.pdf
[api]: https://www.chisel-lang.org/api/latest/chisel3/index.html -->
> #### info::Chisel Study Materials
> It is recommended to study in the following order.
> 
> 1.  [Chisel Bootcamp](https://mybinder.org/v2/gh/freechipsproject/chisel-bootcamp/master) It is a very good chisel tutorial, also supports running chisel code online, you can write chisel code while learning. Among them are
>     * Chapter 1 is an introduction to scala.
>     * Chapter 2 is chisel basics.
>     * Chapter 3 is a mix of advanced scala features and chisel.
>     * Chapter 4 is about the FIRRTL backend You will need to complete the first two chapters, and we strongly recommend that you take Chapter 3. Chapter 4 is not directly related to this course and can be used as extra reading material.
> 2.  [Chisel Users Guide](https://www.chisel-lang.org/chisel3/docs/introduction.html)It's a good introduction to chisel, as it organizes the features of chisel in a more systematic way.
> 3.  [Chisel cheatsheet](https://github.com/freechipsproject/chisel-cheatsheet/releases/latest/download/chisel_cheatsheet.pdf) A concise list of common uses cases of the chisel language.
> 4.  [Chisel API](https://www.chisel-lang.org/api/latest/) All APIs of the chisel library are listed in detail for reference.
> 
> Then try to use Chisel to complete the above digital circuit experiments, you just need to connect the compiled Verilog code to the verilator and NVBoard.

<!-- > #### info::其它数字电路学习资料
> * [Verilog在线学习网站][hdlbits]
> * [中科大的Verilog OJ平台][ustc verilog oj](需要注册并登录) 

[hdlbits]: https://hdlbits.01xz.net/wiki/Main_Page
[ustc verilog oj]: https://verilogoj.ustc.edu.cn/oj/ -->
> #### info::Digital Circuit Study Materials
> *   [Digital Design and Computer Architecture: RISC-V Edition](https://pages.hmc.edu/harris/ddca/ddcarv.html) ch1-5
> *   [HDLBits — Verilog Practice](https://hdlbits.01xz.net/wiki/Main_Page)，recommand to read and practice in same time
> *   [USTC Verilog OA](https://verilogoj.ustc.edu.cn/oj/)(Chinese, need registration and login)
> *   Verilog Advanced Digital System Design Techniques and Case Studies (Chinese book name: Verilog高级数字系统设计技术与案例分析)
