Rncverilog \
tb.v \
DP_Ram_syn.v \
-v /cad/CBDK/CBDK_TSMC018_Arm/CIC/Verilog/tsmc18_neg.v \
+access+r \
+define+SDFFILE \
-ALLOWREDEFINITION
