{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713881083138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713881083138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 09:04:43 2024 " "Processing started: Tue Apr 23 09:04:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713881083138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881083138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add_isa -c add_isa " "Command: quartus_map --read_settings_files=on --write_settings_files=off add_isa -c add_isa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881083138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713881083407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713881083408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trin-Behavior " "Found design unit 1: trin-Behavior" {  } { { "trin.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/trin.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089497 ""} { "Info" "ISGN_ENTITY_NAME" "1 trin " "Found entity 1: trin" {  } { { "trin.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/trin.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry-struc_behaviour " "Found design unit 1: ripple_carry-struc_behaviour" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/ripple_carry.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089499 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry " "Found entity 1: ripple_carry" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/ripple_carry.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regN-behavior " "Found design unit 1: regN-behavior" {  } { { "regN.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/regN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089500 ""} { "Info" "ISGN_ENTITY_NAME" "1 regN " "Found entity 1: regN" {  } { { "regN.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/regN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-struc_behaviour " "Found design unit 1: register_file-struc_behaviour" {  } { { "register_file.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/register_file.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089501 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-struc_behaviour " "Found design unit 1: mux4to1-struc_behaviour" {  } { { "mux4to1.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/mux4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089503 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/mux4to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-LogicFunc " "Found design unit 1: mux2to1-LogicFunc" {  } { { "mux2to1.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/mux2to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089504 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/mux2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-struc_behaviour " "Found design unit 1: instruction_memory-struc_behaviour" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089505 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decode-struc_behaviour " "Found design unit 1: instruction_decode-struc_behaviour" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_decode.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089507 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decode " "Found entity 1: instruction_decode" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_decode.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-LogicFunc " "Found design unit 1: fulladd-LogicFunc" {  } { { "fulladd.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/fulladd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089507 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/fulladd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec4to16-struc_behaviour " "Found design unit 1: dec4to16-struc_behaviour" {  } { { "dec4to16.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/dec4to16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089508 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec4to16 " "Found entity 1: dec4to16" {  } { { "dec4to16.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/dec4to16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec2to4-LogicFunc " "Found design unit 1: dec2to4-LogicFunc" {  } { { "dec2to4.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/dec2to4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089510 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec2to4 " "Found entity 1: dec2to4" {  } { { "dec2to4.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/dec2to4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_isa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_isa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_isa-behaviour " "Found design unit 1: add_isa-behaviour" {  } { { "add_isa.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/add_isa.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089512 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_isa " "Found entity 1: add_isa" {  } { { "add_isa.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/add_isa.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behaviour " "Found design unit 1: ALU-behaviour" {  } { { "ALU.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089513 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-struc_behaviour " "Found design unit 1: DataMemory-struc_behaviour" {  } { { "DataMemory.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/DataMemory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089514 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/DataMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-behaviour " "Found design unit 1: pipeline-behaviour" {  } { { "pipeline.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089515 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg1bit-behavior " "Found design unit 1: Reg1bit-behavior" {  } { { "Reg1bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg1bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089517 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg1bit " "Found entity 1: Reg1bit" {  } { { "Reg1bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg2bit-behavior " "Found design unit 1: Reg2bit-behavior" {  } { { "Reg2bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg2bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089518 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg2bit " "Found entity 1: Reg2bit" {  } { { "Reg2bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg2bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg4bit-behavior " "Found design unit 1: Reg4bit-behavior" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089519 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg4bit " "Found entity 1: Reg4bit" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg32bit-behavior " "Found design unit 1: Reg32bit-behavior" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089519 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg32bit " "Found entity 1: Reg32bit" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Forwarding_Unit-behavior " "Found design unit 1: Forwarding_Unit-behavior" {  } { { "output_files/Forwarding_Unit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/output_files/Forwarding_Unit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089522 ""} { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_Unit " "Found entity 1: Forwarding_Unit" {  } { { "output_files/Forwarding_Unit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/output_files/Forwarding_Unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713881089522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881089522 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline " "Elaborating entity \"pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713881089550 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dsrc2 pipeline.vhd(12) " "Verilog HDL or VHDL warning at pipeline.vhd(12): object \"dsrc2\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713881089551 "|pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "muxOutputJ pipeline.vhd(12) " "Verilog HDL or VHDL warning at pipeline.vhd(12): object \"muxOutputJ\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713881089551 "|pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MEM_MemRead pipeline.vhd(21) " "Verilog HDL or VHDL warning at pipeline.vhd(21): object \"EX_MEM_MemRead\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713881089551 "|pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FWD_src1 pipeline.vhd(22) " "Verilog HDL or VHDL warning at pipeline.vhd(22): object \"FWD_src1\" assigned a value but never read" {  } { { "pipeline.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713881089551 "|pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:pc_mux " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:pc_mux\"" {  } { { "pipeline.vhd" "pc_mux" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN regN:pc " "Elaborating entity \"regN\" for hierarchy \"regN:pc\"" {  } { { "pipeline.vhd" "pc" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry ripple_carry:addpc " "Elaborating entity \"ripple_carry\" for hierarchy \"ripple_carry:addpc\"" {  } { { "pipeline.vhd" "addpc" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd ripple_carry:addpc\|fulladd:stage1 " "Elaborating entity \"fulladd\" for hierarchy \"ripple_carry:addpc\|fulladd:stage1\"" {  } { { "ripple_carry.vhd" "stage1" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/ripple_carry.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:im " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:im\"" {  } { { "pipeline.vhd" "im" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec4to16 instruction_memory:im\|dec4to16:stage_dec " "Elaborating entity \"dec4to16\" for hierarchy \"instruction_memory:im\|dec4to16:stage_dec\"" {  } { { "instruction_memory.vhd" "stage_dec" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_memory.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2to4 instruction_memory:im\|dec4to16:stage_dec\|dec2to4:s1 " "Elaborating entity \"dec2to4\" for hierarchy \"instruction_memory:im\|dec4to16:stage_dec\|dec2to4:s1\"" {  } { { "dec4to16.vhd" "s1" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/dec4to16.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 instruction_memory:im\|mux2to1:m0 " "Elaborating entity \"mux2to1\" for hierarchy \"instruction_memory:im\|mux2to1:m0\"" {  } { { "instruction_memory.vhd" "m0" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_memory.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN instruction_memory:im\|regN:r0 " "Elaborating entity \"regN\" for hierarchy \"instruction_memory:im\|regN:r0\"" {  } { { "instruction_memory.vhd" "r0" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_memory.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trin instruction_memory:im\|trin:tri0 " "Elaborating entity \"trin\" for hierarchy \"instruction_memory:im\|trin:tri0\"" {  } { { "instruction_memory.vhd" "tri0" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_memory.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg4bit Reg4bit:IF_ID1 " "Elaborating entity \"Reg4bit\" for hierarchy \"Reg4bit:IF_ID1\"" {  } { { "pipeline.vhd" "IF_ID1" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg32bit Reg32bit:IF_ID2 " "Elaborating entity \"Reg32bit\" for hierarchy \"Reg32bit:IF_ID2\"" {  } { { "pipeline.vhd" "IF_ID2" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode instruction_decode:id " "Elaborating entity \"instruction_decode\" for hierarchy \"instruction_decode:id\"" {  } { { "pipeline.vhd" "id" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089617 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt instruction_decode.vhd(15) " "Verilog HDL or VHDL warning at instruction_decode.vhd(15): object \"shamt\" assigned a value but never read" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_decode.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713881089617 "|pipeline|instruction_decode:id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"register_file:rf\"" {  } { { "pipeline.vhd" "rf" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 register_file:rf\|mux4to1:m0 " "Elaborating entity \"mux4to1\" for hierarchy \"register_file:rf\|mux4to1:m0\"" {  } { { "register_file.vhd" "m0" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/register_file.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trin register_file:rf\|trin:tri0 " "Elaborating entity \"trin\" for hierarchy \"register_file:rf\|trin:tri0\"" {  } { { "register_file.vhd" "tri0" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/register_file.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg1bit Reg1bit:ID_EX2 " "Elaborating entity \"Reg1bit\" for hierarchy \"Reg1bit:ID_EX2\"" {  } { { "pipeline.vhd" "ID_EX2" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg2bit Reg2bit:ID_EX10 " "Elaborating entity \"Reg2bit\" for hierarchy \"Reg2bit:ID_EX10\"" {  } { { "pipeline.vhd" "ID_EX10" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_Unit Forwarding_Unit:fwd " "Elaborating entity \"Forwarding_Unit\" for hierarchy \"Forwarding_Unit:fwd\"" {  } { { "pipeline.vhd" "fwd" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_ins " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_ins\"" {  } { { "pipeline.vhd" "alu_ins" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089643 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout ALU.vhd(15) " "Verilog HDL or VHDL warning at ALU.vhd(15): object \"Cout\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/ALU.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713881089643 "|pipeline|ALU:alu_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dm " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dm\"" {  } { { "pipeline.vhd" "dm" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881089646 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:dm\|value1\[3\]\" " "Converted tri-state node \"DataMemory:dm\|value1\[3\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:dm\|value1\[2\]\" " "Converted tri-state node \"DataMemory:dm\|value1\[2\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:dm\|value1\[1\]\" " "Converted tri-state node \"DataMemory:dm\|value1\[1\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"DataMemory:dm\|value1\[0\]\" " "Converted tri-state node \"DataMemory:dm\|value1\[0\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value1\[3\]\" " "Converted tri-state node \"register_file:rf\|value1\[3\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value1\[2\]\" " "Converted tri-state node \"register_file:rf\|value1\[2\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value1\[1\]\" " "Converted tri-state node \"register_file:rf\|value1\[1\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value1\[0\]\" " "Converted tri-state node \"register_file:rf\|value1\[0\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value2\[3\]\" " "Converted tri-state node \"register_file:rf\|value2\[3\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value2\[2\]\" " "Converted tri-state node \"register_file:rf\|value2\[2\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value2\[1\]\" " "Converted tri-state node \"register_file:rf\|value2\[1\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"register_file:rf\|value2\[0\]\" " "Converted tri-state node \"register_file:rf\|value2\[0\]\" into a selector" {  } { { "Reg4bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_decode:id\|add_sub " "Converted tri-state buffer \"instruction_decode:id\|add_sub\" feeding internal logic into a wire" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_decode.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_decode:id\|ALU_op\[1\] " "Converted tri-state buffer \"instruction_decode:id\|ALU_op\[1\]\" feeding internal logic into a wire" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_decode.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "instruction_decode:id\|ALU_op\[0\] " "Converted tri-state buffer \"instruction_decode:id\|ALU_op\[0\]\" feeding internal logic into a wire" {  } { { "instruction_decode.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_decode.vhd" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[31\]\" " "Converted tri-state node \"instruction_memory:im\|output\[31\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[30\]\" " "Converted tri-state node \"instruction_memory:im\|output\[30\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[29\]\" " "Converted tri-state node \"instruction_memory:im\|output\[29\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[28\]\" " "Converted tri-state node \"instruction_memory:im\|output\[28\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[27\]\" " "Converted tri-state node \"instruction_memory:im\|output\[27\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[26\]\" " "Converted tri-state node \"instruction_memory:im\|output\[26\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[24\]\" " "Converted tri-state node \"instruction_memory:im\|output\[24\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[23\]\" " "Converted tri-state node \"instruction_memory:im\|output\[23\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[22\]\" " "Converted tri-state node \"instruction_memory:im\|output\[22\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[21\]\" " "Converted tri-state node \"instruction_memory:im\|output\[21\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[19\]\" " "Converted tri-state node \"instruction_memory:im\|output\[19\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[18\]\" " "Converted tri-state node \"instruction_memory:im\|output\[18\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[17\]\" " "Converted tri-state node \"instruction_memory:im\|output\[17\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[16\]\" " "Converted tri-state node \"instruction_memory:im\|output\[16\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[14\]\" " "Converted tri-state node \"instruction_memory:im\|output\[14\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[13\]\" " "Converted tri-state node \"instruction_memory:im\|output\[13\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[12\]\" " "Converted tri-state node \"instruction_memory:im\|output\[12\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[11\]\" " "Converted tri-state node \"instruction_memory:im\|output\[11\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[5\]\" " "Converted tri-state node \"instruction_memory:im\|output\[5\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[4\]\" " "Converted tri-state node \"instruction_memory:im\|output\[4\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[3\]\" " "Converted tri-state node \"instruction_memory:im\|output\[3\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[2\]\" " "Converted tri-state node \"instruction_memory:im\|output\[2\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[1\]\" " "Converted tri-state node \"instruction_memory:im\|output\[1\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"instruction_memory:im\|output\[0\]\" " "Converted tri-state node \"instruction_memory:im\|output\[0\]\" into a selector" {  } { { "Reg32bit.vhd" "" { Text "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1713881089940 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1713881089940 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713881090262 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713881090558 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713881090689 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713881090689 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713881090721 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713881090721 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713881090721 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713881090721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713881090739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 09:04:50 2024 " "Processing ended: Tue Apr 23 09:04:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713881090739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713881090739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713881090739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713881090739 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713881091899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713881091899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 09:04:51 2024 " "Processing started: Tue Apr 23 09:04:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713881091899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713881091899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off add_isa -c add_isa " "Command: quartus_fit --read_settings_files=off --write_settings_files=off add_isa -c add_isa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713881091899 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713881091978 ""}
{ "Info" "0" "" "Project  = add_isa" {  } {  } 0 0 "Project  = add_isa" 0 0 "Fitter" 0 0 1713881091979 ""}
{ "Info" "0" "" "Revision = add_isa" {  } {  } 0 0 "Revision = add_isa" 0 0 "Fitter" 0 0 1713881091979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713881092031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713881092031 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "add_isa EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"add_isa\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713881092036 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713881092072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713881092072 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713881092303 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713881092307 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713881092381 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713881092381 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713881092381 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713881092381 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713881092381 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713881092381 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713881092381 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713881092381 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713881092381 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1713881092381 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713881092383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713881092383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713881092383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713881092383 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713881092383 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1713881092383 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713881092384 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "add_isa.sdc " "Synopsys Design Constraints File file not found: 'add_isa.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713881092928 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713881092929 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713881092931 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1713881092931 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713881092931 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713881093103 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713881093103 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713881093103 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713881093104 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713881093104 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713881093105 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713881093105 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713881093105 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713881093114 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713881093114 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713881093114 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713881093140 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1713881093142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713881094553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713881094637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713881094664 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713881100460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713881100460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713881100608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y37 X115_Y48 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48" {  } { { "loc" "" { Generic "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} { { 12 { 0 ""} 104 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713881102676 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713881102676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1713881103090 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713881103090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713881103091 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713881103174 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713881103183 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713881103331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713881103332 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713881103474 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713881103715 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/output_files/add_isa.fit.smsg " "Generated suppressed messages file C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/output_files/add_isa.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713881103960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6717 " "Peak virtual memory: 6717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713881104139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 09:05:04 2024 " "Processing ended: Tue Apr 23 09:05:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713881104139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713881104139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713881104139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713881104139 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713881105038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713881105038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 09:05:04 2024 " "Processing started: Tue Apr 23 09:05:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713881105038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713881105038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off add_isa -c add_isa " "Command: quartus_asm --read_settings_files=off --write_settings_files=off add_isa -c add_isa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713881105038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1713881105266 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1713881107044 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713881107108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713881107311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 09:05:07 2024 " "Processing ended: Tue Apr 23 09:05:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713881107311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713881107311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713881107311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713881107311 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713881107982 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713881108385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713881108385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 09:05:08 2024 " "Processing started: Tue Apr 23 09:05:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713881108385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713881108385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta add_isa -c add_isa " "Command: quartus_sta add_isa -c add_isa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713881108386 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713881108474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713881108593 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713881108594 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713881108628 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713881108629 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "add_isa.sdc " "Synopsys Design Constraints File file not found: 'add_isa.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1713881108914 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713881108915 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713881108915 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713881108915 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1713881108916 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1713881108916 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713881108917 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713881108925 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713881108942 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713881108942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.997 " "Worst-case setup slack is -3.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881108943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881108943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.997            -154.827 clock  " "   -3.997            -154.827 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881108943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713881108943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881108946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881108946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 clock  " "    0.440               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881108946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713881108946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713881108948 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713881108950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881108951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881108951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -125.075 clock  " "   -3.000            -125.075 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881108951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713881108951 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713881108975 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713881108989 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713881109142 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1713881109164 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713881109168 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713881109168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.557 " "Worst-case setup slack is -3.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881109170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881109170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.557            -134.186 clock  " "   -3.557            -134.186 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881109170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713881109170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881109173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881109173 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 clock  " "    0.387               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881109173 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713881109173 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713881109175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713881109177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881109178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881109178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -125.075 clock  " "   -3.000            -125.075 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881109178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713881109178 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713881109205 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1713881109253 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713881109254 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713881109254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.387 " "Worst-case setup slack is -1.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881109255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881109255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.387             -38.367 clock  " "   -1.387             -38.367 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881109255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713881109255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.201 " "Worst-case hold slack is 0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881109259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881109259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 clock  " "    0.201               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881109259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713881109259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713881109261 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713881109263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881109265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881109265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -108.731 clock  " "   -3.000            -108.731 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713881109265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713881109265 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713881109530 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713881109530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4993 " "Peak virtual memory: 4993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713881109568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 09:05:09 2024 " "Processing ended: Tue Apr 23 09:05:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713881109568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713881109568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713881109568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713881109568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1713881110447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713881110447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 09:05:10 2024 " "Processing started: Tue Apr 23 09:05:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713881110447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713881110447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off add_isa -c add_isa " "Command: quartus_eda --read_settings_files=off --write_settings_files=off add_isa -c add_isa" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713881110447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1713881110770 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "add_isa_7_1200mv_85c_slow.vho C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/simulation/modelsim/ simulation " "Generated file add_isa_7_1200mv_85c_slow.vho in folder \"C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713881110850 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "add_isa_7_1200mv_0c_slow.vho C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/simulation/modelsim/ simulation " "Generated file add_isa_7_1200mv_0c_slow.vho in folder \"C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713881110876 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "add_isa_min_1200mv_0c_fast.vho C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/simulation/modelsim/ simulation " "Generated file add_isa_min_1200mv_0c_fast.vho in folder \"C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713881110899 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "add_isa.vho C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/simulation/modelsim/ simulation " "Generated file add_isa.vho in folder \"C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713881110921 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "add_isa_7_1200mv_85c_vhd_slow.sdo C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/simulation/modelsim/ simulation " "Generated file add_isa_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713881110942 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "add_isa_7_1200mv_0c_vhd_slow.sdo C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/simulation/modelsim/ simulation " "Generated file add_isa_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713881110962 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "add_isa_min_1200mv_0c_vhd_fast.sdo C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/simulation/modelsim/ simulation " "Generated file add_isa_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713881110982 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "add_isa_vhd.sdo C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/simulation/modelsim/ simulation " "Generated file add_isa_vhd.sdo in folder \"C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713881111001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713881111037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 09:05:11 2024 " "Processing ended: Tue Apr 23 09:05:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713881111037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713881111037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713881111037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1713881111037 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus Prime Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1713881111712 ""}
