btb_ram.v,verilog,xil_defaultlib,../../../../../../rtl/myCPU/IP/btb_ram/sim/btb_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
