

================================================================
== Vitis HLS Report for 'shake_absorb_3'
================================================================
* Date:           Thu Dec 29 15:59:26 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.387 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1764|     1764|  17.640 us|  17.640 us|  1764|  1764|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                    |                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_shake_absorb_3_Pipeline_VITIS_LOOP_369_4_fu_50  |shake_absorb_3_Pipeline_VITIS_LOOP_369_4  |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
        |grp_shake_absorb_3_Pipeline_VITIS_LOOP_376_5_fu_59  |shake_absorb_3_Pipeline_VITIS_LOOP_376_5  |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
        |grp_KeccakF1600_StatePermute_fu_67                  |KeccakF1600_StatePermute                  |       50|       50|  0.500 us|  0.500 us|   50|   50|       no|
        +----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_368_3  |     1736|     1736|       124|          -|          -|    14|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%idx98 = alloca i32 1"   --->   Operation 7 'alloca' 'idx98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mlen_assign = alloca i32 1"   --->   Operation 8 'alloca' 'mlen_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pk, void @empty_68, i32 0, i32 0, void @empty_69, i32 4294967295, i32 0, void @empty_69, void @empty_69, void @empty_69, i32 0, i32 0, i32 0, i32 0, void @empty_69, void @empty_69, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln340 = store i11 1952, i11 %mlen_assign" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 10 'store' 'store_ln340' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln340 = store i11 0, i11 %idx98" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 11 'store' 'store_ln340' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln340 = br void %while.cond41" [HLS_Final_vitis_src/spu.cpp:340]   --->   Operation 12 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.06>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%mlen_assign_load = load i11 %mlen_assign" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 13 'load' 'mlen_assign_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.79ns)   --->   "%icmp_ln368 = icmp_ugt  i11 %mlen_assign_load, i11 135" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 14 'icmp' 'icmp_ln368' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln368 = br i1 %icmp_ln368, void %for.inc81.preheader, void %for.body48.lr.ph" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 16 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%idx98_load = load i11 %idx98" [HLS_Final_vitis_src/spu.cpp:371]   --->   Operation 17 'load' 'idx98_load' <Predicate = (icmp_ln368)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (2.26ns)   --->   "%call_ln371 = call void @shake_absorb.3_Pipeline_VITIS_LOOP_369_4, i11 %idx98_load, i8 %pk, i64 %this_s" [HLS_Final_vitis_src/spu.cpp:371]   --->   Operation 18 'call' 'call_ln371' <Predicate = (icmp_ln368)> <Delay = 2.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.96ns)   --->   "%add_ln371 = add i11 %idx98_load, i11 136" [HLS_Final_vitis_src/spu.cpp:371]   --->   Operation 19 'add' 'add_ln371' <Predicate = (icmp_ln368)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.96ns)   --->   "%add_ln368 = add i11 %mlen_assign_load, i11 1912" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 20 'add' 'add_ln368' <Predicate = (icmp_ln368)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln368 = store i11 %add_ln368, i11 %mlen_assign" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 21 'store' 'store_ln368' <Predicate = (icmp_ln368)> <Delay = 0.46>
ST_2 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln368 = store i11 %add_ln371, i11 %idx98" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 22 'store' 'store_ln368' <Predicate = (icmp_ln368)> <Delay = 0.46>
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @shake_absorb.3_Pipeline_VITIS_LOOP_376_5, i8 %pk, i64 %this_s"   --->   Operation 23 'call' 'call_ln0' <Predicate = (!icmp_ln368)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln371 = call void @shake_absorb.3_Pipeline_VITIS_LOOP_369_4, i11 %idx98_load, i8 %pk, i64 %this_s" [HLS_Final_vitis_src/spu.cpp:371]   --->   Operation 24 'call' 'call_ln371' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln373 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:373]   --->   Operation 25 'call' 'call_ln373' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 26 'specloopname' 'specloopname_ln342' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln373 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants" [HLS_Final_vitis_src/spu.cpp:373]   --->   Operation 27 'call' 'call_ln373' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln368 = br void %while.cond41" [HLS_Final_vitis_src/spu.cpp:368]   --->   Operation 28 'br' 'br_ln368' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @shake_absorb.3_Pipeline_VITIS_LOOP_376_5, i8 %pk, i64 %this_s"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ pk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ KeccakF_RoundConstants]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx98                 (alloca           ) [ 0111110]
mlen_assign           (alloca           ) [ 0111110]
specinterface_ln0     (specinterface    ) [ 0000000]
store_ln340           (store            ) [ 0000000]
store_ln340           (store            ) [ 0000000]
br_ln340              (br               ) [ 0000000]
mlen_assign_load      (load             ) [ 0000000]
icmp_ln368            (icmp             ) [ 0011110]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
br_ln368              (br               ) [ 0000000]
idx98_load            (load             ) [ 0001000]
add_ln371             (add              ) [ 0000000]
add_ln368             (add              ) [ 0000000]
store_ln368           (store            ) [ 0000000]
store_ln368           (store            ) [ 0000000]
call_ln371            (call             ) [ 0000000]
specloopname_ln342    (specloopname     ) [ 0000000]
call_ln373            (call             ) [ 0000000]
br_ln368              (br               ) [ 0000000]
call_ln0              (call             ) [ 0000000]
ret_ln0               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_s"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pk">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="KeccakF_RoundConstants">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstants"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_68"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_absorb.3_Pipeline_VITIS_LOOP_369_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shake_absorb.3_Pipeline_VITIS_LOOP_376_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePermute"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="idx98_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx98/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="mlen_assign_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mlen_assign/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_shake_absorb_3_Pipeline_VITIS_LOOP_369_4_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="11" slack="0"/>
<pin id="53" dir="0" index="2" bw="8" slack="0"/>
<pin id="54" dir="0" index="3" bw="64" slack="0"/>
<pin id="55" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln371/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_shake_absorb_3_Pipeline_VITIS_LOOP_376_5_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="0" slack="0"/>
<pin id="61" dir="0" index="1" bw="8" slack="0"/>
<pin id="62" dir="0" index="2" bw="64" slack="0"/>
<pin id="63" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_KeccakF1600_StatePermute_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="64" slack="0"/>
<pin id="70" dir="0" index="2" bw="64" slack="0"/>
<pin id="71" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln373/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln340_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="0" index="1" bw="11" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln340/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln340_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="11" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln340/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="mlen_assign_load_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="11" slack="1"/>
<pin id="87" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mlen_assign_load/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln368_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="0"/>
<pin id="90" dir="0" index="1" bw="9" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln368/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="idx98_load_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="11" slack="1"/>
<pin id="96" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx98_load/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln371_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="11" slack="0"/>
<pin id="100" dir="0" index="1" bw="9" slack="0"/>
<pin id="101" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln371/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln368_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="0" index="1" bw="9" slack="0"/>
<pin id="107" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln368/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln368_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="11" slack="0"/>
<pin id="112" dir="0" index="1" bw="11" slack="1"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln368_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="11" slack="0"/>
<pin id="117" dir="0" index="1" bw="11" slack="1"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln368/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="idx98_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="11" slack="0"/>
<pin id="122" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="idx98 "/>
</bind>
</comp>

<comp id="127" class="1005" name="mlen_assign_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="0"/>
<pin id="129" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="mlen_assign "/>
</bind>
</comp>

<comp id="137" class="1005" name="idx98_load_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="1"/>
<pin id="139" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="idx98_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="56"><net_src comp="28" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="64"><net_src comp="34" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="59" pin=2"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="94" pin="1"/><net_sink comp="50" pin=1"/></net>

<net id="102"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="85" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="98" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="42" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="126"><net_src comp="120" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="130"><net_src comp="46" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="132"><net_src comp="127" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="133"><net_src comp="127" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="140"><net_src comp="94" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="50" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_s | {2 3 4 5 6 }
 - Input state : 
	Port: shake_absorb.3 : this_s | {2 3 4 5 6 }
	Port: shake_absorb.3 : pk | {2 3 6 }
	Port: shake_absorb.3 : KeccakF_RoundConstants | {4 5 }
  - Chain level:
	State 1
		store_ln340 : 1
		store_ln340 : 1
	State 2
		icmp_ln368 : 1
		br_ln368 : 2
		call_ln371 : 1
		add_ln371 : 1
		add_ln368 : 1
		store_ln368 : 2
		store_ln368 : 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|
| Operation|                   Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|
|          | grp_shake_absorb_3_Pipeline_VITIS_LOOP_369_4_fu_50 | 1.88571 |   222   |   198   |
|   call   | grp_shake_absorb_3_Pipeline_VITIS_LOOP_376_5_fu_59 | 1.88571 |   218   |   193   |
|          |         grp_KeccakF1600_StatePermute_fu_67         | 4.06339 |   1740  |  16615  |
|----------|----------------------------------------------------|---------|---------|---------|
|    add   |                   add_ln371_fu_98                  |    0    |    0    |    18   |
|          |                  add_ln368_fu_104                  |    0    |    0    |    18   |
|----------|----------------------------------------------------|---------|---------|---------|
|   icmp   |                  icmp_ln368_fu_88                  |    0    |    0    |    11   |
|----------|----------------------------------------------------|---------|---------|---------|
|   Total  |                                                    | 7.83482 |   2180  |  17053  |
|----------|----------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| idx98_load_reg_137|   11   |
|   idx98_reg_120   |   11   |
|mlen_assign_reg_127|   11   |
+-------------------+--------+
|       Total       |   33   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
| grp_shake_absorb_3_Pipeline_VITIS_LOOP_369_4_fu_50 |  p1  |   2  |  11  |   22   ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |   22   ||   0.46  ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    7   |  2180  |  17053 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   33   |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |  2213  |  17062 |
+-----------+--------+--------+--------+
