// Seed: 599189511
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input supply1 id_2
);
  always begin
    if (1) id_0 = id_2;
  end
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    output tri1 id_2,
    input supply0 id_3,
    input wire id_4,
    input supply1 id_5,
    input uwire id_6,
    input supply1 id_7,
    output supply0 id_8,
    output wire id_9,
    output wor id_10,
    input wire id_11,
    input tri id_12,
    input supply1 id_13,
    output wand id_14,
    input tri0 id_15,
    output tri1 id_16,
    input tri1 id_17,
    input wand id_18,
    output tri1 id_19,
    output uwire id_20,
    output wire id_21,
    input uwire id_22,
    input wand id_23,
    output wor id_24
);
  assign id_16 = 1;
  module_0(
      id_20, id_6, id_3
  );
endmodule
