ISim log file
Running: C:\Users\olaolu-Goke\Desktop\CNN\CNN Verilog\CNN Verilog Phase 4\tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/olaolu-Goke/Desktop/CNN/CNN Verilog/CNN Verilog Phase 4/tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@eclipse.umbc.edu'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@eclipse.umbc.edu'.
INFO:Security:68a - user is olaolu-Goke, on host OLAOLU.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

Cannot read data from license server system.
 The license server system appears to be running, but is not
responding.  If this persists, notify the System Administrator.
(The license server manager (lmgrd) and vendor daemon processes
should be terminated and restarted.)
Feature:       ISIM
Hostname:      eclipse.umbc.edu
License path:  2100@eclipse.umbc.edu;C:/.Xilinx;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.7\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-16,287
For further information, refer to the FLEXnet Licensing documentation,
available at "www.flexerasoftware.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
ERROR: at 0 ps: "C:/Users/olaolu-Goke/Desktop/CNN/CNN Verilog/CNN Verilog Phase 4/ipcore_dir/Pattern.vhd" Line 54. On entity block uut/pat/ : width 8 of formal signal dina is not equal to width 7 of actual signal implSig2

ERROR: Time resolution is 1 fs
# onerror resume
# wave add /
No active Database
# run 1000 ns
Unable to execute live simulation command.
