
# Messages from "go new"


# Messages from "go analyze"

Pragma 'hls_design<top>' detected on routine 'fir' (CIN-6)
Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
Source file analysis completed (CIN-68)
/INPUTFILES/4
/INPUTFILES/3
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/ecegridfs/a/695r48/ece695r/hw5/graph4/fir.cpp /home/ecegridfs/a/695r48/ece695r/hw5/graph4/fir_inc.h (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
/INPUTFILES/3
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
Front End called with arguments: -- /home/ecegridfs/a/695r48/ece695r/hw5/graph4/fir.cpp /home/ecegridfs/a/695r48/ece695r/hw5/graph4/fir_inc.h (CIN-69)
# Warning: parsing restarts here after previous syntax error (CRD-12)
# Error: expected a statement (CRD-127)
# Info: Completed transformation 'new' on solution 'solution.v2': elapsed time 2.49 seconds, memory usage 1313512kB, peak memory usage 1379048kB (SOL-9)
# Error: go analyze: Failed analyze
# Error: Compilation aborted (CIN-5)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning:           detected during compilation of secondary translation unit "/home/ecegridfs/a/695r48/ece695r/hw5/graph4/fir.cpp" (CRD-12)
Front End called with arguments: -- /home/ecegridfs/a/695r48/ece695r/hw5/graph4/fir_inc.h /home/ecegridfs/a/695r48/ece695r/hw5/graph4/fir.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: expected a statement (CRD-127)
Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
# Warning: parsing restarts here after previous syntax error (CRD-12)
# Error: go analyze: Failed analyze
# Error:           detected during compilation of secondary translation unit "/home/ecegridfs/a/695r48/ece695r/hw5/graph4/fir.cpp" (CRD-127)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 2.42 seconds, memory usage 1313512kB, peak memory usage 1379048kB (SOL-9)
# Error: Compilation aborted (CIN-5)
# Error: expected a statement (CRD-127)
# Warning:           detected during compilation of secondary translation unit "/home/ecegridfs/a/695r48/ece695r/hw5/graph4/fir.cpp" (CRD-12)
# Error:           detected during compilation of secondary translation unit "/home/ecegridfs/a/695r48/ece695r/hw5/graph4/fir.cpp" (CRD-20)
/INPUTFILES/1
# Warning: parsing restarts here after previous syntax error (CRD-12)
# Error: identifier "rtpr" is undefined (CRD-20)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 2.52 seconds, memory usage 1313512kB, peak memory usage 1313512kB (SOL-9)
/INPUTFILES/2
# Error: Compilation aborted (CIN-5)
Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
Front End called with arguments: -- /home/ecegridfs/a/695r48/ece695r/hw5/graph4/fir_inc.h /home/ecegridfs/a/695r48/ece695r/hw5/graph4/fir.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Moving session transcript to file "/home/ecegridfs/a/695r48/ece695r/hw5/graph4/catapult.log"
# Error: go analyze: Failed analyze
# Error:           detected during compilation of secondary translation unit "/home/ecegridfs/a/695r48/ece695r/hw5/graph4/fir.cpp" (CRD-127)

# Messages from "go compile"

# Info: Optimizing partition '/fir/core': (Total ops = 92, Real ops = 10, Vars = 6) (SOL-10)
INOUT port 'in1' is only used as an input. (OPT-10)
# Info: Splitting object 'acc(34:3)' into 2 segments (OPT-19)
# Info: Optimizing partition '/fir/core': (Total ops = 46, Real ops = 10, Vars = 22) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 23, Real ops = 5, Vars = 5) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 46, Real ops = 10, Vars = 25) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 25, Real ops = 5, Vars = 8) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 21, Real ops = 5, Vars = 5) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 23, Real ops = 5, Vars = 8) (SOL-10)
# Info: CDesignChecker Shell script written to '/home/ecegridfs/a/695r48/ece695r/hw5/graph4/Catapult/fir.v1/CDesignChecker/design_checker.sh'
# Info: Splitting object 'wptr' into 2 segments (OPT-19)
# Info: Optimizing partition '/fir': (Total ops = 31, Real ops = 5, Vars = 8) (SOL-10)
# Info: Splitting object 'rptr' into 2 segments (OPT-19)
# Info: Splitting object 'MAC:i' into 2 segments (OPT-19)
Design 'fir' was read (SOL-1)
# Info: Optimizing partition '/fir': (Total ops = 21, Real ops = 5, Vars = 8) (SOL-10)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: Splitting object 'pref:coeffs.ptr.idx.pref.pref.pref' into 2 segments (OPT-19)
Inlining routine 'fir' (CIN-14)
# Info: Splitting object 'pref:coeffs.ptr.idx.pref.pref' into 2 segments (OPT-19)
# Info: Optimizing partition '/fir/core': (Total ops = 30, Real ops = 9, Vars = 23) (SOL-10)
Synthesizing routine 'fir' (CIN-13)
INOUT port 'coeffs' is only used as an input. (OPT-10)
# Info: Splitting object 'MAC:acc.tdx' into 2 segments (OPT-19)
Optimizing block '/fir' ... (CIN-4)
# Info: Splitting object 'pref#1' into 2 segments (OPT-19)
# Info: Starting transformation 'compile' on solution 'solution.v3' (SOL-8)
# Info: Splitting object 'pref' into 2 segments (OPT-19)
# Info: Completed transformation 'analyze' on solution 'solution.v3': elapsed time 2.63 seconds, memory usage 1510120kB, peak memory usage 1510120kB (SOL-9)
# Info: Splitting object 'pref:coeffs.ptr.idx.pref' into 2 segments (OPT-19)
Found top design routine 'fir' specified by directive (CIN-52)
# Info: Splitting object 'pref:pref.pref#1' into 2 segments (OPT-19)
# Info: Optimizing partition '/fir/core': (Total ops = 37, Real ops = 8, Vars = 5) (SOL-10)
Generating synthesis internal form... (CIN-3)
Loop '/fir/core/MAC' iterated at most 32 times. (LOOP-2)
# Info: Optimizing partition '/fir/core': (Total ops = 36, Real ops = 10, Vars = 15) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 31, Real ops = 5, Vars = 5) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 37, Real ops = 10, Vars = 15) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 30, Real ops = 5, Vars = 5) (SOL-10)
# Info: Splitting object 'acc' into 2 segments (OPT-19)
# Info: Optimizing partition '/fir': (Total ops = 92, Real ops = 10, Vars = 8) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 36, Real ops = 10, Vars = 18) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 92, Real ops = 10, Vars = 5) (SOL-10)
INOUT port 'out1' is only used as an output. (OPT-11)

# Messages from "go libraries"

Reading component library '$MGC_HOME/pkgs/ccs_altera/Altera_DIST.lib' [Altera_DIST]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_altera/mgc_Altera-Cyclone-V-6_beh.lib' [mgc_Altera-Cyclone-V-6_beh]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_altera/Altera_MLAB.lib' [Altera_MLAB]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/ccs_altera/Altera_M10K.lib' [Altera_M10K]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Info: Starting transformation 'libraries' on solution 'fir.v1' (SOL-8)
# Info: Completed transformation 'compile' on solution 'fir.v1': elapsed time 2.09 seconds, memory usage 1510120kB, peak memory usage 1510120kB (SOL-9)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)

# Messages from "go assembly"

# Info: Optimizing partition '/fir/core': (Total ops = 22, Real ops = 6, Vars = 5) (SOL-10)
/CLOCKS {clk {-CLOCK_PERIOD 10 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Completed transformation 'libraries' on solution 'fir.v1': elapsed time 0.40 seconds, memory usage 1510120kB, peak memory usage 1510120kB (SOL-9)
# Info: Optimizing partition '/fir': (Total ops = 22, Real ops = 6, Vars = 10) (SOL-10)
# Info: Starting transformation 'assembly' on solution 'fir.v1' (SOL-8)

# Messages from "go architect"

Loop '/fir/core/main' is left rolled. (LOOP-4)
/fir/coeffs:rsc/MAP_TO_MODULE mgc_ioport.mgc_in_wire
# Info: Starting transformation 'loops' on solution 'fir.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'fir.v1': elapsed time 0.09 seconds, memory usage 1510120kB, peak memory usage 1510120kB (SOL-9)
/fir/core/regs:rsc/MAP_TO_MODULE Altera_M10K.M10K_DP
/fir/coeffs/WORD_WIDTH 512
Loop '/fir/core/MAC' is left rolled. (LOOP-4)
/fir/coeffs:rsc/PACKING_MODE sidebyside
# Info: Optimizing partition '/fir/core': (Total ops = 28, Real ops = 6, Vars = 5) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 40, Real ops = 8, Vars = 7) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 36, Real ops = 8, Vars = 7) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 36, Real ops = 8, Vars = 15) (SOL-10)
# Info: Starting transformation 'memories' on solution 'fir.v1' (SOL-8)
# Info: Completed transformation 'loops' on solution 'fir.v1': elapsed time 0.05 seconds, memory usage 1510120kB, peak memory usage 1510120kB (SOL-9)
I/O-Port Resource '/fir/coeffs:rsc' (from var: coeffs) mapped to 'mgc_ioport.mgc_in_wire' (size: 512). (MEM-2)
Memory Resource '/fir/core/regs:rsc' (from var: regs) mapped to 'Altera_M10K.M10K_DP' (size: 32 x 16). (MEM-4)
# Info: Optimizing partition '/fir/core': (Total ops = 44, Real ops = 8, Vars = 7) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 43, Real ops = 8, Vars = 7) (SOL-10)
# Info: Splitting object 'regs:asn(regs)#1.rlp' into 2 segments (OPT-19)
# Info: Optimizing partition '/fir/core': (Total ops = 40, Real ops = 8, Vars = 9) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 44, Real ops = 8, Vars = 15) (SOL-10)
# Info: Splitting object 'regs:vinit.ndx' into 2 segments (OPT-19)
I/O-Port Resource '/fir/out1:rsc' (from var: out1) mapped to 'ccs_ioport.ccs_out' (size: 16). (MEM-2)
# Info: Optimizing partition '/fir': (Total ops = 40, Real ops = 8, Vars = 15) (SOL-10)
I/O-Port Resource '/fir/in1:rsc' (from var: in1) mapped to 'ccs_ioport.ccs_in' (size: 16). (MEM-2)
# Info: Starting transformation 'cluster' on solution 'fir.v1' (SOL-8)
# Info: Completed transformation 'memories' on solution 'fir.v1': elapsed time 0.25 seconds, memory usage 1510120kB, peak memory usage 1510120kB (SOL-9)
Design 'fir' contains '13' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'fir.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'fir.v1': elapsed time 0.02 seconds, memory usage 1510120kB, peak memory usage 1510120kB (SOL-9)
# Info: Optimizing partition '/fir/core': (Total ops = 58, Real ops = 12, Vars = 11) (SOL-10)
# Info: Optimizing partition '/fir/core': (Total ops = 107, Real ops = 14, Vars = 49) (SOL-10)

# Messages from "go allocate"

Prescheduled LOOP '/fir/core/MAC' (3 c-steps) (SCHD-7)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/fir/core/regs:vinit' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/fir/core/main' (3 c-steps) (SCHD-7)
# Info: Starting transformation 'allocate' on solution 'fir.v1' (SOL-8)
# Info: Completed transformation 'architect' on solution 'fir.v1': elapsed time 0.14 seconds, memory usage 1510120kB, peak memory usage 1510120kB (SOL-9)
# Info: Select qualified components for data operations ... (CRAAS-3)
Performing concurrent resource allocation and scheduling on '/fir/core' (CRAAS-1)
Resource allocation and scheduling done. (CRAAS-2)
# Info: Final schedule of SEQUENTIAL '/fir/core': Latency = 98, Area (Datapath, Register, Total) = 510.53, 0.00, 510.53 (CRAAS-12)
Netlist written to file 'schedule.gnt' (NET-4)
Prescheduled SEQUENTIAL '/fir/core' (total length 164 c-steps) (SCHD-8)
Prescheduled LOOP '/fir/core/core:rlp' (1 c-steps) (SCHD-7)
At least one feasible schedule exists. (CRAAS-9)
# Info: Initial schedule of SEQUENTIAL '/fir/core': Latency = 98, Area (Datapath, Register, Total) = 510.53, 0.00, 510.53 (CRAAS-11)

# Messages from "go schedule"

# Info: Splitting object 'MAC:i(5:0).sva' into 2 segments (OPT-19)
Global signal 'in1:rsc.dat' added to design 'fir' for component 'in1:rsci' (LIB-3)
# Info: Optimizing partition '/fir': (Total ops = 293, Real ops = 14, Vars = 67) (SOL-10)
Global signal 'coeffs:rsc.z' added to design 'fir' for component 'coeffs:rsci' (LIB-3)
# Info: Optimizing partition '/fir/fir:core/core': (Total ops = 182, Real ops = 13, Vars = 15) (SOL-10)
Global signal 'regs:rsc.qb' added to design 'fir' for component 'regs:rsci' (LIB-3)
# Info: Optimizing partition '/fir/fir:core/core': (Total ops = 212, Real ops = 13, Vars = 22) (SOL-10)
Global signal 'out1:rsc.dat' added to design 'fir' for component 'out1:rsci' (LIB-3)
Global signal 'coeffs:rsc.triosy.lz' added to design 'fir' for component 'coeffs:rsc.triosy:obj' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'fir.v1' (SOL-8)
Global signal 'regs:rsc.adra' added to design 'fir' for component 'regs:rsci' (LIB-3)
# Info: Completed transformation 'allocate' on solution 'fir.v1': elapsed time 0.25 seconds, memory usage 1510120kB, peak memory usage 1510120kB (SOL-9)
Global signal 'out1:rsc.triosy.lz' added to design 'fir' for component 'out1:rsc.triosy:obj' (LIB-3)
Performing concurrent resource allocation and scheduling on '/fir/core' (CRAAS-1)
Global signal 'in1:rsc.triosy.lz' added to design 'fir' for component 'in1:rsc.triosy:obj' (LIB-3)
Global signal 'regs:rsc.rea' added to design 'fir' for component 'regs:rsci' (LIB-3)
Global signal 'regs:rsc.qa' added to design 'fir' for component 'regs:rsci' (LIB-3)
Global signal 'regs:rsc.wea' added to design 'fir' for component 'regs:rsci' (LIB-3)
Global signal 'regs:rsc.da' added to design 'fir' for component 'regs:rsci' (LIB-3)
# Info: Optimizing partition '/fir': (Total ops = 261, Real ops = 14, Vars = 61) (SOL-10)
Global signal 'regs:rsc.db' added to design 'fir' for component 'regs:rsci' (LIB-3)
Report written to file 'cycle.rpt'
Global signal 'regs:rsc.reb' added to design 'fir' for component 'regs:rsci' (LIB-3)
Global signal 'regs:rsc.adrb' added to design 'fir' for component 'regs:rsci' (LIB-3)
Global signal 'regs:rsc.web' added to design 'fir' for component 'regs:rsci' (LIB-3)

# Messages from "go dpfsm"

# Info: Optimizing partition '/fir': (Total ops = 234, Real ops = 47, Vars = 66) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 234, Real ops = 47, Vars = 68) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 243, Real ops = 48, Vars = 80) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 236, Real ops = 50, Vars = 69) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 234, Real ops = 45, Vars = 65) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 234, Real ops = 45, Vars = 69) (SOL-10)
# Info: Starting transformation 'dpfsm' on solution 'fir.v1' (SOL-8)
# Info: Completed transformation 'schedule' on solution 'fir.v1': elapsed time 1.57 seconds, memory usage 1510108kB, peak memory usage 1510120kB (SOL-9)
Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/fir/fir:core/fir:core_core:fsm/fir:core_core:fsm': (Total ops = 11, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/fir/fir:core/fir:core_core:fsm': (Total ops = 12, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 241, Real ops = 51, Vars = 73) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 285, Real ops = 91, Vars = 97) (SOL-10)
Creating shared register 'regs:acc.itm' for variables 'regs:acc.itm, regs:vinit.ndx(4:0).sva, rptr(4:0).sva' (2 registers deleted). (FSM-3)
# Info: Optimizing partition '/fir/fir:core/core': (Total ops = 209, Real ops = 15, Vars = 15) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 468, Real ops = 103, Vars = 293) (SOL-10)
Creating shared register 'MAC:MAC:or.itm' for variables 'MAC:MAC:or.itm, wptr(4:0).sva' (1 register deleted). (FSM-2)
# Info: Optimizing partition '/fir': (Total ops = 238, Real ops = 52, Vars = 79) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 232, Real ops = 45, Vars = 65) (SOL-10)

# Messages from "go extract"

# Info: Optimizing partition '/fir/fir:core/fir:core_core:fsm/fir:core_core:fsm': (Total ops = 11, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 224, Real ops = 41, Vars = 65) (SOL-10)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/fir': (Total ops = 226, Real ops = 41, Vars = 65) (SOL-10)
# Info: Starting transformation 'instance' on solution 'fir.v1' (SOL-8)
# Info: Completed transformation 'dpfsm' on solution 'fir.v1': elapsed time 0.37 seconds, memory usage 1510108kB, peak memory usage 1510120kB (SOL-9)
# Info: Optimizing partition '/fir/fir:core/fir:core_core:fsm': (Total ops = 12, Real ops = 2, Vars = 6) (SOL-10)
Shared Operations regs:acc,MAC:else:acc on resource MAC:else:acc:rg:mgc_add(5,0,1,1,5) (ASG-3)
# Info: Optimizing partition '/fir': (Total ops = 243, Real ops = 46, Vars = 187) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 227, Real ops = 41, Vars = 67) (SOL-10)
Add dependent file: /package/eda/mg/Catapult_10.3d/Mgc_home/pkgs/siflibs/mgc_in_wire_v2.v
Add dependent file: /package/eda/mg/Catapult_10.3d/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
order file name is: rtl.v_order.txt
Add dependent file: /package/eda/mg/Catapult_10.3d/Mgc_home/pkgs/siflibs/mgc_in_wire_v2.vhd
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Add dependent file: /package/eda/mg/Catapult_10.3d/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /package/eda/mg/Catapult_10.3d/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
Finished writing concatenated file: /home/ecegridfs/a/695r48/ece695r/hw5/graph4/Catapult/fir.v1/concat_rtl.v
Add dependent file: ./rtl.v
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
Finished writing concatenated simulation file: /home/ecegridfs/a/695r48/ece695r/hw5/graph4/Catapult/fir.v1/concat_sim_rtl.v
Generating SCVerify testbench files
order file name is: rtl.v_order_sim.txt
Finished writing concatenated simulation file: /home/ecegridfs/a/695r48/ece695r/hw5/graph4/Catapult/fir.v1/concat_sim_rtl.vhdl
# Info: Altera Quartus synthesis script written to '/home/ecegridfs/a/695r48/ece695r/hw5/graph4/Catapult/fir.v1/quartus_concat_v/concat_rtl.v.aq'
# Info: Optimizing partition '/fir': (Total ops = 226, Real ops = 41, Vars = 67) (SOL-10)
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Optimizing partition '/fir/fir:core/fir:core_core:fsm/fir:core_core:fsm': (Total ops = 11, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 224, Real ops = 41, Vars = 65) (SOL-10)
# Info: Altera Quartus synthesis script written to '/home/ecegridfs/a/695r48/ece695r/hw5/graph4/Catapult/fir.v1/quartus_v/rtl.v.aq'
# Info: Optimizing partition '/fir': (Total ops = 226, Real ops = 41, Vars = 65) (SOL-10)
# Info: Altera Quartus synthesis script written to '/home/ecegridfs/a/695r48/ece695r/hw5/graph4/Catapult/fir.v1/quartus_concat_vhdl/concat_rtl.vhdl.aq'
# Info: Starting transformation 'extract' on solution 'fir.v1' (SOL-8)
# Info: Completed transformation 'instance' on solution 'fir.v1': elapsed time 0.33 seconds, memory usage 1510108kB, peak memory usage 1510120kB (SOL-9)
# Info: Optimizing partition '/fir/fir:core/fir:core_core:fsm': (Total ops = 12, Real ops = 2, Vars = 6) (SOL-10)
# Info: Optimizing partition '/fir': (Total ops = 224, Real ops = 41, Vars = 168) (SOL-10)
# Info: Altera Quartus synthesis script written to '/home/ecegridfs/a/695r48/ece695r/hw5/graph4/Catapult/fir.v1/quartus_vhdl/rtl.vhdl.aq'
Report written to file 'rtl.rpt'
# Info: Optimizing partition '/fir': (Total ops = 220, Real ops = 41, Vars = 66) (SOL-10)
Netlist written to file 'rtl.v' (NET-4)
order file name is: rtl.vhdl_order.txt
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
generate concat
Add dependent file: /package/eda/mg/Catapult_10.3d/Mgc_home/pkgs/siflibs/ccs_out_v1.v
Netlist written to file 'rtl.vhdl' (NET-4)
Add dependent file: /package/eda/mg/Catapult_10.3d/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Generating scverify_top.cpp ()
Add dependent file: /package/eda/mg/Catapult_10.3d/Mgc_home/pkgs/ccs_altera/hdl/M10K_DP.v
Add dependent file: ./rtl.vhdl
Add dependent file: /package/eda/mg/Catapult_10.3d/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /package/eda/mg/Catapult_10.3d/Mgc_home/pkgs/ccs_altera/hdl/M10K_DP.vhd
order file name is: rtl.vhdl_order_sim.txt
Finished writing concatenated file: /home/ecegridfs/a/695r48/ece695r/hw5/graph4/Catapult/fir.v1/concat_rtl.vhdl
# Info: Completed transformation 'extract' on solution 'fir.v1': elapsed time 5.17 seconds, memory usage 1510108kB, peak memory usage 1510120kB (SOL-9)
