Synthesizing design: lab7_layout_design.sv

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

            Version G-2012.06 for RHEL64 -- May 30, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
dc_shell> dc_shell> Running PRESTO HDLC
Searching for ./lab7_layout_design.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/lab7_layout_design.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/lab7_layout_design.sv
Searching for ./source/lab7_layout_design.sv
Compiling source file ./source/lab7_layout_design.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/dw_foundation.sldb'
1
dc_shell> Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'lab7_layout_design'.
Information: Building the design 'lab7_usb_transmitter'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'lab7_out_ctrl'. (HDL-193)

Statistics for case statements in always block at line 50 in file
	'./Course_IP_VHDL/Ind_Lab7/source/lab7_out_ctrl.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            55            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine lab7_out_ctrl line 38 in file
		'./Course_IP_VHDL/Ind_Lab7/source/lab7_out_ctrl.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   d_minus_reg_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   d_plus_reg_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'lab7_encoder'. (HDL-193)

Inferred memory devices in process
	in routine lab7_encoder line 31 in file
		'./Course_IP_VHDL/Ind_Lab7/source/lab7_encoder.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    last_bit_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'lab7_tx_sr'. (HDL-193)

Inferred memory devices in process
	in routine lab7_tx_sr line 33 in file
		'./Course_IP_VHDL/Ind_Lab7/source/lab7_tx_sr.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    curr_val_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'lab7_tx_fifo'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'lab7_timer'. (HDL-193)
Warning:  ./Course_IP_VHDL/Ind_Lab7/source/lab7_timer.vhd:80: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 48 in file
	'./Course_IP_VHDL/Ind_Lab7/source/lab7_timer.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 76 in file
	'./Course_IP_VHDL/Ind_Lab7/source/lab7_timer.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            80            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine lab7_timer line 36 in file
		'./Course_IP_VHDL/Ind_Lab7/source/lab7_timer.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     clk_cnt_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   curr_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'lab7_tcu'. (HDL-193)

Statistics for case statements in always block at line 76 in file
	'./Course_IP_VHDL/Ind_Lab7/source/lab7_tcu.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            80            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 158 in file
	'./Course_IP_VHDL/Ind_Lab7/source/lab7_tcu.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           173            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine lab7_tcu line 50 in file
		'./Course_IP_VHDL/Ind_Lab7/source/lab7_tcu.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bit_cnt_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   curr_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'fiforam'. (HDL-193)

Inferred memory devices in process
	in routine fiforam line 48 in file
		'./Course_IP_VHDL/Fifo/source/fiforam.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     fiforeg_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'write_fifo_ctrl'. (HDL-193)

Inferred memory devices in process
	in routine write_fifo_ctrl line 76 in file
		'./Course_IP_VHDL/Fifo/source/write_fifo_ctrl.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wrptr_r1_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wrptr_r2_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine write_fifo_ctrl line 102 in file
		'./Course_IP_VHDL/Fifo/source/write_fifo_ctrl.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   full_flag_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine write_fifo_ctrl line 115 in file
		'./Course_IP_VHDL/Fifo/source/write_fifo_ctrl.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      waddr_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'read_fifo_ctrl'. (HDL-193)

Inferred memory devices in process
	in routine read_fifo_ctrl line 75 in file
		'./Course_IP_VHDL/Fifo/source/read_fifo_ctrl.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rwptr_r1_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rwptr_r2_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine read_fifo_ctrl line 100 in file
		'./Course_IP_VHDL/Fifo/source/read_fifo_ctrl.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  empty_flag_r_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine read_fifo_ctrl line 114 in file
		'./Course_IP_VHDL/Fifo/source/read_fifo_ctrl.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      raddr_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'write_ptr'. (HDL-193)

Inferred memory devices in process
	in routine write_ptr line 79 in file
		'./Course_IP_VHDL/Fifo/source/write_ptr.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    binary_r_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine write_ptr line 89 in file
		'./Course_IP_VHDL/Fifo/source/write_ptr.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     gray_r_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'read_ptr'. (HDL-193)

Inferred memory devices in process
	in routine read_ptr line 79 in file
		'./Course_IP_VHDL/Fifo/source/read_ptr.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    binary_r_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine read_ptr line 89 in file
		'./Course_IP_VHDL/Fifo/source/read_ptr.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     gray_r_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
dc_shell> dc_shell> Information: Uniquified 2 instances of design 'lab7_tx_sr'. (OPT-1056)
1
dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> 1
dc_shell> dc_shell> dc_shell> Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | G-2012.06-DWBB_201206.0 |     *     |
| Licensed DW Building Blocks        | G-2012.06-DWBB_201206.0 |     *     |
============================================================================


Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'lab7_tcu'
Information: Added key list 'DesignWare' to design 'lab7_tcu'. (DDB-72)
  Processing 'lab7_timer'
Information: Added key list 'DesignWare' to design 'lab7_timer'. (DDB-72)
  Processing 'read_ptr'
  Processing 'read_fifo_ctrl'
Information: Added key list 'DesignWare' to design 'read_fifo_ctrl'. (DDB-72)
  Processing 'write_ptr'
  Processing 'write_fifo_ctrl'
Information: Added key list 'DesignWare' to design 'write_fifo_ctrl'. (DDB-72)
  Processing 'fiforam'
  Processing 'fifo'
  Processing 'lab7_tx_fifo'
  Processing 'lab7_tx_sr_0'
  Processing 'lab7_encoder'
  Processing 'lab7_out_ctrl'
  Processing 'lab7_usb_transmitter'
  Processing 'lab7_layout_design'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  348291.0      0.83      69.1       0.0                          
    0:00:04  348291.0      0.83      69.1       0.0                          
    0:00:04  348291.0      0.83      69.1       0.0                          
    0:00:04  348291.0      0.83      69.1       0.0                          
    0:00:04  348291.0      0.83      69.1       0.0                          
    0:00:04  348291.0      0.83      69.1       0.0                          
    0:00:04  341667.0      1.12      72.9       0.0                          
    0:00:04  342099.0      0.83      65.0       0.0                          
    0:00:04  342171.0      0.83      65.1       0.0                          
    0:00:04  342243.0      0.77      64.4       0.0                          
    0:00:04  342783.0      0.76      64.5       0.0                          
    0:00:04  342783.0      0.76      64.5       0.0                          
    0:00:04  342783.0      0.76      64.5       0.0                          
    0:00:04  342783.0      0.76      64.5       0.0                          
    0:00:04  342783.0      0.76      64.5       0.0                          
    0:00:04  342783.0      0.76      64.5       0.0                          
    0:00:04  342783.0      0.76      64.5       0.0                          
    0:00:04  342783.0      0.76      64.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  342783.0      0.76      64.5       0.0                          
    0:00:04  343431.0      0.68      62.7       0.0 LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D
    0:00:04  344727.0      0.67      61.7       0.0 LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]/D
    0:00:05  346527.0      0.64      54.8       0.0 LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]/D
    0:00:05  346959.0      0.61      53.7       0.0 LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D
    0:00:05  347643.0      0.60      53.9       0.0 LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D
    0:00:05  348507.0      0.59      53.5       0.0 LD/CTRL/curr_state_reg[2]/D
    0:00:05  348651.0      0.57      53.1       0.0 LD/T_SR_0/curr_val_reg[0]/D
    0:00:05  350379.0      0.55      49.7       0.0 LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D
    0:00:05  351027.0      0.54      50.2       0.0 LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D
    0:00:05  351315.0      0.53      50.0       0.0 LD/T_SR_0/curr_val_reg[2]/D
    0:00:06  351243.0      0.53      49.8       0.0 LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D
    0:00:06  351468.0      0.53      49.8       0.0 LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D
    0:00:06  351603.0      0.52      49.2       0.0                          
    0:00:06  351603.0      0.52      49.2       0.0                          
    0:00:06  354699.0      0.52      48.3       0.0                          
    0:00:06  355275.0      0.52      48.3       0.0                          
    0:00:06  355347.0      0.52      48.2       0.0                          
    0:00:06  355635.0      0.52      48.1       0.0                          
    0:00:07  355851.0      0.52      48.1       0.0                          
    0:00:07  355995.0      0.52      48.0       0.0                          
    0:00:07  355923.0      0.52      47.8       0.0                          
    0:00:07  355851.0      0.52      47.8       0.0                          
    0:00:07  355563.0      0.52      47.5       0.0                          
    0:00:07  356139.0      0.52      47.6       0.0                          
    0:00:07  356139.0      0.52      47.5       0.0                          
    0:00:07  356139.0      0.52      47.3       0.0                          
    0:00:07  356787.0      0.52      47.2       0.0                          
    0:00:08  357003.0      0.52      46.8       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08  357003.0      0.52      46.8       0.0                          
    0:00:08  357003.0      0.52      46.8       0.0                          
    0:00:08  357003.0      0.52      46.8       0.0                          
    0:00:08  353331.0      0.51      47.1       0.0                          
    0:00:08  351891.0      0.51      47.1       0.0                          
    0:00:08  351171.0      0.51      47.1       0.0                          
    0:00:08  350451.0      0.51      47.1       0.0                          
    0:00:08  350307.0      0.51      47.1       0.0                          
    0:00:08  350307.0      0.51      47.1       0.0                          
    0:00:08  350307.0      0.51      47.1       0.0                          
    0:00:08  350307.0      0.51      47.1       0.0                          
    0:00:08  350307.0      0.51      47.1       0.0                          
    0:00:08  349659.0      0.53      47.4       0.0                          
    0:00:08  349659.0      0.53      47.4       0.0                          
    0:00:08  349659.0      0.53      47.4       0.0                          
    0:00:08  349659.0      0.53      47.4       0.0                          
    0:00:08  349659.0      0.53      47.4       0.0                          
    0:00:08  349659.0      0.53      47.4       0.0                          
    0:00:08  349947.0      0.51      47.0       0.0                          
    0:00:08  349875.0      0.51      47.0       0.0                          
    0:00:08  349803.0      0.51      47.0       0.0                          
    0:00:08  349803.0      0.51      47.0       0.0                          
    0:00:09  349875.0      0.51      47.0       0.0                          
    0:00:09  350019.0      0.51      46.9       0.0                          
    0:00:09  349947.0      0.51      46.5       0.0                          
    0:00:09  350307.0      0.51      46.5       0.0                          
    0:00:09  350667.0      0.51      46.3       0.0 LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D
    0:00:09  352539.0      0.51      46.7       0.0 LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D
    0:00:10  352539.0      0.51      46.5       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'

  Optimization Complete
  ---------------------
1
dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> Writing verilog file '/home/ecegrid/a/mg23/ece337/Lab7/mapped/lab7_layout_design.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
dc_shell> 
Script Done

dc_shell> 
Checking Design

dc_shell>  
****************************************
check_design summary:
Version:     G-2012.06
Date:        Tue Feb 25 12:26:31 2014
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'lab7_tx_fifo', the same net is connected to more than one pin on submodule 'IP_FIFO'. (LINT-33)
   Net 'clk' is connected to pins 'r_clk', 'w_clk''.
1
dc_shell> 
Thank you...
Done


