$date
  Wed Aug 30 08:00:18 2017
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! check_enabled $end
$comment runner is not handled $end
$var reg 1 " ina $end
$var reg 1 # outq0 $end
$var reg 1 $ outq1 $end
$var reg 1 % outq2 $end
$var reg 1 & outq3 $end
$var reg 1 ' outq4 $end
$var reg 1 ( outq5 $end
$var reg 1 ) outq6 $end
$var reg 1 * outq7 $end
$var reg 3 + insel[2:0] $end
$var reg 1 , clk $end
$scope module mapping $end
$var reg 1 - a $end
$var reg 3 . sel[2:0] $end
$var reg 1 / q0 $end
$var reg 1 0 q1 $end
$var reg 1 1 q2 $end
$var reg 1 2 q3 $end
$var reg 1 3 q4 $end
$var reg 1 4 q5 $end
$var reg 1 5 q6 $end
$var reg 1 6 q7 $end
$upscope $end
$enddefinitions $end
#0
1!
1"
1#
0$
0%
0&
0'
0(
0)
0*
b000 +
0,
1-
b000 .
1/
00
01
02
03
04
05
06
#500000
0#
1$
b001 +
1,
b001 .
0/
10
#1000000
0,
#1500000
0$
1%
b010 +
1,
b010 .
00
11
#2000000
0,
#2500000
0%
1&
b011 +
1,
b011 .
01
12
#3000000
0,
#3500000
0&
1'
b100 +
1,
b100 .
02
13
#4000000
0,
#4500000
0'
1(
b101 +
1,
b101 .
03
14
#5000000
0,
#5500000
0(
1)
b110 +
1,
b110 .
04
15
#6000000
0,
#6500000
0)
1*
b111 +
1,
b111 .
05
16
#7000000
0,
#7500000
0"
0*
b000 +
1,
0-
b000 .
06
#8000000
0,
#8500000
b001 +
1,
b001 .
#9000000
0,
#9500000
b010 +
1,
b010 .
#10000000
0,
#10500000
b011 +
1,
b011 .
#11000000
0,
#11500000
b100 +
1,
b100 .
#12000000
0,
#12500000
b101 +
1,
b101 .
#13000000
0,
#13500000
b110 +
1,
b110 .
#14000000
0,
#14500000
b111 +
1,
b111 .
#15000000
0,
