// Seed: 1793284489
module module_0 (
    input logic id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5,
    output id_6,
    output id_7
);
  assign id_3 = -id_5#(1'd0) ? 1 : id_2;
  assign id_6 = 1;
  assign id_4[1'b0] = id_4;
endmodule
