$date
	Thu Sep 12 18:37:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jkff_tb $end
$var wire 1 ! q $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & preset $end
$scope module DUT $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 & preset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
0%
0$
1#
0"
0!
$end
#5
0#
#8
1!
1%
1$
1"
#10
1#
#15
0!
0#
#20
1#
#25
1!
0#
#30
1#
#35
0!
0#
#40
1#
#45
1!
0#
#50
1#
#55
0!
0#
#60
1#
#65
1!
0#
#70
1#
#75
0!
0#
#80
1#
#85
1!
0#
#90
1#
#95
0!
0#
#100
1#
