<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="47" />
   <name preferredWidth="250" />
   <inputclock preferredWidth="168" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1920" height="1040" x="114" y="130" />
 <clocktable>
  <columns>
   <clockname preferredWidth="397" />
   <clocksource preferredWidth="397" />
   <frequency preferredWidth="379" />
  </columns>
 </clocktable>
 <hdlexample language="VHDL" />
 <generation synthesis="VHDL" />
</preferences>
