/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 13:04:49 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_moca_mac_regs.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:52p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_MAC_REGS_H__
#define BCHP_MOCA_MAC_REGS_H__

/***************************************************************************
 *MOCA_MAC_REGS - registers
 ***************************************************************************/
#define BCHP_MOCA_MAC_REGS_MAC_CTRL              0x00280400 /* MAC Control */
#define BCHP_MOCA_MAC_REGS_FRM_HDR               0x00280420 /* MPD RX Frame Structure */
#define BCHP_MOCA_MAC_REGS_MSDU_HDR              0x00280424 /* MPD RX MSDU Header Structure */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS            0x00280430 /* Interrupt Status */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE     0x00280434 /* Interrupt Enable */
#define BCHP_MOCA_MAC_REGS_NET_TIMER             0x00280440 /* Net Timer */
#define BCHP_MOCA_MAC_REGS_MAX_NET_TIMER_CORR    0x00280444 /* Max Timer Correction */
#define BCHP_MOCA_MAC_REGS_TIMER_CORR_CTRL       0x00280448 /* Net timer correction control */
#define BCHP_MOCA_MAC_REGS_BIT_PARAMS            0x0028044c /* Burst init time */
#define BCHP_MOCA_MAC_REGS_FINE_CORR             0x00280450 /* Fine Correction Time */
#define BCHP_MOCA_MAC_REGS_COARSE_CORR           0x00280454 /* Net Timer Coarse Correction */
#define BCHP_MOCA_MAC_REGS_LOAD_TIMER1           0x00280458 /* Load timer 1 */
#define BCHP_MOCA_MAC_REGS_LOAD_TIMER2           0x0028045c /* Load timer 2 */
#define BCHP_MOCA_MAC_REGS_MPI_CONFIG_CTRL       0x00280460 /* MPI Configuration Control */
#define BCHP_MOCA_MAC_REGS_MPI_CONFIG_ADDR       0x00280464 /* MPI Configuration Address */
#define BCHP_MOCA_MAC_REGS_MPI_CONFIG_DATAW      0x00280468 /* MPI Configuration Data Write */
#define BCHP_MOCA_MAC_REGS_MPI_CONFIG_DATAR      0x0028046c /* MPI Configuration Data Read */
#define BCHP_MOCA_MAC_REGS_DA_LSB                0x00280470 /* DA 32 bit lsb */
#define BCHP_MOCA_MAC_REGS_DA_MSB                0x00280474 /* DA 16 bit lsb and valid bit */
#define BCHP_MOCA_MAC_REGS_MULTI_CAST_CMD        0x00280478 /* Multicast global command */
#define BCHP_MOCA_MAC_REGS_MULTI_CAST_CONFIG     0x0028047c /* Multicast global configuration */
#define BCHP_MOCA_MAC_REGS_MULTI_CAST_AGING      0x00280480 /* Multicast global configuration */

/***************************************************************************
 *MAC_CTRL - MAC Control
 ***************************************************************************/
/* MOCA_MAC_REGS :: MAC_CTRL :: reserved0 [31:05] */
#define BCHP_MOCA_MAC_REGS_MAC_CTRL_reserved0_MASK                 0xffffffe0
#define BCHP_MOCA_MAC_REGS_MAC_CTRL_reserved0_SHIFT                5

/* MOCA_MAC_REGS :: MAC_CTRL :: net_timer_enable [04:04] */
#define BCHP_MOCA_MAC_REGS_MAC_CTRL_net_timer_enable_MASK          0x00000010
#define BCHP_MOCA_MAC_REGS_MAC_CTRL_net_timer_enable_SHIFT         4

/* MOCA_MAC_REGS :: MAC_CTRL :: mac_diag_sel [03:01] */
#define BCHP_MOCA_MAC_REGS_MAC_CTRL_mac_diag_sel_MASK              0x0000000e
#define BCHP_MOCA_MAC_REGS_MAC_CTRL_mac_diag_sel_SHIFT             1

/* MOCA_MAC_REGS :: MAC_CTRL :: mac_enable [00:00] */
#define BCHP_MOCA_MAC_REGS_MAC_CTRL_mac_enable_MASK                0x00000001
#define BCHP_MOCA_MAC_REGS_MAC_CTRL_mac_enable_SHIFT               0

/***************************************************************************
 *FRM_HDR - MPD RX Frame Structure
 ***************************************************************************/
/* MOCA_MAC_REGS :: FRM_HDR :: reserved0 [31:27] */
#define BCHP_MOCA_MAC_REGS_FRM_HDR_reserved0_MASK                  0xf8000000
#define BCHP_MOCA_MAC_REGS_FRM_HDR_reserved0_SHIFT                 27

/* MOCA_MAC_REGS :: FRM_HDR :: frm_ctrl_crc_check [26:26] */
#define BCHP_MOCA_MAC_REGS_FRM_HDR_frm_ctrl_crc_check_MASK         0x04000000
#define BCHP_MOCA_MAC_REGS_FRM_HDR_frm_ctrl_crc_check_SHIFT        26

/* MOCA_MAC_REGS :: FRM_HDR :: frm_ctrl_crc_type [25:25] */
#define BCHP_MOCA_MAC_REGS_FRM_HDR_frm_ctrl_crc_type_MASK          0x02000000
#define BCHP_MOCA_MAC_REGS_FRM_HDR_frm_ctrl_crc_type_SHIFT         25

/* MOCA_MAC_REGS :: FRM_HDR :: frm_ctrl_crc_reset [24:24] */
#define BCHP_MOCA_MAC_REGS_FRM_HDR_frm_ctrl_crc_reset_MASK         0x01000000
#define BCHP_MOCA_MAC_REGS_FRM_HDR_frm_ctrl_crc_reset_SHIFT        24

/* MOCA_MAC_REGS :: FRM_HDR :: frm_hdr_len_width [23:16] */
#define BCHP_MOCA_MAC_REGS_FRM_HDR_frm_hdr_len_width_MASK          0x00ff0000
#define BCHP_MOCA_MAC_REGS_FRM_HDR_frm_hdr_len_width_SHIFT         16

/* MOCA_MAC_REGS :: FRM_HDR :: frm_hdr_len_offset [15:08] */
#define BCHP_MOCA_MAC_REGS_FRM_HDR_frm_hdr_len_offset_MASK         0x0000ff00
#define BCHP_MOCA_MAC_REGS_FRM_HDR_frm_hdr_len_offset_SHIFT        8

/* MOCA_MAC_REGS :: FRM_HDR :: frm_hdr_len [07:00] */
#define BCHP_MOCA_MAC_REGS_FRM_HDR_frm_hdr_len_MASK                0x000000ff
#define BCHP_MOCA_MAC_REGS_FRM_HDR_frm_hdr_len_SHIFT               0

/***************************************************************************
 *MSDU_HDR - MPD RX MSDU Header Structure
 ***************************************************************************/
/* MOCA_MAC_REGS :: MSDU_HDR :: agg_ctrl_n_pdu_max [31:28] */
#define BCHP_MOCA_MAC_REGS_MSDU_HDR_agg_ctrl_n_pdu_max_MASK        0xf0000000
#define BCHP_MOCA_MAC_REGS_MSDU_HDR_agg_ctrl_n_pdu_max_SHIFT       28

/* MOCA_MAC_REGS :: MSDU_HDR :: agg_ctrl_ahc_check [27:27] */
#define BCHP_MOCA_MAC_REGS_MSDU_HDR_agg_ctrl_ahc_check_MASK        0x08000000
#define BCHP_MOCA_MAC_REGS_MSDU_HDR_agg_ctrl_ahc_check_SHIFT       27

/* MOCA_MAC_REGS :: MSDU_HDR :: msdu_ctrl_crc_check [26:26] */
#define BCHP_MOCA_MAC_REGS_MSDU_HDR_msdu_ctrl_crc_check_MASK       0x04000000
#define BCHP_MOCA_MAC_REGS_MSDU_HDR_msdu_ctrl_crc_check_SHIFT      26

/* MOCA_MAC_REGS :: MSDU_HDR :: msdu_ctrl_crc_type [25:25] */
#define BCHP_MOCA_MAC_REGS_MSDU_HDR_msdu_ctrl_crc_type_MASK        0x02000000
#define BCHP_MOCA_MAC_REGS_MSDU_HDR_msdu_ctrl_crc_type_SHIFT       25

/* MOCA_MAC_REGS :: MSDU_HDR :: msdu_ctrl_crc_reset [24:24] */
#define BCHP_MOCA_MAC_REGS_MSDU_HDR_msdu_ctrl_crc_reset_MASK       0x01000000
#define BCHP_MOCA_MAC_REGS_MSDU_HDR_msdu_ctrl_crc_reset_SHIFT      24

/* MOCA_MAC_REGS :: MSDU_HDR :: msdu_hdr_len_width [23:16] */
#define BCHP_MOCA_MAC_REGS_MSDU_HDR_msdu_hdr_len_width_MASK        0x00ff0000
#define BCHP_MOCA_MAC_REGS_MSDU_HDR_msdu_hdr_len_width_SHIFT       16

/* MOCA_MAC_REGS :: MSDU_HDR :: msdu_hdr_len_offset [15:08] */
#define BCHP_MOCA_MAC_REGS_MSDU_HDR_msdu_hdr_len_offset_MASK       0x0000ff00
#define BCHP_MOCA_MAC_REGS_MSDU_HDR_msdu_hdr_len_offset_SHIFT      8

/* MOCA_MAC_REGS :: MSDU_HDR :: msdu_hdr_len [07:00] */
#define BCHP_MOCA_MAC_REGS_MSDU_HDR_msdu_hdr_len_MASK              0x000000ff
#define BCHP_MOCA_MAC_REGS_MSDU_HDR_msdu_hdr_len_SHIFT             0

/***************************************************************************
 *MAC_STATUS - Interrupt Status
 ***************************************************************************/
/* MOCA_MAC_REGS :: MAC_STATUS :: reserved0 [31:15] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_reserved0_MASK               0xffff8000
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_reserved0_SHIFT              15

/* MOCA_MAC_REGS :: MAC_STATUS :: mng_rx_phy_fifo_shortage [14:14] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_mng_rx_phy_fifo_shortage_MASK 0x00004000
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_mng_rx_phy_fifo_shortage_SHIFT 14

/* MOCA_MAC_REGS :: MAC_STATUS :: pdu_rx_phy_fifo_shortage [13:13] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_pdu_rx_phy_fifo_shortage_MASK 0x00002000
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_pdu_rx_phy_fifo_shortage_SHIFT 13

/* MOCA_MAC_REGS :: MAC_STATUS :: mng_rx_phy_fifo_overflow [12:12] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_mng_rx_phy_fifo_overflow_MASK 0x00001000
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_mng_rx_phy_fifo_overflow_SHIFT 12

/* MOCA_MAC_REGS :: MAC_STATUS :: mng_rx_phy_fifo_underrun [11:11] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_mng_rx_phy_fifo_underrun_MASK 0x00000800
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_mng_rx_phy_fifo_underrun_SHIFT 11

/* MOCA_MAC_REGS :: MAC_STATUS :: mng_tx_phy_fifo_overflow [10:10] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_mng_tx_phy_fifo_overflow_MASK 0x00000400
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_mng_tx_phy_fifo_overflow_SHIFT 10

/* MOCA_MAC_REGS :: MAC_STATUS :: mng_tx_phy_fifo_underrun_2 [09:09] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_mng_tx_phy_fifo_underrun_2_MASK 0x00000200
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_mng_tx_phy_fifo_underrun_2_SHIFT 9

/* MOCA_MAC_REGS :: MAC_STATUS :: pdu_tx_phy_fifo_underrun_2 [08:08] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_pdu_tx_phy_fifo_underrun_2_MASK 0x00000100
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_pdu_tx_phy_fifo_underrun_2_SHIFT 8

/* MOCA_MAC_REGS :: MAC_STATUS :: int_load2 [07:07] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_int_load2_MASK               0x00000080
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_int_load2_SHIFT              7

/* MOCA_MAC_REGS :: MAC_STATUS :: int_load1 [06:06] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_int_load1_MASK               0x00000040
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_int_load1_SHIFT              6

/* MOCA_MAC_REGS :: MAC_STATUS :: burst_init_too_late [05:05] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_burst_init_too_late_MASK     0x00000020
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_burst_init_too_late_SHIFT    5

/* MOCA_MAC_REGS :: MAC_STATUS :: mng_tx_phy_fifo_underflow [04:04] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_mng_tx_phy_fifo_underflow_MASK 0x00000010
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_mng_tx_phy_fifo_underflow_SHIFT 4

/* MOCA_MAC_REGS :: MAC_STATUS :: pdu_rx_phy_fifo_underrun [03:03] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_pdu_rx_phy_fifo_underrun_MASK 0x00000008
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_pdu_rx_phy_fifo_underrun_SHIFT 3

/* MOCA_MAC_REGS :: MAC_STATUS :: pdu_rx_phy_fifo_overflow [02:02] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_pdu_rx_phy_fifo_overflow_MASK 0x00000004
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_pdu_rx_phy_fifo_overflow_SHIFT 2

/* MOCA_MAC_REGS :: MAC_STATUS :: pdu_tx_phy_fifo_underrun [01:01] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_pdu_tx_phy_fifo_underrun_MASK 0x00000002
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_pdu_tx_phy_fifo_underrun_SHIFT 1

/* MOCA_MAC_REGS :: MAC_STATUS :: pdu_tx_phy_fifo_overflow [00:00] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_pdu_tx_phy_fifo_overflow_MASK 0x00000001
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_pdu_tx_phy_fifo_overflow_SHIFT 0

/***************************************************************************
 *MAC_STATUS_ENABLE - Interrupt Enable
 ***************************************************************************/
/* MOCA_MAC_REGS :: MAC_STATUS_ENABLE :: reserved0 [31:15] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_reserved0_MASK        0xffff8000
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_reserved0_SHIFT       15

/* MOCA_MAC_REGS :: MAC_STATUS_ENABLE :: mng_rx_phy_fifo_shortage_enable [14:14] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_mng_rx_phy_fifo_shortage_enable_MASK 0x00004000
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_mng_rx_phy_fifo_shortage_enable_SHIFT 14

/* MOCA_MAC_REGS :: MAC_STATUS_ENABLE :: pdu_rx_phy_fifo_shortage_enable [13:13] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_pdu_rx_phy_fifo_shortage_enable_MASK 0x00002000
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_pdu_rx_phy_fifo_shortage_enable_SHIFT 13

/* MOCA_MAC_REGS :: MAC_STATUS_ENABLE :: mng_rx_phy_fifo_overflow_enable [12:12] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_mng_rx_phy_fifo_overflow_enable_MASK 0x00001000
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_mng_rx_phy_fifo_overflow_enable_SHIFT 12

/* MOCA_MAC_REGS :: MAC_STATUS_ENABLE :: mng_rx_phy_fifo_underrun_enable [11:11] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_mng_rx_phy_fifo_underrun_enable_MASK 0x00000800
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_mng_rx_phy_fifo_underrun_enable_SHIFT 11

/* MOCA_MAC_REGS :: MAC_STATUS_ENABLE :: mng_tx_phy_fifo_overflow_enable [10:10] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_mng_tx_phy_fifo_overflow_enable_MASK 0x00000400
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_mng_tx_phy_fifo_overflow_enable_SHIFT 10

/* MOCA_MAC_REGS :: MAC_STATUS_ENABLE :: mng_tx_phy_fifo_underrun_2_enable [09:09] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_mng_tx_phy_fifo_underrun_2_enable_MASK 0x00000200
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_mng_tx_phy_fifo_underrun_2_enable_SHIFT 9

/* MOCA_MAC_REGS :: MAC_STATUS_ENABLE :: pdu_tx_phy_fifo_underrun_2_enable [08:08] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_pdu_tx_phy_fifo_underrun_2_enable_MASK 0x00000100
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_pdu_tx_phy_fifo_underrun_2_enable_SHIFT 8

/* MOCA_MAC_REGS :: MAC_STATUS_ENABLE :: int_load2_enable [07:07] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_int_load2_enable_MASK 0x00000080
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_int_load2_enable_SHIFT 7

/* MOCA_MAC_REGS :: MAC_STATUS_ENABLE :: int_load1_enable [06:06] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_int_load1_enable_MASK 0x00000040
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_int_load1_enable_SHIFT 6

/* MOCA_MAC_REGS :: MAC_STATUS_ENABLE :: burst_init_too_late_enable [05:05] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_burst_init_too_late_enable_MASK 0x00000020
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_burst_init_too_late_enable_SHIFT 5

/* MOCA_MAC_REGS :: MAC_STATUS_ENABLE :: mng_tx_phy_fifo_enable_underflow [04:04] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_mng_tx_phy_fifo_enable_underflow_MASK 0x00000010
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_mng_tx_phy_fifo_enable_underflow_SHIFT 4

/* MOCA_MAC_REGS :: MAC_STATUS_ENABLE :: pdu_rx_phy_fifo_underrun_enable [03:03] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_pdu_rx_phy_fifo_underrun_enable_MASK 0x00000008
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_pdu_rx_phy_fifo_underrun_enable_SHIFT 3

/* MOCA_MAC_REGS :: MAC_STATUS_ENABLE :: pdu_rx_phy_fifo_overflow_enable [02:02] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_pdu_rx_phy_fifo_overflow_enable_MASK 0x00000004
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_pdu_rx_phy_fifo_overflow_enable_SHIFT 2

/* MOCA_MAC_REGS :: MAC_STATUS_ENABLE :: pdu_tx_phy_fifo_underrun_enable [01:01] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_pdu_tx_phy_fifo_underrun_enable_MASK 0x00000002
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_pdu_tx_phy_fifo_underrun_enable_SHIFT 1

/* MOCA_MAC_REGS :: MAC_STATUS_ENABLE :: pdu_tx_phy_fifo_overflow_enable [00:00] */
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_pdu_tx_phy_fifo_overflow_enable_MASK 0x00000001
#define BCHP_MOCA_MAC_REGS_MAC_STATUS_ENABLE_pdu_tx_phy_fifo_overflow_enable_SHIFT 0

/***************************************************************************
 *NET_TIMER - Net Timer
 ***************************************************************************/
/* MOCA_MAC_REGS :: NET_TIMER :: net_timer [31:00] */
#define BCHP_MOCA_MAC_REGS_NET_TIMER_net_timer_MASK                0xffffffff
#define BCHP_MOCA_MAC_REGS_NET_TIMER_net_timer_SHIFT               0

/***************************************************************************
 *MAX_NET_TIMER_CORR - Max Timer Correction
 ***************************************************************************/
/* MOCA_MAC_REGS :: MAX_NET_TIMER_CORR :: reserved_for_eco0 [31:30] */
#define BCHP_MOCA_MAC_REGS_MAX_NET_TIMER_CORR_reserved_for_eco0_MASK 0xc0000000
#define BCHP_MOCA_MAC_REGS_MAX_NET_TIMER_CORR_reserved_for_eco0_SHIFT 30

/* MOCA_MAC_REGS :: MAX_NET_TIMER_CORR :: max_time_correction [29:00] */
#define BCHP_MOCA_MAC_REGS_MAX_NET_TIMER_CORR_max_time_correction_MASK 0x3fffffff
#define BCHP_MOCA_MAC_REGS_MAX_NET_TIMER_CORR_max_time_correction_SHIFT 0

/***************************************************************************
 *TIMER_CORR_CTRL - Net timer correction control
 ***************************************************************************/
/* MOCA_MAC_REGS :: TIMER_CORR_CTRL :: reserved0 [31:31] */
#define BCHP_MOCA_MAC_REGS_TIMER_CORR_CTRL_reserved0_MASK          0x80000000
#define BCHP_MOCA_MAC_REGS_TIMER_CORR_CTRL_reserved0_SHIFT         31

/* MOCA_MAC_REGS :: TIMER_CORR_CTRL :: fine_enable [30:30] */
#define BCHP_MOCA_MAC_REGS_TIMER_CORR_CTRL_fine_enable_MASK        0x40000000
#define BCHP_MOCA_MAC_REGS_TIMER_CORR_CTRL_fine_enable_SHIFT       30

/* MOCA_MAC_REGS :: TIMER_CORR_CTRL :: coarse_enable [29:29] */
#define BCHP_MOCA_MAC_REGS_TIMER_CORR_CTRL_coarse_enable_MASK      0x20000000
#define BCHP_MOCA_MAC_REGS_TIMER_CORR_CTRL_coarse_enable_SHIFT     29

/* MOCA_MAC_REGS :: TIMER_CORR_CTRL :: arm_load1 [28:28] */
#define BCHP_MOCA_MAC_REGS_TIMER_CORR_CTRL_arm_load1_MASK          0x10000000
#define BCHP_MOCA_MAC_REGS_TIMER_CORR_CTRL_arm_load1_SHIFT         28

/* MOCA_MAC_REGS :: TIMER_CORR_CTRL :: arm_load2 [27:27] */
#define BCHP_MOCA_MAC_REGS_TIMER_CORR_CTRL_arm_load2_MASK          0x08000000
#define BCHP_MOCA_MAC_REGS_TIMER_CORR_CTRL_arm_load2_SHIFT         27

/* MOCA_MAC_REGS :: TIMER_CORR_CTRL :: dearm_load1 [26:26] */
#define BCHP_MOCA_MAC_REGS_TIMER_CORR_CTRL_dearm_load1_MASK        0x04000000
#define BCHP_MOCA_MAC_REGS_TIMER_CORR_CTRL_dearm_load1_SHIFT       26

/* MOCA_MAC_REGS :: TIMER_CORR_CTRL :: dearm_load2 [25:25] */
#define BCHP_MOCA_MAC_REGS_TIMER_CORR_CTRL_dearm_load2_MASK        0x02000000
#define BCHP_MOCA_MAC_REGS_TIMER_CORR_CTRL_dearm_load2_SHIFT       25

/* MOCA_MAC_REGS :: TIMER_CORR_CTRL :: reserved1 [24:20] */
#define BCHP_MOCA_MAC_REGS_TIMER_CORR_CTRL_reserved1_MASK          0x01f00000
#define BCHP_MOCA_MAC_REGS_TIMER_CORR_CTRL_reserved1_SHIFT         20

/* MOCA_MAC_REGS :: TIMER_CORR_CTRL :: fine_period_value [19:00] */
#define BCHP_MOCA_MAC_REGS_TIMER_CORR_CTRL_fine_period_value_MASK  0x000fffff
#define BCHP_MOCA_MAC_REGS_TIMER_CORR_CTRL_fine_period_value_SHIFT 0

/***************************************************************************
 *BIT_PARAMS - Burst init time
 ***************************************************************************/
/* MOCA_MAC_REGS :: BIT_PARAMS :: reserved_for_eco0 [31:30] */
#define BCHP_MOCA_MAC_REGS_BIT_PARAMS_reserved_for_eco0_MASK       0xc0000000
#define BCHP_MOCA_MAC_REGS_BIT_PARAMS_reserved_for_eco0_SHIFT      30

/* MOCA_MAC_REGS :: BIT_PARAMS :: tim_bit [29:00] */
#define BCHP_MOCA_MAC_REGS_BIT_PARAMS_tim_bit_MASK                 0x3fffffff
#define BCHP_MOCA_MAC_REGS_BIT_PARAMS_tim_bit_SHIFT                0

/***************************************************************************
 *FINE_CORR - Fine Correction Time
 ***************************************************************************/
/* MOCA_MAC_REGS :: FINE_CORR :: tim_fine_correction [31:00] */
#define BCHP_MOCA_MAC_REGS_FINE_CORR_tim_fine_correction_MASK      0xffffffff
#define BCHP_MOCA_MAC_REGS_FINE_CORR_tim_fine_correction_SHIFT     0

/***************************************************************************
 *COARSE_CORR - Net Timer Coarse Correction
 ***************************************************************************/
/* MOCA_MAC_REGS :: COARSE_CORR :: tim_coarse_correction [31:00] */
#define BCHP_MOCA_MAC_REGS_COARSE_CORR_tim_coarse_correction_MASK  0xffffffff
#define BCHP_MOCA_MAC_REGS_COARSE_CORR_tim_coarse_correction_SHIFT 0

/***************************************************************************
 *LOAD_TIMER1 - Load timer 1
 ***************************************************************************/
/* MOCA_MAC_REGS :: LOAD_TIMER1 :: loadtimer1 [31:00] */
#define BCHP_MOCA_MAC_REGS_LOAD_TIMER1_loadtimer1_MASK             0xffffffff
#define BCHP_MOCA_MAC_REGS_LOAD_TIMER1_loadtimer1_SHIFT            0

/***************************************************************************
 *LOAD_TIMER2 - Load timer 2
 ***************************************************************************/
/* MOCA_MAC_REGS :: LOAD_TIMER2 :: loadtimer2 [31:00] */
#define BCHP_MOCA_MAC_REGS_LOAD_TIMER2_loadtimer2_MASK             0xffffffff
#define BCHP_MOCA_MAC_REGS_LOAD_TIMER2_loadtimer2_SHIFT            0

/***************************************************************************
 *MPI_CONFIG_CTRL - MPI Configuration Control
 ***************************************************************************/
/* MOCA_MAC_REGS :: MPI_CONFIG_CTRL :: reserved0 [31:02] */
#define BCHP_MOCA_MAC_REGS_MPI_CONFIG_CTRL_reserved0_MASK          0xfffffffc
#define BCHP_MOCA_MAC_REGS_MPI_CONFIG_CTRL_reserved0_SHIFT         2

/* MOCA_MAC_REGS :: MPI_CONFIG_CTRL :: write [01:01] */
#define BCHP_MOCA_MAC_REGS_MPI_CONFIG_CTRL_write_MASK              0x00000002
#define BCHP_MOCA_MAC_REGS_MPI_CONFIG_CTRL_write_SHIFT             1

/* MOCA_MAC_REGS :: MPI_CONFIG_CTRL :: read [00:00] */
#define BCHP_MOCA_MAC_REGS_MPI_CONFIG_CTRL_read_MASK               0x00000001
#define BCHP_MOCA_MAC_REGS_MPI_CONFIG_CTRL_read_SHIFT              0

/***************************************************************************
 *MPI_CONFIG_ADDR - MPI Configuration Address
 ***************************************************************************/
/* MOCA_MAC_REGS :: MPI_CONFIG_ADDR :: reserved0 [31:16] */
#define BCHP_MOCA_MAC_REGS_MPI_CONFIG_ADDR_reserved0_MASK          0xffff0000
#define BCHP_MOCA_MAC_REGS_MPI_CONFIG_ADDR_reserved0_SHIFT         16

/* MOCA_MAC_REGS :: MPI_CONFIG_ADDR :: address [15:00] */
#define BCHP_MOCA_MAC_REGS_MPI_CONFIG_ADDR_address_MASK            0x0000ffff
#define BCHP_MOCA_MAC_REGS_MPI_CONFIG_ADDR_address_SHIFT           0

/***************************************************************************
 *MPI_CONFIG_DATAW - MPI Configuration Data Write
 ***************************************************************************/
/* MOCA_MAC_REGS :: MPI_CONFIG_DATAW :: data_w [31:00] */
#define BCHP_MOCA_MAC_REGS_MPI_CONFIG_DATAW_data_w_MASK            0xffffffff
#define BCHP_MOCA_MAC_REGS_MPI_CONFIG_DATAW_data_w_SHIFT           0

/***************************************************************************
 *MPI_CONFIG_DATAR - MPI Configuration Data Read
 ***************************************************************************/
/* MOCA_MAC_REGS :: MPI_CONFIG_DATAR :: data_r [31:00] */
#define BCHP_MOCA_MAC_REGS_MPI_CONFIG_DATAR_data_r_MASK            0xffffffff
#define BCHP_MOCA_MAC_REGS_MPI_CONFIG_DATAR_data_r_SHIFT           0

/***************************************************************************
 *DA_LSB - DA 32 bit lsb
 ***************************************************************************/
/* MOCA_MAC_REGS :: DA_LSB :: da_lsb [31:00] */
#define BCHP_MOCA_MAC_REGS_DA_LSB_da_lsb_MASK                      0xffffffff
#define BCHP_MOCA_MAC_REGS_DA_LSB_da_lsb_SHIFT                     0

/***************************************************************************
 *DA_MSB - DA 16 bit lsb and valid bit
 ***************************************************************************/
/* MOCA_MAC_REGS :: DA_MSB :: reserved0 [31:17] */
#define BCHP_MOCA_MAC_REGS_DA_MSB_reserved0_MASK                   0xfffe0000
#define BCHP_MOCA_MAC_REGS_DA_MSB_reserved0_SHIFT                  17

/* MOCA_MAC_REGS :: DA_MSB :: valid [16:16] */
#define BCHP_MOCA_MAC_REGS_DA_MSB_valid_MASK                       0x00010000
#define BCHP_MOCA_MAC_REGS_DA_MSB_valid_SHIFT                      16

/* MOCA_MAC_REGS :: DA_MSB :: da_msb [15:00] */
#define BCHP_MOCA_MAC_REGS_DA_MSB_da_msb_MASK                      0x0000ffff
#define BCHP_MOCA_MAC_REGS_DA_MSB_da_msb_SHIFT                     0

/***************************************************************************
 *MULTI_CAST_CMD - Multicast global command
 ***************************************************************************/
/* MOCA_MAC_REGS :: MULTI_CAST_CMD :: reserved0 [31:07] */
#define BCHP_MOCA_MAC_REGS_MULTI_CAST_CMD_reserved0_MASK           0xffffff80
#define BCHP_MOCA_MAC_REGS_MULTI_CAST_CMD_reserved0_SHIFT          7

/* MOCA_MAC_REGS :: MULTI_CAST_CMD :: do [06:06] */
#define BCHP_MOCA_MAC_REGS_MULTI_CAST_CMD_do_MASK                  0x00000040
#define BCHP_MOCA_MAC_REGS_MULTI_CAST_CMD_do_SHIFT                 6

/* MOCA_MAC_REGS :: MULTI_CAST_CMD :: rw_n [05:05] */
#define BCHP_MOCA_MAC_REGS_MULTI_CAST_CMD_rw_n_MASK                0x00000020
#define BCHP_MOCA_MAC_REGS_MULTI_CAST_CMD_rw_n_SHIFT               5

/* MOCA_MAC_REGS :: MULTI_CAST_CMD :: addr [04:00] */
#define BCHP_MOCA_MAC_REGS_MULTI_CAST_CMD_addr_MASK                0x0000001f
#define BCHP_MOCA_MAC_REGS_MULTI_CAST_CMD_addr_SHIFT               0

/***************************************************************************
 *MULTI_CAST_CONFIG - Multicast global configuration
 ***************************************************************************/
/* MOCA_MAC_REGS :: MULTI_CAST_CONFIG :: reserved0 [31:06] */
#define BCHP_MOCA_MAC_REGS_MULTI_CAST_CONFIG_reserved0_MASK        0xffffffc0
#define BCHP_MOCA_MAC_REGS_MULTI_CAST_CONFIG_reserved0_SHIFT       6

/* MOCA_MAC_REGS :: MULTI_CAST_CONFIG :: filter_enable [05:05] */
#define BCHP_MOCA_MAC_REGS_MULTI_CAST_CONFIG_filter_enable_MASK    0x00000020
#define BCHP_MOCA_MAC_REGS_MULTI_CAST_CONFIG_filter_enable_SHIFT   5

/* MOCA_MAC_REGS :: MULTI_CAST_CONFIG :: size [04:00] */
#define BCHP_MOCA_MAC_REGS_MULTI_CAST_CONFIG_size_MASK             0x0000001f
#define BCHP_MOCA_MAC_REGS_MULTI_CAST_CONFIG_size_SHIFT            0

/***************************************************************************
 *MULTI_CAST_AGING - Multicast global configuration
 ***************************************************************************/
/* MOCA_MAC_REGS :: MULTI_CAST_AGING :: aging_bitmap [31:00] */
#define BCHP_MOCA_MAC_REGS_MULTI_CAST_AGING_aging_bitmap_MASK      0xffffffff
#define BCHP_MOCA_MAC_REGS_MULTI_CAST_AGING_aging_bitmap_SHIFT     0

#endif /* #ifndef BCHP_MOCA_MAC_REGS_H__ */

/* End of File */
