module halfadd(a,b,sum,cout);
input a,b;
output sum,cout;
wire sum,cout;

xor(sum,a,b);
and(cout,a,b);
endmodule