#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 17:03:40 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Tue Oct 30 12:35:39 2018
# Process ID: 4408
# Log file: L:/esdc-remote/lab2/lab2_extra/vivado.log
# Journal file: L:/esdc-remote/lab2/lab2_extra\vivado.jou
#-----------------------------------------------------------
start_gui
open_project L:/esdc-remote/lab2/lab2_extra/lab2_extra.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/esdc/lab2/comparator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/ESDC/LAB2/VGA_SYNC'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/esdc/lab2/f_div5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/esdc/lab2/session3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/esdc-remote/lab2/lab2_extra/add_generator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/esdc-remote/lab2/lab2_extra/session4'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.3.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 674.051 ; gain = 136.301
update_files -from_files L:/esdc-remote/lab2/lab2_extra/zyboVGA.xdc -to_files L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/constrs_1/imports/LAB2/zyboVGA.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/constrs_1/imports/LAB2/zyboVGA.xdc' with file 'L:/esdc-remote/lab2/lab2_extra/zyboVGA.xdc'.
INFO: [filemgmt 20-1080] Importing file from 'L:/esdc-remote/lab2/lab2_extra/zyboVGA.xdc' to 'L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/constrs_1/imports/LAB2/zyboVGA.xdc'.
make_wrapper -files [get_files L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/design_1.bd] -top
Adding component instance block -- xilinx.com:ip:VGA_SYNC:1.0 - VGA_SYNC_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:add_generator:1.0 - add_generator_0
Adding component instance block -- xilinx.com:ip:session4:1.0 - session4_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Successfully read diagram <design_1> from BD file <L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-1379] This design does not contain any processor.
Generated Block Design Tcl file L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/design_1.bd> 
make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 736.324 ; gain = 59.340
reset_run synth_1
reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 757.320 ; gain = 0.000
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
Adding component instance block -- xilinx.com:ip:VGA_SYNC:1.0 - VGA_SYNC_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:add_generator:1.0 - add_generator_0
Adding component instance block -- xilinx.com:ip:session4:1.0 - session4_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Successfully read diagram <design_1> from BD file <L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-1379] This design does not contain any processor.
Generated Block Design Tcl file L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_VGA_SYNC_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_SYNC_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_add_generator_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_generator_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_session4_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block session4_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Adding component instance block -- xilinx.com:ip:VGA_SYNC:1.0 - VGA_SYNC_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:add_generator:1.0 - add_generator_0
Adding component instance block -- xilinx.com:ip:session4:1.0 - session4_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Successfully read diagram <design_1> from BD file <L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [BD 41-1379] This design does not contain any processor.
Generated Block Design Tcl file L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <L:/esdc-remote/lab2/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_VGA_SYNC_0_1'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_SYNC_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_add_generator_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_generator_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_session4_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block session4_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
[Tue Oct 30 12:38:33 2018] Launched synth_1...
Run output will be captured here: L:/esdc-remote/lab2/lab2_extra/lab2_extra.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:36 . Memory (MB): peak = 764.242 ; gain = 6.922
launch_runs impl_1
[Tue Oct 30 12:41:33 2018] Launched impl_1...
Run output will be captured here: L:/esdc-remote/lab2/lab2_extra/lab2_extra.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 771.449 ; gain = 0.000
close_project
create_project lab2_extra L:/esdc-remote/lab2_extra/lab2_extra -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.3.1/data/ip'.
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
create_bd_design "design_1"
Wrote  : <L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/design_1.bd> 
ipx::infer_core L:/esdc-remote/lab2_extra/lab2_extra/add_generator
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.3.1/data/ip'.
ipx::edit_ip_in_project -upgrade true -name add_generator -directory L:/esdc-remote/lab2_extra/lab2_extra/add_generator l:/esdc-remote/lab2_extra/lab2_extra/add_generator/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.3.1/data/ip'.
ipx::current_core l:/esdc-remote/lab2_extra/lab2_extra/add_generator/component.xml
update_compile_order -fileset sim_1
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/esdc-remote/lab2_extra/lab2_extra/add_generator'.
ipx::infer_core L:/esdc-remote/lab2_extra/lab2_extra/session4
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.3.1/data/ip'.
ipx::edit_ip_in_project -upgrade true -name session4 -directory L:/esdc-remote/lab2_extra/lab2_extra/session4 l:/esdc-remote/lab2_extra/lab2_extra/session4/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.3.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/esdc-remote/lab2_extra/lab2_extra/add_generator'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 836.270 ; gain = 0.953
ipx::current_core l:/esdc-remote/lab2_extra/lab2_extra/session4/component.xml
update_compile_order -fileset sim_1
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/esdc-remote/lab2_extra/lab2_extra/add_generator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/esdc-remote/lab2_extra/lab2_extra/session4'.
ipx::infer_core L:/esdc-remote/lab2_extra/lab2_extra/vga_sync
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.3.1/data/ip'.
ipx::edit_ip_in_project -upgrade true -name vga_sync -directory L:/esdc-remote/lab2_extra/lab2_extra/vga_sync l:/esdc-remote/lab2_extra/lab2_extra/vga_sync/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.3.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/esdc-remote/lab2_extra/lab2_extra/add_generator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/esdc-remote/lab2_extra/lab2_extra/session4'.
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 851.773 ; gain = 15.504
ipx::current_core l:/esdc-remote/lab2_extra/lab2_extra/vga_sync/component.xml
update_compile_order -fileset sim_1
startgroup
current_project lab2_extra
create_bd_cell -type ip -vlnv xilinx.com:ip:session4:1.0 session4_0
endgroup
current_project vga_sync
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/esdc-remote/lab2_extra/lab2_extra/add_generator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/esdc-remote/lab2_extra/lab2_extra/session4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/esdc-remote/lab2_extra/lab2_extra/vga_sync'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:add_generator:1.0 add_generator_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.2 blk_mem_gen_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:VGA_SYNC:1.0 VGA_SYNC_0
endgroup
set_property location {2 361 358} [get_bd_cells session4_0]
set_property location {3 680 352} [get_bd_cells VGA_SYNC_0]
set_property location {1 97 153} [get_bd_cells add_generator_0]
startgroup
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {3} CONFIG.Write_Depth_A {131072} CONFIG.Enable_A {Always_Enabled} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Remaining_Memory_Locations {7} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {3} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {3} CONFIG.Read_Width_B {3} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
endgroup
set_property location {1 135 93} [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.1 clk_wiz_0
create_bd_cell: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 870.922 ; gain = 0.000
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins blk_mem_gen_0/clka]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins blk_mem_gen_0/clkb] [get_bd_pins clk_wiz_0/clk_out1]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clkb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "sys_clock" }  [get_bd_pins clk_wiz_0/clk_in1]
INFO: [board_rule:/clk_wiz_0-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz_0]
INFO: [board_rule:/clk_wiz_0-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz_0]
INFO: [board_rule:/clk_wiz_0-100] create_bd_port -dir I sys_clock -type clk
INFO: [board_rule:/clk_wiz_0-100] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [board_rule:/clk_wiz_0-100] set_property CONFIG.PHASE 0.000 /sys_clock
INFO: [board_rule:/clk_wiz_0-100] connect_bd_net /sys_clock /clk_wiz_0/clk_in1
INFO: [board_rule:/clk_wiz_0-100] set_property CONFIG.FREQ_HZ 125000000 /sys_clock
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_HIGH" }  [get_bd_pins clk_wiz_0/reset]
INFO: [board_rule:/clk_wiz_0-100] create_bd_port -dir I reset_rtl -type rst
INFO: [board_rule:/clk_wiz_0-100] set_property CONFIG.POLARITY  /reset_rtl
INFO: [board_rule:/clk_wiz_0-100] connect_bd_net /reset_rtl /clk_wiz_0/reset
INFO: [board_rule:/clk_wiz_0-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset_rtl
WARNING: [board_rule:/clk_wiz_0-100] Board automation did not generate location constraint for /clk_wiz_0/reset. Users may need to specify the location constraint manually.
endgroup
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins VGA_SYNC_0/clock_25Mhz] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins session4_0/clk_25] [get_bd_pins clk_wiz_0/clk_out1]
startgroup
create_bd_port -dir I -from 3 -to 0 btn
connect_bd_net [get_bd_pins /session4_0/btn] [get_bd_ports btn]
endgroup
startgroup
create_bd_port -dir I -from 3 -to 0 sw
connect_bd_net [get_bd_pins /session4_0/sw] [get_bd_ports sw]
endgroup
connect_bd_net [get_bd_pins add_generator_0/pixel_row] [get_bd_pins VGA_SYNC_0/pixel_row]
connect_bd_net [get_bd_pins add_generator_0/pixel_column] [get_bd_pins VGA_SYNC_0/pixel_column]
connect_bd_net [get_bd_pins add_generator_0/adr_memo] [get_bd_pins blk_mem_gen_0/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
startgroup
set_property -dict [list CONFIG.Enable_B {Always_Enabled}] [get_bd_cells blk_mem_gen_0]
endgroup
connect_bd_net [get_bd_pins blk_mem_gen_0/doutb] [get_bd_pins VGA_SYNC_0/color_in]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
startgroup
create_bd_port -dir O -from 4 -to 0 vga_r
connect_bd_net [get_bd_pins /VGA_SYNC_0/vga_r] [get_bd_ports vga_r]
endgroup
startgroup
create_bd_port -dir O -from 4 -to 0 vga_b
connect_bd_net [get_bd_pins /VGA_SYNC_0/vga_b] [get_bd_ports vga_b]
endgroup
startgroup
create_bd_port -dir O -from 5 -to 0 vga_g
connect_bd_net [get_bd_pins /VGA_SYNC_0/vga_g] [get_bd_ports vga_g]
endgroup
startgroup
create_bd_port -dir O vga_hs
connect_bd_net [get_bd_pins /VGA_SYNC_0/vga_hs] [get_bd_ports vga_hs]
endgroup
startgroup
create_bd_port -dir O vga_vs
connect_bd_net [get_bd_pins /VGA_SYNC_0/vga_vs] [get_bd_ports vga_vs]
endgroup
connect_bd_net [get_bd_pins session4_0/wr_memo] [get_bd_pins blk_mem_gen_0/wea]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
startgroup
create_bd_port -dir O -from 3 -to 0 led
connect_bd_net [get_bd_pins /session4_0/led] [get_bd_ports led]
endgroup
connect_bd_net [get_bd_pins session4_0/data] [get_bd_pins blk_mem_gen_0/dina]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins session4_0/adr_memo] [get_bd_pins blk_mem_gen_0/addra]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '125.000' on disabled parameter 'PRIM_IN_FREQ' of cell '/clk_wiz_0' is ignored
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/session4_0/vga_vs

validate_bd_design
WARNING: [BD 41-721] Attempt to set value '125.000' on disabled parameter 'PRIM_IN_FREQ' of cell '/clk_wiz_0' is ignored
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/session4_0/vga_vs

connect_bd_net -net [get_bd_nets VGA_SYNC_0_vga_vs] [get_bd_pins session4_0/vga_vs] [get_bd_pins VGA_SYNC_0/vga_vs]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-721] Attempt to set value '125.000' on disabled parameter 'PRIM_IN_FREQ' of cell '/clk_wiz_0' is ignored
make_wrapper -files [get_files L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-721] Attempt to set value '125.000' on disabled parameter 'PRIM_IN_FREQ' of cell '/clk_wiz_0' is ignored
INFO: [BD 41-1379] This design does not contain any processor.
Generated Block Design Tcl file L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/design_1.bd> 
add_files -norecurse L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
Wrote  : <L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-1654] Analyzing Verilog file "L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
WARNING: [BD 41-721] Attempt to set value '125.000' on disabled parameter 'PRIM_IN_FREQ' of cell '/clk_wiz_0' is ignored
INFO: [BD 41-1379] This design does not contain any processor.
Generated Block Design Tcl file L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_session4_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_session4_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block session4_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_add_generator_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_add_generator_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_generator_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_blk_mem_gen_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_VGA_SYNC_0_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'design_1_VGA_SYNC_0_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_SYNC_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'design_1_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'design_1_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
WARNING: [BD 41-721] Attempt to set value '125.000' on disabled parameter 'PRIM_IN_FREQ' of cell '/clk_wiz_0' is ignored
INFO: [BD 41-1379] This design does not contain any processor.
Generated Block Design Tcl file L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Exporting to file L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Verilog Output written to : design_1.v
Verilog Output written to : design_1_wrapper.v
Wrote  : <L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_session4_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block session4_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_add_generator_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_generator_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_blk_mem_gen_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_VGA_SYNC_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block VGA_SYNC_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'design_1_clk_wiz_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
[Tue Oct 30 12:56:29 2018] Launched synth_1...
Run output will be captured here: L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 894.051 ; gain = 0.000
launch_runs impl_1
[Tue Oct 30 12:59:23 2018] Launched impl_1...
Run output will be captured here: L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Oct 30 13:00:45 2018] Launched impl_1...
Run output will be captured here: L:/esdc-remote/lab2_extra/lab2_extra/lab2_extra.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 30 13:06:45 2018...
