// Seed: 3995422183
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 #(
    parameter id_17 = 32'd17,
    parameter id_3  = 32'd55
) (
    input tri0 id_0,
    input wand id_1,
    input wand id_2,
    input tri _id_3,
    input wor id_4,
    input supply1 id_5,
    output wire id_6,
    output wor id_7,
    output supply0 id_8
);
  assign id_7 = -1'd0;
  wire [id_3 : 1] id_10;
  wire [ -1 : -1] id_11;
  assign id_8 = -1;
  logic [7:0] id_12, id_13;
  assign id_13[1] = 1;
  wire id_14;
  ;
  not primCall (id_6, id_14);
  logic id_15;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_11
  );
  assign id_15[-1] = -1;
  tri id_16;
  assign #(-1) id_16 = id_1 == id_13;
  wire _id_17;
  assign id_15[1] = id_12 + (id_15);
  assign id_13[id_17] = 1;
  wire id_18;
  wire id_19;
  wire id_20;
endmodule
