<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="read_pin.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="read_pin.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="read_pin.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="read_pin.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="read_pin.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="read_pin.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="read_pin.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="read_pin.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="read_pin.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="read_pin.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="read_pin.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="read_pin.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="read_pin.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="read_pin.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="read_pin.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="read_pin.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="read_pin.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="read_pin.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="read_pin.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="read_pin.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="read_pin_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="read_pin_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="read_pin_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="read_pin_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="read_pin_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="read_pin_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="read_pin_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="read_pin_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="read_pin_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="read_pin_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="read_pin_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="read_pin_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="read_pin_tb3_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="read_pin_tb3_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="read_pin_tb3_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="read_pin_tb3_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="read_pin_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="read_pin_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1656956849" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1656956849">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1656956898" xil_pn:in_ck="4689678111220806937" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1656956898">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="read_pin.vhd"/>
      <outfile xil_pn:name="read_pin_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1656956901" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3985289162985688192" xil_pn:start_ts="1656956901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656956901" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="9008823604061675774" xil_pn:start_ts="1656956901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656956849" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="125488308462901682" xil_pn:start_ts="1656956849">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656956901" xil_pn:in_ck="4689678111220806937" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1656956901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="read_pin.vhd"/>
      <outfile xil_pn:name="read_pin_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1656956904" xil_pn:in_ck="4689678111220806937" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="371215624765572960" xil_pn:start_ts="1656956901">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="read_pin_tb3_beh.prj"/>
      <outfile xil_pn:name="read_pin_tb3_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1656956904" xil_pn:in_ck="7298466299854890425" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7607921148094885331" xil_pn:start_ts="1656956904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="read_pin_tb3_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1656956869" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1656956869">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1656956869" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1741094918259677955" xil_pn:start_ts="1656956869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656956869" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="125488308462901682" xil_pn:start_ts="1656956869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656956869" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1656956869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656956869" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4664937030893328517" xil_pn:start_ts="1656956869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656956869" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1656956869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656956869" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8622121593979568188" xil_pn:start_ts="1656956869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656956874" xil_pn:in_ck="5921136372563328082" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-715750399767689653" xil_pn:start_ts="1656956869">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="read_pin.lso"/>
      <outfile xil_pn:name="read_pin.ngc"/>
      <outfile xil_pn:name="read_pin.ngr"/>
      <outfile xil_pn:name="read_pin.prj"/>
      <outfile xil_pn:name="read_pin.stx"/>
      <outfile xil_pn:name="read_pin.syr"/>
      <outfile xil_pn:name="read_pin.xst"/>
      <outfile xil_pn:name="read_pin_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1656956874" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4321019079804177690" xil_pn:start_ts="1656956874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1656956878" xil_pn:in_ck="5921136372563319336" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="732232934266711741" xil_pn:start_ts="1656956874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="read_pin.bld"/>
      <outfile xil_pn:name="read_pin.ngd"/>
      <outfile xil_pn:name="read_pin_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1656956883" xil_pn:in_ck="5921136372563319337" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1656956878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="read_pin.pcf"/>
      <outfile xil_pn:name="read_pin_map.map"/>
      <outfile xil_pn:name="read_pin_map.mrp"/>
      <outfile xil_pn:name="read_pin_map.ncd"/>
      <outfile xil_pn:name="read_pin_map.ngm"/>
      <outfile xil_pn:name="read_pin_map.xrpt"/>
      <outfile xil_pn:name="read_pin_summary.xml"/>
      <outfile xil_pn:name="read_pin_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1656956891" xil_pn:in_ck="7028758251978085826" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1656956883">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="read_pin.ncd"/>
      <outfile xil_pn:name="read_pin.pad"/>
      <outfile xil_pn:name="read_pin.par"/>
      <outfile xil_pn:name="read_pin.ptwx"/>
      <outfile xil_pn:name="read_pin.unroutes"/>
      <outfile xil_pn:name="read_pin.xpi"/>
      <outfile xil_pn:name="read_pin_pad.csv"/>
      <outfile xil_pn:name="read_pin_pad.txt"/>
      <outfile xil_pn:name="read_pin_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1656956891" xil_pn:in_ck="5921136372563319205" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1656956887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="read_pin.twr"/>
      <outfile xil_pn:name="read_pin.twx"/>
    </transform>
  </transforms>

</generated_project>
