// Seed: 3404462178
module module_0 (
    input tri0 id_0,
    input tri1 id_1
);
endmodule
module module_1 (
    input  wand  id_0,
    input  wire  id_1,
    output tri   id_2,
    output uwire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.type_4 = 0;
  reg  id_7;
  wire id_8;
  wire id_9;
  always id_6 = #1 id_7;
  uwire  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  =  1  ;
endmodule
