library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity PEnc4_2Demo is
	port(decodedIn is std_logic_vector(3 downto 0);
		  encodedOut out std_logic_vector(1 downto 0);
		  validOut out std_logic);
end PEnc4_2Demo;

architecture Behavioral of PEnc4_2Demo is
begin
	process(decodedIn)
	begin 
		if(decodedIn = "1---") then
			encodedOut <= "11";
			validOut <= '1';
		elsif(decodedInt = "01--") then
			encodedOut <= "10";
			validOut <= '1';
		elsif(decodedInt = "001-") then
			encodedOut <= "01";
			validOut <= '1';
		elsif(decodedInt = "0001") then
			encodedOut <="00";
			validOut <= '1';
		else 
			encodedOut <="00";
			validOut <= '0';
		end if;
	end process;
end Behavioral;