

================================================================
== Vitis HLS Report for 'QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_304_7'
================================================================
* Date:           Tue Aug 24 10:56:19 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        QuantumMonteCarloU50
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  0.340 us|  0.340 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE_TROTTERS_VITIS_LOOP_304_7  |       33|       33|         3|          1|          1|    32|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%packOfst = alloca i32 1"   --->   Operation 73 'alloca' 'packOfst' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 74 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%indvar_flatten21 = alloca i32 1"   --->   Operation 75 'alloca' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trotters3 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %trotters"   --->   Operation 76 'read' 'trotters3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln819_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln819"   --->   Operation 77 'read' 'sext_ln819_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln819_cast = sext i58 %sext_ln819_read"   --->   Operation 78 'sext' 'sext_ln819_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %trottersLocal_V_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %trottersLocal_V_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %trottersLocal_V_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %trottersLocal_V_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 82 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_4, i32 0, i32 0, void @empty_5, i32 64, i32 0, void @empty_6, void @empty_16, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln819_cast"   --->   Operation 84 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (2.43ns)   --->   "%p_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i512P1A, i512 %gmem0_addr, i32 32"   --->   Operation 85 'writereq' 'p_wr_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 86 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten21"   --->   Operation 86 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 87 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %t"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 88 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %packOfst"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 89 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten21_load = load i6 %indvar_flatten21" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 90 'load' 'indvar_flatten21_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.61ns)   --->   "%icmp_ln303 = icmp_eq  i6 %indvar_flatten21_load, i6 32" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 91 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.70ns)   --->   "%add_ln303 = add i6 %indvar_flatten21_load, i6 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 92 'add' 'add_ln303' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln303 = br i1 %icmp_ln303, void %.preheader, void %.exitStub" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 93 'br' 'br_ln303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%packOfst_load = load i4 %packOfst" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:304]   --->   Operation 94 'load' 'packOfst_load' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.65ns)   --->   "%icmp_ln304 = icmp_eq  i4 %packOfst_load, i4 8" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:304]   --->   Operation 95 'icmp' 'icmp_ln304' <Predicate = (!icmp_ln303)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.35ns)   --->   "%select_ln303 = select i1 %icmp_ln304, i4 0, i4 %packOfst_load" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 96 'select' 'select_ln303' <Predicate = (!icmp_ln303)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i4 %select_ln303" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:304]   --->   Operation 97 'zext' 'zext_ln304' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trottersLocal_V_0_addr = getelementptr i512 %trottersLocal_V_0, i64 0, i64 %zext_ln304"   --->   Operation 98 'getelementptr' 'trottersLocal_V_0_addr' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (1.20ns)   --->   "%trottersLocal_V_0_load = load i3 %trottersLocal_V_0_addr"   --->   Operation 99 'load' 'trottersLocal_V_0_load' <Predicate = (!icmp_ln303)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%trottersLocal_V_1_addr = getelementptr i512 %trottersLocal_V_1, i64 0, i64 %zext_ln304"   --->   Operation 100 'getelementptr' 'trottersLocal_V_1_addr' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (1.20ns)   --->   "%trottersLocal_V_1_load = load i3 %trottersLocal_V_1_addr"   --->   Operation 101 'load' 'trottersLocal_V_1_load' <Predicate = (!icmp_ln303)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%trottersLocal_V_2_addr = getelementptr i512 %trottersLocal_V_2, i64 0, i64 %zext_ln304"   --->   Operation 102 'getelementptr' 'trottersLocal_V_2_addr' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (1.20ns)   --->   "%trottersLocal_V_2_load = load i3 %trottersLocal_V_2_addr"   --->   Operation 103 'load' 'trottersLocal_V_2_load' <Predicate = (!icmp_ln303)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%trottersLocal_V_3_addr = getelementptr i512 %trottersLocal_V_3, i64 0, i64 %zext_ln304"   --->   Operation 104 'getelementptr' 'trottersLocal_V_3_addr' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (1.20ns)   --->   "%trottersLocal_V_3_load = load i3 %trottersLocal_V_3_addr"   --->   Operation 105 'load' 'trottersLocal_V_3_load' <Predicate = (!icmp_ln303)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_2 : Operation 106 [1/1] (0.70ns)   --->   "%add_ln305 = add i4 %select_ln303, i4 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:305]   --->   Operation 106 'add' 'add_ln305' <Predicate = (!icmp_ln303)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.38ns)   --->   "%store_ln303 = store i6 %add_ln303, i6 %indvar_flatten21" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 107 'store' 'store_ln303' <Predicate = (!icmp_ln303)> <Delay = 0.38>
ST_2 : Operation 108 [1/1] (0.38ns)   --->   "%store_ln305 = store i4 %add_ln305, i4 %packOfst" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:305]   --->   Operation 108 'store' 'store_ln305' <Predicate = (!icmp_ln303)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.65>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%t_load = load i3 %t" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 109 'load' 't_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.57ns)   --->   "%add_ln303_1 = add i3 %t_load, i3 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 110 'add' 'add_ln303_1' <Predicate = (icmp_ln304)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.27ns)   --->   "%select_ln303_1 = select i1 %icmp_ln304, i3 %add_ln303_1, i3 %t_load" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 111 'select' 'select_ln303_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln303 = trunc i3 %select_ln303_1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 112 'trunc' 'trunc_ln303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/2] (1.20ns)   --->   "%trottersLocal_V_0_load = load i3 %trottersLocal_V_0_addr"   --->   Operation 113 'load' 'trottersLocal_V_0_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 114 [1/2] (1.20ns)   --->   "%trottersLocal_V_1_load = load i3 %trottersLocal_V_1_addr"   --->   Operation 114 'load' 'trottersLocal_V_1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 115 [1/2] (1.20ns)   --->   "%trottersLocal_V_2_load = load i3 %trottersLocal_V_2_addr"   --->   Operation 115 'load' 'trottersLocal_V_2_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 116 [1/2] (1.20ns)   --->   "%trottersLocal_V_3_load = load i3 %trottersLocal_V_3_addr"   --->   Operation 116 'load' 'trottersLocal_V_3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_3 : Operation 117 [1/1] (0.45ns)   --->   "%p_Val2_s = mux i512 @_ssdm_op_Mux.ap_auto.4i512.i2, i512 %trottersLocal_V_0_load, i512 %trottersLocal_V_1_load, i512 %trottersLocal_V_2_load, i512 %trottersLocal_V_3_load, i2 %trunc_ln303"   --->   Operation 117 'mux' 'p_Val2_s' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.38ns)   --->   "%store_ln303 = store i3 %select_ln303_1, i3 %t" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:303]   --->   Operation 118 'store' 'store_ln303' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WRITE_TROTTERS_VITIS_LOOP_304_7_str"   --->   Operation 119 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 120 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln304 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:304]   --->   Operation 121 'specpipeline' 'specpipeline_ln304' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:304]   --->   Operation 122 'specloopname' 'specloopname_ln304' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (2.43ns)   --->   "%write_ln849 = write void @_ssdm_op_Write.m_axi.i512P1A, i512 %gmem0_addr, i512 %p_Val2_s, i64 18446744073709551615"   --->   Operation 123 'write' 'write_ln849' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 124 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 2.43>
ST_5 : Operation 125 [68/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 125 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 3> <Delay = 2.43>
ST_6 : Operation 126 [67/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 126 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 4> <Delay = 2.43>
ST_7 : Operation 127 [66/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 127 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 2.43>
ST_8 : Operation 128 [65/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 128 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 2.43>
ST_9 : Operation 129 [64/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 129 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 2.43>
ST_10 : Operation 130 [63/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 130 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 2.43>
ST_11 : Operation 131 [62/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 131 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 2.43>
ST_12 : Operation 132 [61/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 132 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 2.43>
ST_13 : Operation 133 [60/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 133 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 2.43>
ST_14 : Operation 134 [59/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 134 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 2.43>
ST_15 : Operation 135 [58/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 135 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 2.43>
ST_16 : Operation 136 [57/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 136 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 2.43>
ST_17 : Operation 137 [56/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 137 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 2.43>
ST_18 : Operation 138 [55/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 138 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 2.43>
ST_19 : Operation 139 [54/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 139 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 2.43>
ST_20 : Operation 140 [53/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 140 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 2.43>
ST_21 : Operation 141 [52/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 141 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 2.43>
ST_22 : Operation 142 [51/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 142 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 20> <Delay = 2.43>
ST_23 : Operation 143 [50/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 143 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 2.43>
ST_24 : Operation 144 [49/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 144 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 2.43>
ST_25 : Operation 145 [48/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 145 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 2.43>
ST_26 : Operation 146 [47/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 146 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 24> <Delay = 2.43>
ST_27 : Operation 147 [46/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 147 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 25> <Delay = 2.43>
ST_28 : Operation 148 [45/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 148 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 26> <Delay = 2.43>
ST_29 : Operation 149 [44/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 149 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 27> <Delay = 2.43>
ST_30 : Operation 150 [43/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 150 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 28> <Delay = 2.43>
ST_31 : Operation 151 [42/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 151 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 29> <Delay = 2.43>
ST_32 : Operation 152 [41/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 152 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 30> <Delay = 2.43>
ST_33 : Operation 153 [40/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 153 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 31> <Delay = 2.43>
ST_34 : Operation 154 [39/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 154 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 32> <Delay = 2.43>
ST_35 : Operation 155 [38/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 155 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 33> <Delay = 2.43>
ST_36 : Operation 156 [37/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 156 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 34> <Delay = 2.43>
ST_37 : Operation 157 [36/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 157 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 35> <Delay = 2.43>
ST_38 : Operation 158 [35/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 158 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 36> <Delay = 2.43>
ST_39 : Operation 159 [34/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 159 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 37> <Delay = 2.43>
ST_40 : Operation 160 [33/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 160 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 38> <Delay = 2.43>
ST_41 : Operation 161 [32/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 161 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 39> <Delay = 2.43>
ST_42 : Operation 162 [31/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 162 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 40> <Delay = 2.43>
ST_43 : Operation 163 [30/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 163 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 41> <Delay = 2.43>
ST_44 : Operation 164 [29/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 164 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 42> <Delay = 2.43>
ST_45 : Operation 165 [28/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 165 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 43> <Delay = 2.43>
ST_46 : Operation 166 [27/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 166 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 44> <Delay = 2.43>
ST_47 : Operation 167 [26/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 167 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 45> <Delay = 2.43>
ST_48 : Operation 168 [25/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 168 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 46> <Delay = 2.43>
ST_49 : Operation 169 [24/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 169 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 47> <Delay = 2.43>
ST_50 : Operation 170 [23/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 170 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 48> <Delay = 2.43>
ST_51 : Operation 171 [22/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 171 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 49> <Delay = 2.43>
ST_52 : Operation 172 [21/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 172 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 50> <Delay = 2.43>
ST_53 : Operation 173 [20/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 173 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 51> <Delay = 2.43>
ST_54 : Operation 174 [19/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 174 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 52> <Delay = 2.43>
ST_55 : Operation 175 [18/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 175 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 53> <Delay = 2.43>
ST_56 : Operation 176 [17/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 176 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 54> <Delay = 2.43>
ST_57 : Operation 177 [16/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 177 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 55> <Delay = 2.43>
ST_58 : Operation 178 [15/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 178 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 56> <Delay = 2.43>
ST_59 : Operation 179 [14/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 179 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 57> <Delay = 2.43>
ST_60 : Operation 180 [13/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 180 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 58> <Delay = 2.43>
ST_61 : Operation 181 [12/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 181 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 59> <Delay = 2.43>
ST_62 : Operation 182 [11/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 182 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 60> <Delay = 2.43>
ST_63 : Operation 183 [10/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 183 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 61> <Delay = 2.43>
ST_64 : Operation 184 [9/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 184 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 62> <Delay = 2.43>
ST_65 : Operation 185 [8/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 185 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 63> <Delay = 2.43>
ST_66 : Operation 186 [7/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 186 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 64> <Delay = 2.43>
ST_67 : Operation 187 [6/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 187 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 65> <Delay = 2.43>
ST_68 : Operation 188 [5/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 188 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 66> <Delay = 2.43>
ST_69 : Operation 189 [4/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 189 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 67> <Delay = 2.43>
ST_70 : Operation 190 [3/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 190 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 68> <Delay = 2.43>
ST_71 : Operation 191 [2/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 191 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 69> <Delay = 2.43>
ST_72 : Operation 192 [1/68] (2.43ns)   --->   "%p_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i512P1A, i512 %gmem0_addr"   --->   Operation 192 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 193 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 193 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.43ns
The critical path consists of the following:
	wire read operation ('sext_ln819_read') on port 'sext_ln819' [12]  (0 ns)
	'getelementptr' operation ('gmem0_addr') [19]  (0 ns)
	bus request operation ('p_wr_req') on port 'gmem0' [20]  (2.43 ns)

 <State 2>: 2.21ns
The critical path consists of the following:
	'load' operation ('packOfst_load', /home/edci/workspace/SQA_kernels/src/qmc.cpp:304) on local variable 'packOfst' [31]  (0 ns)
	'icmp' operation ('icmp_ln304', /home/edci/workspace/SQA_kernels/src/qmc.cpp:304) [35]  (0.656 ns)
	'select' operation ('select_ln303', /home/edci/workspace/SQA_kernels/src/qmc.cpp:303) [36]  (0.351 ns)
	'getelementptr' operation ('trottersLocal_V_0_addr') [43]  (0 ns)
	'load' operation ('trottersLocal_V_0_load') on array 'trottersLocal_V_0' [44]  (1.2 ns)

 <State 3>: 1.65ns
The critical path consists of the following:
	'load' operation ('trottersLocal_V_0_load') on array 'trottersLocal_V_0' [44]  (1.2 ns)
	'mux' operation ('__Val2__') [51]  (0.453 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln849') on port 'gmem0' [52]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus response operation ('p_wr_resp') on port 'gmem0' [59]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
