INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:07:10 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 buffer29/dataReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            lsq4/handshake_lsq_lsq4_core/stq_data_2_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 1.079ns (17.876%)  route 4.957ns (82.124%))
  Logic Levels:           11  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3668, unset)         0.508     0.508    buffer29/clk
                         FDRE                                         r  buffer29/dataReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer29/dataReg_reg[3]/Q
                         net (fo=7, unplaced)         0.423     1.157    buffer29/control/dataReg_reg[4][3]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.276 r  buffer29/control/outs[4]_i_5/O
                         net (fo=3, unplaced)         0.723     1.999    buffer29/control/outs[4]_i_5_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.042 f  buffer29/control/outputValid_i_2__17/O
                         net (fo=24, unplaced)        0.308     2.350    fork39/control/generateBlocks[3].regblock/transmitValue_reg_5
                         LUT6 (Prop_lut6_I1_O)        0.043     2.393 f  fork39/control/generateBlocks[3].regblock/fullReg_i_5__15/O
                         net (fo=6, unplaced)         0.254     2.647    control_merge5/tehb/control/transmitValue_reg_2
                         LUT5 (Prop_lut5_I0_O)        0.043     2.690 f  control_merge5/tehb/control/fullReg_i_2__14/O
                         net (fo=12, unplaced)        0.292     2.982    control_merge6/tehb/control/outputValid_reg_2
                         LUT4 (Prop_lut4_I2_O)        0.043     3.025 f  control_merge6/tehb/control/fullReg_i_2__29/O
                         net (fo=5, unplaced)         0.272     3.297    control_merge6/tehb/control/fullReg_reg_1
                         LUT5 (Prop_lut5_I0_O)        0.043     3.340 r  control_merge6/tehb/control/Full_i_2__0/O
                         net (fo=3, unplaced)         0.262     3.602    buffer25/fifo/Full_reg_0
                         LUT2 (Prop_lut2_I1_O)        0.043     3.645 f  buffer25/fifo/Empty_i_3/O
                         net (fo=24, unplaced)        0.308     3.953    lsq4/handshake_lsq_lsq4_core/stq_data_7_q_reg[0]_0
                         LUT6 (Prop_lut6_I5_O)        0.043     3.996 r  lsq4/handshake_lsq_lsq4_core/stq_data_1_q[31]_i_4__0/O
                         net (fo=3, unplaced)         0.477     4.473    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_std_dispatcher/entry_port_options_1_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.264     4.737 f  lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_5__0/O[2]
                         net (fo=1, unplaced)         0.705     5.442    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_std_dispatcher/TEMP_11_double_out_01[2]
                         LUT6 (Prop_lut6_I1_O)        0.126     5.568 r  lsq4/handshake_lsq_lsq4_core/stq_data_2_q[31]_i_2__0/O
                         net (fo=34, unplaced)        0.317     5.885    lsq4/handshake_lsq_lsq4_core/stq_data_wen_2
                         LUT2 (Prop_lut2_I0_O)        0.043     5.928 r  lsq4/handshake_lsq_lsq4_core/stq_data_2_q[31]_i_1__0/O
                         net (fo=32, unplaced)        0.616     6.544    lsq4/handshake_lsq_lsq4_core/stq_data_2_q[31]_i_1__0_n_0
                         FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_2_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=3668, unset)         0.483     7.183    lsq4/handshake_lsq_lsq4_core/clk
                         FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_2_q_reg[0]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
                         FDRE (Setup_fdre_C_R)       -0.294     6.853    lsq4/handshake_lsq_lsq4_core/stq_data_2_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.853    
                         arrival time                          -6.544    
  -------------------------------------------------------------------
                         slack                                  0.309    




report_timing: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2830.852 ; gain = 0.000 ; free physical = 49368 ; free virtual = 194113
