Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/server_037.champsimtrace.xz
CPU 0 EPI prefetcher
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3318942 heartbeat IPC: 3.01301 cumulative IPC: 3.01301 (Simulation time: 0 hr 3 min 30 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6635309 heartbeat IPC: 3.01535 cumulative IPC: 3.01418 (Simulation time: 0 hr 7 min 16 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 9999718 heartbeat IPC: 2.97229 cumulative IPC: 3.00008 (Simulation time: 0 hr 10 min 30 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13317992 heartbeat IPC: 3.01361 cumulative IPC: 3.00346 (Simulation time: 0 hr 13 min 46 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 16635646 heartbeat IPC: 3.01418 cumulative IPC: 3.00559 (Simulation time: 0 hr 16 min 57 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 16635646 (Simulation time: 0 hr 16 min 57 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 23022676 heartbeat IPC: 1.56567 cumulative IPC: 1.56567 (Simulation time: 0 hr 20 min 28 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 29510419 heartbeat IPC: 1.54137 cumulative IPC: 1.55343 (Simulation time: 0 hr 23 min 49 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 35905404 heartbeat IPC: 1.56373 cumulative IPC: 1.55684 (Simulation time: 0 hr 26 min 23 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 42313924 heartbeat IPC: 1.56042 cumulative IPC: 1.55774 (Simulation time: 0 hr 28 min 8 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/ChampSim-master//dpc3_traces/server_037.champsimtrace.xz
Heartbeat CPU 0 instructions: 100000000 cycles: 48723961 heartbeat IPC: 1.56005 cumulative IPC: 1.5582 (Simulation time: 0 hr 29 min 0 sec) 
Finished CPU 0 instructions: 50000001 cycles: 32088316 cumulative IPC: 1.5582 (Simulation time: 0 hr 29 min 0 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.5582 instructions: 50000001 cycles: 32088316
L1D TOTAL     ACCESS:   18742129  HIT:   17764061  MISS:     978068
L1D LOAD      ACCESS:    6386064  HIT:    5894550  MISS:     491514
L1D RFO       ACCESS:    6205637  HIT:    6141585  MISS:      64052
L1D PREFETCH  ACCESS:    6150428  HIT:    5727926  MISS:     422502
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6422745  ISSUED:    6271415  USEFUL:     117349  USELESS:     305157
L1D AVERAGE MISS LATENCY: 28.8566 cycles
L1I TOTAL     ACCESS:   26684598  HIT:   22413287  MISS:    4271311
L1I LOAD      ACCESS:    9280016  HIT:    9046780  MISS:     233236
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   17404582  HIT:   13366507  MISS:    4038075
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   19471393  ISSUED:   19471393  USEFUL:    3807626  USELESS:     230438
L1I AVERAGE MISS LATENCY: 14.8079 cycles
L2C TOTAL     ACCESS:    8069349  HIT:    7765172  MISS:     304177
L2C LOAD      ACCESS:     681322  HIT:     545204  MISS:     136118
L2C RFO       ACCESS:      63731  HIT:      36922  MISS:      26809
L2C PREFETCH  ACCESS:    7034746  HIT:    6894421  MISS:     140325
L2C WRITEBACK ACCESS:     289550  HIT:     288625  MISS:        925
L2C PREFETCH  REQUESTED:    6475918  ISSUED:    6455091  USEFUL:       6545  USELESS:     133697
L2C AVERAGE MISS LATENCY: 46.2434 cycles
LLC TOTAL     ACCESS:    1621860  HIT:    1561698  MISS:      60162
LLC LOAD      ACCESS:     136103  HIT:     123121  MISS:      12982
LLC RFO       ACCESS:      26809  HIT:      21681  MISS:       5128
LLC PREFETCH  ACCESS:    1323929  HIT:    1282553  MISS:      41376
LLC WRITEBACK ACCESS:     135019  HIT:     134343  MISS:        676
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       3863  USELESS:      37508
LLC AVERAGE MISS LATENCY: 166.176 cycles
Major fault: 0 Minor fault: 5652
CPU 0 L1I EPI prefetcher final stats
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       9917  ROW_BUFFER_MISS:      49566
 DBUS_CONGESTED:      27305
 WQ ROW_BUFFER_HIT:       1369  ROW_BUFFER_MISS:      10890  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.913% MPKI: 0.15656 Average ROB Occupancy at Mispredict: 209.839

Branch types
NOT_BRANCH: 41001718 82.0034%
BRANCH_DIRECT_JUMP: 541941 1.08388%
BRANCH_INDIRECT: 59716 0.119432%
BRANCH_CONDITIONAL: 5916852 11.8337%
BRANCH_DIRECT_CALL: 1005464 2.01093%
BRANCH_INDIRECT_CALL: 234433 0.468866%
BRANCH_RETURN: 1239877 2.47975%
BRANCH_OTHER: 0 0%

