

================================================================
== Vitis HLS Report for 'LinearImageFilter'
================================================================
* Date:           Thu May 30 19:32:06 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        work
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                         |                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                        |                    Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_210  |LinearImageFilter_Pipeline_ker_rows_ker_cols  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- img_rows   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + img_cols  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    345|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       12|   15|    6034|   6152|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    339|    -|
|Register         |        -|    -|     959|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       12|   15|    6993|   6836|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|    6|       6|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_210  |LinearImageFilter_Pipeline_ker_rows_ker_cols  |        0|   8|  1678|  2568|    0|
    |control_s_axi_U                                          |control_s_axi                                 |        0|   0|   354|   568|    0|
    |image_in_m_axi_U                                         |image_in_m_axi                                |        4|   0|   830|   734|    0|
    |image_out_m_axi_U                                        |image_out_m_axi                               |        4|   0|   830|   734|    0|
    |kernel_m_axi_U                                           |kernel_m_axi                                  |        4|   0|   830|   734|    0|
    |mul_32ns_32ns_64_2_1_U26                                 |mul_32ns_32ns_64_2_1                          |        0|   4|   165|    50|    0|
    |mul_32s_32s_32_2_1_U27                                   |mul_32s_32s_32_2_1                            |        0|   3|   165|    50|    0|
    |udiv_32ns_32ns_30_36_seq_1_U30                           |udiv_32ns_32ns_30_36_seq_1                    |        0|   0|   394|   238|    0|
    |udiv_32ns_32ns_32_36_seq_1_U28                           |udiv_32ns_32ns_32_36_seq_1                    |        0|   0|   394|   238|    0|
    |udiv_32ns_32ns_32_36_seq_1_U29                           |udiv_32ns_32ns_32_36_seq_1                    |        0|   0|   394|   238|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |Total                                                    |                                              |       12|  15|  6034|  6152|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln51_fu_371_p2   |         +|   0|  0|  39|          32|          32|
    |col_1_fu_337_p2      |         +|   0|  0|  39|          32|          32|
    |newCol_2_fu_294_p2   |         +|   0|  0|  37|          30|           2|
    |newRow_4_fu_282_p2   |         +|   0|  0|  37|          30|           2|
    |out_idx_fu_358_p2    |         +|   0|  0|  37|          30|          30|
    |row_3_fu_342_p2      |         +|   0|  0|  39|          32|          32|
    |add_fu_314_p2        |         -|   0|  0|  39|          32|          32|
    |icmp_ln28_fu_309_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln30_fu_319_p2  |      icmp|   0|  0|  39|          32|          32|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 345|         282|         226|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  221|         51|    1|         51|
    |col_reg_198         |    9|          2|   32|         64|
    |grp_fu_239_ce       |    9|          2|    1|          2|
    |grp_fu_239_p0       |   14|          3|   32|         96|
    |grp_fu_239_p1       |   14|          3|   32|         96|
    |image_in_ARVALID    |    9|          2|    1|          2|
    |image_in_RREADY     |    9|          2|    1|          2|
    |image_out_blk_n_AW  |    9|          2|    1|          2|
    |image_out_blk_n_B   |    9|          2|    1|          2|
    |image_out_blk_n_W   |    9|          2|    1|          2|
    |kernel_ARVALID      |    9|          2|    1|          2|
    |kernel_RREADY       |    9|          2|    1|          2|
    |row_fu_120          |    9|          2|   32|         64|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  339|         77|  137|        387|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |add_reg_540                                                           |  32|   0|   32|          0|
    |ap_CS_fsm                                                             |  50|   0|   50|          0|
    |col_1_reg_548                                                         |  32|   0|   32|          0|
    |col_reg_198                                                           |  32|   0|   32|          0|
    |cols_read_reg_440                                                     |  32|   0|   32|          0|
    |div_cast_reg_502                                                      |  31|   0|   32|          1|
    |div_reg_480                                                           |  31|   0|   31|          0|
    |empty_40_reg_491                                                      |  29|   0|   29|          0|
    |empty_reg_486                                                         |  29|   0|   29|          0|
    |grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_210_ap_start_reg  |   1|   0|    1|          0|
    |image_in_offset_read_reg_453                                          |  32|   0|   32|          0|
    |image_out_offset_read_reg_458                                         |  32|   0|   32|          0|
    |kernel_dim_read_reg_429                                               |  32|   0|   32|          0|
    |kernel_offset_read_reg_435                                            |  32|   0|   32|          0|
    |mul35_i_reg_522                                                       |  29|   0|   30|          1|
    |mul_i_reg_512                                                         |  29|   0|   30|          1|
    |mul_ln7_reg_527                                                       |  64|   0|   64|          0|
    |newCol_2_reg_517                                                      |  30|   0|   30|          0|
    |newRow_4_reg_507                                                      |  30|   0|   30|          0|
    |padding_read_reg_411                                                  |   8|   0|    8|          0|
    |row_fu_120                                                            |  32|   0|   32|          0|
    |rows_read_reg_447                                                     |  32|   0|   32|          0|
    |stride_col_read_reg_416                                               |  32|   0|   32|          0|
    |stride_row_read_reg_423                                               |  32|   0|   32|          0|
    |trunc_ln1_reg_573                                                     |  30|   0|   30|          0|
    |trunc_ln50_reg_568                                                    |  30|   0|   30|          0|
    |trunc_ln7_1_reg_475                                                   |  30|   0|   30|          0|
    |trunc_ln7_reg_469                                                     |  30|   0|   30|          0|
    |udiv_ln50_1_reg_558                                                   |  32|   0|   32|          0|
    |udiv_ln50_2_reg_563                                                   |  30|   0|   30|          0|
    |udiv_ln50_reg_553                                                     |  32|   0|   32|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 | 959|   0|  962|          3|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_control_AWVALID     |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_AWREADY     |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_AWADDR      |   in|    7|       s_axi|            control|        scalar|
|s_axi_control_WVALID      |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_WREADY      |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_WDATA       |   in|   32|       s_axi|            control|        scalar|
|s_axi_control_WSTRB       |   in|    4|       s_axi|            control|        scalar|
|s_axi_control_ARVALID     |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_ARREADY     |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_ARADDR      |   in|    7|       s_axi|            control|        scalar|
|s_axi_control_RVALID      |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_RREADY      |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_RDATA       |  out|   32|       s_axi|            control|        scalar|
|s_axi_control_RRESP       |  out|    2|       s_axi|            control|        scalar|
|s_axi_control_BVALID      |  out|    1|       s_axi|            control|        scalar|
|s_axi_control_BREADY      |   in|    1|       s_axi|            control|        scalar|
|s_axi_control_BRESP       |  out|    2|       s_axi|            control|        scalar|
|ap_clk                    |   in|    1|  ap_ctrl_hs|  LinearImageFilter|  return value|
|ap_rst_n                  |   in|    1|  ap_ctrl_hs|  LinearImageFilter|  return value|
|interrupt                 |  out|    1|  ap_ctrl_hs|  LinearImageFilter|  return value|
|m_axi_image_out_AWVALID   |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWREADY   |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWADDR    |  out|   32|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWID      |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWLEN     |  out|    8|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWSIZE    |  out|    3|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWBURST   |  out|    2|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWLOCK    |  out|    2|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWCACHE   |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWPROT    |  out|    3|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWQOS     |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWREGION  |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_AWUSER    |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_WVALID    |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_WREADY    |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_WDATA     |  out|   32|       m_axi|          image_out|       pointer|
|m_axi_image_out_WSTRB     |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_WLAST     |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_WID       |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_WUSER     |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARVALID   |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARREADY   |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARADDR    |  out|   32|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARID      |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARLEN     |  out|    8|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARSIZE    |  out|    3|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARBURST   |  out|    2|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARLOCK    |  out|    2|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARCACHE   |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARPROT    |  out|    3|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARQOS     |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARREGION  |  out|    4|       m_axi|          image_out|       pointer|
|m_axi_image_out_ARUSER    |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_RVALID    |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_RREADY    |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_RDATA     |   in|   32|       m_axi|          image_out|       pointer|
|m_axi_image_out_RLAST     |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_RID       |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_RUSER     |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_RRESP     |   in|    2|       m_axi|          image_out|       pointer|
|m_axi_image_out_BVALID    |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_BREADY    |  out|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_BRESP     |   in|    2|       m_axi|          image_out|       pointer|
|m_axi_image_out_BID       |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_out_BUSER     |   in|    1|       m_axi|          image_out|       pointer|
|m_axi_image_in_AWVALID    |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWREADY    |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWADDR     |  out|   32|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWID       |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWLEN      |  out|    8|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWSIZE     |  out|    3|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWBURST    |  out|    2|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWLOCK     |  out|    2|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWCACHE    |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWPROT     |  out|    3|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWQOS      |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWREGION   |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_AWUSER     |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_WVALID     |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_WREADY     |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_WDATA      |  out|   32|       m_axi|           image_in|       pointer|
|m_axi_image_in_WSTRB      |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_WLAST      |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_WID        |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_WUSER      |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARVALID    |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARREADY    |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARADDR     |  out|   32|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARID       |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARLEN      |  out|    8|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARSIZE     |  out|    3|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARBURST    |  out|    2|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARLOCK     |  out|    2|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARCACHE    |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARPROT     |  out|    3|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARQOS      |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARREGION   |  out|    4|       m_axi|           image_in|       pointer|
|m_axi_image_in_ARUSER     |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_RVALID     |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_RREADY     |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_RDATA      |   in|   32|       m_axi|           image_in|       pointer|
|m_axi_image_in_RLAST      |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_RID        |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_RUSER      |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_RRESP      |   in|    2|       m_axi|           image_in|       pointer|
|m_axi_image_in_BVALID     |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_BREADY     |  out|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_BRESP      |   in|    2|       m_axi|           image_in|       pointer|
|m_axi_image_in_BID        |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_image_in_BUSER      |   in|    1|       m_axi|           image_in|       pointer|
|m_axi_kernel_AWVALID      |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWREADY      |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWADDR       |  out|   32|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWID         |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWLEN        |  out|    8|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWSIZE       |  out|    3|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWBURST      |  out|    2|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWLOCK       |  out|    2|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWCACHE      |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWPROT       |  out|    3|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWQOS        |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWREGION     |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_AWUSER       |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_WVALID       |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_WREADY       |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_WDATA        |  out|   32|       m_axi|             kernel|       pointer|
|m_axi_kernel_WSTRB        |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_WLAST        |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_WID          |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_WUSER        |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARVALID      |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARREADY      |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARADDR       |  out|   32|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARID         |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARLEN        |  out|    8|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARSIZE       |  out|    3|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARBURST      |  out|    2|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARLOCK       |  out|    2|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARCACHE      |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARPROT       |  out|    3|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARQOS        |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARREGION     |  out|    4|       m_axi|             kernel|       pointer|
|m_axi_kernel_ARUSER       |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_RVALID       |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_RREADY       |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_RDATA        |   in|   32|       m_axi|             kernel|       pointer|
|m_axi_kernel_RLAST        |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_RID          |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_RUSER        |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_RRESP        |   in|    2|       m_axi|             kernel|       pointer|
|m_axi_kernel_BVALID       |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_BREADY       |  out|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_BRESP        |   in|    2|       m_axi|             kernel|       pointer|
|m_axi_kernel_BID          |   in|    1|       m_axi|             kernel|       pointer|
|m_axi_kernel_BUSER        |   in|    1|       m_axi|             kernel|       pointer|
+--------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 51 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.00ns)   --->   "%padding_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %padding"   --->   Operation 52 'read' 'padding_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%stride_col_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stride_col"   --->   Operation 53 'read' 'stride_col_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%stride_row_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stride_row"   --->   Operation 54 'read' 'stride_row_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%kernel_dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %kernel_dim"   --->   Operation 55 'read' 'kernel_dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%kernel_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %kernel_offset"   --->   Operation 56 'read' 'kernel_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %cols"   --->   Operation 57 'read' 'cols_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %rows"   --->   Operation 58 'read' 'rows_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%image_in_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_in_offset"   --->   Operation 59 'read' 'image_in_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%image_out_offset_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %image_out_offset"   --->   Operation 60 'read' 'image_out_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sum_1_loc = alloca i32 1"   --->   Operation 61 'alloca' 'sum_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 62 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln7_1 = trunc i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 63 'trunc' 'trunc_ln7_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%div = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %kernel_dim_read, i32 1, i32 31"   --->   Operation 64 'partselect' 'div' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty = trunc i32 %rows_read"   --->   Operation 65 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%empty_40 = trunc i32 %cols_read"   --->   Operation 66 'trunc' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 0, i32 %row" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 67 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i32 %kernel_dim_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 68 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (6.91ns)   --->   "%mul_ln7 = mul i64 %zext_ln7, i64 %zext_ln7" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 69 'mul' 'mul_ln7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 70 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 10000000, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_out"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 10000000, void @empty_5, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_in"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 1000, void @empty_6, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out_offset, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_18, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out_offset, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in_offset, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_0, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in_offset, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_9, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_10, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_offset, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_11, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_offset, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kernel_dim"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_dim, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_12, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_dim, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stride_row"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride_row, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_13, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride_row, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stride_col"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride_col, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_14, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stride_col, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %padding"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %padding, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_16, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %padding, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_15, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%div_cast = zext i31 %div"   --->   Operation 102 'zext' 'div_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (2.49ns)   --->   "%newRow_4 = add i30 %trunc_ln7_1, i30 1073741823" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 103 'add' 'newRow_4' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%mul_i = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %empty, i1 0"   --->   Operation 104 'bitconcatenate' 'mul_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (2.49ns)   --->   "%newCol_2 = add i30 %trunc_ln7, i30 1073741823" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 105 'add' 'newCol_2' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%mul35_i = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %empty_40, i1 0"   --->   Operation 106 'bitconcatenate' 'mul35_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/2] (6.91ns)   --->   "%mul_ln7 = mul i64 %zext_ln7, i64 %zext_ln7" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 107 'mul' 'mul_ln7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.cond" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 108 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%row_2 = load i32 %row" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 109 'load' 'row_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (2.55ns)   --->   "%icmp_ln28 = icmp_ult  i32 %row_2, i32 %rows_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 110 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.end38, void %img_cols" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 111 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 112 'specloopname' 'specloopname_ln28' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (2.55ns)   --->   "%add = sub i32 %row_2, i32 %div_cast" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 113 'sub' 'add' <Predicate = (icmp_ln28)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.58ns)   --->   "%br_ln30 = br void %for.cond1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:30]   --->   Operation 114 'br' 'br_ln30' <Predicate = (icmp_ln28)> <Delay = 1.58>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln54 = ret" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:54]   --->   Operation 115 'ret' 'ret_ln54' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%col = phi i32 0, void %img_cols, i32 %col_1, void %ker_rows"   --->   Operation 116 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (2.55ns)   --->   "%icmp_ln30 = icmp_ult  i32 %col, i32 %cols_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:30]   --->   Operation 117 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc36, void %ker_rows" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:30]   --->   Operation 118 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln7 = call void @LinearImageFilter_Pipeline_ker_rows_ker_cols, i32 %kernel, i32 %image_in, i64 %mul_ln7, i8 %padding_read, i32 %kernel_dim_read, i32 %add, i32 %rows_read, i30 %newRow_4, i32 %col, i31 %div, i32 %cols_read, i30 %trunc_ln7, i32 %image_in_offset_read, i32 %kernel_offset_read, i30 %newCol_2, i30 %mul_i, i30 %mul35_i, i32 %sum_1_loc" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 119 'call' 'call_ln7' <Predicate = (icmp_ln30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 120 [36/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 120 'udiv' 'udiv_ln50' <Predicate = (icmp_ln30)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [36/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 121 'udiv' 'udiv_ln50_1' <Predicate = (icmp_ln30)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [36/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 122 'udiv' 'udiv_ln50_2' <Predicate = (icmp_ln30)> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (2.55ns)   --->   "%col_1 = add i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:30]   --->   Operation 123 'add' 'col_1' <Predicate = (icmp_ln30)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (2.55ns)   --->   "%row_3 = add i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 124 'add' 'row_3' <Predicate = (!icmp_ln30)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (1.58ns)   --->   "%store_ln28 = store i32 %row_3, i32 %row" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 125 'store' 'store_ln28' <Predicate = (!icmp_ln30)> <Delay = 1.58>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.cond" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:28]   --->   Operation 126 'br' 'br_ln28' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln7 = call void @LinearImageFilter_Pipeline_ker_rows_ker_cols, i32 %kernel, i32 %image_in, i64 %mul_ln7, i8 %padding_read, i32 %kernel_dim_read, i32 %add, i32 %rows_read, i30 %newRow_4, i32 %col, i31 %div, i32 %cols_read, i30 %trunc_ln7, i32 %image_in_offset_read, i32 %kernel_offset_read, i30 %newCol_2, i30 %mul_i, i30 %mul35_i, i32 %sum_1_loc" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:7]   --->   Operation 127 'call' 'call_ln7' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 128 [35/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 128 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [35/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 129 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [35/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 130 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 131 [34/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 131 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [34/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 132 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [34/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 133 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 134 [33/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 134 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [33/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 135 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [33/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 136 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 137 [32/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 137 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [32/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 138 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [32/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 139 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 140 [31/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 140 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [31/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 141 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [31/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 142 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 143 [30/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 143 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [30/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 144 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [30/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 145 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 146 [29/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 146 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [29/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 147 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [29/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 148 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 149 [28/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 149 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [28/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 150 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [28/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 151 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 152 [27/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 152 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [27/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 153 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [27/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 154 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 155 [26/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 155 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [26/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 156 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [26/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 157 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 158 [25/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 158 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 159 [25/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 159 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [25/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 160 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 161 [24/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 161 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [24/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 162 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [24/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 163 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 164 [23/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 164 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 165 [23/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 165 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 166 [23/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 166 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 167 [22/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 167 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 168 [22/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 168 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 169 [22/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 169 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 170 [21/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 170 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 171 [21/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 171 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 172 [21/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 172 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 173 [20/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 173 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 174 [20/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 174 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 175 [20/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 175 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 176 [19/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 176 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 177 [19/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 177 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 178 [19/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 178 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 179 [18/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 179 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 180 [18/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 180 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 181 [18/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 181 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.13>
ST_24 : Operation 182 [17/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 182 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 183 [17/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 183 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 184 [17/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 184 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 185 [16/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 185 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 186 [16/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 186 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 187 [16/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 187 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 188 [15/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 188 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 189 [15/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 189 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 190 [15/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 190 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 191 [14/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 191 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 192 [14/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 192 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 193 [14/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 193 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 194 [13/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 194 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 195 [13/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 195 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 196 [13/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 196 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 197 [12/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 197 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 198 [12/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 198 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 199 [12/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 199 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 200 [11/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 200 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 201 [11/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 201 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 202 [11/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 202 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 203 [10/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 203 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 204 [10/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 204 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 205 [10/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 205 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 206 [9/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 206 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 207 [9/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 207 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 208 [9/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 208 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 209 [8/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 209 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 210 [8/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 210 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 211 [8/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 211 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 212 [7/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 212 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 213 [7/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 213 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 214 [7/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 214 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 215 [6/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 215 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 216 [6/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 216 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 217 [6/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 217 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.13>
ST_36 : Operation 218 [5/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 218 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 219 [5/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 219 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 220 [5/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 220 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.13>
ST_37 : Operation 221 [4/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 221 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 222 [4/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 222 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 223 [4/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 223 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.13>
ST_38 : Operation 224 [3/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 224 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 225 [3/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 225 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 226 [3/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 226 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.13>
ST_39 : Operation 227 [2/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 227 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 228 [2/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 228 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 229 [2/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 229 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.13>
ST_40 : Operation 230 [1/36] (4.13ns)   --->   "%udiv_ln50 = udiv i32 %row_2, i32 %stride_row_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 230 'udiv' 'udiv_ln50' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 231 [1/36] (4.13ns)   --->   "%udiv_ln50_1 = udiv i32 %cols_read, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 231 'udiv' 'udiv_ln50_1' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 232 [1/36] (4.13ns)   --->   "%udiv_ln50_2 = udiv i32 %col, i32 %stride_col_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 232 'udiv' 'udiv_ln50_2' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 30> <Delay = 4.13> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.91>
ST_41 : Operation 233 [2/2] (6.91ns)   --->   "%mul_ln50 = mul i32 %udiv_ln50_1, i32 %udiv_ln50" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 233 'mul' 'mul_ln50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.91>
ST_42 : Operation 234 [1/2] (6.91ns)   --->   "%mul_ln50 = mul i32 %udiv_ln50_1, i32 %udiv_ln50" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 234 'mul' 'mul_ln50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i32 %mul_ln50" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 235 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>

State 43 <SV = 42> <Delay = 5.04>
ST_43 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i30 %udiv_ln50_2" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:50]   --->   Operation 236 'trunc' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 237 [1/1] (2.49ns)   --->   "%out_idx = add i30 %trunc_ln50, i30 %trunc_ln50_1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:51]   --->   Operation 237 'add' 'out_idx' <Predicate = true> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %out_idx, i2 0" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:51]   --->   Operation 238 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 239 [1/1] (2.55ns)   --->   "%add_ln51 = add i32 %shl_ln, i32 %image_out_offset_read" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:51]   --->   Operation 239 'add' 'add_ln51' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln51, i32 2, i32 31" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:51]   --->   Operation 240 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i30 %trunc_ln1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:51]   --->   Operation 241 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 242 [1/1] (0.00ns)   --->   "%image_out_addr = getelementptr i32 %image_out, i32 %sext_ln51" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:51]   --->   Operation 242 'getelementptr' 'image_out_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 243 [1/1] (7.30ns)   --->   "%image_out_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %image_out_addr, i32 1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:51]   --->   Operation 243 'writereq' 'image_out_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 244 [1/1] (0.00ns)   --->   "%sum_1_loc_load = load i32 %sum_1_loc"   --->   Operation 244 'load' 'sum_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 245 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %sum_1_loc_load" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:51]   --->   Operation 245 'bitcast' 'bitcast_ln51' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 246 [1/1] (7.30ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %image_out_addr, i32 %bitcast_ln51, i4 15" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:51]   --->   Operation 246 'write' 'write_ln51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 247 [5/5] (7.30ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:51]   --->   Operation 247 'writeresp' 'image_out_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 248 [4/5] (7.30ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:51]   --->   Operation 248 'writeresp' 'image_out_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 249 [3/5] (7.30ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:51]   --->   Operation 249 'writeresp' 'image_out_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 250 [2/5] (7.30ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:51]   --->   Operation 250 'writeresp' 'image_out_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 251 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:30]   --->   Operation 251 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 252 [1/5] (7.30ns)   --->   "%image_out_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %image_out_addr" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:51]   --->   Operation 252 'writeresp' 'image_out_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.cond1" [/home/cristi/Documents/ACES/RC-Project/HLS/LinearImageFiltering.cpp:30]   --->   Operation 253 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ image_out_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ image_in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stride_row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stride_col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ padding]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row                   (alloca        ) [ 011111111111111111111111111111111111111111111111111]
padding_read          (read          ) [ 001111111111111111111111111111111111111111111111111]
stride_col_read       (read          ) [ 001111111111111111111111111111111111111111111111111]
stride_row_read       (read          ) [ 001111111111111111111111111111111111111111111111111]
kernel_dim_read       (read          ) [ 001111111111111111111111111111111111111111111111111]
kernel_offset_read    (read          ) [ 001111111111111111111111111111111111111111111111111]
cols_read             (read          ) [ 001111111111111111111111111111111111111111111111111]
rows_read             (read          ) [ 001111111111111111111111111111111111111111111111111]
image_in_offset_read  (read          ) [ 001111111111111111111111111111111111111111111111111]
image_out_offset_read (read          ) [ 001111111111111111111111111111111111111111111111111]
sum_1_loc             (alloca        ) [ 001111111111111111111111111111111111111111111111111]
trunc_ln7             (trunc         ) [ 001111111111111111111111111111111111111111111111111]
trunc_ln7_1           (trunc         ) [ 001100000000000000000000000000000000000000000000000]
div                   (partselect    ) [ 001111111111111111111111111111111111111111111111111]
empty                 (trunc         ) [ 001100000000000000000000000000000000000000000000000]
empty_40              (trunc         ) [ 001100000000000000000000000000000000000000000000000]
store_ln28            (store         ) [ 000000000000000000000000000000000000000000000000000]
zext_ln7              (zext          ) [ 000100000000000000000000000000000000000000000000000]
spectopmodule_ln7     (spectopmodule ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000000000000000000000000000000000000]
div_cast              (zext          ) [ 000011111111111111111111111111111111111111111111111]
newRow_4              (add           ) [ 000011111111111111111111111111111111111111111111111]
mul_i                 (bitconcatenate) [ 000011111111111111111111111111111111111111111111111]
newCol_2              (add           ) [ 000011111111111111111111111111111111111111111111111]
mul35_i               (bitconcatenate) [ 000011111111111111111111111111111111111111111111111]
mul_ln7               (mul           ) [ 000011111111111111111111111111111111111111111111111]
br_ln28               (br            ) [ 000000000000000000000000000000000000000000000000000]
row_2                 (load          ) [ 000001111111111111111111111111111111111111111111111]
icmp_ln28             (icmp          ) [ 000011111111111111111111111111111111111111111111111]
br_ln28               (br            ) [ 000000000000000000000000000000000000000000000000000]
specloopname_ln28     (specloopname  ) [ 000000000000000000000000000000000000000000000000000]
add                   (sub           ) [ 000001111111111111111111111111111111111111111111111]
br_ln30               (br            ) [ 000011111111111111111111111111111111111111111111111]
ret_ln54              (ret           ) [ 000000000000000000000000000000000000000000000000000]
col                   (phi           ) [ 000001111111111111111111111111111111111110000000000]
icmp_ln30             (icmp          ) [ 000011111111111111111111111111111111111111111111111]
br_ln30               (br            ) [ 000000000000000000000000000000000000000000000000000]
col_1                 (add           ) [ 000011111111111111111111111111111111111111111111111]
row_3                 (add           ) [ 000000000000000000000000000000000000000000000000000]
store_ln28            (store         ) [ 000000000000000000000000000000000000000000000000000]
br_ln28               (br            ) [ 000000000000000000000000000000000000000000000000000]
call_ln7              (call          ) [ 000000000000000000000000000000000000000000000000000]
udiv_ln50             (udiv          ) [ 000000000000000000000000000000000000000001100000000]
udiv_ln50_1           (udiv          ) [ 000000000000000000000000000000000000000001100000000]
udiv_ln50_2           (udiv          ) [ 000000000000000000000000000000000000000001110000000]
mul_ln50              (mul           ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln50            (trunc         ) [ 000000000000000000000000000000000000000000010000000]
trunc_ln50_1          (trunc         ) [ 000000000000000000000000000000000000000000000000000]
out_idx               (add           ) [ 000000000000000000000000000000000000000000000000000]
shl_ln                (bitconcatenate) [ 000000000000000000000000000000000000000000000000000]
add_ln51              (add           ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln1             (partselect    ) [ 000000000000000000000000000000000000000000001000000]
sext_ln51             (sext          ) [ 000000000000000000000000000000000000000000000000000]
image_out_addr        (getelementptr ) [ 000000000000000000000000000000000000000000000111111]
image_out_addr_req    (writereq      ) [ 000000000000000000000000000000000000000000000000000]
sum_1_loc_load        (load          ) [ 000000000000000000000000000000000000000000000000000]
bitcast_ln51          (bitcast       ) [ 000000000000000000000000000000000000000000000000000]
write_ln51            (write         ) [ 000000000000000000000000000000000000000000000000000]
specloopname_ln30     (specloopname  ) [ 000000000000000000000000000000000000000000000000000]
image_out_addr_resp   (writeresp     ) [ 000000000000000000000000000000000000000000000000000]
br_ln30               (br            ) [ 000011111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="image_out_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="image_in_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rows">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cols">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_dim">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_dim"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stride_row">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride_row"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="stride_col">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stride_col"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="padding">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LinearImageFilter_Pipeline_ker_rows_ker_cols"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="row_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="sum_1_loc_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_1_loc/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="padding_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="padding_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="stride_col_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stride_col_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="stride_row_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stride_row_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="kernel_dim_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_dim_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="kernel_offset_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_offset_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="cols_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="rows_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="image_in_offset_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_in_offset_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="image_out_offset_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="42"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_out_offset_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_writeresp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="image_out_addr_req/44 image_out_addr_resp/46 "/>
</bind>
</comp>

<comp id="189" class="1004" name="write_ln51_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="0" index="2" bw="32" slack="0"/>
<pin id="193" dir="0" index="3" bw="1" slack="0"/>
<pin id="194" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/45 "/>
</bind>
</comp>

<comp id="198" class="1005" name="col_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="col_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="0" index="3" bw="64" slack="2"/>
<pin id="215" dir="0" index="4" bw="8" slack="4"/>
<pin id="216" dir="0" index="5" bw="32" slack="4"/>
<pin id="217" dir="0" index="6" bw="32" slack="1"/>
<pin id="218" dir="0" index="7" bw="32" slack="4"/>
<pin id="219" dir="0" index="8" bw="30" slack="2"/>
<pin id="220" dir="0" index="9" bw="32" slack="0"/>
<pin id="221" dir="0" index="10" bw="31" slack="4"/>
<pin id="222" dir="0" index="11" bw="32" slack="4"/>
<pin id="223" dir="0" index="12" bw="30" slack="4"/>
<pin id="224" dir="0" index="13" bw="32" slack="4"/>
<pin id="225" dir="0" index="14" bw="32" slack="4"/>
<pin id="226" dir="0" index="15" bw="30" slack="2"/>
<pin id="227" dir="0" index="16" bw="30" slack="2"/>
<pin id="228" dir="0" index="17" bw="30" slack="2"/>
<pin id="229" dir="0" index="18" bw="32" slack="4"/>
<pin id="230" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln7/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln7/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln50/41 mul17/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="trunc_ln7_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln7_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_1/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="div_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="31" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="0" index="3" bw="6" slack="0"/>
<pin id="256" dir="1" index="4" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="empty_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="empty_40_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_40/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln28_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln7_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="div_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="2"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div_cast/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="newRow_4_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="30" slack="2"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newRow_4/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="mul_i_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="30" slack="0"/>
<pin id="289" dir="0" index="1" bw="29" slack="2"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul_i/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="newCol_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="30" slack="2"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="newCol_2/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="mul35_i_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="30" slack="0"/>
<pin id="301" dir="0" index="1" bw="29" slack="2"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="30" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul35_i/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="row_2_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="3"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_2/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln28_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="3"/>
<pin id="312" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="31" slack="1"/>
<pin id="317" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="add/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln30_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="4"/>
<pin id="322" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="2"/>
<pin id="326" dir="0" index="1" bw="32" slack="4"/>
<pin id="327" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln50/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="4"/>
<pin id="330" dir="0" index="1" bw="32" slack="4"/>
<pin id="331" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln50_1/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="4"/>
<pin id="335" dir="1" index="2" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln50_2/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="col_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="4"/>
<pin id="340" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_1/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="row_3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="1" bw="32" slack="4"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_3/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln28_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="4"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="trunc_ln50_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/42 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln50_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="30" slack="3"/>
<pin id="357" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50_1/43 "/>
</bind>
</comp>

<comp id="358" class="1004" name="out_idx_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="30" slack="1"/>
<pin id="360" dir="0" index="1" bw="30" slack="0"/>
<pin id="361" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_idx/43 "/>
</bind>
</comp>

<comp id="363" class="1004" name="shl_ln_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="30" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/43 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln51_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="42"/>
<pin id="374" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/43 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="30" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="3" slack="0"/>
<pin id="380" dir="0" index="3" bw="6" slack="0"/>
<pin id="381" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/43 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln51_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="30" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln51/44 "/>
</bind>
</comp>

<comp id="389" class="1004" name="image_out_addr_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_out_addr/44 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sum_1_loc_load_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="44"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_1_loc_load/45 "/>
</bind>
</comp>

<comp id="399" class="1004" name="bitcast_ln51_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51/45 "/>
</bind>
</comp>

<comp id="404" class="1005" name="row_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="411" class="1005" name="padding_read_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="4"/>
<pin id="413" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="padding_read "/>
</bind>
</comp>

<comp id="416" class="1005" name="stride_col_read_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="4"/>
<pin id="418" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="stride_col_read "/>
</bind>
</comp>

<comp id="423" class="1005" name="stride_row_read_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="4"/>
<pin id="425" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="stride_row_read "/>
</bind>
</comp>

<comp id="429" class="1005" name="kernel_dim_read_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_dim_read "/>
</bind>
</comp>

<comp id="435" class="1005" name="kernel_offset_read_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="4"/>
<pin id="437" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="kernel_offset_read "/>
</bind>
</comp>

<comp id="440" class="1005" name="cols_read_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="4"/>
<pin id="442" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="447" class="1005" name="rows_read_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="3"/>
<pin id="449" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="453" class="1005" name="image_in_offset_read_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="4"/>
<pin id="455" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="image_in_offset_read "/>
</bind>
</comp>

<comp id="458" class="1005" name="image_out_offset_read_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="42"/>
<pin id="460" dir="1" index="1" bw="32" slack="42"/>
</pin_list>
<bind>
<opset="image_out_offset_read "/>
</bind>
</comp>

<comp id="463" class="1005" name="sum_1_loc_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="4"/>
<pin id="465" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sum_1_loc "/>
</bind>
</comp>

<comp id="469" class="1005" name="trunc_ln7_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="30" slack="2"/>
<pin id="471" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="475" class="1005" name="trunc_ln7_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="30" slack="2"/>
<pin id="477" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln7_1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="div_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="31" slack="2"/>
<pin id="482" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="486" class="1005" name="empty_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="29" slack="2"/>
<pin id="488" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="491" class="1005" name="empty_40_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="29" slack="2"/>
<pin id="493" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="empty_40 "/>
</bind>
</comp>

<comp id="496" class="1005" name="zext_ln7_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="1"/>
<pin id="498" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln7 "/>
</bind>
</comp>

<comp id="502" class="1005" name="div_cast_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div_cast "/>
</bind>
</comp>

<comp id="507" class="1005" name="newRow_4_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="30" slack="2"/>
<pin id="509" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="newRow_4 "/>
</bind>
</comp>

<comp id="512" class="1005" name="mul_i_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="30" slack="2"/>
<pin id="514" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="517" class="1005" name="newCol_2_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="30" slack="2"/>
<pin id="519" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="newCol_2 "/>
</bind>
</comp>

<comp id="522" class="1005" name="mul35_i_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="30" slack="2"/>
<pin id="524" dir="1" index="1" bw="30" slack="2"/>
</pin_list>
<bind>
<opset="mul35_i "/>
</bind>
</comp>

<comp id="527" class="1005" name="mul_ln7_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="2"/>
<pin id="529" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln7 "/>
</bind>
</comp>

<comp id="532" class="1005" name="row_2_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="2"/>
<pin id="534" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="row_2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="add_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="548" class="1005" name="col_1_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="col_1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="udiv_ln50_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="1"/>
<pin id="555" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln50 "/>
</bind>
</comp>

<comp id="558" class="1005" name="udiv_ln50_1_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln50_1 "/>
</bind>
</comp>

<comp id="563" class="1005" name="udiv_ln50_2_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="30" slack="3"/>
<pin id="565" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="udiv_ln50_2 "/>
</bind>
</comp>

<comp id="568" class="1005" name="trunc_ln50_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="30" slack="1"/>
<pin id="570" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln50 "/>
</bind>
</comp>

<comp id="573" class="1005" name="trunc_ln1_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="30" slack="1"/>
<pin id="575" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="578" class="1005" name="image_out_addr_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_out_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="110" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="24" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="112" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="114" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="197"><net_src comp="116" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="202" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="231"><net_src comp="100" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="232"><net_src comp="4" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="233"><net_src comp="2" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="234"><net_src comp="202" pin="4"/><net_sink comp="210" pin=9"/></net>

<net id="246"><net_src comp="158" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="164" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="146" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="32" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="264"><net_src comp="164" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="158" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="274" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="286"><net_src comp="90" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="92" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="94" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="298"><net_src comp="90" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="92" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="94" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="313"><net_src comp="306" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="306" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="202" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="336"><net_src comp="202" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="202" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="350"><net_src comp="342" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="239" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="362"><net_src comp="355" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="102" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="358" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="104" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="382"><net_src comp="106" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="371" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="108" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="32" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="393"><net_src comp="0" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="395"><net_src comp="389" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="402"><net_src comp="396" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="407"><net_src comp="120" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="414"><net_src comp="128" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="210" pin=4"/></net>

<net id="419"><net_src comp="134" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="426"><net_src comp="140" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="432"><net_src comp="146" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="210" pin=5"/></net>

<net id="438"><net_src comp="152" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="210" pin=14"/></net>

<net id="443"><net_src comp="158" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="210" pin=11"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="450"><net_src comp="164" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="210" pin=7"/></net>

<net id="456"><net_src comp="170" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="210" pin=13"/></net>

<net id="461"><net_src comp="176" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="466"><net_src comp="124" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="210" pin=18"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="472"><net_src comp="243" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="210" pin=12"/></net>

<net id="478"><net_src comp="247" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="483"><net_src comp="251" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="210" pin=10"/></net>

<net id="489"><net_src comp="261" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="494"><net_src comp="265" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="499"><net_src comp="274" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="505"><net_src comp="279" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="510"><net_src comp="282" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="210" pin=8"/></net>

<net id="515"><net_src comp="287" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="210" pin=16"/></net>

<net id="520"><net_src comp="294" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="210" pin=15"/></net>

<net id="525"><net_src comp="299" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="210" pin=17"/></net>

<net id="530"><net_src comp="235" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="210" pin=3"/></net>

<net id="535"><net_src comp="306" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="543"><net_src comp="314" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="210" pin=6"/></net>

<net id="551"><net_src comp="337" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="556"><net_src comp="324" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="561"><net_src comp="328" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="566"><net_src comp="332" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="571"><net_src comp="351" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="576"><net_src comp="376" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="581"><net_src comp="389" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="182" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: image_out | {44 45 46 47 48 49 50 }
 - Input state : 
	Port: LinearImageFilter : image_in | {5 6 }
	Port: LinearImageFilter : kernel | {5 6 }
	Port: LinearImageFilter : image_out_offset | {1 }
	Port: LinearImageFilter : image_in_offset | {1 }
	Port: LinearImageFilter : rows | {1 }
	Port: LinearImageFilter : cols | {1 }
	Port: LinearImageFilter : kernel_offset | {1 }
	Port: LinearImageFilter : kernel_dim | {1 }
	Port: LinearImageFilter : stride_row | {1 }
	Port: LinearImageFilter : stride_col | {1 }
	Port: LinearImageFilter : padding | {1 }
  - Chain level:
	State 1
		store_ln28 : 1
	State 2
		mul_ln7 : 1
	State 3
	State 4
		icmp_ln28 : 1
		br_ln28 : 2
		add : 1
	State 5
		icmp_ln30 : 1
		br_ln30 : 2
		call_ln7 : 1
		udiv_ln50_2 : 1
		col_1 : 1
		store_ln28 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
		trunc_ln50 : 1
	State 43
		out_idx : 1
		shl_ln : 2
		add_ln51 : 3
		trunc_ln1 : 4
	State 44
		image_out_addr : 1
		image_out_addr_req : 2
	State 45
		bitcast_ln51 : 1
		write_ln51 : 2
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_210 |    11   |   7.94  |   2301  |   2347  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                        grp_fu_324                       |    0    |    0    |   394   |   238   |
|   udiv   |                        grp_fu_328                       |    0    |    0    |   394   |   238   |
|          |                        grp_fu_332                       |    0    |    0    |   394   |   238   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                        grp_fu_235                       |    4    |    0    |   165   |    50   |
|          |                        grp_fu_239                       |    3    |    0    |   165   |    50   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                     newRow_4_fu_282                     |    0    |    0    |    0    |    37   |
|          |                     newCol_2_fu_294                     |    0    |    0    |    0    |    37   |
|    add   |                       col_1_fu_337                      |    0    |    0    |    0    |    39   |
|          |                       row_3_fu_342                      |    0    |    0    |    0    |    39   |
|          |                      out_idx_fu_358                     |    0    |    0    |    0    |    37   |
|          |                     add_ln51_fu_371                     |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                     icmp_ln28_fu_309                    |    0    |    0    |    0    |    39   |
|          |                     icmp_ln30_fu_319                    |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                        add_fu_314                       |    0    |    0    |    0    |    39   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                 padding_read_read_fu_128                |    0    |    0    |    0    |    0    |
|          |               stride_col_read_read_fu_134               |    0    |    0    |    0    |    0    |
|          |               stride_row_read_read_fu_140               |    0    |    0    |    0    |    0    |
|          |               kernel_dim_read_read_fu_146               |    0    |    0    |    0    |    0    |
|   read   |              kernel_offset_read_read_fu_152             |    0    |    0    |    0    |    0    |
|          |                  cols_read_read_fu_158                  |    0    |    0    |    0    |    0    |
|          |                  rows_read_read_fu_164                  |    0    |    0    |    0    |    0    |
|          |             image_in_offset_read_read_fu_170            |    0    |    0    |    0    |    0    |
|          |            image_out_offset_read_read_fu_176            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                   grp_writeresp_fu_182                  |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   write  |                 write_ln51_write_fu_189                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                     trunc_ln7_fu_243                    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln7_1_fu_247                   |    0    |    0    |    0    |    0    |
|   trunc  |                       empty_fu_261                      |    0    |    0    |    0    |    0    |
|          |                     empty_40_fu_265                     |    0    |    0    |    0    |    0    |
|          |                    trunc_ln50_fu_351                    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln50_1_fu_355                   |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|partselect|                        div_fu_251                       |    0    |    0    |    0    |    0    |
|          |                     trunc_ln1_fu_376                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                     zext_ln7_fu_274                     |    0    |    0    |    0    |    0    |
|          |                     div_cast_fu_279                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|          |                       mul_i_fu_287                      |    0    |    0    |    0    |    0    |
|bitconcatenate|                      mul35_i_fu_299                     |    0    |    0    |    0    |    0    |
|          |                      shl_ln_fu_363                      |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                     sext_ln51_fu_386                    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                         |    18   |   7.94  |   3813  |   3506  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         add_reg_540         |   32   |
|        col_1_reg_548        |   32   |
|         col_reg_198         |   32   |
|      cols_read_reg_440      |   32   |
|       div_cast_reg_502      |   32   |
|         div_reg_480         |   31   |
|       empty_40_reg_491      |   29   |
|        empty_reg_486        |   29   |
| image_in_offset_read_reg_453|   32   |
|    image_out_addr_reg_578   |   32   |
|image_out_offset_read_reg_458|   32   |
|   kernel_dim_read_reg_429   |   32   |
|  kernel_offset_read_reg_435 |   32   |
|       mul35_i_reg_522       |   30   |
|        mul_i_reg_512        |   30   |
|       mul_ln7_reg_527       |   64   |
|       newCol_2_reg_517      |   30   |
|       newRow_4_reg_507      |   30   |
|     padding_read_reg_411    |    8   |
|        row_2_reg_532        |   32   |
|         row_reg_404         |   32   |
|      rows_read_reg_447      |   32   |
|   stride_col_read_reg_416   |   32   |
|   stride_row_read_reg_423   |   32   |
|      sum_1_loc_reg_463      |   32   |
|      trunc_ln1_reg_573      |   30   |
|      trunc_ln50_reg_568     |   30   |
|     trunc_ln7_1_reg_475     |   30   |
|      trunc_ln7_reg_469      |   30   |
|     udiv_ln50_1_reg_558     |   32   |
|     udiv_ln50_2_reg_563     |   30   |
|      udiv_ln50_reg_553      |   32   |
|       zext_ln7_reg_496      |   64   |
+-----------------------------+--------+
|            Total            |  1071  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_182 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_182 |  p1  |   2  |  32  |   64   ||    9    |
|      col_reg_198     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_235      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_235      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   258  ||   7.94  ||    36   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    7   |  3813  |  3506  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |  1071  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   15   |  4884  |  3542  |
+-----------+--------+--------+--------+--------+
