Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Mon Sep 18 17:27:32 2023

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20.000} -waveform {0.000 10.000}

IO Constraint :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME         | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| key_col[0]       | output            | P4      | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_col[1]       | output            | U2      | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_col[2]       | output            | U1      | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_col[3]       | output            | P3      | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[0]           | output            | M11     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[1]           | output            | N11     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[2]           | output            | T12     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[3]           | output            | V12     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[4]           | output            | U8      | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[5]           | output            | V8      | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[6]           | output            | U7      | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| led[7]           | output            | V7      | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| seg_led_t[0]     | output            | R5      | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| seg_led_t[1]     | output            | T6      | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| seg_led_t[2]     | output            | R8      | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| seg_led_t[3]     | output            | T5      | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| seg_led_t[4]     | output            | P7      | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| seg_led_t[5]     | output            | P8      | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| seg_led_t[6]     | output            | U13     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| seg_led_t[7]     | output            | N7      | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sel_t[0]         | output            | V6      | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sel_t[1]         | output            | V13     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sel_t[2]         | output            | T8      | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sel_t[3]         | output            | N6      | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_row[0]       | input             | L6      | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_row[1]       | input             | M3      | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_row[2]       | input             | M1      | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| key_row[3]       | input             | M5      | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| swi[0]           | input             | P1      | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| swi[1]           | input             | T1      | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| swi[2]           | input             | P2      | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| swi[3]           | input             | T2      | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| swi[4]           | input             | L1      | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| swi[5]           | input             | N1      | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| swi[6]           | input             | L2      | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| swi[7]           | input             | N2      | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk          | input             | V9      | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n        | input             | C4      | 1.2       | LVCMOS12       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | sys_clk_ibuf        | clkbufg_0         | ntclkbufg_0     | 81         
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+------------------------------------------------------+
| Net_Name         | Rst_Source_Inst     | Fanout     
+------------------------------------------------------+
| u_key_4x4/N0     | u_key_4x4/N0        | 81         
+------------------------------------------------------+


CE Signal:
+------------------------------------------------------------+
| Net_Name             | CE_Source_Inst        | Fanout     
+------------------------------------------------------------+
| u_key_4x4/N249       | u_key_4x4/N249_18     | 32         
| u_key_4x4/N292       | u_key_4x4/N292        | 4          
| u_key_4x4/N373       | u_key_4x4/N373        | 8          
| u_key_4x4/N436       | u_key_4x4/N436        | 5          
| u_key_4x4/del_en     | u_key_4x4/del_en      | 6          
+------------------------------------------------------------+


Other High Fanout Signal:
+----------------------------------------------------------------------------+
| Net_Name                      | Driver                       | Fanout     
+----------------------------------------------------------------------------+
| ntclkbufg_0                   | clkbufg_0                    | 81         
| u_key_4x4/N0                  | u_key_4x4/N0                 | 81         
| u_key_4x4/N4                  | u_key_4x4/N3.eq_1            | 33         
| u_key_4x4/N249                | u_key_4x4/N249_18            | 32         
| u_key_4x4/del_en              | u_key_4x4/del_en             | 10         
| u_key_4x4/state_reg [0]       | u_key_4x4/state_reg[0]       | 8          
| u_key_4x4/N373                | u_key_4x4/N373               | 8          
| u_seg_led/N122 [7]            | u_seg_led/N122_54            | 8          
| nt_key_row[3]                 | key_row_ibuf[3]              | 8          
| nt_key_row[2]                 | key_row_ibuf[2]              | 8          
| nt_key_row[1]                 | key_row_ibuf[1]              | 8          
| nt_key_row[0]                 | key_row_ibuf[0]              | 8          
| key_value[3]                  | u_key_4x4/key_value[3]       | 7          
| key_value[0]                  | u_key_4x4/key_value[0]       | 7          
| key_value[1]                  | u_key_4x4/key_value[1]       | 7          
| key_value[2]                  | u_key_4x4/key_value[2]       | 7          
| u_key_4x4/N213                | u_key_4x4/N213_4             | 7          
| u_key_4x4/key_flag_row        | u_key_4x4/key_flag_row       | 6          
| u_key_4x4/key_col_reg [3]     | u_key_4x4/key_col_reg[3]     | 5          
| u_key_4x4/key_col_reg [2]     | u_key_4x4/key_col_reg[2]     | 5          
| u_key_4x4/key_col_reg [1]     | u_key_4x4/key_col_reg[1]     | 5          
| u_key_4x4/key_col_reg [0]     | u_key_4x4/key_col_reg[0]     | 5          
| u_key_4x4/N436                | u_key_4x4/N436               | 5          
| u_key_4x4/delay_cnt [0]       | u_key_4x4/delay_cnt[0]       | 5          
| u_key_4x4/key_row_reg [3]     | u_key_4x4/key_row_reg[3]     | 5          
| u_key_4x4/key_row_reg [0]     | u_key_4x4/key_row_reg[0]     | 5          
| u_key_4x4/key_row_reg [1]     | u_key_4x4/key_row_reg[1]     | 5          
| u_key_4x4/key_row_reg [2]     | u_key_4x4/key_row_reg[2]     | 5          
| u_key_4x4/delay_cnt [29]      | u_key_4x4/delay_cnt[29]      | 4          
| u_key_4x4/delay_cnt [27]      | u_key_4x4/delay_cnt[27]      | 4          
| u_key_4x4/delay_cnt [26]      | u_key_4x4/delay_cnt[26]      | 4          
| u_key_4x4/delay_cnt [25]      | u_key_4x4/delay_cnt[25]      | 4          
| u_key_4x4/delay_cnt [30]      | u_key_4x4/delay_cnt[30]      | 4          
| u_key_4x4/delay_cnt [31]      | u_key_4x4/delay_cnt[31]      | 4          
| u_key_4x4/N292                | u_key_4x4/N292               | 4          
| u_key_4x4/state_reg [5]       | u_key_4x4/state_reg[5]       | 4          
| key_flag                      | u_key_4x4/key_flag           | 4          
| u_key_4x4/delay_cnt [28]      | u_key_4x4/delay_cnt[28]      | 4          
| nt_sel_t[0]                   | u_seg_led/N0[0]              | 4          
| u_key_4x4/state_reg [3]       | u_key_4x4/state_reg[3]       | 3          
| u_key_4x4/state_reg [2]       | u_key_4x4/state_reg[2]       | 3          
| u_key_4x4/state_reg [1]       | u_key_4x4/state_reg[1]       | 3          
| u_key_4x4/delay_cnt [1]       | u_key_4x4/delay_cnt[1]       | 3          
| u_key_4x4/delay_cnt [3]       | u_key_4x4/delay_cnt[3]       | 3          
| u_key_4x4/delay_cnt [4]       | u_key_4x4/delay_cnt[4]       | 3          
| u_key_4x4/delay_cnt [5]       | u_key_4x4/delay_cnt[5]       | 3          
| u_key_4x4/delay_cnt [24]      | u_key_4x4/delay_cnt[24]      | 3          
| u_key_4x4/delay_cnt [23]      | u_key_4x4/delay_cnt[23]      | 3          
| u_key_4x4/delay_cnt [22]      | u_key_4x4/delay_cnt[22]      | 3          
| u_key_4x4/delay_cnt [21]      | u_key_4x4/delay_cnt[21]      | 3          
| u_key_4x4/delay_cnt [20]      | u_key_4x4/delay_cnt[20]      | 3          
| u_key_4x4/delay_cnt [19]      | u_key_4x4/delay_cnt[19]      | 3          
| u_key_4x4/delay_cnt [18]      | u_key_4x4/delay_cnt[18]      | 3          
| u_key_4x4/delay_cnt [17]      | u_key_4x4/delay_cnt[17]      | 3          
| u_key_4x4/delay_cnt [16]      | u_key_4x4/delay_cnt[16]      | 3          
| u_key_4x4/delay_cnt [15]      | u_key_4x4/delay_cnt[15]      | 3          
| u_key_4x4/delay_cnt [14]      | u_key_4x4/delay_cnt[14]      | 3          
| u_key_4x4/delay_cnt [13]      | u_key_4x4/delay_cnt[13]      | 3          
| u_key_4x4/delay_cnt [12]      | u_key_4x4/delay_cnt[12]      | 3          
| u_key_4x4/delay_cnt [11]      | u_key_4x4/delay_cnt[11]      | 3          
| u_key_4x4/delay_cnt [10]      | u_key_4x4/delay_cnt[10]      | 3          
| u_key_4x4/delay_cnt [9]       | u_key_4x4/delay_cnt[9]       | 3          
| u_key_4x4/delay_cnt [8]       | u_key_4x4/delay_cnt[8]       | 3          
| u_key_4x4/delay_cnt [7]       | u_key_4x4/delay_cnt[7]       | 3          
| u_key_4x4/delay_cnt [6]       | u_key_4x4/delay_cnt[6]       | 3          
| u_key_4x4/del_cnt [0]         | u_key_4x4/del_cnt[0]         | 3          
| nt_key_col[3]                 | u_key_4x4/key_col[3]         | 2          
| nt_key_col[2]                 | u_key_4x4/key_col[2]         | 2          
| nt_key_col[1]                 | u_key_4x4/key_col[1]         | 2          
| u_key_4x4/delay_cnt [2]       | u_key_4x4/delay_cnt[2]       | 2          
| nt_key_col[0]                 | u_key_4x4/key_col[0]         | 2          
| u_key_4x4/del_cnt [1]         | u_key_4x4/del_cnt[1]         | 2          
| u_key_4x4/_N676               | u_key_4x4/N249_34            | 2          
| u_key_4x4/_N674               | u_key_4x4/N249_13            | 2          
| u_key_4x4/N286                | u_key_4x4/N286               | 2          
| u_key_4x4/N284                | u_key_4x4/N284               | 2          
| u_key_4x4/N282                | u_key_4x4/N282               | 2          
| u_key_4x4/state_reg [4]       | u_key_4x4/state_reg[4]       | 2          
| u_key_4x4/N3.co [0]           | u_key_4x4/N3.eq_0            | 1          
| u_key_4x4/N10_1.co [1]        | u_key_4x4/N10_1.fsub_1       | 1          
| u_key_4x4/N10_1.co [2]        | u_key_4x4/N10_1.fsub_2       | 1          
| u_key_4x4/N10_1.co [3]        | u_key_4x4/N10_1.fsub_3       | 1          
| u_key_4x4/N10_1.co [4]        | u_key_4x4/N10_1.fsub_4       | 1          
| u_key_4x4/N10_1.co [5]        | u_key_4x4/N10_1.fsub_5       | 1          
| u_key_4x4/N10_1.co [6]        | u_key_4x4/N10_1.fsub_6       | 1          
| u_key_4x4/N10_1.co [7]        | u_key_4x4/N10_1.fsub_7       | 1          
| u_key_4x4/N10_1.co [8]        | u_key_4x4/N10_1.fsub_8       | 1          
| u_key_4x4/N10_1.co [9]        | u_key_4x4/N10_1.fsub_9       | 1          
| u_key_4x4/N10_1.co [10]       | u_key_4x4/N10_1.fsub_10      | 1          
| u_key_4x4/N10_1.co [11]       | u_key_4x4/N10_1.fsub_11      | 1          
| u_key_4x4/N10_1.co [12]       | u_key_4x4/N10_1.fsub_12      | 1          
| u_key_4x4/N10_1.co [13]       | u_key_4x4/N10_1.fsub_13      | 1          
| u_key_4x4/N10_1.co [14]       | u_key_4x4/N10_1.fsub_14      | 1          
| u_key_4x4/N10_1.co [15]       | u_key_4x4/N10_1.fsub_15      | 1          
| u_key_4x4/N10_1.co [16]       | u_key_4x4/N10_1.fsub_16      | 1          
| u_key_4x4/N10_1.co [17]       | u_key_4x4/N10_1.fsub_17      | 1          
| u_key_4x4/N10_1.co [18]       | u_key_4x4/N10_1.fsub_18      | 1          
| u_key_4x4/N10_1.co [19]       | u_key_4x4/N10_1.fsub_19      | 1          
| u_key_4x4/N10_1.co [20]       | u_key_4x4/N10_1.fsub_20      | 1          
| u_key_4x4/N10_1.co [21]       | u_key_4x4/N10_1.fsub_21      | 1          
+----------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 81       | 33840         | 1                  
| LUT                   | 97       | 22560         | 1                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 0        | 60            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 38       | 226           | 17                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 4             | 0                  
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 1        | 30            | 4                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.03 sec.


Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                   
+---------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/synthesize/top_matrix_keyboard_syn.adf     
| Output     | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/device_map/top_matrix_keyboard_map.adf     
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/device_map/top_matrix_keyboard_dmr.prt     
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/device_map/top_matrix_keyboard.dmr         
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_matrix_keyboard/prj/device_map/dmr.db                          
+---------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 209 MB
Total CPU time to dev_map completion : 0h:0m:2s
Process Total CPU time to dev_map completion : 0h:0m:2s
Total real time to dev_map completion : 0h:0m:3s
