// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Layer4_FC,hls_ip_2018_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xazu3eg-sfvc784-1-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.645000,HLS_SYN_LAT=708,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=1,HLS_SYN_FF=3038,HLS_SYN_LUT=4930,HLS_VERSION=2018_3}" *)

module Layer4_FC (
        ap_clk,
        ap_rst_n,
        a_Data_TDATA,
        a_Data_TVALID,
        a_Data_TREADY,
        w_Data_TDATA,
        w_Data_TVALID,
        w_Data_TREADY,
        Bias_Data,
        pre_label_TDATA,
        pre_label_TVALID,
        pre_label_TREADY
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_pp1_stage0 = 18'd8;
parameter    ap_ST_fsm_pp1_stage1 = 18'd16;
parameter    ap_ST_fsm_state7 = 18'd32;
parameter    ap_ST_fsm_pp2_stage0 = 18'd64;
parameter    ap_ST_fsm_pp2_stage1 = 18'd128;
parameter    ap_ST_fsm_state11 = 18'd256;
parameter    ap_ST_fsm_state12 = 18'd512;
parameter    ap_ST_fsm_state13 = 18'd1024;
parameter    ap_ST_fsm_state14 = 18'd2048;
parameter    ap_ST_fsm_pp4_stage0 = 18'd4096;
parameter    ap_ST_fsm_pp4_stage1 = 18'd8192;
parameter    ap_ST_fsm_state18 = 18'd16384;
parameter    ap_ST_fsm_state19 = 18'd32768;
parameter    ap_ST_fsm_state20 = 18'd65536;
parameter    ap_ST_fsm_state21 = 18'd131072;

input   ap_clk;
input   ap_rst_n;
input  [31:0] a_Data_TDATA;
input   a_Data_TVALID;
output   a_Data_TREADY;
input  [31:0] w_Data_TDATA;
input   w_Data_TVALID;
output   w_Data_TREADY;
input  [159:0] Bias_Data;
output  [7:0] pre_label_TDATA;
output   pre_label_TVALID;
input   pre_label_TREADY;

 reg    ap_rst_n_inv;
reg   [31:0] a_Data_0_data_out;
wire    a_Data_0_vld_in;
wire    a_Data_0_vld_out;
wire    a_Data_0_ack_in;
reg    a_Data_0_ack_out;
reg   [31:0] a_Data_0_payload_A;
reg   [31:0] a_Data_0_payload_B;
reg    a_Data_0_sel_rd;
reg    a_Data_0_sel_wr;
wire    a_Data_0_sel;
wire    a_Data_0_load_A;
wire    a_Data_0_load_B;
reg   [1:0] a_Data_0_state;
wire    a_Data_0_state_cmp_full;
reg   [31:0] w_Data_0_data_out;
wire    w_Data_0_vld_in;
wire    w_Data_0_vld_out;
wire    w_Data_0_ack_in;
reg    w_Data_0_ack_out;
reg   [31:0] w_Data_0_payload_A;
reg   [31:0] w_Data_0_payload_B;
reg    w_Data_0_sel_rd;
reg    w_Data_0_sel_wr;
wire    w_Data_0_sel;
wire    w_Data_0_load_A;
wire    w_Data_0_load_B;
reg   [1:0] w_Data_0_state;
wire    w_Data_0_state_cmp_full;
reg   [7:0] pre_label_1_data_out;
reg    pre_label_1_vld_in;
wire    pre_label_1_vld_out;
wire    pre_label_1_ack_in;
wire    pre_label_1_ack_out;
reg   [7:0] pre_label_1_payload_A;
reg   [7:0] pre_label_1_payload_B;
reg    pre_label_1_sel_rd;
reg    pre_label_1_sel_wr;
wire    pre_label_1_sel;
wire    pre_label_1_load_A;
wire    pre_label_1_load_B;
reg   [1:0] pre_label_1_state;
wire    pre_label_1_state_cmp_full;
reg    a_Data_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond1_fu_900_p2;
wire    ap_CS_fsm_state13;
wire   [0:0] exitcond6_fu_1689_p2;
reg    w_Data_TDATA_blk_n;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage1;
reg   [0:0] exitcond2_reg_2263;
wire    ap_CS_fsm_pp2_stage1;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_pp2_stage1;
reg   [0:0] exitcond_flatten_reg_2402;
wire    ap_CS_fsm_pp4_stage1;
reg    ap_enable_reg_pp4_iter0;
wire    ap_block_pp4_stage1;
reg   [0:0] exitcond_flatten8_reg_2723;
reg    pre_label_TDATA_blk_n;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
reg   [2:0] n_reg_452;
reg   [6:0] indvar_flatten_reg_464;
reg   [4:0] m_reg_476;
reg   [2:0] n1_reg_487;
reg   [6:0] indvar_flatten6_reg_556;
reg   [4:0] m3_reg_567;
reg   [2:0] n4_reg_578;
reg   [15:0] reg_823;
reg    ap_block_state5_pp1_stage1_iter0;
reg    ap_block_pp1_stage1_11001;
reg    ap_block_state9_pp2_stage1_iter0;
reg    ap_block_pp2_stage1_11001;
reg    ap_block_state16_pp4_stage1_iter0;
reg    ap_block_pp4_stage1_11001;
reg   [31:0] reg_828;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_pp4_stage0;
wire    ap_block_state15_pp4_stage0_iter0;
wire    ap_block_state17_pp4_stage0_iter1;
wire    ap_block_pp4_stage0_11001;
reg   [31:0] reg_834;
reg   [31:0] reg_840;
reg   [31:0] reg_846;
wire    ap_CS_fsm_state1;
reg   [15:0] a_t_15_1_load_reg_2080;
reg    ap_block_state2;
reg   [15:0] a_t_14_1_load_reg_2087;
reg   [15:0] a_t_15_3_load_reg_2094;
reg   [15:0] a_t_14_3_load_reg_2101;
reg   [15:0] a_t_15_4_load_reg_2108;
reg   [15:0] a_t_14_4_load_reg_2115;
reg   [15:0] a_t_15_5_load_reg_2122;
reg   [15:0] a_t_14_5_load_reg_2129;
reg   [15:0] a_t_15_6_load_reg_2136;
reg   [15:0] a_t_14_6_load_reg_2143;
reg   [15:0] a_t_15_7_load_reg_2150;
reg   [15:0] a_t_14_7_load_reg_2157;
reg   [15:0] a_t_15_8_load_reg_2164;
reg   [15:0] a_t_14_load_reg_2171;
reg   [15:0] a_t_15_load_reg_2178;
reg   [15:0] a_t_14_8_load_reg_2186;
wire   [3:0] j_1_fu_906_p2;
wire   [0:0] exitcond2_fu_1000_p2;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state4_pp1_stage0_iter0;
wire    ap_block_state6_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [15:0] tmp_37_fu_1108_p1;
reg   [15:0] tmp_37_reg_2267;
reg   [31:0] b_8_1_load_reg_2272;
reg   [31:0] b_9_1_load_reg_2277;
reg   [31:0] b_8_2_load_reg_2282;
reg   [31:0] b_9_2_load_reg_2287;
reg   [31:0] b_8_4_load_reg_2292;
reg   [31:0] b_9_4_load_reg_2297;
reg   [31:0] b_8_6_load_reg_2302;
reg   [31:0] b_9_6_load_reg_2307;
reg   [31:0] b_8_load_reg_2312;
reg   [31:0] b_9_load_reg_2317;
wire   [2:0] n_1_fu_1142_p2;
reg   [2:0] n_1_reg_2322;
wire   [15:0] tmp_54_fu_1306_p1;
reg   [15:0] tmp_54_reg_2327;
wire   [0:0] exitcond_flatten_fu_1387_p2;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state8_pp2_stage0_iter0;
wire    ap_block_state10_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [2:0] n1_mid2_fu_1399_p3;
reg   [2:0] n1_mid2_reg_2406;
wire   [4:0] m_t_mid2_v_fu_1413_p3;
reg   [4:0] m_t_mid2_v_reg_2413;
wire   [3:0] tmp_38_fu_1421_p1;
reg   [3:0] tmp_38_reg_2418;
reg   [31:0] b_8_7_load_reg_2423;
reg   [31:0] b_9_7_load_reg_2428;
reg   [31:0] b_8_8_load_reg_2434;
reg   [31:0] b_9_8_load_reg_2439;
reg   [31:0] b_8_9_load_reg_2445;
reg   [31:0] b_9_9_load_reg_2450;
reg   [31:0] b_8_10_load_reg_2456;
reg   [31:0] b_9_10_load_reg_2461;
reg   [31:0] b_8_3_load_reg_2467;
reg   [31:0] b_9_3_load_reg_2472;
wire   [6:0] indvar_flatten_next_fu_1455_p2;
reg   [6:0] indvar_flatten_next_reg_2481;
wire   [2:0] n_2_fu_1466_p2;
reg   [2:0] n_2_reg_2486;
reg   [31:0] b_9_11_load_reg_2673;
reg   [31:0] b_9_12_load_reg_2679;
reg   [31:0] b_9_13_load_reg_2685;
reg   [31:0] b_9_14_load_reg_2691;
reg   [31:0] b_9_5_load_reg_2697;
wire   [0:0] exitcond9_fu_1683_p2;
wire   [3:0] j_2_fu_1695_p2;
reg    ap_block_state13;
wire   [0:0] exitcond_flatten8_fu_1789_p2;
wire   [6:0] indvar_flatten_next7_fu_1795_p2;
reg   [6:0] indvar_flatten_next7_reg_2727;
wire   [2:0] n4_mid2_fu_1807_p3;
reg   [2:0] n4_mid2_reg_2732;
wire   [4:0] m3_t_mid2_v_fu_1821_p3;
reg   [4:0] m3_t_mid2_v_reg_2738;
wire   [3:0] tmp_58_fu_1829_p1;
reg   [3:0] tmp_58_reg_2743;
wire   [2:0] n_4_fu_1838_p2;
reg   [2:0] n_4_reg_2748;
wire   [2:0] i_1_fu_1915_p2;
wire    ap_CS_fsm_state18;
wire   [7:0] n5_0_max_n_fu_1962_p3;
wire    ap_CS_fsm_state19;
wire   [0:0] exitcond_fu_1921_p2;
wire   [3:0] n_3_fu_1970_p2;
wire    ap_CS_fsm_state3;
reg    ap_block_pp1_stage1_subdone;
reg    ap_condition_pp1_exit_iter0_state5;
reg    ap_enable_reg_pp1_iter1;
wire    ap_CS_fsm_state7;
reg    ap_block_pp2_stage1_subdone;
reg    ap_condition_pp2_exit_iter0_state9;
reg    ap_enable_reg_pp2_iter1;
wire    ap_CS_fsm_state14;
wire    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state15;
reg    ap_enable_reg_pp4_iter1;
reg    ap_block_pp4_stage1_subdone;
wire    grp_layer4_fc_mac_dsp_fu_651_ap_ready;
reg   [15:0] grp_layer4_fc_mac_dsp_fu_651_in1;
reg   [15:0] grp_layer4_fc_mac_dsp_fu_651_in2;
reg   [31:0] grp_layer4_fc_mac_dsp_fu_651_adder;
wire   [31:0] grp_layer4_fc_mac_dsp_fu_651_ap_return;
reg   [3:0] j_reg_441;
reg   [2:0] ap_phi_mux_n_phi_fu_456_p4;
wire    ap_block_pp1_stage0;
reg   [6:0] ap_phi_mux_indvar_flatten_phi_fu_468_p4;
wire    ap_block_pp2_stage0;
reg   [4:0] ap_phi_mux_m_phi_fu_480_p4;
reg   [2:0] ap_phi_mux_n1_phi_fu_491_p4;
reg   [15:0] ap_phi_reg_pp2_iter0_a_t_load_2_phi_reg_498;
reg   [2:0] i_reg_533;
wire    ap_CS_fsm_state11;
reg   [3:0] j2_reg_545;
reg   [6:0] ap_phi_mux_indvar_flatten6_phi_fu_560_p4;
wire    ap_block_pp4_stage0;
reg   [4:0] ap_phi_mux_m3_phi_fu_571_p4;
reg   [2:0] ap_phi_mux_n4_phi_fu_582_p4;
reg   [31:0] ap_phi_reg_pp4_iter0_b_load_4_phi_reg_589;
reg   [7:0] max_n_reg_604;
wire   [3:0] ap_phi_mux_max_n_1_phi_fu_621_p4;
reg   [3:0] max_n_1_reg_617;
reg   [31:0] ap_phi_mux_b_load_2_phi_phi_fu_631_p18;
wire   [15:0] a_t_load_3_phi_fu_1518_p18;
wire   [15:0] grp_fu_785_p18;
wire   [15:0] tmp_10_fu_1148_p1;
wire   [15:0] tmp_39_fu_1461_p1;
wire   [15:0] tmp_59_fu_1833_p1;
wire  signed [31:0] tmp_1_cast_fu_1168_p1;
wire  signed [31:0] tmp_4_cast_fu_1317_p1;
wire   [31:0] b_load_phi_fu_1471_p10;
wire   [31:0] b_load_1_phi_fu_1540_p10;
wire   [31:0] b_load_5_phi_fu_1868_p10;
reg   [15:0] a_t_15_1_fu_168;
wire   [2:0] tmp_7_fu_916_p1;
reg   [15:0] a_t_14_1_fu_172;
wire   [15:0] a_t_0_fu_912_p1;
reg   [15:0] a_t_15_3_fu_176;
reg   [15:0] a_t_14_3_fu_180;
reg   [15:0] a_t_15_4_fu_184;
reg   [15:0] a_t_14_4_fu_188;
reg   [15:0] a_t_15_5_fu_192;
reg   [15:0] a_t_14_5_fu_196;
reg   [15:0] a_t_15_6_fu_200;
reg   [15:0] a_t_14_6_fu_204;
reg   [15:0] a_t_15_7_fu_208;
reg   [15:0] a_t_14_7_fu_212;
reg   [15:0] a_t_15_8_fu_216;
reg   [15:0] a_t_14_fu_220;
reg   [15:0] a_t_15_fu_224;
reg   [15:0] a_t_14_8_fu_228;
reg   [31:0] b_8_1_fu_232;
reg   [31:0] b_9_1_fu_236;
reg   [31:0] b_8_2_fu_240;
reg   [31:0] b_9_2_fu_244;
reg   [31:0] b_8_4_fu_248;
reg   [31:0] b_9_4_fu_252;
reg   [31:0] b_8_6_fu_256;
reg   [31:0] b_9_6_fu_260;
reg   [31:0] b_8_fu_264;
reg   [31:0] b_9_fu_268;
reg   [31:0] b_8_7_fu_272;
reg   [31:0] b_9_7_fu_276;
reg   [31:0] b_8_8_fu_280;
reg   [31:0] b_9_8_fu_284;
reg   [31:0] b_8_9_fu_288;
reg   [31:0] b_9_9_fu_292;
reg   [31:0] b_8_10_fu_296;
reg   [31:0] b_9_10_fu_300;
reg   [31:0] b_8_3_fu_304;
reg   [31:0] b_9_3_fu_308;
reg   [31:0] b_9_11_fu_312;
reg   [31:0] b_8_12_fu_316;
reg   [31:0] b_9_12_fu_320;
reg   [31:0] b_8_13_fu_324;
reg   [31:0] b_9_13_fu_328;
reg   [31:0] b_8_14_fu_332;
reg   [31:0] b_9_14_fu_336;
reg   [31:0] b_8_5_fu_340;
reg   [31:0] b_9_5_fu_344;
reg   [31:0] b_8_15_fu_348;
reg   [15:0] a_t_14_10_fu_352;
wire   [15:0] a_t_0_1_fu_1701_p1;
wire   [2:0] tmp_56_fu_1705_p1;
reg   [15:0] a_t_15_10_fu_356;
reg   [15:0] a_t_14_11_fu_360;
reg   [15:0] a_t_15_11_fu_364;
reg   [15:0] a_t_14_12_fu_368;
reg   [15:0] a_t_15_12_fu_372;
reg   [15:0] a_t_14_13_fu_376;
reg   [15:0] a_t_15_13_fu_380;
reg   [15:0] a_t_14_14_fu_384;
reg   [15:0] a_t_15_14_fu_388;
reg   [15:0] a_t_14_15_fu_392;
reg   [15:0] a_t_15_15_fu_396;
reg   [15:0] a_t_14_16_fu_400;
reg   [15:0] a_t_15_16_fu_404;
reg   [15:0] a_t_14_2_fu_408;
reg   [15:0] a_t_15_2_fu_412;
wire   [7:0] tmp_s_fu_1006_p3;
wire   [7:0] tmp_2_fu_1014_p2;
wire   [0:0] tmp_15_fu_1020_p2;
wire   [7:0] tmp_18_fu_1035_p2;
wire   [7:0] tmp_23_fu_1047_p2;
reg   [159:0] tmp_16_fu_1026_p4;
wire   [7:0] tmp_21_fu_1041_p2;
wire   [7:0] tmp_25_fu_1053_p3;
wire   [7:0] tmp_30_fu_1068_p3;
wire   [7:0] tmp_31_fu_1076_p2;
wire   [159:0] tmp_29_fu_1061_p3;
wire   [159:0] tmp_32_fu_1082_p1;
wire   [159:0] tmp_33_fu_1086_p1;
wire   [159:0] tmp_34_fu_1090_p2;
wire   [159:0] tmp_35_fu_1096_p2;
wire   [159:0] tmp_36_fu_1102_p2;
wire   [23:0] tmp_1_fu_1161_p3;
wire   [3:0] tmp_8_fu_1153_p3;
wire   [3:0] tmp_11_fu_1198_p2;
wire   [7:0] tmp_13_fu_1204_p3;
wire   [7:0] tmp_14_fu_1212_p2;
wire   [0:0] tmp_40_fu_1218_p2;
wire   [7:0] tmp_42_fu_1233_p2;
wire   [7:0] tmp_44_fu_1245_p2;
reg   [159:0] tmp_41_fu_1224_p4;
wire   [7:0] tmp_43_fu_1239_p2;
wire   [7:0] tmp_45_fu_1251_p3;
wire   [7:0] tmp_47_fu_1266_p3;
wire   [7:0] tmp_48_fu_1274_p2;
wire   [159:0] tmp_46_fu_1259_p3;
wire   [159:0] tmp_49_fu_1280_p1;
wire   [159:0] tmp_50_fu_1284_p1;
wire   [159:0] tmp_51_fu_1288_p2;
wire   [159:0] tmp_52_fu_1294_p2;
wire   [159:0] tmp_53_fu_1300_p2;
wire   [23:0] tmp_4_fu_1310_p3;
wire   [0:0] exitcond3_fu_1393_p2;
wire   [4:0] m_s_fu_1407_p2;
wire   [0:0] exitcond4_fu_1801_p2;
wire   [4:0] m_1_fu_1815_p2;
wire   [3:0] tmp_fu_1935_p11;
wire   [31:0] tmp_fu_1935_p12;
wire   [0:0] tmp_12_fu_1956_p2;
wire   [7:0] max_n_1_cast_fu_1927_p1;
reg   [17:0] ap_NS_fsm;
wire    ap_block_pp1_stage0_subdone;
wire    ap_block_pp2_stage0_subdone;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_condition_1650;
reg    ap_condition_699;
reg    ap_condition_472;
reg    ap_condition_1659;
reg    ap_condition_530;

// power-on initialization
initial begin
#0 a_Data_0_sel_rd = 1'b0;
#0 a_Data_0_sel_wr = 1'b0;
#0 a_Data_0_state = 2'd0;
#0 w_Data_0_sel_rd = 1'b0;
#0 w_Data_0_sel_wr = 1'b0;
#0 w_Data_0_state = 2'd0;
#0 pre_label_1_sel_rd = 1'b0;
#0 pre_label_1_sel_wr = 1'b0;
#0 pre_label_1_state = 2'd0;
#0 ap_CS_fsm = 18'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
end

layer4_fc_mac_dsp grp_layer4_fc_mac_dsp_fu_651(
    .ap_ready(grp_layer4_fc_mac_dsp_fu_651_ap_ready),
    .in1(grp_layer4_fc_mac_dsp_fu_651_in1),
    .in2(grp_layer4_fc_mac_dsp_fu_651_in2),
    .adder(grp_layer4_fc_mac_dsp_fu_651_adder),
    .ap_return(grp_layer4_fc_mac_dsp_fu_651_ap_return)
);

Layer4_FC_mux_164cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
Layer4_FC_mux_164cud_U6(
    .din0(a_t_14_10_fu_352),
    .din1(a_t_15_10_fu_356),
    .din2(a_t_14_11_fu_360),
    .din3(a_t_15_11_fu_364),
    .din4(a_t_14_12_fu_368),
    .din5(a_t_15_12_fu_372),
    .din6(a_t_14_13_fu_376),
    .din7(a_t_15_13_fu_380),
    .din8(a_t_14_14_fu_384),
    .din9(a_t_15_14_fu_388),
    .din10(a_t_14_15_fu_392),
    .din11(a_t_15_15_fu_396),
    .din12(a_t_14_16_fu_400),
    .din13(a_t_15_16_fu_404),
    .din14(a_t_14_2_fu_408),
    .din15(a_t_15_2_fu_412),
    .din16(tmp_58_reg_2743),
    .dout(grp_fu_785_p18)
);

Layer4_FC_mux_83_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
Layer4_FC_mux_83_dEe_U7(
    .din0(b_8_7_fu_272),
    .din1(b_8_8_fu_280),
    .din2(b_8_9_fu_288),
    .din3(b_8_10_fu_296),
    .din4(b_8_3_fu_304),
    .din5(b_8_3_fu_304),
    .din6(b_8_3_fu_304),
    .din7(b_8_3_fu_304),
    .din8(n1_mid2_reg_2406),
    .dout(b_load_phi_fu_1471_p10)
);

Layer4_FC_mux_164cud #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
Layer4_FC_mux_164cud_U8(
    .din0(a_t_15_load_reg_2178),
    .din1(a_t_15_1_load_reg_2080),
    .din2(a_t_14_1_load_reg_2087),
    .din3(a_t_15_3_load_reg_2094),
    .din4(a_t_14_3_load_reg_2101),
    .din5(a_t_15_4_load_reg_2108),
    .din6(a_t_14_4_load_reg_2115),
    .din7(a_t_15_5_load_reg_2122),
    .din8(a_t_14_5_load_reg_2129),
    .din9(a_t_15_6_load_reg_2136),
    .din10(a_t_14_6_load_reg_2143),
    .din11(a_t_15_7_load_reg_2150),
    .din12(a_t_14_7_load_reg_2157),
    .din13(a_t_15_8_load_reg_2164),
    .din14(a_t_14_load_reg_2171),
    .din15(a_t_15_load_reg_2178),
    .din16(tmp_38_reg_2418),
    .dout(a_t_load_3_phi_fu_1518_p18)
);

Layer4_FC_mux_83_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
Layer4_FC_mux_83_dEe_U9(
    .din0(b_9_7_load_reg_2428),
    .din1(b_9_8_load_reg_2439),
    .din2(b_9_9_load_reg_2450),
    .din3(b_9_10_load_reg_2461),
    .din4(b_9_3_load_reg_2472),
    .din5(b_9_3_load_reg_2472),
    .din6(b_9_3_load_reg_2472),
    .din7(b_9_3_load_reg_2472),
    .din8(n1_mid2_reg_2406),
    .dout(b_load_1_phi_fu_1540_p10)
);

Layer4_FC_mux_83_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
Layer4_FC_mux_83_dEe_U10(
    .din0(b_9_11_fu_312),
    .din1(b_9_12_fu_320),
    .din2(b_9_13_fu_328),
    .din3(b_9_14_fu_336),
    .din4(b_9_5_fu_344),
    .din5(b_9_5_fu_344),
    .din6(b_9_5_fu_344),
    .din7(b_9_5_fu_344),
    .din8(n4_mid2_reg_2732),
    .dout(b_load_5_phi_fu_1868_p10)
);

Layer4_FC_mux_104eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
Layer4_FC_mux_104eOg_U11(
    .din0(b_8_15_fu_348),
    .din1(b_9_11_load_reg_2673),
    .din2(reg_828),
    .din3(b_9_12_load_reg_2679),
    .din4(reg_834),
    .din5(b_9_13_load_reg_2685),
    .din6(reg_840),
    .din7(b_9_14_load_reg_2691),
    .din8(reg_846),
    .din9(b_9_5_load_reg_2697),
    .din10(tmp_fu_1935_p11),
    .dout(tmp_fu_1935_p12)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a_Data_0_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == a_Data_0_ack_out) & (1'b1 == a_Data_0_vld_out))) begin
            a_Data_0_sel_rd <= ~a_Data_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a_Data_0_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == a_Data_0_ack_in) & (1'b1 == a_Data_0_vld_in))) begin
            a_Data_0_sel_wr <= ~a_Data_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        a_Data_0_state <= 2'd0;
    end else begin
        if ((((2'd2 == a_Data_0_state) & (1'b0 == a_Data_0_vld_in)) | ((2'd3 == a_Data_0_state) & (1'b0 == a_Data_0_vld_in) & (1'b1 == a_Data_0_ack_out)))) begin
            a_Data_0_state <= 2'd2;
        end else if ((((2'd1 == a_Data_0_state) & (1'b0 == a_Data_0_ack_out)) | ((2'd3 == a_Data_0_state) & (1'b0 == a_Data_0_ack_out) & (1'b1 == a_Data_0_vld_in)))) begin
            a_Data_0_state <= 2'd1;
        end else if (((~((1'b0 == a_Data_0_vld_in) & (1'b1 == a_Data_0_ack_out)) & ~((1'b0 == a_Data_0_ack_out) & (1'b1 == a_Data_0_vld_in)) & (2'd3 == a_Data_0_state)) | ((2'd1 == a_Data_0_state) & (1'b1 == a_Data_0_ack_out)) | ((2'd2 == a_Data_0_state) & (1'b1 == a_Data_0_vld_in)))) begin
            a_Data_0_state <= 2'd3;
        end else begin
            a_Data_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state5);
        end else if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage1_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage1_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state9);
        end else if (((1'b0 == ap_block_pp2_stage1_subdone) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state15) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp4_stage1_subdone) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end else if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_enable_reg_pp4_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pre_label_1_sel_rd <= 1'b0;
    end else begin
        if (((pre_label_1_ack_out == 1'b1) & (pre_label_1_vld_out == 1'b1))) begin
            pre_label_1_sel_rd <= ~pre_label_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pre_label_1_sel_wr <= 1'b0;
    end else begin
        if (((pre_label_1_ack_in == 1'b1) & (pre_label_1_vld_in == 1'b1))) begin
            pre_label_1_sel_wr <= ~pre_label_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pre_label_1_state <= 2'd0;
    end else begin
        if ((((pre_label_1_state == 2'd2) & (pre_label_1_vld_in == 1'b0)) | ((pre_label_1_state == 2'd3) & (pre_label_1_vld_in == 1'b0) & (pre_label_1_ack_out == 1'b1)))) begin
            pre_label_1_state <= 2'd2;
        end else if ((((pre_label_1_state == 2'd1) & (pre_label_1_ack_out == 1'b0)) | ((pre_label_1_state == 2'd3) & (pre_label_1_ack_out == 1'b0) & (pre_label_1_vld_in == 1'b1)))) begin
            pre_label_1_state <= 2'd1;
        end else if (((~((pre_label_1_vld_in == 1'b0) & (pre_label_1_ack_out == 1'b1)) & ~((pre_label_1_ack_out == 1'b0) & (pre_label_1_vld_in == 1'b1)) & (pre_label_1_state == 2'd3)) | ((pre_label_1_state == 2'd1) & (pre_label_1_ack_out == 1'b1)) | ((pre_label_1_state == 2'd2) & (pre_label_1_vld_in == 1'b1)))) begin
            pre_label_1_state <= 2'd3;
        end else begin
            pre_label_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        w_Data_0_sel_rd <= 1'b0;
    end else begin
        if (((w_Data_0_ack_out == 1'b1) & (w_Data_0_vld_out == 1'b1))) begin
            w_Data_0_sel_rd <= ~w_Data_0_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        w_Data_0_sel_wr <= 1'b0;
    end else begin
        if (((w_Data_0_ack_in == 1'b1) & (w_Data_0_vld_in == 1'b1))) begin
            w_Data_0_sel_wr <= ~w_Data_0_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        w_Data_0_state <= 2'd0;
    end else begin
        if ((((w_Data_0_state == 2'd2) & (w_Data_0_vld_in == 1'b0)) | ((w_Data_0_state == 2'd3) & (w_Data_0_vld_in == 1'b0) & (w_Data_0_ack_out == 1'b1)))) begin
            w_Data_0_state <= 2'd2;
        end else if ((((w_Data_0_state == 2'd1) & (w_Data_0_ack_out == 1'b0)) | ((w_Data_0_state == 2'd3) & (w_Data_0_ack_out == 1'b0) & (w_Data_0_vld_in == 1'b1)))) begin
            w_Data_0_state <= 2'd1;
        end else if (((~((w_Data_0_vld_in == 1'b0) & (w_Data_0_ack_out == 1'b1)) & ~((w_Data_0_ack_out == 1'b0) & (w_Data_0_vld_in == 1'b1)) & (w_Data_0_state == 2'd3)) | ((w_Data_0_state == 2'd1) & (w_Data_0_ack_out == 1'b1)) | ((w_Data_0_state == 2'd2) & (w_Data_0_vld_in == 1'b1)))) begin
            w_Data_0_state <= 2'd3;
        end else begin
            w_Data_0_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_56_fu_1705_p1 == 3'd0) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        a_t_14_10_fu_352 <= a_t_0_1_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_t_14_10_fu_352 <= a_t_14_8_load_reg_2186;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_56_fu_1705_p1 == 3'd1) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        a_t_14_11_fu_360 <= a_t_0_1_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_t_14_11_fu_360 <= a_t_14_1_load_reg_2087;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_56_fu_1705_p1 == 3'd2) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        a_t_14_12_fu_368 <= a_t_0_1_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_t_14_12_fu_368 <= a_t_14_3_load_reg_2101;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_56_fu_1705_p1 == 3'd3) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        a_t_14_13_fu_376 <= a_t_0_1_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_t_14_13_fu_376 <= a_t_14_4_load_reg_2115;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_56_fu_1705_p1 == 3'd4) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        a_t_14_14_fu_384 <= a_t_0_1_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_t_14_14_fu_384 <= a_t_14_5_load_reg_2129;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_56_fu_1705_p1 == 3'd5) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        a_t_14_15_fu_392 <= a_t_0_1_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_t_14_15_fu_392 <= a_t_14_6_load_reg_2143;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_56_fu_1705_p1 == 3'd6) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        a_t_14_16_fu_400 <= a_t_0_1_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_t_14_16_fu_400 <= a_t_14_7_load_reg_2157;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_56_fu_1705_p1 == 3'd7) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        a_t_14_2_fu_408 <= a_t_0_1_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_t_14_2_fu_408 <= a_t_14_load_reg_2171;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_56_fu_1705_p1 == 3'd0) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        a_t_15_10_fu_356 <= {{a_Data_0_data_out[31:16]}};
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_t_15_10_fu_356 <= a_t_15_1_load_reg_2080;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_56_fu_1705_p1 == 3'd1) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        a_t_15_11_fu_364 <= {{a_Data_0_data_out[31:16]}};
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_t_15_11_fu_364 <= a_t_15_3_load_reg_2094;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_56_fu_1705_p1 == 3'd2) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        a_t_15_12_fu_372 <= {{a_Data_0_data_out[31:16]}};
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_t_15_12_fu_372 <= a_t_15_4_load_reg_2108;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_56_fu_1705_p1 == 3'd3) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        a_t_15_13_fu_380 <= {{a_Data_0_data_out[31:16]}};
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_t_15_13_fu_380 <= a_t_15_5_load_reg_2122;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_56_fu_1705_p1 == 3'd4) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        a_t_15_14_fu_388 <= {{a_Data_0_data_out[31:16]}};
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_t_15_14_fu_388 <= a_t_15_6_load_reg_2136;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_56_fu_1705_p1 == 3'd5) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        a_t_15_15_fu_396 <= {{a_Data_0_data_out[31:16]}};
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_t_15_15_fu_396 <= a_t_15_7_load_reg_2150;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_56_fu_1705_p1 == 3'd6) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        a_t_15_16_fu_404 <= {{a_Data_0_data_out[31:16]}};
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_t_15_16_fu_404 <= a_t_15_8_load_reg_2164;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_56_fu_1705_p1 == 3'd7) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        a_t_15_2_fu_412 <= {{a_Data_0_data_out[31:16]}};
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        a_t_15_2_fu_412 <= a_t_15_load_reg_2178;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_472)) begin
        if (((exitcond_flatten_fu_1387_p2 == 1'd0) & (tmp_38_fu_1421_p1 == 4'd1))) begin
            ap_phi_reg_pp2_iter0_a_t_load_2_phi_reg_498 <= a_t_15_1_load_reg_2080;
        end else if ((1'b1 == ap_condition_699)) begin
            ap_phi_reg_pp2_iter0_a_t_load_2_phi_reg_498 <= a_t_15_load_reg_2178;
        end else if (((exitcond_flatten_fu_1387_p2 == 1'd0) & (tmp_38_fu_1421_p1 == 4'd14))) begin
            ap_phi_reg_pp2_iter0_a_t_load_2_phi_reg_498 <= a_t_14_load_reg_2171;
        end else if (((exitcond_flatten_fu_1387_p2 == 1'd0) & (tmp_38_fu_1421_p1 == 4'd13))) begin
            ap_phi_reg_pp2_iter0_a_t_load_2_phi_reg_498 <= a_t_15_8_load_reg_2164;
        end else if (((exitcond_flatten_fu_1387_p2 == 1'd0) & (tmp_38_fu_1421_p1 == 4'd12))) begin
            ap_phi_reg_pp2_iter0_a_t_load_2_phi_reg_498 <= a_t_14_7_load_reg_2157;
        end else if (((exitcond_flatten_fu_1387_p2 == 1'd0) & (tmp_38_fu_1421_p1 == 4'd11))) begin
            ap_phi_reg_pp2_iter0_a_t_load_2_phi_reg_498 <= a_t_15_7_load_reg_2150;
        end else if (((exitcond_flatten_fu_1387_p2 == 1'd0) & (tmp_38_fu_1421_p1 == 4'd10))) begin
            ap_phi_reg_pp2_iter0_a_t_load_2_phi_reg_498 <= a_t_14_6_load_reg_2143;
        end else if (((exitcond_flatten_fu_1387_p2 == 1'd0) & (tmp_38_fu_1421_p1 == 4'd9))) begin
            ap_phi_reg_pp2_iter0_a_t_load_2_phi_reg_498 <= a_t_15_6_load_reg_2136;
        end else if (((exitcond_flatten_fu_1387_p2 == 1'd0) & (tmp_38_fu_1421_p1 == 4'd8))) begin
            ap_phi_reg_pp2_iter0_a_t_load_2_phi_reg_498 <= a_t_14_5_load_reg_2129;
        end else if (((exitcond_flatten_fu_1387_p2 == 1'd0) & (tmp_38_fu_1421_p1 == 4'd7))) begin
            ap_phi_reg_pp2_iter0_a_t_load_2_phi_reg_498 <= a_t_15_5_load_reg_2122;
        end else if (((exitcond_flatten_fu_1387_p2 == 1'd0) & (tmp_38_fu_1421_p1 == 4'd6))) begin
            ap_phi_reg_pp2_iter0_a_t_load_2_phi_reg_498 <= a_t_14_4_load_reg_2115;
        end else if (((exitcond_flatten_fu_1387_p2 == 1'd0) & (tmp_38_fu_1421_p1 == 4'd5))) begin
            ap_phi_reg_pp2_iter0_a_t_load_2_phi_reg_498 <= a_t_15_4_load_reg_2108;
        end else if (((exitcond_flatten_fu_1387_p2 == 1'd0) & (tmp_38_fu_1421_p1 == 4'd4))) begin
            ap_phi_reg_pp2_iter0_a_t_load_2_phi_reg_498 <= a_t_14_3_load_reg_2101;
        end else if (((exitcond_flatten_fu_1387_p2 == 1'd0) & (tmp_38_fu_1421_p1 == 4'd3))) begin
            ap_phi_reg_pp2_iter0_a_t_load_2_phi_reg_498 <= a_t_15_3_load_reg_2094;
        end else if (((exitcond_flatten_fu_1387_p2 == 1'd0) & (tmp_38_fu_1421_p1 == 4'd2))) begin
            ap_phi_reg_pp2_iter0_a_t_load_2_phi_reg_498 <= a_t_14_1_load_reg_2087;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_530)) begin
        if ((n4_mid2_fu_1807_p3 == 3'd0)) begin
            ap_phi_reg_pp4_iter0_b_load_4_phi_reg_589 <= b_8_15_fu_348;
        end else if ((1'b1 == ap_condition_1659)) begin
            ap_phi_reg_pp4_iter0_b_load_4_phi_reg_589 <= b_8_5_fu_340;
        end else if ((n4_mid2_fu_1807_p3 == 3'd3)) begin
            ap_phi_reg_pp4_iter0_b_load_4_phi_reg_589 <= b_8_14_fu_332;
        end else if ((n4_mid2_fu_1807_p3 == 3'd2)) begin
            ap_phi_reg_pp4_iter0_b_load_4_phi_reg_589 <= b_8_13_fu_324;
        end else if ((n4_mid2_fu_1807_p3 == 3'd1)) begin
            ap_phi_reg_pp4_iter0_b_load_4_phi_reg_589 <= b_8_12_fu_316;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2402 == 1'd0) & (n1_mid2_reg_2406 == 3'd3) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        b_8_10_fu_296 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        b_8_10_fu_296 <= b_8_6_load_reg_2302;
    end
end

always @ (posedge ap_clk) begin
    if (((n4_mid2_reg_2732 == 3'd1) & (exitcond_flatten8_reg_2723 == 1'd0) & (1'b0 == ap_block_pp4_stage1_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        b_8_12_fu_316 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        b_8_12_fu_316 <= b_8_8_load_reg_2434;
    end
end

always @ (posedge ap_clk) begin
    if (((n4_mid2_reg_2732 == 3'd2) & (exitcond_flatten8_reg_2723 == 1'd0) & (1'b0 == ap_block_pp4_stage1_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        b_8_13_fu_324 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        b_8_13_fu_324 <= b_8_9_load_reg_2445;
    end
end

always @ (posedge ap_clk) begin
    if (((n4_mid2_reg_2732 == 3'd3) & (exitcond_flatten8_reg_2723 == 1'd0) & (1'b0 == ap_block_pp4_stage1_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        b_8_14_fu_332 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        b_8_14_fu_332 <= b_8_10_load_reg_2456;
    end
end

always @ (posedge ap_clk) begin
    if (((n4_mid2_reg_2732 == 3'd0) & (exitcond_flatten8_reg_2723 == 1'd0) & (1'b0 == ap_block_pp4_stage1_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        b_8_15_fu_348 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        b_8_15_fu_348 <= b_8_7_load_reg_2423;
    end
end

always @ (posedge ap_clk) begin
    if ((~(n1_mid2_reg_2406 == 3'd3) & ~(n1_mid2_reg_2406 == 3'd2) & ~(n1_mid2_reg_2406 == 3'd1) & ~(n1_mid2_reg_2406 == 3'd0) & (exitcond_flatten_reg_2402 == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        b_8_3_fu_304 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        b_8_3_fu_304 <= b_8_load_reg_2312;
    end
end

always @ (posedge ap_clk) begin
    if ((~(n4_mid2_reg_2732 == 3'd1) & ~(n4_mid2_reg_2732 == 3'd0) & ~(n4_mid2_reg_2732 == 3'd3) & ~(n4_mid2_reg_2732 == 3'd2) & (exitcond_flatten8_reg_2723 == 1'd0) & (1'b0 == ap_block_pp4_stage1_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        b_8_5_fu_340 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        b_8_5_fu_340 <= b_8_3_load_reg_2467;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2402 == 1'd0) & (n1_mid2_reg_2406 == 3'd0) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        b_8_7_fu_272 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        b_8_7_fu_272 <= b_8_1_load_reg_2272;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2402 == 1'd0) & (n1_mid2_reg_2406 == 3'd1) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        b_8_8_fu_280 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        b_8_8_fu_280 <= b_8_2_load_reg_2282;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2402 == 1'd0) & (n1_mid2_reg_2406 == 3'd2) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        b_8_9_fu_288 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        b_8_9_fu_288 <= b_8_4_load_reg_2292;
    end
end

always @ (posedge ap_clk) begin
    if (((n1_mid2_reg_2406 == 3'd3) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        b_9_10_fu_300 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        b_9_10_fu_300 <= b_9_6_load_reg_2307;
    end
end

always @ (posedge ap_clk) begin
    if (((n4_mid2_reg_2732 == 3'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        b_9_11_fu_312 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        b_9_11_fu_312 <= b_9_7_load_reg_2428;
    end
end

always @ (posedge ap_clk) begin
    if (((n4_mid2_reg_2732 == 3'd1) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        b_9_12_fu_320 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        b_9_12_fu_320 <= b_9_8_load_reg_2439;
    end
end

always @ (posedge ap_clk) begin
    if (((n4_mid2_reg_2732 == 3'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        b_9_13_fu_328 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        b_9_13_fu_328 <= b_9_9_load_reg_2450;
    end
end

always @ (posedge ap_clk) begin
    if (((n4_mid2_reg_2732 == 3'd3) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        b_9_14_fu_336 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        b_9_14_fu_336 <= b_9_10_load_reg_2461;
    end
end

always @ (posedge ap_clk) begin
    if ((~(n1_mid2_reg_2406 == 3'd3) & ~(n1_mid2_reg_2406 == 3'd2) & ~(n1_mid2_reg_2406 == 3'd1) & ~(n1_mid2_reg_2406 == 3'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        b_9_3_fu_308 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        b_9_3_fu_308 <= b_9_load_reg_2317;
    end
end

always @ (posedge ap_clk) begin
    if ((~(n4_mid2_reg_2732 == 3'd1) & ~(n4_mid2_reg_2732 == 3'd0) & ~(n4_mid2_reg_2732 == 3'd3) & ~(n4_mid2_reg_2732 == 3'd2) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        b_9_5_fu_344 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        b_9_5_fu_344 <= b_9_3_load_reg_2472;
    end
end

always @ (posedge ap_clk) begin
    if (((n1_mid2_reg_2406 == 3'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        b_9_7_fu_276 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        b_9_7_fu_276 <= b_9_1_load_reg_2277;
    end
end

always @ (posedge ap_clk) begin
    if (((n1_mid2_reg_2406 == 3'd1) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        b_9_8_fu_284 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        b_9_8_fu_284 <= b_9_2_load_reg_2287;
    end
end

always @ (posedge ap_clk) begin
    if (((n1_mid2_reg_2406 == 3'd2) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        b_9_9_fu_292 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        b_9_9_fu_292 <= b_9_4_load_reg_2297;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        i_reg_533 <= 3'd1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        i_reg_533 <= i_1_fu_1915_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        indvar_flatten6_reg_556 <= 7'd0;
    end else if (((exitcond_flatten8_reg_2723 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        indvar_flatten6_reg_556 <= indvar_flatten_next7_reg_2727;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        indvar_flatten_reg_464 <= 7'd0;
    end else if (((exitcond_flatten_reg_2402 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        indvar_flatten_reg_464 <= indvar_flatten_next_reg_2481;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9_fu_1683_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12))) begin
        j2_reg_545 <= 4'd0;
    end else if ((~((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        j2_reg_545 <= j_2_fu_1695_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond1_fu_900_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond1_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_reg_441 <= j_1_fu_906_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        j_reg_441 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        m3_reg_567 <= 5'd0;
    end else if (((exitcond_flatten8_reg_2723 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        m3_reg_567 <= m3_t_mid2_v_reg_2738;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        m_reg_476 <= 5'd1;
    end else if (((exitcond_flatten_reg_2402 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        m_reg_476 <= m_t_mid2_v_reg_2413;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9_fu_1683_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        max_n_1_reg_617 <= 4'd1;
    end else if (((exitcond_fu_1921_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        max_n_1_reg_617 <= n_3_fu_1970_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9_fu_1683_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        max_n_reg_604 <= 8'd0;
    end else if (((exitcond_fu_1921_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        max_n_reg_604 <= n5_0_max_n_fu_1962_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        n1_reg_487 <= 3'd0;
    end else if (((exitcond_flatten_reg_2402 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        n1_reg_487 <= n_2_reg_2486;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        n4_reg_578 <= 3'd0;
    end else if (((exitcond_flatten8_reg_2723 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        n4_reg_578 <= n_4_reg_2748;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        n_reg_452 <= 3'd0;
    end else if (((exitcond2_reg_2263 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        n_reg_452 <= n_1_reg_2322;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == a_Data_0_load_A)) begin
        a_Data_0_payload_A <= a_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == a_Data_0_load_B)) begin
        a_Data_0_payload_B <= a_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond1_fu_900_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_7_fu_916_p1 == 3'd1) & (exitcond1_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_14_1_fu_172 <= a_t_0_fu_912_p1;
        a_t_15_3_fu_176 <= {{a_Data_0_data_out[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond1_fu_900_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_14_1_load_reg_2087 <= a_t_14_1_fu_172;
        a_t_14_3_load_reg_2101 <= a_t_14_3_fu_180;
        a_t_14_4_load_reg_2115 <= a_t_14_4_fu_188;
        a_t_14_5_load_reg_2129 <= a_t_14_5_fu_196;
        a_t_14_6_load_reg_2143 <= a_t_14_6_fu_204;
        a_t_14_7_load_reg_2157 <= a_t_14_7_fu_212;
        a_t_14_8_load_reg_2186 <= a_t_14_8_fu_228;
        a_t_14_load_reg_2171 <= a_t_14_fu_220;
        a_t_15_1_load_reg_2080 <= a_t_15_1_fu_168;
        a_t_15_3_load_reg_2094 <= a_t_15_3_fu_176;
        a_t_15_4_load_reg_2108 <= a_t_15_4_fu_184;
        a_t_15_5_load_reg_2122 <= a_t_15_5_fu_192;
        a_t_15_6_load_reg_2136 <= a_t_15_6_fu_200;
        a_t_15_7_load_reg_2150 <= a_t_15_7_fu_208;
        a_t_15_8_load_reg_2164 <= a_t_15_8_fu_216;
        a_t_15_load_reg_2178 <= a_t_15_fu_224;
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond1_fu_900_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_7_fu_916_p1 == 3'd2) & (exitcond1_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_14_3_fu_180 <= a_t_0_fu_912_p1;
        a_t_15_4_fu_184 <= {{a_Data_0_data_out[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond1_fu_900_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_7_fu_916_p1 == 3'd3) & (exitcond1_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_14_4_fu_188 <= a_t_0_fu_912_p1;
        a_t_15_5_fu_192 <= {{a_Data_0_data_out[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond1_fu_900_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_7_fu_916_p1 == 3'd4) & (exitcond1_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_14_5_fu_196 <= a_t_0_fu_912_p1;
        a_t_15_6_fu_200 <= {{a_Data_0_data_out[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond1_fu_900_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_7_fu_916_p1 == 3'd5) & (exitcond1_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_14_6_fu_204 <= a_t_0_fu_912_p1;
        a_t_15_7_fu_208 <= {{a_Data_0_data_out[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond1_fu_900_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_7_fu_916_p1 == 3'd6) & (exitcond1_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_14_7_fu_212 <= a_t_0_fu_912_p1;
        a_t_15_8_fu_216 <= {{a_Data_0_data_out[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond1_fu_900_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_7_fu_916_p1 == 3'd0) & (exitcond1_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_14_8_fu_228 <= a_t_0_fu_912_p1;
        a_t_15_1_fu_168 <= {{a_Data_0_data_out[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((exitcond1_fu_900_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (tmp_7_fu_916_p1 == 3'd7) & (exitcond1_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a_t_14_fu_220 <= a_t_0_fu_912_p1;
        a_t_15_fu_224 <= {{a_Data_0_data_out[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        b_8_10_load_reg_2456 <= b_8_10_fu_296;
        b_8_3_load_reg_2467 <= b_8_3_fu_304;
        b_8_7_load_reg_2423 <= b_8_7_fu_272;
        b_8_8_load_reg_2434 <= b_8_8_fu_280;
        b_8_9_load_reg_2445 <= b_8_9_fu_288;
        b_9_10_load_reg_2461 <= b_9_10_fu_300;
        b_9_3_load_reg_2472 <= b_9_3_fu_308;
        b_9_7_load_reg_2428 <= b_9_7_fu_276;
        b_9_8_load_reg_2439 <= b_9_8_fu_284;
        b_9_9_load_reg_2450 <= b_9_9_fu_292;
        indvar_flatten_next_reg_2481 <= indvar_flatten_next_fu_1455_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_2263 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (n_reg_452 == 3'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        b_8_1_fu_232 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        b_8_1_load_reg_2272 <= b_8_1_fu_232;
        b_8_2_load_reg_2282 <= b_8_2_fu_240;
        b_8_4_load_reg_2292 <= b_8_4_fu_248;
        b_8_6_load_reg_2302 <= b_8_6_fu_256;
        b_8_load_reg_2312 <= b_8_fu_264;
        b_9_1_load_reg_2277 <= b_9_1_fu_236;
        b_9_2_load_reg_2287 <= b_9_2_fu_244;
        b_9_4_load_reg_2297 <= b_9_4_fu_252;
        b_9_6_load_reg_2307 <= b_9_6_fu_260;
        b_9_load_reg_2317 <= b_9_fu_268;
        n_1_reg_2322 <= n_1_fu_1142_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_2263 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (n_reg_452 == 3'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        b_8_2_fu_240 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_2263 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (n_reg_452 == 3'd2) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        b_8_4_fu_248 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_2263 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (n_reg_452 == 3'd3) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        b_8_6_fu_256 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((~(n_reg_452 == 3'd3) & ~(n_reg_452 == 3'd2) & ~(n_reg_452 == 3'd1) & ~(n_reg_452 == 3'd0) & (exitcond2_reg_2263 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        b_8_fu_264 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        b_9_11_load_reg_2673 <= b_9_11_fu_312;
        b_9_12_load_reg_2679 <= b_9_12_fu_320;
        b_9_13_load_reg_2685 <= b_9_13_fu_328;
        b_9_14_load_reg_2691 <= b_9_14_fu_336;
        b_9_5_load_reg_2697 <= b_9_5_fu_344;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_reg_452 == 3'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        b_9_1_fu_236 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_reg_452 == 3'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        b_9_2_fu_244 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_reg_452 == 3'd2) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        b_9_4_fu_252 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (n_reg_452 == 3'd3) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        b_9_6_fu_260 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((~(n_reg_452 == 3'd3) & ~(n_reg_452 == 3'd2) & ~(n_reg_452 == 3'd1) & ~(n_reg_452 == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        b_9_fu_268 <= grp_layer4_fc_mac_dsp_fu_651_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        exitcond2_reg_2263 <= exitcond2_fu_1000_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        exitcond_flatten8_reg_2723 <= exitcond_flatten8_fu_1789_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        exitcond_flatten_reg_2402 <= exitcond_flatten_fu_1387_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        indvar_flatten_next7_reg_2727 <= indvar_flatten_next7_fu_1795_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten8_fu_1789_p2 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        m3_t_mid2_v_reg_2738 <= m3_t_mid2_v_fu_1821_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_1387_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
        m_t_mid2_v_reg_2413 <= m_t_mid2_v_fu_1413_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_1387_p2 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        n1_mid2_reg_2406 <= n1_mid2_fu_1399_p3;
        tmp_38_reg_2418 <= tmp_38_fu_1421_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten8_fu_1789_p2 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        n4_mid2_reg_2732 <= n4_mid2_fu_1807_p3;
        tmp_58_reg_2743 <= tmp_58_fu_1829_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_2402 == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        n_2_reg_2486 <= n_2_fu_1466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten8_reg_2723 == 1'd0) & (1'b0 == ap_block_pp4_stage1_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        n_4_reg_2748 <= n_4_fu_1838_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((pre_label_1_load_A == 1'b1)) begin
        pre_label_1_payload_A <= max_n_reg_604;
    end
end

always @ (posedge ap_clk) begin
    if ((pre_label_1_load_B == 1'b1)) begin
        pre_label_1_payload_B <= max_n_reg_604;
    end
end

always @ (posedge ap_clk) begin
    if ((((exitcond_flatten8_reg_2723 == 1'd0) & (1'b0 == ap_block_pp4_stage1_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)) | ((exitcond_flatten_reg_2402 == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((exitcond2_reg_2263 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        reg_823 <= {{w_Data_0_data_out[31:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
        reg_828 <= b_8_12_fu_316;
        reg_834 <= b_8_13_fu_324;
        reg_840 <= b_8_14_fu_332;
        reg_846 <= b_8_5_fu_340;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_1000_p2 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        tmp_37_reg_2267 <= tmp_37_fu_1108_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_reg_2263 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        tmp_54_reg_2327 <= tmp_54_fu_1306_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((w_Data_0_load_A == 1'b1)) begin
        w_Data_0_payload_A <= w_Data_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((w_Data_0_load_B == 1'b1)) begin
        w_Data_0_payload_B <= w_Data_TDATA;
    end
end

always @ (*) begin
    if (((~((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | (~((exitcond1_fu_900_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond1_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        a_Data_0_ack_out = 1'b1;
    end else begin
        a_Data_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == a_Data_0_sel)) begin
        a_Data_0_data_out = a_Data_0_payload_B;
    end else begin
        a_Data_0_data_out = a_Data_0_payload_A;
    end
end

always @ (*) begin
    if ((((exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((exitcond1_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        a_Data_TDATA_blk_n = a_Data_0_state[1'd0];
    end else begin
        a_Data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((exitcond2_reg_2263 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten_reg_2402 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_flatten8_fu_1789_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state15 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state15 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_fu_1921_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        if ((ap_phi_mux_max_n_1_phi_fu_621_p4 == 4'd1)) begin
            ap_phi_mux_b_load_2_phi_phi_fu_631_p18 = b_9_11_load_reg_2673;
        end else if ((1'b1 == ap_condition_1650)) begin
            ap_phi_mux_b_load_2_phi_phi_fu_631_p18 = b_9_5_load_reg_2697;
        end else if ((ap_phi_mux_max_n_1_phi_fu_621_p4 == 4'd8)) begin
            ap_phi_mux_b_load_2_phi_phi_fu_631_p18 = reg_846;
        end else if ((ap_phi_mux_max_n_1_phi_fu_621_p4 == 4'd7)) begin
            ap_phi_mux_b_load_2_phi_phi_fu_631_p18 = b_9_14_load_reg_2691;
        end else if ((ap_phi_mux_max_n_1_phi_fu_621_p4 == 4'd6)) begin
            ap_phi_mux_b_load_2_phi_phi_fu_631_p18 = reg_840;
        end else if ((ap_phi_mux_max_n_1_phi_fu_621_p4 == 4'd5)) begin
            ap_phi_mux_b_load_2_phi_phi_fu_631_p18 = b_9_13_load_reg_2685;
        end else if ((ap_phi_mux_max_n_1_phi_fu_621_p4 == 4'd4)) begin
            ap_phi_mux_b_load_2_phi_phi_fu_631_p18 = reg_834;
        end else if ((ap_phi_mux_max_n_1_phi_fu_621_p4 == 4'd3)) begin
            ap_phi_mux_b_load_2_phi_phi_fu_631_p18 = b_9_12_load_reg_2679;
        end else if ((ap_phi_mux_max_n_1_phi_fu_621_p4 == 4'd2)) begin
            ap_phi_mux_b_load_2_phi_phi_fu_631_p18 = reg_828;
        end else begin
            ap_phi_mux_b_load_2_phi_phi_fu_631_p18 = 'bx;
        end
    end else begin
        ap_phi_mux_b_load_2_phi_phi_fu_631_p18 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (exitcond_flatten8_reg_2723 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ap_phi_mux_indvar_flatten6_phi_fu_560_p4 = indvar_flatten_next7_reg_2727;
    end else begin
        ap_phi_mux_indvar_flatten6_phi_fu_560_p4 = indvar_flatten6_reg_556;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten_reg_2402 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_468_p4 = indvar_flatten_next_reg_2481;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_468_p4 = indvar_flatten_reg_464;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (exitcond_flatten8_reg_2723 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ap_phi_mux_m3_phi_fu_571_p4 = m3_t_mid2_v_reg_2738;
    end else begin
        ap_phi_mux_m3_phi_fu_571_p4 = m3_reg_567;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten_reg_2402 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_m_phi_fu_480_p4 = m_t_mid2_v_reg_2413;
    end else begin
        ap_phi_mux_m_phi_fu_480_p4 = m_reg_476;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (exitcond_flatten_reg_2402 == 1'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_phi_mux_n1_phi_fu_491_p4 = n_2_reg_2486;
    end else begin
        ap_phi_mux_n1_phi_fu_491_p4 = n1_reg_487;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (exitcond_flatten8_reg_2723 == 1'd0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        ap_phi_mux_n4_phi_fu_582_p4 = n_4_reg_2748;
    end else begin
        ap_phi_mux_n4_phi_fu_582_p4 = n4_reg_578;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (exitcond2_reg_2263 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_n_phi_fu_456_p4 = n_1_reg_2322;
    end else begin
        ap_phi_mux_n_phi_fu_456_p4 = n_reg_452;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        grp_layer4_fc_mac_dsp_fu_651_adder = b_load_5_phi_fu_1868_p10;
    end else if (((exitcond_flatten8_reg_2723 == 1'd0) & (1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        grp_layer4_fc_mac_dsp_fu_651_adder = ap_phi_reg_pp4_iter0_b_load_4_phi_reg_589;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_layer4_fc_mac_dsp_fu_651_adder = b_load_1_phi_fu_1540_p10;
    end else if (((exitcond_flatten_reg_2402 == 1'd0) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        grp_layer4_fc_mac_dsp_fu_651_adder = b_load_phi_fu_1471_p10;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_layer4_fc_mac_dsp_fu_651_adder = tmp_4_cast_fu_1317_p1;
    end else if (((exitcond2_reg_2263 == 1'd0) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_layer4_fc_mac_dsp_fu_651_adder = tmp_1_cast_fu_1168_p1;
    end else begin
        grp_layer4_fc_mac_dsp_fu_651_adder = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((exitcond_flatten8_reg_2723 == 1'd0) & (1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        grp_layer4_fc_mac_dsp_fu_651_in1 = grp_fu_785_p18;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        grp_layer4_fc_mac_dsp_fu_651_in1 = a_t_load_3_phi_fu_1518_p18;
    end else if (((exitcond_flatten_reg_2402 == 1'd0) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        grp_layer4_fc_mac_dsp_fu_651_in1 = ap_phi_reg_pp2_iter0_a_t_load_2_phi_reg_498;
    end else if ((((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((exitcond2_reg_2263 == 1'd0) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_layer4_fc_mac_dsp_fu_651_in1 = a_t_14_8_load_reg_2186;
    end else begin
        grp_layer4_fc_mac_dsp_fu_651_in1 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_flatten8_reg_2723 == 1'd0) & (1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        grp_layer4_fc_mac_dsp_fu_651_in2 = tmp_59_fu_1833_p1;
    end else if (((exitcond_flatten_reg_2402 == 1'd0) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1))) begin
        grp_layer4_fc_mac_dsp_fu_651_in2 = tmp_39_fu_1461_p1;
    end else if ((((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)))) begin
        grp_layer4_fc_mac_dsp_fu_651_in2 = reg_823;
    end else if (((exitcond2_reg_2263 == 1'd0) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_layer4_fc_mac_dsp_fu_651_in2 = tmp_10_fu_1148_p1;
    end else begin
        grp_layer4_fc_mac_dsp_fu_651_in2 = 'bx;
    end
end

always @ (*) begin
    if ((pre_label_1_sel == 1'b1)) begin
        pre_label_1_data_out = pre_label_1_payload_B;
    end else begin
        pre_label_1_data_out = pre_label_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) & (pre_label_1_ack_in == 1'b1))) begin
        pre_label_1_vld_in = 1'b1;
    end else begin
        pre_label_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        pre_label_TDATA_blk_n = pre_label_1_state[1'd1];
    end else begin
        pre_label_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((exitcond_flatten8_reg_2723 == 1'd0) & (1'b0 == ap_block_pp4_stage1_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)) | ((exitcond_flatten_reg_2402 == 1'd0) & (1'b0 == ap_block_pp2_stage1_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((exitcond2_reg_2263 == 1'd0) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        w_Data_0_ack_out = 1'b1;
    end else begin
        w_Data_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((w_Data_0_sel == 1'b1)) begin
        w_Data_0_data_out = w_Data_0_payload_B;
    end else begin
        w_Data_0_data_out = w_Data_0_payload_A;
    end
end

always @ (*) begin
    if ((((exitcond_flatten8_reg_2723 == 1'd0) & (1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)) | ((exitcond_flatten_reg_2402 == 1'd0) & (1'b0 == ap_block_pp2_stage1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((exitcond2_reg_2263 == 1'd0) & (1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        w_Data_TDATA_blk_n = w_Data_0_state[1'd0];
    end else begin
        w_Data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if ((~((exitcond1_fu_900_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond1_fu_900_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((exitcond1_fu_900_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond1_fu_900_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((~((1'b0 == ap_block_pp1_stage1_subdone) & (exitcond2_reg_2263 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage1_subdone) & (exitcond2_reg_2263 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((~((1'b0 == ap_block_pp2_stage1_subdone) & (exitcond_flatten_reg_2402 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1)) & (1'b0 == ap_block_pp2_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage1_subdone) & (exitcond_flatten_reg_2402 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((exitcond9_fu_1683_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if ((~((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond6_fu_1689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if ((~((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out)) & (exitcond6_fu_1689_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if ((~((1'b0 == ap_block_pp4_stage0_subdone) & (exitcond_flatten8_fu_1789_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1)) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage1;
            end else if (((1'b0 == ap_block_pp4_stage0_subdone) & (exitcond_flatten8_fu_1789_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_pp4_stage1 : begin
            if ((1'b0 == ap_block_pp4_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage1;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state19 : begin
            if (((exitcond_fu_1921_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (pre_label_1_ack_in == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((pre_label_1_state[1'd0] == 1'b0) & (1'b1 == ap_CS_fsm_state21) & (pre_label_1_ack_in == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_Data_0_ack_in = a_Data_0_state[1'd1];

assign a_Data_0_load_A = (~a_Data_0_sel_wr & a_Data_0_state_cmp_full);

assign a_Data_0_load_B = (a_Data_0_state_cmp_full & a_Data_0_sel_wr);

assign a_Data_0_sel = a_Data_0_sel_rd;

assign a_Data_0_state_cmp_full = ((a_Data_0_state != 2'd1) ? 1'b1 : 1'b0);

assign a_Data_0_vld_in = a_Data_TVALID;

assign a_Data_0_vld_out = a_Data_0_state[1'd0];

assign a_Data_TREADY = a_Data_0_state[1'd1];

assign a_t_0_1_fu_1701_p1 = a_Data_0_data_out[15:0];

assign a_t_0_fu_912_p1 = a_Data_0_data_out[15:0];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp4_stage1 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_11001 = ((exitcond2_reg_2263 == 1'd0) & (w_Data_0_vld_out == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = ((exitcond2_reg_2263 == 1'd0) & (w_Data_0_vld_out == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage1_11001 = ((exitcond_flatten_reg_2402 == 1'd0) & (w_Data_0_vld_out == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage1_subdone = ((exitcond_flatten_reg_2402 == 1'd0) & (w_Data_0_vld_out == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp4_stage1_11001 = ((exitcond_flatten8_reg_2723 == 1'd0) & (w_Data_0_vld_out == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp4_stage1_subdone = ((exitcond_flatten8_reg_2723 == 1'd0) & (w_Data_0_vld_out == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b1));
end

assign ap_block_state10_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13 = ((exitcond6_fu_1689_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out));
end

assign ap_block_state15_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16_pp4_stage1_iter0 = ((exitcond_flatten8_reg_2723 == 1'd0) & (w_Data_0_vld_out == 1'b0));
end

assign ap_block_state17_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((exitcond1_fu_900_p2 == 1'd0) & (1'b0 == a_Data_0_vld_out));
end

assign ap_block_state4_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp1_stage1_iter0 = ((exitcond2_reg_2263 == 1'd0) & (w_Data_0_vld_out == 1'b0));
end

assign ap_block_state6_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp2_stage1_iter0 = ((exitcond_flatten_reg_2402 == 1'd0) & (w_Data_0_vld_out == 1'b0));
end

always @ (*) begin
    ap_condition_1650 = (~(ap_phi_mux_max_n_1_phi_fu_621_p4 == 4'd1) & ~(ap_phi_mux_max_n_1_phi_fu_621_p4 == 4'd8) & ~(ap_phi_mux_max_n_1_phi_fu_621_p4 == 4'd7) & ~(ap_phi_mux_max_n_1_phi_fu_621_p4 == 4'd6) & ~(ap_phi_mux_max_n_1_phi_fu_621_p4 == 4'd5) & ~(ap_phi_mux_max_n_1_phi_fu_621_p4 == 4'd4) & ~(ap_phi_mux_max_n_1_phi_fu_621_p4 == 4'd3) & ~(ap_phi_mux_max_n_1_phi_fu_621_p4 == 4'd2));
end

always @ (*) begin
    ap_condition_1659 = (~(n4_mid2_fu_1807_p3 == 3'd0) & ~(n4_mid2_fu_1807_p3 == 3'd3) & ~(n4_mid2_fu_1807_p3 == 3'd2) & ~(n4_mid2_fu_1807_p3 == 3'd1));
end

always @ (*) begin
    ap_condition_472 = ((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_530 = ((exitcond_flatten8_fu_1789_p2 == 1'd0) & (1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_699 = (((exitcond_flatten_fu_1387_p2 == 1'd0) & (tmp_38_fu_1421_p1 == 4'd0)) | ((exitcond_flatten_fu_1387_p2 == 1'd0) & (tmp_38_fu_1421_p1 == 4'd15)));
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_phi_mux_max_n_1_phi_fu_621_p4 = max_n_1_reg_617;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign exitcond1_fu_900_p2 = ((j_reg_441 == 4'd8) ? 1'b1 : 1'b0);

assign exitcond2_fu_1000_p2 = ((ap_phi_mux_n_phi_fu_456_p4 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond3_fu_1393_p2 = ((ap_phi_mux_n1_phi_fu_491_p4 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond4_fu_1801_p2 = ((ap_phi_mux_n4_phi_fu_582_p4 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond6_fu_1689_p2 = ((j2_reg_545 == 4'd8) ? 1'b1 : 1'b0);

assign exitcond9_fu_1683_p2 = ((i_reg_533 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond_flatten8_fu_1789_p2 = ((ap_phi_mux_indvar_flatten6_phi_fu_560_p4 == 7'd80) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_1387_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_468_p4 == 7'd75) ? 1'b1 : 1'b0);

assign exitcond_fu_1921_p2 = ((max_n_1_reg_617 == 4'd10) ? 1'b1 : 1'b0);

assign i_1_fu_1915_p2 = (i_reg_533 + 3'd1);

assign indvar_flatten_next7_fu_1795_p2 = (ap_phi_mux_indvar_flatten6_phi_fu_560_p4 + 7'd1);

assign indvar_flatten_next_fu_1455_p2 = (indvar_flatten_reg_464 + 7'd1);

assign j_1_fu_906_p2 = (j_reg_441 + 4'd1);

assign j_2_fu_1695_p2 = (j2_reg_545 + 4'd1);

assign m3_t_mid2_v_fu_1821_p3 = ((exitcond4_fu_1801_p2[0:0] === 1'b1) ? m_1_fu_1815_p2 : ap_phi_mux_m3_phi_fu_571_p4);

assign m_1_fu_1815_p2 = (5'd1 + ap_phi_mux_m3_phi_fu_571_p4);

assign m_s_fu_1407_p2 = (5'd1 + ap_phi_mux_m_phi_fu_480_p4);

assign m_t_mid2_v_fu_1413_p3 = ((exitcond3_fu_1393_p2[0:0] === 1'b1) ? m_s_fu_1407_p2 : ap_phi_mux_m_phi_fu_480_p4);

assign max_n_1_cast_fu_1927_p1 = max_n_1_reg_617;

assign n1_mid2_fu_1399_p3 = ((exitcond3_fu_1393_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_n1_phi_fu_491_p4);

assign n4_mid2_fu_1807_p3 = ((exitcond4_fu_1801_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_n4_phi_fu_582_p4);

assign n5_0_max_n_fu_1962_p3 = ((tmp_12_fu_1956_p2[0:0] === 1'b1) ? max_n_1_cast_fu_1927_p1 : max_n_reg_604);

assign n_1_fu_1142_p2 = (n_reg_452 + 3'd1);

assign n_2_fu_1466_p2 = (3'd1 + n1_mid2_reg_2406);

assign n_3_fu_1970_p2 = (4'd1 + max_n_1_reg_617);

assign n_4_fu_1838_p2 = (3'd1 + n4_mid2_reg_2732);

assign pre_label_1_ack_in = pre_label_1_state[1'd1];

assign pre_label_1_ack_out = pre_label_TREADY;

assign pre_label_1_load_A = (pre_label_1_state_cmp_full & ~pre_label_1_sel_wr);

assign pre_label_1_load_B = (pre_label_1_state_cmp_full & pre_label_1_sel_wr);

assign pre_label_1_sel = pre_label_1_sel_rd;

assign pre_label_1_state_cmp_full = ((pre_label_1_state != 2'd1) ? 1'b1 : 1'b0);

assign pre_label_1_vld_out = pre_label_1_state[1'd0];

assign pre_label_TDATA = pre_label_1_data_out;

assign pre_label_TVALID = pre_label_1_state[1'd0];

assign tmp_10_fu_1148_p1 = w_Data_0_data_out[15:0];

assign tmp_11_fu_1198_p2 = (tmp_8_fu_1153_p3 | 4'd1);

assign tmp_12_fu_1956_p2 = (($signed(ap_phi_mux_b_load_2_phi_phi_fu_631_p18) > $signed(tmp_fu_1935_p12)) ? 1'b1 : 1'b0);

assign tmp_13_fu_1204_p3 = {{tmp_11_fu_1198_p2}, {4'd0}};

assign tmp_14_fu_1212_p2 = (tmp_13_fu_1204_p3 | 8'd15);

assign tmp_15_fu_1020_p2 = ((tmp_s_fu_1006_p3 > tmp_2_fu_1014_p2) ? 1'b1 : 1'b0);

integer ap_tvar_int_0;

always @ (Bias_Data) begin
    for (ap_tvar_int_0 = 160 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 159 - 0) begin
            tmp_16_fu_1026_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_16_fu_1026_p4[ap_tvar_int_0] = Bias_Data[159 - ap_tvar_int_0];
        end
    end
end

assign tmp_18_fu_1035_p2 = (tmp_s_fu_1006_p3 - tmp_2_fu_1014_p2);

assign tmp_1_cast_fu_1168_p1 = $signed(tmp_1_fu_1161_p3);

assign tmp_1_fu_1161_p3 = {{tmp_37_reg_2267}, {8'd0}};

assign tmp_21_fu_1041_p2 = ($signed(8'd159) - $signed(tmp_s_fu_1006_p3));

assign tmp_23_fu_1047_p2 = (tmp_2_fu_1014_p2 - tmp_s_fu_1006_p3);

assign tmp_25_fu_1053_p3 = ((tmp_15_fu_1020_p2[0:0] === 1'b1) ? tmp_18_fu_1035_p2 : tmp_23_fu_1047_p2);

assign tmp_29_fu_1061_p3 = ((tmp_15_fu_1020_p2[0:0] === 1'b1) ? tmp_16_fu_1026_p4 : Bias_Data);

assign tmp_2_fu_1014_p2 = (tmp_s_fu_1006_p3 | 8'd15);

assign tmp_30_fu_1068_p3 = ((tmp_15_fu_1020_p2[0:0] === 1'b1) ? tmp_21_fu_1041_p2 : tmp_s_fu_1006_p3);

assign tmp_31_fu_1076_p2 = ($signed(8'd159) - $signed(tmp_25_fu_1053_p3));

assign tmp_32_fu_1082_p1 = tmp_30_fu_1068_p3;

assign tmp_33_fu_1086_p1 = tmp_31_fu_1076_p2;

assign tmp_34_fu_1090_p2 = tmp_29_fu_1061_p3 >> tmp_32_fu_1082_p1;

assign tmp_35_fu_1096_p2 = 160'd1461501637330902918203684832716283019655932542975 >> tmp_33_fu_1086_p1;

assign tmp_36_fu_1102_p2 = (tmp_35_fu_1096_p2 & tmp_34_fu_1090_p2);

assign tmp_37_fu_1108_p1 = tmp_36_fu_1102_p2[15:0];

assign tmp_38_fu_1421_p1 = m_t_mid2_v_fu_1413_p3[3:0];

assign tmp_39_fu_1461_p1 = w_Data_0_data_out[15:0];

assign tmp_40_fu_1218_p2 = ((tmp_13_fu_1204_p3 > tmp_14_fu_1212_p2) ? 1'b1 : 1'b0);

integer ap_tvar_int_1;

always @ (Bias_Data) begin
    for (ap_tvar_int_1 = 160 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 159 - 0) begin
            tmp_41_fu_1224_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_41_fu_1224_p4[ap_tvar_int_1] = Bias_Data[159 - ap_tvar_int_1];
        end
    end
end

assign tmp_42_fu_1233_p2 = (tmp_13_fu_1204_p3 - tmp_14_fu_1212_p2);

assign tmp_43_fu_1239_p2 = ($signed(8'd159) - $signed(tmp_13_fu_1204_p3));

assign tmp_44_fu_1245_p2 = (tmp_14_fu_1212_p2 - tmp_13_fu_1204_p3);

assign tmp_45_fu_1251_p3 = ((tmp_40_fu_1218_p2[0:0] === 1'b1) ? tmp_42_fu_1233_p2 : tmp_44_fu_1245_p2);

assign tmp_46_fu_1259_p3 = ((tmp_40_fu_1218_p2[0:0] === 1'b1) ? tmp_41_fu_1224_p4 : Bias_Data);

assign tmp_47_fu_1266_p3 = ((tmp_40_fu_1218_p2[0:0] === 1'b1) ? tmp_43_fu_1239_p2 : tmp_13_fu_1204_p3);

assign tmp_48_fu_1274_p2 = ($signed(8'd159) - $signed(tmp_45_fu_1251_p3));

assign tmp_49_fu_1280_p1 = tmp_47_fu_1266_p3;

assign tmp_4_cast_fu_1317_p1 = $signed(tmp_4_fu_1310_p3);

assign tmp_4_fu_1310_p3 = {{tmp_54_reg_2327}, {8'd0}};

assign tmp_50_fu_1284_p1 = tmp_48_fu_1274_p2;

assign tmp_51_fu_1288_p2 = tmp_46_fu_1259_p3 >> tmp_49_fu_1280_p1;

assign tmp_52_fu_1294_p2 = 160'd1461501637330902918203684832716283019655932542975 >> tmp_50_fu_1284_p1;

assign tmp_53_fu_1300_p2 = (tmp_52_fu_1294_p2 & tmp_51_fu_1288_p2);

assign tmp_54_fu_1306_p1 = tmp_53_fu_1300_p2[15:0];

assign tmp_56_fu_1705_p1 = j2_reg_545[2:0];

assign tmp_58_fu_1829_p1 = m3_t_mid2_v_fu_1821_p3[3:0];

assign tmp_59_fu_1833_p1 = w_Data_0_data_out[15:0];

assign tmp_7_fu_916_p1 = j_reg_441[2:0];

assign tmp_8_fu_1153_p3 = {{n_reg_452}, {1'd0}};

assign tmp_fu_1935_p11 = max_n_reg_604[3:0];

assign tmp_s_fu_1006_p3 = {{ap_phi_mux_n_phi_fu_456_p4}, {5'd0}};

assign w_Data_0_ack_in = w_Data_0_state[1'd1];

assign w_Data_0_load_A = (w_Data_0_state_cmp_full & ~w_Data_0_sel_wr);

assign w_Data_0_load_B = (w_Data_0_state_cmp_full & w_Data_0_sel_wr);

assign w_Data_0_sel = w_Data_0_sel_rd;

assign w_Data_0_state_cmp_full = ((w_Data_0_state != 2'd1) ? 1'b1 : 1'b0);

assign w_Data_0_vld_in = w_Data_TVALID;

assign w_Data_0_vld_out = w_Data_0_state[1'd0];

assign w_Data_TREADY = w_Data_0_state[1'd1];

endmodule //Layer4_FC
