Initializing gui preferences from file  /courses/engr852/engr852-06/.synopsys_icc_prefs.tcl
icc_shell> gui_start
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
icc_shell> source"/courses/engr852/engr852-06/asic_flow_setup/lib_gen/lib_container.tcl"
Error: unknown command 'source"/courses/engr852/engr852-06/asic_flow_setup/lib_gen/lib_container.tcl"' (CMD-005)
icc_shell> source "/courses/engr852/engr852-06/asic_flow_setup/lib_gen/lib_container.tcl"
/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ss0p75v125c.db /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ss0p75v25c.db /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ss0p75vn40c.db /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75v125c.db /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75v25c.db /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75vn40c.db
icc_shell> set mw_logic0_net VSS
VSS
icc_shell> set mw_logic1_net VDD
VDD
icc_shell> set_tlu_plus_files -max_tluplus /packages/process_kit/generic/generic_32nm/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus -min_tluplus /packages/process_kit/generic/generic_32nm/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus  -tech2itf_map /packages/process_kit/generic/generic_32nm/SAED32_EDK/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
1
icc_shell> create_mw_lib -technology /packages/process_kit/generic/generic_32nm/SAED32_EDK/tech/milkyway/saed32nm_1p9m_mw.tf  -mw_reference_lib {/packages/process_kit/generic/generic_32nm/EDK_updated_april2012/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m /packages/process_kit/generic/generic_32nm/EDK_updated_april2012/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m} ME_design.mw
Error: Library 'ME_design.mw' already exists. (MWUI-004)
0
icc_shell> open_mw_lib ME_design.mw
{ME_design.mw}
icc_shell> read_verilog "/courses/engr852/engr852-06/Synthesis/output/gc_HDL.v"
Loading db file '/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ff0p95v125c.db'
Information: Using CCS timing libraries. (TIM-024)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Loading db file '/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ff0p95v25c.db'
Loading db file '/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ff0p95vn40c.db'
Loading db file '/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ss0p75v125c.db'
Loading db file '/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ss0p75v25c.db'
Loading db file '/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ss0p75vn40c.db'
Loading db file '/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_tt0p85v125c.db'
Loading db file '/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_tt0p85v25c.db'
Loading db file '/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_tt0p85vn40c.db'
Loading db file '/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ff0p95v125c.db'
Loading db file '/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ff0p95v25c.db'
Loading db file '/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ff0p95vn40c.db'
Loading db file '/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75v125c.db'
Loading db file '/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75v25c.db'
Loading db file '/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75vn40c.db'
Loading db file '/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_tt0p85v125c.db'
Loading db file '/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_tt0p85v25c.db'
Loading db file '/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_tt0p85vn40c.db'
Loading db file '/packages/synopsys/icc/O-2018.06-SP4/libraries/syn/gtech.db'
Loading db file '/packages/synopsys/icc/O-2018.06-SP4/libraries/syn/standard.sldb'
Type of creating bus for undefined cells : 0
Warning: /packages/process_kit/generic/generic_32nm/EDK_updated_april2012/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m: bus naming style _%d< is not consistent with main lib. (MWNL-111)

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****

*****  Pass 1 Complete *****
Elapsed =    0:00:00, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
INFO: net in module control renamed from \PEready[12] to PEready[12]1 because of name conflict
INFO: net in module control renamed from \PEready[11] to PEready[11]1 because of name conflict
INFO: net in module control renamed from \PEready[14] to PEready[14]1 because of name conflict
INFO: net in module control renamed from \NewDist[8] to NewDist[8]1 because of name conflict
INFO: net in module control renamed from \NewDist[3] to NewDist[3]1 because of name conflict
INFO: net in module control renamed from \NewDist[1] to NewDist[1]1 because of name conflict
INFO: net in module control renamed from \AddressS1[0] to AddressS1[0]1 because of name conflict
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'top.CEL' now...
Total number of cell instances: 1344
Total number of nets: 1524
Total number of ports: 70 (include 0 PG ports)
Total number of hierarchical cell instances: 36

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:00, CPU =    0:00:00
Preparing data for query................... 
Information: Read verilog completed successfully.
1
icc_shell> link
1
icc_shell> read_sdc "/courses/engr852/engr852-06/Synthesis/const/ME.sdc"
Information: linking reference library : /packages/process_kit/generic/generic_32nm/EDK_updated_april2012/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /packages/process_kit/generic/generic_32nm/EDK_updated_april2012/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (36 designs)              top.CEL, etc
  saed32hvt_ff0p95v125c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ff0p95v125c.db
  saed32hvt_ff0p95v25c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ff0p95v25c.db
  saed32hvt_ff0p95vn40c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ff0p95vn40c.db
  saed32hvt_ss0p75v125c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ss0p75v125c.db
  saed32hvt_ss0p75v25c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ss0p75v25c.db
  saed32hvt_ss0p75vn40c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ss0p75vn40c.db
  saed32hvt_tt0p85v125c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_tt0p85v125c.db
  saed32hvt_tt0p85v25c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_tt0p85v25c.db
  saed32hvt_tt0p85vn40c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_tt0p85vn40c.db
  saed32lvt_ff0p95v125c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ff0p95v125c.db
  saed32lvt_ff0p95v25c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ff0p95v25c.db
  saed32lvt_ff0p95vn40c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ff0p95vn40c.db
  saed32lvt_ss0p75v125c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75v125c.db
  saed32lvt_ss0p75v25c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75v25c.db
  saed32lvt_ss0p75vn40c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75vn40c.db
  saed32lvt_tt0p85v125c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_tt0p85v125c.db
  saed32lvt_tt0p85v25c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_tt0p85v25c.db
  saed32lvt_tt0p85vn40c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_tt0p85vn40c.db

 Info: hierarchy_separator was changed to /

Reading SDC version 2.1...
Warning: SDC version in file (2.0) does not match the version you requested
        from read_sdc (2.1).  Some constraints and options may not function. (SDC-2)
Warning: SDC version in file (2.0) does not match the version you requested
        from read_sdc (2.1).  Some constraints and options may not function. (SDC-2)
 Info: hierarchy_separator was changed to /
1
icc_shell> save_mw_cel -as ME_inital
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named ME_inital. (UIG-5)
1
icc_shell> create_floorplan -control_type aspect_ratio -core_aspect_ratio 1 -core_utilization .75  -row_core_ratio 1  -start_first_row -left_io2core 5.0 -bottom_io2core 5.0 -right_io2core 5.0 -top_io2core 5.0 -keep_io_place -keep_macro_place
Warning: The M1 track offset is neither 0 or half of M1 pitch in the unitTile. This may result in gaps between standard cell rows. (APL-098)
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Warning: The M1 track offset is neither 0 or half of M1 pitch in the unitTile. This may result in gaps between standard cell rows. (APL-098)
Warning: The M1 track offset is neither 0 or half of M1 pitch in the unitTile. This may result in gaps between standard cell rows. (APL-098)
Warning: The M1 track offset is neither 0 or half of M1 pitch in the unitTile. This may result in gaps between standard cell rows. (APL-098)
Decrease number of rows to 38
Start to create wire tracks ...
GRC reference (3328,3328), dimensions (1672, 1672)
Number of terminals created: 70.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name   Original Ports
top                70
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.760
        Number Of Rows = 38
        Core Width = 78.736
        Core Height = 77.976
        Aspect Ratio = 0.990
        Double Back ON
        Flip First Row = NO
        Start From First Row = YES
Planner run through successfully.
1
icc_shell> derive_pg_connection -power_net VDD -ground_net VSS
Information: connected 1344 power ports and 1344 ground ports
1
icc_shell> derive_pg_connection -power_net VDD -ground_net VSS -tie
reconnected total 11 tie highs and 51 tie lows
1
icc_shell> create_rectangular_rings  -nets  {VSS}  -left_offset 0.5  -left_segment_layer M6 -left_segment_width 1.0 -extend_ll -extend_lh -right_offset 0.5 -right_segment_layer M6 -right_segment_width 1.0 -extend_rl -extend_rh -bottom_offset 0.5  -bottom_segment_layer  M7 -bottom_segment_width 1.0 -extend_bl -extend_bh -top_offset 0.5 -top_segment_layer M7 -top_segment_width 1.0 -extend_tl -extend_th
Using [5 x 5] Fat Wire Table for M1
Using [2 x 2] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for M2
Using [2 x 2] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for M3
Using [2 x 2] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for M4
Using [2 x 2] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for M5
Using [2 x 2] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for M6
Using [2 x 2] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for M7
Using [2 x 2] Fat Wire Table for VIA7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Substitute FatContact (VIA12LG_C) with (VIA12LG)
Substitute FatContact (VIA12LG) with (VIA12LG_C)
Substitute FatContact (VIA23LG_C) with (VIA23LG)
Substitute FatContact (VIA23LG) with (VIA23LG_C)
Substitute FatContact (VIA34LG_C) with (VIA34LG)
Substitute FatContact (VIA34LG) with (VIA34LG_C)
Substitute FatContact (VIA45LG_C) with (VIA45LG)
Substitute FatContact (VIA45LG) with (VIA45LG_C)
Substitute FatContact (VIA56LG_C) with (VIA56LG)
Substitute FatContact (VIA56LG) with (VIA56LG_C)
Substitute FatContact (VIA67LG_C) with (VIA67LG)
Substitute FatContact (VIA67LG) with (VIA67LG_C)
Substitute FatContact (VIA78LG_C) with (VIA78LG)
Substitute FatContact (VIA78LG) with (VIA78LG_C)
1344 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      899M Data =        0M
1
icc_shell> create_rectangular_rings  -nets  {VDD}  -left_offset 1.8  -left_segment_layer M6 -left_segment_width 1.0 -extend_ll -extend_lh -right_offset 1.8 -right_segment_layer M6 -right_segment_width 1.0 -extend_rl -extend_rh -bottom_offset 1.8  -bottom_segment_layer M7 -bottom_segment_width 1.0 -extend_bl -extend_bh -top_offset 1.8 -top_segment_layer M7 -top_segment_width 1.0 -extend_tl -extend_th

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      899M Data =        0M
1
icc_shell> create_power_strap -nets { VDD } -layer M6 -direction vertical -width 3
Information: PG PORT PUNCHING: Number of top ports created/deleted:      2 (MW-336)
Information: PG PORT PUNCHING: Total number of changes:                  2 (MW-339)
Using [5 x 5] Fat Wire Table for M1
Using [2 x 2] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for M2
Using [2 x 2] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for M3
Using [2 x 2] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for M4
Using [2 x 2] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for M5
Using [2 x 2] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for M6
Using [2 x 2] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for M7
Using [2 x 2] Fat Wire Table for VIA7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Substitute FatContact (VIA12LG_C) with (VIA12LG)
Substitute FatContact (VIA12LG) with (VIA12LG_C)
Substitute FatContact (VIA23LG_C) with (VIA23LG)
Substitute FatContact (VIA23LG) with (VIA23LG_C)
Substitute FatContact (VIA34LG_C) with (VIA34LG)
Substitute FatContact (VIA34LG) with (VIA34LG_C)
Substitute FatContact (VIA45LG_C) with (VIA45LG)
Substitute FatContact (VIA45LG) with (VIA45LG_C)
Substitute FatContact (VIA56LG_C) with (VIA56LG)
Substitute FatContact (VIA56LG) with (VIA56LG_C)
Substitute FatContact (VIA67LG_C) with (VIA67LG)
Substitute FatContact (VIA67LG) with (VIA67LG_C)
Substitute FatContact (VIA78LG_C) with (VIA78LG)
Substitute FatContact (VIA78LG) with (VIA78LG_C)
1344 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      899M Data =        0M
1
icc_shell> create_power_strap -nets { VSS } -layer M6 -direction vertical  -width 3

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      899M Data =        0M
1
icc_shell> verify_drc
Error: unknown command 'verify_drc' (CMD-005)
icc_shell> set_case_analysis 0 scanEn
Information: linking reference library : /packages/process_kit/generic/generic_32nm/EDK_updated_april2012/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /packages/process_kit/generic/generic_32nm/EDK_updated_april2012/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (36 designs)              top.CEL, etc
  saed32hvt_ff0p95v125c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ff0p95v125c.db
  saed32hvt_ff0p95v25c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ff0p95v25c.db
  saed32hvt_ff0p95vn40c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ff0p95vn40c.db
  saed32hvt_ss0p75v125c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ss0p75v125c.db
  saed32hvt_ss0p75v25c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ss0p75v25c.db
  saed32hvt_ss0p75vn40c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ss0p75vn40c.db
  saed32hvt_tt0p85v125c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_tt0p85v125c.db
  saed32hvt_tt0p85v25c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_tt0p85v25c.db
  saed32hvt_tt0p85vn40c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_tt0p85vn40c.db
  saed32lvt_ff0p95v125c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ff0p95v125c.db
  saed32lvt_ff0p95v25c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ff0p95v25c.db
  saed32lvt_ff0p95vn40c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ff0p95vn40c.db
  saed32lvt_ss0p75v125c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75v125c.db
  saed32lvt_ss0p75v25c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75v25c.db
  saed32lvt_ss0p75vn40c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75vn40c.db
  saed32lvt_tt0p85v125c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_tt0p85v125c.db
  saed32lvt_tt0p85v25c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_tt0p85v25c.db
  saed32lvt_tt0p85vn40c (library) /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_tt0p85vn40c.db

Warning: Can't find object 'scanEn' in design 'top'. (UID-95)
Error: Value for list 'port_or_pin_list' must have 1 elements. (CMD-036)
0
icc_shell> write_def -output output/ME_fp.def
Output DEF file
Error: Cannot open DEF file output/ME_fp.def. (MW-012)
0
icc_shell> set_case_analysis 0 scanEn
Warning: Can't find object 'scanEn' in design 'top'. (UID-95)
Error: Value for list 'port_or_pin_list' must have 1 elements. (CMD-036)
0
icc_shell> save_mw_cel -as ME_fp
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (5000 5000) (83736 82292) is different from CEL Core Area (5000 5000) (83736 82976).
Floorplan loading succeeded.
Information: Saved design named ME_fp. (UIG-5)
1
icc_shell> set_buffer_opt_strategy -effort high
1
icc_shell> set_tlu_plus_files -max_tluplus /packages/process_kit/generic/generic_32nm/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus -min_tluplus /packages/process_kit/generic/generic_32nm/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus  -tech2itf_map /packages/process_kit/generic/generic_32nm/SAED32_EDK/tech/star_rcxt/saed32nm_tf_itf_tluplus.map
1
icc_shell> place_opt -consider_scan
The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

  Loading design 'top'
Warning: Cell U42 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U41 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U40 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U39 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U38 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U37 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U36 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U35 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U34 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U33 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U32 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U31 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U30 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U29 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U28 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U27 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U26 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U25 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U24 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U23 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U22 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U21 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U20 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell U19 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell U18 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell U17 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell U16 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell U15 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell U14 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell U13 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell U12 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell U11 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell U10 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell U9 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell U8 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell U7 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell U6 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell U5 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell U4 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell U3 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell U2 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell U1 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell U48 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U47 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U46 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U45 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U44 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell U43 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/Accumulate_reg[0] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/Accumulate_reg[2] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/Accumulate_reg[1] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/Accumulate_reg[3] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/Accumulate_reg[4] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/Accumulate_reg[5] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/Accumulate_reg[6] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/Accumulate_reg[7] conflicts with the DFFSSRX1_HVT in the target library. (OPT-106)
Warning: Cell pe1/Rpipe_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/Rpipe_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/Rpipe_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/Rpipe_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/Rpipe_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/Rpipe_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/Rpipe_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/Rpipe_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U54 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U53 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U52 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U51 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U50 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U49 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe1/U48 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U47 conflicts with the NOR4X1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U46 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe1/U45 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U44 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U43 conflicts with the NAND4X0_LVT in the target library. (OPT-106)
Warning: Cell pe1/U42 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U41 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U40 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U39 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U38 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe1/U37 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe1/U36 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U35 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe1/U34 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe1/U33 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe1/U32 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe1/U31 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe1/U30 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe1/U29 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell pe1/U28 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe1/U19 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe1/U18 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe1/U17 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe1/U16 conflicts with the XOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U15 conflicts with the NAND2X0_HVT in the target library. (OPT-106)
Warning: Cell pe1/U14 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe1/U13 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe1/U12 conflicts with the NOR4X1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U11 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U10 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U9 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U8 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U7 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U5 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U4 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe1/U3 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U47 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe0/U46 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U45 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U44 conflicts with the NAND4X0_LVT in the target library. (OPT-106)
Warning: Cell pe0/U43 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U42 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U41 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U40 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U39 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe0/U38 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe0/U37 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe0/U36 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe0/U35 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe0/U34 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe0/U33 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U32 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe0/U31 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe0/U30 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe0/U29 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe0/U28 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe0/U27 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U26 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U25 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U24 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U23 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U22 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U21 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe0/U20 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U19 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U18 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe0/U17 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe0/U16 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe0/U15 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U14 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U13 conflicts with the AND2X1_HVT in the target library. (OPT-106)
Warning: Cell pe0/U12 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe0/U11 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell pe0/U10 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe0/U9 conflicts with the XOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U8 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U7 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U5 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe0/U4 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe0/U3 conflicts with the OR4X1_LVT in the target library. (OPT-106)
Warning: Cell pe0/Accumulate_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/Accumulate_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/Accumulate_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/Accumulate_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/Accumulate_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/Accumulate_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/Accumulate_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/Accumulate_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/Rpipe_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/Rpipe_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/Rpipe_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/Rpipe_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/Rpipe_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/Rpipe_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/Rpipe_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/Rpipe_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U5 conflicts with the XOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U4 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U3 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe9/Accumulate_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/Accumulate_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/Accumulate_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/Accumulate_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/Accumulate_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/Accumulate_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/Accumulate_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/Accumulate_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/Rpipe_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/Rpipe_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/Rpipe_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/Rpipe_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/Rpipe_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/Rpipe_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/Rpipe_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/Rpipe_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U46 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U45 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U44 conflicts with the NOR4X1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U43 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe9/U42 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U41 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U40 conflicts with the NAND4X0_LVT in the target library. (OPT-106)
Warning: Cell pe9/U39 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U38 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U37 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U36 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U35 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe9/U34 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe9/U33 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe9/U32 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe9/U31 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe9/U30 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe9/U29 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe9/U28 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe9/U27 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe9/U26 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell pe9/U25 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U24 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U23 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U22 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U21 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U20 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U19 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U18 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U17 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U16 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe9/U15 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe9/U14 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe9/U13 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe9/U12 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe9/U11 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe9/U10 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe9/U9 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe9/U8 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe9/U7 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U48 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U47 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U46 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U45 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U44 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U43 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe8/U42 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U41 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U40 conflicts with the NAND4X0_LVT in the target library. (OPT-106)
Warning: Cell pe8/U39 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U38 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U37 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U36 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U35 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe8/U34 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe8/U33 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe8/U32 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe8/U31 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe8/U30 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe8/U29 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell pe8/U28 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U27 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U26 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U25 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U24 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U23 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U22 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U21 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U20 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U19 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U18 conflicts with the NOR4X1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U17 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe8/U16 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe8/U15 conflicts with the NOR4X0_LVT in the target library. (OPT-106)
Warning: Cell pe8/U14 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe8/U13 conflicts with the AND2X1_HVT in the target library. (OPT-106)
Warning: Cell pe8/U12 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe8/U11 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe8/U10 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe8/U9 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U8 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U7 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U5 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U4 conflicts with the XNOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe8/U3 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe8/Accumulate_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/Accumulate_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/Accumulate_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/Accumulate_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/Accumulate_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/Accumulate_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/Accumulate_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/Accumulate_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/Rpipe_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/Rpipe_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/Rpipe_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/Rpipe_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/Rpipe_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/Rpipe_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/Rpipe_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/Rpipe_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U46 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U45 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U44 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U43 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U42 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U41 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U40 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U39 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U38 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U37 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U36 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U35 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U34 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U33 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U32 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U31 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U30 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U29 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U28 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U27 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U26 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U25 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U24 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U23 conflicts with the NOR4X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U22 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe7/U21 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U20 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U19 conflicts with the NAND4X0_LVT in the target library. (OPT-106)
Warning: Cell pe7/U18 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U17 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U16 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U15 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U14 conflicts with the XOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U13 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell pe7/U12 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell pe7/U11 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell pe7/U10 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe7/U9 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe7/U8 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell pe7/U7 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe7/U5 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe7/U4 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/U3 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/Accumulate_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/Accumulate_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/Accumulate_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/Accumulate_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/Accumulate_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/Accumulate_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/Accumulate_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/Accumulate_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/Rpipe_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/Rpipe_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/Rpipe_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/Rpipe_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/Rpipe_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/Rpipe_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/Rpipe_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/Rpipe_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U31 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe6/U30 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe6/U29 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U28 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U27 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe6/U26 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe6/U25 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe6/U24 conflicts with the NAND4X0_LVT in the target library. (OPT-106)
Warning: Cell pe6/U23 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U22 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe6/U21 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe6/U20 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U19 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe6/U18 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U17 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe6/U16 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U15 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U14 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U13 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U12 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U11 conflicts with the AND4X1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U10 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U9 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U8 conflicts with the AND4X1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U7 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U5 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U4 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe6/U3 conflicts with the XOR2X2_LVT in the target library. (OPT-106)
Warning: Cell pe6/Accumulate_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/Accumulate_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/Accumulate_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/Accumulate_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/Accumulate_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/Accumulate_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/Accumulate_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/Accumulate_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/Rpipe_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/Rpipe_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/Rpipe_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/Rpipe_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/Rpipe_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/Rpipe_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/Rpipe_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/Rpipe_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U50 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U49 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U48 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U47 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U46 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U45 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U44 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U43 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/U42 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe6/U41 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe6/U40 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe6/U39 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe6/U38 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe6/U37 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe6/U36 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe6/U35 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe6/U34 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe6/U33 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe6/U32 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U5 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U4 conflicts with the AND2X1_HVT in the target library. (OPT-106)
Warning: Cell pe5/U3 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/Accumulate_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/Accumulate_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/Accumulate_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/Accumulate_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/Accumulate_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/Accumulate_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/Accumulate_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/Accumulate_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/Rpipe_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/Rpipe_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/Rpipe_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/Rpipe_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/Rpipe_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/Rpipe_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/Rpipe_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/Rpipe_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U46 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U45 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U44 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U43 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U42 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U41 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U40 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U39 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U38 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U37 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U36 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U35 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U34 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U33 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U32 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U31 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U30 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U29 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U28 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U27 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U26 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U25 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U24 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U23 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U22 conflicts with the NOR4X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U21 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe5/U20 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U19 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U18 conflicts with the NAND4X0_LVT in the target library. (OPT-106)
Warning: Cell pe5/U17 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U16 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U15 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U14 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U13 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U12 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell pe5/U11 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe5/U10 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe5/U9 conflicts with the XOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/U8 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell pe5/U7 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U48 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U47 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U46 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U45 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U44 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U43 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U42 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U41 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U40 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U39 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U38 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe4/U37 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U36 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U35 conflicts with the NAND4X0_LVT in the target library. (OPT-106)
Warning: Cell pe4/U34 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U33 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U32 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U31 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U30 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe4/U29 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe4/U28 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe4/U27 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe4/U26 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe4/U25 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe4/U24 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe4/U23 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe4/U22 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe4/U21 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U20 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U19 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U18 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U17 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U16 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U15 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe4/U14 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe4/U13 conflicts with the AND2X1_HVT in the target library. (OPT-106)
Warning: Cell pe4/U12 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U11 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U10 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell pe4/U9 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe4/U8 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U7 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe4/U5 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U4 conflicts with the XOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/U3 conflicts with the OR4X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/Accumulate_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/Accumulate_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/Accumulate_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/Accumulate_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/Accumulate_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/Accumulate_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/Accumulate_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/Accumulate_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/Rpipe_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/Rpipe_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/Rpipe_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/Rpipe_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/Rpipe_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/Rpipe_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/Rpipe_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/Rpipe_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U50 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U49 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U48 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U47 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U46 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U45 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U44 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U43 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U42 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U41 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U40 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U39 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U38 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U37 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U36 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U35 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U34 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U33 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U32 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U31 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U30 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U29 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U28 conflicts with the NOR4X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U27 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U26 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U25 conflicts with the NAND4X0_LVT in the target library. (OPT-106)
Warning: Cell pe3/U24 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U23 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U22 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U21 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U20 conflicts with the NAND2X0_HVT in the target library. (OPT-106)
Warning: Cell pe3/U16 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell pe3/U15 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe3/U14 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe3/U13 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe3/U12 conflicts with the NOR2X0_LVT in the target library. (OPT-106)
Warning: Cell pe3/U11 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe3/U10 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U9 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe3/U8 conflicts with the XOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U7 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U5 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U4 conflicts with the OR3X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/U3 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe3/Accumulate_reg[5] conflicts with the DFFX1_HVT in the target library. (OPT-106)
Warning: Cell pe3/Accumulate_reg[3] conflicts with the DFFX1_HVT in the target library. (OPT-106)
Warning: Cell pe3/Accumulate_reg[1] conflicts with the DFFX1_HVT in the target library. (OPT-106)
Warning: Cell pe3/Accumulate_reg[0] conflicts with the DFFX1_HVT in the target library. (OPT-106)
Warning: Cell pe3/Accumulate_reg[2] conflicts with the DFFX1_HVT in the target library. (OPT-106)
Warning: Cell pe3/Accumulate_reg[4] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/Accumulate_reg[6] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/Accumulate_reg[7] conflicts with the DFFSSRX1_HVT in the target library. (OPT-106)
Warning: Cell pe3/Rpipe_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/Rpipe_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/Rpipe_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/Rpipe_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/Rpipe_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/Rpipe_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/Rpipe_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/Rpipe_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U28 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe2/U27 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe2/U26 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U25 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U24 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U23 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U22 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe2/U21 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe2/U20 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U19 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U18 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe2/U17 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell pe2/U16 conflicts with the NOR4X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U15 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U14 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe2/U13 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe2/U12 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U11 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U10 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U9 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U8 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U7 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U5 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U4 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U3 conflicts with the XNOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/Accumulate_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/Accumulate_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/Accumulate_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/Accumulate_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/Accumulate_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/Accumulate_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/Accumulate_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/Accumulate_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/Rpipe_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/Rpipe_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/Rpipe_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/Rpipe_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/Rpipe_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/Rpipe_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/Rpipe_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/Rpipe_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U47 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U46 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U45 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U44 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U43 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U42 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U41 conflicts with the NOR4X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U40 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe2/U39 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U38 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U37 conflicts with the NAND4X0_LVT in the target library. (OPT-106)
Warning: Cell pe2/U36 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U35 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U34 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U33 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/U32 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe2/U31 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe2/U30 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe2/U29 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell comp_u/U55 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U54 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U53 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U52 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U51 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U50 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U49 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U48 conflicts with the OR2X1_HVT in the target library. (OPT-106)
Warning: Cell comp_u/U47 conflicts with the OA221X1_HVT in the target library. (OPT-106)
Warning: Cell comp_u/U46 conflicts with the OA222X1_HVT in the target library. (OPT-106)
Warning: Cell comp_u/U45 conflicts with the AND2X1_HVT in the target library. (OPT-106)
Warning: Cell comp_u/U44 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U43 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U42 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U41 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U40 conflicts with the OAI221X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U39 conflicts with the AO22X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U38 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U37 conflicts with the NOR2X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U36 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U35 conflicts with the AO221X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U34 conflicts with the AO221X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U33 conflicts with the AO22X1_HVT in the target library. (OPT-106)
Warning: Cell comp_u/U32 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U31 conflicts with the NOR4X0_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U30 conflicts with the NOR4X0_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U29 conflicts with the NOR4X0_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U28 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U27 conflicts with the AO22X1_HVT in the target library. (OPT-106)
Warning: Cell comp_u/U26 conflicts with the NAND3X0_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U25 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U23 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U22 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell comp_u/U20 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell comp_u/U8 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U5 conflicts with the AO22X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U4 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U3 conflicts with the OAI21X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/BestDist_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/motionY_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/motionY_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/motionX_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/motionX_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/motionX_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/motionX_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/motionY_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/motionY_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/BestDist_reg[0] conflicts with the DFFX1_HVT in the target library. (OPT-106)
Warning: Cell comp_u/BestDist_reg[2] conflicts with the DFFX1_HVT in the target library. (OPT-106)
Warning: Cell comp_u/BestDist_reg[4] conflicts with the DFFX1_HVT in the target library. (OPT-106)
Warning: Cell comp_u/BestDist_reg[5] conflicts with the DFFX1_HVT in the target library. (OPT-106)
Warning: Cell comp_u/BestDist_reg[6] conflicts with the DFFX1_HVT in the target library. (OPT-106)
Warning: Cell comp_u/BestDist_reg[1] conflicts with the DFFX1_HVT in the target library. (OPT-106)
Warning: Cell comp_u/BestDist_reg[3] conflicts with the DFFX1_HVT in the target library. (OPT-106)
Warning: Cell comp_u/U24 conflicts with the NOR4X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U21 conflicts with the NAND4X0_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U19 conflicts with the AO221X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U18 conflicts with the AO221X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U17 conflicts with the AO221X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U16 conflicts with the AO221X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U15 conflicts with the AO221X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U14 conflicts with the AO221X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U13 conflicts with the AO221X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U12 conflicts with the AO221X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U11 conflicts with the AO22X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U10 conflicts with the AO22X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U9 conflicts with the AO22X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U7 conflicts with the AO22X1_LVT in the target library. (OPT-106)
Warning: Cell comp_u/U6 conflicts with the AO22X1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U78 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U77 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U76 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U75 conflicts with the NAND2X0_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U74 conflicts with the XNOR2X1_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U73 conflicts with the FADDX1_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U72 conflicts with the NAND2X0_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U71 conflicts with the XOR2X1_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U70 conflicts with the FADDX1_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U65 conflicts with the AND2X1_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U64 conflicts with the AND2X1_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U63 conflicts with the XOR2X1_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U62 conflicts with the XOR2X1_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U61 conflicts with the AND3X1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U60 conflicts with the XNOR2X1_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U59 conflicts with the AND4X1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U58 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U57 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U56 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U55 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U54 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U53 conflicts with the AO21X1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U52 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U51 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U50 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U48 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U47 conflicts with the AO21X1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U46 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U45 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U44 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U43 conflicts with the AO21X1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U42 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U41 conflicts with the FADDX1_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U40 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U39 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U38 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U37 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U36 conflicts with the NOR2X0_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U35 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U34 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U33 conflicts with the AO21X1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U32 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U31 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U30 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U29 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U28 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U27 conflicts with the OAI21X2_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U26 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U25 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U24 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U23 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U22 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U21 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U20 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U19 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U18 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U17 conflicts with the AND4X1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U16 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U15 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U14 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U12 conflicts with the AND4X1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U11 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U10 conflicts with the AO21X1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U5 conflicts with the AO21X1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U4 conflicts with the NAND2X1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/count_reg[11] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/count_reg[0] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/count_reg[2] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/count_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/count_reg[1] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/count_reg[9] conflicts with the DFFSSRX1_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/count_reg[10] conflicts with the DFFSSRX1_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/count_reg[8] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/count_reg[7] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/count_reg[6] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/count_reg[5] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/count_reg[4] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/count_reg[12] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U89 conflicts with the XOR2X1_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U88 conflicts with the AND2X1_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U87 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U86 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U85 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U84 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U83 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U82 conflicts with the NAND2X0_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/U81 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U80 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/U79 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe15/U44 conflicts with the XNOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U43 conflicts with the XNOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U42 conflicts with the XNOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U41 conflicts with the XNOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U40 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U39 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell pe15/U38 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe15/U37 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe15/U36 conflicts with the OR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe15/U35 conflicts with the OR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe15/U32 conflicts with the OR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe15/U30 conflicts with the OR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe15/U26 conflicts with the OR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe15/U23 conflicts with the XNOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U20 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U17 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U14 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe15/U11 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe15/U9 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe15/U8 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe15/U7 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe15/U4 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe15/U34 conflicts with the NOR4X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U33 conflicts with the NOR4X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U31 conflicts with the AO22X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U29 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U28 conflicts with the AO221X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U27 conflicts with the AO22X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U25 conflicts with the AO221X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U24 conflicts with the AO22X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U22 conflicts with the AO221X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U21 conflicts with the AO22X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U19 conflicts with the AO221X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U18 conflicts with the AO22X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U16 conflicts with the AO221X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U15 conflicts with the AO22X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U13 conflicts with the AO221X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U12 conflicts with the AO22X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U10 conflicts with the AO221X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U5 conflicts with the AO22X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U3 conflicts with the AO221X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/Accumulate_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/Accumulate_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/Accumulate_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/Accumulate_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/Accumulate_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/Accumulate_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/Accumulate_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/Accumulate_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/Rpipe_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/Rpipe_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/Rpipe_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/Rpipe_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/Rpipe_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/Rpipe_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/Rpipe_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/Rpipe_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U50 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U49 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U48 conflicts with the XNOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U47 conflicts with the XNOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U46 conflicts with the XNOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/U45 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U20 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe14/U19 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe14/U18 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe14/U17 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U16 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe14/U15 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U14 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U13 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U12 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U11 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U10 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U9 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U8 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U7 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U5 conflicts with the NOR4X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U4 conflicts with the XOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U3 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/Accumulate_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/Accumulate_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/Accumulate_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/Accumulate_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/Accumulate_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/Accumulate_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/Accumulate_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/Accumulate_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/Rpipe_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/Rpipe_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/Rpipe_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/Rpipe_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/Rpipe_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/Rpipe_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/Rpipe_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/Rpipe_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U47 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U46 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U45 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U44 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U43 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U42 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U41 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U40 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U39 conflicts with the NOR4X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U38 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe14/U37 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U36 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U35 conflicts with the NAND4X0_LVT in the target library. (OPT-106)
Warning: Cell pe14/U34 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U33 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U32 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U31 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U30 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe14/U29 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe14/U28 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe14/U27 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe14/U26 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe14/U25 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe14/U24 conflicts with the NOR4X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/U23 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe14/U22 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe14/U21 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe13/Accumulate_reg[7] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/Accumulate_reg[3] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/Accumulate_reg[4] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/Rpipe_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/Rpipe_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/Rpipe_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/Rpipe_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/Rpipe_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/Rpipe_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/Rpipe_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/U56 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe13/U55 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe13/U54 conflicts with the NOR4X1_LVT in the target library. (OPT-106)
Warning: Cell pe13/U53 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe13/U52 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/U51 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/U50 conflicts with the NAND4X0_LVT in the target library. (OPT-106)
Warning: Cell pe13/U49 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/U48 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/U47 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/U46 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/U45 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe13/U44 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe13/U43 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe13/U42 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe13/U41 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe13/U40 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe13/U39 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe13/U38 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe13/U37 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe13/U36 conflicts with the XNOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe13/U35 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe13/U26 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe13/U25 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe13/U24 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe13/U23 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe13/U22 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe13/U21 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe13/U20 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe13/U19 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe13/U18 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe13/U17 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe13/U16 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe13/U15 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe13/U14 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe13/U13 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe13/U12 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe13/U11 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe13/U10 conflicts with the OR3X1_LVT in the target library. (OPT-106)
Warning: Cell pe13/U9 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe13/U8 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe13/U7 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe13/U5 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe13/U4 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe13/U3 conflicts with the NOR2X0_LVT in the target library. (OPT-106)
Warning: Cell pe13/Accumulate_reg[5] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/Accumulate_reg[0] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/Accumulate_reg[2] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/Accumulate_reg[1] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/Rpipe_reg[5] conflicts with the DFFX1_HVT in the target library. (OPT-106)
Warning: Cell pe13/Accumulate_reg[6] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U59 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U58 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U57 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U56 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U55 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U54 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe12/U53 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U52 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U51 conflicts with the NAND4X0_LVT in the target library. (OPT-106)
Warning: Cell pe12/U50 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U49 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U48 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U47 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U46 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe12/U45 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe12/U44 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe12/U36 conflicts with the OR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe12/U35 conflicts with the OR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe12/U34 conflicts with the OR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe12/U33 conflicts with the OR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe12/U32 conflicts with the OR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe12/U31 conflicts with the OR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe12/U30 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U29 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe12/U28 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe12/U27 conflicts with the XOR2X2_LVT in the target library. (OPT-106)
Warning: Cell pe12/U26 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell pe12/U25 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell pe12/U24 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe12/U23 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe12/U22 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe12/U21 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe12/U20 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe12/U19 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe12/U18 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U17 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U16 conflicts with the OR4X1_HVT in the target library. (OPT-106)
Warning: Cell pe12/U15 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe12/U14 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U13 conflicts with the NAND2X0_HVT in the target library. (OPT-106)
Warning: Cell pe12/U12 conflicts with the NOR4X1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U11 conflicts with the NOR4X1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U10 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U9 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe12/U8 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U5 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe12/U4 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/U3 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe12/Accumulate_reg[1] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/Accumulate_reg[2] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/Accumulate_reg[3] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/Accumulate_reg[4] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/Accumulate_reg[5] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/Accumulate_reg[6] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/Accumulate_reg[7] conflicts with the DFFSSRX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/Accumulate_reg[0] conflicts with the DFFSSRX1_HVT in the target library. (OPT-106)
Warning: Cell pe12/Rpipe_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/Rpipe_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/Rpipe_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/Rpipe_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/Rpipe_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/Rpipe_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/Rpipe_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/Rpipe_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U49 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U48 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U47 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U46 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U45 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U44 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U43 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U42 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U41 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U40 conflicts with the NAND2X0_LVT in the target library. (OPT-106)
Warning: Cell pe11/U39 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U38 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U37 conflicts with the NAND4X0_LVT in the target library. (OPT-106)
Warning: Cell pe11/U36 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U35 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U34 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U33 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U32 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe11/U31 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe11/U30 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe11/U29 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe11/U28 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe11/U27 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe11/U26 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell pe11/U25 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell pe11/U24 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe11/U23 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U22 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U21 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U20 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U19 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U18 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U17 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U16 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U15 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U14 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U13 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U12 conflicts with the OR4X2_LVT in the target library. (OPT-106)
Warning: Cell pe11/U11 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell pe11/U10 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe11/U9 conflicts with the NOR4X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U8 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U7 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe11/U5 conflicts with the DELLN1X2_HVT in the target library. (OPT-106)
Warning: Cell pe11/U4 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/U3 conflicts with the XNOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/Accumulate_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/Accumulate_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/Accumulate_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/Accumulate_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/Accumulate_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/Accumulate_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/Accumulate_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/Accumulate_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/Rpipe_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/Rpipe_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/Rpipe_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/Rpipe_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/Rpipe_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/Rpipe_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/Rpipe_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/Rpipe_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U31 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe10/U30 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe10/U29 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U28 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U27 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U26 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe10/U25 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U24 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U23 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U22 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe10/U21 conflicts with the OR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U20 conflicts with the NAND4X0_LVT in the target library. (OPT-106)
Warning: Cell pe10/U19 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U18 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe10/U17 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe10/U16 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe10/U15 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U14 conflicts with the NBUFFX2_HVT in the target library. (OPT-106)
Warning: Cell pe10/U13 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U12 conflicts with the AND4X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U11 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U10 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U9 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U8 conflicts with the AND4X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U7 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U5 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U4 conflicts with the XOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U3 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/Accumulate_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/Accumulate_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/Accumulate_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/Accumulate_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/Accumulate_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/Accumulate_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/Accumulate_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/Accumulate_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/Rpipe_reg[0] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/Rpipe_reg[1] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/Rpipe_reg[2] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/Rpipe_reg[3] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/Rpipe_reg[4] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/Rpipe_reg[5] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/Rpipe_reg[6] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/Rpipe_reg[7] conflicts with the DFFX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U50 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U49 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U48 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U47 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U46 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U45 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U44 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U43 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U42 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U41 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe10/U40 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe10/U39 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe10/U38 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe10/U37 conflicts with the MUX21X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U36 conflicts with the MUX21X1_HVT in the target library. (OPT-106)
Warning: Cell pe10/U35 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe10/U34 conflicts with the OR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe10/U33 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/U32 conflicts with the INVX0_HVT in the target library. (OPT-106)
Warning: Cell pe1/add_16/U2 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe1/add_16/U1 conflicts with the XOR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe1/add_16/U1_1 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/add_16/U1_2 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/add_16/U1_3 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/add_16/U1_4 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/add_16/U1_5 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/add_16/U1_6 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe1/add_16/U1_7 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/add_16/U4 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe0/add_16/U3 conflicts with the XOR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe0/add_16/U2 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/add_16/U1 conflicts with the INVX0_LVT in the target library. (OPT-106)
Warning: Cell pe0/add_16/U1_1 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/add_16/U1_2 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/add_16/U1_3 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/add_16/U1_4 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/add_16/U1_5 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/add_16/U1_6 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe0/add_16/U1_7 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/add_16/U2 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe9/add_16/U1 conflicts with the XOR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe9/add_16/U1_1 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/add_16/U1_2 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/add_16/U1_3 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/add_16/U1_4 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/add_16/U1_5 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/add_16/U1_6 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe9/add_16/U1_7 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/add_16/U3 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe8/add_16/U2 conflicts with the XOR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe8/add_16/U1 conflicts with the NBUFFX2_LVT in the target library. (OPT-106)
Warning: Cell pe8/add_16/U1_1 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/add_16/U1_2 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/add_16/U1_3 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/add_16/U1_4 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/add_16/U1_5 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/add_16/U1_6 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe8/add_16/U1_7 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/add_16/U1_2 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/add_16/U1_3 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/add_16/U1_4 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/add_16/U1_5 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/add_16/U1_6 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/add_16/U1_7 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe7/add_16/U2 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe7/add_16/U1 conflicts with the XOR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe7/add_16/U1_1 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/add_16/U2 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe6/add_16/U1 conflicts with the XOR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe6/add_16/U1_1 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/add_16/U1_2 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/add_16/U1_3 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/add_16/U1_4 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/add_16/U1_5 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/add_16/U1_6 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe6/add_16/U1_7 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/add_16/U2 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe5/add_16/U1 conflicts with the XOR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe5/add_16/U1_1 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/add_16/U1_2 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/add_16/U1_3 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/add_16/U1_4 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/add_16/U1_5 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/add_16/U1_6 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe5/add_16/U1_7 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/add_16/U2 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe4/add_16/U1 conflicts with the XOR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe4/add_16/U1_1 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/add_16/U1_2 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/add_16/U1_3 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/add_16/U1_4 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/add_16/U1_5 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/add_16/U1_6 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe4/add_16/U1_7 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/add_16/U1_3 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/add_16/U1_4 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/add_16/U1_5 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/add_16/U1_6 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/add_16/U1_7 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/add_16/U2 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe3/add_16/U1 conflicts with the XOR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe3/add_16/U1_1 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe3/add_16/U1_2 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/add_16/U2 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe2/add_16/U1 conflicts with the XOR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe2/add_16/U1_1 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/add_16/U1_2 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/add_16/U1_3 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/add_16/U1_4 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/add_16/U1_5 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/add_16/U1_6 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe2/add_16/U1_7 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/add_18/U2 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/add_18/U1 conflicts with the XOR2X1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/add_18/U1_1_2 conflicts with the HADDX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/add_18/U1_1_1 conflicts with the HADDX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/add_18/U1_1_8 conflicts with the HADDX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/add_18/U1_1_11 conflicts with the HADDX1_HVT in the target library. (OPT-106)
Warning: Cell ctl_u/add_18/U1_1_10 conflicts with the HADDX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/add_18/U1_1_9 conflicts with the HADDX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/add_18/U1_1_3 conflicts with the HADDX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/add_18/U1_1_4 conflicts with the HADDX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/add_18/U1_1_5 conflicts with the HADDX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/add_18/U1_1_6 conflicts with the HADDX1_LVT in the target library. (OPT-106)
Warning: Cell ctl_u/add_18/U1_1_7 conflicts with the HADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/add_16/U2 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe15/add_16/U1 conflicts with the XOR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe15/add_16/U1_1 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/add_16/U1_2 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/add_16/U1_3 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/add_16/U1_4 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/add_16/U1_5 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/add_16/U1_6 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe15/add_16/U1_7 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/add_16/U2 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe14/add_16/U1 conflicts with the XOR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe14/add_16/U1_1 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/add_16/U1_2 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/add_16/U1_3 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/add_16/U1_4 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/add_16/U1_5 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/add_16/U1_6 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe14/add_16/U1_7 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/add_16/U2 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe13/add_16/U1 conflicts with the XOR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe13/add_16/U1_1 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/add_16/U1_2 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/add_16/U1_3 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/add_16/U1_4 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/add_16/U1_5 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/add_16/U1_6 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe13/add_16/U1_7 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/add_16/U3 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe12/add_16/U2 conflicts with the XOR2X1_LVT in the target library. (OPT-106)
Warning: Cell pe12/add_16/U1 conflicts with the DELLN1X2_LVT in the target library. (OPT-106)
Warning: Cell pe12/add_16/U1_1 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/add_16/U1_2 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/add_16/U1_3 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/add_16/U1_4 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/add_16/U1_5 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/add_16/U1_6 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe12/add_16/U1_7 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/add_16/U1_7 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/add_16/U3 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe11/add_16/U2 conflicts with the XOR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe11/add_16/U1 conflicts with the DELLN1X2_LVT in the target library. (OPT-106)
Warning: Cell pe11/add_16/U1_1 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/add_16/U1_2 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/add_16/U1_3 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/add_16/U1_4 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/add_16/U1_5 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe11/add_16/U1_6 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/add_16/U4 conflicts with the AND2X1_LVT in the target library. (OPT-106)
Warning: Cell pe10/add_16/U3 conflicts with the XOR2X1_HVT in the target library. (OPT-106)
Warning: Cell pe10/add_16/U2 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/add_16/U1 conflicts with the INVX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/add_16/U1_1 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/add_16/U1_2 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/add_16/U1_3 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/add_16/U1_4 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/add_16/U1_5 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/add_16/U1_6 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: Cell pe10/add_16/U1_7 conflicts with the FADDX1_LVT in the target library. (OPT-106)
Warning: There are conflicts between cells in libraries saed32lvt_ss0p75v125c:saed32lvt_ss0p75v125c.db (/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs) and saed32lvt_ff0p95v125c:saed32lvt_ff0p95v125c.db (/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs). (OPT-187)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 

TLU+ File = /packages/process_kit/generic/generic_32nm/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus
TLU+ File = /packages/process_kit/generic/generic_32nm/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
...33%...67%...100% done.

  Coarse Placement Complete
  --------------------------


 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 25

 Processing Buffer Trees ... 

    [3]  10% ...
Warning: New port 'pe11/IN0' is generated to sub_module 'pe11' as an additional of original port 'pe11/newDist'. (PSYN-850)
Warning: New port 'pe9/IN0' is generated to sub_module 'pe9' as an additional of original port 'pe9/newDist'. (PSYN-850)
Warning: New port 'pe5/IN0' is generated to sub_module 'pe5' as an additional of original port 'pe5/newDist'. (PSYN-850)
Warning: New port 'pe14/IN0' is generated to sub_module 'pe14' as an additional of original port 'pe14/newDist'. (PSYN-850)
Warning: New port 'pe12/IN0' is generated to sub_module 'pe12' as an additional of original port 'pe12/newDist'. (PSYN-850)
Warning: New port 'pe11/IN1' is generated to sub_module 'pe11' as an additional of original port 'pe11/newDist'. (PSYN-850)
Warning: New port 'pe13/IN0' is generated to sub_module 'pe13' as an additional of original port 'pe13/newDist'. (PSYN-850)
Warning: New port 'pe0/IN0' is generated to sub_module 'pe0' as an additional of original port 'pe0/newDist'. (PSYN-850)
Warning: New port 'pe7/IN0' is generated to sub_module 'pe7' as an additional of original port 'pe7/newDist'. (PSYN-850)
Warning: New port 'pe1/IN0' is generated to sub_module 'pe1' as an additional of original port 'pe1/newDist'. (PSYN-850)
Warning: New port 'pe2/IN0' is generated to sub_module 'pe2' as an additional of original port 'pe2/newDist'. (PSYN-850)
Warning: New port 'pe15/IN0' is generated to sub_module 'pe15' as an additional of original port 'pe15/newDist'. (PSYN-850)
Warning: New port 'pe3/IN0' is generated to sub_module 'pe3' as an additional of original port 'pe3/newDist'. (PSYN-850)
Warning: New port 'pe6/IN0' is generated to sub_module 'pe6' as an additional of original port 'pe6/newDist'. (PSYN-850)
Warning: New port 'pe8/IN0' is generated to sub_module 'pe8' as an additional of original port 'pe8/newDist'. (PSYN-850)
Warning: New port 'pe10/IN0' is generated to sub_module 'pe10' as an additional of original port 'pe10/newDist'. (PSYN-850)
Warning: New port 'pe12/IN1' is generated to sub_module 'pe12' as an additional of original port 'pe12/newDist'. (PSYN-850)
Warning: New port 'pe6/IN1' is generated to sub_module 'pe6' as an additional of original port 'pe6/newDist'. (PSYN-850)
Warning: New port 'pe4/IN0' is generated to sub_module 'pe4' as an additional of original port 'pe4/newDist'. (PSYN-850)
Warning: New port 'pe1/IN1' is generated to sub_module 'pe1' as an additional of original port 'pe1/newDist'. (PSYN-850)
    [6]  20% ...
    [9]  30% ...
    [12]  40% ...
    [15]  50% ...
    [18]  60% ...
    [21]  70% ...
    [24]  80% ...
    [25] 100% Done ...

Information: The register 'pe15/Rpipe_reg[7]' will be removed. (OPT-1207)
Information: The register 'pe15/Rpipe_reg[6]' will be removed. (OPT-1207)
Information: The register 'pe15/Rpipe_reg[5]' will be removed. (OPT-1207)
Information: The register 'pe15/Rpipe_reg[4]' will be removed. (OPT-1207)
Information: The register 'pe15/Rpipe_reg[3]' will be removed. (OPT-1207)
Information: The register 'pe15/Rpipe_reg[2]' will be removed. (OPT-1207)
Information: The register 'pe15/Rpipe_reg[1]' will be removed. (OPT-1207)
Information: The register 'pe15/Rpipe_reg[0]' will be removed. (OPT-1207)

Information: Automatic high-fanout synthesis deletes 143 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 13 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : M9
    Derived Maximum Upper Layer   : MRDL
  ------------------------------------------
  No net to be assigned.





  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4453.4
  Total fixed cell area: 0.0
  Total physical cell area: 4453.4
  Core area: (5000 5000 83736 82976)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07    4453.4      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07    4453.4      0.00       0.0       0.0                          
    0:00:07    4453.4      0.00       0.0       0.0                          
    0:00:07    4296.1      0.00       0.0       0.0                          
    0:00:07    4296.1      0.00       0.0       0.0                          
    0:00:07    4296.1      0.00       0.0       0.0                          
    0:00:07    4296.1      0.00       0.0       0.0                          
    0:00:07    4296.1      0.00       0.0       0.0                          
    0:00:07    4294.3      0.00       0.0       0.0                          
    0:00:07    4294.3      0.00       0.0       0.0                          
    0:00:07    4294.3      0.00       0.0       0.0                          
    0:00:07    4294.3      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.3
  Total fixed cell area: 0.0
  Total physical cell area: 4294.3
  Core area: (5000 5000 83736 82976)


  No hold constraints






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
60%...80%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:01:58 2020
****************************************
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16897    sites, (non-fixed:16897  fixed:0)
                      1127     cells, (non-fixed:1127   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       42 
Avg. std cell width:  1.91 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:01:58 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 1125 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:01:58 2020
****************************************

avg cell displacement:    0.482 um ( 0.29 row height)
max cell displacement:    2.485 um ( 1.49 row height)
std deviation:            0.537 um ( 0.32 row height)
number of cell moved:      1125 cells (out of 1127 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages







  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.3
  Total fixed cell area: 0.0
  Total physical cell area: 4294.3
  Core area: (5000 5000 83736 82976)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10    4294.3      0.00       0.0       0.0                          
    0:00:10    4294.3      0.00       0.0       0.0                          
    0:00:10    4294.3      0.00       0.0       0.0                          
    0:00:10    4294.3      0.00       0.0       0.0                          
    0:00:10    4294.3      0.00       0.0       0.0                          
    0:00:10    4294.3      0.00       0.0       0.0                          
    0:00:10    4294.3      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:01:59 2020
****************************************
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16897    sites, (non-fixed:16897  fixed:0)
                      1127     cells, (non-fixed:1127   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       42 
Avg. std cell width:  1.91 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:01:59 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:01:59 2020
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.3
  Total fixed cell area: 0.0
  Total physical cell area: 4294.3
  Core area: (5000 5000 83736 82976)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:10    4294.3      0.00       0.0       0.0                          
    0:00:10    4294.3      0.00       0.0       0.0                          
    0:00:10    4294.3      0.00       0.0       0.0                          
    0:00:10    4294.3      0.00       0.0       0.0                          
    0:00:10    4294.3      0.00       0.0       0.0                          
    0:00:10    4294.3      0.00       0.0       0.0                          
    0:00:10    4294.3      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:01:59 2020
****************************************
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16897    sites, (non-fixed:16897  fixed:0)
                      1127     cells, (non-fixed:1127   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       42 
Avg. std cell width:  1.91 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:01:59 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:01:59 2020
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.3
  Total fixed cell area: 0.0
  Total physical cell area: 4294.3
  Core area: (5000 5000 83736 82976)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(88736,87976). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(88736,87976). (PSYN-523)
Warning: Core area is not integer multiples of min site height (1672), object's width and height(78736,77976). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
icc_shell> clock_opt -only_psyn
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : No
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Performing optimization...

  Loading design 'top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.3
  Total fixed cell area: 0.0
  Total physical cell area: 4294.3
  Core area: (5000 5000 83736 82976)


                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.3
  Total fixed cell area: 0.0
  Total physical cell area: 4294.3
  Core area: (5000 5000 83736 82976)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    4294.3      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
20%...40%...60%...80%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:02:10 2020
****************************************
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16897    sites, (non-fixed:16897  fixed:0)
                      1127     cells, (non-fixed:1127   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       42 
Avg. std cell width:  1.91 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:02:10 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 1122 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:02:10 2020
****************************************

avg cell displacement:    0.457 um ( 0.27 row height)
max cell displacement:    2.567 um ( 1.54 row height)
std deviation:            0.509 um ( 0.30 row height)
number of cell moved:      1122 cells (out of 1127 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.3
  Total fixed cell area: 0.0
  Total physical cell area: 4294.3
  Core area: (5000 5000 83736 82976)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    4294.3      0.00       0.0       0.0                          
    0:00:03    4294.3      0.00       0.0       0.0                          
    0:00:03    4294.3      0.00       0.0       0.0                          
    0:00:03    4294.3      0.00       0.0       0.0                          
    0:00:03    4294.3      0.00       0.0       0.0                          
    0:00:03    4294.3      0.00       0.0       0.0                          
    0:00:03    4294.3      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:02:10 2020
****************************************
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16897    sites, (non-fixed:16897  fixed:0)
                      1127     cells, (non-fixed:1127   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       42 
Avg. std cell width:  1.91 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:02:10 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:02:10 2020
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.3
  Total fixed cell area: 0.0
  Total physical cell area: 4294.3
  Core area: (5000 5000 83736 82976)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(88736,87976). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(88736,87976). (PSYN-523)
Warning: Core area is not integer multiples of min site height (1672), object's width and height(78736,77976). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Routing clock nets...
Error: Could not find any nets in the design that match the specification. (ZRT-070)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: None of the nets in the design are routed. Estimation of all the nets will be performed. (RCEX-203)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
 
****************************************
Report : clock tree
Design : top
Version: O-2018.06-SP4
Date   : Sun Dec 20 18:02:11 2020
****************************************


======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
ideal_clock1         277       0         0         0.0220    0.0257      0              0.0000
 
****************************************
Report : qor
Design : top
Version: O-2018.06-SP4
Date   : Sun Dec 20 18:02:11 2020
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:          2.42
  Critical Path Slack:           0.45
  Critical Path Clk Period:      3.49
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         35
  Hierarchical Port Count:       1527
  Leaf Cell Count:               1127
  Buf/Inv Cell Count:             126
  Buf Cell Count:                   4
  Inv Cell Count:                 122
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       850
  Sequential Cell Count:          277
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2434.191252
  Noncombinational Area:  1860.079981
  Buf/Inv Area:            163.160449
  Total Buffer Area:             8.13
  Total Inverter Area:         155.03
  Macro/Black Box Area:      0.000000
  Net Area:                565.350287
  Net XLength        :        7691.05
  Net YLength        :        8112.78
  -----------------------------------
  Cell Area:              4294.271233
  Design Area:            4859.621520
  Net Length        :        15803.83


  Design Rules
  -----------------------------------
  Total Number of Nets:          1372
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hafez.sfsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.74
  -----------------------------------------
  Overall Compile Time:                0.81
  Overall Compile Wall Clock Time:     0.86

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


clock_opt completed Successfully
1
icc_shell> congestion place_opt
Error: unknown command 'congestion' (CMD-005)
icc_shell> place_opt -congestion
The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : Yes
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

  Loading design 'top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...33%...67%...100% done.

  Coarse Placement Complete
  --------------------------


 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 25

 Processing Buffer Trees ... 

    [3]  10% ...
Warning: New port 'pe10/IN1' is generated to sub_module 'pe10' as an additional of original port 'pe10/IN0'. (PSYN-850)
Warning: New port 'pe8/IN1' is generated to sub_module 'pe8' as an additional of original port 'pe8/IN0'. (PSYN-850)
    [6]  20% ...
    [9]  30% ...
    [12]  40% ...
    [15]  50% ...
    [18]  60% ...
    [21]  70% ...
    [24]  80% ...
    [25] 100% Done ...


Information: Automatic high-fanout synthesis deletes 10 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 12 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : M9
    Derived Maximum Upper Layer   : MRDL
  ------------------------------------------
  No net to be assigned.





  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4296.8
  Total fixed cell area: 0.0
  Total physical cell area: 4296.8
  Core area: (5000 5000 83736 82976)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    4296.8      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    4296.8      0.00       0.0       0.0                          
    0:00:03    4296.8      0.00       0.0       0.0                          
    0:00:03    4294.3      0.00       0.0       0.0                          
    0:00:03    4294.3      0.00       0.0       0.0                          
    0:00:03    4294.3      0.00       0.0       0.0                          
    0:00:03    4294.3      0.00       0.0       0.0                          
    0:00:03    4294.3      0.00       0.0       0.0                          
    0:00:03    4294.3      0.00       0.0       0.0                          
    0:00:03    4294.3      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.3
  Total fixed cell area: 0.0
  Total physical cell area: 4294.3
  Core area: (5000 5000 83736 82976)


  No hold constraints






  Beginning Coarse Placement (Congestion Driven)
  ---------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
100% done.
40%...60%...80%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:02:33 2020
****************************************
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16897    sites, (non-fixed:16897  fixed:0)
                      1127     cells, (non-fixed:1127   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       42 
Avg. std cell width:  1.91 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:02:33 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 1127 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:02:33 2020
****************************************

avg cell displacement:    0.496 um ( 0.30 row height)
max cell displacement:    2.637 um ( 1.58 row height)
std deviation:            0.545 um ( 0.33 row height)
number of cell moved:      1126 cells (out of 1127 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages







  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.3
  Total fixed cell area: 0.0
  Total physical cell area: 4294.3
  Core area: (5000 5000 83736 82976)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    4294.3      0.00       0.0       0.0                          
    0:00:06    4294.3      0.00       0.0       0.0                          
    0:00:06    4294.3      0.00       0.0       0.0                          
    0:00:06    4294.3      0.00       0.0       0.0                          
    0:00:06    4294.3      0.00       0.0       0.0                          
    0:00:06    4294.3      0.00       0.0       0.0                          
    0:00:06    4294.3      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:02:33 2020
****************************************
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16897    sites, (non-fixed:16897  fixed:0)
                      1127     cells, (non-fixed:1127   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       42 
Avg. std cell width:  1.91 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:02:33 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:02:33 2020
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.3
  Total fixed cell area: 0.0
  Total physical cell area: 4294.3
  Core area: (5000 5000 83736 82976)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07    4294.3      0.00       0.0       0.0                          
    0:00:07    4294.3      0.00       0.0       0.0                          
    0:00:07    4294.3      0.00       0.0       0.0                          
    0:00:07    4294.3      0.00       0.0       0.0                          
    0:00:07    4294.3      0.00       0.0       0.0                          
    0:00:07    4294.3      0.00       0.0       0.0                          
    0:00:07    4294.3      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:02:34 2020
****************************************
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16897    sites, (non-fixed:16897  fixed:0)
                      1127     cells, (non-fixed:1127   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       42 
Avg. std cell width:  1.91 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:02:34 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:02:34 2020
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.3
  Total fixed cell area: 0.0
  Total physical cell area: 4294.3
  Core area: (5000 5000 83736 82976)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(88736,87976). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(88736,87976). (PSYN-523)
Warning: Core area is not integer multiples of min site height (1672), object's width and height(78736,77976). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
icc_shell> save_mw_cel -as ME_place
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named ME_place. (UIG-5)
1
icc_shell> write_def -output output/ME_place.def
Output DEF file
Error: Cannot open DEF file output/ME_place.def. (MW-012)
0
icc_shell> report_placement_utilization > output/ME_place_util.rpt
Error: could not open output redirect file "output/ME_place_util.rpt" (CMD-015)
icc_shell> report_qor_snapshot > output/ME_place_qor_snapshot.rpt
Error: could not open output redirect file "output/ME_place_qor_snapshot.rpt" (CMD-015)
icc_shell> set_case_analysis 0 scanEn
Warning: Can't find object 'scanEn' in design 'top'. (UID-95)
Error: Value for list 'port_or_pin_list' must have 1 elements. (CMD-036)
0
icc_shell> pwd
/courses/engr852/engr852-06/asic_flow_setup/pnr/pnr_fifo/scripts
icc_shell> mkdir output
Error: unknown command 'mkdir' (CMD-005)
icc_shell> makedir output
Error: unknown command 'makedir' (CMD-005)
icc_shell> mkdir output
Error: unknown command 'mkdir' (CMD-005)
icc_shell> pwd
/courses/engr852/engr852-06/asic_flow_setup/pnr/pnr_fifo/scripts
icc_shell> write_def -output output/ME_place.def
Output DEF file
Information: Writing ROWS statement (DDEFW-014)
Information: Completed ROWS statement  (DDEFW-016)
Information: Writing TRACKS statement (DDEFW-014)
Information: Completed TRACKS statement  (DDEFW-016)
Information: Writing GCELLGRID statement (DDEFW-014)
Information: Completed GCELLGRID statement  (DDEFW-016)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS 1000/1127 (DDEFW-015)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS 1000/1296 (DDEFW-015)
Information: Completed NETS section  (DDEFW-016)
DEF output completed
1
icc_shell> report_placement_utilization > output/ME_place_util.rpt
icc_shell> report_qor_snapshot > output/ME_place_qor_snapshot.rpt
icc_shell> report_qor > output/ME_place_qor.rpt
icc_shell> report_timing -delay max -max_paths 20 > output/ME_place.setup.rpt
icc_shell> report_timing -delay min -max_paths 20 > output/ME_place.hold.rpt
icc_shell> open scripts/ cts_icc.tcl
Error: illegal access mode "cts_icc.tcl"
        Use error_info for more info. (CMD-013)
icc_shell> open "/courses/engr852/engr852-06/asic_flow_setup/pnr/pnr_fifo/scripts/cts_icc.tcl"
file25
icc_shell> clock_opt -fix_hold_all_clocks -power -area_recovery
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : Yes
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : Yes
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : Yes
COPT:  Optimize Power Mode                  : Leakage
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Information: Ignoring the optimize_pre_cts_power command because no power optimizations are enabled. (CTS-650)
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
LR: Layer M3: Average tracks per gcell 5.4, utilization 0.00
LR: Layer M4: Average tracks per gcell 5.5, utilization 0.00
LR: Layer M5: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M6: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M7: Average tracks per gcell 1.4, utilization 0.02
LR: Layer M8: Average tracks per gcell 1.4, utilization 0.00
LR: Layer M9: Average tracks per gcell 0.7, utilization 0.31
LR: Layer MRDL: Average tracks per gcell 0.3, utilization 0.67
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1

Pruning library cells (r/f, pwr)
    Min drive = -0.00457697.
    Pruning NBUFFX16_HVT because it is (w/ power-considered) inferior to NBUFFX2_HVT.
    Pruning DELLN2X2_HVT because of a gain of 77.16.
    Pruning DELLN1X2_HVT because of a gain of 60.66.
    Pruning DELLN3X2_HVT because of a gain of 110.45.
    Pruning DELLN3X2_LVT because of a gain of 107.47.
    Pruning DELLN1X2_LVT because of a gain of 51.45.
    Pruning DELLN2X2_LVT because of a gain of 68.48.
    Pruning NBUFFX32_HVT because it is (w/ power-considered) inferior to NBUFFX4_LVT.
    Final pruned buffer set (3 buffers):
        NBUFFX2_HVT
        NBUFFX2_LVT
        NBUFFX4_LVT

Pruning library cells (r/f, pwr)
    Min drive = -0.00457697.
    Pruning IBUFFX8_HVT because of a gain of 34.84.
    Pruning IBUFFX4_LVT because of a gain of 17.32.
    Pruning IBUFFX2_HVT because of a gain of 16.99.
    Pruning INVX8_HVT because it is inferior (w/ power-considered) to INVX4_LVT.
    Pruning IBUFFX16_HVT because of a gain of 42.92.
    Pruning IBUFFX2_LVT because of a gain of 17.66.
    Pruning IBUFFX32_HVT because of a gain of 29.71.
    Pruning IBUFFX8_LVT because of a gain of 27.43.
    Pruning IBUFFX4_HVT because of a gain of 44.11.
    Pruning IBUFFX16_LVT because of a gain of 40.82.
    Pruning IBUFFX32_LVT because of a gain of 21.84.
    Final pruned buffer set (13 buffers):
        INVX0_HVT
        INVX0_LVT
        INVX1_HVT
        INVX1_LVT
        INVX2_HVT
        INVX2_LVT
        INVX4_HVT
        INVX4_LVT
        INVX8_LVT
        INVX16_HVT
        INVX16_LVT
        INVX32_HVT
        INVX32_LVT
CTS: BA: Net 'clock'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 1
CTS: Root clock net clock
CTS:  clock gate levels = 1
CTS:    clock sink pins = 277
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clock:
CTS:   INVX32_LVT
CTS:   INVX32_HVT
CTS:   INVX16_LVT
CTS:   NBUFFX4_LVT
CTS:   NBUFFX4_HVT
CTS:   DELLN2X2_LVT
CTS: Buffer/Inverter list for DelayInsertion for clock net clock:
CTS:   INVX32_LVT
CTS:   INVX32_HVT
CTS:   INVX16_LVT
CTS:   INVX16_HVT
CTS:   INVX8_LVT
CTS:   INVX8_HVT
CTS:   INVX4_LVT
CTS:   IBUFFX4_LVT
CTS:   INVX4_HVT
CTS:   INVX2_LVT
CTS:   IBUFFX8_LVT
CTS:   INVX2_HVT
CTS:   NBUFFX2_LVT
CTS:   IBUFFX2_LVT
CTS:   INVX1_LVT
CTS:   DELLN1X2_LVT
CTS:   DELLN2X2_LVT
CTS:   NBUFFX32_LVT
CTS:   NBUFFX4_HVT
CTS:   DELLN3X2_LVT
CTS:   NBUFFX2_HVT
CTS:   INVX0_LVT
CTS:   IBUFFX2_HVT
CTS:   INVX1_HVT
CTS:   DELLN1X2_HVT
CTS:   DELLN2X2_HVT
CTS:   INVX0_HVT
CTS:   DELLN3X2_HVT
CTS:   IBUFFX16_HVT
CTS:   IBUFFX32_HVT
CTS:   IBUFFX16_LVT
CTS:   NBUFFX4_LVT
CTS:   NBUFFX32_HVT
CTS:   NBUFFX8_LVT
CTS:   NBUFFX16_HVT
CTS:   IBUFFX4_HVT
Information: Removing clock transition on clock ideal_clock1 ... (CTS-103)
Information: Removing clock transition on clock ideal_clock1 ... (CTS-103)

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clock
CTS:        driving pin = clock
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]
CTS:   leaf max transition = worst[0.500 0.500]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     0 seconds
CTS: Reporting clock tree violations ...
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       1 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:       1 clock nets total capacitance = worst[261.639 261.639]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clock
CTS:       1 gated clock nets synthesized
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS:       1 clock nets total capacitance = worst[261.639 261.639]

CTS: ==================================================
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on hafez.sfsu.edu
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1

Pruning library cells (r/f, pwr)
    Min drive = -0.00457697.
    Pruning NBUFFX16_HVT because it is (w/ power-considered) inferior to NBUFFX2_HVT.
    Pruning DELLN2X2_HVT because of a gain of 77.16.
    Pruning DELLN1X2_HVT because of a gain of 60.66.
    Pruning DELLN3X2_HVT because of a gain of 110.45.
    Pruning DELLN3X2_LVT because of a gain of 107.47.
    Pruning DELLN1X2_LVT because of a gain of 51.45.
    Pruning DELLN2X2_LVT because of a gain of 68.48.
    Pruning NBUFFX32_HVT because it is (w/ power-considered) inferior to NBUFFX4_LVT.
    Final pruned buffer set (3 buffers):
        NBUFFX2_HVT
        NBUFFX2_LVT
        NBUFFX4_LVT

Pruning library cells (r/f, pwr)
    Min drive = -0.00457697.
    Pruning IBUFFX8_HVT because of a gain of 34.84.
    Pruning IBUFFX4_LVT because of a gain of 17.32.
    Pruning IBUFFX2_HVT because of a gain of 16.99.
    Pruning INVX8_HVT because it is inferior (w/ power-considered) to INVX4_LVT.
    Pruning IBUFFX16_HVT because of a gain of 42.92.
    Pruning IBUFFX2_LVT because of a gain of 17.66.
    Pruning IBUFFX32_HVT because of a gain of 29.71.
    Pruning IBUFFX8_LVT because of a gain of 27.43.
    Pruning IBUFFX4_HVT because of a gain of 44.11.
    Pruning IBUFFX16_LVT because of a gain of 40.82.
    Pruning IBUFFX32_LVT because of a gain of 21.84.
    Final pruned buffer set (13 buffers):
        INVX0_HVT
        INVX0_LVT
        INVX1_HVT
        INVX1_LVT
        INVX2_HVT
        INVX2_LVT
        INVX4_HVT
        INVX4_LVT
        INVX8_LVT
        INVX16_HVT
        INVX16_LVT
        INVX32_HVT
        INVX32_LVT
CTS: Prepare sources for clock domain ideal_clock1

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     1 seconds on hafez.sfsu.edu
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : ideal_clock1 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1

Pruning library cells (r/f, pwr)
    Min drive = -0.00457697.
    Pruning NBUFFX16_HVT because it is (w/ power-considered) inferior to NBUFFX2_HVT.
    Pruning DELLN2X2_HVT because of a gain of 77.16.
    Pruning DELLN1X2_HVT because of a gain of 60.66.
    Pruning DELLN3X2_HVT because of a gain of 110.45.
    Pruning DELLN3X2_LVT because of a gain of 107.47.
    Pruning DELLN1X2_LVT because of a gain of 51.45.
    Pruning DELLN2X2_LVT because of a gain of 68.48.
    Pruning NBUFFX32_HVT because it is (w/ power-considered) inferior to NBUFFX4_LVT.
    Final pruned buffer set (3 buffers):
        NBUFFX2_HVT
        NBUFFX2_LVT
        NBUFFX4_LVT

Pruning library cells (r/f, pwr)
    Min drive = -0.00457697.
    Pruning IBUFFX8_HVT because of a gain of 34.84.
    Pruning IBUFFX4_LVT because of a gain of 17.32.
    Pruning IBUFFX2_HVT because of a gain of 16.99.
    Pruning INVX8_HVT because it is inferior (w/ power-considered) to INVX4_LVT.
    Pruning IBUFFX16_HVT because of a gain of 42.92.
    Pruning IBUFFX2_LVT because of a gain of 17.66.
    Pruning IBUFFX32_HVT because of a gain of 29.71.
    Pruning IBUFFX8_LVT because of a gain of 27.43.
    Pruning IBUFFX4_HVT because of a gain of 44.11.
    Pruning IBUFFX16_LVT because of a gain of 40.82.
    Pruning IBUFFX32_LVT because of a gain of 21.84.
    Final pruned buffer set (13 buffers):
        INVX0_HVT
        INVX0_LVT
        INVX1_HVT
        INVX1_LVT
        INVX2_HVT
        INVX2_LVT
        INVX4_HVT
        INVX4_LVT
        INVX8_LVT
        INVX16_HVT
        INVX16_LVT
        INVX32_HVT
        INVX32_LVT
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2_LVT, 
CTO-  :     DELLN2X2_LVT, 
CTO-  :     DELLN3X2_LVT, 
CTO-  :     IBUFFX16_LVT, 
CTO-  :     IBUFFX2_LVT, 
CTO-  :     IBUFFX32_LVT, 
CTO-  :     IBUFFX4_LVT, 
CTO-  :     IBUFFX8_LVT, 
CTO-  :     INVX0_LVT, 
CTO-  :     INVX16_LVT, 
CTO-  :     INVX1_LVT, 
CTO-  :     INVX2_LVT, 
CTO-  :     INVX32_LVT, 
CTO-  :     INVX4_LVT, 
CTO-  :     INVX8_LVT, 
CTO-  :     NBUFFX16_LVT, 
CTO-  :     NBUFFX2_LVT, 
CTO-  :     NBUFFX32_LVT, 
CTO-  :     NBUFFX4_LVT, 
CTO-  :     NBUFFX8_LVT, 
CTO-  :     DELLN1X2_HVT, 
CTO-  :     DELLN2X2_HVT, 
CTO-  :     DELLN3X2_HVT, 
CTO-  :     IBUFFX16_HVT, 
CTO-  :     IBUFFX2_HVT, 
CTO-  :     IBUFFX32_HVT, 
CTO-  :     IBUFFX4_HVT, 
CTO-  :     IBUFFX8_HVT, 
CTO-  :     INVX0_HVT, 
CTO-  :     INVX16_HVT, 
CTO-  :     INVX1_HVT, 
CTO-  :     INVX2_HVT, 
CTO-  :     INVX32_HVT, 
CTO-  :     INVX4_HVT, 
CTO-  :     INVX8_HVT, 
CTO-  :     NBUFFX16_HVT, 
CTO-  :     NBUFFX2_HVT, 
CTO-  :     NBUFFX32_HVT, 
CTO-  :     NBUFFX4_HVT, 
CTO-  :     NBUFFX8_HVT, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2_LVT'.
Using primary inverters equivalent to 'INVX0_LVT'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.666849
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate DELLN2X2_HVT.
    Pruning slow or multistage gate DELLN1X2_HVT.
    Pruning slow or multistage gate DELLN3X2_HVT.
    Pruning slow or multistage gate DELLN3X2_LVT.
    Pruning slow or multistage gate DELLN1X2_LVT.
    Pruning slow or multistage gate DELLN2X2_LVT.
    Final pruned buffer set (5 buffers):
        NBUFFX16_HVT
        NBUFFX2_HVT
        NBUFFX2_LVT
        NBUFFX32_HVT
        NBUFFX4_LVT

    Pruning slow or multistage gate IBUFFX8_HVT.
    Pruning slow or multistage gate IBUFFX4_LVT.
    Pruning slow or multistage gate IBUFFX2_HVT.
    Pruning slow or multistage gate IBUFFX16_HVT.
    Pruning slow or multistage gate IBUFFX2_LVT.
    Pruning slow or multistage gate IBUFFX32_HVT.
    Pruning slow or multistage gate IBUFFX8_LVT.
    Pruning slow or multistage gate IBUFFX4_HVT.
    Pruning slow or multistage gate IBUFFX16_LVT.
    Pruning slow or multistage gate IBUFFX32_LVT.
    Final pruned inverter set (14 inverters):
        INVX0_HVT
        INVX0_LVT
        INVX1_HVT
        INVX1_LVT
        INVX2_HVT
        INVX2_LVT
        INVX4_HVT
        INVX4_LVT
        INVX8_HVT
        INVX8_LVT
        INVX16_HVT
        INVX16_LVT
        INVX32_HVT
        INVX32_LVT


Initializing parameters for clock ideal_clock1:
Root pin: clock
Warning: Max transition will cause the default target of 0.667 ns to be lowered. (CTS-356)
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Using max_transition: 0.500 ns
Using leaf_max_transition for clock ideal_clock1: 0.500 ns
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Warning: Skew target 0.000 ns is too high.  Using -6.474 ns. (CTS-353)
Error: Skew target -6.474 is not legal.  Using -1.295 ns. (CTS-354)
Using the following target skews for global optimization:
  Corner 'max': -1.295 ns
Using the following target skews for incremental optimization:
  Corner 'max': -1.295 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns


Starting optimization for clock ideal_clock1.
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns

*************************************************
* Preoptimization report (clock 'ideal_clock1') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.016 0.000 0.016)
    Estimated Insertion Delay (r/f/b) = (0.016  -inf 0.016)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.014 0.000 0.014)
    Estimated Insertion Delay (r/f/b) = (0.015  -inf 0.015)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.3 pf
  Max transition = 0.023 ns
  Cells = 1 (area=0.000000)

Report DRC violations for clock ideal_clock1 (initial)
Total 0 DRC violations for clock ideal_clock1 (initial)
 Start (0.003, 0.020), End (0.003, 0.020) 

RC optimization for clock 'ideal_clock1'
100%   
100%   
Coarse optimization for clock 'ideal_clock1'
100%   
100%   
100%   
100%   
 No back-to-back buffer chains found
 Start (0.003, 0.020), End (0.003, 0.020) 

Detailed optimization for clock 'ideal_clock1'
100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns
Starting optimization pass for clock ideal_clock1:
Start path based optimization 
 Start (0.000, 0.016), End (0.000, 0.016) 

 Start (0.000, 0.016), End (0.000, 0.016) 

100%   
 Start (0.000, 0.016), End (0.000, 0.016) 

 Start (0.000, 0.016), End (0.000, 0.016) 

 Start (0.000, 0.016), End (0.000, 0.016) 

 Start (0.000, 0.016), End (0.000, 0.016) 

 Start (0.000, 0.016), End (0.000, 0.016) 

 Start (0.000, 0.016), End (0.000, 0.016) 

CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Start area recovery: (0.000028, 0.015594)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns
Switch to low metal layer for clock 'ideal_clock1':

 Total 0 out of 1 nets switched to low metal layer for clock 'ideal_clock1' with largest cap change 0.00 percent
Switch metal layer for area recovery: (0.000028, 0.015594)
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
 Start (0.000, 0.016), End (0.000, 0.016) 

Buffer removal for area recovery: (0.000028, 0.015594)
Area recovery optimization for clock 'ideal_clock1':
100%   
Sizing for area recovery: (0.000028, 0.015594)

 Total 0 buffers removed (all paths) for clock 'ideal_clock1'
Path buffer removal for area recovery: (0.000028, 0.015594)
Buffer pair removal for area recovery: (0.000028, 0.015594)
End area recovery: (0.000028, 0.015594)

**********************************************************
* Multicorner optimization report (clock 'ideal_clock1') *
**********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.016 0.000 0.016)
    Estimated Insertion Delay (r/f/b) = (0.016  -inf 0.016)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.014 0.000 0.014)
    Estimated Insertion Delay (r/f/b) = (0.015  -inf 0.015)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.3 pf
  Max transition = 0.023 ns
  Cells = 1 (area=0.000000)


++ Longest path for clock ideal_clock1 in corner 'max':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 278                
 pe14/Rpipe_reg[6]/CLK (DFFX1_LVT)              23  16   16 r (  76   80) 


++ Shortest path for clock ideal_clock1 in corner 'max':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 278                
 pe7/Accumulate_reg[1]/CLK (DFFX1_LVT)           4   0    0 r (   8    6) 


++ Longest path for clock ideal_clock1 in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 278                
 pe14/Rpipe_reg[6]/CLK (DFFX1_LVT)              30  15   15 r (  76   80) 


++ Shortest path for clock ideal_clock1 in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 278                
 pe7/Accumulate_reg[1]/CLK (DFFX1_LVT)           2   1    1 r (   8    6) 

Report DRC violations for clock ideal_clock1 (final)
Total 0 DRC violations for clock ideal_clock1 (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:17:11 2020
****************************************
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16897    sites, (non-fixed:16897  fixed:0)
                      1127     cells, (non-fixed:1127   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       42 
Avg. std cell width:  1.91 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:17:11 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:17:11 2020
****************************************

No cell displacement.


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 1 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Setting hold fix requirement...
Performing optimization...

  Loading design 'top'
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The target library  has 2 Vth group. VT classification is based on threshold_voltage_group and the estimated accuracy is 100%. (ROPT-028)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.3
  Total fixed cell area: 0.0
  Total physical cell area: 4294.3
  Core area: (5000 5000 83736 82976)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
20%...40%...60%...80%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:17:14 2020
****************************************
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16897    sites, (non-fixed:16897  fixed:0)
                      1127     cells, (non-fixed:1127   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       42 
Avg. std cell width:  1.91 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:17:14 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 942 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:17:14 2020
****************************************

avg cell displacement:    0.137 um ( 0.08 row height)
max cell displacement:    1.749 um ( 1.05 row height)
std deviation:            0.183 um ( 0.11 row height)
number of cell moved:       907 cells (out of 1127 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.3
  Total fixed cell area: 0.0
  Total physical cell area: 4294.3
  Core area: (5000 5000 83736 82976)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:04    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:04    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:04    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:04    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:04    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:04    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:04    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:17:15 2020
****************************************
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16897    sites, (non-fixed:16897  fixed:0)
                      1127     cells, (non-fixed:1127   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       42 
Avg. std cell width:  1.91 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:17:15 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:17:15 2020
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.3
  Total fixed cell area: 0.0
  Total physical cell area: 4294.3
  Core area: (5000 5000 83736 82976)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(88736,87976). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(88736,87976). (PSYN-523)
Warning: Core area is not integer multiples of min site height (1672), object's width and height(78736,77976). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...

  Loading design 'top'
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Information: The target library  has 2 Vth group. VT classification is based on threshold_voltage_group and the estimated accuracy is 100%. (ROPT-028)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.3
  Total fixed cell area: 0.0
  Total physical cell area: 4294.3
  Core area: (5000 5000 83736 82976)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
    0:00:01    4294.3      0.00       0.0       0.0                           113083432.0000      0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:17:16 2020
****************************************
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16897    sites, (non-fixed:16897  fixed:0)
                      1127     cells, (non-fixed:1127   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       42 
Avg. std cell width:  1.91 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:17:16 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:17:16 2020
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4294.3
  Total fixed cell area: 0.0
  Total physical cell area: 4294.3
  Core area: (5000 5000 83736 82976)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(88736,87976). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(88736,87976). (PSYN-523)
Warning: Core area is not integer multiples of min site height (1672), object's width and height(78736,77976). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Routing clock nets...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   35  Alloctr   36  Proc 2777 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,88.74,87.98)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   36  Alloctr   36  Proc 2777 
Net statistics:
Total number of nets     = 1296
Number of nets to route  = 1
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
Number of nets with max-layer-mode hard = 1
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   36  Alloctr   37  Proc 2777 
Average gCell capacity  3.75     on layer (1)    M1
Average gCell capacity  10.97    on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.49     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.57     on layer (6)    M6
Average gCell capacity  1.28     on layer (7)    M7
Average gCell capacity  1.36     on layer (8)    M8
Average gCell capacity  0.68     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 10.92         on layer (1)    M1
Average number of tracks per gCell 11.02         on layer (2)    M2
Average number of tracks per gCell 5.47  on layer (3)    M3
Average number of tracks per gCell 5.53  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.42  on layer (8)    M8
Average number of tracks per gCell 0.72  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 28090
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   37  Alloctr   37  Proc 2777 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   37  Alloctr   37  Proc 2777 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   37  Alloctr   37  Proc 2777 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   37  Alloctr   37  Proc 2777 
Initial. Routing result:
Initial. Both Dirs: Overflow =    22 Max = 1 GRCs =    22 (0.39%)
Initial. H routing: Overflow =    22 Max = 1 (GRCs = 22) GRCs =    22 (0.78%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =    22 Max = 1 (GRCs = 22) GRCs =    22 (0.78%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1137.83
Initial. Layer M1 wire length = 0.65
Initial. Layer M2 wire length = 1.68
Initial. Layer M3 wire length = 27.19
Initial. Layer M4 wire length = 488.24
Initial. Layer M5 wire length = 620.07
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 1143
Initial. Via VIA12SQ_C count = 333
Initial. Via VIA23SQ_C count = 290
Initial. Via VIA34SQ_C count = 274
Initial. Via VIA45SQ_C count = 246
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   37  Alloctr   37  Proc 2777 
phase1. Routing result:
phase1. Both Dirs: Overflow =    22 Max = 1 GRCs =    22 (0.39%)
phase1. H routing: Overflow =    22 Max = 1 (GRCs = 22) GRCs =    22 (0.78%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =    22 Max = 1 (GRCs = 22) GRCs =    22 (0.78%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1137.83
phase1. Layer M1 wire length = 0.65
phase1. Layer M2 wire length = 1.68
phase1. Layer M3 wire length = 27.19
phase1. Layer M4 wire length = 488.24
phase1. Layer M5 wire length = 620.07
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 1143
phase1. Via VIA12SQ_C count = 333
phase1. Via VIA23SQ_C count = 290
phase1. Via VIA34SQ_C count = 274
phase1. Via VIA45SQ_C count = 246
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   37  Alloctr   37  Proc 2777 
phase2. Routing result:
phase2. Both Dirs: Overflow =    22 Max = 1 GRCs =    22 (0.39%)
phase2. H routing: Overflow =    22 Max = 1 (GRCs = 22) GRCs =    22 (0.78%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =    22 Max = 1 (GRCs = 22) GRCs =    22 (0.78%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1137.83
phase2. Layer M1 wire length = 0.65
phase2. Layer M2 wire length = 1.68
phase2. Layer M3 wire length = 27.19
phase2. Layer M4 wire length = 488.24
phase2. Layer M5 wire length = 620.07
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 1143
phase2. Via VIA12SQ_C count = 333
phase2. Via VIA23SQ_C count = 290
phase2. Via VIA34SQ_C count = 274
phase2. Via VIA45SQ_C count = 246
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   37  Alloctr   37  Proc 2777 

Congestion utilization per direction:
Average vertical track utilization   =  0.98 %
Peak    vertical track utilization   = 10.00 %
Average horizontal track utilization =  1.91 %
Peak    horizontal track utilization = 30.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   36  Alloctr   37  Proc 2777 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   36  Alloctr   37  Proc 2777 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   35  Alloctr   36  Proc 2777 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   31  Alloctr   32  Proc 2777 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 351 of 1126


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   32  Alloctr   33  Proc 2777 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   32  Alloctr   33  Proc 2777 

Number of wires with overlap after iteration 1 = 92 of 891


Wire length and via report:
---------------------------
Number of M1 wires: 65            : 0
Number of M2 wires: 116                  VIA12SQ_C: 277
Number of M3 wires: 185                  VIA23SQ_C: 273
Number of M4 wires: 304                  VIA34SQ_C: 270
Number of M5 wires: 221                  VIA45SQ_C: 271
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 891               vias: 1091

Total M1 wire length: 10.9
Total M2 wire length: 17.9
Total M3 wire length: 47.3
Total M4 wire length: 505.3
Total M5 wire length: 630.5
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1211.9

Longest M1 wire length: 1.1
Longest M2 wire length: 0.6
Longest M3 wire length: 1.6
Longest M4 wire length: 12.3
Longest M5 wire length: 13.1
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   31  Alloctr   32  Proc 2777 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   37  Alloctr   38  Proc 2777 
Total number of nets = 1296, of which 0 are not extracted
Total number of open nets = 1295, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/36 Partitions, Violations =   0
Routed  2/36 Partitions, Violations =   0
Routed  3/36 Partitions, Violations =   1
Routed  4/36 Partitions, Violations =   2
Routed  5/36 Partitions, Violations =   3
Routed  6/36 Partitions, Violations =   4
Routed  7/36 Partitions, Violations =   3
Routed  8/36 Partitions, Violations =   3
Routed  9/36 Partitions, Violations =   1
Routed  10/36 Partitions, Violations =  1
Routed  11/36 Partitions, Violations =  1
Routed  12/36 Partitions, Violations =  3
Routed  13/36 Partitions, Violations =  3
Routed  14/36 Partitions, Violations =  8
Routed  15/36 Partitions, Violations =  7
Routed  16/36 Partitions, Violations =  7
Routed  17/36 Partitions, Violations =  7
Routed  18/36 Partitions, Violations =  9
Routed  19/36 Partitions, Violations =  9
Routed  20/36 Partitions, Violations =  7
Routed  21/36 Partitions, Violations =  7
Routed  22/36 Partitions, Violations =  7
Routed  23/36 Partitions, Violations =  10
Routed  24/36 Partitions, Violations =  12
Routed  25/36 Partitions, Violations =  9
Routed  26/36 Partitions, Violations =  9
Routed  27/36 Partitions, Violations =  9
Routed  28/36 Partitions, Violations =  8
Routed  29/36 Partitions, Violations =  3
Routed  30/36 Partitions, Violations =  3
Routed  31/36 Partitions, Violations =  3
Routed  32/36 Partitions, Violations =  0
Routed  33/36 Partitions, Violations =  0
Routed  34/36 Partitions, Violations =  0
Routed  35/36 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used   45  Alloctr   46  Proc 2777 

End DR iteration 0 with 36 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   31  Alloctr   32  Proc 2777 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   31  Alloctr   32  Proc 2777 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1284 micron
Total Number of Contacts =             1071
Total Number of Wires =                785
Total Number of PtConns =              444
Total Number of Routed Wires =       785
Total Routed Wire Length =           1214 micron
Total Number of Routed Contacts =       1071
        Layer             M1 :          4 micron
        Layer             M2 :         52 micron
        Layer             M3 :         80 micron
        Layer             M4 :        526 micron
        Layer             M5 :        622 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA45SQ_C :         25
        Via   VIA45SQ_C(rot) :        232
        Via        VIA34SQ_C :        268
        Via        VIA23SQ_C :          1
        Via   VIA23SQ_C(rot) :        268
        Via        VIA12SQ_C :        266
        Via   VIA12SQ_C(rot) :         11

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 1071 vias)
 
    Layer VIA1       =  0.00% (0      / 277     vias)
        Un-optimized = 100.00% (277     vias)
    Layer VIA2       =  0.00% (0      / 269     vias)
        Un-optimized = 100.00% (269     vias)
    Layer VIA3       =  0.00% (0      / 268     vias)
        Un-optimized = 100.00% (268     vias)
    Layer VIA4       =  0.00% (0      / 257     vias)
        Un-optimized = 100.00% (257     vias)
 
  Total double via conversion rate    =  0.00% (0 / 1071 vias)
 
    Layer VIA1       =  0.00% (0      / 277     vias)
    Layer VIA2       =  0.00% (0      / 269     vias)
    Layer VIA3       =  0.00% (0      / 268     vias)
    Layer VIA4       =  0.00% (0      / 257     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 1071 vias)
 
    Layer VIA1       =  0.00% (0      / 277     vias)
        Un-optimized = 100.00% (277     vias)
    Layer VIA2       =  0.00% (0      / 269     vias)
        Un-optimized = 100.00% (269     vias)
    Layer VIA3       =  0.00% (0      / 268     vias)
        Un-optimized = 100.00% (268     vias)
    Layer VIA4       =  0.00% (0      / 257     vias)
        Un-optimized = 100.00% (257     vias)
 

Total number of nets = 1296
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/1307 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : top
Version: O-2018.06-SP4
Date   : Sun Dec 20 18:17:20 2020
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
ideal_clock1         277       0         0         0.0169    0.0169      0              0.0000
 
****************************************
Report : qor
Design : top
Version: O-2018.06-SP4
Date   : Sun Dec 20 18:17:20 2020
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          2.52
  Critical Path Slack:           0.31
  Critical Path Clk Period:      3.49
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         35
  Hierarchical Port Count:       1526
  Leaf Cell Count:               1127
  Buf/Inv Cell Count:             126
  Buf Cell Count:                   4
  Inv Cell Count:                 122
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       850
  Sequential Cell Count:          277
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2434.191252
  Noncombinational Area:  1860.079981
  Buf/Inv Area:            163.160449
  Total Buffer Area:             8.13
  Total Inverter Area:         155.03
  Macro/Black Box Area:      0.000000
  Net Area:                566.995512
  Net XLength        :        7621.62
  Net YLength        :        8817.62
  -----------------------------------
  Cell Area:              4294.271233
  Design Area:            4861.266745
  Net Length        :        16439.23


  Design Rules
  -----------------------------------
  Total Number of Nets:          1372
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hafez.sfsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                1.89
  -----------------------------------------
  Overall Compile Time:                2.07
  Overall Compile Wall Clock Time:     2.16

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


Unsetting hold fix requirement...
Information: Removing attribute 'fix_hold' from clock 'ideal_clock1'. (MWUI-032)
clock_opt completed Successfully
1
icc_shell> save_mw_cel -as ME_cts
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named ME_cts. (UIG-5)
1
icc_shell> clock_opt -only_cts
The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : No
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS: CTS Operating Condition(s): MAX(Worst) 

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
LR: Layer M3: Average tracks per gcell 5.4, utilization 0.00
LR: Layer M4: Average tracks per gcell 5.5, utilization 0.00
LR: Layer M5: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M6: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M7: Average tracks per gcell 1.4, utilization 0.02
LR: Layer M8: Average tracks per gcell 1.4, utilization 0.00
LR: Layer M9: Average tracks per gcell 0.7, utilization 0.31
LR: Layer MRDL: Average tracks per gcell 0.3, utilization 0.67
LR: Clock routing service standing by
Using cts integrated global router

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/1307 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
CTS: Blockage Aware Algorithm
CTS:  Info: no multilevel skew group superceded clocks were identified
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1
Warning: Net clock has been marked as synthesized. (CTS-232)
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1

Pruning library cells (r/f, pwr)
    Min drive = -0.00460843.
    Pruning NBUFFX16_HVT because it is (w/ power-considered) inferior to NBUFFX2_HVT.
    Pruning DELLN2X2_HVT because of a gain of 77.16.
    Pruning DELLN1X2_HVT because of a gain of 60.66.
    Pruning DELLN3X2_HVT because of a gain of 110.45.
    Pruning DELLN3X2_LVT because of a gain of 107.47.
    Pruning DELLN1X2_LVT because of a gain of 51.45.
    Pruning DELLN2X2_LVT because of a gain of 68.48.
    Pruning NBUFFX32_HVT because it is (w/ power-considered) inferior to NBUFFX4_LVT.
    Final pruned buffer set (3 buffers):
        NBUFFX2_HVT
        NBUFFX2_LVT
        NBUFFX4_LVT

Pruning library cells (r/f, pwr)
    Min drive = -0.00460843.
    Pruning IBUFFX8_HVT because of a gain of 34.84.
    Pruning IBUFFX4_LVT because of a gain of 17.32.
    Pruning IBUFFX2_HVT because of a gain of 16.99.
    Pruning INVX8_HVT because it is inferior (w/ power-considered) to INVX4_LVT.
    Pruning IBUFFX16_HVT because of a gain of 42.92.
    Pruning IBUFFX2_LVT because of a gain of 17.66.
    Pruning IBUFFX32_HVT because of a gain of 29.71.
    Pruning IBUFFX8_LVT because of a gain of 27.43.
    Pruning IBUFFX4_HVT because of a gain of 44.11.
    Pruning IBUFFX16_LVT because of a gain of 40.82.
    Pruning IBUFFX32_LVT because of a gain of 21.84.
    Final pruned buffer set (13 buffers):
        INVX0_HVT
        INVX0_LVT
        INVX1_HVT
        INVX1_LVT
        INVX2_HVT
        INVX2_LVT
        INVX4_HVT
        INVX4_LVT
        INVX8_LVT
        INVX16_HVT
        INVX16_LVT
        INVX32_HVT
        INVX32_LVT
CTS: BA: Net 'clock'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
CTS: Prepare sources for clock domain ideal_clock1

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 2 seconds
CTS:   CPU time:     1 seconds on hafez.sfsu.edu
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : ideal_clock1 
enable delay detour in ctdn

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/1307 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: Design is detail routed.
Warning: CTO is in preroute mode, but the .ddc file is (partially) detail routed. (CTS-287)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1

Pruning library cells (r/f, pwr)
    Min drive = -0.00460843.
    Pruning NBUFFX16_HVT because it is (w/ power-considered) inferior to NBUFFX2_HVT.
    Pruning DELLN2X2_HVT because of a gain of 77.16.
    Pruning DELLN1X2_HVT because of a gain of 60.66.
    Pruning DELLN3X2_HVT because of a gain of 110.45.
    Pruning DELLN3X2_LVT because of a gain of 107.47.
    Pruning DELLN1X2_LVT because of a gain of 51.45.
    Pruning DELLN2X2_LVT because of a gain of 68.48.
    Pruning NBUFFX32_HVT because it is (w/ power-considered) inferior to NBUFFX4_LVT.
    Final pruned buffer set (3 buffers):
        NBUFFX2_HVT
        NBUFFX2_LVT
        NBUFFX4_LVT

Pruning library cells (r/f, pwr)
    Min drive = -0.00460843.
    Pruning IBUFFX8_HVT because of a gain of 34.84.
    Pruning IBUFFX4_LVT because of a gain of 17.32.
    Pruning IBUFFX2_HVT because of a gain of 16.99.
    Pruning INVX8_HVT because it is inferior (w/ power-considered) to INVX4_LVT.
    Pruning IBUFFX16_HVT because of a gain of 42.92.
    Pruning IBUFFX2_LVT because of a gain of 17.66.
    Pruning IBUFFX32_HVT because of a gain of 29.71.
    Pruning IBUFFX8_LVT because of a gain of 27.43.
    Pruning IBUFFX4_HVT because of a gain of 44.11.
    Pruning IBUFFX16_LVT because of a gain of 40.82.
    Pruning IBUFFX32_LVT because of a gain of 21.84.
    Final pruned buffer set (13 buffers):
        INVX0_HVT
        INVX0_LVT
        INVX1_HVT
        INVX1_LVT
        INVX2_HVT
        INVX2_LVT
        INVX4_HVT
        INVX4_LVT
        INVX8_LVT
        INVX16_HVT
        INVX16_LVT
        INVX32_HVT
        INVX32_LVT
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2_LVT, 
CTO-  :     DELLN2X2_LVT, 
CTO-  :     DELLN3X2_LVT, 
CTO-  :     IBUFFX16_LVT, 
CTO-  :     IBUFFX2_LVT, 
CTO-  :     IBUFFX32_LVT, 
CTO-  :     IBUFFX4_LVT, 
CTO-  :     IBUFFX8_LVT, 
CTO-  :     INVX0_LVT, 
CTO-  :     INVX16_LVT, 
CTO-  :     INVX1_LVT, 
CTO-  :     INVX2_LVT, 
CTO-  :     INVX32_LVT, 
CTO-  :     INVX4_LVT, 
CTO-  :     INVX8_LVT, 
CTO-  :     NBUFFX16_LVT, 
CTO-  :     NBUFFX2_LVT, 
CTO-  :     NBUFFX32_LVT, 
CTO-  :     NBUFFX4_LVT, 
CTO-  :     NBUFFX8_LVT, 
CTO-  :     DELLN1X2_HVT, 
CTO-  :     DELLN2X2_HVT, 
CTO-  :     DELLN3X2_HVT, 
CTO-  :     IBUFFX16_HVT, 
CTO-  :     IBUFFX2_HVT, 
CTO-  :     IBUFFX32_HVT, 
CTO-  :     IBUFFX4_HVT, 
CTO-  :     IBUFFX8_HVT, 
CTO-  :     INVX0_HVT, 
CTO-  :     INVX16_HVT, 
CTO-  :     INVX1_HVT, 
CTO-  :     INVX2_HVT, 
CTO-  :     INVX32_HVT, 
CTO-  :     INVX4_HVT, 
CTO-  :     INVX8_HVT, 
CTO-  :     NBUFFX16_HVT, 
CTO-  :     NBUFFX2_HVT, 
CTO-  :     NBUFFX32_HVT, 
CTO-  :     NBUFFX4_HVT, 
CTO-  :     NBUFFX8_HVT, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2_LVT'.
Using primary inverters equivalent to 'INVX0_LVT'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.666849
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate DELLN2X2_HVT.
    Pruning slow or multistage gate DELLN1X2_HVT.
    Pruning slow or multistage gate DELLN3X2_HVT.
    Pruning slow or multistage gate DELLN3X2_LVT.
    Pruning slow or multistage gate DELLN1X2_LVT.
    Pruning slow or multistage gate DELLN2X2_LVT.
    Final pruned buffer set (5 buffers):
        NBUFFX16_HVT
        NBUFFX2_HVT
        NBUFFX2_LVT
        NBUFFX32_HVT
        NBUFFX4_LVT

    Pruning slow or multistage gate IBUFFX8_HVT.
    Pruning slow or multistage gate IBUFFX4_LVT.
    Pruning slow or multistage gate IBUFFX2_HVT.
    Pruning slow or multistage gate IBUFFX16_HVT.
    Pruning slow or multistage gate IBUFFX2_LVT.
    Pruning slow or multistage gate IBUFFX32_HVT.
    Pruning slow or multistage gate IBUFFX8_LVT.
    Pruning slow or multistage gate IBUFFX4_HVT.
    Pruning slow or multistage gate IBUFFX16_LVT.
    Pruning slow or multistage gate IBUFFX32_LVT.
    Final pruned inverter set (14 inverters):
        INVX0_HVT
        INVX0_LVT
        INVX1_HVT
        INVX1_LVT
        INVX2_HVT
        INVX2_LVT
        INVX4_HVT
        INVX4_LVT
        INVX8_HVT
        INVX8_LVT
        INVX16_HVT
        INVX16_LVT
        INVX32_HVT
        INVX32_LVT


Initializing parameters for clock ideal_clock1:
Root pin: clock
Warning: Max transition will cause the default target of 0.667 ns to be lowered. (CTS-356)
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Using max_transition: 0.500 ns
Using leaf_max_transition for clock ideal_clock1: 0.500 ns
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Warning: Skew target 0.000 ns is too high.  Using -6.474 ns. (CTS-353)
Error: Skew target -6.474 is not legal.  Using -1.295 ns. (CTS-354)
Using the following target skews for global optimization:
  Corner 'max': -1.295 ns
Using the following target skews for incremental optimization:
  Corner 'max': -1.295 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns


Starting optimization for clock ideal_clock1.
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns

*************************************************
* Preoptimization report (clock 'ideal_clock1') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.017 0.000 0.017)
    Estimated Insertion Delay (r/f/b) = (0.017  -inf 0.017)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.015 0.000 0.015)
    Estimated Insertion Delay (r/f/b) = (0.017  -inf 0.017)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.3 pf
  Max transition = 0.026 ns
  Cells = 1 (area=0.000000)

Report DRC violations for clock ideal_clock1 (initial)
Total 0 DRC violations for clock ideal_clock1 (initial)
 Start (0.003, 0.022), End (0.003, 0.022) 

RC optimization for clock 'ideal_clock1'
100%   
100%   
Coarse optimization for clock 'ideal_clock1'
100%   
100%   
100%   
100%   
 No back-to-back buffer chains found
 Start (0.003, 0.022), End (0.003, 0.022) 

Detailed optimization for clock 'ideal_clock1'
100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns
Starting optimization pass for clock ideal_clock1:
Start path based optimization 
 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

100%   
 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Start area recovery: (0.000000, 0.016929)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns
Switch to low metal layer for clock 'ideal_clock1':

 Total 0 out of 0 nets switched to low metal layer for clock 'ideal_clock1' with largest cap change 0.00 percent
Switch metal layer for area recovery: (0.000000, 0.016929)
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
 Start (0.000, 0.017), End (0.000, 0.017) 

Buffer removal for area recovery: (0.000000, 0.016929)
Area recovery optimization for clock 'ideal_clock1':
100%   
Sizing for area recovery: (0.000000, 0.016929)

 Total 0 buffers removed (all paths) for clock 'ideal_clock1'
Path buffer removal for area recovery: (0.000000, 0.016929)
Buffer pair removal for area recovery: (0.000000, 0.016929)
End area recovery: (0.000000, 0.016929)

**********************************************************
* Multicorner optimization report (clock 'ideal_clock1') *
**********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.017 0.000 0.017)
    Estimated Insertion Delay (r/f/b) = (0.017  -inf 0.017)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.015 0.000 0.015)
    Estimated Insertion Delay (r/f/b) = (0.017  -inf 0.017)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.3 pf
  Max transition = 0.026 ns
  Cells = 1 (area=0.000000)


++ Longest path for clock ideal_clock1 in corner 'max':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 288                
 pe14/Rpipe_reg[6]/CLK (DFFX1_LVT)              26  17   17 r (  76   80) 


++ Shortest path for clock ideal_clock1 in corner 'max':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 288                
 pe7/Accumulate_reg[1]/CLK (DFFX1_LVT)           3   0    0 r (   5    6) 


++ Longest path for clock ideal_clock1 in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 288                
 pe14/Rpipe_reg[6]/CLK (DFFX1_LVT)              33  17   17 r (  76   80) 


++ Shortest path for clock ideal_clock1 in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 288                
 pe7/Accumulate_reg[1]/CLK (DFFX1_LVT)           2   1    1 r (   5    6) 

Report DRC violations for clock ideal_clock1 (final)
Total 0 DRC violations for clock ideal_clock1 (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:18:07 2020
****************************************
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 77.50%  (9578/(19684-7325))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16897    sites, (non-fixed:9578   fixed:7319)
                      1127     cells, (non-fixed:850    fixed:277)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      7325     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       38 
Avg. std cell width:  1.68 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:18:07 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:18:07 2020
****************************************

No cell displacement.


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 0 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Routing clock nets...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   35  Alloctr   36  Proc 2818 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,88.74,87.98)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   36  Alloctr   37  Proc 2818 
Net statistics:
Total number of nets     = 1296
Number of nets to route  = 1
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   37  Alloctr   37  Proc 2818 
Average gCell capacity  3.75     on layer (1)    M1
Average gCell capacity  10.97    on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.49     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.57     on layer (6)    M6
Average gCell capacity  1.28     on layer (7)    M7
Average gCell capacity  1.36     on layer (8)    M8
Average gCell capacity  0.68     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 10.92         on layer (1)    M1
Average number of tracks per gCell 11.02         on layer (2)    M2
Average number of tracks per gCell 5.47  on layer (3)    M3
Average number of tracks per gCell 5.53  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.42  on layer (8)    M8
Average number of tracks per gCell 0.72  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 28090
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   37  Alloctr   37  Proc 2818 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   37  Alloctr   37  Proc 2818 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   37  Alloctr   37  Proc 2818 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   37  Alloctr   37  Proc 2818 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   37  Alloctr   37  Proc 2818 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   37  Alloctr   37  Proc 2818 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12SQ_C count = 0
phase2. Via VIA23SQ_C count = 0
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   37  Alloctr   37  Proc 2818 

Congestion utilization per direction:
Average vertical track utilization   =  0.63 %
Peak    vertical track utilization   =  9.09 %
Average horizontal track utilization =  1.20 %
Peak    horizontal track utilization = 20.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   37  Alloctr   37  Proc 2818 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   37  Alloctr   37  Proc 2818 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   35  Alloctr   36  Proc 2818 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   32  Alloctr   32  Proc 2818 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   37  Alloctr   38  Proc 2818 
Total number of nets = 1296, of which 0 are not extracted
Total number of open nets = 1295, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/36 Partitions, Violations =   0
Routed  2/36 Partitions, Violations =   0
Routed  3/36 Partitions, Violations =   0
Routed  4/36 Partitions, Violations =   0
Routed  5/36 Partitions, Violations =   0
Routed  6/36 Partitions, Violations =   0
Routed  7/36 Partitions, Violations =   0
Routed  8/36 Partitions, Violations =   0
Routed  9/36 Partitions, Violations =   0
Routed  10/36 Partitions, Violations =  0
Routed  11/36 Partitions, Violations =  0
Routed  12/36 Partitions, Violations =  0
Routed  13/36 Partitions, Violations =  0
Routed  14/36 Partitions, Violations =  0
Routed  15/36 Partitions, Violations =  0
Routed  16/36 Partitions, Violations =  0
Routed  17/36 Partitions, Violations =  0
Routed  18/36 Partitions, Violations =  0
Routed  19/36 Partitions, Violations =  0
Routed  20/36 Partitions, Violations =  0
Routed  21/36 Partitions, Violations =  0
Routed  22/36 Partitions, Violations =  0
Routed  23/36 Partitions, Violations =  0
Routed  24/36 Partitions, Violations =  0
Routed  25/36 Partitions, Violations =  0
Routed  26/36 Partitions, Violations =  0
Routed  27/36 Partitions, Violations =  0
Routed  28/36 Partitions, Violations =  0
Routed  29/36 Partitions, Violations =  0
Routed  30/36 Partitions, Violations =  0
Routed  31/36 Partitions, Violations =  0
Routed  32/36 Partitions, Violations =  0
Routed  33/36 Partitions, Violations =  0
Routed  34/36 Partitions, Violations =  0
Routed  35/36 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used   45  Alloctr   46  Proc 2818 

End DR iteration 0 with 36 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   31  Alloctr   32  Proc 2818 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   31  Alloctr   32  Proc 2818 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1284 micron
Total Number of Contacts =             1071
Total Number of Wires =                785
Total Number of PtConns =              444
Total Number of Routed Wires =       785
Total Routed Wire Length =           1214 micron
Total Number of Routed Contacts =       1071
        Layer             M1 :          4 micron
        Layer             M2 :         52 micron
        Layer             M3 :         80 micron
        Layer             M4 :        526 micron
        Layer             M5 :        622 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA45SQ_C :         25
        Via   VIA45SQ_C(rot) :        232
        Via        VIA34SQ_C :        268
        Via        VIA23SQ_C :          1
        Via   VIA23SQ_C(rot) :        268
        Via        VIA12SQ_C :        266
        Via   VIA12SQ_C(rot) :         11

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 1071 vias)
 
    Layer VIA1       =  0.00% (0      / 277     vias)
        Un-optimized = 100.00% (277     vias)
    Layer VIA2       =  0.00% (0      / 269     vias)
        Un-optimized = 100.00% (269     vias)
    Layer VIA3       =  0.00% (0      / 268     vias)
        Un-optimized = 100.00% (268     vias)
    Layer VIA4       =  0.00% (0      / 257     vias)
        Un-optimized = 100.00% (257     vias)
 
  Total double via conversion rate    =  0.00% (0 / 1071 vias)
 
    Layer VIA1       =  0.00% (0      / 277     vias)
    Layer VIA2       =  0.00% (0      / 269     vias)
    Layer VIA3       =  0.00% (0      / 268     vias)
    Layer VIA4       =  0.00% (0      / 257     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 1071 vias)
 
    Layer VIA1       =  0.00% (0      / 277     vias)
        Un-optimized = 100.00% (277     vias)
    Layer VIA2       =  0.00% (0      / 269     vias)
        Un-optimized = 100.00% (269     vias)
    Layer VIA3       =  0.00% (0      / 268     vias)
        Un-optimized = 100.00% (268     vias)
    Layer VIA4       =  0.00% (0      / 257     vias)
        Un-optimized = 100.00% (257     vias)
 

Total number of nets = 1296
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/1307 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : top
Version: O-2018.06-SP4
Date   : Sun Dec 20 18:18:10 2020
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
ideal_clock1         277       0         0         0.0169    0.0169      0              0.0000
clock_opt completed Successfully
1
icc_shell> save_mw_cel -as ME_cts
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named ME_cts. (UIG-5)
1
icc_shell> clock_opt -only_cts
The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : No
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS: CTS Operating Condition(s): MAX(Worst) 

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
LR: Layer M3: Average tracks per gcell 5.4, utilization 0.00
LR: Layer M4: Average tracks per gcell 5.5, utilization 0.00
LR: Layer M5: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M6: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M7: Average tracks per gcell 1.4, utilization 0.02
LR: Layer M8: Average tracks per gcell 1.4, utilization 0.00
LR: Layer M9: Average tracks per gcell 0.7, utilization 0.31
LR: Layer MRDL: Average tracks per gcell 0.3, utilization 0.67
LR: Clock routing service standing by
Using cts integrated global router

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/1307 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
CTS: Blockage Aware Algorithm
CTS:  Info: no multilevel skew group superceded clocks were identified
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1
Warning: Net clock has been marked as synthesized. (CTS-232)
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1

Pruning library cells (r/f, pwr)
    Min drive = -0.00460843.
    Pruning NBUFFX16_HVT because it is (w/ power-considered) inferior to NBUFFX2_HVT.
    Pruning DELLN2X2_HVT because of a gain of 77.16.
    Pruning DELLN1X2_HVT because of a gain of 60.66.
    Pruning DELLN3X2_HVT because of a gain of 110.45.
    Pruning DELLN3X2_LVT because of a gain of 107.47.
    Pruning DELLN1X2_LVT because of a gain of 51.45.
    Pruning DELLN2X2_LVT because of a gain of 68.48.
    Pruning NBUFFX32_HVT because it is (w/ power-considered) inferior to NBUFFX4_LVT.
    Final pruned buffer set (3 buffers):
        NBUFFX2_HVT
        NBUFFX2_LVT
        NBUFFX4_LVT

Pruning library cells (r/f, pwr)
    Min drive = -0.00460843.
    Pruning IBUFFX8_HVT because of a gain of 34.84.
    Pruning IBUFFX4_LVT because of a gain of 17.32.
    Pruning IBUFFX2_HVT because of a gain of 16.99.
    Pruning INVX8_HVT because it is inferior (w/ power-considered) to INVX4_LVT.
    Pruning IBUFFX16_HVT because of a gain of 42.92.
    Pruning IBUFFX2_LVT because of a gain of 17.66.
    Pruning IBUFFX32_HVT because of a gain of 29.71.
    Pruning IBUFFX8_LVT because of a gain of 27.43.
    Pruning IBUFFX4_HVT because of a gain of 44.11.
    Pruning IBUFFX16_LVT because of a gain of 40.82.
    Pruning IBUFFX32_LVT because of a gain of 21.84.
    Final pruned buffer set (13 buffers):
        INVX0_HVT
        INVX0_LVT
        INVX1_HVT
        INVX1_LVT
        INVX2_HVT
        INVX2_LVT
        INVX4_HVT
        INVX4_LVT
        INVX8_LVT
        INVX16_HVT
        INVX16_LVT
        INVX32_HVT
        INVX32_LVT
CTS: BA: Net 'clock'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
CTS: Prepare sources for clock domain ideal_clock1

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     1 seconds on hafez.sfsu.edu
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : ideal_clock1 
enable delay detour in ctdn

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/1307 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: Design is detail routed.
Warning: CTO is in preroute mode, but the .ddc file is (partially) detail routed. (CTS-287)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1

Pruning library cells (r/f, pwr)
    Min drive = -0.00460843.
    Pruning NBUFFX16_HVT because it is (w/ power-considered) inferior to NBUFFX2_HVT.
    Pruning DELLN2X2_HVT because of a gain of 77.16.
    Pruning DELLN1X2_HVT because of a gain of 60.66.
    Pruning DELLN3X2_HVT because of a gain of 110.45.
    Pruning DELLN3X2_LVT because of a gain of 107.47.
    Pruning DELLN1X2_LVT because of a gain of 51.45.
    Pruning DELLN2X2_LVT because of a gain of 68.48.
    Pruning NBUFFX32_HVT because it is (w/ power-considered) inferior to NBUFFX4_LVT.
    Final pruned buffer set (3 buffers):
        NBUFFX2_HVT
        NBUFFX2_LVT
        NBUFFX4_LVT

Pruning library cells (r/f, pwr)
    Min drive = -0.00460843.
    Pruning IBUFFX8_HVT because of a gain of 34.84.
    Pruning IBUFFX4_LVT because of a gain of 17.32.
    Pruning IBUFFX2_HVT because of a gain of 16.99.
    Pruning INVX8_HVT because it is inferior (w/ power-considered) to INVX4_LVT.
    Pruning IBUFFX16_HVT because of a gain of 42.92.
    Pruning IBUFFX2_LVT because of a gain of 17.66.
    Pruning IBUFFX32_HVT because of a gain of 29.71.
    Pruning IBUFFX8_LVT because of a gain of 27.43.
    Pruning IBUFFX4_HVT because of a gain of 44.11.
    Pruning IBUFFX16_LVT because of a gain of 40.82.
    Pruning IBUFFX32_LVT because of a gain of 21.84.
    Final pruned buffer set (13 buffers):
        INVX0_HVT
        INVX0_LVT
        INVX1_HVT
        INVX1_LVT
        INVX2_HVT
        INVX2_LVT
        INVX4_HVT
        INVX4_LVT
        INVX8_LVT
        INVX16_HVT
        INVX16_LVT
        INVX32_HVT
        INVX32_LVT
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2_LVT, 
CTO-  :     DELLN2X2_LVT, 
CTO-  :     DELLN3X2_LVT, 
CTO-  :     IBUFFX16_LVT, 
CTO-  :     IBUFFX2_LVT, 
CTO-  :     IBUFFX32_LVT, 
CTO-  :     IBUFFX4_LVT, 
CTO-  :     IBUFFX8_LVT, 
CTO-  :     INVX0_LVT, 
CTO-  :     INVX16_LVT, 
CTO-  :     INVX1_LVT, 
CTO-  :     INVX2_LVT, 
CTO-  :     INVX32_LVT, 
CTO-  :     INVX4_LVT, 
CTO-  :     INVX8_LVT, 
CTO-  :     NBUFFX16_LVT, 
CTO-  :     NBUFFX2_LVT, 
CTO-  :     NBUFFX32_LVT, 
CTO-  :     NBUFFX4_LVT, 
CTO-  :     NBUFFX8_LVT, 
CTO-  :     DELLN1X2_HVT, 
CTO-  :     DELLN2X2_HVT, 
CTO-  :     DELLN3X2_HVT, 
CTO-  :     IBUFFX16_HVT, 
CTO-  :     IBUFFX2_HVT, 
CTO-  :     IBUFFX32_HVT, 
CTO-  :     IBUFFX4_HVT, 
CTO-  :     IBUFFX8_HVT, 
CTO-  :     INVX0_HVT, 
CTO-  :     INVX16_HVT, 
CTO-  :     INVX1_HVT, 
CTO-  :     INVX2_HVT, 
CTO-  :     INVX32_HVT, 
CTO-  :     INVX4_HVT, 
CTO-  :     INVX8_HVT, 
CTO-  :     NBUFFX16_HVT, 
CTO-  :     NBUFFX2_HVT, 
CTO-  :     NBUFFX32_HVT, 
CTO-  :     NBUFFX4_HVT, 
CTO-  :     NBUFFX8_HVT, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2_LVT'.
Using primary inverters equivalent to 'INVX0_LVT'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.666849
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate DELLN2X2_HVT.
    Pruning slow or multistage gate DELLN1X2_HVT.
    Pruning slow or multistage gate DELLN3X2_HVT.
    Pruning slow or multistage gate DELLN3X2_LVT.
    Pruning slow or multistage gate DELLN1X2_LVT.
    Pruning slow or multistage gate DELLN2X2_LVT.
    Final pruned buffer set (5 buffers):
        NBUFFX16_HVT
        NBUFFX2_HVT
        NBUFFX2_LVT
        NBUFFX32_HVT
        NBUFFX4_LVT

    Pruning slow or multistage gate IBUFFX8_HVT.
    Pruning slow or multistage gate IBUFFX4_LVT.
    Pruning slow or multistage gate IBUFFX2_HVT.
    Pruning slow or multistage gate IBUFFX16_HVT.
    Pruning slow or multistage gate IBUFFX2_LVT.
    Pruning slow or multistage gate IBUFFX32_HVT.
    Pruning slow or multistage gate IBUFFX8_LVT.
    Pruning slow or multistage gate IBUFFX4_HVT.
    Pruning slow or multistage gate IBUFFX16_LVT.
    Pruning slow or multistage gate IBUFFX32_LVT.
    Final pruned inverter set (14 inverters):
        INVX0_HVT
        INVX0_LVT
        INVX1_HVT
        INVX1_LVT
        INVX2_HVT
        INVX2_LVT
        INVX4_HVT
        INVX4_LVT
        INVX8_HVT
        INVX8_LVT
        INVX16_HVT
        INVX16_LVT
        INVX32_HVT
        INVX32_LVT


Initializing parameters for clock ideal_clock1:
Root pin: clock
Warning: Max transition will cause the default target of 0.667 ns to be lowered. (CTS-356)
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Using max_transition: 0.500 ns
Using leaf_max_transition for clock ideal_clock1: 0.500 ns
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Warning: Skew target 0.000 ns is too high.  Using -6.474 ns. (CTS-353)
Error: Skew target -6.474 is not legal.  Using -1.295 ns. (CTS-354)
Using the following target skews for global optimization:
  Corner 'max': -1.295 ns
Using the following target skews for incremental optimization:
  Corner 'max': -1.295 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns


Starting optimization for clock ideal_clock1.
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns

*************************************************
* Preoptimization report (clock 'ideal_clock1') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.017 0.000 0.017)
    Estimated Insertion Delay (r/f/b) = (0.017  -inf 0.017)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.015 0.000 0.015)
    Estimated Insertion Delay (r/f/b) = (0.017  -inf 0.017)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.3 pf
  Max transition = 0.026 ns
  Cells = 1 (area=0.000000)

Report DRC violations for clock ideal_clock1 (initial)
Total 0 DRC violations for clock ideal_clock1 (initial)
 Start (0.003, 0.022), End (0.003, 0.022) 

RC optimization for clock 'ideal_clock1'
100%   
100%   
Coarse optimization for clock 'ideal_clock1'
100%   
100%   
100%   
100%   
 No back-to-back buffer chains found
 Start (0.003, 0.022), End (0.003, 0.022) 

Detailed optimization for clock 'ideal_clock1'
100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns
Starting optimization pass for clock ideal_clock1:
Start path based optimization 
 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

100%   
 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Start area recovery: (0.000000, 0.016930)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns
Switch to low metal layer for clock 'ideal_clock1':

 Total 0 out of 0 nets switched to low metal layer for clock 'ideal_clock1' with largest cap change 0.00 percent
Switch metal layer for area recovery: (0.000000, 0.016930)
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
 Start (0.000, 0.017), End (0.000, 0.017) 

Buffer removal for area recovery: (0.000000, 0.016930)
Area recovery optimization for clock 'ideal_clock1':
100%   
Sizing for area recovery: (0.000000, 0.016930)

 Total 0 buffers removed (all paths) for clock 'ideal_clock1'
Path buffer removal for area recovery: (0.000000, 0.016930)
Buffer pair removal for area recovery: (0.000000, 0.016930)
End area recovery: (0.000000, 0.016930)

**********************************************************
* Multicorner optimization report (clock 'ideal_clock1') *
**********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.017 0.000 0.017)
    Estimated Insertion Delay (r/f/b) = (0.017  -inf 0.017)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.015 0.000 0.015)
    Estimated Insertion Delay (r/f/b) = (0.017  -inf 0.017)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.3 pf
  Max transition = 0.026 ns
  Cells = 1 (area=0.000000)


++ Longest path for clock ideal_clock1 in corner 'max':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 288                
 pe14/Rpipe_reg[6]/CLK (DFFX1_LVT)              26  17   17 r (  76   80) 


++ Shortest path for clock ideal_clock1 in corner 'max':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 288                
 pe7/Accumulate_reg[1]/CLK (DFFX1_LVT)           3   0    0 r (   5    6) 


++ Longest path for clock ideal_clock1 in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 288                
 pe14/Rpipe_reg[6]/CLK (DFFX1_LVT)              33  17   17 r (  76   80) 


++ Shortest path for clock ideal_clock1 in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 288                
 pe7/Accumulate_reg[1]/CLK (DFFX1_LVT)           2   1    1 r (   5    6) 

Report DRC violations for clock ideal_clock1 (final)
Total 0 DRC violations for clock ideal_clock1 (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:19:24 2020
****************************************
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 77.50%  (9578/(19684-7325))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16897    sites, (non-fixed:9578   fixed:7319)
                      1127     cells, (non-fixed:850    fixed:277)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      7325     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       38 
Avg. std cell width:  1.68 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:19:24 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:19:24 2020
****************************************

No cell displacement.


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 0 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Routing clock nets...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   36  Alloctr   36  Proc 2818 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,88.74,87.98)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   36  Alloctr   37  Proc 2818 
Net statistics:
Total number of nets     = 1296
Number of nets to route  = 1
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   37  Alloctr   37  Proc 2818 
Average gCell capacity  3.75     on layer (1)    M1
Average gCell capacity  10.97    on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.49     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.57     on layer (6)    M6
Average gCell capacity  1.28     on layer (7)    M7
Average gCell capacity  1.36     on layer (8)    M8
Average gCell capacity  0.68     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 10.92         on layer (1)    M1
Average number of tracks per gCell 11.02         on layer (2)    M2
Average number of tracks per gCell 5.47  on layer (3)    M3
Average number of tracks per gCell 5.53  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.42  on layer (8)    M8
Average number of tracks per gCell 0.72  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 28090
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   37  Alloctr   38  Proc 2818 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   37  Alloctr   38  Proc 2818 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   37  Alloctr   38  Proc 2818 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   37  Alloctr   38  Proc 2818 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   37  Alloctr   38  Proc 2818 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   37  Alloctr   38  Proc 2818 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12SQ_C count = 0
phase2. Via VIA23SQ_C count = 0
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   37  Alloctr   38  Proc 2818 

Congestion utilization per direction:
Average vertical track utilization   =  0.63 %
Peak    vertical track utilization   =  9.09 %
Average horizontal track utilization =  1.20 %
Peak    horizontal track utilization = 20.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   37  Alloctr   37  Proc 2818 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   37  Alloctr   37  Proc 2818 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   36  Proc 2818 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   32  Alloctr   32  Proc 2818 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   37  Alloctr   38  Proc 2818 
Total number of nets = 1296, of which 0 are not extracted
Total number of open nets = 1295, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/36 Partitions, Violations =   0
Routed  2/36 Partitions, Violations =   0
Routed  3/36 Partitions, Violations =   0
Routed  4/36 Partitions, Violations =   0
Routed  5/36 Partitions, Violations =   0
Routed  6/36 Partitions, Violations =   0
Routed  7/36 Partitions, Violations =   0
Routed  8/36 Partitions, Violations =   0
Routed  9/36 Partitions, Violations =   0
Routed  10/36 Partitions, Violations =  0
Routed  11/36 Partitions, Violations =  0
Routed  12/36 Partitions, Violations =  0
Routed  13/36 Partitions, Violations =  0
Routed  14/36 Partitions, Violations =  0
Routed  15/36 Partitions, Violations =  0
Routed  16/36 Partitions, Violations =  0
Routed  17/36 Partitions, Violations =  0
Routed  18/36 Partitions, Violations =  0
Routed  19/36 Partitions, Violations =  0
Routed  20/36 Partitions, Violations =  0
Routed  21/36 Partitions, Violations =  0
Routed  22/36 Partitions, Violations =  0
Routed  23/36 Partitions, Violations =  0
Routed  24/36 Partitions, Violations =  0
Routed  25/36 Partitions, Violations =  0
Routed  26/36 Partitions, Violations =  0
Routed  27/36 Partitions, Violations =  0
Routed  28/36 Partitions, Violations =  0
Routed  29/36 Partitions, Violations =  0
Routed  30/36 Partitions, Violations =  0
Routed  31/36 Partitions, Violations =  0
Routed  32/36 Partitions, Violations =  0
Routed  33/36 Partitions, Violations =  0
Routed  34/36 Partitions, Violations =  0
Routed  35/36 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used   45  Alloctr   46  Proc 2818 

End DR iteration 0 with 36 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   32  Alloctr   32  Proc 2818 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   32  Alloctr   32  Proc 2818 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1284 micron
Total Number of Contacts =             1071
Total Number of Wires =                785
Total Number of PtConns =              444
Total Number of Routed Wires =       785
Total Routed Wire Length =           1214 micron
Total Number of Routed Contacts =       1071
        Layer             M1 :          4 micron
        Layer             M2 :         52 micron
        Layer             M3 :         80 micron
        Layer             M4 :        526 micron
        Layer             M5 :        622 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA45SQ_C :         25
        Via   VIA45SQ_C(rot) :        232
        Via        VIA34SQ_C :        268
        Via        VIA23SQ_C :          1
        Via   VIA23SQ_C(rot) :        268
        Via        VIA12SQ_C :        266
        Via   VIA12SQ_C(rot) :         11

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 1071 vias)
 
    Layer VIA1       =  0.00% (0      / 277     vias)
        Un-optimized = 100.00% (277     vias)
    Layer VIA2       =  0.00% (0      / 269     vias)
        Un-optimized = 100.00% (269     vias)
    Layer VIA3       =  0.00% (0      / 268     vias)
        Un-optimized = 100.00% (268     vias)
    Layer VIA4       =  0.00% (0      / 257     vias)
        Un-optimized = 100.00% (257     vias)
 
  Total double via conversion rate    =  0.00% (0 / 1071 vias)
 
    Layer VIA1       =  0.00% (0      / 277     vias)
    Layer VIA2       =  0.00% (0      / 269     vias)
    Layer VIA3       =  0.00% (0      / 268     vias)
    Layer VIA4       =  0.00% (0      / 257     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 1071 vias)
 
    Layer VIA1       =  0.00% (0      / 277     vias)
        Un-optimized = 100.00% (277     vias)
    Layer VIA2       =  0.00% (0      / 269     vias)
        Un-optimized = 100.00% (269     vias)
    Layer VIA3       =  0.00% (0      / 268     vias)
        Un-optimized = 100.00% (268     vias)
    Layer VIA4       =  0.00% (0      / 257     vias)
        Un-optimized = 100.00% (257     vias)
 

Total number of nets = 1296
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/1307 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : top
Version: O-2018.06-SP4
Date   : Sun Dec 20 18:19:27 2020
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
ideal_clock1         277       0         0         0.0169    0.0169      0              0.0000
clock_opt completed Successfully
1
icc_shell> clock_opt -only_cts
The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : No
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS: CTS Operating Condition(s): MAX(Worst) 

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
LR: Layer M3: Average tracks per gcell 5.4, utilization 0.00
LR: Layer M4: Average tracks per gcell 5.5, utilization 0.00
LR: Layer M5: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M6: Average tracks per gcell 2.7, utilization 0.00
LR: Layer M7: Average tracks per gcell 1.4, utilization 0.02
LR: Layer M8: Average tracks per gcell 1.4, utilization 0.00
LR: Layer M9: Average tracks per gcell 0.7, utilization 0.31
LR: Layer MRDL: Average tracks per gcell 0.3, utilization 0.67
LR: Clock routing service standing by
Using cts integrated global router

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/1307 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
CTS: Blockage Aware Algorithm
CTS:  Info: no multilevel skew group superceded clocks were identified
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1
Warning: Net clock has been marked as synthesized. (CTS-232)
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1

Pruning library cells (r/f, pwr)
    Min drive = -0.00460843.
    Pruning NBUFFX16_HVT because it is (w/ power-considered) inferior to NBUFFX2_HVT.
    Pruning DELLN2X2_HVT because of a gain of 77.16.
    Pruning DELLN1X2_HVT because of a gain of 60.66.
    Pruning DELLN3X2_HVT because of a gain of 110.45.
    Pruning DELLN3X2_LVT because of a gain of 107.47.
    Pruning DELLN1X2_LVT because of a gain of 51.45.
    Pruning DELLN2X2_LVT because of a gain of 68.48.
    Pruning NBUFFX32_HVT because it is (w/ power-considered) inferior to NBUFFX4_LVT.
    Final pruned buffer set (3 buffers):
        NBUFFX2_HVT
        NBUFFX2_LVT
        NBUFFX4_LVT

Pruning library cells (r/f, pwr)
    Min drive = -0.00460843.
    Pruning IBUFFX8_HVT because of a gain of 34.84.
    Pruning IBUFFX4_LVT because of a gain of 17.32.
    Pruning IBUFFX2_HVT because of a gain of 16.99.
    Pruning INVX8_HVT because it is inferior (w/ power-considered) to INVX4_LVT.
    Pruning IBUFFX16_HVT because of a gain of 42.92.
    Pruning IBUFFX2_LVT because of a gain of 17.66.
    Pruning IBUFFX32_HVT because of a gain of 29.71.
    Pruning IBUFFX8_LVT because of a gain of 27.43.
    Pruning IBUFFX4_HVT because of a gain of 44.11.
    Pruning IBUFFX16_LVT because of a gain of 40.82.
    Pruning IBUFFX32_LVT because of a gain of 21.84.
    Final pruned buffer set (13 buffers):
        INVX0_HVT
        INVX0_LVT
        INVX1_HVT
        INVX1_LVT
        INVX2_HVT
        INVX2_LVT
        INVX4_HVT
        INVX4_LVT
        INVX8_LVT
        INVX16_HVT
        INVX16_LVT
        INVX32_HVT
        INVX32_LVT
CTS: BA: Net 'clock'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.000000
CTS: BA: Max skew at toplevel pins = 0.000000
CTS: Prepare sources for clock domain ideal_clock1

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     1 seconds on hafez.sfsu.edu
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : ideal_clock1 
enable delay detour in ctdn

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/1307 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.1 0.092 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.089 0.076 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.088 0.073 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.083 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.1 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.091 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: Design is detail routed.
Warning: CTO is in preroute mode, but the .ddc file is (partially) detail routed. (CTS-287)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain ideal_clock1
CTS: Prepare sources for clock domain ideal_clock1

Pruning library cells (r/f, pwr)
    Min drive = -0.00460843.
    Pruning NBUFFX16_HVT because it is (w/ power-considered) inferior to NBUFFX2_HVT.
    Pruning DELLN2X2_HVT because of a gain of 77.16.
    Pruning DELLN1X2_HVT because of a gain of 60.66.
    Pruning DELLN3X2_HVT because of a gain of 110.45.
    Pruning DELLN3X2_LVT because of a gain of 107.47.
    Pruning DELLN1X2_LVT because of a gain of 51.45.
    Pruning DELLN2X2_LVT because of a gain of 68.48.
    Pruning NBUFFX32_HVT because it is (w/ power-considered) inferior to NBUFFX4_LVT.
    Final pruned buffer set (3 buffers):
        NBUFFX2_HVT
        NBUFFX2_LVT
        NBUFFX4_LVT

Pruning library cells (r/f, pwr)
    Min drive = -0.00460843.
    Pruning IBUFFX8_HVT because of a gain of 34.84.
    Pruning IBUFFX4_LVT because of a gain of 17.32.
    Pruning IBUFFX2_HVT because of a gain of 16.99.
    Pruning INVX8_HVT because it is inferior (w/ power-considered) to INVX4_LVT.
    Pruning IBUFFX16_HVT because of a gain of 42.92.
    Pruning IBUFFX2_LVT because of a gain of 17.66.
    Pruning IBUFFX32_HVT because of a gain of 29.71.
    Pruning IBUFFX8_LVT because of a gain of 27.43.
    Pruning IBUFFX4_HVT because of a gain of 44.11.
    Pruning IBUFFX16_LVT because of a gain of 40.82.
    Pruning IBUFFX32_LVT because of a gain of 21.84.
    Final pruned buffer set (13 buffers):
        INVX0_HVT
        INVX0_LVT
        INVX1_HVT
        INVX1_LVT
        INVX2_HVT
        INVX2_LVT
        INVX4_HVT
        INVX4_LVT
        INVX8_LVT
        INVX16_HVT
        INVX16_LVT
        INVX32_HVT
        INVX32_LVT
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2_LVT, 
CTO-  :     DELLN2X2_LVT, 
CTO-  :     DELLN3X2_LVT, 
CTO-  :     IBUFFX16_LVT, 
CTO-  :     IBUFFX2_LVT, 
CTO-  :     IBUFFX32_LVT, 
CTO-  :     IBUFFX4_LVT, 
CTO-  :     IBUFFX8_LVT, 
CTO-  :     INVX0_LVT, 
CTO-  :     INVX16_LVT, 
CTO-  :     INVX1_LVT, 
CTO-  :     INVX2_LVT, 
CTO-  :     INVX32_LVT, 
CTO-  :     INVX4_LVT, 
CTO-  :     INVX8_LVT, 
CTO-  :     NBUFFX16_LVT, 
CTO-  :     NBUFFX2_LVT, 
CTO-  :     NBUFFX32_LVT, 
CTO-  :     NBUFFX4_LVT, 
CTO-  :     NBUFFX8_LVT, 
CTO-  :     DELLN1X2_HVT, 
CTO-  :     DELLN2X2_HVT, 
CTO-  :     DELLN3X2_HVT, 
CTO-  :     IBUFFX16_HVT, 
CTO-  :     IBUFFX2_HVT, 
CTO-  :     IBUFFX32_HVT, 
CTO-  :     IBUFFX4_HVT, 
CTO-  :     IBUFFX8_HVT, 
CTO-  :     INVX0_HVT, 
CTO-  :     INVX16_HVT, 
CTO-  :     INVX1_HVT, 
CTO-  :     INVX2_HVT, 
CTO-  :     INVX32_HVT, 
CTO-  :     INVX4_HVT, 
CTO-  :     INVX8_HVT, 
CTO-  :     NBUFFX16_HVT, 
CTO-  :     NBUFFX2_HVT, 
CTO-  :     NBUFFX32_HVT, 
CTO-  :     NBUFFX4_HVT, 
CTO-  :     NBUFFX8_HVT, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2_LVT'.
Using primary inverters equivalent to 'INVX0_LVT'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.666849
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate DELLN2X2_HVT.
    Pruning slow or multistage gate DELLN1X2_HVT.
    Pruning slow or multistage gate DELLN3X2_HVT.
    Pruning slow or multistage gate DELLN3X2_LVT.
    Pruning slow or multistage gate DELLN1X2_LVT.
    Pruning slow or multistage gate DELLN2X2_LVT.
    Final pruned buffer set (5 buffers):
        NBUFFX16_HVT
        NBUFFX2_HVT
        NBUFFX2_LVT
        NBUFFX32_HVT
        NBUFFX4_LVT

    Pruning slow or multistage gate IBUFFX8_HVT.
    Pruning slow or multistage gate IBUFFX4_LVT.
    Pruning slow or multistage gate IBUFFX2_HVT.
    Pruning slow or multistage gate IBUFFX16_HVT.
    Pruning slow or multistage gate IBUFFX2_LVT.
    Pruning slow or multistage gate IBUFFX32_HVT.
    Pruning slow or multistage gate IBUFFX8_LVT.
    Pruning slow or multistage gate IBUFFX4_HVT.
    Pruning slow or multistage gate IBUFFX16_LVT.
    Pruning slow or multistage gate IBUFFX32_LVT.
    Final pruned inverter set (14 inverters):
        INVX0_HVT
        INVX0_LVT
        INVX1_HVT
        INVX1_LVT
        INVX2_HVT
        INVX2_LVT
        INVX4_HVT
        INVX4_LVT
        INVX8_HVT
        INVX8_LVT
        INVX16_HVT
        INVX16_LVT
        INVX32_HVT
        INVX32_LVT


Initializing parameters for clock ideal_clock1:
Root pin: clock
Warning: Max transition will cause the default target of 0.667 ns to be lowered. (CTS-356)
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Using max_transition: 0.500 ns
Using leaf_max_transition for clock ideal_clock1: 0.500 ns
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Warning: Skew target 0.000 ns is too high.  Using -6.474 ns. (CTS-353)
Error: Skew target -6.474 is not legal.  Using -1.295 ns. (CTS-354)
Using the following target skews for global optimization:
  Corner 'max': -1.295 ns
Using the following target skews for incremental optimization:
  Corner 'max': -1.295 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns


Starting optimization for clock ideal_clock1.
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns

*************************************************
* Preoptimization report (clock 'ideal_clock1') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.017 0.000 0.017)
    Estimated Insertion Delay (r/f/b) = (0.017  -inf 0.017)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.015 0.000 0.015)
    Estimated Insertion Delay (r/f/b) = (0.017  -inf 0.017)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.3 pf
  Max transition = 0.026 ns
  Cells = 1 (area=0.000000)

Report DRC violations for clock ideal_clock1 (initial)
Total 0 DRC violations for clock ideal_clock1 (initial)
 Start (0.003, 0.022), End (0.003, 0.022) 

RC optimization for clock 'ideal_clock1'
100%   
100%   
Coarse optimization for clock 'ideal_clock1'
100%   
100%   
100%   
100%   
 No back-to-back buffer chains found
 Start (0.003, 0.022), End (0.003, 0.022) 

Detailed optimization for clock 'ideal_clock1'
100%   
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns
Starting optimization pass for clock ideal_clock1:
Start path based optimization 
 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

100%   
 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

 Start (0.000, 0.017), End (0.000, 0.017) 

CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
Start area recovery: (0.000000, 0.016929)
Using max_transition 0.500 ns
Using leaf_max_transition for clock ideal_clock1 : 0.500 ns
Switch to low metal layer for clock 'ideal_clock1':

 Total 0 out of 0 nets switched to low metal layer for clock 'ideal_clock1' with largest cap change 0.00 percent
Switch metal layer for area recovery: (0.000000, 0.016929)
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
CTS-Warning: convert transition to capacitance failed
 Start (0.000, 0.017), End (0.000, 0.017) 

Buffer removal for area recovery: (0.000000, 0.016929)
Area recovery optimization for clock 'ideal_clock1':
100%   
Sizing for area recovery: (0.000000, 0.016929)

 Total 0 buffers removed (all paths) for clock 'ideal_clock1'
Path buffer removal for area recovery: (0.000000, 0.016929)
Buffer pair removal for area recovery: (0.000000, 0.016929)
End area recovery: (0.000000, 0.016929)

**********************************************************
* Multicorner optimization report (clock 'ideal_clock1') *
**********************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.017 0.000 0.017)
    Estimated Insertion Delay (r/f/b) = (0.017  -inf 0.017)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.015 0.000 0.015)
    Estimated Insertion Delay (r/f/b) = (0.017  -inf 0.017)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.3 pf
  Max transition = 0.026 ns
  Cells = 1 (area=0.000000)


++ Longest path for clock ideal_clock1 in corner 'max':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 288                
 pe14/Rpipe_reg[6]/CLK (DFFX1_LVT)              26  17   17 r (  76   80) 


++ Shortest path for clock ideal_clock1 in corner 'max':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 288                
 pe7/Accumulate_reg[1]/CLK (DFFX1_LVT)           3   0    0 r (   5    6) 


++ Longest path for clock ideal_clock1 in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 288                
 pe14/Rpipe_reg[6]/CLK (DFFX1_LVT)              33  17   17 r (  76   80) 


++ Shortest path for clock ideal_clock1 in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clock (port)                                   83   0    0 r (   0    6) 
 clock (port)                                    0   0    0 r (   0    6) 
 clock (net)                           277 288                
 pe7/Accumulate_reg[1]/CLK (DFFX1_LVT)           2   1    1 r (   5    6) 

Report DRC violations for clock ideal_clock1 (final)
Total 0 DRC violations for clock ideal_clock1 (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 38 horizontal rows
    8 pre-routes for placement blockage/checking
    8 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:19:51 2020
****************************************
Std cell utilization: 85.84%  (16897/(19684-0))
(Non-fixed + Fixed)
Std cell utilization: 77.50%  (9578/(19684-7325))
(Non-fixed only)
Chip area:            19684    sites, bbox (5.00 5.00 83.74 82.98) um
Std cell area:        16897    sites, (non-fixed:9578   fixed:7319)
                      1127     cells, (non-fixed:850    fixed:277)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      7325     sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       38 
Avg. std cell width:  1.68 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 38)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:19:51 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : top
  Version: O-2018.06-SP4
  Date   : Sun Dec 20 18:19:51 2020
****************************************

No cell displacement.


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 0 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Routing clock nets...
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   36  Alloctr   37  Proc 2818 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,88.74,87.98)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   36  Alloctr   37  Proc 2818 
Net statistics:
Total number of nets     = 1296
Number of nets to route  = 1
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   37  Alloctr   38  Proc 2818 
Average gCell capacity  3.75     on layer (1)    M1
Average gCell capacity  10.97    on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.49     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.57     on layer (6)    M6
Average gCell capacity  1.28     on layer (7)    M7
Average gCell capacity  1.36     on layer (8)    M8
Average gCell capacity  0.68     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 10.92         on layer (1)    M1
Average number of tracks per gCell 11.02         on layer (2)    M2
Average number of tracks per gCell 5.47  on layer (3)    M3
Average number of tracks per gCell 5.53  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.42  on layer (8)    M8
Average number of tracks per gCell 0.72  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 28090
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   37  Alloctr   38  Proc 2818 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   37  Alloctr   38  Proc 2818 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   37  Alloctr   38  Proc 2818 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   37  Alloctr   38  Proc 2818 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   37  Alloctr   38  Proc 2818 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   37  Alloctr   38  Proc 2818 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 0
phase2. Via VIA12SQ_C count = 0
phase2. Via VIA23SQ_C count = 0
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   37  Alloctr   38  Proc 2818 

Congestion utilization per direction:
Average vertical track utilization   =  0.63 %
Peak    vertical track utilization   =  9.09 %
Average horizontal track utilization =  1.20 %
Peak    horizontal track utilization = 20.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   37  Alloctr   38  Proc 2818 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   37  Alloctr   38  Proc 2818 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 2818 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   32  Alloctr   33  Proc 2818 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   37  Alloctr   38  Proc 2818 
Total number of nets = 1296, of which 0 are not extracted
Total number of open nets = 1295, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/36 Partitions, Violations =   0
Routed  2/36 Partitions, Violations =   0
Routed  3/36 Partitions, Violations =   0
Routed  4/36 Partitions, Violations =   0
Routed  5/36 Partitions, Violations =   0
Routed  6/36 Partitions, Violations =   0
Routed  7/36 Partitions, Violations =   0
Routed  8/36 Partitions, Violations =   0
Routed  9/36 Partitions, Violations =   0
Routed  10/36 Partitions, Violations =  0
Routed  11/36 Partitions, Violations =  0
Routed  12/36 Partitions, Violations =  0
Routed  13/36 Partitions, Violations =  0
Routed  14/36 Partitions, Violations =  0
Routed  15/36 Partitions, Violations =  0
Routed  16/36 Partitions, Violations =  0
Routed  17/36 Partitions, Violations =  0
Routed  18/36 Partitions, Violations =  0
Routed  19/36 Partitions, Violations =  0
Routed  20/36 Partitions, Violations =  0
Routed  21/36 Partitions, Violations =  0
Routed  22/36 Partitions, Violations =  0
Routed  23/36 Partitions, Violations =  0
Routed  24/36 Partitions, Violations =  0
Routed  25/36 Partitions, Violations =  0
Routed  26/36 Partitions, Violations =  0
Routed  27/36 Partitions, Violations =  0
Routed  28/36 Partitions, Violations =  0
Routed  29/36 Partitions, Violations =  0
Routed  30/36 Partitions, Violations =  0
Routed  31/36 Partitions, Violations =  0
Routed  32/36 Partitions, Violations =  0
Routed  33/36 Partitions, Violations =  0
Routed  34/36 Partitions, Violations =  0
Routed  35/36 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used   45  Alloctr   46  Proc 2818 

End DR iteration 0 with 36 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   32  Alloctr   33  Proc 2818 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   32  Alloctr   33  Proc 2818 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1284 micron
Total Number of Contacts =             1071
Total Number of Wires =                785
Total Number of PtConns =              444
Total Number of Routed Wires =       785
Total Routed Wire Length =           1214 micron
Total Number of Routed Contacts =       1071
        Layer             M1 :          4 micron
        Layer             M2 :         52 micron
        Layer             M3 :         80 micron
        Layer             M4 :        526 micron
        Layer             M5 :        622 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA45SQ_C :         25
        Via   VIA45SQ_C(rot) :        232
        Via        VIA34SQ_C :        268
        Via        VIA23SQ_C :          1
        Via   VIA23SQ_C(rot) :        268
        Via        VIA12SQ_C :        266
        Via   VIA12SQ_C(rot) :         11

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 1071 vias)
 
    Layer VIA1       =  0.00% (0      / 277     vias)
        Un-optimized = 100.00% (277     vias)
    Layer VIA2       =  0.00% (0      / 269     vias)
        Un-optimized = 100.00% (269     vias)
    Layer VIA3       =  0.00% (0      / 268     vias)
        Un-optimized = 100.00% (268     vias)
    Layer VIA4       =  0.00% (0      / 257     vias)
        Un-optimized = 100.00% (257     vias)
 
  Total double via conversion rate    =  0.00% (0 / 1071 vias)
 
    Layer VIA1       =  0.00% (0      / 277     vias)
    Layer VIA2       =  0.00% (0      / 269     vias)
    Layer VIA3       =  0.00% (0      / 268     vias)
    Layer VIA4       =  0.00% (0      / 257     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 1071 vias)
 
    Layer VIA1       =  0.00% (0      / 277     vias)
        Un-optimized = 100.00% (277     vias)
    Layer VIA2       =  0.00% (0      / 269     vias)
        Un-optimized = 100.00% (269     vias)
    Layer VIA3       =  0.00% (0      / 268     vias)
        Un-optimized = 100.00% (268     vias)
    Layer VIA4       =  0.00% (0      / 257     vias)
        Un-optimized = 100.00% (257     vias)
 

Total number of nets = 1296
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'top'
Warning: Target library(s) are not characterized for internal power.  Compile with power constraints is NOT recommended. (PWR-13)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (1/1307 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : top
Version: O-2018.06-SP4
Date   : Sun Dec 20 18:19:53 2020
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
ideal_clock1         277       0         0         0.0169    0.0169      0              0.0000
clock_opt completed Successfully
1
icc_shell> save_mw_cel -as ME_cts
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named ME_cts. (UIG-5)
1
icc_shell> report_placement_utilization > reports/ME_cts_util.rpt
icc_shell> report_qor_snapshot > reports/ME_cts_qor_snapshot.rpt
icc_shell> report_qor > reports/ME_cts_qor.rpt
icc_shell> #set_case_analysis 0 scanEn
icc_shell> report_timing -max_paths 20 -delay max > reports/ME_cts.setup.rpt
icc_shell> #set_case_analysis 1 scanEn
icc_shell> report_timing -max_paths 20 -delay min > reports/ME_cts.hold.rpt
icc_shell> report_timing -delay max -max_paths 20 > reports/ME_cts_opt.setup.rpt
icc_shell> report_timing -delay min -max_paths 20 > reports/ME_cts_opt.hold.rpt
icc_shell> clock_opt -sizing
Error: unknown option '-sizing' (CMD-010)
icc_shell> save_mw_cel -as fifo_cts_opt
Information: Saved design named fifo_cts_opt. (UIG-5)
1
icc_shell> report_timing -delay max -max_paths 20 > reports/fifo_cts_opt.setup.rpt report_timing
Error: extra positional option '>' (CMD-012)
Error: extra positional option 'reports/fifo_cts_opt.setup.rpt' (CMD-012)
Error: extra positional option 'report_timing' (CMD-012)
icc_shell> -delay min -max_paths 20 > reports/fifo_cts_opt.hold.rpt
Error: unknown option '-delay min -max_paths 20 > reports/fifo_cts_opt.hold.rpt' (CMD-010)
Error: unknown command '-delay' (CMD-005)
icc_shell> open "/courses/engr852/engr852-06/asic_flow_setup/pnr/pnr_fifo/scripts/route_icc.tcl"
file39
icc_shell> route_opt
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
GART: Updated design time.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.11 0.096 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.11 0.1 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.6e-07 4.6e-07 (RCEX-011)
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Sun Dec 20 18:22:55 2020

  Beginning initial routing 
  --------------------------

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   36  Alloctr   37  Proc 2818 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,88.74,87.98)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   37  Alloctr   37  Proc 2818 
Net statistics:
Total number of nets     = 1296
Number of nets to route  = 1295
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   37  Alloctr   38  Proc 2818 
Average gCell capacity  3.75     on layer (1)    M1
Average gCell capacity  10.97    on layer (2)    M2
Average gCell capacity  5.42     on layer (3)    M3
Average gCell capacity  5.49     on layer (4)    M4
Average gCell capacity  2.72     on layer (5)    M5
Average gCell capacity  2.57     on layer (6)    M6
Average gCell capacity  1.28     on layer (7)    M7
Average gCell capacity  1.36     on layer (8)    M8
Average gCell capacity  0.68     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 10.92         on layer (1)    M1
Average number of tracks per gCell 11.02         on layer (2)    M2
Average number of tracks per gCell 5.47  on layer (3)    M3
Average number of tracks per gCell 5.53  on layer (4)    M4
Average number of tracks per gCell 2.75  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.42  on layer (8)    M8
Average number of tracks per gCell 0.72  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 28090
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   37  Alloctr   38  Proc 2818 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   37  Alloctr   38  Proc 2818 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   37  Alloctr   38  Proc 2818 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   38  Alloctr   39  Proc 2818 
Initial. Routing result:
Initial. Both Dirs: Overflow =     4 Max = 1 GRCs =     5 (0.09%)
Initial. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     5 (0.18%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     4 (0.14%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.04%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       80.0 1.50 8.26 2.49 0.00 5.70 0.89 0.46 0.00 0.00 0.57 0.00 0.00 0.11
M2       40.7 19.1 17.3 10.6 6.76 3.42 1.42 0.46 0.04 0.00 0.00 0.00 0.00 0.00
M3       26.3 30.5 0.04 24.8 0.00 7.87 6.80 0.00 2.81 0.00 0.68 0.00 0.04 0.00
M4       81.9 17.6 0.00 0.36 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       84.5 0.00 0.00 9.86 0.00 5.59 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       99.1 0.00 0.00 0.82 0.00 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       99.3 0.00 0.00 0.00 0.00 0.68 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    80.0 7.33 2.72 5.22 0.72 2.48 0.97 0.10 0.30 0.00 0.13 0.00 0.00 0.01


Initial. Total Wire Length = 13949.47
Initial. Layer M1 wire length = 1234.19
Initial. Layer M2 wire length = 7405.13
Initial. Layer M3 wire length = 5003.09
Initial. Layer M4 wire length = 230.37
Initial. Layer M5 wire length = 15.37
Initial. Layer M6 wire length = 31.22
Initial. Layer M7 wire length = 30.10
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 5743
Initial. Via VIA12SQ_C count = 3488
Initial. Via VIA23SQ_C count = 2202
Initial. Via VIA34SQ_C count = 38
Initial. Via VIA45SQ_C count = 7
Initial. Via VIA56SQ_C count = 6
Initial. Via VIA67SQ_C count = 2
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   38  Alloctr   39  Proc 2818 
phase1. Routing result:
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =     2 (0.04%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.07%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.07%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       77.9 1.46 8.65 2.63 0.04 6.48 1.25 0.53 0.00 0.00 0.96 0.00 0.00 0.04
M2       40.6 18.8 17.6 10.8 6.76 3.42 1.35 0.46 0.04 0.00 0.00 0.00 0.00 0.00
M3       26.8 30.5 0.04 25.2 0.00 8.08 6.59 0.00 1.99 0.00 0.64 0.00 0.00 0.00
M4       80.8 18.5 0.00 0.53 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       82.7 0.00 0.00 11.5 0.00 5.66 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       99.5 0.00 0.00 0.50 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    79.6 7.38 2.80 5.46 0.72 2.52 0.98 0.11 0.22 0.00 0.17 0.00 0.00 0.00


phase1. Total Wire Length = 14009.07
phase1. Layer M1 wire length = 1345.59
phase1. Layer M2 wire length = 7396.90
phase1. Layer M3 wire length = 4880.30
phase1. Layer M4 wire length = 268.81
phase1. Layer M5 wire length = 94.74
phase1. Layer M6 wire length = 22.72
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 5718
phase1. Via VIA12SQ_C count = 3499
phase1. Via VIA23SQ_C count = 2148
phase1. Via VIA34SQ_C count = 56
phase1. Via VIA45SQ_C count = 12
phase1. Via VIA56SQ_C count = 3
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   38  Alloctr   39  Proc 2818 
phase2. Routing result:
phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =     2 (0.04%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.07%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.07%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       78.6 1.46 8.90 2.53 0.04 5.91 1.25 0.46 0.00 0.00 0.82 0.00 0.00 0.04
M2       40.9 20.3 17.5 11.0 6.80 2.21 1.03 0.14 0.00 0.00 0.00 0.00 0.00 0.00
M3       26.8 30.4 0.04 25.3 0.00 8.05 6.62 0.00 1.99 0.00 0.64 0.00 0.00 0.00
M4       80.8 18.5 0.00 0.53 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       82.7 0.00 0.00 11.5 0.00 5.66 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       99.5 0.00 0.00 0.50 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    79.7 7.54 2.82 5.47 0.73 2.32 0.95 0.06 0.21 0.00 0.16 0.00 0.00 0.00


phase2. Total Wire Length = 14009.07
phase2. Layer M1 wire length = 1345.59
phase2. Layer M2 wire length = 7396.90
phase2. Layer M3 wire length = 4880.30
phase2. Layer M4 wire length = 268.81
phase2. Layer M5 wire length = 94.74
phase2. Layer M6 wire length = 22.72
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 5718
phase2. Via VIA12SQ_C count = 3499
phase2. Via VIA23SQ_C count = 2148
phase2. Via VIA34SQ_C count = 56
phase2. Via VIA45SQ_C count = 12
phase2. Via VIA56SQ_C count = 3
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   38  Alloctr   39  Proc 2818 

Congestion utilization per direction:
Average vertical track utilization   = 11.14 %
Peak    vertical track utilization   = 45.00 %
Average horizontal track utilization = 13.42 %
Peak    horizontal track utilization = 63.64 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   38  Alloctr   39  Proc 2818 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   38  Alloctr   39  Proc 2818 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   37  Alloctr   37  Proc 2818 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   37  Alloctr   38  Proc 2818 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 2832 of 9327


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   38  Alloctr   39  Proc 2818 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   38  Alloctr   39  Proc 2818 

Number of wires with overlap after iteration 1 = 999 of 7738


Wire length and via report:
---------------------------
Number of M1 wires: 878                   : 0
Number of M2 wires: 4870                 VIA12SQ_C: 4465
Number of M3 wires: 1916                 VIA23SQ_C: 3321
Number of M4 wires: 58           VIA34SQ_C: 93
Number of M5 wires: 14           VIA45SQ_C: 18
Number of M6 wires: 2            VIA56SQ_C: 3
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 7738              vias: 7900

Total M1 wire length: 1228.0
Total M2 wire length: 8049.0
Total M3 wire length: 5371.7
Total M4 wire length: 398.6
Total M5 wire length: 131.7
Total M6 wire length: 21.3
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 15200.3

Longest M1 wire length: 33.7
Longest M2 wire length: 46.6
Longest M3 wire length: 57.1
Longest M4 wire length: 42.9
Longest M5 wire length: 37.1
Longest M6 wire length: 17.6
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   37  Alloctr   38  Proc 2818 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-save_after_iterations                                  :        {1 }                
-save_cell_prefix                                       :        top_INIT_RT         
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   43  Alloctr   44  Proc 2818 
Total number of nets = 1296, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/36 Partitions, Violations =   12
Routed  2/36 Partitions, Violations =   12
Routed  3/36 Partitions, Violations =   10
Routed  4/36 Partitions, Violations =   13
Routed  5/36 Partitions, Violations =   11
Routed  6/36 Partitions, Violations =   16
Routed  7/36 Partitions, Violations =   23
Routed  8/36 Partitions, Violations =   22
Routed  9/36 Partitions, Violations =   11
Routed  10/36 Partitions, Violations =  16
Routed  11/36 Partitions, Violations =  17
Routed  12/36 Partitions, Violations =  11
Routed  13/36 Partitions, Violations =  13
Routed  14/36 Partitions, Violations =  12
Routed  15/36 Partitions, Violations =  15
Routed  16/36 Partitions, Violations =  15
Routed  17/36 Partitions, Violations =  13
Routed  18/36 Partitions, Violations =  15
Routed  19/36 Partitions, Violations =  20
Routed  20/36 Partitions, Violations =  20
Routed  21/36 Partitions, Violations =  20
Routed  22/36 Partitions, Violations =  20
Routed  23/36 Partitions, Violations =  16
Routed  24/36 Partitions, Violations =  12
Routed  25/36 Partitions, Violations =  10
Routed  26/36 Partitions, Violations =  10
Routed  27/36 Partitions, Violations =  10
Routed  28/36 Partitions, Violations =  10
Routed  29/36 Partitions, Violations =  7
Routed  30/36 Partitions, Violations =  7
Routed  31/36 Partitions, Violations =  7
Routed  32/36 Partitions, Violations =  6
Routed  33/36 Partitions, Violations =  6
Routed  34/36 Partitions, Violations =  6
Routed  35/36 Partitions, Violations =  6
Routed  36/36 Partitions, Violations =  6

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      6
        Same net spacing : 3
        Same net via-cut spacing : 1
        Short : 2

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used   51  Alloctr   52  Proc 2818 

End DR iteration 0 with 36 parts

Start DR iteration 1: non-uniform partition
Routed  1/3 Partitions, Violations =    4
Routed  2/3 Partitions, Violations =    2
Routed  3/3 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:03 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used   51  Alloctr   52  Proc 2818 

End DR iteration 1 with 3 parts

Updating the database ...
Saving cell top.CEL;7 as top_INIT_RT_itr1.
top_INIT_RT_itr1 saved successfully.
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   37  Alloctr   38  Proc 2818 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   37  Alloctr   38  Proc 2818 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    16570 micron
Total Number of Contacts =             8569
Total Number of Wires =                8576
Total Number of PtConns =              1087
Total Number of Routed Wires =       8576
Total Routed Wire Length =           16422 micron
Total Number of Routed Contacts =       8569
        Layer               M1 :       1356 micron
        Layer               M2 :       8190 micron
        Layer               M3 :       5351 micron
        Layer               M4 :        897 micron
        Layer               M5 :        755 micron
        Layer               M6 :         21 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA56SQ_C :          3
        Via          VIA45SQ_C :         25
        Via     VIA45SQ_C(rot) :        251
        Via          VIA34SQ_C :        352
        Via          VIA23SQ_C :          9
        Via     VIA23SQ_C(rot) :       3371
        Via          VIA12SQ_C :       3953
        Via     VIA12SQ_C(rot) :        473
        Via         VIA12BAR_C :         78
        Via    VIA12BAR_C(rot) :          6
        Via           VIA12BAR :          7
        Via      VIA12BAR(rot) :         36
        Via      VIA12SQ_C_2x1 :          2
        Via   VIA12SQ(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.06% (5 / 8569 vias)
 
    Layer VIA1       =  0.11% (5      / 4558    vias)
        Weight 1     =  0.11% (5       vias)
        Un-optimized = 99.89% (4553    vias)
    Layer VIA2       =  0.00% (0      / 3380    vias)
        Un-optimized = 100.00% (3380    vias)
    Layer VIA3       =  0.00% (0      / 352     vias)
        Un-optimized = 100.00% (352     vias)
    Layer VIA4       =  0.00% (0      / 276     vias)
        Un-optimized = 100.00% (276     vias)
    Layer VIA5       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 
  Total double via conversion rate    =  0.06% (5 / 8569 vias)
 
    Layer VIA1       =  0.11% (5      / 4558    vias)
    Layer VIA2       =  0.00% (0      / 3380    vias)
    Layer VIA3       =  0.00% (0      / 352     vias)
    Layer VIA4       =  0.00% (0      / 276     vias)
    Layer VIA5       =  0.00% (0      / 3       vias)
 
  The optimized via conversion rate based on total routed via count =  0.06% (5 / 8569 vias)
 
    Layer VIA1       =  0.11% (5      / 4558    vias)
        Weight 1     =  0.11% (5       vias)
        Un-optimized = 99.89% (4553    vias)
    Layer VIA2       =  0.00% (0      / 3380    vias)
        Un-optimized = 100.00% (3380    vias)
    Layer VIA3       =  0.00% (0      / 352     vias)
        Un-optimized = 100.00% (352     vias)
    Layer VIA4       =  0.00% (0      / 276     vias)
        Un-optimized = 100.00% (276     vias)
    Layer VIA5       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 

Total number of nets = 1296
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Sun Dec 20 18:23:00 2020

  Loading design 'top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : top
Version: O-2018.06-SP4
Date   : Sun Dec 20 18:23:02 2020
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:               8.00
  Critical Path Length:          2.57
  Critical Path Slack:           0.27
  Critical Path Clk Period:      3.49
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         35
  Hierarchical Port Count:       1526
  Leaf Cell Count:               1127
  Buf/Inv Cell Count:             126
  Buf Cell Count:                   4
  Inv Cell Count:                 122
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       850
  Sequential Cell Count:          277
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2434.191252
  Noncombinational Area:  1860.079981
  Buf/Inv Area:            163.160449
  Total Buffer Area:             8.13
  Total Inverter Area:         155.03
  Macro/Black Box Area:      0.000000
  Net Area:                566.995512
  Net XLength        :        7670.39
  Net YLength        :        9055.73
  -----------------------------------
  Cell Area:              4294.271233
  Design Area:            4861.266745
  Net Length        :        16726.11


  Design Rules
  -----------------------------------
  Total Number of Nets:          1372
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hafez.sfsu.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                1.89
  -----------------------------------------
  Overall Compile Time:                2.07
  Overall Compile Wall Clock Time:     2.16

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
icc_shell> save_mw_cel -as mME_route
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named mME_route. (UIG-5)
1
icc_shell> write_def -output output/ME_route.def
Output DEF file
Information: Writing ROWS statement (DDEFW-014)
Information: Completed ROWS statement  (DDEFW-016)
Information: Writing TRACKS statement (DDEFW-014)
Information: Completed TRACKS statement  (DDEFW-016)
Information: Writing GCELLGRID statement (DDEFW-014)
Information: Completed GCELLGRID statement  (DDEFW-016)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS 1000/1127 (DDEFW-015)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS 1000/1296 (DDEFW-015)
Information: Completed NETS section  (DDEFW-016)
DEF output completed
1
icc_shell> write_verilog -output output/ME_route.v
Generating description for top level cell.
Processing module PE_14_DW01_add_0
Processing module PE_14
Processing module PE_15_DW01_add_0
Processing module PE_15
Processing module PE_6_DW01_add_0
Processing module PE_6
Processing module PE_7_DW01_add_0
Processing module PE_7
Processing module PE_8_DW01_add_0
Processing module PE_8
Processing module PE_9_DW01_add_0
Processing module PE_9
Processing module PE_10_DW01_add_0
Processing module PE_10
Processing module PE_11_DW01_add_0
Processing module PE_11
Processing module PE_12_DW01_add_0
Processing module PE_12
Processing module PE_13_DW01_add_0
Processing module PE_13
Processing module Comparator
Processing module control_DW01_inc_0
Processing module control
Processing module PE_0_DW01_add_0
Processing module PE_0
Processing module PE_1_DW01_add_0
Processing module PE_1
Processing module PE_2_DW01_add_0
Processing module PE_2
Processing module PE_3_DW01_add_0
Processing module PE_3
Processing module PE_4_DW01_add_0
Processing module PE_4
Processing module PE_5_DW01_add_0
Processing module PE_5
Processing module top
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
1
icc_shell> report_placement_utilization > reports/ME_route_util.rpt
icc_shell> report_qor_snapshot > reports/ME_route_qor_snapshot.rpt
icc_shell> report_qor > reports/ME_route_qor.rpt
icc_shell> report_timing -max_paths 20 -delay max > reports/ME_route.setup.rpt
icc_shell> report_timing -max_paths 20 -delay min > reports/ME_route.hold.rpt
icc_shell> verify_zrt_route
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)


Start checking for open nets ... 

Total number of nets = 1296, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 1296 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   33  Alloctr   33  Proc 2820 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   46  Alloctr   47  Proc 2820 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    16575 micron
Total Number of Contacts =             8569
Total Number of Wires =                8522
Total Number of PtConns =              1141
Total Number of Routed Wires =       8522
Total Routed Wire Length =           16424 micron
Total Number of Routed Contacts =       8569
        Layer               M1 :       1360 micron
        Layer               M2 :       8191 micron
        Layer               M3 :       5351 micron
        Layer               M4 :        897 micron
        Layer               M5 :        755 micron
        Layer               M6 :         21 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA56SQ_C :          3
        Via          VIA45SQ_C :         25
        Via     VIA45SQ_C(rot) :        251
        Via          VIA34SQ_C :        352
        Via          VIA23SQ_C :          9
        Via     VIA23SQ_C(rot) :       3371
        Via          VIA12SQ_C :       3953
        Via     VIA12SQ_C(rot) :        473
        Via         VIA12BAR_C :         78
        Via    VIA12BAR_C(rot) :          6
        Via           VIA12BAR :          7
        Via      VIA12BAR(rot) :         36
        Via      VIA12SQ_C_2x1 :          2
        Via   VIA12SQ(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.06% (5 / 8569 vias)
 
    Layer VIA1       =  0.11% (5      / 4558    vias)
        Weight 1     =  0.11% (5       vias)
        Un-optimized = 99.89% (4553    vias)
    Layer VIA2       =  0.00% (0      / 3380    vias)
        Un-optimized = 100.00% (3380    vias)
    Layer VIA3       =  0.00% (0      / 352     vias)
        Un-optimized = 100.00% (352     vias)
    Layer VIA4       =  0.00% (0      / 276     vias)
        Un-optimized = 100.00% (276     vias)
    Layer VIA5       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 
  Total double via conversion rate    =  0.06% (5 / 8569 vias)
 
    Layer VIA1       =  0.11% (5      / 4558    vias)
    Layer VIA2       =  0.00% (0      / 3380    vias)
    Layer VIA3       =  0.00% (0      / 352     vias)
    Layer VIA4       =  0.00% (0      / 276     vias)
    Layer VIA5       =  0.00% (0      / 3       vias)
 
  The optimized via conversion rate based on total routed via count =  0.06% (5 / 8569 vias)
 
    Layer VIA1       =  0.11% (5      / 4558    vias)
        Weight 1     =  0.11% (5       vias)
        Un-optimized = 99.89% (4553    vias)
    Layer VIA2       =  0.00% (0      / 3380    vias)
        Un-optimized = 100.00% (3380    vias)
    Layer VIA3       =  0.00% (0      / 352     vias)
        Un-optimized = 100.00% (352     vias)
    Layer VIA4       =  0.00% (0      / 276     vias)
        Un-optimized = 100.00% (276     vias)
    Layer VIA5       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 


Verify Summary:

Total number of nets = 1296, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
icc_shell> verify_zrt_route -antenna false -voltage_area false
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)


Start checking for open nets ... 

Total number of nets = 1296, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 1296 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   33  Alloctr   33  Proc 2820 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   46  Alloctr   47  Proc 2820 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    16575 micron
Total Number of Contacts =             8569
Total Number of Wires =                8522
Total Number of PtConns =              1141
Total Number of Routed Wires =       8522
Total Routed Wire Length =           16424 micron
Total Number of Routed Contacts =       8569
        Layer               M1 :       1360 micron
        Layer               M2 :       8191 micron
        Layer               M3 :       5351 micron
        Layer               M4 :        897 micron
        Layer               M5 :        755 micron
        Layer               M6 :         21 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA56SQ_C :          3
        Via          VIA45SQ_C :         25
        Via     VIA45SQ_C(rot) :        251
        Via          VIA34SQ_C :        352
        Via          VIA23SQ_C :          9
        Via     VIA23SQ_C(rot) :       3371
        Via          VIA12SQ_C :       3953
        Via     VIA12SQ_C(rot) :        473
        Via         VIA12BAR_C :         78
        Via    VIA12BAR_C(rot) :          6
        Via           VIA12BAR :          7
        Via      VIA12BAR(rot) :         36
        Via      VIA12SQ_C_2x1 :          2
        Via   VIA12SQ(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.06% (5 / 8569 vias)
 
    Layer VIA1       =  0.11% (5      / 4558    vias)
        Weight 1     =  0.11% (5       vias)
        Un-optimized = 99.89% (4553    vias)
    Layer VIA2       =  0.00% (0      / 3380    vias)
        Un-optimized = 100.00% (3380    vias)
    Layer VIA3       =  0.00% (0      / 352     vias)
        Un-optimized = 100.00% (352     vias)
    Layer VIA4       =  0.00% (0      / 276     vias)
        Un-optimized = 100.00% (276     vias)
    Layer VIA5       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 
  Total double via conversion rate    =  0.06% (5 / 8569 vias)
 
    Layer VIA1       =  0.11% (5      / 4558    vias)
    Layer VIA2       =  0.00% (0      / 3380    vias)
    Layer VIA3       =  0.00% (0      / 352     vias)
    Layer VIA4       =  0.00% (0      / 276     vias)
    Layer VIA5       =  0.00% (0      / 3       vias)
 
  The optimized via conversion rate based on total routed via count =  0.06% (5 / 8569 vias)
 
    Layer VIA1       =  0.11% (5      / 4558    vias)
        Weight 1     =  0.11% (5       vias)
        Un-optimized = 99.89% (4553    vias)
    Layer VIA2       =  0.00% (0      / 3380    vias)
        Un-optimized = 100.00% (3380    vias)
    Layer VIA3       =  0.00% (0      / 352     vias)
        Un-optimized = 100.00% (352     vias)
    Layer VIA4       =  0.00% (0      / 276     vias)
        Un-optimized = 100.00% (276     vias)
    Layer VIA5       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 


Verify Summary:

Total number of nets = 1296, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = not checked
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
icc_shell> verify_zrt_route -antenna false -voltage_area false
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)


Start checking for open nets ... 

Total number of nets = 1296, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 1296 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   33  Alloctr   33  Proc 2820 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   47  Alloctr   47  Proc 2820 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    16575 micron
Total Number of Contacts =             8569
Total Number of Wires =                8522
Total Number of PtConns =              1141
Total Number of Routed Wires =       8522
Total Routed Wire Length =           16424 micron
Total Number of Routed Contacts =       8569
        Layer               M1 :       1360 micron
        Layer               M2 :       8191 micron
        Layer               M3 :       5351 micron
        Layer               M4 :        897 micron
        Layer               M5 :        755 micron
        Layer               M6 :         21 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA56SQ_C :          3
        Via          VIA45SQ_C :         25
        Via     VIA45SQ_C(rot) :        251
        Via          VIA34SQ_C :        352
        Via          VIA23SQ_C :          9
        Via     VIA23SQ_C(rot) :       3371
        Via          VIA12SQ_C :       3953
        Via     VIA12SQ_C(rot) :        473
        Via         VIA12BAR_C :         78
        Via    VIA12BAR_C(rot) :          6
        Via           VIA12BAR :          7
        Via      VIA12BAR(rot) :         36
        Via      VIA12SQ_C_2x1 :          2
        Via   VIA12SQ(rot)_1x2 :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.06% (5 / 8569 vias)
 
    Layer VIA1       =  0.11% (5      / 4558    vias)
        Weight 1     =  0.11% (5       vias)
        Un-optimized = 99.89% (4553    vias)
    Layer VIA2       =  0.00% (0      / 3380    vias)
        Un-optimized = 100.00% (3380    vias)
    Layer VIA3       =  0.00% (0      / 352     vias)
        Un-optimized = 100.00% (352     vias)
    Layer VIA4       =  0.00% (0      / 276     vias)
        Un-optimized = 100.00% (276     vias)
    Layer VIA5       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 
  Total double via conversion rate    =  0.06% (5 / 8569 vias)
 
    Layer VIA1       =  0.11% (5      / 4558    vias)
    Layer VIA2       =  0.00% (0      / 3380    vias)
    Layer VIA3       =  0.00% (0      / 352     vias)
    Layer VIA4       =  0.00% (0      / 276     vias)
    Layer VIA5       =  0.00% (0      / 3       vias)
 
  The optimized via conversion rate based on total routed via count =  0.06% (5 / 8569 vias)
 
    Layer VIA1       =  0.11% (5      / 4558    vias)
        Weight 1     =  0.11% (5       vias)
        Un-optimized = 99.89% (4553    vias)
    Layer VIA2       =  0.00% (0      / 3380    vias)
        Un-optimized = 100.00% (3380    vias)
    Layer VIA3       =  0.00% (0      / 352     vias)
        Un-optimized = 100.00% (352     vias)
    Layer VIA4       =  0.00% (0      / 276     vias)
        Un-optimized = 100.00% (276     vias)
    Layer VIA5       =  0.00% (0      / 3       vias)
        Un-optimized = 100.00% (3       vias)
 


Verify Summary:

Total number of nets = 1296, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = not checked
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
icc_shell> extract_rc  -coupling_cap  -routed_nets_only  -incremental
  Loading design 'top'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'ff' 
Information: Design Library and main library capacitance units are matched - 0.001 pf. 
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Incremental extraction not triggered due to too many changes.  (RCEX-091)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
icc_shell> write_parasitics -output ./output/ME_extracted.spef -format SPEF
Information: design is either fully routed or in placement stage.
Writing SPEF to ./output/ME_extracted.spef.max ...
Writing SPEF to ./output/ME_extracted.spef.min ...
1
icc_shell> write_sdf ./output/ME_extracted.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/courses/engr852/engr852-06/asic_flow_setup/pnr/pnr_fifo/scripts/output/ME_extracted.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'ideal_clock1' will be added to the clock's propagated skew. (TIM-112)
1
icc_shell> write_sdc ./const/ME_extracted.sdc
Error: Cannot write the './const/ME_extracted.sdc' script file. (UID-270)
0
icc_shell> write_sdc const/ME.sdc -version 2.0
Error: Cannot write the 'const/ME.sdc' script file. (UID-270)
0
icc_shell> write_sdc ./const/ME_extracted.sdc
1
icc_shell> write_sdc const/ME.sdc -version 2.0
1
icc_shell> write_verilog ./output/ME_extracted.v
Generating description for top level cell.
Processing module PE_14_DW01_add_0
Processing module PE_14
Processing module PE_15_DW01_add_0
Processing module PE_15
Processing module PE_6_DW01_add_0
Processing module PE_6
Processing module PE_7_DW01_add_0
Processing module PE_7
Processing module PE_8_DW01_add_0
Processing module PE_8
Processing module PE_9_DW01_add_0
Processing module PE_9
Processing module PE_10_DW01_add_0
Processing module PE_10
Processing module PE_11_DW01_add_0
Processing module PE_11
Processing module PE_12_DW01_add_0
Processing module PE_12
Processing module PE_13_DW01_add_0
Processing module PE_13
Processing module Comparator
Processing module control_DW01_inc_0
Processing module control
Processing module PE_0_DW01_add_0
Processing module PE_0
Processing module PE_1_DW01_add_0
Processing module PE_1
Processing module PE_2_DW01_add_0
Processing module PE_2
Processing module PE_3_DW01_add_0
Processing module PE_3
Processing module PE_4_DW01_add_0
Processing module PE_4
Processing module PE_5_DW01_add_0
Processing module PE_5
Processing module top
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.
1
icc_shell> report_timing -max_paths 20 -delay max > reports/ME_extracted.setup.rpt
icc_shell> report_timing -max_paths 20 -delay min > reports/ME_extracted.hold.rpt
icc_shell> save_mw_cel -as ME_extracted
Information: Saved design named ME_extracted. (UIG-5)
1
icc_shell> report_power > reports/fifo_power.rpt
icc_shell> save_mw_cel -as ME_extracted
Information: Saved design named ME_extracted. (UIG-5)
1
icc_shell> exit
icc_shell> pwd
/courses/engr852/engr852-06/asic_flow_setup/pnr/pnr_fifo/scripts
icc_shell> create_floorplan -control_type aspect_ratio -core_aspect_ratio 1 -core_utilization .75  -row_core_ratio 1  -start_first_row -left_io2core 5.0 -bottom_io2core 5.0 -right_io2core 5.0 -top_io2core 5.0 -keep_io_place -keep_macro_place
Warning: The M1 track offset is neither 0 or half of M1 pitch in the unitTile. This may result in gaps between standard cell rows. (APL-098)
There are 86 pins in total
Warning: The M1 track offset is neither 0 or half of M1 pitch in the unitTile. This may result in gaps between standard cell rows. (APL-098)
Warning: The M1 track offset is neither 0 or half of M1 pitch in the unitTile. This may result in gaps between standard cell rows. (APL-098)
Warning: The M1 track offset is neither 0 or half of M1 pitch in the unitTile. This may result in gaps between standard cell rows. (APL-098)
Decrease number of rows to 36
Start to create wire tracks ...
GRC reference (3328,3328), dimensions (1672, 1672)
Number of terminals created: 70.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name   Original Ports
top                70
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.770
        Number Of Rows = 36
        Core Width = 75.544
        Core Height = 73.872
        Aspect Ratio = 0.978
        Double Back ON
        Flip First Row = NO
        Start From First Row = YES
Planner run through successfully.
1
icc_shell> derive_pg_connection -power_net VDD -ground_net VSS
Information: connected 14 power ports and 14 ground ports
1
icc_shell> derive_pg_connection -power_net VDD -ground_net VSS -tie
reconnected total 0 tie highs and 0 tie lows
1
icc_shell> create_rectangular_rings  -nets  {VSS}  -left_offset 0.5  -left_segment_layer M6 -left_segment_width 1.0 -extend_ll -extend_lh -right_offset 0.5 -right_segment_layer M6 -right_segment_width 1.0 -extend_rl -extend_rh -bottom_offset 0.5  -bottom_segment_layer  M7 -bottom_segment_width 1.0 -extend_bl -extend_bh -top_offset 0.5 -top_segment_layer M7 -top_segment_width 1.0 -extend_tl -extend_th
Using [5 x 5] Fat Wire Table for M1
Using [2 x 2] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for M2
Using [2 x 2] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for M3
Using [2 x 2] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for M4
Using [2 x 2] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for M5
Using [2 x 2] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for M6
Using [2 x 2] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for M7
Using [2 x 2] Fat Wire Table for VIA7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Substitute FatContact (VIA12LG_C) with (VIA12LG)
Substitute FatContact (VIA12LG) with (VIA12LG_C)
Substitute FatContact (VIA23LG_C) with (VIA23LG)
Substitute FatContact (VIA23LG) with (VIA23LG_C)
Substitute FatContact (VIA34LG_C) with (VIA34LG)
Substitute FatContact (VIA34LG) with (VIA34LG_C)
Substitute FatContact (VIA45LG_C) with (VIA45LG)
Substitute FatContact (VIA45LG) with (VIA45LG_C)
Substitute FatContact (VIA56LG_C) with (VIA56LG)
Substitute FatContact (VIA56LG) with (VIA56LG_C)
Substitute FatContact (VIA67LG_C) with (VIA67LG)
Substitute FatContact (VIA67LG) with (VIA67LG_C)
Substitute FatContact (VIA78LG_C) with (VIA78LG)
Substitute FatContact (VIA78LG) with (VIA78LG_C)
1127 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =     1158M Data =        0M
1
icc_shell> create_rectangular_rings  -nets  {VDD}  -left_offset 1.8  -left_segment_layer M6 -left_segment_width 1.0 -extend_ll -extend_lh -right_offset 1.8 -right_segment_layer M6 -right_segment_width 1.0 -extend_rl -extend_rh -bottom_offset 1.8  -bottom_segment_layer M7 -bottom_segment_width 1.0 -extend_bl -extend_bh -top_offset 1.8 -top_segment_layer M7 -top_segment_width 1.0 -extend_tl -extend_th
Warning: wire dropped because it is outside the top-cell boundaries, ((-0.992, 0.580) (0.008, 83.292)) (Net: VDD) (wire on layer: M6 [21]). (PGRT-030)
Warning: wire dropped because it is outside the top-cell boundaries, ((-0.992, 82.292) (84.964, 83.292)) (Net: VDD) (wire on layer: M7 [23]). (PGRT-030)
Warning: wire dropped due to DRC problems, ((83.964, 0.580) (84.964, 83.292)) (Net: VDD) (wire on layer: M6 [21]). (PGRT-030)
Warning: wire dropped because it is outside the top-cell boundaries, ((-0.992, 0.580) (84.964, 1.580)) (Net: VDD) (wire on layer: M7 [23]). (PGRT-030)

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =     1158M Data =        0M
1
icc_shell> create_power_strap -nets { VDD } -layer M6 -direction vertical -width 3
Using [5 x 5] Fat Wire Table for M1
Using [2 x 2] Fat Wire Table for VIA1
Using [5 x 5] Fat Wire Table for M2
Using [2 x 2] Fat Wire Table for VIA2
Using [5 x 5] Fat Wire Table for M3
Using [2 x 2] Fat Wire Table for VIA3
Using [5 x 5] Fat Wire Table for M4
Using [2 x 2] Fat Wire Table for VIA4
Using [5 x 5] Fat Wire Table for M5
Using [2 x 2] Fat Wire Table for VIA5
Using [5 x 5] Fat Wire Table for M6
Using [2 x 2] Fat Wire Table for VIA6
Using [5 x 5] Fat Wire Table for M7
Using [2 x 2] Fat Wire Table for VIA7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9
**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Substitute FatContact (VIA12LG_C) with (VIA12LG)
Substitute FatContact (VIA12LG) with (VIA12LG_C)
Substitute FatContact (VIA23LG_C) with (VIA23LG)
Substitute FatContact (VIA23LG) with (VIA23LG_C)
Substitute FatContact (VIA34LG_C) with (VIA34LG)
Substitute FatContact (VIA34LG) with (VIA34LG_C)
Substitute FatContact (VIA45LG_C) with (VIA45LG)
Substitute FatContact (VIA45LG) with (VIA45LG_C)
Substitute FatContact (VIA56LG_C) with (VIA56LG)
Substitute FatContact (VIA56LG) with (VIA56LG_C)
Substitute FatContact (VIA67LG_C) with (VIA67LG)
Substitute FatContact (VIA67LG) with (VIA67LG_C)
Substitute FatContact (VIA78LG_C) with (VIA78LG)
Substitute FatContact (VIA78LG) with (VIA78LG_C)
1127 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =     1158M Data =        0M
1
icc_shell> create_power_strap -nets { VSS } -layer M6 -direction vertical  -width 3

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =     1158M Data =        0M
1
icc_shell> create_power_strap -nets { VDD } -layer M6 -direction vertical -width 3

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =     1158M Data =        0M
1
icc_shell> set_case_analysis 0 scanEn
Information: linking reference library : /packages/process_kit/generic/generic_32nm/EDK_updated_april2012/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /packages/process_kit/generic/generic_32nm/EDK_updated_april2012/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {/packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ss0p75v125c.db, /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ss0p75v25c.db, /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ss0p75vn40c.db, /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75v125c.db, /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75v25c.db, /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75vn40c.db}. (MWDC-290)

  Linking design 'top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (36 designs)              top.CEL, etc
  saed32hvt_ss0p75v125c (library)
                              /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ss0p75v125c.db
  saed32hvt_ss0p75v25c (library)
                              /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ss0p75v25c.db
  saed32hvt_ss0p75vn40c (library)
                              /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ss0p75vn40c.db
  saed32lvt_ss0p75v125c (library)
                              /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75v125c.db
  saed32lvt_ss0p75v25c (library)
                              /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75v25c.db
  saed32lvt_ss0p75vn40c (library)
                              /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ss0p75vn40c.db
  saed32hvt_ff0p95v125c (library)
                              /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ff0p95v125c.db
  saed32hvt_ff0p95v25c (library)
                              /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ff0p95v25c.db
  saed32hvt_ff0p95vn40c (library)
                              /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_ff0p95vn40c.db
  saed32hvt_tt0p85v125c (library)
                              /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_tt0p85v125c.db
  saed32hvt_tt0p85v25c (library)
                              /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_tt0p85v25c.db
  saed32hvt_tt0p85vn40c (library)
                              /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_hvt/db_ccs/saed32hvt_tt0p85vn40c.db
  saed32lvt_ff0p95v125c (library)
                              /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ff0p95v125c.db
  saed32lvt_ff0p95v25c (library)
                              /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ff0p95v25c.db
  saed32lvt_ff0p95vn40c (library)
                              /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_ff0p95vn40c.db
  saed32lvt_tt0p85v125c (library)
                              /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_tt0p85v125c.db
  saed32lvt_tt0p85v25c (library)
                              /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_tt0p85v25c.db
  saed32lvt_tt0p85vn40c (library)
                              /packages/process_kit/generic/generic_32nm/SAED32_EDK/lib/stdcell_lvt/db_ccs/saed32lvt_tt0p85vn40c.db

Warning: Can't find object 'scanEn' in design 'top'. (UID-95)
Error: Value for list 'port_or_pin_list' must have 1 elements. (CMD-036)
0
icc_shell> write_def -output output/ME_fp.def
Output DEF file
Information: Writing ROWS statement (DDEFW-014)
Information: Completed ROWS statement  (DDEFW-016)
Information: Writing TRACKS statement (DDEFW-014)
Information: Completed TRACKS statement  (DDEFW-016)
Information: Writing GCELLGRID statement (DDEFW-014)
Information: Completed GCELLGRID statement  (DDEFW-016)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS 1000/1127 (DDEFW-015)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS 1000/1296 (DDEFW-015)
Information: Completed NETS section  (DDEFW-016)
DEF output completed
1
icc_shell> save_mw_cel -as ME_fp
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (5000 5000) (80544 78188) is different from CEL Core Area (5000 5000) (80544 78872).
Floorplan loading succeeded.
Information: Saved design named ME_fp. (UIG-5)
1
icc_shell> 