-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.3
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity update_hat_all is
port (
    pos_r : IN STD_LOGIC_VECTOR (12 downto 0);
    bpest0 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_buf_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_buf_ce1 : OUT STD_LOGIC;
    prHat_buf_we1 : OUT STD_LOGIC;
    prHat_buf_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA_ce1 : OUT STD_LOGIC;
    prHat_bufA_we1 : OUT STD_LOGIC;
    prHat_bufA_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufAa_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufAa_ce1 : OUT STD_LOGIC;
    prHat_bufAa_we1 : OUT STD_LOGIC;
    prHat_bufAa_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufAb_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufAb_ce1 : OUT STD_LOGIC;
    prHat_bufAb_we1 : OUT STD_LOGIC;
    prHat_bufAb_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufAc_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufAc_ce1 : OUT STD_LOGIC;
    prHat_bufAc_we1 : OUT STD_LOGIC;
    prHat_bufAc_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB_ce1 : OUT STD_LOGIC;
    prHat_bufB_we1 : OUT STD_LOGIC;
    prHat_bufB_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    bpest1 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_buf1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_buf1_ce1 : OUT STD_LOGIC;
    prHat_buf1_we1 : OUT STD_LOGIC;
    prHat_buf1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA1_ce1 : OUT STD_LOGIC;
    prHat_bufA1_we1 : OUT STD_LOGIC;
    prHat_bufA1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB1_ce1 : OUT STD_LOGIC;
    prHat_bufB1_we1 : OUT STD_LOGIC;
    prHat_bufB1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB1a_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB1a_ce1 : OUT STD_LOGIC;
    prHat_bufB1a_we1 : OUT STD_LOGIC;
    prHat_bufB1a_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB1b_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB1b_ce1 : OUT STD_LOGIC;
    prHat_bufB1b_we1 : OUT STD_LOGIC;
    prHat_bufB1b_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB1c_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB1c_ce1 : OUT STD_LOGIC;
    prHat_bufB1c_we1 : OUT STD_LOGIC;
    prHat_bufB1c_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    bpest2 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_buf2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_buf2_ce1 : OUT STD_LOGIC;
    prHat_buf2_we1 : OUT STD_LOGIC;
    prHat_buf2_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA2_ce1 : OUT STD_LOGIC;
    prHat_bufA2_we1 : OUT STD_LOGIC;
    prHat_bufA2_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA2a_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA2a_ce1 : OUT STD_LOGIC;
    prHat_bufA2a_we1 : OUT STD_LOGIC;
    prHat_bufA2a_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA2b_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA2b_ce1 : OUT STD_LOGIC;
    prHat_bufA2b_we1 : OUT STD_LOGIC;
    prHat_bufA2b_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA2c_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA2c_ce1 : OUT STD_LOGIC;
    prHat_bufA2c_we1 : OUT STD_LOGIC;
    prHat_bufA2c_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB2_ce1 : OUT STD_LOGIC;
    prHat_bufB2_we1 : OUT STD_LOGIC;
    prHat_bufB2_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    bpest3 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_buf3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_buf3_ce1 : OUT STD_LOGIC;
    prHat_buf3_we1 : OUT STD_LOGIC;
    prHat_buf3_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA3_ce1 : OUT STD_LOGIC;
    prHat_bufA3_we1 : OUT STD_LOGIC;
    prHat_bufA3_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB3_ce1 : OUT STD_LOGIC;
    prHat_bufB3_we1 : OUT STD_LOGIC;
    prHat_bufB3_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB3a_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB3a_ce1 : OUT STD_LOGIC;
    prHat_bufB3a_we1 : OUT STD_LOGIC;
    prHat_bufB3a_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB3b_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB3b_ce1 : OUT STD_LOGIC;
    prHat_bufB3b_we1 : OUT STD_LOGIC;
    prHat_bufB3b_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB3c_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB3c_ce1 : OUT STD_LOGIC;
    prHat_bufB3c_we1 : OUT STD_LOGIC;
    prHat_bufB3c_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    bpest4 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_buf4_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_buf4_ce1 : OUT STD_LOGIC;
    prHat_buf4_we1 : OUT STD_LOGIC;
    prHat_buf4_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_buf4a_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_buf4a_ce1 : OUT STD_LOGIC;
    prHat_buf4a_we1 : OUT STD_LOGIC;
    prHat_buf4a_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA4_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA4_ce1 : OUT STD_LOGIC;
    prHat_bufA4_we1 : OUT STD_LOGIC;
    prHat_bufA4_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA4a_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA4a_ce1 : OUT STD_LOGIC;
    prHat_bufA4a_we1 : OUT STD_LOGIC;
    prHat_bufA4a_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA4b_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA4b_ce1 : OUT STD_LOGIC;
    prHat_bufA4b_we1 : OUT STD_LOGIC;
    prHat_bufA4b_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB4_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB4_ce1 : OUT STD_LOGIC;
    prHat_bufB4_we1 : OUT STD_LOGIC;
    prHat_bufB4_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    bpest5 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA5_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA5_ce1 : OUT STD_LOGIC;
    prHat_bufA5_we1 : OUT STD_LOGIC;
    prHat_bufA5_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB5_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB5_ce1 : OUT STD_LOGIC;
    prHat_bufB5_we1 : OUT STD_LOGIC;
    prHat_bufB5_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB5a_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB5a_ce1 : OUT STD_LOGIC;
    prHat_bufB5a_we1 : OUT STD_LOGIC;
    prHat_bufB5a_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB5b_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB5b_ce1 : OUT STD_LOGIC;
    prHat_bufB5b_we1 : OUT STD_LOGIC;
    prHat_bufB5b_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB5c_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB5c_ce1 : OUT STD_LOGIC;
    prHat_bufB5c_we1 : OUT STD_LOGIC;
    prHat_bufB5c_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    bpest6 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_buf6_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_buf6_ce1 : OUT STD_LOGIC;
    prHat_buf6_we1 : OUT STD_LOGIC;
    prHat_buf6_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_buf6a_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_buf6a_ce1 : OUT STD_LOGIC;
    prHat_buf6a_we1 : OUT STD_LOGIC;
    prHat_buf6a_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA6_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA6_ce1 : OUT STD_LOGIC;
    prHat_bufA6_we1 : OUT STD_LOGIC;
    prHat_bufA6_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA6a_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA6a_ce1 : OUT STD_LOGIC;
    prHat_bufA6a_we1 : OUT STD_LOGIC;
    prHat_bufA6a_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA6b_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA6b_ce1 : OUT STD_LOGIC;
    prHat_bufA6b_we1 : OUT STD_LOGIC;
    prHat_bufA6b_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA6c_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA6c_ce1 : OUT STD_LOGIC;
    prHat_bufA6c_we1 : OUT STD_LOGIC;
    prHat_bufA6c_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB6_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB6_ce1 : OUT STD_LOGIC;
    prHat_bufB6_we1 : OUT STD_LOGIC;
    prHat_bufB6_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    bpest7 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA7_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA7_ce1 : OUT STD_LOGIC;
    prHat_bufA7_we1 : OUT STD_LOGIC;
    prHat_bufA7_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB7_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB7_ce1 : OUT STD_LOGIC;
    prHat_bufB7_we1 : OUT STD_LOGIC;
    prHat_bufB7_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB7a_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB7a_ce1 : OUT STD_LOGIC;
    prHat_bufB7a_we1 : OUT STD_LOGIC;
    prHat_bufB7a_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    bpest8 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_buf8_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_buf8_ce1 : OUT STD_LOGIC;
    prHat_buf8_we1 : OUT STD_LOGIC;
    prHat_buf8_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    bpest9 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA9_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA9_ce1 : OUT STD_LOGIC;
    prHat_bufA9_we1 : OUT STD_LOGIC;
    prHat_bufA9_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB9_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB9_ce1 : OUT STD_LOGIC;
    prHat_bufB9_we1 : OUT STD_LOGIC;
    prHat_bufB9_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB9a_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB9a_ce1 : OUT STD_LOGIC;
    prHat_bufB9a_we1 : OUT STD_LOGIC;
    prHat_bufB9a_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    bpest10 : IN STD_LOGIC_VECTOR (0 downto 0);
    prHat_buf10_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_buf10_ce1 : OUT STD_LOGIC;
    prHat_buf10_we1 : OUT STD_LOGIC;
    prHat_buf10_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_buf10a_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_buf10a_ce1 : OUT STD_LOGIC;
    prHat_buf10a_we1 : OUT STD_LOGIC;
    prHat_buf10a_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA10_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA10_ce1 : OUT STD_LOGIC;
    prHat_bufA10_we1 : OUT STD_LOGIC;
    prHat_bufA10_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA10a_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA10a_ce1 : OUT STD_LOGIC;
    prHat_bufA10a_we1 : OUT STD_LOGIC;
    prHat_bufA10a_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA10b_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA10b_ce1 : OUT STD_LOGIC;
    prHat_bufA10b_we1 : OUT STD_LOGIC;
    prHat_bufA10b_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufA10c_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufA10c_ce1 : OUT STD_LOGIC;
    prHat_bufA10c_we1 : OUT STD_LOGIC;
    prHat_bufA10c_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_buf10b_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_buf10b_ce1 : OUT STD_LOGIC;
    prHat_buf10b_we1 : OUT STD_LOGIC;
    prHat_buf10b_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    prHat_bufB10_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    prHat_bufB10_ce1 : OUT STD_LOGIC;
    prHat_bufB10_we1 : OUT STD_LOGIC;
    prHat_bufB10_d1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of update_hat_all is 
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';

    signal tmp_fu_1025_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pos_cast_fu_1011_p1 : STD_LOGIC_VECTOR (15 downto 0);


begin



        pos_cast_fu_1011_p1 <= std_logic_vector(resize(signed(pos_r),16));

    prHat_buf10_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_buf10_ce1 <= ap_const_logic_1;
    prHat_buf10_d1 <= bpest10;
    prHat_buf10_we1 <= ap_const_logic_1;
    prHat_buf10a_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_buf10a_ce1 <= ap_const_logic_1;
    prHat_buf10a_d1 <= bpest10;
    prHat_buf10a_we1 <= ap_const_logic_1;
    prHat_buf10b_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_buf10b_ce1 <= ap_const_logic_1;
    prHat_buf10b_d1 <= bpest10;
    prHat_buf10b_we1 <= ap_const_logic_1;
    prHat_buf1_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_buf1_ce1 <= ap_const_logic_1;
    prHat_buf1_d1 <= bpest1;
    prHat_buf1_we1 <= ap_const_logic_1;
    prHat_buf2_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_buf2_ce1 <= ap_const_logic_1;
    prHat_buf2_d1 <= bpest2;
    prHat_buf2_we1 <= ap_const_logic_1;
    prHat_buf3_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_buf3_ce1 <= ap_const_logic_1;
    prHat_buf3_d1 <= bpest3;
    prHat_buf3_we1 <= ap_const_logic_1;
    prHat_buf4_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_buf4_ce1 <= ap_const_logic_1;
    prHat_buf4_d1 <= bpest4;
    prHat_buf4_we1 <= ap_const_logic_1;
    prHat_buf4a_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_buf4a_ce1 <= ap_const_logic_1;
    prHat_buf4a_d1 <= bpest4;
    prHat_buf4a_we1 <= ap_const_logic_1;
    prHat_buf6_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_buf6_ce1 <= ap_const_logic_1;
    prHat_buf6_d1 <= bpest6;
    prHat_buf6_we1 <= ap_const_logic_1;
    prHat_buf6a_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_buf6a_ce1 <= ap_const_logic_1;
    prHat_buf6a_d1 <= bpest6;
    prHat_buf6a_we1 <= ap_const_logic_1;
    prHat_buf8_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_buf8_ce1 <= ap_const_logic_1;
    prHat_buf8_d1 <= bpest8;
    prHat_buf8_we1 <= ap_const_logic_1;
    prHat_bufA10_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA10_ce1 <= ap_const_logic_1;
    prHat_bufA10_d1 <= bpest10;
    prHat_bufA10_we1 <= ap_const_logic_1;
    prHat_bufA10a_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA10a_ce1 <= ap_const_logic_1;
    prHat_bufA10a_d1 <= bpest10;
    prHat_bufA10a_we1 <= ap_const_logic_1;
    prHat_bufA10b_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA10b_ce1 <= ap_const_logic_1;
    prHat_bufA10b_d1 <= bpest10;
    prHat_bufA10b_we1 <= ap_const_logic_1;
    prHat_bufA10c_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA10c_ce1 <= ap_const_logic_1;
    prHat_bufA10c_d1 <= bpest10;
    prHat_bufA10c_we1 <= ap_const_logic_1;
    prHat_bufA1_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA1_ce1 <= ap_const_logic_1;
    prHat_bufA1_d1 <= bpest1;
    prHat_bufA1_we1 <= ap_const_logic_1;
    prHat_bufA2_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA2_ce1 <= ap_const_logic_1;
    prHat_bufA2_d1 <= bpest2;
    prHat_bufA2_we1 <= ap_const_logic_1;
    prHat_bufA2a_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA2a_ce1 <= ap_const_logic_1;
    prHat_bufA2a_d1 <= bpest2;
    prHat_bufA2a_we1 <= ap_const_logic_1;
    prHat_bufA2b_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA2b_ce1 <= ap_const_logic_1;
    prHat_bufA2b_d1 <= bpest2;
    prHat_bufA2b_we1 <= ap_const_logic_1;
    prHat_bufA2c_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA2c_ce1 <= ap_const_logic_1;
    prHat_bufA2c_d1 <= bpest2;
    prHat_bufA2c_we1 <= ap_const_logic_1;
    prHat_bufA3_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA3_ce1 <= ap_const_logic_1;
    prHat_bufA3_d1 <= bpest3;
    prHat_bufA3_we1 <= ap_const_logic_1;
    prHat_bufA4_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA4_ce1 <= ap_const_logic_1;
    prHat_bufA4_d1 <= bpest4;
    prHat_bufA4_we1 <= ap_const_logic_1;
    prHat_bufA4a_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA4a_ce1 <= ap_const_logic_1;
    prHat_bufA4a_d1 <= bpest4;
    prHat_bufA4a_we1 <= ap_const_logic_1;
    prHat_bufA4b_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA4b_ce1 <= ap_const_logic_1;
    prHat_bufA4b_d1 <= bpest4;
    prHat_bufA4b_we1 <= ap_const_logic_1;
    prHat_bufA5_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA5_ce1 <= ap_const_logic_1;
    prHat_bufA5_d1 <= bpest5;
    prHat_bufA5_we1 <= ap_const_logic_1;
    prHat_bufA6_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA6_ce1 <= ap_const_logic_1;
    prHat_bufA6_d1 <= bpest6;
    prHat_bufA6_we1 <= ap_const_logic_1;
    prHat_bufA6a_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA6a_ce1 <= ap_const_logic_1;
    prHat_bufA6a_d1 <= bpest6;
    prHat_bufA6a_we1 <= ap_const_logic_1;
    prHat_bufA6b_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA6b_ce1 <= ap_const_logic_1;
    prHat_bufA6b_d1 <= bpest6;
    prHat_bufA6b_we1 <= ap_const_logic_1;
    prHat_bufA6c_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA6c_ce1 <= ap_const_logic_1;
    prHat_bufA6c_d1 <= bpest6;
    prHat_bufA6c_we1 <= ap_const_logic_1;
    prHat_bufA7_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA7_ce1 <= ap_const_logic_1;
    prHat_bufA7_d1 <= bpest7;
    prHat_bufA7_we1 <= ap_const_logic_1;
    prHat_bufA9_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA9_ce1 <= ap_const_logic_1;
    prHat_bufA9_d1 <= bpest9;
    prHat_bufA9_we1 <= ap_const_logic_1;
    prHat_bufA_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufA_ce1 <= ap_const_logic_1;
    prHat_bufA_d1 <= bpest0;
    prHat_bufA_we1 <= ap_const_logic_1;
    prHat_bufAa_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufAa_ce1 <= ap_const_logic_1;
    prHat_bufAa_d1 <= bpest0;
    prHat_bufAa_we1 <= ap_const_logic_1;
    prHat_bufAb_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufAb_ce1 <= ap_const_logic_1;
    prHat_bufAb_d1 <= bpest0;
    prHat_bufAb_we1 <= ap_const_logic_1;
    prHat_bufAc_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufAc_ce1 <= ap_const_logic_1;
    prHat_bufAc_d1 <= bpest0;
    prHat_bufAc_we1 <= ap_const_logic_1;
    prHat_bufB10_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB10_ce1 <= ap_const_logic_1;
    prHat_bufB10_d1 <= bpest10;
    prHat_bufB10_we1 <= ap_const_logic_1;
    prHat_bufB1_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB1_ce1 <= ap_const_logic_1;
    prHat_bufB1_d1 <= bpest1;
    prHat_bufB1_we1 <= ap_const_logic_1;
    prHat_bufB1a_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB1a_ce1 <= ap_const_logic_1;
    prHat_bufB1a_d1 <= bpest1;
    prHat_bufB1a_we1 <= ap_const_logic_1;
    prHat_bufB1b_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB1b_ce1 <= ap_const_logic_1;
    prHat_bufB1b_d1 <= bpest1;
    prHat_bufB1b_we1 <= ap_const_logic_1;
    prHat_bufB1c_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB1c_ce1 <= ap_const_logic_1;
    prHat_bufB1c_d1 <= bpest1;
    prHat_bufB1c_we1 <= ap_const_logic_1;
    prHat_bufB2_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB2_ce1 <= ap_const_logic_1;
    prHat_bufB2_d1 <= bpest2;
    prHat_bufB2_we1 <= ap_const_logic_1;
    prHat_bufB3_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB3_ce1 <= ap_const_logic_1;
    prHat_bufB3_d1 <= bpest3;
    prHat_bufB3_we1 <= ap_const_logic_1;
    prHat_bufB3a_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB3a_ce1 <= ap_const_logic_1;
    prHat_bufB3a_d1 <= bpest3;
    prHat_bufB3a_we1 <= ap_const_logic_1;
    prHat_bufB3b_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB3b_ce1 <= ap_const_logic_1;
    prHat_bufB3b_d1 <= bpest3;
    prHat_bufB3b_we1 <= ap_const_logic_1;
    prHat_bufB3c_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB3c_ce1 <= ap_const_logic_1;
    prHat_bufB3c_d1 <= bpest3;
    prHat_bufB3c_we1 <= ap_const_logic_1;
    prHat_bufB4_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB4_ce1 <= ap_const_logic_1;
    prHat_bufB4_d1 <= bpest4;
    prHat_bufB4_we1 <= ap_const_logic_1;
    prHat_bufB5_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB5_ce1 <= ap_const_logic_1;
    prHat_bufB5_d1 <= bpest5;
    prHat_bufB5_we1 <= ap_const_logic_1;
    prHat_bufB5a_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB5a_ce1 <= ap_const_logic_1;
    prHat_bufB5a_d1 <= bpest5;
    prHat_bufB5a_we1 <= ap_const_logic_1;
    prHat_bufB5b_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB5b_ce1 <= ap_const_logic_1;
    prHat_bufB5b_d1 <= bpest5;
    prHat_bufB5b_we1 <= ap_const_logic_1;
    prHat_bufB5c_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB5c_ce1 <= ap_const_logic_1;
    prHat_bufB5c_d1 <= bpest5;
    prHat_bufB5c_we1 <= ap_const_logic_1;
    prHat_bufB6_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB6_ce1 <= ap_const_logic_1;
    prHat_bufB6_d1 <= bpest6;
    prHat_bufB6_we1 <= ap_const_logic_1;
    prHat_bufB7_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB7_ce1 <= ap_const_logic_1;
    prHat_bufB7_d1 <= bpest7;
    prHat_bufB7_we1 <= ap_const_logic_1;
    prHat_bufB7a_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB7a_ce1 <= ap_const_logic_1;
    prHat_bufB7a_d1 <= bpest7;
    prHat_bufB7a_we1 <= ap_const_logic_1;
    prHat_bufB9_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB9_ce1 <= ap_const_logic_1;
    prHat_bufB9_d1 <= bpest9;
    prHat_bufB9_we1 <= ap_const_logic_1;
    prHat_bufB9a_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB9a_ce1 <= ap_const_logic_1;
    prHat_bufB9a_d1 <= bpest9;
    prHat_bufB9a_we1 <= ap_const_logic_1;
    prHat_bufB_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_bufB_ce1 <= ap_const_logic_1;
    prHat_bufB_d1 <= bpest0;
    prHat_bufB_we1 <= ap_const_logic_1;
    prHat_buf_address1 <= tmp_fu_1025_p1(11 - 1 downto 0);
    prHat_buf_ce1 <= ap_const_logic_1;
    prHat_buf_d1 <= bpest0;
    prHat_buf_we1 <= ap_const_logic_1;
    tmp_fu_1025_p1 <= std_logic_vector(resize(unsigned(pos_cast_fu_1011_p1),32));
end behav;
