

================================================================
== Vitis HLS Report for 'module4_fine_cfo_apply'
================================================================
* Date:           Wed Feb  4 07:58:07 2026

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        module4_fine_cfo_apply
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.510 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                            |                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353       |module4_fine_cfo_apply_Pipeline_POLL_START       |        ?|        ?|          ?|          ?|    ?|    ?|                                              no|
        |grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369        |module4_fine_cfo_apply_Pipeline_POLL_FINE        |        3|        4|  30.000 ns|  40.000 ns|    3|    4|                                              no|
        |grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386  |module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA  |        ?|        ?|          ?|          ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401     |module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE     |       69|       69|   0.690 us|   0.690 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412    |module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP    |        ?|        ?|          ?|          ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432      |module4_fine_cfo_apply_Pipeline_APPLY_DRAIN      |        ?|        ?|          ?|          ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1572|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   23|    1819|   2181|    -|
|Memory           |       19|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|    934|    -|
|Register         |        -|    -|    1011|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       19|   23|    2830|   4687|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        6|   10|       2|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432      |module4_fine_cfo_apply_Pipeline_APPLY_DRAIN      |        0|   4|  199|  346|    0|
    |grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412    |module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP    |        0|   4|  405|  603|    0|
    |grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401     |module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE     |        0|   4|  302|  264|    0|
    |grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386  |module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA  |        0|   0|   81|  218|    0|
    |grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369        |module4_fine_cfo_apply_Pipeline_POLL_FINE        |        0|   0|  106|  158|    0|
    |grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353       |module4_fine_cfo_apply_Pipeline_POLL_START       |        0|   0|  103|  157|    0|
    |mul_27s_32s_32_1_1_U64                                      |mul_27s_32s_32_1_1                               |        0|   3|    0|   20|    0|
    |mul_28s_32s_54_1_1_U65                                      |mul_28s_32s_54_1_1                               |        0|   4|    0|   20|    0|
    |mul_32s_26ns_48_1_1_U66                                     |mul_32s_26ns_48_1_1                              |        0|   4|    0|   20|    0|
    |sdiv_51ns_32s_51_55_seq_1_U67                               |sdiv_51ns_32s_51_55_seq_1                        |        0|   0|  623|  375|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                       |                                                 |        0|  23| 1819| 2181|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |            Module            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |atan_lut_U     |atan_lut_ROM_AUTO_1R          |        1|  0|   0|    0|   256|   16|     1|         4096|
    |circ_buf_re_U  |circ_buf_re_RAM_2P_BRAM_1R1W  |        8|  0|   0|    0|  8192|   16|     1|       131072|
    |circ_buf_im_U  |circ_buf_re_RAM_2P_BRAM_1R1W  |        8|  0|   0|    0|  8192|   16|     1|       131072|
    |m4_cos_lut_U   |m4_cos_lut_ROM_AUTO_1R        |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |m4_sin_lut_U   |m4_sin_lut_ROM_AUTO_1R        |        1|  0|   0|    0|  1024|   16|     1|        16384|
    +---------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                              |       19|  0|   0|    0| 18688|   80|     5|       299008|
    +---------------+------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln121_fu_503_p2               |         +|   0|  0|  14|          13|          13|
    |add_ln51_fu_719_p2                |         +|   0|  0|  14|          13|           1|
    |add_ln56_fu_775_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln63_fu_940_p2                |         +|   0|  0|  39|          32|          27|
    |angle_7_fu_920_p2                 |         +|   0|  0|  39|          32|          28|
    |angle_fu_845_p2                   |         +|   0|  0|  39|          32|          32|
    |cfo_data_end_fu_518_p2            |         +|   0|  0|  25|          18|           9|
    |combined_offset_fu_509_p2         |         +|   0|  0|  24|          17|          17|
    |signed_angle_1_fu_960_p2          |         +|   0|  0|  39|          32|          28|
    |angle_1_fu_850_p2                 |         -|   0|  0|  39|          25|          32|
    |angle_5_fu_892_p2                 |         -|   0|  0|  39|          27|          32|
    |data_remaining_fu_581_p2          |         -|   0|  0|  39|          32|          32|
    |drain_len_fu_609_p2               |         -|   0|  0|  39|          32|          32|
    |frac_fu_765_p2                    |         -|   0|  0|  39|          32|          32|
    |rxLen_fu_586_p2                   |         -|   0|  0|  39|          32|          32|
    |sub_ln175_1_fu_1036_p2            |         -|   0|  0|  34|           1|          27|
    |sub_ln175_fu_1013_p2              |         -|   0|  0|  55|           1|          48|
    |sub_ln38_fu_547_p2                |         -|   0|  0|  39|           1|          32|
    |sub_ln39_fu_561_p2                |         -|   0|  0|  39|           1|          32|
    |sub_ln50_fu_669_p2                |         -|   0|  0|  58|          51|          51|
    |sub_ln57_fu_810_p2                |         -|   0|  0|  32|          25|          25|
    |sub_ln60_fu_870_p2                |         -|   0|  0|  55|          42|          48|
    |ap_block_state3                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state5                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op120_read_state5    |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_fu_476_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln149_fu_591_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln169_fu_954_p2              |      icmp|   0|  0|  39|          32|          26|
    |icmp_ln184_fu_1050_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln41_fu_619_p2               |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln51_fu_713_p2               |      icmp|   0|  0|  26|          19|           1|
    |icmp_ln52_fu_741_p2               |      icmp|   0|  0|  14|          13|           8|
    |icmp_ln62_fu_915_p2               |      icmp|   0|  0|  14|           6|           1|
    |swap_fu_625_p2                    |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state6                   |        or|   0|  0|   2|           1|           1|
    |or_ln41_fu_615_p2                 |        or|   0|  0|  32|          32|          32|
    |angle_2_fu_856_p3                 |    select|   0|  0|  32|           1|          32|
    |angle_4_fu_886_p3                 |    select|   0|  0|  32|           1|          32|
    |angle_6_fu_898_p3                 |    select|   0|  0|  32|           1|          32|
    |angle_8_fu_925_p3                 |    select|   0|  0|  32|           1|          32|
    |ax_fu_553_p3                      |    select|   0|  0|  32|           1|          32|
    |ay_fu_567_p3                      |    select|   0|  0|  32|           1|          32|
    |den_fu_629_p3                     |    select|   0|  0|  32|           1|          32|
    |lut_idx_1_fu_746_p3               |    select|   0|  0|  13|           1|           8|
    |lut_idx_fu_733_p3                 |    select|   0|  0|  13|           1|          13|
    |overlap_len_fu_597_p3             |    select|   0|  0|  32|           1|          32|
    |phase_acc_0_lcssa_sel_fu_1059_p3  |    select|   0|  0|  32|           1|          32|
    |phase_inc_fu_1042_p3              |    select|   0|  0|  27|           1|          27|
    |select_ln46_fu_635_p3             |    select|   0|  0|  32|           1|          32|
    |select_ln51_fu_725_p3             |    select|   0|  0|  13|           1|          13|
    |select_ln63_fu_946_p3             |    select|   0|  0|  32|           1|          32|
    |signed_angle_2_fu_966_p3          |    select|   0|  0|  32|           1|          32|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1572|         781|        1226|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |angle_10_reg_342                        |    9|          2|   32|         64|
    |ap_NS_fsm                               |  393|         79|    1|         79|
    |ap_phi_mux_fineOffset_3_phi_fu_334_p4   |   14|          3|   16|         48|
    |ap_phi_mux_startOffset_3_phi_fu_323_p4  |   14|          3|   16|         48|
    |circ_buf_im_address0                    |   20|          4|   13|         52|
    |circ_buf_im_address1                    |   31|          6|   13|         78|
    |circ_buf_im_ce0                         |   20|          4|    1|          4|
    |circ_buf_im_ce1                         |   31|          6|    1|          6|
    |circ_buf_im_d1                          |   25|          5|   16|         80|
    |circ_buf_im_we1                         |   25|          5|    1|          5|
    |circ_buf_re_address0                    |   20|          4|   13|         52|
    |circ_buf_re_address1                    |   31|          6|   13|         78|
    |circ_buf_re_ce0                         |   20|          4|    1|          4|
    |circ_buf_re_ce1                         |   31|          6|    1|          6|
    |circ_buf_re_d1                          |   25|          5|   16|         80|
    |circ_buf_re_we1                         |   25|          5|    1|          5|
    |corrected_out_din                       |    9|          2|   32|         64|
    |corrected_out_write                     |   14|          3|    1|          3|
    |data_in_read                            |   25|          5|    1|          5|
    |fineFreqOff_out_blk_n                   |    9|          2|    1|          2|
    |fineOffset_1_reg_278                    |    9|          2|   16|         32|
    |fineOffset_in_blk_n                     |    9|          2|    1|          2|
    |fineOffset_in_read                      |   14|          3|    1|          3|
    |m4_cos_lut_address0                     |   14|          3|   10|         30|
    |m4_cos_lut_ce0                          |   14|          3|    1|          3|
    |m4_sin_lut_address0                     |   14|          3|   10|         30|
    |m4_sin_lut_ce0                          |   14|          3|    1|          3|
    |startOffset_1_reg_252                   |    9|          2|   16|         32|
    |startOffset_in_blk_n                    |    9|          2|    1|          2|
    |startOffset_in_read                     |   14|          3|    1|          3|
    |write_cnt_5_reg_242                     |    9|          2|   31|         62|
    |write_cnt_reg_292                       |   14|          3|   32|         96|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   |  934|        190|  311|       1061|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln121_reg_1150                                                       |  13|   0|   13|          0|
    |angle_10_reg_342                                                         |  32|   0|   32|          0|
    |angle_2_reg_1279                                                         |  32|   0|   32|          0|
    |angle_6_reg_1285                                                         |  32|   0|   32|          0|
    |ap_CS_fsm                                                                |  78|   0|   78|          0|
    |ax_reg_1178                                                              |  32|   0|   32|          0|
    |ay_reg_1186                                                              |  32|   0|   32|          0|
    |cfo_data_end_reg_1163                                                    |  18|   0|   18|          0|
    |combined_offset_reg_1157                                                 |  17|   0|   17|          0|
    |drain_len_reg_1209                                                       |  32|   0|   32|          0|
    |fO_rx_reg_304                                                            |   1|   0|    1|          0|
    |fineFreqOff_reg_1317                                                     |  32|   0|   32|          0|
    |fineOffset_1_reg_278                                                     |  16|   0|   16|          0|
    |frac_reg_1249                                                            |  32|   0|   32|          0|
    |grp_module4_fine_cfo_apply_Pipeline_APPLY_DRAIN_fu_432_ap_start_reg      |   1|   0|    1|          0|
    |grp_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP_fu_412_ap_start_reg    |   1|   0|    1|          0|
    |grp_module4_fine_cfo_apply_Pipeline_CFO_ESTIMATE_fu_401_ap_start_reg     |   1|   0|    1|          0|
    |grp_module4_fine_cfo_apply_Pipeline_ENSURE_CFO_DATA_fu_386_ap_start_reg  |   1|   0|    1|          0|
    |grp_module4_fine_cfo_apply_Pipeline_POLL_FINE_fu_369_ap_start_reg        |   1|   0|    1|          0|
    |grp_module4_fine_cfo_apply_Pipeline_POLL_START_fu_353_ap_start_reg       |   1|   0|    1|          0|
    |icmp_ln184_reg_1329                                                      |   1|   0|    1|          0|
    |lut_idx_reg_1243                                                         |  13|   0|   13|          0|
    |n_2_loc_fu_184                                                           |  31|   0|   31|          0|
    |n_4_loc_fu_180                                                           |  32|   0|   32|          0|
    |n_6_loc_fu_176                                                           |  32|   0|   32|          0|
    |n_loc_fu_188                                                             |  31|   0|   31|          0|
    |num_samples_read_reg_1066                                                |  32|   0|   32|          0|
    |overlap_len_reg_1197                                                     |  32|   0|   32|          0|
    |phase_acc_0_lcssa_sel_reg_1339                                           |  32|   0|   32|          0|
    |phase_acc_reg_1334                                                       |  32|   0|   32|          0|
    |phase_inc_reg_1322                                                       |  27|   0|   27|          0|
    |sO_rx_reg_264                                                            |   1|   0|    1|          0|
    |scaled_reg_1238                                                          |  32|   0|   32|          0|
    |sdiv_ln49_reg_1232                                                       |  51|   0|   51|          0|
    |signed_angle_2_reg_1301                                                  |  32|   0|   32|          0|
    |startOffset_1_reg_252                                                    |  16|   0|   16|          0|
    |sub_ln57_reg_1269                                                        |  17|   0|   25|          8|
    |swap_reg_1217                                                            |   1|   0|    1|          0|
    |targetBlock1_reg_1127                                                    |   1|   0|    1|          0|
    |targetBlock_reg_1118                                                     |   1|   0|    1|          0|
    |tmp_10_reg_1307                                                          |   1|   0|    1|          0|
    |tmp_2_reg_1312                                                           |  26|   0|   26|          0|
    |tmp_7_reg_1291                                                           |   6|   0|    6|          0|
    |trunc_ln150_reg_1204                                                     |  13|   0|   13|          0|
    |trunc_ln_reg_1274                                                        |  32|   0|   32|          0|
    |v0_reg_1264                                                              |  16|   0|   24|          8|
    |write_cnt_5_reg_242                                                      |  31|   0|   31|          0|
    |write_cnt_reg_292                                                        |  32|   0|   32|          0|
    |x_neg_reg_1168                                                           |   1|   0|    1|          0|
    |y_neg_reg_1173                                                           |   1|   0|    1|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    |1011|   0| 1027|         16|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  module4_fine_cfo_apply|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  module4_fine_cfo_apply|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  module4_fine_cfo_apply|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  module4_fine_cfo_apply|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  module4_fine_cfo_apply|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  module4_fine_cfo_apply|  return value|
|data_in_dout            |   in|   32|     ap_fifo|                 data_in|       pointer|
|data_in_empty_n         |   in|    1|     ap_fifo|                 data_in|       pointer|
|data_in_read            |  out|    1|     ap_fifo|                 data_in|       pointer|
|startOffset_in_dout     |   in|   16|     ap_fifo|          startOffset_in|       pointer|
|startOffset_in_empty_n  |   in|    1|     ap_fifo|          startOffset_in|       pointer|
|startOffset_in_read     |  out|    1|     ap_fifo|          startOffset_in|       pointer|
|fineOffset_in_dout      |   in|   16|     ap_fifo|           fineOffset_in|       pointer|
|fineOffset_in_empty_n   |   in|    1|     ap_fifo|           fineOffset_in|       pointer|
|fineOffset_in_read      |  out|    1|     ap_fifo|           fineOffset_in|       pointer|
|corrected_out_din       |  out|   32|     ap_fifo|           corrected_out|       pointer|
|corrected_out_full_n    |   in|    1|     ap_fifo|           corrected_out|       pointer|
|corrected_out_write     |  out|    1|     ap_fifo|           corrected_out|       pointer|
|fineFreqOff_out_din     |  out|   32|     ap_fifo|         fineFreqOff_out|       pointer|
|fineFreqOff_out_full_n  |   in|    1|     ap_fifo|         fineFreqOff_out|       pointer|
|fineFreqOff_out_write   |  out|    1|     ap_fifo|         fineFreqOff_out|       pointer|
|num_samples             |   in|   32|     ap_none|             num_samples|        scalar|
+------------------------+-----+-----+------------+------------------------+--------------+

