$date
	Tue Jul 22 11:52:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module blinkers $end
$var wire 1 ! clk $end
$var wire 1 " rstbtn $end
$var reg 4 # LED_1_BLINK_INTERVAL [3:0] $end
$var reg 4 $ LED_2_BLINK_INTERVAL [3:0] $end
$var reg 1 % clk_edge $end
$var reg 4 & cycle_count_led1 [3:0] $end
$var reg 4 ' cycle_count_led2 [3:0] $end
$var reg 1 ( led1 $end
$var reg 1 ) led2 $end
$var reg 1 * led3 $end
$scope task cycle_led $end
$var reg 4 + blink_interval [3:0] $end
$var reg 4 , cycle_count [3:0] $end
$var reg 1 - led $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x-
bx ,
bx +
0*
0)
0(
b0 '
b0 &
0%
b101 $
b1010 #
z"
z!
$end
#10
b1 '
b1 &
0-
b1 ,
b101 +
1%
#20
0%
#30
b10 '
b10 &
b10 ,
b101 +
1%
#40
0%
#50
b11 '
b11 &
b11 ,
b101 +
1%
#60
0%
#70
b100 '
b100 &
b100 ,
b101 +
1%
#80
0%
#90
b101 '
b101 &
b101 ,
b101 +
1%
#100
0%
#110
b0 '
1)
1-
b110 &
b0 ,
b101 +
1%
#120
0%
#130
b1 '
0)
b111 &
0-
b1 ,
b101 +
1%
#140
0%
#150
b10 '
b1000 &
b10 ,
b101 +
1%
#160
0%
#170
b11 '
b1001 &
b11 ,
b101 +
1%
#180
0%
#190
b100 '
b1010 &
b100 ,
b101 +
1%
#200
0%
#210
b101 '
b0 &
1(
0-
b101 ,
b101 +
1%
#220
0%
#230
b0 '
1)
1-
b1 &
0(
b0 ,
b101 +
1%
#240
0%
#250
b1 '
0)
b10 &
0-
b1 ,
b101 +
1%
#260
0%
#270
b10 '
b11 &
b10 ,
b101 +
1%
#280
0%
#290
b11 '
b100 &
b11 ,
b101 +
1%
#300
0%
#310
b100 '
b101 &
b100 ,
b101 +
1%
#320
0%
#330
b101 '
b110 &
b101 ,
b101 +
1%
#340
0%
#350
b0 '
1)
1-
b111 &
b0 ,
b101 +
1%
#360
0%
#370
b1 '
0)
b1000 &
0-
b1 ,
b101 +
1%
#380
0%
#390
b10 '
b1001 &
b10 ,
b101 +
1%
#400
0%
#410
b11 '
b1010 &
b11 ,
b101 +
1%
#420
0%
#430
b100 '
b0 &
1(
0-
b100 ,
b101 +
1%
#440
0%
#450
b101 '
b1 &
0(
b101 ,
b101 +
1%
#460
0%
#470
b0 '
1)
1-
b10 &
b0 ,
b101 +
1%
#480
0%
#490
b1 '
0)
b11 &
0-
b1 ,
b101 +
1%
#500
0%
#510
b10 '
b100 &
b10 ,
b101 +
1%
#520
0%
#530
b11 '
b101 &
b11 ,
b101 +
1%
#540
0%
#550
b100 '
b110 &
b100 ,
b101 +
1%
#560
0%
#570
b101 '
b111 &
b101 ,
b101 +
1%
#580
0%
#590
b0 '
1)
1-
b1000 &
b0 ,
b101 +
1%
#600
0%
#610
b1 '
0)
b1001 &
0-
b1 ,
b101 +
1%
#620
0%
#630
b10 '
b1010 &
b10 ,
b101 +
1%
#640
0%
#650
b11 '
b0 &
1(
0-
b11 ,
b101 +
1%
#660
0%
#670
b100 '
b1 &
0(
b100 ,
b101 +
1%
#680
0%
#690
b101 '
b10 &
b101 ,
b101 +
1%
#700
0%
#710
b0 '
1)
1-
b11 &
b0 ,
b101 +
1%
#720
0%
#730
b1 '
0)
b100 &
0-
b1 ,
b101 +
1%
#740
0%
#750
b10 '
b101 &
b10 ,
b101 +
1%
#760
0%
#770
b11 '
b110 &
b11 ,
b101 +
1%
#780
0%
#790
b100 '
b111 &
b100 ,
b101 +
1%
#800
0%
#810
b101 '
b1000 &
b101 ,
b101 +
1%
#820
0%
#830
b0 '
1)
1-
b1001 &
b0 ,
b101 +
1%
#840
0%
#850
b1 '
0)
b1010 &
0-
b1 ,
b101 +
1%
#860
0%
#870
b10 '
b0 &
1(
0-
b10 ,
b101 +
1%
#880
0%
#890
b11 '
b1 &
0(
b11 ,
b101 +
1%
#900
0%
#910
b100 '
b10 &
b100 ,
b101 +
1%
#920
0%
#930
b101 '
b11 &
b101 ,
b101 +
1%
#940
0%
#950
b0 '
1)
1-
b100 &
b0 ,
b101 +
1%
#960
0%
#970
b1 '
0)
b101 &
0-
b1 ,
b101 +
1%
#980
0%
#990
b10 '
b110 &
b10 ,
b101 +
1%
#1000
0%
