{"sram.bitcell_0_0": ["dcim_bitcell", [4.5600000000000005, 85.68]], "sram.bitcell_0_1": ["dcim_bitcell", [3.04, 85.68]], "sram.bitcell_0_2": ["dcim_bitcell", [1.52, 85.68]], "sram.bitcell_0_3": ["dcim_bitcell", [0.0, 85.68]], "sram.bitcell_10_0": ["dcim_bitcell", [4.5600000000000005, 73.08]], "sram.bitcell_10_1": ["dcim_bitcell", [3.04, 73.08]], "sram.bitcell_10_2": ["dcim_bitcell", [1.52, 73.08]], "sram.bitcell_10_3": ["dcim_bitcell", [0.0, 73.08]], "sram.bitcell_11_0": ["dcim_bitcell", [4.5600000000000005, 71.82000000000001]], "sram.bitcell_11_1": ["dcim_bitcell", [3.04, 71.82000000000001]], "sram.bitcell_11_2": ["dcim_bitcell", [1.52, 71.82000000000001]], "sram.bitcell_11_3": ["dcim_bitcell", [0.0, 71.82000000000001]], "sram.bitcell_12_0": ["dcim_bitcell", [4.5600000000000005, 70.56]], "sram.bitcell_12_1": ["dcim_bitcell", [3.04, 70.56]], "sram.bitcell_12_2": ["dcim_bitcell", [1.52, 70.56]], "sram.bitcell_12_3": ["dcim_bitcell", [0.0, 70.56]], "sram.bitcell_13_0": ["dcim_bitcell", [4.5600000000000005, 69.3]], "sram.bitcell_13_1": ["dcim_bitcell", [3.04, 69.3]], "sram.bitcell_13_2": ["dcim_bitcell", [1.52, 69.3]], "sram.bitcell_13_3": ["dcim_bitcell", [0.0, 69.3]], "sram.bitcell_14_0": ["dcim_bitcell", [4.5600000000000005, 68.04]], "sram.bitcell_14_1": ["dcim_bitcell", [3.04, 68.04]], "sram.bitcell_14_2": ["dcim_bitcell", [1.52, 68.04]], "sram.bitcell_14_3": ["dcim_bitcell", [0.0, 68.04]], "sram.bitcell_15_0": ["dcim_bitcell", [4.5600000000000005, 66.78]], "sram.bitcell_15_1": ["dcim_bitcell", [3.04, 66.78]], "sram.bitcell_15_2": ["dcim_bitcell", [1.52, 66.78]], "sram.bitcell_15_3": ["dcim_bitcell", [0.0, 66.78]], "sram.bitcell_16_0": ["dcim_bitcell", [4.5600000000000005, 65.52]], "sram.bitcell_16_1": ["dcim_bitcell", [3.04, 65.52]], "sram.bitcell_16_2": ["dcim_bitcell", [1.52, 65.52]], "sram.bitcell_16_3": ["dcim_bitcell", [0.0, 65.52]], "sram.bitcell_17_0": ["dcim_bitcell", [4.5600000000000005, 64.26]], "sram.bitcell_17_1": ["dcim_bitcell", [3.04, 64.26]], "sram.bitcell_17_2": ["dcim_bitcell", [1.52, 64.26]], "sram.bitcell_17_3": ["dcim_bitcell", [0.0, 64.26]], "sram.bitcell_18_0": ["dcim_bitcell", [4.5600000000000005, 63.0]], "sram.bitcell_18_1": ["dcim_bitcell", [3.04, 63.0]], "sram.bitcell_18_2": ["dcim_bitcell", [1.52, 63.0]], "sram.bitcell_18_3": ["dcim_bitcell", [0.0, 63.0]], "sram.bitcell_19_0": ["dcim_bitcell", [4.5600000000000005, 61.74]], "sram.bitcell_19_1": ["dcim_bitcell", [3.04, 61.74]], "sram.bitcell_19_2": ["dcim_bitcell", [1.52, 61.74]], "sram.bitcell_19_3": ["dcim_bitcell", [0.0, 61.74]], "sram.bitcell_1_0": ["dcim_bitcell", [4.5600000000000005, 84.42]], "sram.bitcell_1_1": ["dcim_bitcell", [3.04, 84.42]], "sram.bitcell_1_2": ["dcim_bitcell", [1.52, 84.42]], "sram.bitcell_1_3": ["dcim_bitcell", [0.0, 84.42]], "sram.bitcell_20_0": ["dcim_bitcell", [4.5600000000000005, 60.480000000000004]], "sram.bitcell_20_1": ["dcim_bitcell", [3.04, 60.480000000000004]], "sram.bitcell_20_2": ["dcim_bitcell", [1.52, 60.480000000000004]], "sram.bitcell_20_3": ["dcim_bitcell", [0.0, 60.480000000000004]], "sram.bitcell_21_0": ["dcim_bitcell", [4.5600000000000005, 59.22]], "sram.bitcell_21_1": ["dcim_bitcell", [3.04, 59.22]], "sram.bitcell_21_2": ["dcim_bitcell", [1.52, 59.22]], "sram.bitcell_21_3": ["dcim_bitcell", [0.0, 59.22]], "sram.bitcell_22_0": ["dcim_bitcell", [4.5600000000000005, 57.96]], "sram.bitcell_22_1": ["dcim_bitcell", [3.04, 57.96]], "sram.bitcell_22_2": ["dcim_bitcell", [1.52, 57.96]], "sram.bitcell_22_3": ["dcim_bitcell", [0.0, 57.96]], "sram.bitcell_23_0": ["dcim_bitcell", [4.5600000000000005, 56.7]], "sram.bitcell_23_1": ["dcim_bitcell", [3.04, 56.7]], "sram.bitcell_23_2": ["dcim_bitcell", [1.52, 56.7]], "sram.bitcell_23_3": ["dcim_bitcell", [0.0, 56.7]], "sram.bitcell_24_0": ["dcim_bitcell", [4.5600000000000005, 55.44]], "sram.bitcell_24_1": ["dcim_bitcell", [3.04, 55.44]], "sram.bitcell_24_2": ["dcim_bitcell", [1.52, 55.44]], "sram.bitcell_24_3": ["dcim_bitcell", [0.0, 55.44]], "sram.bitcell_25_0": ["dcim_bitcell", [4.5600000000000005, 54.18]], "sram.bitcell_25_1": ["dcim_bitcell", [3.04, 54.18]], "sram.bitcell_25_2": ["dcim_bitcell", [1.52, 54.18]], "sram.bitcell_25_3": ["dcim_bitcell", [0.0, 54.18]], "sram.bitcell_26_0": ["dcim_bitcell", [4.5600000000000005, 52.92]], "sram.bitcell_26_1": ["dcim_bitcell", [3.04, 52.92]], "sram.bitcell_26_2": ["dcim_bitcell", [1.52, 52.92]], "sram.bitcell_26_3": ["dcim_bitcell", [0.0, 52.92]], "sram.bitcell_27_0": ["dcim_bitcell", [4.5600000000000005, 51.660000000000004]], "sram.bitcell_27_1": ["dcim_bitcell", [3.04, 51.660000000000004]], "sram.bitcell_27_2": ["dcim_bitcell", [1.52, 51.660000000000004]], "sram.bitcell_27_3": ["dcim_bitcell", [0.0, 51.660000000000004]], "sram.bitcell_28_0": ["dcim_bitcell", [4.5600000000000005, 50.4]], "sram.bitcell_28_1": ["dcim_bitcell", [3.04, 50.4]], "sram.bitcell_28_2": ["dcim_bitcell", [1.52, 50.4]], "sram.bitcell_28_3": ["dcim_bitcell", [0.0, 50.4]], "sram.bitcell_29_0": ["dcim_bitcell", [4.5600000000000005, 49.14]], "sram.bitcell_29_1": ["dcim_bitcell", [3.04, 49.14]], "sram.bitcell_29_2": ["dcim_bitcell", [1.52, 49.14]], "sram.bitcell_29_3": ["dcim_bitcell", [0.0, 49.14]], "sram.bitcell_2_0": ["dcim_bitcell", [4.5600000000000005, 83.16]], "sram.bitcell_2_1": ["dcim_bitcell", [3.04, 83.16]], "sram.bitcell_2_2": ["dcim_bitcell", [1.52, 83.16]], "sram.bitcell_2_3": ["dcim_bitcell", [0.0, 83.16]], "sram.bitcell_30_0": ["dcim_bitcell", [4.5600000000000005, 47.88]], "sram.bitcell_30_1": ["dcim_bitcell", [3.04, 47.88]], "sram.bitcell_30_2": ["dcim_bitcell", [1.52, 47.88]], "sram.bitcell_30_3": ["dcim_bitcell", [0.0, 47.88]], "sram.bitcell_31_0": ["dcim_bitcell", [4.5600000000000005, 46.62]], "sram.bitcell_31_1": ["dcim_bitcell", [3.04, 46.62]], "sram.bitcell_31_2": ["dcim_bitcell", [1.52, 46.62]], "sram.bitcell_31_3": ["dcim_bitcell", [0.0, 46.62]], "sram.bitcell_32_0": ["dcim_bitcell", [4.5600000000000005, 45.36]], "sram.bitcell_32_1": ["dcim_bitcell", [3.04, 45.36]], "sram.bitcell_32_2": ["dcim_bitcell", [1.52, 45.36]], "sram.bitcell_32_3": ["dcim_bitcell", [0.0, 45.36]], "sram.bitcell_33_0": ["dcim_bitcell", [4.5600000000000005, 44.1]], "sram.bitcell_33_1": ["dcim_bitcell", [3.04, 44.1]], "sram.bitcell_33_2": ["dcim_bitcell", [1.52, 44.1]], "sram.bitcell_33_3": ["dcim_bitcell", [0.0, 44.1]], "sram.bitcell_34_0": ["dcim_bitcell", [4.5600000000000005, 42.84]], "sram.bitcell_34_1": ["dcim_bitcell", [3.04, 42.84]], "sram.bitcell_34_2": ["dcim_bitcell", [1.52, 42.84]], "sram.bitcell_34_3": ["dcim_bitcell", [0.0, 42.84]], "sram.bitcell_35_0": ["dcim_bitcell", [4.5600000000000005, 41.58]], "sram.bitcell_35_1": ["dcim_bitcell", [3.04, 41.58]], "sram.bitcell_35_2": ["dcim_bitcell", [1.52, 41.58]], "sram.bitcell_35_3": ["dcim_bitcell", [0.0, 41.58]], "sram.bitcell_36_0": ["dcim_bitcell", [4.5600000000000005, 40.32]], "sram.bitcell_36_1": ["dcim_bitcell", [3.04, 40.32]], "sram.bitcell_36_2": ["dcim_bitcell", [1.52, 40.32]], "sram.bitcell_36_3": ["dcim_bitcell", [0.0, 40.32]], "sram.bitcell_37_0": ["dcim_bitcell", [4.5600000000000005, 39.06]], "sram.bitcell_37_1": ["dcim_bitcell", [3.04, 39.06]], "sram.bitcell_37_2": ["dcim_bitcell", [1.52, 39.06]], "sram.bitcell_37_3": ["dcim_bitcell", [0.0, 39.06]], "sram.bitcell_38_0": ["dcim_bitcell", [4.5600000000000005, 37.8]], "sram.bitcell_38_1": ["dcim_bitcell", [3.04, 37.8]], "sram.bitcell_38_2": ["dcim_bitcell", [1.52, 37.8]], "sram.bitcell_38_3": ["dcim_bitcell", [0.0, 37.8]], "sram.bitcell_39_0": ["dcim_bitcell", [4.5600000000000005, 36.54]], "sram.bitcell_39_1": ["dcim_bitcell", [3.04, 36.54]], "sram.bitcell_39_2": ["dcim_bitcell", [1.52, 36.54]], "sram.bitcell_39_3": ["dcim_bitcell", [0.0, 36.54]], "sram.bitcell_3_0": ["dcim_bitcell", [4.5600000000000005, 81.9]], "sram.bitcell_3_1": ["dcim_bitcell", [3.04, 81.9]], "sram.bitcell_3_2": ["dcim_bitcell", [1.52, 81.9]], "sram.bitcell_3_3": ["dcim_bitcell", [0.0, 81.9]], "sram.bitcell_40_0": ["dcim_bitcell", [4.5600000000000005, 35.28]], "sram.bitcell_40_1": ["dcim_bitcell", [3.04, 35.28]], "sram.bitcell_40_2": ["dcim_bitcell", [1.52, 35.28]], "sram.bitcell_40_3": ["dcim_bitcell", [0.0, 35.28]], "sram.bitcell_41_0": ["dcim_bitcell", [4.5600000000000005, 34.02]], "sram.bitcell_41_1": ["dcim_bitcell", [3.04, 34.02]], "sram.bitcell_41_2": ["dcim_bitcell", [1.52, 34.02]], "sram.bitcell_41_3": ["dcim_bitcell", [0.0, 34.02]], "sram.bitcell_42_0": ["dcim_bitcell", [4.5600000000000005, 32.76]], "sram.bitcell_42_1": ["dcim_bitcell", [3.04, 32.76]], "sram.bitcell_42_2": ["dcim_bitcell", [1.52, 32.76]], "sram.bitcell_42_3": ["dcim_bitcell", [0.0, 32.76]], "sram.bitcell_43_0": ["dcim_bitcell", [4.5600000000000005, 31.5]], "sram.bitcell_43_1": ["dcim_bitcell", [3.04, 31.5]], "sram.bitcell_43_2": ["dcim_bitcell", [1.52, 31.5]], "sram.bitcell_43_3": ["dcim_bitcell", [0.0, 31.5]], "sram.bitcell_44_0": ["dcim_bitcell", [4.5600000000000005, 30.240000000000002]], "sram.bitcell_44_1": ["dcim_bitcell", [3.04, 30.240000000000002]], "sram.bitcell_44_2": ["dcim_bitcell", [1.52, 30.240000000000002]], "sram.bitcell_44_3": ["dcim_bitcell", [0.0, 30.240000000000002]], "sram.bitcell_45_0": ["dcim_bitcell", [4.5600000000000005, 28.98]], "sram.bitcell_45_1": ["dcim_bitcell", [3.04, 28.98]], "sram.bitcell_45_2": ["dcim_bitcell", [1.52, 28.98]], "sram.bitcell_45_3": ["dcim_bitcell", [0.0, 28.98]], "sram.bitcell_46_0": ["dcim_bitcell", [4.5600000000000005, 27.72]], "sram.bitcell_46_1": ["dcim_bitcell", [3.04, 27.72]], "sram.bitcell_46_2": ["dcim_bitcell", [1.52, 27.72]], "sram.bitcell_46_3": ["dcim_bitcell", [0.0, 27.72]], "sram.bitcell_47_0": ["dcim_bitcell", [4.5600000000000005, 26.46]], "sram.bitcell_47_1": ["dcim_bitcell", [3.04, 26.46]], "sram.bitcell_47_2": ["dcim_bitcell", [1.52, 26.46]], "sram.bitcell_47_3": ["dcim_bitcell", [0.0, 26.46]], "sram.bitcell_48_0": ["dcim_bitcell", [4.5600000000000005, 25.2]], "sram.bitcell_48_1": ["dcim_bitcell", [3.04, 25.2]], "sram.bitcell_48_2": ["dcim_bitcell", [1.52, 25.2]], "sram.bitcell_48_3": ["dcim_bitcell", [0.0, 25.2]], "sram.bitcell_49_0": ["dcim_bitcell", [4.5600000000000005, 23.94]], "sram.bitcell_49_1": ["dcim_bitcell", [3.04, 23.94]], "sram.bitcell_49_2": ["dcim_bitcell", [1.52, 23.94]], "sram.bitcell_49_3": ["dcim_bitcell", [0.0, 23.94]], "sram.bitcell_4_0": ["dcim_bitcell", [4.5600000000000005, 80.64]], "sram.bitcell_4_1": ["dcim_bitcell", [3.04, 80.64]], "sram.bitcell_4_2": ["dcim_bitcell", [1.52, 80.64]], "sram.bitcell_4_3": ["dcim_bitcell", [0.0, 80.64]], "sram.bitcell_50_0": ["dcim_bitcell", [4.5600000000000005, 22.68]], "sram.bitcell_50_1": ["dcim_bitcell", [3.04, 22.68]], "sram.bitcell_50_2": ["dcim_bitcell", [1.52, 22.68]], "sram.bitcell_50_3": ["dcim_bitcell", [0.0, 22.68]], "sram.bitcell_51_0": ["dcim_bitcell", [4.5600000000000005, 21.42]], "sram.bitcell_51_1": ["dcim_bitcell", [3.04, 21.42]], "sram.bitcell_51_2": ["dcim_bitcell", [1.52, 21.42]], "sram.bitcell_51_3": ["dcim_bitcell", [0.0, 21.42]], "sram.bitcell_52_0": ["dcim_bitcell", [4.5600000000000005, 20.16]], "sram.bitcell_52_1": ["dcim_bitcell", [3.04, 20.16]], "sram.bitcell_52_2": ["dcim_bitcell", [1.52, 20.16]], "sram.bitcell_52_3": ["dcim_bitcell", [0.0, 20.16]], "sram.bitcell_53_0": ["dcim_bitcell", [4.5600000000000005, 18.9]], "sram.bitcell_53_1": ["dcim_bitcell", [3.04, 18.9]], "sram.bitcell_53_2": ["dcim_bitcell", [1.52, 18.9]], "sram.bitcell_53_3": ["dcim_bitcell", [0.0, 18.9]], "sram.bitcell_54_0": ["dcim_bitcell", [4.5600000000000005, 17.64]], "sram.bitcell_54_1": ["dcim_bitcell", [3.04, 17.64]], "sram.bitcell_54_2": ["dcim_bitcell", [1.52, 17.64]], "sram.bitcell_54_3": ["dcim_bitcell", [0.0, 17.64]], "sram.bitcell_55_0": ["dcim_bitcell", [4.5600000000000005, 16.38]], "sram.bitcell_55_1": ["dcim_bitcell", [3.04, 16.38]], "sram.bitcell_55_2": ["dcim_bitcell", [1.52, 16.38]], "sram.bitcell_55_3": ["dcim_bitcell", [0.0, 16.38]], "sram.bitcell_56_0": ["dcim_bitcell", [4.5600000000000005, 15.120000000000001]], "sram.bitcell_56_1": ["dcim_bitcell", [3.04, 15.120000000000001]], "sram.bitcell_56_2": ["dcim_bitcell", [1.52, 15.120000000000001]], "sram.bitcell_56_3": ["dcim_bitcell", [0.0, 15.120000000000001]], "sram.bitcell_57_0": ["dcim_bitcell", [4.5600000000000005, 13.86]], "sram.bitcell_57_1": ["dcim_bitcell", [3.04, 13.86]], "sram.bitcell_57_2": ["dcim_bitcell", [1.52, 13.86]], "sram.bitcell_57_3": ["dcim_bitcell", [0.0, 13.86]], "sram.bitcell_58_0": ["dcim_bitcell", [4.5600000000000005, 12.6]], "sram.bitcell_58_1": ["dcim_bitcell", [3.04, 12.6]], "sram.bitcell_58_2": ["dcim_bitcell", [1.52, 12.6]], "sram.bitcell_58_3": ["dcim_bitcell", [0.0, 12.6]], "sram.bitcell_59_0": ["dcim_bitcell", [4.5600000000000005, 11.34]], "sram.bitcell_59_1": ["dcim_bitcell", [3.04, 11.34]], "sram.bitcell_59_2": ["dcim_bitcell", [1.52, 11.34]], "sram.bitcell_59_3": ["dcim_bitcell", [0.0, 11.34]], "sram.bitcell_5_0": ["dcim_bitcell", [4.5600000000000005, 79.38]], "sram.bitcell_5_1": ["dcim_bitcell", [3.04, 79.38]], "sram.bitcell_5_2": ["dcim_bitcell", [1.52, 79.38]], "sram.bitcell_5_3": ["dcim_bitcell", [0.0, 79.38]], "sram.bitcell_60_0": ["dcim_bitcell", [4.5600000000000005, 10.08]], "sram.bitcell_60_1": ["dcim_bitcell", [3.04, 10.08]], "sram.bitcell_60_2": ["dcim_bitcell", [1.52, 10.08]], "sram.bitcell_60_3": ["dcim_bitcell", [0.0, 10.08]], "sram.bitcell_61_0": ["dcim_bitcell", [4.5600000000000005, 8.82]], "sram.bitcell_61_1": ["dcim_bitcell", [3.04, 8.82]], "sram.bitcell_61_2": ["dcim_bitcell", [1.52, 8.82]], "sram.bitcell_61_3": ["dcim_bitcell", [0.0, 8.82]], "sram.bitcell_62_0": ["dcim_bitcell", [4.5600000000000005, 7.5600000000000005]], "sram.bitcell_62_1": ["dcim_bitcell", [3.04, 7.5600000000000005]], "sram.bitcell_62_2": ["dcim_bitcell", [1.52, 7.5600000000000005]], "sram.bitcell_62_3": ["dcim_bitcell", [0.0, 7.5600000000000005]], "sram.bitcell_63_0": ["dcim_bitcell", [4.5600000000000005, 6.3]], "sram.bitcell_63_1": ["dcim_bitcell", [3.04, 6.3]], "sram.bitcell_63_2": ["dcim_bitcell", [1.52, 6.3]], "sram.bitcell_63_3": ["dcim_bitcell", [0.0, 6.3]], "sram.bitcell_6_0": ["dcim_bitcell", [4.5600000000000005, 78.12]], "sram.bitcell_6_1": ["dcim_bitcell", [3.04, 78.12]], "sram.bitcell_6_2": ["dcim_bitcell", [1.52, 78.12]], "sram.bitcell_6_3": ["dcim_bitcell", [0.0, 78.12]], "sram.bitcell_7_0": ["dcim_bitcell", [4.5600000000000005, 76.86]], "sram.bitcell_7_1": ["dcim_bitcell", [3.04, 76.86]], "sram.bitcell_7_2": ["dcim_bitcell", [1.52, 76.86]], "sram.bitcell_7_3": ["dcim_bitcell", [0.0, 76.86]], "sram.bitcell_8_0": ["dcim_bitcell", [4.5600000000000005, 75.6]], "sram.bitcell_8_1": ["dcim_bitcell", [3.04, 75.6]], "sram.bitcell_8_2": ["dcim_bitcell", [1.52, 75.6]], "sram.bitcell_8_3": ["dcim_bitcell", [0.0, 75.6]], "sram.bitcell_9_0": ["dcim_bitcell", [4.5600000000000005, 74.34]], "sram.bitcell_9_1": ["dcim_bitcell", [3.04, 74.34]], "sram.bitcell_9_2": ["dcim_bitcell", [1.52, 74.34]], "sram.bitcell_9_3": ["dcim_bitcell", [0.0, 74.34]], "sram_rw.rw_0": ["sram_rw", [4.5600000000000005, 0.0]], "sram_rw.rw_1": ["sram_rw", [3.04, 0.0]], "sram_rw.rw_2": ["sram_rw", [1.52, 0.0]], "sram_rw.rw_3": ["sram_rw", [0.0, 0.0]]}