{
  "creator": "Next Generation Place and Route (Version nextpnr-0.5-34-ga93f49eb)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:68.1-300.10"
      },
      "ports": {
        "i2cSda": {
          "direction": "inout",
          "bits": [ 3877463 ]
        },
        "ioSdin": {
          "direction": "output",
          "bits": [ 3877468 ]
        },
        "ioSclk": {
          "direction": "output",
          "bits": [ 3877467 ]
        },
        "ioReset": {
          "direction": "output",
          "bits": [ 3877466 ]
        },
        "ioDc": {
          "direction": "output",
          "bits": [ 3877465 ]
        },
        "ioCs": {
          "direction": "output",
          "bits": [ 3877464 ]
        },
        "i2cScl": {
          "direction": "output",
          "bits": [ 3877462 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 3877461 ]
        }
      },
      "cells": {
        "a.byteToSendI2C_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877471 ],
            "Q": [ 3877489 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877486 ]
          }
        },
        "dec2.thousands_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879514 ],
            "Q": [ 3879656 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879488 ]
          }
        },
        "a.byteToSendI2C_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877471 ],
            "Q": [ 3877504 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877499 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880192 ],
            "Q": [ 3880346 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880344 ]
          }
        },
        "voltageCh2_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3879365 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881781 ]
          }
        },
        "dec.units_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878795 ],
            "Q": [ 3879081 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878707 ]
          }
        },
        "dec.thousands_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878795 ],
            "Q": [ 3879023 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878770 ]
          }
        },
        "dec2.thousands_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879514 ],
            "Q": [ 3879644 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879467 ]
          }
        },
        "voltageCh2_DFFE_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3879395 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881796 ]
          }
        },
        "dec2.cachedValue_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879341 ],
            "CE": [ 3879326 ],
            "Q": [ 3879339 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879414 ]
          }
        },
        "dec.thousands_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878795 ],
            "Q": [ 3878897 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878745 ]
          }
        },
        "voltageCh2_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3879371 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881784 ]
          }
        },
        "a.dataReady_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881829 ],
            "CE": [ 3877824 ],
            "Q": [ 3877826 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877825 ]
          }
        },
        "voltageCh2_DFFE_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3879414 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881774 ]
          }
        },
        "voltageCh2_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3879353 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881769 ]
          }
        },
        "voltageCh2_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3879411 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881767 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3878371 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878057 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3878376 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878060 ]
          }
        },
        "voltageCh1_DFFE_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878681 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881799 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3878380 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878063 ]
          }
        },
        "voltageCh1_DFFE_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878675 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881796 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3878383 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878066 ]
          }
        },
        "voltageCh1_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878669 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881793 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3878386 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878069 ]
          }
        },
        "voltageCh1_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878663 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881790 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3878391 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878072 ]
          }
        },
        "voltageCh1_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878657 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881787 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3878395 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878075 ]
          }
        },
        "voltageCh1_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878651 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881784 ]
          }
        },
        "a.enableI2C_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877904 ],
            "Q": [ 3877911 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877906 ]
          }
        },
        "dec2.tens_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879514 ],
            "Q": [ 3878959 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879447 ]
          }
        },
        "voltageCh1_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878645 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881781 ]
          }
        },
        "voltageCh1_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878639 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881778 ]
          }
        },
        "dec.hundreds_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878795 ],
            "Q": [ 3878860 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878789 ]
          }
        },
        "scr.counter_DFFRE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880143 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881829 ]
          }
        },
        "voltageCh1_DFFE_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878694 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881774 ]
          }
        },
        "dec.tens_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878795 ],
            "Q": [ 3878948 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878724 ]
          }
        },
        "voltageCh1_DFFE_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878617 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881771 ]
          }
        },
        "voltageCh1_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878633 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881769 ]
          }
        },
        "dec.tens_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878795 ],
            "Q": [ 3878951 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878719 ]
          }
        },
        "a.instructionI2C_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877980 ],
            "Q": [ 3877988 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877917 ]
          }
        },
        "voltageCh1_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878691 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881767 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881829 ],
            "CE": [ 3879933 ],
            "Q": [ 3879946 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879939 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881829 ],
            "CE": [ 3879933 ],
            "Q": [ 3879952 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879950 ]
          }
        },
        "c.byteReceived_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877931 ],
            "Q": [ 3878006 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878013 ]
          }
        },
        "c.byteReceived_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877931 ],
            "Q": [ 3878020 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878026 ]
          }
        },
        "c.byteReceived_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877931 ],
            "Q": [ 3878026 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878032 ]
          }
        },
        "c.byteReceived_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877931 ],
            "Q": [ 3878038 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878044 ]
          }
        },
        "a.outputData_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877868 ],
            "Q": [ 3878007 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878006 ]
          }
        },
        "a.outputData_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877868 ],
            "Q": [ 3878014 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878013 ]
          }
        },
        "a.outputData_DFFE_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878017 ],
            "Q": [ 3878021 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878020 ]
          }
        },
        "a.outputData_DFFE_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878017 ],
            "Q": [ 3878027 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878026 ]
          }
        },
        "a.outputData_DFFE_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878017 ],
            "Q": [ 3878033 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878032 ]
          }
        },
        "a.outputData_DFFE_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878017 ],
            "Q": [ 3878039 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878038 ]
          }
        },
        "a.outputData_DFFE_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878017 ],
            "Q": [ 3878045 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878044 ]
          }
        },
        "a.outputData_DFFE_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878017 ],
            "Q": [ 3878051 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878050 ]
          }
        },
        "a.outputData_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877868 ],
            "Q": [ 3878054 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878020 ]
          }
        },
        "a.outputData_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877868 ],
            "Q": [ 3878057 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878026 ]
          }
        },
        "a.outputData_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877868 ],
            "Q": [ 3878060 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878032 ]
          }
        },
        "a.outputData_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877868 ],
            "Q": [ 3878063 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878038 ]
          }
        },
        "a.outputData_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877868 ],
            "Q": [ 3878066 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878044 ]
          }
        },
        "a.outputData_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877868 ],
            "Q": [ 3878069 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878050 ]
          }
        },
        "a.outputData_DFFE_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878017 ],
            "Q": [ 3878072 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878006 ]
          }
        },
        "a.outputData_DFFE_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878017 ],
            "Q": [ 3878075 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878013 ]
          }
        },
        "c.byteReceived_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877931 ],
            "Q": [ 3878044 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878050 ]
          }
        },
        "dec2.thousands_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879514 ],
            "Q": [ 3879653 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879483 ]
          }
        },
        "voltageCh2_DFFE_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3879401 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881799 ]
          }
        },
        "voltageCh2_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3879359 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881778 ]
          }
        },
        "voltageCh2_DFFE_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3879337 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881771 ]
          }
        },
        "c.byteReceived_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877931 ],
            "Q": [ 3878050 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878427 ]
          }
        },
        "scr.counter_DFFRE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880155 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881829 ]
          }
        },
        "scr.counter_DFFRE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880082 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881829 ]
          }
        },
        "dec.tens_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878795 ],
            "Q": [ 3878945 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878727 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFFS_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879803 ],
            "CE": [  ],
            "Q": [ 3879290 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879806 ]
          }
        },
        "c.complete_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878446 ],
            "Q": [ 3878451 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878447 ]
          }
        },
        "dec.thousands_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878795 ],
            "Q": [ 3879019 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878765 ]
          }
        },
        "voltageCh2_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3879389 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881793 ]
          }
        },
        "dec.units_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878795 ],
            "Q": [ 3879073 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878713 ]
          }
        },
        "dec.units_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878795 ],
            "Q": [ 3879085 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878704 ]
          }
        },
        "dec.units_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878795 ],
            "Q": [ 3879077 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878700 ]
          }
        },
        "dec2.units_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879514 ],
            "Q": [ 3879678 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879420 ]
          }
        },
        "dec.cachedValue_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878621 ],
            "CE": [ 3878606 ],
            "Q": [ 3878619 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878694 ]
          }
        },
        "dec.hundreds_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878795 ],
            "Q": [ 3878855 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878779 ]
          }
        },
        "dec.hundreds_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878795 ],
            "Q": [ 3878857 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878784 ]
          }
        },
        "dec.hundreds_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878795 ],
            "Q": [ 3878851 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878774 ]
          }
        },
        "dec2.hundreds_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879514 ],
            "Q": [ 3878866 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879497 ]
          }
        },
        "dec2.units_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879514 ],
            "Q": [ 3879648 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879427 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881829 ],
            "CE": [ 3879933 ],
            "Q": [ 3879957 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879955 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879847 ],
            "CE": [  ],
            "Q": [ 3879188 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879846 ]
          }
        },
        "dec2.hundreds_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879514 ],
            "Q": [ 3879574 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879502 ]
          }
        },
        "dec2.units_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879514 ],
            "Q": [ 3879089 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879433 ]
          }
        },
        "dec2.tens_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879514 ],
            "Q": [ 3879637 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879438 ]
          }
        },
        "scr.counter_DFFRE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880153 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881829 ]
          }
        },
        "scr.counter_DFFRE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880151 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881829 ]
          }
        },
        "dec.thousands_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878795 ],
            "Q": [ 3878966 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878749 ]
          }
        },
        "scr.cs_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880179 ],
            "Q": [ 3879892 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879919 ]
          }
        },
        "dec2.thousands_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879514 ],
            "Q": [ 3879579 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879463 ]
          }
        },
        "scr.counter_DFFRE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3879993 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881829 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFFS_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879737 ],
            "CE": [  ],
            "Q": [ 3879279 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879740 ]
          }
        },
        "scr.commandIndex_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879933 ],
            "Q": [ 3879936 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879935 ]
          }
        },
        "dec.tens_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878795 ],
            "Q": [ 3878954 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878722 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880192 ],
            "Q": [ 3880356 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880354 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879715 ],
            "CE": [  ],
            "Q": [ 3879179 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879714 ]
          }
        },
        "dec2.units_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879514 ],
            "Q": [ 3879683 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879424 ]
          }
        },
        "scr.sclk_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881829 ],
            "CE": [ 3879969 ],
            "Q": [ 3879901 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880502 ]
          }
        },
        "voltageCh2_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3879383 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881790 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879825 ],
            "CE": [  ],
            "Q": [ 3879187 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879824 ]
          }
        },
        "voltageCh2_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3879377 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881787 ]
          }
        },
        "c.byteReceived_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877931 ],
            "Q": [ 3878032 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878038 ]
          }
        },
        "adcEnable_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877898 ],
            "Q": [ 3877830 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877896 ]
          }
        },
        "c.byteReceived_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877931 ],
            "Q": [ 3878013 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878020 ]
          }
        },
        "dec2.hundreds_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879514 ],
            "Q": [ 3879568 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879492 ]
          }
        },
        "dec2.tens_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879514 ],
            "Q": [ 3879632 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879444 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879869 ],
            "CE": [  ],
            "Q": [ 3879176 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879868 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFFS_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879781 ],
            "CE": [  ],
            "Q": [ 3879261 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879784 ]
          }
        },
        "c.state_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881829 ],
            "CE": [ 3878524 ],
            "Q": [ 3877941 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877922 ]
          }
        },
        "dec2.hundreds_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879514 ],
            "Q": [ 3879576 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879508 ]
          }
        },
        "scr.counter_DFFRE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3879990 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3881829 ]
          }
        },
        "scr.dc_DFFSE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881829 ],
            "CE": [ 3880202 ],
            "Q": [ 3879895 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880192 ]
          }
        },
        "dec2.tens_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879514 ],
            "Q": [ 3879634 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879440 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFFR_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879759 ],
            "CE": [  ],
            "Q": [ 3879192 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879758 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878278 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878007 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878282 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878014 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878285 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878021 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878288 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878027 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878293 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878033 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878297 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878039 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878300 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878045 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878303 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878051 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878308 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878054 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878311 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878057 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878316 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878060 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878320 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878063 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878323 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878066 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878326 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878069 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878331 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878072 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878246 ],
            "Q": [ 3878335 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878075 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3878338 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878007 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3878342 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878014 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3878345 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878021 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3878348 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878027 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3878353 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878033 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3878357 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878039 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3878360 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878045 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3878363 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878051 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878244 ],
            "Q": [ 3878368 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878054 ]
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878711 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878713 ],
            "B": [ 3878700 ],
            "A": [ 3878698 ]
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878717 ],
            "CLK": [  ],
            "D": [ 3878727 ],
            "C": [ 3878724 ],
            "B": [ 3878722 ],
            "A": [ 3878719 ]
          }
        },
        "dec.cachedValue_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000101000110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878743 ],
            "Q": [ 3878704 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878733 ],
            "C": [ 3878685 ],
            "B": [ 3878731 ],
            "A": [ 3878609 ]
          }
        },
        "dec.cachedValue_LUT4_I0_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878731 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878704 ],
            "B": [ 3878713 ],
            "A": [ 3878697 ]
          }
        },
        "dec.digits_DFFE_Q_CE_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878743 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878795 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878743 ],
            "Q": [ 3878749 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878797 ],
            "B": [ 3878765 ],
            "A": [ 3878621 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878743 ],
            "Q": [ 3878770 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878799 ],
            "B": [ 3878774 ],
            "A": [ 3878621 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_1_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878799 ],
            "CLK": [  ],
            "D": [ 3878805 ],
            "C": [ 3878770 ],
            "B": [ 3878803 ],
            "A": [ 3878801 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878743 ],
            "Q": [ 3878774 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878807 ],
            "B": [ 3878779 ],
            "A": [ 3878621 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_2_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878807 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878805 ],
            "B": [ 3878809 ],
            "A": [ 3878801 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878743 ],
            "Q": [ 3878779 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878811 ],
            "B": [ 3878784 ],
            "A": [ 3878621 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878811 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878805 ],
            "B": [ 3878779 ],
            "A": [ 3878813 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878801 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878774 ],
            "B": [ 3878779 ],
            "A": [ 3878813 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878803 ],
            "CLK": [  ],
            "D": [ 3878745 ],
            "C": [ 3878749 ],
            "B": [ 3878765 ],
            "A": [ 3878770 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878813 ],
            "CLK": [  ],
            "D": [ 3878809 ],
            "C": [ 3878784 ],
            "B": [ 3878789 ],
            "A": [ 3878817 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878743 ],
            "Q": [ 3878789 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878819 ],
            "B": [ 3878727 ],
            "A": [ 3878621 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_4_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878819 ],
            "CLK": [  ],
            "D": [ 3878805 ],
            "C": [ 3878789 ],
            "B": [ 3878809 ],
            "A": [ 3878817 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878743 ],
            "Q": [ 3878727 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878822 ],
            "B": [ 3878724 ],
            "A": [ 3878621 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_5_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878822 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878805 ],
            "B": [ 3878717 ],
            "A": [ 3878817 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878743 ],
            "Q": [ 3878724 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878825 ],
            "B": [ 3878719 ],
            "A": [ 3878621 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878825 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878805 ],
            "B": [ 3878724 ],
            "A": [ 3878827 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878817 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878727 ],
            "B": [ 3878724 ],
            "A": [ 3878827 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878809 ],
            "CLK": [  ],
            "D": [ 3878774 ],
            "C": [ 3878779 ],
            "B": [ 3878784 ],
            "A": [ 3878789 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878827 ],
            "CLK": [  ],
            "D": [ 3878717 ],
            "C": [ 3878719 ],
            "B": [ 3878722 ],
            "A": [ 3878711 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878743 ],
            "Q": [ 3878722 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878832 ],
            "B": [ 3878713 ],
            "A": [ 3878621 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_7_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878832 ],
            "CLK": [  ],
            "D": [ 3878805 ],
            "C": [ 3878722 ],
            "B": [ 3878717 ],
            "A": [ 3878711 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_8_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878743 ],
            "Q": [ 3878700 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878835 ],
            "B": [ 3878707 ],
            "A": [ 3878621 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_8_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878835 ],
            "CLK": [  ],
            "D": [ 3878805 ],
            "C": [ 3878700 ],
            "B": [ 3878698 ],
            "A": [ 3878713 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878797 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878805 ],
            "B": [ 3878749 ],
            "A": [ 3878838 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878838 ],
            "CLK": [  ],
            "D": [ 3878803 ],
            "C": [ 3878765 ],
            "B": [ 3878770 ],
            "A": [ 3878801 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1100000010111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878743 ],
            "Q": [ 3878707 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878841 ],
            "C": [ 3878805 ],
            "B": [ 3878707 ],
            "A": [ 3878704 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000111110001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878743 ],
            "Q": [ 3878745 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878843 ],
            "C": [ 3878803 ],
            "B": [ 3878749 ],
            "A": [ 3878621 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT4_F_1_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878843 ],
            "CLK": [  ],
            "D": [ 3878805 ],
            "C": [ 3878745 ],
            "B": [ 3878749 ],
            "A": [ 3878838 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000111110001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878743 ],
            "Q": [ 3878713 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878846 ],
            "C": [ 3878711 ],
            "B": [ 3878700 ],
            "A": [ 3878621 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT4_F_2_I3_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878846 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878805 ],
            "B": [ 3878697 ],
            "A": [ 3878713 ]
          }
        },
        "dec.hundreds_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878863 ],
            "CLK": [  ],
            "D": [ 3878889 ],
            "C": [ 3878868 ],
            "B": [ 3878866 ],
            "A": [ 3878855 ]
          }
        },
        "dec.hundreds_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878894 ],
            "CLK": [  ],
            "D": [ 3878898 ],
            "C": [ 3878868 ],
            "B": [ 3878851 ],
            "A": [ 3878897 ]
          }
        },
        "dec.state_DFFE_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881831 ],
            "Q": [ 3878685 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878685 ]
          }
        },
        "dec.state_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000100011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881831 ],
            "Q": [ 3878733 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878733 ],
            "C": [ 3878685 ],
            "B": [ 3878907 ],
            "A": [ 3878905 ]
          }
        },
        "dec.state_DFFE_Q_D_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878905 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878914 ],
            "B": [ 3878912 ],
            "A": [ 3878911 ]
          }
        },
        "dec.state_DFFE_Q_D_LUT4_F_I0_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878916 ],
            "CLK": [  ],
            "D": [ 3878685 ],
            "C": [ 3878907 ],
            "B": [ 3878733 ],
            "A": [ 3878905 ]
          }
        },
        "dec.state_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878805 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878685 ],
            "A": [ 3878733 ]
          }
        },
        "dec.state_LUT2_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878621 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878733 ],
            "A": [ 3878685 ]
          }
        },
        "dec.state_LUT2_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878841 ],
            "CLK": [  ],
            "D": [ 3878704 ],
            "C": [ 3878621 ],
            "B": [ 3878697 ],
            "A": [ 3878713 ]
          }
        },
        "dec.state_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110101000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878921 ],
            "CLK": [  ],
            "D": [ 3878770 ],
            "C": [ 3878803 ],
            "B": [ 3878801 ],
            "A": [ 3878733 ]
          }
        },
        "dec.state_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110101000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878923 ],
            "CLK": [  ],
            "D": [ 3878789 ],
            "C": [ 3878809 ],
            "B": [ 3878817 ],
            "A": [ 3878733 ]
          }
        },
        "dec.state_LUT4_I0_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110101000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878925 ],
            "CLK": [  ],
            "D": [ 3878722 ],
            "C": [ 3878717 ],
            "B": [ 3878711 ],
            "A": [ 3878733 ]
          }
        },
        "dec.state_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001001011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878743 ],
            "Q": [ 3878765 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878685 ],
            "C": [ 3878921 ],
            "B": [ 3878733 ],
            "A": [ 3878765 ]
          }
        },
        "dec.state_LUT4_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001001011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878743 ],
            "Q": [ 3878784 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878685 ],
            "C": [ 3878923 ],
            "B": [ 3878733 ],
            "A": [ 3878784 ]
          }
        },
        "dec.state_LUT4_I1_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001001011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878743 ],
            "Q": [ 3878719 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878685 ],
            "C": [ 3878925 ],
            "B": [ 3878733 ],
            "A": [ 3878719 ]
          }
        },
        "dec.stepCounter_DFFRE_Q_3_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878931 ],
            "CE": [ 3878916 ],
            "Q": [ 3878912 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878912 ]
          }
        },
        "dec.stepCounter_DFFRE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878931 ],
            "CE": [ 3878916 ],
            "Q": [ 3878914 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878914 ],
            "A": [ 3878912 ]
          }
        },
        "dec.stepCounter_DFFRE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878931 ],
            "CE": [ 3878916 ],
            "Q": [ 3878911 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878911 ],
            "B": [ 3878914 ],
            "A": [ 3878912 ]
          }
        },
        "dec.stepCounter_DFFRE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878931 ],
            "CE": [ 3878916 ],
            "Q": [ 3878907 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878907 ],
            "C": [ 3878914 ],
            "B": [ 3878911 ],
            "A": [ 3878912 ]
          }
        },
        "dec.stepCounter_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R9C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878931 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878685 ],
            "A": [ 3878733 ]
          }
        },
        "dec.tens_DFFE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878795 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878685 ],
            "A": [ 3878733 ]
          }
        },
        "dec.tens_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878958 ],
            "CLK": [  ],
            "D": [ 3878960 ],
            "C": [ 3878868 ],
            "B": [ 3878959 ],
            "A": [ 3878945 ]
          }
        },
        "dec.tens_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878962 ],
            "CLK": [  ],
            "D": [ 3878966 ],
            "C": [ 3878964 ],
            "B": [ 3878960 ],
            "A": [ 3878948 ]
          }
        },
        "dec.tens_LUT4_I0_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878969 ],
            "CLK": [  ],
            "D": [ 3878857 ],
            "C": [ 3878889 ],
            "B": [ 3878960 ],
            "A": [ 3878951 ]
          }
        },
        "dec.tens_LUT4_I0_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878971 ],
            "CLK": [  ],
            "D": [ 3878860 ],
            "C": [ 3878889 ],
            "B": [ 3878960 ],
            "A": [ 3878954 ]
          }
        },
        "dec.tens_LUT4_I0_3_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878974 ],
            "CLK": [  ],
            "D": [ 3879000 ],
            "C": [ 3878992 ],
            "B": [ 3878985 ],
            "A": [ 3878976 ]
          }
        },
        "dec.tens_LUT4_I0_3_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878889 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879000 ],
            "A": [ 3879011 ]
          }
        },
        "dec.thousands_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879025 ],
            "CLK": [  ],
            "D": [ 3878969 ],
            "C": [ 3879027 ],
            "B": [ 3878964 ],
            "A": [ 3879019 ]
          }
        },
        "dec.thousands_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879031 ],
            "CLK": [  ],
            "D": [ 3879036 ],
            "C": [ 3879033 ],
            "B": [ 3878964 ],
            "A": [ 3879023 ]
          }
        },
        "dec.thousands_LUT4_I0_1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879038 ],
            "CLK": [  ],
            "D": [ 3879048 ],
            "C": [ 3879033 ],
            "B": [ 3879043 ],
            "A": [ 3879040 ]
          }
        },
        "dec.thousands_LUT4_I0_1_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010100000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879050 ],
            "CLK": [  ],
            "D": [ 3879052 ],
            "C": [ 3878868 ],
            "B": [ 3879038 ],
            "A": [ 3879031 ]
          }
        },
        "dec.thousands_LUT4_I0_1_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879033 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878985 ],
            "B": [ 3878992 ],
            "A": [ 3878976 ]
          }
        },
        "dec.units_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879087 ],
            "CLK": [  ],
            "D": [ 3879091 ],
            "C": [ 3878868 ],
            "B": [ 3879089 ],
            "A": [ 3879073 ]
          }
        },
        "dec.units_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101110000110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879096 ],
            "CLK": [  ],
            "D": [ 3879097 ],
            "C": [ 3878962 ],
            "B": [ 3878868 ],
            "A": [ 3879077 ]
          }
        },
        "dec.units_LUT4_I0_1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879099 ],
            "CLK": [  ],
            "D": [ 3878985 ],
            "C": [ 3879000 ],
            "B": [ 3878992 ],
            "A": [ 3878976 ]
          }
        },
        "dec.units_LUT4_I0_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879036 ],
            "CLK": [  ],
            "D": [ 3878971 ],
            "C": [ 3878974 ],
            "B": [ 3879091 ],
            "A": [ 3879085 ]
          }
        },
        "dec.units_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879102 ],
            "CLK": [  ],
            "D": [ 3878868 ],
            "C": [ 3879025 ],
            "B": [ 3879081 ],
            "A": [ 3879091 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879104 ],
            "CLK": [  ],
            "D": [ 3878974 ],
            "C": [ 3879106 ],
            "B": [ 3879043 ],
            "A": [ 3879102 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879108 ],
            "CLK": [  ],
            "D": [ 3879033 ],
            "C": [ 3879111 ],
            "B": [ 3879110 ],
            "A": [ 3879109 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879113 ],
            "CLK": [  ],
            "D": [ 3878868 ],
            "C": [ 3879108 ],
            "B": [ 3879052 ],
            "A": [ 3879104 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879116 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879052 ],
            "A": [ 3878868 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879118 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879122 ],
            "B": [ 3879043 ],
            "A": [ 3879120 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0_F_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879122 ],
            "CLK": [  ],
            "D": [ 3879129 ],
            "C": [ 3879011 ],
            "B": [ 3879128 ],
            "A": [ 3879125 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0_F_LUT3_F_I2_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879129 ],
            "CLK": [  ],
            "D": [ 3879138 ],
            "C": [ 3879136 ],
            "B": [ 3879134 ],
            "A": [ 3879131 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879043 ],
            "CLK": [  ],
            "D": [ 3879000 ],
            "C": [ 3878992 ],
            "B": [ 3878985 ],
            "A": [ 3878976 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879134 ],
            "CLK": [  ],
            "D": [ 3878985 ],
            "C": [ 3878992 ],
            "B": [ 3878976 ],
            "A": [ 3879000 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879144 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879106 ],
            "A": [ 3878889 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT2_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879146 ],
            "CLK": [  ],
            "D": [ 3879149 ],
            "C": [ 3879128 ],
            "B": [ 3879136 ],
            "A": [ 3879147 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT2_I1_F_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879048 ],
            "CLK": [  ],
            "D": [ 3879146 ],
            "C": [ 3879144 ],
            "B": [ 3879134 ],
            "A": [ 3879153 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879106 ],
            "CLK": [  ],
            "D": [ 3878985 ],
            "C": [ 3878976 ],
            "B": [ 3878992 ],
            "A": [ 3879000 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879157 ],
            "CLK": [  ],
            "D": [ 3879052 ],
            "C": [ 3879106 ],
            "B": [ 3879136 ],
            "A": [ 3879128 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879159 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878976 ],
            "A": [ 3879161 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879161 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878992 ],
            "A": [ 3879163 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879163 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878985 ],
            "A": [ 3879000 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879167 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879163 ],
            "A": [ 3878992 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879169 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879172 ],
            "B": [ 3879171 ],
            "A": [ 3879170 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879172 ],
            "CLK": [  ],
            "D": [ 3879043 ],
            "C": [ 3878868 ],
            "B": [ 3879176 ],
            "A": [ 3879174 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879171 ],
            "CLK": [  ],
            "D": [ 3879134 ],
            "C": [ 3878868 ],
            "B": [ 3879180 ],
            "A": [ 3879179 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879170 ],
            "CLK": [  ],
            "D": [ 3879184 ],
            "C": [ 3878868 ],
            "B": [ 3879183 ],
            "A": [ 3879182 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111101110001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879184 ],
            "CLK": [  ],
            "D": [ 3878992 ],
            "C": [ 3878985 ],
            "B": [ 3878976 ],
            "A": [ 3879000 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_2_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879183 ],
            "CLK": [  ],
            "D": [ 3879188 ],
            "C": [ 3879128 ],
            "B": [ 3879136 ],
            "A": [ 3879187 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_2_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879182 ],
            "CLK": [  ],
            "D": [ 3879192 ],
            "C": [ 3879128 ],
            "B": [ 3879136 ],
            "A": [ 3879191 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011001100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879195 ],
            "CLK": [  ],
            "D": [ 3878985 ],
            "C": [ 3879000 ],
            "B": [ 3878992 ],
            "A": [ 3878976 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879091 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879161 ],
            "A": [ 3878976 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111111101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879198 ],
            "CLK": [  ],
            "D": [ 3879052 ],
            "C": [ 3879201 ],
            "B": [ 3879200 ],
            "A": [ 3879161 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111111111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881831 ],
            "Q": [ 3878542 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879198 ],
            "C": [ 3879011 ],
            "B": [ 3879033 ],
            "A": [ 3879000 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881831 ],
            "Q": [ 3878559 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879052 ],
            "B": [ 3879205 ],
            "A": [ 3879204 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881831 ],
            "Q": [ 3878549 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879207 ],
            "B": [ 3878976 ],
            "A": [ 3879167 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_1_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110000011101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879207 ],
            "CLK": [  ],
            "D": [ 3879157 ],
            "C": [ 3879210 ],
            "B": [ 3879209 ],
            "A": [ 3879159 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879205 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879099 ],
            "B": [ 3878863 ],
            "A": [ 3879096 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879204 ],
            "CLK": [  ],
            "D": [ 3879215 ],
            "C": [ 3878868 ],
            "B": [ 3879214 ],
            "A": [ 3879213 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879214 ],
            "CLK": [  ],
            "D": [ 3879219 ],
            "C": [ 3879043 ],
            "B": [ 3879134 ],
            "A": [ 3879217 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879213 ],
            "CLK": [  ],
            "D": [ 3879224 ],
            "C": [ 3879128 ],
            "B": [ 3879136 ],
            "A": [ 3879222 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879215 ],
            "CLK": [  ],
            "D": [ 3878889 ],
            "C": [ 3878868 ],
            "B": [ 3879228 ],
            "A": [ 3879227 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879228 ],
            "CLK": [  ],
            "D": [ 3879234 ],
            "C": [ 3879043 ],
            "B": [ 3879134 ],
            "A": [ 3879231 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879227 ],
            "CLK": [  ],
            "D": [ 3879241 ],
            "C": [ 3879128 ],
            "B": [ 3879136 ],
            "A": [ 3879238 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111010111110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881829 ],
            "CE": [ 3881831 ],
            "Q": [ 3878585 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879052 ],
            "C": [ 3879167 ],
            "B": [ 3879169 ],
            "A": [ 3879195 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001000100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881831 ],
            "Q": [ 3878537 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879052 ],
            "C": [ 3879245 ],
            "B": [ 3879043 ],
            "A": [ 3879027 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT4_F_1_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879245 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879247 ],
            "A": [ 3879200 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT4_F_1_I2_LUT2_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011110000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879247 ],
            "CLK": [  ],
            "D": [ 3878992 ],
            "C": [ 3878985 ],
            "B": [ 3879000 ],
            "A": [ 3878976 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1011000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881831 ],
            "Q": [ 3878567 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879113 ],
            "C": [ 3879116 ],
            "B": [ 3879118 ],
            "A": [ 3879027 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111111100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881829 ],
            "CE": [ 3881831 ],
            "Q": [ 3878589 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879050 ],
            "C": [ 3878868 ],
            "B": [ 3879027 ],
            "A": [ 3879251 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879200 ],
            "CLK": [  ],
            "D": [ 3879256 ],
            "C": [ 3879255 ],
            "B": [ 3879254 ],
            "A": [ 3879253 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011011101001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879201 ],
            "CLK": [  ],
            "D": [ 3878976 ],
            "C": [ 3878992 ],
            "B": [ 3878985 ],
            "A": [ 3879000 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_I1_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879256 ],
            "CLK": [  ],
            "D": [ 3879043 ],
            "C": [ 3878868 ],
            "B": [ 3879265 ],
            "A": [ 3879261 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_I1_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879255 ],
            "CLK": [  ],
            "D": [ 3879128 ],
            "C": [ 3878868 ],
            "B": [ 3879274 ],
            "A": [ 3879270 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_I1_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879254 ],
            "CLK": [  ],
            "D": [ 3879136 ],
            "C": [ 3878868 ],
            "B": [ 3879282 ],
            "A": [ 3879279 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_I1_LUT4_F_I0_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879253 ],
            "CLK": [  ],
            "D": [ 3879134 ],
            "C": [ 3878868 ],
            "B": [ 3879290 ],
            "A": [ 3879286 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879210 ],
            "CLK": [  ],
            "D": [ 3879087 ],
            "C": [ 3878958 ],
            "B": [ 3878894 ],
            "A": [ 3879011 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879209 ],
            "CLK": [  ],
            "D": [ 3879298 ],
            "C": [ 3879297 ],
            "B": [ 3879295 ],
            "A": [ 3879043 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879297 ],
            "CLK": [  ],
            "D": [ 3879303 ],
            "C": [ 3879116 ],
            "B": [ 3879136 ],
            "A": [ 3879301 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879298 ],
            "CLK": [  ],
            "D": [ 3879306 ],
            "C": [ 3878868 ],
            "B": [ 3879305 ],
            "A": [ 3879052 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879305 ],
            "CLK": [  ],
            "D": [ 3879310 ],
            "C": [ 3879136 ],
            "B": [ 3879134 ],
            "A": [ 3879308 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879306 ],
            "CLK": [  ],
            "D": [ 3879315 ],
            "C": [ 3879128 ],
            "B": [ 3879313 ],
            "A": [ 3879043 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879303 ],
            "CLK": [  ],
            "D": [ 3879320 ],
            "C": [ 3879128 ],
            "B": [ 3879134 ],
            "A": [ 3879318 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_I0_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878964 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879011 ],
            "A": [ 3879000 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_I0_LUT2_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878960 ],
            "CLK": [  ],
            "D": [ 3878985 ],
            "C": [ 3878976 ],
            "B": [ 3879000 ],
            "A": [ 3878992 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879011 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878985 ],
            "B": [ 3878992 ],
            "A": [ 3878976 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_10_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879326 ],
            "Q": [ 3879335 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879341 ],
            "B": [ 3879339 ],
            "A": [ 3879337 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879326 ],
            "Q": [ 3879332 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879341 ],
            "B": [ 3879355 ],
            "A": [ 3879353 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_2_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879326 ],
            "Q": [ 3879355 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879341 ],
            "B": [ 3879361 ],
            "A": [ 3879359 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_3_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879326 ],
            "Q": [ 3879361 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879341 ],
            "B": [ 3879367 ],
            "A": [ 3879365 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_4_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879326 ],
            "Q": [ 3879367 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879341 ],
            "B": [ 3879373 ],
            "A": [ 3879371 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_5_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879326 ],
            "Q": [ 3879373 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879341 ],
            "B": [ 3879379 ],
            "A": [ 3879377 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_6_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879326 ],
            "Q": [ 3879379 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879341 ],
            "B": [ 3879385 ],
            "A": [ 3879383 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_7_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879326 ],
            "Q": [ 3879385 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879341 ],
            "B": [ 3879391 ],
            "A": [ 3879389 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_8_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879326 ],
            "Q": [ 3879391 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879341 ],
            "B": [ 3879397 ],
            "A": [ 3879395 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_9_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879326 ],
            "Q": [ 3879397 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879341 ],
            "B": [ 3879335 ],
            "A": [ 3879401 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_CE_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879326 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879405 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879326 ],
            "Q": [ 3879329 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879341 ],
            "B": [ 3879332 ],
            "A": [ 3879411 ]
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879417 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879420 ],
            "A": [ 3879418 ]
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879418 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879427 ],
            "A": [ 3879424 ]
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879431 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879433 ],
            "B": [ 3879420 ],
            "A": [ 3879418 ]
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879436 ],
            "CLK": [  ],
            "D": [ 3879447 ],
            "C": [ 3879444 ],
            "B": [ 3879440 ],
            "A": [ 3879438 ]
          }
        },
        "dec2.cachedValue_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000101000110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879461 ],
            "Q": [ 3879424 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879453 ],
            "C": [ 3879405 ],
            "B": [ 3879451 ],
            "A": [ 3879329 ]
          }
        },
        "dec2.cachedValue_LUT4_I0_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879451 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879424 ],
            "B": [ 3879433 ],
            "A": [ 3879417 ]
          }
        },
        "dec2.digits_DFFE_Q_CE_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879461 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879514 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879461 ],
            "Q": [ 3879467 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879516 ],
            "B": [ 3879483 ],
            "A": [ 3879341 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879461 ],
            "Q": [ 3879488 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879518 ],
            "B": [ 3879492 ],
            "A": [ 3879341 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_1_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879518 ],
            "CLK": [  ],
            "D": [ 3879524 ],
            "C": [ 3879488 ],
            "B": [ 3879522 ],
            "A": [ 3879520 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879461 ],
            "Q": [ 3879492 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879526 ],
            "B": [ 3879497 ],
            "A": [ 3879341 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_2_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879526 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879524 ],
            "B": [ 3879528 ],
            "A": [ 3879520 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879461 ],
            "Q": [ 3879497 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879530 ],
            "B": [ 3879502 ],
            "A": [ 3879341 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879530 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879524 ],
            "B": [ 3879497 ],
            "A": [ 3879532 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879520 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879492 ],
            "B": [ 3879497 ],
            "A": [ 3879532 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879522 ],
            "CLK": [  ],
            "D": [ 3879463 ],
            "C": [ 3879467 ],
            "B": [ 3879488 ],
            "A": [ 3879483 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879532 ],
            "CLK": [  ],
            "D": [ 3879528 ],
            "C": [ 3879502 ],
            "B": [ 3879508 ],
            "A": [ 3879536 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879461 ],
            "Q": [ 3879508 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879538 ],
            "B": [ 3879447 ],
            "A": [ 3879341 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_4_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879538 ],
            "CLK": [  ],
            "D": [ 3879524 ],
            "C": [ 3879508 ],
            "B": [ 3879528 ],
            "A": [ 3879536 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879461 ],
            "Q": [ 3879447 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879541 ],
            "B": [ 3879444 ],
            "A": [ 3879341 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_5_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879541 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879524 ],
            "B": [ 3879436 ],
            "A": [ 3879536 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879461 ],
            "Q": [ 3879444 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879544 ],
            "B": [ 3879440 ],
            "A": [ 3879341 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879544 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879524 ],
            "B": [ 3879444 ],
            "A": [ 3879546 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879536 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879447 ],
            "B": [ 3879444 ],
            "A": [ 3879546 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879528 ],
            "CLK": [  ],
            "D": [ 3879492 ],
            "C": [ 3879497 ],
            "B": [ 3879508 ],
            "A": [ 3879502 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879546 ],
            "CLK": [  ],
            "D": [ 3879436 ],
            "C": [ 3879440 ],
            "B": [ 3879438 ],
            "A": [ 3879431 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879461 ],
            "Q": [ 3879438 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879551 ],
            "B": [ 3879433 ],
            "A": [ 3879341 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_7_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879551 ],
            "CLK": [  ],
            "D": [ 3879524 ],
            "C": [ 3879438 ],
            "B": [ 3879436 ],
            "A": [ 3879431 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_8_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879461 ],
            "Q": [ 3879420 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879554 ],
            "B": [ 3879427 ],
            "A": [ 3879341 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_8_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879554 ],
            "CLK": [  ],
            "D": [ 3879524 ],
            "C": [ 3879420 ],
            "B": [ 3879418 ],
            "A": [ 3879433 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879516 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879524 ],
            "B": [ 3879467 ],
            "A": [ 3879557 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879557 ],
            "CLK": [  ],
            "D": [ 3879522 ],
            "C": [ 3879483 ],
            "B": [ 3879488 ],
            "A": [ 3879520 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1100000010111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879461 ],
            "Q": [ 3879427 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879560 ],
            "C": [ 3879524 ],
            "B": [ 3879427 ],
            "A": [ 3879424 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000111110001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879461 ],
            "Q": [ 3879463 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879562 ],
            "C": [ 3879522 ],
            "B": [ 3879467 ],
            "A": [ 3879341 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT4_F_1_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879562 ],
            "CLK": [  ],
            "D": [ 3879524 ],
            "C": [ 3879463 ],
            "B": [ 3879467 ],
            "A": [ 3879557 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000111110001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879461 ],
            "Q": [ 3879433 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879565 ],
            "C": [ 3879431 ],
            "B": [ 3879420 ],
            "A": [ 3879341 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT4_F_2_I3_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879565 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879524 ],
            "B": [ 3879417 ],
            "A": [ 3879433 ]
          }
        },
        "dec2.hundreds_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111110100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878898 ],
            "CLK": [  ],
            "D": [ 3879000 ],
            "C": [ 3878868 ],
            "B": [ 3879568 ],
            "A": [ 3879579 ]
          }
        },
        "dec2.hundreds_LUT4_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879109 ],
            "CLK": [  ],
            "D": [ 3879052 ],
            "C": [ 3879582 ],
            "B": [ 3879574 ],
            "A": [ 3878889 ]
          }
        },
        "dec2.state_DFFE_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881831 ],
            "Q": [ 3879405 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879405 ]
          }
        },
        "dec2.state_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000100011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3881831 ],
            "Q": [ 3879453 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879453 ],
            "C": [ 3879405 ],
            "B": [ 3879591 ],
            "A": [ 3879589 ]
          }
        },
        "dec2.state_DFFE_Q_D_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879589 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879598 ],
            "B": [ 3879596 ],
            "A": [ 3879595 ]
          }
        },
        "dec2.state_DFFE_Q_D_LUT4_F_I0_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879600 ],
            "CLK": [  ],
            "D": [ 3879405 ],
            "C": [ 3879589 ],
            "B": [ 3879453 ],
            "A": [ 3879591 ]
          }
        },
        "dec2.state_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879524 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879405 ],
            "A": [ 3879453 ]
          }
        },
        "dec2.state_LUT2_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879341 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879453 ],
            "A": [ 3879405 ]
          }
        },
        "dec2.state_LUT2_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879560 ],
            "CLK": [  ],
            "D": [ 3879424 ],
            "C": [ 3879341 ],
            "B": [ 3879417 ],
            "A": [ 3879433 ]
          }
        },
        "dec2.state_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110101000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879605 ],
            "CLK": [  ],
            "D": [ 3879488 ],
            "C": [ 3879522 ],
            "B": [ 3879520 ],
            "A": [ 3879453 ]
          }
        },
        "dec2.state_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110101000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879607 ],
            "CLK": [  ],
            "D": [ 3879508 ],
            "C": [ 3879528 ],
            "B": [ 3879536 ],
            "A": [ 3879453 ]
          }
        },
        "dec2.state_LUT4_I0_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110101000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879609 ],
            "CLK": [  ],
            "D": [ 3879438 ],
            "C": [ 3879436 ],
            "B": [ 3879431 ],
            "A": [ 3879453 ]
          }
        },
        "dec2.state_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001001011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879461 ],
            "Q": [ 3879483 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879405 ],
            "C": [ 3879605 ],
            "B": [ 3879453 ],
            "A": [ 3879483 ]
          }
        },
        "dec2.state_LUT4_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001001011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879461 ],
            "Q": [ 3879502 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879405 ],
            "C": [ 3879607 ],
            "B": [ 3879453 ],
            "A": [ 3879502 ]
          }
        },
        "dec2.state_LUT4_I1_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001001011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879461 ],
            "Q": [ 3879440 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879405 ],
            "C": [ 3879609 ],
            "B": [ 3879453 ],
            "A": [ 3879440 ]
          }
        },
        "dec2.stepCounter_DFFRE_Q_3_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879615 ],
            "CE": [ 3879600 ],
            "Q": [ 3879596 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879596 ]
          }
        },
        "dec2.stepCounter_DFFRE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879615 ],
            "CE": [ 3879600 ],
            "Q": [ 3879598 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879598 ],
            "A": [ 3879596 ]
          }
        },
        "dec2.stepCounter_DFFRE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879615 ],
            "CE": [ 3879600 ],
            "Q": [ 3879595 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879595 ],
            "B": [ 3879598 ],
            "A": [ 3879596 ]
          }
        },
        "dec2.stepCounter_DFFRE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879615 ],
            "CE": [ 3879600 ],
            "Q": [ 3879591 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879591 ],
            "C": [ 3879598 ],
            "B": [ 3879595 ],
            "A": [ 3879596 ]
          }
        },
        "dec2.stepCounter_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R8C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879615 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879405 ],
            "A": [ 3879453 ]
          }
        },
        "dec2.tens_DFFE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879514 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879405 ],
            "A": [ 3879453 ]
          }
        },
        "dec2.tens_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879641 ],
            "CLK": [  ],
            "D": [ 3879644 ],
            "C": [ 3878964 ],
            "B": [ 3878960 ],
            "A": [ 3879632 ]
          }
        },
        "dec2.tens_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879646 ],
            "CLK": [  ],
            "D": [ 3879576 ],
            "C": [ 3878889 ],
            "B": [ 3878960 ],
            "A": [ 3879637 ]
          }
        },
        "dec2.tens_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879582 ],
            "CLK": [  ],
            "D": [ 3879648 ],
            "C": [ 3879091 ],
            "B": [ 3879634 ],
            "A": [ 3878960 ]
          }
        },
        "dec2.thousands_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879659 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878974 ],
            "B": [ 3878964 ],
            "A": [ 3879656 ]
          }
        },
        "dec2.thousands_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879110 ],
            "CLK": [  ],
            "D": [ 3878964 ],
            "C": [ 3879653 ],
            "B": [ 3878868 ],
            "A": [ 3879052 ]
          }
        },
        "dec2.thousands_LUT4_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879111 ],
            "CLK": [  ],
            "D": [ 3879052 ],
            "C": [ 3879663 ],
            "B": [ 3879662 ],
            "A": [ 3878889 ]
          }
        },
        "dec2.thousands_LUT4_I2_F_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879662 ],
            "CLK": [  ],
            "D": [ 3879667 ],
            "C": [ 3879043 ],
            "B": [ 3879136 ],
            "A": [ 3879665 ]
          }
        },
        "dec2.thousands_LUT4_I2_F_LUT4_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879663 ],
            "CLK": [  ],
            "D": [ 3879672 ],
            "C": [ 3879128 ],
            "B": [ 3879134 ],
            "A": [ 3879670 ]
          }
        },
        "dec2.units_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111001111000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879097 ],
            "CLK": [  ],
            "D": [ 3879091 ],
            "C": [ 3879641 ],
            "B": [ 3878868 ],
            "A": [ 3879678 ]
          }
        },
        "dec2.units_LUT4_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879686 ],
            "CLK": [  ],
            "D": [ 3879659 ],
            "C": [ 3879646 ],
            "B": [ 3879091 ],
            "A": [ 3879683 ]
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879688 ],
            "CLK": [  ],
            "D": [ 3879693 ],
            "C": [ 3879692 ],
            "B": [ 3879136 ],
            "A": [ 3879690 ]
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879136 ],
            "CLK": [  ],
            "D": [ 3878985 ],
            "C": [ 3878992 ],
            "B": [ 3879000 ],
            "A": [ 3878976 ]
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879128 ],
            "CLK": [  ],
            "D": [ 3878976 ],
            "C": [ 3878992 ],
            "B": [ 3879000 ],
            "A": [ 3878985 ]
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_F_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879692 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879697 ],
            "A": [ 3879128 ]
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879693 ],
            "CLK": [  ],
            "D": [ 3879702 ],
            "C": [ 3879043 ],
            "B": [ 3879134 ],
            "A": [ 3879700 ]
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111110111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879251 ],
            "CLK": [  ],
            "D": [ 3879052 ],
            "C": [ 3879686 ],
            "B": [ 3879688 ],
            "A": [ 3879144 ]
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C11_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879027 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879167 ],
            "A": [ 3878976 ]
          }
        },
        "drawState_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877902 ],
            "Q": [ 3877899 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877900 ],
            "A": [ 3877899 ]
          }
        },
        "drawState_DFFE_Q_D_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877902 ],
            "Q": [ 3877900 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877900 ],
            "A": [ 3877899 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFFR_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879714 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879715 ],
            "B": [ 3878293 ],
            "A": [ 3878303 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFFS_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879715 ],
            "CE": [  ],
            "Q": [ 3879286 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879714 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFFS_Q_SET_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879715 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878293 ],
            "B": [ 3878297 ],
            "A": [ 3878300 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFF_Q_1_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879217 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878297 ],
            "C": [ 3878293 ],
            "B": [ 3878303 ],
            "A": [ 3878300 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFF_Q_2_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1100111100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879131 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878300 ],
            "C": [ 3878293 ],
            "B": [ 3878303 ],
            "A": [ 3878297 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFF_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879153 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878303 ],
            "A": [ 3879715 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFF_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879318 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878293 ],
            "B": [ 3878300 ],
            "A": [ 3878297 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFFR_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879737 ],
            "CE": [  ],
            "Q": [ 3879191 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879740 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFFS_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879740 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879737 ],
            "B": [ 3878288 ],
            "A": [ 3878331 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFFS_Q_SET_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879737 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878331 ],
            "B": [ 3878335 ],
            "A": [ 3878285 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFF_Q_1_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879222 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878335 ],
            "C": [ 3878331 ],
            "B": [ 3878285 ],
            "A": [ 3878288 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFF_Q_2_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1100111100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879138 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878285 ],
            "C": [ 3878331 ],
            "B": [ 3878288 ],
            "A": [ 3878335 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFF_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879147 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878288 ],
            "A": [ 3879737 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFF_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879301 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878331 ],
            "B": [ 3878285 ],
            "A": [ 3878335 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFFR_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879758 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879759 ],
            "B": [ 3878316 ],
            "A": [ 3878326 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFFS_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879759 ],
            "CE": [  ],
            "Q": [ 3879270 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879758 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFFS_Q_SET_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879759 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878316 ],
            "B": [ 3878320 ],
            "A": [ 3878323 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFF_Q_1_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C12_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879224 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878320 ],
            "C": [ 3878316 ],
            "B": [ 3878326 ],
            "A": [ 3878323 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFF_Q_2_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1100111100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879125 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878323 ],
            "C": [ 3878316 ],
            "B": [ 3878326 ],
            "A": [ 3878320 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFF_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879149 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878326 ],
            "A": [ 3879759 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFF_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C12_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879320 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878316 ],
            "B": [ 3878323 ],
            "A": [ 3878320 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFFR_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C12_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879781 ],
            "CE": [  ],
            "Q": [ 3879174 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879784 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFFS_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879784 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879781 ],
            "B": [ 3878311 ],
            "A": [ 3878278 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFFS_Q_SET_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879781 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878278 ],
            "B": [ 3878282 ],
            "A": [ 3878308 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFF_Q_1_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879219 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878282 ],
            "C": [ 3878278 ],
            "B": [ 3878308 ],
            "A": [ 3878311 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFF_Q_2_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1100111100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879120 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878308 ],
            "C": [ 3878278 ],
            "B": [ 3878311 ],
            "A": [ 3878282 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFF_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879040 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878311 ],
            "A": [ 3879781 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFF_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879295 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878278 ],
            "B": [ 3878308 ],
            "A": [ 3878282 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFFR_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFR",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879803 ],
            "CE": [  ],
            "Q": [ 3879180 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879806 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFFS_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879806 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879803 ],
            "B": [ 3878363 ],
            "A": [ 3878353 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFFS_Q_SET_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879803 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878353 ],
            "B": [ 3878357 ],
            "A": [ 3878360 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFF_Q_1_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879231 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878357 ],
            "C": [ 3878353 ],
            "B": [ 3878360 ],
            "A": [ 3878363 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFF_Q_2_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1100111100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879670 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878360 ],
            "C": [ 3878353 ],
            "B": [ 3878363 ],
            "A": [ 3878357 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFF_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879700 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878363 ],
            "A": [ 3879803 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFF_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879308 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878353 ],
            "B": [ 3878360 ],
            "A": [ 3878357 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFFR_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879824 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879825 ],
            "B": [ 3878391 ],
            "A": [ 3878348 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFFS_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879825 ],
            "CE": [  ],
            "Q": [ 3879282 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879824 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFFS_Q_SET_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879825 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878391 ],
            "B": [ 3878395 ],
            "A": [ 3878345 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFF_Q_1_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879238 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878395 ],
            "C": [ 3878391 ],
            "B": [ 3878348 ],
            "A": [ 3878345 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFF_Q_2_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1100111100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879665 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878345 ],
            "C": [ 3878391 ],
            "B": [ 3878348 ],
            "A": [ 3878395 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFF_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879690 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878348 ],
            "A": [ 3879825 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFF_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879310 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878391 ],
            "B": [ 3878345 ],
            "A": [ 3878395 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFFR_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879846 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879847 ],
            "B": [ 3878376 ],
            "A": [ 3878386 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFFS_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879847 ],
            "CE": [  ],
            "Q": [ 3879274 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879846 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFFS_Q_SET_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879847 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878376 ],
            "B": [ 3878383 ],
            "A": [ 3878380 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFF_Q_1_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879241 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878380 ],
            "C": [ 3878376 ],
            "B": [ 3878383 ],
            "A": [ 3878386 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFF_Q_2_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1100111100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C13_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879672 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878383 ],
            "C": [ 3878376 ],
            "B": [ 3878386 ],
            "A": [ 3878380 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFF_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C13_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879697 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878386 ],
            "A": [ 3879847 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFF_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879315 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878376 ],
            "B": [ 3878380 ],
            "A": [ 3878383 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFFR_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879868 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879869 ],
            "B": [ 3878338 ],
            "A": [ 3878371 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFFS_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFS",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C12_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879869 ],
            "CE": [  ],
            "Q": [ 3879265 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879868 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFFS_Q_SET_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879869 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878338 ],
            "B": [ 3878342 ],
            "A": [ 3878368 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFF_Q_1_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879234 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878342 ],
            "C": [ 3878338 ],
            "B": [ 3878371 ],
            "A": [ 3878368 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFF_Q_2_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1100111100100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879667 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878368 ],
            "C": [ 3878338 ],
            "B": [ 3878371 ],
            "A": [ 3878342 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFF_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879702 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878371 ],
            "A": [ 3879869 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFF_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C13_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3879313 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878338 ],
            "B": [ 3878368 ],
            "A": [ 3878342 ]
          }
        },
        "scr.bitNumber_DFFE_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879906 ],
            "Q": [ 3879912 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879919 ],
            "B": [ 3879916 ],
            "A": [ 3879912 ]
          }
        },
        "scr.bitNumber_DFFE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879906 ],
            "Q": [ 3879916 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879916 ],
            "A": [ 3879919 ]
          }
        },
        "scr.bitNumber_DFFE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879906 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879919 ],
            "A": [ 3879924 ]
          }
        },
        "scr.bitNumber_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110000111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879906 ],
            "Q": [ 3879908 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879919 ],
            "C": [ 3879908 ],
            "B": [ 3879916 ],
            "A": [ 3879912 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879929 ],
            "CE": [ 3879906 ],
            "Q": [ 3879928 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879928 ],
            "C": [ 3879916 ],
            "B": [ 3879912 ],
            "A": [ 3879908 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_RESET_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C2_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879929 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879919 ]
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111100010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879965 ],
            "Q": [ 3879967 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879987 ],
            "C": [ 3879971 ],
            "B": [ 3879967 ],
            "A": [ 3879969 ]
          }
        },
        "scr.counter_DFFRE_Q_10_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3879997 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879971 ],
            "B": [ 3879997 ],
            "A": [ 3880000 ]
          }
        },
        "scr.counter_DFFRE_Q_10_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880000 ],
            "CLK": [  ],
            "D": [ 3880013 ],
            "C": [ 3880008 ],
            "B": [ 3880004 ],
            "A": [ 3880002 ]
          }
        },
        "scr.counter_DFFRE_Q_11_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880013 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879971 ],
            "C": [ 3880013 ],
            "B": [ 3880008 ],
            "A": [ 3880019 ]
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880008 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879971 ],
            "B": [ 3880008 ],
            "A": [ 3880019 ]
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C2_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880019 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880004 ],
            "A": [ 3880002 ]
          }
        },
        "scr.counter_DFFRE_Q_13_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880004 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879971 ],
            "B": [ 3880004 ],
            "A": [ 3880002 ]
          }
        },
        "scr.counter_DFFRE_Q_13_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880002 ],
            "CLK": [  ],
            "D": [ 3880036 ],
            "C": [ 3880034 ],
            "B": [ 3880030 ],
            "A": [ 3880028 ]
          }
        },
        "scr.counter_DFFRE_Q_14_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880036 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879971 ],
            "C": [ 3880036 ],
            "B": [ 3880034 ],
            "A": [ 3880040 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880034 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879971 ],
            "B": [ 3880034 ],
            "A": [ 3880040 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880040 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880030 ],
            "A": [ 3880028 ]
          }
        },
        "scr.counter_DFFRE_Q_16_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880030 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879971 ],
            "B": [ 3880030 ],
            "A": [ 3880028 ]
          }
        },
        "scr.counter_DFFRE_Q_16_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880028 ],
            "CLK": [  ],
            "D": [ 3880058 ],
            "C": [ 3880054 ],
            "B": [ 3880051 ],
            "A": [ 3880049 ]
          }
        },
        "scr.counter_DFFRE_Q_17_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880058 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879971 ],
            "C": [ 3880058 ],
            "B": [ 3880054 ],
            "A": [ 3880063 ]
          }
        },
        "scr.counter_DFFRE_Q_18_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880054 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879971 ],
            "B": [ 3880054 ],
            "A": [ 3880063 ]
          }
        },
        "scr.counter_DFFRE_Q_18_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880063 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880051 ],
            "A": [ 3880049 ]
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880051 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879971 ],
            "B": [ 3880051 ],
            "A": [ 3880049 ]
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880049 ],
            "CLK": [  ],
            "D": [ 3880079 ],
            "C": [ 3880077 ],
            "B": [ 3880074 ],
            "A": [ 3880072 ]
          }
        },
        "scr.counter_DFFRE_Q_20_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880079 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879971 ],
            "B": [ 3880079 ],
            "A": [ 3880086 ]
          }
        },
        "scr.counter_DFFRE_Q_20_D_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880086 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880077 ],
            "B": [ 3880074 ],
            "A": [ 3880072 ]
          }
        },
        "scr.counter_DFFRE_Q_21_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880077 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879971 ],
            "C": [ 3880077 ],
            "B": [ 3880074 ],
            "A": [ 3880072 ]
          }
        },
        "scr.counter_DFFRE_Q_22_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880074 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879971 ],
            "B": [ 3880074 ],
            "A": [ 3880072 ]
          }
        },
        "scr.counter_DFFRE_Q_22_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880072 ],
            "CLK": [  ],
            "D": [ 3880101 ],
            "C": [ 3880099 ],
            "B": [ 3880097 ],
            "A": [ 3880095 ]
          }
        },
        "scr.counter_DFFRE_Q_23_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880101 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879971 ],
            "B": [ 3880101 ],
            "A": [ 3880105 ]
          }
        },
        "scr.counter_DFFRE_Q_23_D_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880105 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880099 ],
            "B": [ 3880097 ],
            "A": [ 3880095 ]
          }
        },
        "scr.counter_DFFRE_Q_24_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880099 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879971 ],
            "C": [ 3880099 ],
            "B": [ 3880097 ],
            "A": [ 3880095 ]
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880097 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879971 ],
            "B": [ 3880097 ],
            "A": [ 3880095 ]
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880095 ],
            "CLK": [  ],
            "D": [ 3880121 ],
            "C": [ 3880119 ],
            "B": [ 3880116 ],
            "A": [ 3880114 ]
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880121 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880125 ],
            "A": [ 3879971 ]
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT2_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880125 ],
            "CLK": [  ],
            "D": [ 3880121 ],
            "C": [ 3880119 ],
            "B": [ 3880116 ],
            "A": [ 3880114 ]
          }
        },
        "scr.counter_DFFRE_Q_27_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880119 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879971 ],
            "C": [ 3880119 ],
            "B": [ 3880116 ],
            "A": [ 3880114 ]
          }
        },
        "scr.counter_DFFRE_Q_28_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880116 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879971 ],
            "B": [ 3880116 ],
            "A": [ 3880114 ]
          }
        },
        "scr.counter_DFFRE_Q_28_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880114 ],
            "CLK": [  ],
            "D": [ 3880136 ],
            "C": [ 3880135 ],
            "B": [ 3880134 ],
            "A": [ 3879967 ]
          }
        },
        "scr.counter_DFFRE_Q_29_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880136 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880140 ],
            "A": [ 3879971 ]
          }
        },
        "scr.counter_DFFRE_Q_29_D_LUT2_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880140 ],
            "CLK": [  ],
            "D": [ 3880136 ],
            "C": [ 3880135 ],
            "B": [ 3880134 ],
            "A": [ 3879967 ]
          }
        },
        "scr.counter_DFFRE_Q_30_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880135 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879971 ],
            "C": [ 3880135 ],
            "B": [ 3880134 ],
            "A": [ 3879967 ]
          }
        },
        "scr.counter_DFFRE_Q_31_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880134 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879971 ],
            "B": [ 3880134 ],
            "A": [ 3879967 ]
          }
        },
        "scr.counter_DFFRE_Q_7_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880159 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879971 ],
            "B": [ 3880159 ],
            "A": [ 3880162 ]
          }
        },
        "scr.counter_DFFRE_Q_7_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C2_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880162 ],
            "CLK": [  ],
            "D": [ 3880168 ],
            "C": [ 3880165 ],
            "B": [ 3879997 ],
            "A": [ 3880000 ]
          }
        },
        "scr.counter_DFFRE_Q_8_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880168 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3879971 ],
            "C": [ 3880168 ],
            "B": [ 3880165 ],
            "A": [ 3880173 ]
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3879969 ],
            "CE": [ 3879965 ],
            "Q": [ 3880165 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879971 ],
            "B": [ 3880165 ],
            "A": [ 3880173 ]
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C2_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880173 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879997 ],
            "A": [ 3880000 ]
          }
        },
        "scr.cs_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880179 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880188 ],
            "B": [ 3880185 ],
            "A": [ 3880182 ]
          }
        },
        "scr.cs_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879919 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879933 ],
            "A": [ 3880192 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880202 ],
            "Q": [ 3880207 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3880192 ],
            "B": [ 3880214 ],
            "A": [ 3880213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011101111110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880214 ],
            "CLK": [  ],
            "D": [ 3879939 ],
            "C": [ 3880216 ],
            "B": [ 3879962 ],
            "A": [ 3879957 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110101110111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880216 ],
            "CLK": [  ],
            "D": [ 3879952 ],
            "C": [ 3879957 ],
            "B": [ 3879936 ],
            "A": [ 3879962 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880202 ],
            "Q": [ 3880220 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3880192 ],
            "B": [ 3880227 ],
            "A": [ 3880226 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880227 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880230 ],
            "B": [ 3880229 ],
            "A": [ 3879946 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111100110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880230 ],
            "CLK": [  ],
            "D": [ 3879957 ],
            "C": [ 3879962 ],
            "B": [ 3879952 ],
            "A": [ 3879936 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110110110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880229 ],
            "CLK": [  ],
            "D": [ 3879962 ],
            "C": [ 3879952 ],
            "B": [ 3879957 ],
            "A": [ 3879936 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111000000010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880202 ],
            "Q": [ 3880235 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3880192 ],
            "C": [ 3880243 ],
            "B": [ 3880238 ],
            "A": [ 3880237 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880238 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880245 ],
            "A": [ 3879939 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT4_F_I0_LUT2_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101110100111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880245 ],
            "CLK": [  ],
            "D": [ 3879952 ],
            "C": [ 3879936 ],
            "B": [ 3879957 ],
            "A": [ 3879962 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880237 ],
            "CLK": [  ],
            "D": [ 3879939 ],
            "C": [ 3879962 ],
            "B": [ 3879952 ],
            "A": [ 3879957 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111000000010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880202 ],
            "Q": [ 3880250 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3880192 ],
            "C": [ 3880258 ],
            "B": [ 3880253 ],
            "A": [ 3880252 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101110000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880252 ],
            "CLK": [  ],
            "D": [ 3879939 ],
            "C": [ 3879952 ],
            "B": [ 3879957 ],
            "A": [ 3879962 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880253 ],
            "CLK": [  ],
            "D": [ 3880261 ],
            "C": [ 3879952 ],
            "B": [ 3879936 ],
            "A": [ 3879955 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_LUT4_F_1_I3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880261 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880263 ],
            "A": [ 3879939 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_LUT4_F_1_I3_LUT2_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880263 ],
            "CLK": [  ],
            "D": [ 3879962 ],
            "C": [ 3879936 ],
            "B": [ 3879952 ],
            "A": [ 3879957 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880202 ],
            "Q": [ 3880267 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3880274 ],
            "B": [ 3880192 ],
            "A": [ 3880273 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880274 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880278 ],
            "B": [ 3879939 ],
            "A": [ 3880276 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111011000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880276 ],
            "CLK": [  ],
            "D": [ 3879952 ],
            "C": [ 3879962 ],
            "B": [ 3879936 ],
            "A": [ 3879957 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880202 ],
            "Q": [ 3880282 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3880289 ],
            "B": [ 3880192 ],
            "A": [ 3880288 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880289 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880278 ],
            "B": [ 3879939 ],
            "A": [ 3880291 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT3_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880278 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880192 ],
            "A": [ 3880293 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT3_F_I0_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010001100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880293 ],
            "CLK": [  ],
            "D": [ 3879939 ],
            "C": [ 3879962 ],
            "B": [ 3879957 ],
            "A": [ 3879952 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100001111111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880291 ],
            "CLK": [  ],
            "D": [ 3879952 ],
            "C": [ 3879957 ],
            "B": [ 3879936 ],
            "A": [ 3879962 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880202 ],
            "Q": [ 3880298 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3880192 ],
            "B": [ 3880305 ],
            "A": [ 3880304 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880305 ],
            "CLK": [  ],
            "D": [ 3880307 ],
            "C": [ 3879939 ],
            "B": [ 3879952 ],
            "A": [ 3879955 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT3_F_I1_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880307 ],
            "CLK": [  ],
            "D": [ 3880261 ],
            "C": [ 3879962 ],
            "B": [ 3879950 ],
            "A": [ 3879935 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "10100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880202 ],
            "Q": [ 3880204 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3880192 ],
            "B": [ 3880315 ],
            "A": [ 3880314 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880315 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880318 ],
            "B": [ 3880317 ],
            "A": [ 3879957 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111101100000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880318 ],
            "CLK": [  ],
            "D": [ 3879952 ],
            "C": [ 3879946 ],
            "B": [ 3879962 ],
            "A": [ 3879936 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880317 ],
            "CLK": [  ],
            "D": [ 3879962 ],
            "C": [ 3879936 ],
            "B": [ 3879946 ],
            "A": [ 3879952 ]
          }
        },
        "scr.dc_DFFSE_Q_CE_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880202 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879919 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_9_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880192 ],
            "Q": [ 3880367 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3880367 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880192 ],
            "Q": [ 3880330 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880330 ],
            "A": [ 3880376 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880192 ],
            "Q": [ 3879000 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879000 ],
            "A": [ 3880378 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880378 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880346 ],
            "B": [ 3878976 ],
            "A": [ 3880380 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880354 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880356 ],
            "A": [ 3880367 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880344 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880346 ],
            "A": [ 3880380 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880380 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880356 ],
            "A": [ 3880367 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880386 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880387 ],
            "A": [ 3880380 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880389 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878589 ],
            "B": [ 3880398 ],
            "A": [ 3880391 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_F_LUT3_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880398 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880330 ],
            "A": [ 3880344 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_F_LUT3_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880401 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880406 ],
            "B": [ 3878589 ],
            "A": [ 3880403 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880387 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880346 ],
            "A": [ 3880330 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880409 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880354 ],
            "A": [ 3880387 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880411 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880413 ],
            "B": [ 3880346 ],
            "A": [ 3878589 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880416 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880387 ],
            "A": [ 3880367 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880419 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880387 ],
            "A": [ 3880356 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1_F_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880406 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880421 ],
            "A": [ 3880419 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1_F_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880424 ],
            "CLK": [  ],
            "D": [ 3878589 ],
            "C": [ 3880391 ],
            "B": [ 3880419 ],
            "A": [ 3880428 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1_F_LUT4_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001111100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880432 ],
            "CLK": [  ],
            "D": [ 3878589 ],
            "C": [ 3880391 ],
            "B": [ 3880419 ],
            "A": [ 3880428 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1_F_LUT4_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880436 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880413 ],
            "B": [ 3880391 ],
            "A": [ 3878589 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880376 ],
            "CLK": [  ],
            "D": [ 3878985 ],
            "C": [ 3878992 ],
            "B": [ 3879000 ],
            "A": [ 3880378 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880192 ],
            "Q": [ 3879052 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3879052 ],
            "B": [ 3880330 ],
            "A": [ 3880376 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880192 ],
            "Q": [ 3878985 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878985 ],
            "B": [ 3879000 ],
            "A": [ 3880378 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880192 ],
            "Q": [ 3878976 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878976 ],
            "B": [ 3880346 ],
            "A": [ 3880380 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880192 ],
            "Q": [ 3878868 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878868 ],
            "C": [ 3880330 ],
            "B": [ 3879052 ],
            "A": [ 3880376 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C11_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880192 ],
            "Q": [ 3878992 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878992 ],
            "C": [ 3878985 ],
            "B": [ 3879000 ],
            "A": [ 3880378 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3880447 ],
            "CE": [ 3880445 ],
            "Q": [ 3879898 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3880451 ],
            "B": [ 3879990 ],
            "A": [ 3880449 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880449 ],
            "CLK": [  ],
            "D": [ 3880455 ],
            "C": [ 3880008 ],
            "B": [ 3880454 ],
            "A": [ 3880013 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880455 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880168 ],
            "B": [ 3880165 ],
            "A": [ 3879997 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880454 ],
            "CLK": [  ],
            "D": [ 3880004 ],
            "C": [ 3880460 ],
            "B": [ 3880030 ],
            "A": [ 3880458 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880458 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880058 ],
            "B": [ 3880054 ],
            "A": [ 3880462 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880462 ],
            "CLK": [  ],
            "D": [ 3880466 ],
            "C": [ 3880077 ],
            "B": [ 3880074 ],
            "A": [ 3880464 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880464 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880101 ],
            "B": [ 3880099 ],
            "A": [ 3880097 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880466 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880051 ],
            "A": [ 3880079 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111111100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880470 ],
            "CLK": [  ],
            "D": [ 3880051 ],
            "C": [ 3880077 ],
            "B": [ 3880101 ],
            "A": [ 3880074 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880472 ],
            "CLK": [  ],
            "D": [ 3880036 ],
            "C": [ 3880470 ],
            "B": [ 3880054 ],
            "A": [ 3880466 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880460 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880036 ],
            "A": [ 3880034 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111100010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880475 ],
            "CLK": [  ],
            "D": [ 3880460 ],
            "C": [ 3880472 ],
            "B": [ 3880030 ],
            "A": [ 3880058 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT4_I2_F_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880477 ],
            "CLK": [  ],
            "D": [ 3879997 ],
            "C": [ 3880475 ],
            "B": [ 3880008 ],
            "A": [ 3880004 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT4_I2_F_LUT4_I2_F_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880479 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880165 ],
            "B": [ 3880477 ],
            "A": [ 3880013 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT4_I2_F_LUT4_I2_F_LUT3_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C2_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880481 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880153 ],
            "A": [ 3880155 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT4_I2_F_LUT4_I2_F_LUT3_I1_F_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880483 ],
            "CLK": [  ],
            "D": [ 3880481 ],
            "C": [ 3880159 ],
            "B": [ 3880479 ],
            "A": [ 3880168 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880485 ],
            "CLK": [  ],
            "D": [ 3880460 ],
            "C": [ 3880004 ],
            "B": [ 3880058 ],
            "A": [ 3880054 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880487 ],
            "CLK": [  ],
            "D": [ 3880488 ],
            "C": [ 3880466 ],
            "B": [ 3880013 ],
            "A": [ 3880008 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880490 ],
            "CLK": [  ],
            "D": [ 3880491 ],
            "C": [ 3880121 ],
            "B": [ 3880119 ],
            "A": [ 3880116 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880491 ],
            "CLK": [  ],
            "D": [ 3880136 ],
            "C": [ 3880135 ],
            "B": [ 3880134 ],
            "A": [ 3879967 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880494 ],
            "CLK": [  ],
            "D": [ 3880490 ],
            "C": [ 3880487 ],
            "B": [ 3880496 ],
            "A": [ 3880097 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880498 ],
            "CLK": [  ],
            "D": [ 3879990 ],
            "C": [ 3880168 ],
            "B": [ 3880058 ],
            "A": [ 3880054 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880500 ],
            "CLK": [  ],
            "D": [ 3880077 ],
            "C": [ 3880074 ],
            "B": [ 3880101 ],
            "A": [ 3880099 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880502 ],
            "CLK": [  ],
            "D": [ 3880498 ],
            "C": [ 3880500 ],
            "B": [ 3880451 ],
            "A": [ 3880494 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_F_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879969 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880182 ],
            "B": [ 3880188 ],
            "A": [ 3880185 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_F_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C2_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880505 ],
            "CLK": [  ],
            "D": [ 3879928 ],
            "C": [ 3879916 ],
            "B": [ 3879912 ],
            "A": [ 3879908 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880496 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880460 ],
            "B": [ 3880004 ],
            "A": [ 3880030 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880508 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880013 ],
            "B": [ 3880008 ],
            "A": [ 3880496 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880488 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880165 ],
            "A": [ 3879997 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880511 ],
            "CLK": [  ],
            "D": [ 3880485 ],
            "C": [ 3880051 ],
            "B": [ 3880079 ],
            "A": [ 3880512 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880512 ],
            "CLK": [  ],
            "D": [ 3880077 ],
            "C": [ 3880074 ],
            "B": [ 3880099 ],
            "A": [ 3880101 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880515 ],
            "CLK": [  ],
            "D": [ 3880168 ],
            "C": [ 3880488 ],
            "B": [ 3880508 ],
            "A": [ 3880511 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880451 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880481 ],
            "B": [ 3880517 ],
            "A": [ 3880159 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F_I1_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879971 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880517 ],
            "B": [ 3879990 ],
            "A": [ 3880483 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880517 ],
            "CLK": [  ],
            "D": [ 3879993 ],
            "C": [ 3880082 ],
            "B": [ 3880143 ],
            "A": [ 3880151 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880445 ],
            "CLK": [  ],
            "D": [ 3879971 ],
            "C": [ 3880188 ],
            "B": [ 3880185 ],
            "A": [ 3880182 ]
          }
        },
        "scr.reset_DFFSE_Q_SET_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880447 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880445 ],
            "B": [ 3880451 ],
            "A": [ 3880515 ]
          }
        },
        "scr.sdin_DFFE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879987 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879969 ],
            "A": [ 3880502 ]
          }
        },
        "scr.sdin_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880527 ],
            "CLK": [  ],
            "D": [ 3879924 ],
            "C": [ 3880188 ],
            "B": [ 3880185 ],
            "A": [ 3880182 ]
          }
        },
        "scr.sdin_DFFE_Q_CE_LUT4_F_I3_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879924 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880502 ],
            "B": [ 3879969 ],
            "A": [ 3880505 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1110000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3879987 ],
            "Q": [ 3879904 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3880532 ],
            "C": [ 3879912 ],
            "B": [ 3880531 ],
            "A": [ 3880530 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880531 ],
            "CLK": [  ],
            "D": [ 3879908 ],
            "C": [ 3879916 ],
            "B": [ 3880207 ],
            "A": [ 3880267 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880530 ],
            "CLK": [  ],
            "D": [ 3879916 ],
            "C": [ 3879908 ],
            "B": [ 3880204 ],
            "A": [ 3880250 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111101011111100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880532 ],
            "CLK": [  ],
            "D": [ 3879916 ],
            "C": [ 3879912 ],
            "B": [ 3880537 ],
            "A": [ 3880536 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880536 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879908 ],
            "B": [ 3880220 ],
            "A": [ 3880282 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880537 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879908 ],
            "B": [ 3880235 ],
            "A": [ 3880298 ]
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880541 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880527 ],
            "B": [ 3879987 ],
            "A": [ 3880445 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880541 ],
            "Q": [ 3880182 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879919 ],
            "A": [ 3879969 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880541 ],
            "Q": [ 3880188 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3880550 ],
            "C": [ 3880185 ],
            "B": [ 3880182 ],
            "A": [ 3880188 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111110001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3880541 ],
            "Q": [ 3880185 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3880188 ],
            "C": [ 3880185 ],
            "B": [ 3880182 ],
            "A": [ 3880550 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880550 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880553 ],
            "A": [ 3879946 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT2_F_I1_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879939 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879946 ],
            "A": [ 3880553 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT2_F_I1_LUT2_I0_F_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881829 ],
            "CE": [ 3879933 ],
            "Q": [ 3879962 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3879962 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT2_F_I1_LUT2_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879955 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3879962 ],
            "A": [ 3879957 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT2_F_I1_LUT2_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879950 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3879952 ],
            "B": [ 3879962 ],
            "A": [ 3879957 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT2_F_I1_LUT2_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879935 ],
            "CLK": [  ],
            "D": [ 3879936 ],
            "C": [ 3879962 ],
            "B": [ 3879952 ],
            "A": [ 3879957 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT2_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880553 ],
            "CLK": [  ],
            "D": [ 3879962 ],
            "C": [ 3879952 ],
            "B": [ 3879957 ],
            "A": [ 3879936 ]
          }
        },
        "scr.state_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C2_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879965 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880188 ],
            "A": [ 3880185 ]
          }
        },
        "scr.state_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3879933 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880185 ],
            "B": [ 3880188 ],
            "A": [ 3880182 ]
          }
        },
        "scr.state_LUT3_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880192 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880188 ],
            "B": [ 3880185 ],
            "A": [ 3880182 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111000000010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880314 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3880584 ],
            "C": [ 3880582 ],
            "B": [ 3880581 ],
            "A": [ 3880580 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1100001110101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880243 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3880584 ],
            "C": [ 3878567 ],
            "B": [ 3880595 ],
            "A": [ 3880594 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880594 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878549 ],
            "B": [ 3880599 ],
            "A": [ 3880597 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880597 ],
            "CLK": [  ],
            "D": [ 3880610 ],
            "C": [ 3880608 ],
            "B": [ 3880604 ],
            "A": [ 3878542 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880604 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880613 ],
            "A": [ 3878567 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880610 ],
            "CLK": [  ],
            "D": [ 3880661 ],
            "C": [ 3878567 ],
            "B": [ 3880659 ],
            "A": [ 3878559 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880659 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878589 ],
            "A": [ 3880421 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880692 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878585 ],
            "A": [ 3878537 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880391 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880692 ],
            "A": [ 3880599 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880599 ],
            "CLK": [  ],
            "D": [ 3878537 ],
            "C": [ 3878567 ],
            "B": [ 3878589 ],
            "A": [ 3880713 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C12_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880713 ],
            "CLK": [  ],
            "D": [ 3878585 ],
            "C": [ 3878542 ],
            "B": [ 3878549 ],
            "A": [ 3878559 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101000000111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880595 ],
            "CLK": [  ],
            "D": [ 3878567 ],
            "C": [ 3880718 ],
            "B": [ 3880717 ],
            "A": [ 3880716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111110100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880717 ],
            "CLK": [  ],
            "D": [ 3880584 ],
            "C": [ 3880724 ],
            "B": [ 3880723 ],
            "A": [ 3880721 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880718 ],
            "CLK": [  ],
            "D": [ 3878542 ],
            "C": [ 3878567 ],
            "B": [ 3880391 ],
            "A": [ 3878559 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880716 ],
            "CLK": [  ],
            "D": [ 3880730 ],
            "C": [ 3880723 ],
            "B": [ 3880728 ],
            "A": [ 3880436 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880728 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880733 ],
            "A": [ 3878559 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880789 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878549 ],
            "B": [ 3880613 ],
            "A": [ 3880791 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001100001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880724 ],
            "CLK": [  ],
            "D": [ 3880584 ],
            "C": [ 3880733 ],
            "B": [ 3880794 ],
            "A": [ 3880692 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111000000010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880258 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3880584 ],
            "C": [ 3880800 ],
            "B": [ 3880799 ],
            "A": [ 3880798 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880800 ],
            "CLK": [  ],
            "D": [ 3880804 ],
            "C": [ 3880661 ],
            "B": [ 3880803 ],
            "A": [ 3880802 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010100001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880799 ],
            "CLK": [  ],
            "D": [ 3880661 ],
            "C": [ 3880692 ],
            "B": [ 3880807 ],
            "A": [ 3880806 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880806 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880811 ],
            "B": [ 3880810 ],
            "A": [ 3880809 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880809 ],
            "CLK": [  ],
            "D": [ 3880816 ],
            "C": [ 3880814 ],
            "B": [ 3880813 ],
            "A": [ 3880659 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880811 ],
            "CLK": [  ],
            "D": [ 3880828 ],
            "C": [ 3880827 ],
            "B": [ 3880822 ],
            "A": [ 3880406 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880810 ],
            "CLK": [  ],
            "D": [ 3880822 ],
            "C": [ 3880833 ],
            "B": [ 3880831 ],
            "A": [ 3880830 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_2_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880831 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880613 ],
            "B": [ 3880836 ],
            "A": [ 3880401 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880830 ],
            "CLK": [  ],
            "D": [ 3880871 ],
            "C": [ 3880836 ],
            "B": [ 3880869 ],
            "A": [ 3880356 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880813 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878589 ],
            "A": [ 3880419 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880874 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880836 ],
            "B": [ 3880813 ],
            "A": [ 3880814 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880876 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880836 ],
            "B": [ 3880659 ],
            "A": [ 3880878 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880880 ],
            "CLK": [  ],
            "D": [ 3878559 ],
            "C": [ 3880836 ],
            "B": [ 3880424 ],
            "A": [ 3880882 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880884 ],
            "CLK": [  ],
            "D": [ 3880886 ],
            "C": [ 3880874 ],
            "B": [ 3880880 ],
            "A": [ 3880876 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880890 ],
            "CLK": [  ],
            "D": [ 3878542 ],
            "C": [ 3880894 ],
            "B": [ 3880893 ],
            "A": [ 3880891 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT4_I0_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880894 ],
            "CLK": [  ],
            "D": [ 3880730 ],
            "C": [ 3880898 ],
            "B": [ 3880897 ],
            "A": [ 3880896 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT4_I0_F_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880891 ],
            "CLK": [  ],
            "D": [ 3880871 ],
            "C": [ 3880836 ],
            "B": [ 3880436 ],
            "A": [ 3880794 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT4_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880901 ],
            "CLK": [  ],
            "D": [ 3880692 ],
            "C": [ 3880890 ],
            "B": [ 3878549 ],
            "A": [ 3880884 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880903 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3880816 ],
            "B": [ 3880905 ],
            "A": [ 3880813 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880907 ],
            "CLK": [  ],
            "D": [ 3880822 ],
            "C": [ 3880909 ],
            "B": [ 3880869 ],
            "A": [ 3880794 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880911 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3880836 ],
            "B": [ 3880432 ],
            "A": [ 3880913 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_I0_F_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880915 ],
            "CLK": [  ],
            "D": [ 3880814 ],
            "C": [ 3880836 ],
            "B": [ 3880916 ],
            "A": [ 3880346 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880814 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878589 ],
            "B": [ 3880386 ],
            "A": [ 3880428 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I2_LUT3_F_I0_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880421 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880367 ],
            "A": [ 3880428 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I2_LUT3_F_I0_LUT2_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880413 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880330 ],
            "B": [ 3880356 ],
            "A": [ 3880367 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I2_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880428 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880356 ],
            "B": [ 3880330 ],
            "A": [ 3880346 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880807 ],
            "CLK": [  ],
            "D": [ 3880926 ],
            "C": [ 3880924 ],
            "B": [ 3880922 ],
            "A": [ 3880733 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880926 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880733 ],
            "B": [ 3880930 ],
            "A": [ 3880928 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880928 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880822 ],
            "B": [ 3880659 ],
            "A": [ 3880933 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880922 ],
            "CLK": [  ],
            "D": [ 3880935 ],
            "C": [ 3880836 ],
            "B": [ 3880608 ],
            "A": [ 3880869 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011101111110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880937 ],
            "CLK": [  ],
            "D": [ 3878567 ],
            "C": [ 3880401 ],
            "B": [ 3880398 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I2_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880924 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3880941 ],
            "B": [ 3880939 ],
            "A": [ 3880424 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I2_LUT4_F_1_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880939 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878567 ],
            "A": [ 3880367 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I2_LUT4_F_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880941 ],
            "CLK": [  ],
            "D": [ 3880403 ],
            "C": [ 3878589 ],
            "B": [ 3878567 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880798 ],
            "CLK": [  ],
            "D": [ 3880901 ],
            "C": [ 3880947 ],
            "B": [ 3880946 ],
            "A": [ 3880945 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110011111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880803 ],
            "CLK": [  ],
            "D": [ 3880836 ],
            "C": [ 3880733 ],
            "B": [ 3880950 ],
            "A": [ 3880949 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880802 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3880954 ],
            "B": [ 3880953 ],
            "A": [ 3880952 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880952 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880604 ],
            "B": [ 3880896 ],
            "A": [ 3880659 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880954 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880822 ],
            "B": [ 3880436 ],
            "A": [ 3880389 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880953 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880816 ],
            "B": [ 3880814 ],
            "A": [ 3880913 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880804 ],
            "CLK": [  ],
            "D": [ 3880661 ],
            "C": [ 3880961 ],
            "B": [ 3880960 ],
            "A": [ 3880959 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880959 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3880966 ],
            "B": [ 3880964 ],
            "A": [ 3880897 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880961 ],
            "CLK": [  ],
            "D": [ 3880973 ],
            "C": [ 3880972 ],
            "B": [ 3880970 ],
            "A": [ 3880613 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880973 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880733 ],
            "B": [ 3880822 ],
            "A": [ 3880389 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880972 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880816 ],
            "B": [ 3880871 ],
            "A": [ 3880432 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010101100010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880970 ],
            "CLK": [  ],
            "D": [ 3880977 ],
            "C": [ 3880386 ],
            "B": [ 3880898 ],
            "A": [ 3880836 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880897 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880413 ],
            "A": [ 3880980 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880982 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878589 ],
            "B": [ 3880413 ],
            "A": [ 3880421 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111100010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880966 ],
            "CLK": [  ],
            "D": [ 3880836 ],
            "C": [ 3880424 ],
            "B": [ 3880882 ],
            "A": [ 3880436 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880950 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3880985 ],
            "B": [ 3880424 ],
            "A": [ 3880794 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010100001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880949 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3880389 ],
            "B": [ 3880432 ],
            "A": [ 3880386 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880985 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880913 ],
            "B": [ 3880659 ],
            "A": [ 3880896 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I2_LUT3_F_I2_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880989 ],
            "CLK": [  ],
            "D": [ 3880836 ],
            "C": [ 3880913 ],
            "B": [ 3880991 ],
            "A": [ 3880419 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000111111101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880273 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3880584 ],
            "C": [ 3880995 ],
            "B": [ 3880994 ],
            "A": [ 3880993 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880994 ],
            "CLK": [  ],
            "D": [ 3880998 ],
            "C": [ 3880661 ],
            "B": [ 3880997 ],
            "A": [ 3880692 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000000010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880995 ],
            "CLK": [  ],
            "D": [ 3880661 ],
            "C": [ 3881003 ],
            "B": [ 3881002 ],
            "A": [ 3881001 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881003 ],
            "CLK": [  ],
            "D": [ 3881011 ],
            "C": [ 3881010 ],
            "B": [ 3881006 ],
            "A": [ 3880728 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010100001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881002 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3880733 ],
            "B": [ 3881015 ],
            "A": [ 3881013 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881013 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880836 ],
            "B": [ 3880982 ],
            "A": [ 3881017 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881020 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880836 ],
            "A": [ 3881017 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT2_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881024 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880966 ],
            "B": [ 3880836 ],
            "A": [ 3880982 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT2_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881006 ],
            "CLK": [  ],
            "D": [ 3880413 ],
            "C": [ 3878589 ],
            "B": [ 3878567 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881017 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880413 ],
            "B": [ 3878589 ],
            "A": [ 3880346 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881029 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880836 ],
            "B": [ 3880411 ],
            "A": [ 3881017 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880730 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880613 ],
            "A": [ 3878549 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881032 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880733 ],
            "B": [ 3881034 ],
            "A": [ 3881033 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881033 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881037 ],
            "B": [ 3880436 ],
            "A": [ 3880909 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881034 ],
            "CLK": [  ],
            "D": [ 3880411 ],
            "C": [ 3880613 ],
            "B": [ 3881040 ],
            "A": [ 3880409 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881042 ],
            "CLK": [  ],
            "D": [ 3880893 ],
            "C": [ 3880966 ],
            "B": [ 3881020 ],
            "A": [ 3881043 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880893 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880613 ],
            "A": [ 3880733 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881043 ],
            "CLK": [  ],
            "D": [ 3880409 ],
            "C": [ 3880391 ],
            "B": [ 3878567 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881015 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880413 ],
            "A": [ 3881048 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111001100000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881050 ],
            "CLK": [  ],
            "D": [ 3880432 ],
            "C": [ 3880836 ],
            "B": [ 3880413 ],
            "A": [ 3881052 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010100001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881059 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3880733 ],
            "B": [ 3881015 ],
            "A": [ 3881050 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881061 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880661 ],
            "B": [ 3881062 ],
            "A": [ 3881059 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881064 ],
            "CLK": [  ],
            "D": [ 3881066 ],
            "C": [ 3881065 ],
            "B": [ 3881006 ],
            "A": [ 3880613 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT3_I0_F_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881066 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880733 ],
            "B": [ 3881068 ],
            "A": [ 3880989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT3_I0_F_LUT4_F_I2_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881068 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880613 ],
            "B": [ 3881071 ],
            "A": [ 3881052 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT3_I0_F_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000111110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881065 ],
            "CLK": [  ],
            "D": [ 3880836 ],
            "C": [ 3881075 ],
            "B": [ 3880933 ],
            "A": [ 3880659 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881062 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3881078 ],
            "B": [ 3880964 ],
            "A": [ 3881077 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881011 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3881080 ],
            "B": [ 3880403 ],
            "A": [ 3880604 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881010 ],
            "CLK": [  ],
            "D": [ 3881086 ],
            "C": [ 3880733 ],
            "B": [ 3881085 ],
            "A": [ 3881083 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881088 ],
            "CLK": [  ],
            "D": [ 3881090 ],
            "C": [ 3880836 ],
            "B": [ 3880871 ],
            "A": [ 3880794 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881085 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3878567 ],
            "B": [ 3880882 ],
            "A": [ 3880982 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881086 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881090 ],
            "A": [ 3881093 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881095 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880822 ],
            "B": [ 3881093 ],
            "A": [ 3880733 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0_LUT3_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881098 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880661 ],
            "B": [ 3880730 ],
            "A": [ 3881100 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0_LUT3_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881102 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3881104 ],
            "B": [ 3880613 ],
            "A": [ 3881103 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0_LUT3_I1_F_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881103 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880898 ],
            "B": [ 3880980 ],
            "A": [ 3881106 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0_LUT3_I1_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881104 ],
            "CLK": [  ],
            "D": [ 3880604 ],
            "C": [ 3881052 ],
            "B": [ 3881115 ],
            "A": [ 3881109 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011010011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881093 ],
            "CLK": [  ],
            "D": [ 3880413 ],
            "C": [ 3880346 ],
            "B": [ 3878589 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881118 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880933 ],
            "A": [ 3880604 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001100000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881080 ],
            "CLK": [  ],
            "D": [ 3880836 ],
            "C": [ 3880613 ],
            "B": [ 3881120 ],
            "A": [ 3881075 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881120 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878589 ],
            "B": [ 3880403 ],
            "A": [ 3880421 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881123 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3881080 ],
            "B": [ 3881118 ],
            "A": [ 3880941 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT4_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881083 ],
            "CLK": [  ],
            "D": [ 3880836 ],
            "C": [ 3881126 ],
            "B": [ 3880933 ],
            "A": [ 3880608 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT4_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880935 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3881006 ],
            "B": [ 3881071 ],
            "A": [ 3881052 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT4_I1_F_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881129 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3881132 ],
            "B": [ 3880613 ],
            "A": [ 3881130 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880993 ],
            "CLK": [  ],
            "D": [ 3880661 ],
            "C": [ 3881136 ],
            "B": [ 3881135 ],
            "A": [ 3881134 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881135 ],
            "CLK": [  ],
            "D": [ 3880692 ],
            "C": [ 3881139 ],
            "B": [ 3880613 ],
            "A": [ 3881138 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881136 ],
            "CLK": [  ],
            "D": [ 3881143 ],
            "C": [ 3880733 ],
            "B": [ 3881142 ],
            "A": [ 3881141 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881139 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880733 ],
            "B": [ 3880604 ],
            "A": [ 3880878 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100101111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880878 ],
            "CLK": [  ],
            "D": [ 3880416 ],
            "C": [ 3880356 ],
            "B": [ 3878589 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880403 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880416 ],
            "A": [ 3880356 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880882 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878589 ],
            "B": [ 3880416 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880869 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880416 ],
            "B": [ 3880391 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881150 ],
            "CLK": [  ],
            "D": [ 3880822 ],
            "C": [ 3880878 ],
            "B": [ 3880428 ],
            "A": [ 3881052 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0_LUT4_I2_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880896 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880403 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0_LUT4_I2_F_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880723 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880346 ],
            "A": [ 3880916 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001100000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881138 ],
            "CLK": [  ],
            "D": [ 3880836 ],
            "C": [ 3880909 ],
            "B": [ 3880794 ],
            "A": [ 3880436 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880909 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878589 ],
            "B": [ 3880403 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111100000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880997 ],
            "CLK": [  ],
            "D": [ 3881157 ],
            "C": [ 3880733 ],
            "B": [ 3881156 ],
            "A": [ 3880599 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880998 ],
            "CLK": [  ],
            "D": [ 3880692 ],
            "C": [ 3881160 ],
            "B": [ 3880733 ],
            "A": [ 3881159 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881160 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3880733 ],
            "B": [ 3881029 ],
            "A": [ 3881163 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881159 ],
            "CLK": [  ],
            "D": [ 3881167 ],
            "C": [ 3880886 ],
            "B": [ 3881166 ],
            "A": [ 3881020 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881166 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880905 ],
            "A": [ 3880980 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880905 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880367 ],
            "A": [ 3880419 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I1_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880913 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878589 ],
            "A": [ 3880905 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I1_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880933 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880905 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I1_LUT2_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880608 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880421 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I1_LUT2_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881126 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878589 ],
            "B": [ 3880416 ],
            "A": [ 3880991 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I1_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001111100010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881075 ],
            "CLK": [  ],
            "D": [ 3878589 ],
            "C": [ 3880391 ],
            "B": [ 3880905 ],
            "A": [ 3880421 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881177 ],
            "CLK": [  ],
            "D": [ 3881166 ],
            "C": [ 3880836 ],
            "B": [ 3880869 ],
            "A": [ 3880356 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_I3_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881179 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880991 ],
            "A": [ 3880980 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_I3_F_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881181 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881177 ],
            "A": [ 3881179 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_I3_F_LUT2_I0_F_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881001 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3881184 ],
            "B": [ 3881181 ],
            "A": [ 3880886 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_I3_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880930 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880613 ],
            "B": [ 3880896 ],
            "A": [ 3881179 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_I3_F_LUT3_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880827 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880733 ],
            "B": [ 3880403 ],
            "A": [ 3878559 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881167 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3880413 ],
            "B": [ 3880346 ],
            "A": [ 3881048 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881163 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880413 ],
            "B": [ 3880346 ],
            "A": [ 3881048 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881134 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3880733 ],
            "B": [ 3881190 ],
            "A": [ 3881163 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881157 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880930 ],
            "A": [ 3880827 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111101010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881156 ],
            "CLK": [  ],
            "D": [ 3878559 ],
            "C": [ 3881197 ],
            "B": [ 3881196 ],
            "A": [ 3881194 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881194 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880424 ],
            "A": [ 3880882 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881197 ],
            "CLK": [  ],
            "D": [ 3878567 ],
            "C": [ 3880432 ],
            "B": [ 3878559 ],
            "A": [ 3880916 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880916 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878589 ],
            "B": [ 3880413 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110101000110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881202 ],
            "CLK": [  ],
            "D": [ 3880432 ],
            "C": [ 3880836 ],
            "B": [ 3880413 ],
            "A": [ 3881194 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0_LUT4_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880946 ],
            "CLK": [  ],
            "D": [ 3878549 ],
            "C": [ 3881204 ],
            "B": [ 3878559 ],
            "A": [ 3881202 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881196 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878567 ],
            "B": [ 3878589 ],
            "A": [ 3881206 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881208 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878589 ],
            "B": [ 3880421 ],
            "A": [ 3880416 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881206 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880367 ],
            "B": [ 3880419 ],
            "A": [ 3880428 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111000001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880288 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3880584 ],
            "C": [ 3881213 ],
            "B": [ 3881212 ],
            "A": [ 3881211 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881211 ],
            "CLK": [  ],
            "D": [ 3880692 ],
            "C": [ 3881217 ],
            "B": [ 3881216 ],
            "A": [ 3881215 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110000000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881213 ],
            "CLK": [  ],
            "D": [ 3881221 ],
            "C": [ 3880661 ],
            "B": [ 3881220 ],
            "A": [ 3881219 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881220 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881184 ],
            "B": [ 3880886 ],
            "A": [ 3881223 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011101011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881221 ],
            "CLK": [  ],
            "D": [ 3880661 ],
            "C": [ 3880733 ],
            "B": [ 3881226 ],
            "A": [ 3881225 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000000010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C10_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881219 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3881024 ],
            "B": [ 3881020 ],
            "A": [ 3881006 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881212 ],
            "CLK": [  ],
            "D": [ 3880692 ],
            "C": [ 3880661 ],
            "B": [ 3881230 ],
            "A": [ 3881229 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881229 ],
            "CLK": [  ],
            "D": [ 3881042 ],
            "C": [ 3881032 ],
            "B": [ 3881029 ],
            "A": [ 3880730 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881230 ],
            "CLK": [  ],
            "D": [ 3881123 ],
            "C": [ 3881129 ],
            "B": [ 3880935 ],
            "A": [ 3881083 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881217 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881235 ],
            "A": [ 3881234 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881235 ],
            "CLK": [  ],
            "D": [ 3880661 ],
            "C": [ 3881237 ],
            "B": [ 3880733 ],
            "A": [ 3880924 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881234 ],
            "CLK": [  ],
            "D": [ 3881240 ],
            "C": [ 3881071 ],
            "B": [ 3881239 ],
            "A": [ 3880613 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F_I0_LUT4_F_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881240 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3880613 ],
            "B": [ 3878567 ],
            "A": [ 3880659 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F_I0_LUT4_F_1_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881239 ],
            "CLK": [  ],
            "D": [ 3880836 ],
            "C": [ 3880909 ],
            "B": [ 3880869 ],
            "A": [ 3880794 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F_I0_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881237 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3881196 ],
            "B": [ 3880836 ],
            "A": [ 3881208 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111101000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881215 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3881247 ],
            "B": [ 3881246 ],
            "A": [ 3881245 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881216 ],
            "CLK": [  ],
            "D": [ 3880661 ],
            "C": [ 3880822 ],
            "B": [ 3880733 ],
            "A": [ 3881249 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881249 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880436 ],
            "A": [ 3880723 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001000100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880213 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3880584 ],
            "C": [ 3881254 ],
            "B": [ 3881253 ],
            "A": [ 3881252 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881253 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881098 ],
            "B": [ 3881256 ],
            "A": [ 3880733 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881256 ],
            "CLK": [  ],
            "D": [ 3881109 ],
            "C": [ 3880604 ],
            "B": [ 3878589 ],
            "A": [ 3880816 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880816 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878567 ],
            "B": [ 3878559 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1_LUT4_F_I0_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000001110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881260 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3881264 ],
            "B": [ 3880816 ],
            "A": [ 3881262 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1_LUT4_F_I0_LUT4_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880661 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878542 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1_LUT4_F_I0_LUT4_I1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881262 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880346 ],
            "A": [ 3881267 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1_LUT4_F_I0_LUT4_I1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880980 ],
            "CLK": [  ],
            "D": [ 3878567 ],
            "C": [ 3878589 ],
            "B": [ 3880599 ],
            "A": [ 3880692 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100010011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881254 ],
            "CLK": [  ],
            "D": [ 3880692 ],
            "C": [ 3881272 ],
            "B": [ 3881271 ],
            "A": [ 3881270 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881252 ],
            "CLK": [  ],
            "D": [ 3880661 ],
            "C": [ 3881278 ],
            "B": [ 3881276 ],
            "A": [ 3881274 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881274 ],
            "CLK": [  ],
            "D": [ 3881281 ],
            "C": [ 3880836 ],
            "B": [ 3881052 ],
            "A": [ 3880613 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881278 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3881287 ],
            "B": [ 3881286 ],
            "A": [ 3881285 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881285 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880613 ],
            "B": [ 3880346 ],
            "A": [ 3881290 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881292 ],
            "CLK": [  ],
            "D": [ 3881294 ],
            "C": [ 3881285 ],
            "B": [ 3880836 ],
            "A": [ 3880871 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_I2_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881297 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880613 ],
            "A": [ 3881299 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_I2_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880871 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878589 ],
            "B": [ 3880406 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_I2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011000000111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881090 ],
            "CLK": [  ],
            "D": [ 3878559 ],
            "C": [ 3880391 ],
            "B": [ 3880413 ],
            "A": [ 3878567 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881286 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881040 ],
            "A": [ 3881303 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881303 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881262 ],
            "A": [ 3881115 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I0_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881306 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881303 ],
            "B": [ 3878567 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I0_LUT3_I2_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881309 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878589 ],
            "B": [ 3878567 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I0_LUT3_I2_F_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881313 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3881306 ],
            "B": [ 3881309 ],
            "A": [ 3881281 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881040 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878567 ],
            "B": [ 3878589 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881287 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881297 ],
            "B": [ 3881048 ],
            "A": [ 3881109 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111101000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881272 ],
            "CLK": [  ],
            "D": [ 3881320 ],
            "C": [ 3881319 ],
            "B": [ 3881318 ],
            "A": [ 3881317 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881271 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3880733 ],
            "B": [ 3881323 ],
            "A": [ 3881322 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881322 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880661 ],
            "B": [ 3881327 ],
            "A": [ 3881325 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881327 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881330 ],
            "B": [ 3881048 ],
            "A": [ 3881109 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010101010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881325 ],
            "CLK": [  ],
            "D": [ 3881052 ],
            "C": [ 3880836 ],
            "B": [ 3881267 ],
            "A": [ 3881281 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881333 ],
            "CLK": [  ],
            "D": [ 3881338 ],
            "C": [ 3881335 ],
            "B": [ 3880613 ],
            "A": [ 3881327 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_I0_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881340 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881341 ],
            "B": [ 3878549 ],
            "A": [ 3881333 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_I0_F_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881343 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3881347 ],
            "B": [ 3881346 ],
            "A": [ 3881345 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_I0_F_LUT3_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881349 ],
            "CLK": [  ],
            "D": [ 3880661 ],
            "C": [ 3880692 ],
            "B": [ 3880733 ],
            "A": [ 3881260 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881341 ],
            "CLK": [  ],
            "D": [ 3881353 ],
            "C": [ 3881352 ],
            "B": [ 3881351 ],
            "A": [ 3881276 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881323 ],
            "CLK": [  ],
            "D": [ 3881356 ],
            "C": [ 3881355 ],
            "B": [ 3881048 ],
            "A": [ 3881281 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881355 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880661 ],
            "B": [ 3881360 ],
            "A": [ 3881358 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881364 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880613 ],
            "B": [ 3881358 ],
            "A": [ 3881360 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881358 ],
            "CLK": [  ],
            "D": [ 3878567 ],
            "C": [ 3881366 ],
            "B": [ 3878589 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881366 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880367 ],
            "A": [ 3881369 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881353 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881366 ],
            "A": [ 3880822 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT2_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881276 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880733 ],
            "B": [ 3878559 ],
            "A": [ 3881100 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT2_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0110000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881352 ],
            "CLK": [  ],
            "D": [ 3880816 ],
            "C": [ 3881374 ],
            "B": [ 3880367 ],
            "A": [ 3881052 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT2_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881351 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3881360 ],
            "B": [ 3881267 ],
            "A": [ 3881040 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881377 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878567 ],
            "B": [ 3881366 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881379 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3881377 ],
            "B": [ 3881360 ],
            "A": [ 3880613 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_LUT4_I2_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881381 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881383 ],
            "B": [ 3881052 ],
            "A": [ 3881106 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_LUT4_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881385 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3881388 ],
            "B": [ 3880836 ],
            "A": [ 3881387 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881356 ],
            "CLK": [  ],
            "D": [ 3880661 ],
            "C": [ 3881392 ],
            "B": [ 3881309 ],
            "A": [ 3881390 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881390 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881395 ],
            "A": [ 3881394 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881270 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3880613 ],
            "B": [ 3881398 ],
            "A": [ 3881397 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881397 ],
            "CLK": [  ],
            "D": [ 3881267 ],
            "C": [ 3881048 ],
            "B": [ 3881106 ],
            "A": [ 3880661 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000010111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881398 ],
            "CLK": [  ],
            "D": [ 3881404 ],
            "C": [ 3881403 ],
            "B": [ 3881402 ],
            "A": [ 3881401 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881106 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880367 ],
            "A": [ 3881374 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881330 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881267 ],
            "B": [ 3878589 ],
            "A": [ 3878567 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881048 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880391 ],
            "B": [ 3878567 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0100111101000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880226 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3881412 ],
            "C": [ 3881411 ],
            "B": [ 3881410 ],
            "A": [ 3881409 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881409 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880661 ],
            "B": [ 3881415 ],
            "A": [ 3881414 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881414 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3881419 ],
            "B": [ 3880604 ],
            "A": [ 3881418 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881415 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3881292 ],
            "B": [ 3881297 ],
            "A": [ 3881100 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880791 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881262 ],
            "A": [ 3880980 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881418 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881395 ],
            "B": [ 3880391 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881369 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881374 ],
            "A": [ 3881395 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881115 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880367 ],
            "A": [ 3881395 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_1_F_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881100 ],
            "CLK": [  ],
            "D": [ 3881115 ],
            "C": [ 3880391 ],
            "B": [ 3878567 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_1_F_LUT4_I3_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881427 ],
            "CLK": [  ],
            "D": [ 3881115 ],
            "C": [ 3878589 ],
            "B": [ 3878567 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_1_F_LUT4_I3_1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881392 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878567 ],
            "A": [ 3881267 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_1_F_LUT4_I3_1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011000000111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881430 ],
            "CLK": [  ],
            "D": [ 3878559 ],
            "C": [ 3880391 ],
            "B": [ 3881267 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_1_F_LUT4_I3_1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881360 ],
            "CLK": [  ],
            "D": [ 3881109 ],
            "C": [ 3878589 ],
            "B": [ 3878567 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_I1_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881109 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881374 ],
            "A": [ 3880367 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_I1_LUT2_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880836 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878567 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_I1_LUT2_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881267 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880356 ],
            "B": [ 3880330 ],
            "A": [ 3880367 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_I1_LUT2_I1_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880613 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878559 ],
            "B": [ 3880599 ],
            "A": [ 3880692 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881374 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880346 ],
            "B": [ 3880330 ],
            "A": [ 3880356 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881281 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881395 ],
            "A": [ 3880367 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I1_F_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010100110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881383 ],
            "CLK": [  ],
            "D": [ 3878589 ],
            "C": [ 3880391 ],
            "B": [ 3881281 ],
            "A": [ 3881109 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I1_F_LUT4_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881052 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878589 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I1_F_LUT4_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881394 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880346 ],
            "B": [ 3880354 ],
            "A": [ 3880330 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I1_F_LUT4_I1_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880822 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880391 ],
            "B": [ 3878559 ],
            "A": [ 3878567 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881395 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880356 ],
            "B": [ 3880346 ],
            "A": [ 3880330 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101111100001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881444 ],
            "CLK": [  ],
            "D": [ 3878567 ],
            "C": [ 3878589 ],
            "B": [ 3881394 ],
            "A": [ 3881267 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111001100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881446 ],
            "CLK": [  ],
            "D": [ 3878567 ],
            "C": [ 3881444 ],
            "B": [ 3880613 ],
            "A": [ 3881418 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881320 ],
            "CLK": [  ],
            "D": [ 3880661 ],
            "C": [ 3880733 ],
            "B": [ 3881446 ],
            "A": [ 3881345 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881318 ],
            "CLK": [  ],
            "D": [ 3880789 ],
            "C": [ 3880661 ],
            "B": [ 3880728 ],
            "A": [ 3881109 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881317 ],
            "CLK": [  ],
            "D": [ 3881379 ],
            "C": [ 3881385 ],
            "B": [ 3880836 ],
            "A": [ 3881381 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1_F_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881319 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3881452 ],
            "B": [ 3881451 ],
            "A": [ 3881313 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1_F_LUT4_F_2_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881451 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881299 ],
            "A": [ 3880791 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1_F_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881452 ],
            "CLK": [  ],
            "D": [ 3881430 ],
            "C": [ 3881427 ],
            "B": [ 3881360 ],
            "A": [ 3881392 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881456 ],
            "CLK": [  ],
            "D": [ 3880836 ],
            "C": [ 3881418 ],
            "B": [ 3881387 ],
            "A": [ 3881262 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881459 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881281 ],
            "A": [ 3881052 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881461 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880613 ],
            "B": [ 3881309 ],
            "A": [ 3881462 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881462 ],
            "CLK": [  ],
            "D": [ 3880367 ],
            "C": [ 3880330 ],
            "B": [ 3880356 ],
            "A": [ 3880346 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_F_I0_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881465 ],
            "CLK": [  ],
            "D": [ 3881052 ],
            "C": [ 3880836 ],
            "B": [ 3881267 ],
            "A": [ 3881462 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_F_I0_LUT4_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881467 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881290 ],
            "A": [ 3881281 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_F_I0_LUT4_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111110111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881469 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3881467 ],
            "B": [ 3881338 ],
            "A": [ 3881465 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881471 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881461 ],
            "B": [ 3881456 ],
            "A": [ 3881459 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881473 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881402 ],
            "B": [ 3880613 ],
            "A": [ 3881403 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881387 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878589 ],
            "A": [ 3881267 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881419 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3881477 ],
            "B": [ 3880836 ],
            "A": [ 3881476 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881476 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881479 ],
            "B": [ 3881052 ],
            "A": [ 3881262 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F_I0_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881479 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880406 ],
            "B": [ 3880391 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F_I0_LUT3_F_I2_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881482 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880836 ],
            "B": [ 3880916 ],
            "A": [ 3881479 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F_I0_LUT3_F_I2_LUT3_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880947 ],
            "CLK": [  ],
            "D": [ 3878542 ],
            "C": [ 3880728 ],
            "B": [ 3880966 ],
            "A": [ 3881482 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F_I0_LUT3_F_I2_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881204 ],
            "CLK": [  ],
            "D": [ 3880972 ],
            "C": [ 3880822 ],
            "B": [ 3881479 ],
            "A": [ 3880916 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010111110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881477 ],
            "CLK": [  ],
            "D": [ 3881052 ],
            "C": [ 3880836 ],
            "B": [ 3881281 ],
            "A": [ 3881109 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881412 ],
            "CLK": [  ],
            "D": [ 3880584 ],
            "C": [ 3881488 ],
            "B": [ 3880692 ],
            "A": [ 3881487 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881411 ],
            "CLK": [  ],
            "D": [ 3881492 ],
            "C": [ 3880661 ],
            "B": [ 3881491 ],
            "A": [ 3881490 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881491 ],
            "CLK": [  ],
            "D": [ 3881495 ],
            "C": [ 3880733 ],
            "B": [ 3881494 ],
            "A": [ 3880613 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881492 ],
            "CLK": [  ],
            "D": [ 3880692 ],
            "C": [ 3881499 ],
            "B": [ 3881498 ],
            "A": [ 3881497 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881498 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880733 ],
            "A": [ 3881364 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881497 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881502 ],
            "B": [ 3881309 ],
            "A": [ 3881109 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881502 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3880836 ],
            "B": [ 3881504 ],
            "A": [ 3881387 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881504 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881115 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881499 ],
            "CLK": [  ],
            "D": [ 3880789 ],
            "C": [ 3880822 ],
            "B": [ 3880733 ],
            "A": [ 3881507 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881507 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881052 ],
            "B": [ 3881115 ],
            "A": [ 3881106 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881490 ],
            "CLK": [  ],
            "D": [ 3880692 ],
            "C": [ 3881512 ],
            "B": [ 3880733 ],
            "A": [ 3881510 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881510 ],
            "CLK": [  ],
            "D": [ 3881520 ],
            "C": [ 3881519 ],
            "B": [ 3881518 ],
            "A": [ 3881515 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881522 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881524 ],
            "B": [ 3881299 ],
            "A": [ 3881294 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881524 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878589 ],
            "B": [ 3881526 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT3_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881526 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880344 ],
            "A": [ 3880330 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT3_F_I1_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881388 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881526 ],
            "B": [ 3878567 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT3_F_I1_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881530 ],
            "CLK": [  ],
            "D": [ 3881526 ],
            "C": [ 3878589 ],
            "B": [ 3878567 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111110110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881532 ],
            "CLK": [  ],
            "D": [ 3881504 ],
            "C": [ 3881524 ],
            "B": [ 3881534 ],
            "A": [ 3880836 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT4_I2_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881537 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880613 ],
            "A": [ 3881388 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT4_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881539 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3881530 ],
            "B": [ 3880836 ],
            "A": [ 3881541 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT4_I2_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881543 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3881539 ],
            "B": [ 3881537 ],
            "A": [ 3881532 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881515 ],
            "CLK": [  ],
            "D": [ 3881369 ],
            "C": [ 3880391 ],
            "B": [ 3878567 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I3_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881546 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878589 ],
            "B": [ 3878567 ],
            "A": [ 3881369 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I3_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881299 ],
            "CLK": [  ],
            "D": [ 3878567 ],
            "C": [ 3881281 ],
            "B": [ 3878589 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I3_LUT3_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881290 ],
            "CLK": [  ],
            "D": [ 3881267 ],
            "C": [ 3880391 ],
            "B": [ 3878567 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I3_LUT3_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881264 ],
            "CLK": [  ],
            "D": [ 3881546 ],
            "C": [ 3881299 ],
            "B": [ 3880791 ],
            "A": [ 3881290 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881519 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881115 ],
            "B": [ 3878567 ],
            "A": [ 3881552 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881520 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880613 ],
            "B": [ 3880836 ],
            "A": [ 3881541 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881494 ],
            "CLK": [  ],
            "D": [ 3881052 ],
            "C": [ 3880836 ],
            "B": [ 3881556 ],
            "A": [ 3881534 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881495 ],
            "CLK": [  ],
            "D": [ 3881558 ],
            "C": [ 3880816 ],
            "B": [ 3881262 ],
            "A": [ 3881387 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881558 ],
            "CLK": [  ],
            "D": [ 3878559 ],
            "C": [ 3881290 ],
            "B": [ 3881552 ],
            "A": [ 3878567 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881534 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881374 ],
            "A": [ 3881115 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000011101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881556 ],
            "CLK": [  ],
            "D": [ 3880836 ],
            "C": [ 3881267 ],
            "B": [ 3878589 ],
            "A": [ 3881281 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881410 ],
            "CLK": [  ],
            "D": [ 3880584 ],
            "C": [ 3881098 ],
            "B": [ 3881102 ],
            "A": [ 3881095 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881488 ],
            "CLK": [  ],
            "D": [ 3880661 ],
            "C": [ 3881565 ],
            "B": [ 3881564 ],
            "A": [ 3880733 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881487 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3881569 ],
            "B": [ 3881568 ],
            "A": [ 3881567 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881567 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881335 ],
            "A": [ 3881518 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881518 ],
            "CLK": [  ],
            "D": [ 3880836 ],
            "C": [ 3881052 ],
            "B": [ 3881374 ],
            "A": [ 3881572 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881338 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881574 ],
            "B": [ 3881392 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881335 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880613 ],
            "B": [ 3880836 ],
            "A": [ 3881267 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881574 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881281 ],
            "A": [ 3880980 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F_I2_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881402 ],
            "CLK": [  ],
            "D": [ 3881574 ],
            "C": [ 3881290 ],
            "B": [ 3881360 ],
            "A": [ 3880661 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F_I2_LUT4_I3_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881404 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880661 ],
            "B": [ 3880836 ],
            "A": [ 3881267 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F_I2_LUT4_I3_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881401 ],
            "CLK": [  ],
            "D": [ 3880836 ],
            "C": [ 3881052 ],
            "B": [ 3881106 ],
            "A": [ 3881262 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F_I2_LUT4_I3_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881403 ],
            "CLK": [  ],
            "D": [ 3880836 ],
            "C": [ 3881052 ],
            "B": [ 3881109 ],
            "A": [ 3881262 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881569 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881582 ],
            "B": [ 3881541 ],
            "A": [ 3880613 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881541 ],
            "CLK": [  ],
            "D": [ 3878589 ],
            "C": [ 3880391 ],
            "B": [ 3881369 ],
            "A": [ 3881534 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881582 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3881330 ],
            "B": [ 3880836 ],
            "A": [ 3881585 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881587 ],
            "CLK": [  ],
            "D": [ 3881335 ],
            "C": [ 3880836 ],
            "B": [ 3881585 ],
            "A": [ 3881109 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881589 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3880836 ],
            "B": [ 3881303 ],
            "A": [ 3881109 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881591 ],
            "CLK": [  ],
            "D": [ 3880661 ],
            "C": [ 3880733 ],
            "B": [ 3881587 ],
            "A": [ 3881589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110011110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881593 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3881515 ],
            "B": [ 3881330 ],
            "A": [ 3881522 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881595 ],
            "CLK": [  ],
            "D": [ 3880661 ],
            "C": [ 3881543 ],
            "B": [ 3881597 ],
            "A": [ 3881596 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_F_1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881597 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881599 ],
            "A": [ 3881276 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_F_1_I0_LUT2_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C7_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881599 ],
            "CLK": [  ],
            "D": [ 3880816 ],
            "C": [ 3881052 ],
            "B": [ 3881267 ],
            "A": [ 3881394 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880582 ],
            "CLK": [  ],
            "D": [ 3881595 ],
            "C": [ 3881591 ],
            "B": [ 3881593 ],
            "A": [ 3880733 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880584 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878585 ],
            "A": [ 3880599 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011101000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880580 ],
            "CLK": [  ],
            "D": [ 3881349 ],
            "C": [ 3880692 ],
            "B": [ 3881340 ],
            "A": [ 3881343 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880581 ],
            "CLK": [  ],
            "D": [ 3880661 ],
            "C": [ 3881606 ],
            "B": [ 3880692 ],
            "A": [ 3881605 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881568 ],
            "CLK": [  ],
            "D": [ 3881610 ],
            "C": [ 3881608 ],
            "B": [ 3881459 ],
            "A": [ 3880836 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881608 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880613 ],
            "B": [ 3881040 ],
            "A": [ 3881109 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881610 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881427 ],
            "A": [ 3881360 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881614 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3881546 ],
            "B": [ 3880836 ],
            "A": [ 3881541 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881596 ],
            "CLK": [  ],
            "D": [ 3881614 ],
            "C": [ 3881610 ],
            "B": [ 3880613 ],
            "A": [ 3881515 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111101000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881564 ],
            "CLK": [  ],
            "D": [ 3881618 ],
            "C": [ 3881617 ],
            "B": [ 3880613 ],
            "A": [ 3881552 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881565 ],
            "CLK": [  ],
            "D": [ 3880692 ],
            "C": [ 3880733 ],
            "B": [ 3881620 ],
            "A": [ 3881512 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881620 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878559 ],
            "B": [ 3880980 ],
            "A": [ 3881534 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881512 ],
            "CLK": [  ],
            "D": [ 3881534 ],
            "C": [ 3880391 ],
            "B": [ 3878559 ],
            "A": [ 3878567 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881552 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878589 ],
            "B": [ 3881572 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I1_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881585 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881572 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110110011001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881572 ],
            "CLK": [  ],
            "D": [ 3880346 ],
            "C": [ 3880356 ],
            "B": [ 3880330 ],
            "A": [ 3880367 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881627 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881364 ],
            "B": [ 3881552 ],
            "A": [ 3878567 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881629 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880836 ],
            "B": [ 3881552 ],
            "A": [ 3881109 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_1_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881631 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881100 ],
            "A": [ 3880791 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_1_F_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C5_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881294 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881374 ],
            "A": [ 3881040 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_1_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881346 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3881629 ],
            "B": [ 3881631 ],
            "A": [ 3881294 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_1_F_LUT4_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880733 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878549 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_1_F_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C4_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881347 ],
            "CLK": [  ],
            "D": [ 3880822 ],
            "C": [ 3881383 ],
            "B": [ 3881394 ],
            "A": [ 3881052 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_1_F_LUT4_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C5_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881345 ],
            "CLK": [  ],
            "D": [ 3880836 ],
            "C": [ 3880613 ],
            "B": [ 3881109 ],
            "A": [ 3881267 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881638 ],
            "CLK": [  ],
            "D": [ 3880692 ],
            "C": [ 3880733 ],
            "B": [ 3881640 ],
            "A": [ 3881639 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881642 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3881381 ],
            "B": [ 3881374 ],
            "A": [ 3880836 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C3_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881640 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878559 ],
            "B": [ 3881106 ],
            "A": [ 3880980 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C4_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881639 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3881109 ],
            "B": [ 3881462 ],
            "A": [ 3881040 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881606 ],
            "CLK": [  ],
            "D": [ 3881638 ],
            "C": [ 3881642 ],
            "B": [ 3881627 ],
            "A": [ 3880733 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F_LUT4_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000111110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C3_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881605 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3881469 ],
            "B": [ 3881473 ],
            "A": [ 3881471 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000011101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C4_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881617 ],
            "CLK": [  ],
            "D": [ 3878567 ],
            "C": [ 3881534 ],
            "B": [ 3881303 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I2_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C5_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881618 ],
            "CLK": [  ],
            "D": [ 3881360 ],
            "C": [ 3880613 ],
            "B": [ 3881309 ],
            "A": [ 3881534 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111000000010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3880304 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3880584 ],
            "C": [ 3881652 ],
            "B": [ 3881651 ],
            "A": [ 3881650 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011101011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881652 ],
            "CLK": [  ],
            "D": [ 3881061 ],
            "C": [ 3880661 ],
            "B": [ 3881064 ],
            "A": [ 3881001 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000010100001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881651 ],
            "CLK": [  ],
            "D": [ 3880661 ],
            "C": [ 3880692 ],
            "B": [ 3881656 ],
            "A": [ 3881655 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881655 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881660 ],
            "B": [ 3881659 ],
            "A": [ 3881658 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881658 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880822 ],
            "B": [ 3881662 ],
            "A": [ 3880977 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880898 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878589 ],
            "B": [ 3878567 ],
            "A": [ 3880406 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010100110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880977 ],
            "CLK": [  ],
            "D": [ 3878589 ],
            "C": [ 3880391 ],
            "B": [ 3880421 ],
            "A": [ 3880398 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881662 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880419 ],
            "B": [ 3880391 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881667 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880836 ],
            "B": [ 3880403 ],
            "A": [ 3881662 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881669 ],
            "CLK": [  ],
            "D": [ 3880424 ],
            "C": [ 3880882 ],
            "B": [ 3880608 ],
            "A": [ 3880836 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881247 ],
            "CLK": [  ],
            "D": [ 3878559 ],
            "C": [ 3881071 ],
            "B": [ 3881669 ],
            "A": [ 3881667 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881245 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880613 ],
            "B": [ 3881674 ],
            "A": [ 3881672 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881674 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880836 ],
            "B": [ 3880909 ],
            "A": [ 3880436 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000010111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881672 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3880346 ],
            "B": [ 3880413 ],
            "A": [ 3880836 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881246 ],
            "CLK": [  ],
            "D": [ 3881150 ],
            "C": [ 3880816 ],
            "B": [ 3880723 ],
            "A": [ 3880896 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881679 ],
            "CLK": [  ],
            "D": [ 3880836 ],
            "C": [ 3881126 ],
            "B": [ 3880869 ],
            "A": [ 3881662 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881681 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880836 ],
            "B": [ 3880871 ],
            "A": [ 3880436 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT4_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880960 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3880613 ],
            "B": [ 3881681 ],
            "A": [ 3881679 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT4_I0_F_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881684 ],
            "CLK": [  ],
            "D": [ 3881681 ],
            "C": [ 3881685 ],
            "B": [ 3880836 ],
            "A": [ 3880814 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT4_I0_F_LUT4_I3_F_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880945 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878549 ],
            "A": [ 3881684 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881659 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3880613 ],
            "B": [ 3881177 ],
            "A": [ 3881688 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881660 ],
            "CLK": [  ],
            "D": [ 3880903 ],
            "C": [ 3880907 ],
            "B": [ 3880915 ],
            "A": [ 3880911 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C6_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881688 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880991 ],
            "A": [ 3881048 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I0_LUT2_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880991 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880413 ],
            "A": [ 3880346 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I0_LUT2_F_I1_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881037 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880613 ],
            "B": [ 3880980 ],
            "A": [ 3880991 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I0_LUT2_F_I1_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880794 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880991 ],
            "B": [ 3880391 ],
            "A": [ 3878589 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881656 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3881697 ],
            "B": [ 3881696 ],
            "A": [ 3881695 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881696 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880828 ],
            "B": [ 3881194 ],
            "A": [ 3880604 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT4_F_I0_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880828 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880403 ],
            "B": [ 3881052 ],
            "A": [ 3880836 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881697 ],
            "CLK": [  ],
            "D": [ 3880924 ],
            "C": [ 3880937 ],
            "B": [ 3880599 ],
            "A": [ 3878559 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001100001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881695 ],
            "CLK": [  ],
            "D": [ 3880836 ],
            "C": [ 3880613 ],
            "B": [ 3880833 ],
            "A": [ 3880403 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880833 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880424 ],
            "B": [ 3880882 ],
            "A": [ 3881479 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0011010100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C7_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881650 ],
            "CLK": [  ],
            "D": [ 3880692 ],
            "C": [ 3880661 ],
            "B": [ 3881705 ],
            "A": [ 3881704 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881704 ],
            "CLK": [  ],
            "D": [ 3881710 ],
            "C": [ 3881709 ],
            "B": [ 3881708 ],
            "A": [ 3881707 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110111011100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881705 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3881712 ],
            "B": [ 3880827 ],
            "A": [ 3881071 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C8_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881071 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880403 ],
            "B": [ 3880391 ],
            "A": [ 3878567 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000001110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881712 ],
            "CLK": [  ],
            "D": [ 3881720 ],
            "C": [ 3880972 ],
            "B": [ 3881718 ],
            "A": [ 3881716 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881716 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880613 ],
            "B": [ 3880413 ],
            "A": [ 3878567 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C7_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881078 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881716 ],
            "B": [ 3880982 ],
            "A": [ 3878567 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C7_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880964 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880356 ],
            "A": [ 3880869 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881077 ],
            "CLK": [  ],
            "D": [ 3881037 ],
            "C": [ 3881725 ],
            "B": [ 3880836 ],
            "A": [ 3880413 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C10_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881727 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880613 ],
            "B": [ 3881043 ],
            "A": [ 3881725 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2_LUT3_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881729 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881090 ],
            "B": [ 3880836 ],
            "A": [ 3880403 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2_LUT3_I0_F_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C10_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881143 ],
            "CLK": [  ],
            "D": [ 3880692 ],
            "C": [ 3880733 ],
            "B": [ 3881729 ],
            "A": [ 3881727 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2_LUT3_I0_F_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C10_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881141 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880886 ],
            "B": [ 3880836 ],
            "A": [ 3880982 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2_LUT3_I0_F_LUT4_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881142 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881685 ],
            "B": [ 3881674 ],
            "A": [ 3881733 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881725 ],
            "CLK": [  ],
            "D": [ 3878567 ],
            "C": [ 3880428 ],
            "B": [ 3878589 ],
            "A": [ 3880391 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881184 ],
            "CLK": [  ],
            "D": [ 3881716 ],
            "C": [ 3880836 ],
            "B": [ 3881126 ],
            "A": [ 3880608 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881223 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880836 ],
            "B": [ 3881737 ],
            "A": [ 3880878 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881737 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878589 ],
            "A": [ 3880428 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C9_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881740 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881075 ],
            "A": [ 3881737 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT2_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880721 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880409 ],
            "A": [ 3881052 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881707 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880816 ],
            "B": [ 3881733 ],
            "A": [ 3881737 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881709 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3880822 ],
            "B": [ 3880814 ],
            "A": [ 3880909 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881710 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3881747 ],
            "B": [ 3881746 ],
            "A": [ 3881745 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_1_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881747 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880604 ],
            "B": [ 3880424 ],
            "A": [ 3880436 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_1_I0_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C9_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881746 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880411 ],
            "B": [ 3880822 ],
            "A": [ 3880869 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_1_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881745 ],
            "CLK": [  ],
            "D": [ 3880836 ],
            "C": [ 3880432 ],
            "B": [ 3881052 ],
            "A": [ 3881751 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_1_I0_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881751 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880991 ],
            "B": [ 3880613 ],
            "A": [ 3880386 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881708 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3881132 ],
            "B": [ 3880836 ],
            "A": [ 3881754 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_2_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881754 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880411 ],
            "A": [ 3880869 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_2_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881132 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3881006 ],
            "A": [ 3880794 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_2_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C8_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881130 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3880836 ],
            "B": [ 3880413 ],
            "A": [ 3880346 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C8_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881685 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880613 ],
            "A": [ 3881006 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_I1_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881733 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3880356 ],
            "A": [ 3880869 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C9_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3880886 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3880836 ],
            "B": [ 3880436 ],
            "A": [ 3880909 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C8_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881718 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3881006 ],
            "B": [ 3881071 ],
            "A": [ 3881052 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111100101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C9_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881226 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3880403 ],
            "B": [ 3878567 ],
            "A": [ 3881718 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C9_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881225 ],
            "CLK": [  ],
            "D": [ 3880733 ],
            "C": [ 3881088 ],
            "B": [ 3881020 ],
            "A": [ 3881085 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C9_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881190 ],
            "CLK": [  ],
            "D": [ 3881718 ],
            "C": [ 3880836 ],
            "B": [ 3881740 ],
            "A": [ 3880721 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C8_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881720 ],
            "CLK": [  ],
            "D": [ 3880613 ],
            "C": [ 3880836 ],
            "B": [ 3880432 ],
            "A": [ 3880916 ]
          }
        },
        "voltageCh1_DFFE_Q_10_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C13_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881771 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878027 ],
            "A": [ 3878007 ]
          }
        },
        "voltageCh1_DFFE_Q_11_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C13_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881774 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878033 ],
            "A": [ 3878007 ]
          }
        },
        "voltageCh1_DFFE_Q_1_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881769 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878054 ],
            "A": [ 3878007 ]
          }
        },
        "voltageCh1_DFFE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881778 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878057 ],
            "A": [ 3878007 ]
          }
        },
        "voltageCh1_DFFE_Q_3_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881781 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878060 ],
            "A": [ 3878007 ]
          }
        },
        "voltageCh1_DFFE_Q_4_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881784 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878063 ],
            "A": [ 3878007 ]
          }
        },
        "voltageCh1_DFFE_Q_5_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881787 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878066 ],
            "A": [ 3878007 ]
          }
        },
        "voltageCh1_DFFE_Q_6_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881790 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878069 ],
            "A": [ 3878007 ]
          }
        },
        "voltageCh1_DFFE_Q_7_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881793 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878072 ],
            "A": [ 3878007 ]
          }
        },
        "voltageCh1_DFFE_Q_8_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C14_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881796 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878075 ],
            "A": [ 3878007 ]
          }
        },
        "voltageCh1_DFFE_Q_9_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C14_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881799 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878021 ],
            "A": [ 3878007 ]
          }
        },
        "voltageCh1_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3881767 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878014 ],
            "A": [ 3878007 ]
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878698 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878707 ],
            "A": [ 3878704 ]
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878697 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878700 ],
            "A": [ 3878698 ]
          }
        },
        "dec.cachedValue_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878606 ],
            "Q": [ 3878609 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878621 ],
            "B": [ 3878612 ],
            "A": [ 3878691 ]
          }
        },
        "dec.cachedValue_DFFE_Q_CE_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878606 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878685 ]
          }
        },
        "dec.cachedValue_DFFE_Q_9_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C14_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878606 ],
            "Q": [ 3878677 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878621 ],
            "B": [ 3878615 ],
            "A": [ 3878681 ]
          }
        },
        "dec.cachedValue_DFFE_Q_8_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C14_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878606 ],
            "Q": [ 3878671 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878621 ],
            "B": [ 3878677 ],
            "A": [ 3878675 ]
          }
        },
        "dec.cachedValue_DFFE_Q_7_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878606 ],
            "Q": [ 3878665 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878621 ],
            "B": [ 3878671 ],
            "A": [ 3878669 ]
          }
        },
        "dec.cachedValue_DFFE_Q_6_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878606 ],
            "Q": [ 3878659 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878621 ],
            "B": [ 3878665 ],
            "A": [ 3878663 ]
          }
        },
        "dec.cachedValue_DFFE_Q_5_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878606 ],
            "Q": [ 3878653 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878621 ],
            "B": [ 3878659 ],
            "A": [ 3878657 ]
          }
        },
        "dec.cachedValue_DFFE_Q_4_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878606 ],
            "Q": [ 3878647 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878621 ],
            "B": [ 3878653 ],
            "A": [ 3878651 ]
          }
        },
        "dec.cachedValue_DFFE_Q_3_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878606 ],
            "Q": [ 3878641 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878621 ],
            "B": [ 3878647 ],
            "A": [ 3878645 ]
          }
        },
        "dec.cachedValue_DFFE_Q_2_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878606 ],
            "Q": [ 3878635 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878621 ],
            "B": [ 3878641 ],
            "A": [ 3878639 ]
          }
        },
        "dec.cachedValue_DFFE_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878606 ],
            "Q": [ 3878612 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878621 ],
            "B": [ 3878635 ],
            "A": [ 3878633 ]
          }
        },
        "dec.cachedValue_DFFE_Q_10_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C14_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878606 ],
            "Q": [ 3878615 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878621 ],
            "B": [ 3878619 ],
            "A": [ 3878617 ]
          }
        },
        "c.state_DFFE_Q_CE_LUT4_F_I2_LUT4_F_I2_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878531 ],
            "CLK": [  ],
            "D": [ 3878409 ],
            "C": [ 3878405 ],
            "B": [ 3878411 ],
            "A": [ 3878400 ]
          }
        },
        "c.state_DFFE_Q_CE_LUT4_F_I2_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111001111111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878529 ],
            "CLK": [  ],
            "D": [ 3877945 ],
            "C": [ 3877941 ],
            "B": [ 3878531 ],
            "A": [ 3877959 ]
          }
        },
        "c.state_DFFE_Q_CE_LUT4_F_I2_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878527 ],
            "CLK": [  ],
            "D": [ 3877929 ],
            "C": [ 3878529 ],
            "B": [ 3877941 ],
            "A": [ 3877973 ]
          }
        },
        "c.state_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000101100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878524 ],
            "CLK": [  ],
            "D": [ 3878527 ],
            "C": [ 3878455 ],
            "B": [ 3877945 ],
            "A": [ 3878409 ]
          }
        },
        "c.sdaOutReg_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R27C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878522 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878461 ],
            "A": [ 3878513 ]
          }
        },
        "c.sdaOutReg_DFFSE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111111111111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881829 ],
            "CE": [ 3878511 ],
            "Q": [ 3878513 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878482 ],
            "C": [ 3878477 ],
            "B": [ 3878484 ],
            "A": [ 3878486 ]
          }
        },
        "c.sdaOutReg_DFFSE_Q_CE_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110111000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878516 ],
            "CLK": [  ],
            "D": [ 3877937 ],
            "C": [ 3877941 ],
            "B": [ 3877945 ],
            "A": [ 3877959 ]
          }
        },
        "c.sdaOutReg_DFFSE_Q_CE_LUT4_F_I1_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C15_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878477 ],
            "CLK": [  ],
            "D": [ 3877937 ],
            "C": [ 3878480 ],
            "B": [ 3877973 ],
            "A": [ 3877959 ]
          }
        },
        "c.sdaOutReg_DFFSE_Q_CE_LUT4_F_I1_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878480 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877941 ],
            "A": [ 3877945 ]
          }
        },
        "c.sdaOutReg_DFFSE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878511 ],
            "CLK": [  ],
            "D": [ 3878516 ],
            "C": [ 3877973 ],
            "B": [ 3878480 ],
            "A": [ 3877937 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877920 ],
            "CE": [ 3877925 ],
            "Q": [ 3877952 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3877952 ],
            "C": [ 3877971 ],
            "B": [ 3877969 ],
            "A": [ 3877967 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877920 ],
            "CE": [ 3877925 ],
            "Q": [ 3877971 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3877971 ],
            "B": [ 3877969 ],
            "A": [ 3877967 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0_F_LUT2_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877920 ],
            "CE": [ 3877925 ],
            "Q": [ 3877969 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877969 ],
            "A": [ 3877967 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0_F_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877920 ],
            "CE": [ 3877925 ],
            "Q": [ 3877955 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877955 ],
            "A": [ 3878499 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877920 ],
            "CE": [ 3877925 ],
            "Q": [ 3877973 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877973 ],
            "A": [ 3878503 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0_1_F_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878409 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877973 ],
            "A": [ 3878503 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878503 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877959 ],
            "A": [ 3878497 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877920 ],
            "CE": [ 3877925 ],
            "Q": [ 3877959 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877959 ],
            "A": [ 3878497 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878499 ],
            "CLK": [  ],
            "D": [ 3877952 ],
            "C": [ 3877971 ],
            "B": [ 3877969 ],
            "A": [ 3877967 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878497 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877955 ],
            "A": [ 3878499 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0111000000110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C15_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878475 ],
            "CLK": [  ],
            "D": [ 3877959 ],
            "C": [ 3877973 ],
            "B": [ 3878494 ],
            "A": [ 3878497 ]
          }
        },
        "c.scl_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878494 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878468 ],
            "B": [ 3877941 ],
            "A": [ 3877973 ]
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_F_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878487 ],
            "CLK": [  ],
            "D": [ 3878411 ],
            "C": [ 3878405 ],
            "B": [ 3877489 ],
            "A": [ 3877504 ]
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_F_LUT4_F_I0_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1100111110100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878490 ],
            "CLK": [  ],
            "D": [ 3878411 ],
            "C": [ 3878400 ],
            "B": [ 3877510 ],
            "A": [ 3877504 ]
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_F_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878488 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878405 ],
            "A": [ 3878490 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3881831 ]
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111000011101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878486 ],
            "CLK": [  ],
            "D": [ 3878400 ],
            "C": [ 3878488 ],
            "B": [ 3877496 ],
            "A": [ 3878487 ]
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878484 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877945 ],
            "B": [ 3877937 ],
            "A": [ 3877941 ]
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878482 ],
            "CLK": [  ],
            "D": [ 3878474 ],
            "C": [ 3877941 ],
            "B": [ 3877937 ],
            "A": [ 3877945 ]
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C15_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878474 ],
            "CLK": [  ],
            "D": [ 3877959 ],
            "C": [ 3877973 ],
            "B": [ 3878480 ],
            "A": [ 3877937 ]
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFSE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111001111111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C15_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3881829 ],
            "CE": [ 3878466 ],
            "Q": [ 3878468 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3877945 ],
            "C": [ 3878477 ],
            "B": [ 3878475 ],
            "A": [ 3878474 ]
          }
        },
        "c.scl_DFFSE_Q_CE_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111110011111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C15_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878470 ],
            "CLK": [  ],
            "D": [ 3877937 ],
            "C": [ 3877941 ],
            "B": [ 3877973 ],
            "A": [ 3877959 ]
          }
        },
        "c.scl_DFFSE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C15_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878466 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877931 ],
            "B": [ 3877945 ],
            "A": [ 3878470 ]
          }
        },
        "c.isSending_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877926 ],
            "Q": [ 3878461 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3877945 ],
            "B": [ 3877941 ],
            "A": [ 3877937 ]
          }
        },
        "c.isSending_DFFE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877926 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877941 ],
            "A": [ 3877945 ]
          }
        },
        "c.complete_LUT3_I1_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877914 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877906 ],
            "B": [ 3878451 ],
            "A": [ 3878082 ]
          }
        },
        "c.complete_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878079 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878082 ],
            "B": [ 3878451 ],
            "A": [ 3877906 ]
          }
        },
        "c.complete_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878079 ],
            "Q": [ 3878082 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878082 ],
            "A": [ 3878451 ]
          }
        },
        "c.complete_DFFE_Q_D_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878455 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877911 ],
            "A": [ 3878447 ]
          }
        },
        "c.complete_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878447 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877922 ],
            "A": [ 3877926 ]
          }
        },
        "c.complete_DFFE_Q_CE_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878446 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877926 ],
            "B": [ 3877922 ],
            "A": [ 3877911 ]
          }
        },
        "c.clockDivider_DFFRE_Q_6_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877920 ],
            "CE": [ 3877925 ],
            "Q": [ 3877967 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877967 ]
          }
        },
        "c.bitToSend_DFFRE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877920 ],
            "CE": [ 3878397 ],
            "Q": [ 3878400 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3878400 ],
            "C": [ 3878405 ],
            "B": [ 3878411 ],
            "A": [ 3878409 ]
          }
        },
        "c.bitToSend_DFFRE_Q_CE_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1111101000111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878416 ],
            "CLK": [  ],
            "D": [ 3877941 ],
            "C": [ 3877945 ],
            "B": [ 3877973 ],
            "A": [ 3877937 ]
          }
        },
        "c.bitToSend_DFFRE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878397 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877929 ],
            "A": [ 3878416 ]
          }
        },
        "c.bitToSend_DFFRE_Q_2_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877920 ],
            "CE": [ 3878397 ],
            "Q": [ 3878411 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878411 ],
            "A": [ 3878409 ]
          }
        },
        "c.bitToSend_DFFRE_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877920 ],
            "CE": [ 3878397 ],
            "Q": [ 3878405 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878405 ],
            "B": [ 3878411 ],
            "A": [ 3878409 ]
          }
        },
        "adcEnable_LUT4_I3_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877821 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877833 ],
            "B": [ 3877837 ],
            "A": [ 3877835 ]
          }
        },
        "adcEnable_LUT4_I3_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877787 ],
            "CLK": [  ],
            "D": [ 3877830 ],
            "C": [ 3877833 ],
            "B": [ 3877837 ],
            "A": [ 3877835 ]
          }
        },
        "adcEnable_LUT4_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100010111111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878201 ],
            "CLK": [  ],
            "D": [ 3877833 ],
            "C": [ 3877830 ],
            "B": [ 3877837 ],
            "A": [ 3877835 ]
          }
        },
        "adcEnable_LUT4_I1_F_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877881 ],
            "CLK": [  ],
            "D": [ 3877886 ],
            "C": [ 3877887 ],
            "B": [ 3877874 ],
            "A": [ 3877884 ]
          }
        },
        "adcEnable_LUT4_I1_F_LUT4_F_I1_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877515 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877837 ],
            "B": [ 3877833 ],
            "A": [ 3877835 ]
          }
        },
        "adcEnable_LUT4_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878267 ],
            "CLK": [  ],
            "D": [ 3877515 ],
            "C": [ 3877853 ],
            "B": [ 3877881 ],
            "A": [ 3878007 ]
          }
        },
        "adcEnable_LUT4_I1_F_LUT2_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878228 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877835 ],
            "B": [ 3877837 ],
            "A": [ 3877833 ]
          }
        },
        "adcEnable_LUT4_I1_F_LUT2_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877992 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877884 ],
            "B": [ 3877887 ],
            "A": [ 3877886 ]
          }
        },
        "adcEnable_LUT4_I1_F_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878216 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878265 ],
            "A": [ 3878267 ]
          }
        },
        "adcEnable_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000011110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878265 ],
            "CLK": [  ],
            "D": [ 3877833 ],
            "C": [ 3877837 ],
            "B": [ 3877830 ],
            "A": [ 3877835 ]
          }
        },
        "adcEnable_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877896 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877899 ],
            "A": [ 3877900 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_I2_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877872 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877884 ],
            "B": [ 3877886 ],
            "A": [ 3877887 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_I2_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877871 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877886 ],
            "B": [ 3877887 ],
            "A": [ 3877884 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_2_I0_LUT2_F_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877891 ],
            "CLK": [  ],
            "D": [ 3877886 ],
            "C": [ 3877887 ],
            "B": [ 3877874 ],
            "A": [ 3877884 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_2_I0_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878251 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877891 ],
            "A": [ 3877853 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_2_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877994 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877853 ],
            "A": [ 3877874 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877499 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878251 ],
            "B": [ 3877871 ],
            "A": [ 3877994 ]
          }
        },
        "ioSclk_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C11_IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:74.12-74.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879901 ],
            "PAD": [  ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_1_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878252 ],
            "CLK": [  ],
            "D": [ 3877874 ],
            "C": [ 3877853 ],
            "B": [ 3877872 ],
            "A": [ 3877871 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_1_I1_LUT2_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877877 ],
            "CLK": [  ],
            "D": [ 3877886 ],
            "C": [ 3877874 ],
            "B": [ 3877887 ],
            "A": [ 3877884 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_1_I1_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877997 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877499 ],
            "A": [ 3878252 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877471 ],
            "Q": [ 3877510 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3877874 ],
            "B": [ 3878252 ],
            "A": [ 3878251 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877486 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877871 ],
            "B": [ 3877874 ],
            "A": [ 3877853 ]
          }
        },
        "adcChannel_LUT3_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877471 ],
            "Q": [ 3877496 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3877997 ],
            "B": [ 3878240 ],
            "A": [ 3877486 ]
          }
        },
        "adcChannel_DFFE_Q_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877895 ],
            "Q": [ 3878240 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878240 ]
          }
        },
        "adcChannel_DFFE_Q_CE_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C16_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878246 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877895 ],
            "A": [ 3878240 ]
          }
        },
        "adcChannel_DFFE_Q_CE_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878244 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878240 ],
            "A": [ 3877895 ]
          }
        },
        "a.taskIndex_DFFE_Q_D_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878231 ],
            "Q": [ 3877874 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3877515 ],
            "B": [ 3878228 ],
            "A": [ 3877874 ]
          }
        },
        "a.taskIndex_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878231 ],
            "Q": [ 3877853 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3878228 ],
            "B": [ 3877874 ],
            "A": [ 3877853 ]
          }
        },
        "a.taskIndex_DFFE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878231 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878218 ],
            "A": [ 3877841 ]
          }
        },
        "a.subTaskIndex_DFFRE_Q_RESET_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877841 ],
            "CLK": [  ],
            "D": [ 3877874 ],
            "C": [ 3877853 ],
            "B": [ 3877992 ],
            "A": [ 3878228 ]
          }
        },
        "a.subTaskIndex_DFFRE_Q_RESET_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878218 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3878216 ],
            "B": [ 3878228 ],
            "A": [ 3877992 ]
          }
        },
        "a.subTaskIndex_DFFRE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878218 ],
            "CE": [ 3878216 ],
            "Q": [ 3877884 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3877884 ],
            "B": [ 3877886 ],
            "A": [ 3877887 ]
          }
        },
        "a.subTaskIndex_DFFRE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878218 ],
            "CE": [ 3878216 ],
            "Q": [ 3877886 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877886 ],
            "A": [ 3877887 ]
          }
        },
        "a.subTaskIndex_DFFRE_Q_2_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3878218 ],
            "CE": [ 3878216 ],
            "Q": [ 3877887 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877887 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878200 ],
            "CLK": [  ],
            "D": [ 3877853 ],
            "C": [ 3877515 ],
            "B": [ 3877881 ],
            "A": [ 3878007 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878206 ],
            "CLK": [  ],
            "D": [ 3877806 ],
            "C": [ 3877810 ],
            "B": [ 3877814 ],
            "A": [ 3877818 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878203 ],
            "CLK": [  ],
            "D": [ 3877791 ],
            "C": [ 3877796 ],
            "B": [ 3877801 ],
            "A": [ 3878206 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT2_I0_F_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877787 ],
            "CE": [ 3877782 ],
            "Q": [ 3877806 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3877806 ],
            "C": [ 3877810 ],
            "B": [ 3877814 ],
            "A": [ 3877818 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT2_I0_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877787 ],
            "CE": [ 3877782 ],
            "Q": [ 3877791 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3877791 ],
            "C": [ 3877796 ],
            "B": [ 3877801 ],
            "A": [ 3878206 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT2_I0_F_LUT3_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877787 ],
            "CE": [ 3877782 ],
            "Q": [ 3877810 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3877810 ],
            "B": [ 3877814 ],
            "A": [ 3877818 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT2_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877787 ],
            "CE": [ 3877782 ],
            "Q": [ 3877796 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3877796 ],
            "B": [ 3877801 ],
            "A": [ 3878206 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT2_I0_F_LUT2_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877787 ],
            "CE": [ 3877782 ],
            "Q": [ 3877814 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877814 ],
            "A": [ 3877818 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT2_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877787 ],
            "CE": [ 3877782 ],
            "Q": [ 3877801 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877801 ],
            "A": [ 3878206 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877787 ],
            "CE": [ 3877782 ],
            "Q": [ 3877785 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877785 ],
            "A": [ 3878203 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878199 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877821 ],
            "B": [ 3878203 ],
            "A": [ 3877785 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878195 ],
            "CLK": [  ],
            "D": [ 3878201 ],
            "C": [ 3877914 ],
            "B": [ 3878200 ],
            "A": [ 3878199 ]
          }
        },
        "a.outputData_DFFE_Q_9_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878017 ],
            "CLK": [  ],
            "D": [ 3877874 ],
            "C": [ 3877853 ],
            "B": [ 3877872 ],
            "A": [ 3877515 ]
          }
        },
        "a.instructionI2C_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000010011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878524 ],
            "Q": [ 3877945 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3877941 ],
            "C": [ 3877945 ],
            "B": [ 3877984 ],
            "A": [ 3877937 ]
          }
        },
        "a.instructionI2C_LUT4_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877922 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877941 ],
            "B": [ 3877937 ],
            "A": [ 3877945 ]
          }
        },
        "a.instructionI2C_LUT4_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111110000101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878524 ],
            "Q": [ 3877937 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3877945 ],
            "C": [ 3877941 ],
            "B": [ 3877937 ],
            "A": [ 3877988 ]
          }
        },
        "a.instructionI2C_DFFE_Q_D_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1101000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877512 ],
            "CLK": [  ],
            "D": [ 3877997 ],
            "C": [ 3877890 ],
            "B": [ 3877853 ],
            "A": [ 3877877 ]
          }
        },
        "a.instructionI2C_DFFE_Q_D_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1010110011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C18_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877917 ],
            "CLK": [  ],
            "D": [ 3877512 ],
            "C": [ 3877994 ],
            "B": [ 3877992 ],
            "A": [ 3877872 ]
          }
        },
        "a.instructionI2C_DFFE_Q_D_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877980 ],
            "Q": [ 3877984 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877863 ],
            "A": [ 3877512 ]
          }
        },
        "a.instructionI2C_DFFE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877980 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877515 ],
            "A": [ 3877843 ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3881829 ]
          }
        },
        "a.enableI2C_LUT3_I0_1_I2_LUT2_F_I0_LUT4_F_I3_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C16_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877965 ],
            "CLK": [  ],
            "D": [ 3877973 ],
            "C": [ 3877971 ],
            "B": [ 3877969 ],
            "A": [ 3877967 ]
          }
        },
        "a.enableI2C_LUT3_I0_1_I2_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C16_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877933 ],
            "CLK": [  ],
            "D": [ 3877965 ],
            "C": [ 3877959 ],
            "B": [ 3877955 ],
            "A": [ 3877952 ]
          }
        },
        "a.enableI2C_LUT3_I0_1_I2_LUT2_F_I0_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C15_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877934 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877945 ],
            "B": [ 3877941 ],
            "A": [ 3877937 ]
          }
        },
        "a.enableI2C_LUT3_I0_1_I2_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C15_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877931 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877934 ],
            "A": [ 3877933 ]
          }
        },
        "a.enableI2C_LUT3_I0_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C16_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877929 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877931 ],
            "B": [ 3877922 ],
            "A": [ 3877911 ]
          }
        },
        "a.enableI2C_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R26C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877925 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877922 ],
            "B": [ 3877926 ],
            "A": [ 3877911 ]
          }
        },
        "a.enableI2C_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R25C16_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877920 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877911 ],
            "A": [ 3877922 ]
          }
        },
        "a.enableI2C_DFFE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877906 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877835 ],
            "B": [ 3877833 ],
            "A": [ 3877837 ]
          }
        },
        "a.enableI2C_DFFE_Q_CE_LUT4_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877843 ],
            "CLK": [  ],
            "D": [ 3877863 ],
            "C": [ 3877859 ],
            "B": [ 3877879 ],
            "A": [ 3877917 ]
          }
        },
        "a.enableI2C_DFFE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000001100000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877904 ],
            "CLK": [  ],
            "D": [ 3877515 ],
            "C": [ 3877914 ],
            "B": [ 3877843 ],
            "A": [ 3877906 ]
          }
        },
        "a.dataReady_LUT3_I2_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877902 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877826 ],
            "B": [ 3877899 ],
            "A": [ 3877900 ]
          }
        },
        "a.dataReady_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877898 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877900 ],
            "B": [ 3877899 ],
            "A": [ 3877826 ]
          }
        },
        "a.dataReady_LUT2_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C16_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877895 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877826 ],
            "A": [ 3877896 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C18_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877857 ],
            "CLK": [  ],
            "D": [ 3877874 ],
            "C": [ 3877886 ],
            "B": [ 3877887 ],
            "A": [ 3877884 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_I1_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000100001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877890 ],
            "CLK": [  ],
            "D": [ 3877853 ],
            "C": [ 3877861 ],
            "B": [ 3877880 ],
            "A": [ 3877891 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_I1_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877880 ],
            "CLK": [  ],
            "D": [ 3877874 ],
            "C": [ 3877887 ],
            "B": [ 3877886 ],
            "A": [ 3877884 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877861 ],
            "CLK": [  ],
            "D": [ 3877887 ],
            "C": [ 3877886 ],
            "B": [ 3877874 ],
            "A": [ 3877884 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877879 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877853 ],
            "B": [ 3877881 ],
            "A": [ 3877880 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F_LUT2_F_I1_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000111101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C17_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877866 ],
            "CLK": [  ],
            "D": [ 3877853 ],
            "C": [ 3877877 ],
            "B": [ 3877874 ],
            "A": [ 3877871 ]
          }
        },
        "ioSdin_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C8_IOBB",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:75.12-75.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879904 ],
            "PAD": [  ]
          }
        },
        "ioReset_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C8_IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:78.12-78.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879898 ],
            "PAD": [  ]
          }
        },
        "ioDc_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C33_IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:77.12-77.16",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879895 ],
            "PAD": [  ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F_LUT2_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0101001111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877865 ],
            "CLK": [  ],
            "D": [ 3877874 ],
            "C": [ 3877853 ],
            "B": [ 3877872 ],
            "A": [ 3877871 ]
          }
        },
        "ioCs_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C29_IOBB",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:76.12-76.16",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "&DRIVE=8": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3879892 ],
            "PAD": [  ]
          }
        },
        "i2cSda_IOBUF_IO$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000001",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C15_IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:79.11-79.17"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878427 ],
            "OEN": [ 3878522 ],
            "I": [ 3881829 ],
            "PAD": [  ]
          }
        },
        "i2cScl_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C15_IOBB",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:80.12-80.18"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3878468 ],
            "PAD": [  ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F_LUT2_F_I0_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877868 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877515 ],
            "A": [ 3877865 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877863 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877866 ],
            "A": [ 3877865 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R23C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877859 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877853 ],
            "B": [ 3877861 ],
            "A": [ 3877857 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R22C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877846 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877857 ],
            "A": [ 3877853 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0000001111010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878195 ],
            "Q": [ 3877835 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3877835 ],
            "C": [ 3877837 ],
            "B": [ 3877833 ],
            "A": [ 3877846 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878195 ],
            "Q": [ 3877833 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [ 3877841 ],
            "B": [ 3877515 ],
            "A": [ 3877846 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1111000000010001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R21C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878195 ],
            "Q": [ 3877837 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [ 3877515 ],
            "C": [ 3877843 ],
            "B": [ 3877825 ],
            "A": [ 3877841 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3881831 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877825 ],
            "CLK": [  ],
            "D": [  ],
            "C": [ 3877833 ],
            "B": [ 3877837 ],
            "A": [ 3877835 ]
          }
        },
        "a.clk_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBA",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:73.11-73.14",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877473 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "a.dataReady_DFFSE_Q_CE_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0000000000001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877824 ],
            "CLK": [  ],
            "D": [ 3877837 ],
            "C": [ 3877835 ],
            "B": [ 3877833 ],
            "A": [ 3877830 ]
          }
        },
        "a.counter_DFFRE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R20C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877782 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877821 ],
            "A": [ 3877787 ]
          }
        },
        "a.counter_DFFRE_Q_7_D_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFRE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R18C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [ 3877787 ],
            "CE": [ 3877782 ],
            "Q": [ 3877818 ],
            "F": [  ],
            "CLK": [ 3877473 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877818 ]
          }
        },
        "a.byteToSendI2C_DFFE_Q_CE_LUT2_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R24C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877471 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877515 ],
            "A": [ 3877512 ]
          }
        }
      },
      "netnames": {
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881252 ] ,
          "attributes": {
            "ROUTING": "R15C5_F1;;1;R15C5_N21;R15C5_F1_N210;1;R14C5_X02;R14C5_N211_X02;1;R14C5_A3;R14C5_X02_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881249 ] ,
          "attributes": {
            "ROUTING": "R23C9_F4;;1;R23C9_W13;R23C9_F4_W130;1;R23C8_A6;R23C8_W131_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3881247 ] ,
          "attributes": {
            "ROUTING": "R20C9_F5;;1;R20C9_E13;R20C9_F5_E130;1;R20C9_C3;R20C9_E130_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881246 ] ,
          "attributes": {
            "ROUTING": "R18C9_F1;;1;R18C9_S21;R18C9_F1_S210;1;R20C9_B3;R20C9_S212_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881245 ] ,
          "attributes": {
            "ROUTING": "R20C9_F4;;1;R20C9_N13;R20C9_F4_N130;1;R20C9_A3;R20C9_N130_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F_I0_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 3881240 ] ,
          "attributes": {
            "ROUTING": "R20C7_F0;;1;R20C7_SN20;R20C7_F0_SN20;1;R21C7_E22;R21C7_S121_E220;1;R21C8_D7;R21C8_E221_D7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F_I0_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881239 ] ,
          "attributes": {
            "ROUTING": "R18C8_F6;;1;R18C8_S13;R18C8_F6_S130;1;R19C8_S27;R19C8_S131_S270;1;R21C8_B7;R21C8_S272_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881237 ] ,
          "attributes": {
            "ROUTING": "R21C8_F2;;1;R21C8_X05;R21C8_F2_X05;1;R21C8_C5;R21C8_X05_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881235 ] ,
          "attributes": {
            "ROUTING": "R21C8_F5;;1;R21C8_S25;R21C8_F5_S250;1;R23C8_X04;R23C8_S252_X04;1;R23C8_B0;R23C8_X04_B0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881234 ] ,
          "attributes": {
            "ROUTING": "R21C8_F7;;1;R21C8_S13;R21C8_F7_S130;1;R22C8_S27;R22C8_S131_S270;1;R23C8_A0;R23C8_S271_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881230 ] ,
          "attributes": {
            "ROUTING": "R22C8_F5;;1;R22C8_X04;R22C8_F5_X04;1;R22C8_B0;R22C8_X04_B0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881229 ] ,
          "attributes": {
            "ROUTING": "R16C10_F3;;1;R16C10_SN20;R16C10_F3_SN20;1;R17C10_W22;R17C10_S121_W220;1;R17C8_S22;R17C8_W222_S220;1;R19C8_S23;R19C8_S222_S230;1;R21C8_S26;R21C8_S232_S260;1;R22C8_X03;R22C8_S261_X03;1;R22C8_A0;R22C8_X03_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881226 ] ,
          "attributes": {
            "ROUTING": "R22C9_F0;;1;R22C9_S10;R22C9_F0_S100;1;R22C9_B1;R22C9_S100_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881225 ] ,
          "attributes": {
            "ROUTING": "R21C9_F6;;1;R21C9_S13;R21C9_F6_S130;1;R22C9_A1;R22C9_S131_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 3881223 ] ,
          "attributes": {
            "ROUTING": "R23C9_F5;;1;R23C9_A6;R23C9_F5_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3881221 ] ,
          "attributes": {
            "ROUTING": "R22C9_F1;;1;R22C9_SN20;R22C9_F1_SN20;1;R23C9_D3;R23C9_S121_D3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881220 ] ,
          "attributes": {
            "ROUTING": "R23C9_F6;;1;R23C9_X03;R23C9_F6_X03;1;R23C9_B3;R23C9_X03_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881219 ] ,
          "attributes": {
            "ROUTING": "R20C10_F1;;1;R20C10_SN10;R20C10_F1_SN10;1;R21C10_S25;R21C10_S111_S250;1;R23C10_W25;R23C10_S252_W250;1;R23C9_A3;R23C9_W251_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881217 ] ,
          "attributes": {
            "ROUTING": "R23C8_F0;;1;R23C8_X01;R23C8_F0_X01;1;R23C8_C3;R23C8_X01_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881216 ] ,
          "attributes": {
            "ROUTING": "R23C8_F6;;1;R23C8_X03;R23C8_F6_X03;1;R23C8_B3;R23C8_X03_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881215 ] ,
          "attributes": {
            "ROUTING": "R20C9_F3;;1;R20C9_SN10;R20C9_F3_SN10;1;R21C9_S25;R21C9_S111_S250;1;R23C9_W25;R23C9_S252_W250;1;R23C8_A3;R23C8_W251_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881213 ] ,
          "attributes": {
            "ROUTING": "R23C9_F3;;1;R23C9_W10;R23C9_F3_W100;1;R23C8_C4;R23C8_W101_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881212 ] ,
          "attributes": {
            "ROUTING": "R22C8_F0;;1;R22C8_SN20;R22C8_F0_SN20;1;R23C8_B4;R23C8_S121_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881211 ] ,
          "attributes": {
            "ROUTING": "R23C8_F3;;1;R23C8_X06;R23C8_F3_X06;1;R23C8_A4;R23C8_X06_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3881208 ] ,
          "attributes": {
            "ROUTING": "R20C8_F5;;1;R20C8_S25;R20C8_F5_S250;1;R21C8_A2;R21C8_S251_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881206 ] ,
          "attributes": {
            "ROUTING": "R18C10_F7;;1;R18C10_A2;R18C10_F7_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3881204 ] ,
          "attributes": {
            "ROUTING": "R15C7_F7;;1;R15C7_X08;R15C7_F7_X08;1;R15C7_C6;R15C7_X08_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881202 ] ,
          "attributes": {
            "ROUTING": "R16C7_F6;;1;R16C7_SN20;R16C7_F6_SN20;1;R15C7_A6;R15C7_N121_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881197 ] ,
          "attributes": {
            "ROUTING": "R17C10_F7;;1;R17C10_X08;R17C10_F7_X08;1;R17C10_C4;R17C10_X08_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881196 ] ,
          "attributes": {
            "ROUTING": "R18C10_S10;R18C10_F2_S100;1;R19C10_S24;R19C10_S101_S240;1;R21C10_W24;R21C10_S242_W240;1;R21C8_C2;R21C8_W242_C2;1;R18C10_N10;R18C10_F2_N100;1;R18C10_F2;;1;R17C10_B4;R17C10_N101_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881194 ] ,
          "attributes": {
            "ROUTING": "R16C9_E13;R16C9_F5_E130;1;R16C10_S23;R16C10_E131_S230;1;R17C10_A4;R17C10_S231_A4;1;R16C7_A6;R16C7_W252_A6;1;R16C9_F5;;1;R16C8_N25;R16C8_W251_N250;1;R16C8_B7;R16C8_N250_B7;1;R16C9_W25;R16C9_F5_W250;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 3881190 ] ,
          "attributes": {
            "ROUTING": "R21C9_F1;;1;R21C9_E21;R21C9_F1_E210;1;R21C10_B7;R21C10_E211_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_I3_F_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3881184 ] ,
          "attributes": {
            "ROUTING": "R22C8_S26;R22C8_S121_S260;1;R23C8_E26;R23C8_S261_E260;1;R23C9_C6;R23C9_E261_C6;1;R22C8_W26;R22C8_S121_W260;1;R21C8_SN20;R21C8_F3_SN20;1;R22C7_C2;R22C7_W261_C2;1;R21C8_F3;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_I3_F_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881181 ] ,
          "attributes": {
            "ROUTING": "R20C7_F3;;1;R20C7_SN10;R20C7_F3_SN10;1;R21C7_S21;R21C7_S111_S210;1;R22C7_B2;R22C7_S211_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 3881179 ] ,
          "attributes": {
            "ROUTING": "R20C7_N13;R20C7_F6_N130;1;R20C7_A3;R20C7_N130_A3;1;R20C7_F6;;1;R20C7_E10;R20C7_F6_E100;1;R20C7_A5;R20C7_E100_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 3881177 ] ,
          "attributes": {
            "ROUTING": "R18C7_W13;R18C7_F4_W130;1;R18C6_N27;R18C6_W131_N270;1;R17C6_B5;R17C6_N271_B5;1;R18C7_F4;;1;R20C7_W24;R20C7_S242_W240;1;R18C7_S24;R18C7_F4_S240;1;R20C7_B3;R20C7_W240_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 3881167 ] ,
          "attributes": {
            "ROUTING": "R20C10_F6;;1;R20C10_W26;R20C10_F6_W260;1;R20C10_D7;R20C10_W260_D7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 3881166 ] ,
          "attributes": {
            "ROUTING": "R18C7_D4;R18C7_F0_D4;1;R18C7_F0;;1;R18C7_S13;R18C7_F0_S130;1;R19C7_E27;R19C7_S131_E270;1;R19C9_E27;R19C9_E272_E270;1;R19C10_S27;R19C10_E271_S270;1;R20C10_B7;R20C10_S271_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881163 ] ,
          "attributes": {
            "ROUTING": "R21C10_A7;R21C10_F5_A7;1;R21C10_F5;;1;R21C10_A2;R21C10_F5_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881160 ] ,
          "attributes": {
            "ROUTING": "R21C10_F2;;1;R21C10_E13;R21C10_F2_E130;1;R21C10_C3;R21C10_E130_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881159 ] ,
          "attributes": {
            "ROUTING": "R20C10_F7;;1;R20C10_S13;R20C10_F7_S130;1;R21C10_A3;R21C10_S131_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3881157 ] ,
          "attributes": {
            "ROUTING": "R20C7_F7;;1;R20C7_EW20;R20C7_F7_EW20;1;R20C8_E22;R20C8_E121_E220;1;R20C10_D2;R20C10_E222_D2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881156 ] ,
          "attributes": {
            "ROUTING": "R17C10_F4;;1;R17C10_S10;R17C10_F4_S100;1;R18C10_S20;R18C10_S101_S200;1;R20C10_X03;R20C10_S202_X03;1;R20C10_B2;R20C10_X03_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 3881150 ] ,
          "attributes": {
            "ROUTING": "R18C9_F4;;1;R18C9_X03;R18C9_F4_X03;1;R18C9_D1;R18C9_X03_D1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2_LUT3_I0_F_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3881143 ] ,
          "attributes": {
            "ROUTING": "R18C10_F6;;1;R18C10_SN10;R18C10_F6_SN10;1;R19C10_S21;R19C10_S111_S210;1;R21C10_S21;R21C10_S212_S210;1;R22C10_X08;R22C10_S211_X08;1;R22C10_D0;R22C10_X08_D0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2_LUT3_I0_F_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881142 ] ,
          "attributes": {
            "ROUTING": "R22C9_F7;;1;R22C9_E13;R22C9_F7_E130;1;R22C10_B0;R22C10_E131_B0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2_LUT3_I0_F_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881141 ] ,
          "attributes": {
            "ROUTING": "R22C10_F3;;1;R22C10_X02;R22C10_F3_X02;1;R22C10_A0;R22C10_X02_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881139 ] ,
          "attributes": {
            "ROUTING": "R21C10_F1;;1;R21C10_N10;R21C10_F1_N100;1;R21C10_C4;R21C10_N100_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881138 ] ,
          "attributes": {
            "ROUTING": "R21C9_F2;;1;R21C9_E10;R21C9_F2_E100;1;R21C10_S20;R21C10_E101_S200;1;R21C10_A4;R21C10_S200_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881136 ] ,
          "attributes": {
            "ROUTING": "R22C10_F0;;1;R22C10_X05;R22C10_F0_X05;1;R22C10_C7;R22C10_X05_C7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881135 ] ,
          "attributes": {
            "ROUTING": "R21C10_F4;;1;R21C10_SN20;R21C10_F4_SN20;1;R22C10_B7;R22C10_S121_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881134 ] ,
          "attributes": {
            "ROUTING": "R21C10_F7;;1;R21C10_S10;R21C10_F7_S100;1;R22C10_A7;R22C10_S101_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_2_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881132 ] ,
          "attributes": {
            "ROUTING": "R22C8_N13;R22C8_F2_N130;1;R22C8_C6;R22C8_N130_C6;1;R22C8_F2;;1;R22C8_EW20;R22C8_F2_EW20;1;R22C9_C6;R22C9_E121_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_2_I2[0]": {
          "hide_name": 0,
          "bits": [ 3881130 ] ,
          "attributes": {
            "ROUTING": "R22C8_F4;;1;R22C8_E13;R22C8_F4_E130;1;R22C8_A6;R22C8_E130_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3881129 ] ,
          "attributes": {
            "ROUTING": "R22C8_F6;;1;R22C8_C5;R22C8_F6_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I1_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3881126 ] ,
          "attributes": {
            "ROUTING": "R20C8_S21;R20C8_F1_S210;1;R21C8_B3;R21C8_S211_B3;1;R21C8_S22;R21C8_S121_S220;1;R21C8_C4;R21C8_S220_C4;1;R20C8_F1;;1;R20C8_SN20;R20C8_F1_SN20;1;R19C8_N26;R19C8_N121_N260;1;R18C8_C0;R18C8_N261_C0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3881123 ] ,
          "attributes": {
            "ROUTING": "R22C8_F7;;1;R22C8_S10;R22C8_F7_S100;1;R22C8_D5;R22C8_S100_D5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881120 ] ,
          "attributes": {
            "ROUTING": "R22C7_F3;;1;R22C7_B7;R22C7_F3_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3881118 ] ,
          "attributes": {
            "ROUTING": "R22C8_F1;;1;R22C8_B7;R22C8_F1_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_1_F[3]": {
          "hide_name": 0,
          "bits": [ 3881115 ] ,
          "attributes": {
            "ROUTING": "R13C7_X05;R13C7_S241_X05;1;R13C7_B0;R13C7_X05_B0;1;R14C7_D7;R14C7_S242_D7;1;R12C5_X03;R12C5_W242_X03;1;R12C5_D3;R12C5_X03_D3;1;R11C7_W23;R11C7_N131_W230;1;R11C6_X02;R11C6_W231_X02;1;R11C6_C1;R11C6_X02_C1;1;R11C7_B2;R11C7_N131_B2;1;R14C7_B1;R14C7_S212_B1;1;R12C7_S10;R12C7_F4_S100;1;R12C7_A3;R12C7_N130_A3;1;R12C7_S21;R12C7_S100_S210;1;R12C7_S24;R12C7_F4_S240;1;R12C7_W24;R12C7_F4_W240;1;R12C7_F4;;1;R12C7_N13;R12C7_F4_N130;1;R11C7_W27;R11C7_N131_W270;1;R11C5_A3;R11C5_W272_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I1[0]": {
          "hide_name": 0,
          "bits": [ 3881109 ] ,
          "attributes": {
            "ROUTING": "R14C4_A6;R14C4_F5_A6;1;R14C4_A3;R14C4_F5_A3;1;R14C5_B6;R14C5_E131_B6;1;R12C5_E27;R12C5_N272_E270;1;R12C6_A2;R12C6_E271_A2;1;R14C6_N23;R14C6_E231_N230;1;R12C6_A7;R12C6_N232_A7;1;R13C6_A6;R13C6_X01_A6;1;R14C5_E23;R14C5_E131_E230;1;R12C7_X01;R12C7_E202_X01;1;R12C7_A7;R12C7_X01_A7;1;R12C7_A1;R12C7_X01_A1;1;R14C4_E13;R14C4_F5_E130;1;R12C5_E20;R12C5_N202_E200;1;R12C4_W22;R12C4_N222_W220;1;R13C4_E20;R13C4_N101_E200;1;R14C4_N22;R14C4_E100_N220;1;R13C4_D0;R13C4_N101_D0;1;R14C5_N27;R14C5_E131_N270;1;R15C4_E25;R15C4_S251_E250;1;R15C6_A6;R15C6_E252_A6;1;R14C6_X08;R14C6_E252_X08;1;R14C4_S25;R14C4_F5_S250;1;R14C6_D2;R14C6_X08_D2;1;R14C6_E25;R14C6_E252_E250;1;R14C7_A1;R14C7_E251_A1;1;R16C4_E25;R16C4_S252_E250;1;R16C5_A2;R16C5_E251_A2;1;R15C4_B6;R15C4_S251_B6;1;R12C4_C2;R12C4_W220_C2;1;R14C5_N20;R14C5_E101_N200;1;R13C6_X01;R13C6_E202_X01;1;R14C4_E10;R14C4_F5_E100;1;R14C4_F5;;1;R14C4_E25;R14C4_F5_E250;1;R13C4_A7;R13C4_N121_A7;1;R14C4_N10;R14C4_F5_N100;1;R14C4_SN20;R14C4_F5_SN20;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3881106 ] ,
          "attributes": {
            "ROUTING": "R13C7_E21;R13C7_S100_E210;1;R13C7_A0;R13C7_E210_A0;1;R13C7_W10;R13C7_F6_W100;1;R13C7_S23;R13C7_W100_S230;1;R15C7_W23;R15C7_S232_W230;1;R15C5_B4;R15C5_W232_B4;1;R15C4_B3;R15C4_S231_B3;1;R14C7_A4;R14C7_S101_A4;1;R14C5_W80;R14C5_W232_W800;1;R14C4_S23;R14C4_E808_S230;1;R14C4_A4;R14C4_E251_A4;1;R13C7_W83;R13C7_F6_W830;1;R14C3_E25;R14C3_S251_E250;1;R13C3_S25;R13C3_W834_S250;1;R13C7_F6;;1;R14C7_W23;R14C7_S131_W230;1;R13C7_S10;R13C7_F6_S100;1;R13C7_S13;R13C7_F6_S130;1;R13C3_B0;R13C3_E131_B0;1;R13C2_E13;R13C2_E838_E130;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0_LUT3_I1_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881104 ] ,
          "attributes": {
            "ROUTING": "R14C7_F1;;1;R14C7_SN10;R14C7_F1_SN10;1;R13C7_C4;R13C7_N111_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0_LUT3_I1_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881103 ] ,
          "attributes": {
            "ROUTING": "R14C7_F4;;1;R14C7_S10;R14C7_F4_S100;1;R14C7_N21;R14C7_S100_N210;1;R13C7_A4;R13C7_N211_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3881102 ] ,
          "attributes": {
            "ROUTING": "R13C7_F4;;1;R13C7_X03;R13C7_F4_X03;1;R13C7_B5;R13C7_X03_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3881100 ] ,
          "attributes": {
            "ROUTING": "R14C7_A0;R14C7_F7_A0;1;R14C6_W23;R14C6_W131_W230;1;R14C5_B1;R14C5_W231_B1;1;R14C6_A3;R14C6_W131_A3;1;R16C6_W20;R16C6_S202_W200;1;R16C5_X01;R16C5_W201_X01;1;R16C5_A1;R16C5_X01_A1;1;R14C7_F7;;1;R14C7_W10;R14C7_F7_W100;1;R14C6_S20;R14C6_W101_S200;1;R14C7_W13;R14C7_F7_W130;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3881098 ] ,
          "attributes": {
            "ROUTING": "R14C7_N20;R14C7_F0_N200;1;R13C7_C5;R13C7_N201_C5;1;R14C6_C4;R14C6_S220_C4;1;R14C7_F0;;1;R14C7_EW20;R14C7_F0_EW20;1;R14C6_S22;R14C6_W121_S220;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3881095 ] ,
          "attributes": {
            "ROUTING": "R14C7_F2;;1;R14C7_SN20;R14C7_F2_SN20;1;R13C7_A5;R13C7_N121_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881093 ] ,
          "attributes": {
            "ROUTING": "R18C8_N27;R18C8_F7_N270;1;R16C8_N27;R16C8_N272_N270;1;R14C8_W27;R14C8_N272_W270;1;R14C7_X04;R14C7_W271_X04;1;R14C7_B2;R14C7_X04_B2;1;R18C8_F7;;1;R18C8_A5;R18C8_F7_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881090 ] ,
          "attributes": {
            "ROUTING": "R18C9_D0;R18C9_W100_D0;1;R18C8_N24;R18C8_W101_N240;1;R18C8_B5;R18C8_N240_B5;1;R18C9_F5;;1;R18C9_W10;R18C9_F5_W100;1;R18C9_EW20;R18C9_F5_EW20;1;R18C10_C5;R18C10_E121_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881088 ] ,
          "attributes": {
            "ROUTING": "R18C9_F0;;1;R18C9_S20;R18C9_F0_S200;1;R20C9_S20;R20C9_S202_S200;1;R21C9_C6;R21C9_S201_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 3881086 ] ,
          "attributes": {
            "ROUTING": "R18C8_F5;;1;R18C8_S10;R18C8_F5_S100;1;R19C8_S20;R19C8_S101_S200;1;R21C8_D0;R21C8_S202_D0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 3881085 ] ,
          "attributes": {
            "ROUTING": "R21C9_E13;R21C9_F4_E130;1;R21C9_A6;R21C9_E130_A6;1;R21C9_F4;;1;R21C9_EW10;R21C9_F4_EW10;1;R21C8_B0;R21C8_W111_B0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3[0]": {
          "hide_name": 0,
          "bits": [ 3881083 ] ,
          "attributes": {
            "ROUTING": "R21C8_N10;R21C8_F4_N100;1;R21C8_A0;R21C8_N100_A0;1;R21C8_F4;;1;R21C8_S10;R21C8_F4_S100;1;R22C8_A5;R22C8_S101_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881080 ] ,
          "attributes": {
            "ROUTING": "R22C7_N13;R22C7_F7_N130;1;R22C7_C6;R22C7_N130_C6;1;R22C7_F7;;1;R22C7_EW20;R22C7_F7_EW20;1;R22C8_C7;R22C8_E121_C7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3881078 ] ,
          "attributes": {
            "ROUTING": "R21C7_F5;;1;R21C7_N13;R21C7_F5_N130;1;R21C7_C7;R21C7_N130_C7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3881077 ] ,
          "attributes": {
            "ROUTING": "R16C8_F6;;1;R16C8_EW20;R16C8_F6_EW20;1;R16C7_S82;R16C7_W121_S820;1;R24C7_N13;R24C7_S828_N130;1;R23C7_N23;R23C7_N131_N230;1;R21C7_A7;R21C7_N232_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881075 ] ,
          "attributes": {
            "ROUTING": "R22C7_W24;R22C7_S101_W240;1;R22C6_C6;R22C6_W241_C6;1;R21C7_S10;R21C7_F0_S100;1;R21C9_B7;R21C9_X05_B7;1;R21C7_F0;;1;R21C7_E20;R21C7_F0_E200;1;R22C7_A7;R22C7_S101_A7;1;R21C9_X05;R21C9_E202_X05;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F_I0_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881071 ] ,
          "attributes": {
            "ROUTING": "R20C8_EW20;R20C8_F7_EW20;1;R20C9_C5;R20C9_E121_C5;1;R20C8_S13;R20C8_F7_S130;1;R21C8_C7;R21C8_S131_C7;1;R21C7_A3;R21C7_S271_A3;1;R20C7_S27;R20C7_W271_S270;1;R20C8_W27;R20C8_F7_W270;1;R20C6_X04;R20C6_W272_X04;1;R20C6_B3;R20C6_X04_B3;1;R20C8_B6;R20C8_W130_B6;1;R20C8_F7;;1;R21C8_B1;R21C8_S111_B1;1;R20C8_SN10;R20C8_F7_SN10;1;R20C8_W13;R20C8_F7_W130;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT3_I0_F_LUT4_F_I2_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881068 ] ,
          "attributes": {
            "ROUTING": "R20C6_F3;;1;R20C6_B2;R20C6_F3_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT3_I0_F_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3881066 ] ,
          "attributes": {
            "ROUTING": "R20C6_F2;;1;R20C6_S22;R20C6_F2_S220;1;R22C6_D3;R22C6_S222_D3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT3_I0_F_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881065 ] ,
          "attributes": {
            "ROUTING": "R22C6_F6;;1;R22C6_C3;R22C6_F6_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881064 ] ,
          "attributes": {
            "ROUTING": "R22C6_F3;;1;R22C6_B7;R22C6_F3_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881062 ] ,
          "attributes": {
            "ROUTING": "R21C7_F7;;1;R21C7_EW10;R21C7_F7_EW10;1;R21C6_B6;R21C6_W111_B6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3881061 ] ,
          "attributes": {
            "ROUTING": "R21C6_F6;;1;R21C6_SN10;R21C6_F6_SN10;1;R22C6_D7;R22C6_S111_D7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881059 ] ,
          "attributes": {
            "ROUTING": "R21C7_F1;;1;R21C7_W13;R21C7_F1_W130;1;R21C6_A6;R21C6_W131_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 3881052 ] ,
          "attributes": {
            "ROUTING": "R21C8_X02;R21C8_S212_X02;1;R21C8_A1;R21C8_X02_A1;1;R20C8_A6;R20C8_S211_A6;1;R16C9_B1;R16C9_E232_B1;1;R15C7_SN20;R15C7_F0_SN20;1;R12C6_A6;R12C6_N211_A6;1;R18C9_X06;R18C9_E212_X06;1;R18C9_A4;R18C9_X06_A4;1;R20C6_X02;R20C6_S211_X02;1;R20C6_A3;R20C6_X02_A3;1;R18C7_A5;R18C7_S211_A5;1;R15C6_B1;R15C6_W111_B1;1;R17C7_S21;R17C7_S202_S210;1;R14C4_A7;R14C4_N231_A7;1;R15C4_X06;R15C4_W212_X06;1;R19C7_W21;R19C7_S212_W210;1;R15C7_N20;R15C7_F0_N200;1;R19C7_E21;R19C7_S212_E210;1;R15C5_W21;R15C5_W202_W210;1;R14C4_X08;R14C4_N231_X08;1;R18C7_E21;R18C7_S211_E210;1;R15C5_A5;R15C5_W210_A5;1;R13C7_W20;R13C7_N202_W200;1;R15C4_X02;R15C4_W211_X02;1;R15C4_C3;R15C4_X02_C3;1;R15C4_N23;R15C4_E808_N230;1;R17C9_X05;R17C9_E202_X05;1;R14C4_B4;R14C4_X08_B4;1;R12C6_W21;R12C6_N211_W210;1;R15C7_EW10;R15C7_F0_EW10;1;R13C7_X01;R13C7_N202_X01;1;R15C5_W80;R15C5_W202_W800;1;R19C6_S21;R19C6_W211_S210;1;R15C8_B1;R15C8_E131_B1;1;R15C7_S20;R15C7_F0_S200;1;R16C7_E23;R16C7_S131_E230;1;R17C7_E20;R17C7_S202_E200;1;R12C6_C3;R12C6_N241_C3;1;R15C6_N21;R15C6_W111_N210;1;R12C4_D0;R12C4_X06_D0;1;R15C7_E13;R15C7_F0_E130;1;R15C5_B0;R15C5_W211_B0;1;R13C6_N21;R13C6_N212_N210;1;R13C5_D6;R13C5_W202_D6;1;R12C4_X06;R12C4_W212_X06;1;R15C7_EW20;R15C7_F0_EW20;1;R19C8_S21;R19C8_E211_S210;1;R15C4_D1;R15C4_X06_D1;1;R13C7_C0;R13C7_X01_C0;1;R15C7_S13;R15C7_F0_S130;1;R13C6_N24;R13C6_N212_N240;1;R13C7_C1;R13C7_X01_C1;1;R15C7_F0;;1;R15C7_W20;R15C7_F0_W200;1;R17C9_A4;R17C9_X05_A4;1;R15C6_D6;R15C6_W121_D6;1;R14C7_C1;R14C7_N121_C1;1;R15C4_C6;R15C4_X06_C6;1;R15C6_W21;R15C6_W111_W210;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 3881050 ] ,
          "attributes": {
            "ROUTING": "R18C7_F5;;1;R18C7_SN20;R18C7_F5_SN20;1;R19C7_S26;R19C7_S121_S260;1;R21C7_X03;R21C7_S262_X03;1;R21C7_A1;R21C7_X03_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3881048 ] ,
          "attributes": {
            "ROUTING": "R17C6_X02;R17C6_S211_X02;1;R17C6_A0;R17C6_X02_A0;1;R20C6_S25;R20C6_S242_S250;1;R21C6_E25;R21C6_S251_E250;1;R21C7_A6;R21C7_E251_A6;1;R16C6_W21;R16C6_F1_W210;1;R16C5_B2;R16C5_W211_B2;1;R18C6_S24;R18C6_S212_S240;1;R13C4_B1;R13C4_W231_B1;1;R20C10_S21;R20C10_S212_S210;1;R16C6_S21;R16C6_F1_S210;1;R18C8_E21;R18C8_E212_E210;1;R16C6_EW20;R16C6_F1_EW20;1;R21C10_A5;R21C10_S211_A5;1;R18C6_E21;R18C6_S212_E210;1;R20C10_A6;R20C10_S212_A6;1;R16C6_F1;;1;R18C10_S21;R18C10_E212_S210;1;R16C5_N22;R16C5_W121_N220;1;R15C5_C4;R15C5_N221_C4;1;R13C4_B7;R13C4_W231_B7;1;R14C5_N23;R14C5_N222_N230;1;R13C5_W23;R13C5_N231_W230;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881043 ] ,
          "attributes": {
            "ROUTING": "R16C10_N13;R16C10_F1_N130;1;R16C10_A2;R16C10_N130_A2;1;R16C10_F1;;1;R16C10_B7;R16C10_F1_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3881042 ] ,
          "attributes": {
            "ROUTING": "R16C10_F2;;1;R16C10_D3;R16C10_F2_D3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881040 ] ,
          "attributes": {
            "ROUTING": "R14C6_N25;R14C6_N242_N250;1;R12C6_B7;R12C6_N252_B7;1;R14C4_N24;R14C4_W242_N240;1;R12C4_X07;R12C4_N242_X07;1;R12C4_A2;R12C4_X07_A2;1;R15C6_W27;R15C6_N131_W270;1;R15C4_A4;R15C4_W272_A4;1;R16C10_B0;R16C10_X04_B0;1;R16C6_W13;R16C6_F4_W130;1;R16C6_N24;R16C6_F4_N240;1;R16C6_E24;R16C6_F4_E240;1;R16C8_E25;R16C8_E242_E250;1;R16C5_A4;R16C5_W131_A4;1;R16C10_X04;R16C10_E252_X04;1;R16C6_F4;;1;R16C6_N13;R16C6_F4_N130;1;R16C5_B7;R16C5_W111_B7;1;R16C6_EW10;R16C6_F4_EW10;1;R14C6_W24;R14C6_N242_W240;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881037 ] ,
          "attributes": {
            "ROUTING": "R16C8_E21;R16C8_S111_E210;1;R16C9_X02;R16C9_E211_X02;1;R16C9_C0;R16C9_X02_C0;1;R16C8_D6;R16C8_S111_D6;1;R15C8_SN10;R15C8_F5_SN10;1;R15C8_F5;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881034 ] ,
          "attributes": {
            "ROUTING": "R16C10_F0;;1;R16C10_X01;R16C10_F0_X01;1;R16C10_B4;R16C10_X01_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881033 ] ,
          "attributes": {
            "ROUTING": "R16C9_F0;;1;R16C9_EW10;R16C9_F0_EW10;1;R16C10_A4;R16C10_E111_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3881032 ] ,
          "attributes": {
            "ROUTING": "R16C10_F4;;1;R16C10_C3;R16C10_F4_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881029 ] ,
          "attributes": {
            "ROUTING": "R17C10_S23;R17C10_F3_S230;1;R19C10_S23;R19C10_S232_S230;1;R21C10_B2;R21C10_S232_B2;1;R16C10_B3;R16C10_N231_B3;1;R17C10_N23;R17C10_F3_N230;1;R17C10_F3;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3881024 ] ,
          "attributes": {
            "ROUTING": "R20C10_F5;;1;R20C10_X04;R20C10_F5_X04;1;R20C10_C1;R20C10_X04_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881020 ] ,
          "attributes": {
            "ROUTING": "R20C10_S23;R20C10_S232_S230;1;R21C10_W23;R21C10_S231_W230;1;R21C9_B6;R21C9_W231_B6;1;R20C10_B1;R20C10_W250_B1;1;R17C10_SN10;R17C10_F6_SN10;1;R16C10_B2;R16C10_N131_B2;1;R17C10_S13;R17C10_F6_S130;1;R18C10_S25;R18C10_S111_S250;1;R20C10_A7;R20C10_S232_A7;1;R18C10_S23;R18C10_S131_S230;1;R17C10_N13;R17C10_F6_N130;1;R20C10_W25;R20C10_S252_W250;1;R17C10_F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881017 ] ,
          "attributes": {
            "ROUTING": "R17C10_N21;R17C10_F1_N210;1;R17C10_A3;R17C10_N210_A3;1;R17C10_E13;R17C10_F1_E130;1;R17C10_A6;R17C10_E130_A6;1;R17C10_F1;;1;R17C10_S81;R17C10_F1_S810;1;R21C10_W21;R21C10_S814_W210;1;R21C8_S21;R21C8_W212_S210;1;R22C8_X02;R22C8_S211_X02;1;R22C8_A3;R22C8_X02_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881015 ] ,
          "attributes": {
            "ROUTING": "R21C7_X07;R21C7_F6_X07;1;R21C7_B1;R21C7_X07_B1;1;R21C7_F6;;1;R21C7_SN20;R21C7_F6_SN20;1;R22C7_B4;R22C7_S121_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881013 ] ,
          "attributes": {
            "ROUTING": "R22C8_F3;;1;R22C8_W13;R22C8_F3_W130;1;R22C7_A4;R22C7_W131_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3881011 ] ,
          "attributes": {
            "ROUTING": "R22C7_F6;;1;R22C7_S10;R22C7_F6_S100;1;R22C7_D5;R22C7_S100_D5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881010 ] ,
          "attributes": {
            "ROUTING": "R21C8_F0;;1;R21C8_EW20;R21C8_F0_EW20;1;R21C7_S22;R21C7_W121_S220;1;R22C7_C5;R22C7_S221_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881006 ] ,
          "attributes": {
            "ROUTING": "R20C8_N13;R20C8_F3_N130;1;R20C8_C6;R20C8_N130_C6;1;R20C8_X02;R20C8_F3_X02;1;R20C8_A0;R20C8_X02_A0;1;R20C8_S10;R20C8_F3_S100;1;R21C8_C1;R21C8_S101_C1;1;R20C8_E23;R20C8_F3_E230;1;R20C10_A1;R20C10_X02_A1;1;R22C8_W23;R22C8_S232_W230;1;R20C8_S23;R20C8_F3_S230;1;R20C8_F3;;1;R22C6_B3;R22C6_W232_B3;1;R22C7_B5;R22C7_W231_B5;1;R20C10_X02;R20C10_E232_X02;1;R22C8_B2;R22C8_S232_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881003 ] ,
          "attributes": {
            "ROUTING": "R22C7_F5;;1;R22C7_X04;R22C7_F5_X04;1;R22C7_C1;R22C7_X04_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881002 ] ,
          "attributes": {
            "ROUTING": "R22C7_F4;;1;R22C7_S24;R22C7_F4_S240;1;R22C7_B1;R22C7_S240_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 3881001 ] ,
          "attributes": {
            "ROUTING": "R22C7_X01;R22C7_F2_X01;1;R22C7_A1;R22C7_X01_A1;1;R22C7_F2;;1;R22C7_W22;R22C7_F2_W220;1;R22C6_X01;R22C6_W221_X01;1;R22C6_A7;R22C6_X01_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3880998 ] ,
          "attributes": {
            "ROUTING": "R21C10_F3;;1;R21C10_X02;R21C10_F3_X02;1;R21C10_D6;R21C10_X02_D6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880997 ] ,
          "attributes": {
            "ROUTING": "R20C10_F2;;1;R20C10_SN20;R20C10_F2_SN20;1;R21C10_B6;R21C10_S121_B6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880995 ] ,
          "attributes": {
            "ROUTING": "R22C7_F1;;1;R22C7_E21;R22C7_F1_E210;1;R22C9_E24;R22C9_E212_E240;1;R22C10_C1;R22C10_E241_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880994 ] ,
          "attributes": {
            "ROUTING": "R21C10_F6;;1;R21C10_SN10;R21C10_F6_SN10;1;R22C10_B1;R22C10_S111_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880993 ] ,
          "attributes": {
            "ROUTING": "R22C10_F7;;1;R22C10_A1;R22C10_F7_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I2_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3880991 ] ,
          "attributes": {
            "ROUTING": "R17C7_W27;R17C7_W262_W270;1;R17C6_X04;R17C6_W271_X04;1;R17C6_B0;R17C6_X04_B0;1;R17C8_S26;R17C8_W261_S260;1;R15C9_W26;R15C9_F6_W260;1;R18C6_B4;R18C6_X03_B4;1;R15C8_A5;R15C8_X07_A5;1;R20C7_B6;R20C7_S271_B6;1;R19C7_S27;R19C7_S262_S270;1;R15C9_C4;R15C9_F6_C4;1;R20C7_E27;R20C7_S271_E270;1;R18C8_C2;R18C8_S261_C2;1;R15C9_S26;R15C9_F6_S260;1;R18C8_W26;R18C8_S261_W260;1;R18C6_X03;R18C6_W262_X03;1;R17C7_S26;R17C7_W262_S260;1;R20C8_A1;R20C8_E271_A1;1;R15C8_X07;R15C8_W261_X07;1;R15C9_F6;;1;R17C9_W26;R17C9_S262_W260;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT3_I0_F_LUT4_F_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880989 ] ,
          "attributes": {
            "ROUTING": "R18C6_F4;;1;R18C6_SN10;R18C6_F4_SN10;1;R19C6_S25;R19C6_S111_S250;1;R20C6_A2;R20C6_S251_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3880985 ] ,
          "attributes": {
            "ROUTING": "R18C6_F2;;1;R18C6_N10;R18C6_F2_N100;1;R18C6_C5;R18C6_N100_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3880982 ] ,
          "attributes": {
            "ROUTING": "R22C10_A3;R22C10_N130_A3;1;R22C9_W23;R22C9_W131_W230;1;R22C8_B3;R22C8_W231_B3;1;R21C10_N23;R21C10_N131_N230;1;R21C7_B5;R21C7_N271_B5;1;R22C10_N13;R22C10_F2_N130;1;R21C10_W27;R21C10_N131_W270;1;R21C9_A4;R21C9_W271_A4;1;R22C10_F2;;1;R22C10_W13;R22C10_F2_W130;1;R22C9_W27;R22C9_W131_W270;1;R22C7_N27;R22C7_W272_N270;1;R20C10_A5;R20C10_N231_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1_LUT4_F_I0_LUT4_I1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880980 ] ,
          "attributes": {
            "ROUTING": "R14C8_E13;R14C8_F6_E130;1;R14C8_A7;R14C8_E130_A7;1;R18C7_X01;R18C7_S242_X01;1;R18C7_A0;R18C7_X01_A0;1;R11C4_B4;R11C4_N271_B4;1;R12C4_N27;R12C4_N272_N270;1;R14C5_X07;R14C5_W262_X07;1;R15C8_B5;R15C8_S121_B5;1;R14C5_A4;R14C5_X07_A4;1;R14C4_N27;R14C4_W271_N270;1;R14C8_SN20;R14C8_F6_SN20;1;R14C3_A7;R14C3_W272_A7;1;R14C7_B4;R14C7_W111_B4;1;R14C3_N27;R14C3_W272_N270;1;R18C7_S25;R18C7_S242_S250;1;R14C7_S21;R14C7_W111_S210;1;R20C7_X06;R20C7_S252_X06;1;R13C3_A0;R13C3_N271_A0;1;R14C8_EW20;R14C8_F6_EW20;1;R14C8_F6;;1;R16C7_S24;R16C7_S212_S240;1;R14C5_W27;R14C5_W262_W270;1;R14C7_W26;R14C7_W121_W260;1;R14C8_EW10;R14C8_F6_EW10;1;R20C7_A6;R20C7_X06_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3880977 ] ,
          "attributes": {
            "ROUTING": "R14C7_X02;R14C7_F3_X02;1;R14C7_D6;R14C7_X02_D6;1;R14C7_F3;;1;R14C7_S23;R14C7_F3_S230;1;R16C7_S23;R16C7_S232_S230;1;R17C7_A5;R17C7_S231_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 3880973 ] ,
          "attributes": {
            "ROUTING": "R15C6_F0;;1;R15C6_D3;R15C6_F0_D3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880972 ] ,
          "attributes": {
            "ROUTING": "R16C7_S80;R16C7_F3_S800;1;R24C7_N23;R24C7_S808_N230;1;R22C7_N26;R22C7_N232_N260;1;R21C7_C2;R21C7_N261_C2;1;R15C7_D7;R15C7_N131_D7;1;R15C7_W27;R15C7_N131_W270;1;R16C7_N13;R16C7_F3_N130;1;R15C6_C3;R15C6_X04_C3;1;R16C7_F3;;1;R15C6_X04;R15C6_W271_X04;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880970 ] ,
          "attributes": {
            "ROUTING": "R14C7_F6;;1;R14C7_EW10;R14C7_F6_EW10;1;R14C6_S21;R14C6_W111_S210;1;R15C6_B3;R15C6_S211_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880966 ] ,
          "attributes": {
            "ROUTING": "R17C9_W24;R17C9_S101_W240;1;R17C7_C0;R17C7_W242_C0;1;R19C10_S20;R19C10_E201_S200;1;R20C10_C5;R20C10_S201_C5;1;R15C7_B5;R15C7_W232_B5;1;R17C9_S20;R17C9_S101_S200;1;R16C9_N23;R16C9_F3_N230;1;R16C9_S10;R16C9_F3_S100;1;R16C9_F3;;1;R16C10_C2;R16C10_E121_C2;1;R16C9_EW20;R16C9_F3_EW20;1;R19C9_E20;R19C9_S202_E200;1;R15C9_W23;R15C9_N231_W230;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880964 ] ,
          "attributes": {
            "ROUTING": "R18C7_S10;R18C7_F6_S100;1;R19C7_S24;R19C7_S101_S240;1;R21C7_E24;R21C7_S242_E240;1;R21C7_B7;R21C7_E240_B7;1;R17C7_B0;R17C7_N131_B0;1;R18C7_F6;;1;R18C7_N13;R18C7_F6_N130;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880961 ] ,
          "attributes": {
            "ROUTING": "R15C6_F3;;1;R15C6_S23;R15C6_F3_S230;1;R17C6_X06;R17C6_S232_X06;1;R17C6_C4;R17C6_X06_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880960 ] ,
          "attributes": {
            "ROUTING": "R17C8_F5;;1;R17C8_W13;R17C8_F5_W130;1;R17C7_W23;R17C7_W131_W230;1;R17C6_B4;R17C6_W231_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880959 ] ,
          "attributes": {
            "ROUTING": "R17C7_F0;;1;R17C7_W13;R17C7_F0_W130;1;R17C6_A4;R17C6_W131_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880954 ] ,
          "attributes": {
            "ROUTING": "R16C6_F5;;1;R16C6_E13;R16C6_F5_E130;1;R16C6_C2;R16C6_E130_C2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880953 ] ,
          "attributes": {
            "ROUTING": "R17C6_F1;;1;R17C6_N13;R17C6_F1_N130;1;R16C6_B2;R16C6_N131_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880952 ] ,
          "attributes": {
            "ROUTING": "R16C6_F0;;1;R16C6_E20;R16C6_F0_E200;1;R16C6_A2;R16C6_E200_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880950 ] ,
          "attributes": {
            "ROUTING": "R18C6_F5;;1;R18C6_N13;R18C6_F5_N130;1;R17C6_B3;R17C6_N131_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880949 ] ,
          "attributes": {
            "ROUTING": "R16C6_F6;;1;R16C6_S10;R16C6_F6_S100;1;R17C6_E20;R17C6_S101_E200;1;R17C6_A3;R17C6_E200_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0_LUT4_I0_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880947 ] ,
          "attributes": {
            "ROUTING": "R15C7_F5;;1;R15C7_X04;R15C7_F5_X04;1;R15C7_C3;R15C7_X04_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0_LUT4_I0_F_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880946 ] ,
          "attributes": {
            "ROUTING": "R15C7_F6;;1;R15C7_X03;R15C7_F6_X03;1;R15C7_B3;R15C7_X03_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0_LUT4_I0_F_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880945 ] ,
          "attributes": {
            "ROUTING": "R15C7_F2;;1;R15C7_N13;R15C7_F2_N130;1;R15C7_A3;R15C7_N130_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I2_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880941 ] ,
          "attributes": {
            "ROUTING": "R17C8_N13;R17C8_F2_N130;1;R17C8_C6;R17C8_N130_C6;1;R17C8_F2;;1;R17C8_S10;R17C8_F2_S100;1;R18C8_S80;R18C8_S101_S800;1;R22C8_W20;R22C8_S804_W200;1;R22C8_A7;R22C8_W200_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I2_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880939 ] ,
          "attributes": {
            "ROUTING": "R15C9_F3;;1;R15C9_EW20;R15C9_F3_EW20;1;R15C8_S26;R15C8_W121_S260;1;R17C8_X05;R17C8_S262_X05;1;R17C8_B6;R17C8_X05_B6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3880937 ] ,
          "attributes": {
            "ROUTING": "R14C8_F4;;1;R14C8_S10;R14C8_F4_S100;1;R15C8_C0;R15C8_S101_C0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880935 ] ,
          "attributes": {
            "ROUTING": "R20C8_X03;R20C8_F6_X03;1;R20C8_D2;R20C8_X03_D2;1;R20C8_F6;;1;R20C8_S26;R20C8_F6_S260;1;R22C8_X01;R22C8_S262_X01;1;R22C8_B5;R22C8_X01_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880933 ] ,
          "attributes": {
            "ROUTING": "R21C7_E13;R21C7_F4_E130;1;R21C8_B4;R21C8_E131_B4;1;R20C7_A1;R20C7_N200_A1;1;R21C7_N10;R21C7_F4_N100;1;R20C7_N20;R20C7_N101_N200;1;R22C7_E23;R22C7_S131_E230;1;R22C8_B1;R22C8_E231_B1;1;R22C6_B6;R22C6_W231_B6;1;R22C7_W23;R22C7_S131_W230;1;R21C7_S13;R21C7_F4_S130;1;R21C7_F4;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880930 ] ,
          "attributes": {
            "ROUTING": "R20C7_S13;R20C7_F5_S130;1;R20C7_B2;R20C7_S130_B2;1;R20C7_F5;;1;R20C7_W13;R20C7_F5_W130;1;R20C7_B7;R20C7_W130_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880928 ] ,
          "attributes": {
            "ROUTING": "R20C7_F1;;1;R20C7_X02;R20C7_F1_X02;1;R20C7_A2;R20C7_X02_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3880926 ] ,
          "attributes": {
            "ROUTING": "R20C7_F2;;1;R20C7_D4;R20C7_F2_D4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880924 ] ,
          "attributes": {
            "ROUTING": "R17C8_N10;R17C8_F6_N100;1;R16C8_N20;R16C8_N101_N200;1;R15C8_D0;R15C8_N201_D0;1;R21C8_A5;R21C8_X06_A5;1;R18C8_S26;R18C8_S121_S260;1;R20C8_S27;R20C8_S262_S270;1;R21C8_X06;R21C8_S271_X06;1;R17C8_SN20;R17C8_F6_SN20;1;R20C8_W26;R20C8_S262_W260;1;R17C8_F6;;1;R20C7_C4;R20C7_W261_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880922 ] ,
          "attributes": {
            "ROUTING": "R20C8_F2;;1;R20C8_W22;R20C8_F2_W220;1;R20C7_X01;R20C7_W221_X01;1;R20C7_B4;R20C7_X01_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880916 ] ,
          "attributes": {
            "ROUTING": "R18C8_E27;R18C8_S131_E270;1;R18C9_A7;R18C9_E271_A7;1;R15C7_X01;R15C7_N262_X01;1;R15C7_A7;R15C7_X01_A7;1;R15C7_B1;R15C7_X07_B1;1;R17C8_B4;R17C8_X01_B4;1;R17C8_E13;R17C8_F0_E130;1;R17C9_E27;R17C9_E131_E270;1;R17C10_A7;R17C10_E271_A7;1;R18C8_A3;R18C8_S131_A3;1;R15C7_X07;R15C7_N262_X07;1;R17C8_F0;;1;R17C8_S13;R17C8_F0_S130;1;R17C8_EW20;R17C8_F0_EW20;1;R17C7_N26;R17C7_W121_N260;1;R17C8_X01;R17C8_F0_X01;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880915 ] ,
          "attributes": {
            "ROUTING": "R17C8_F4;;1;R17C8_EW10;R17C8_F4_EW10;1;R17C7_B6;R17C7_W111_B6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3880913 ] ,
          "attributes": {
            "ROUTING": "R18C7_N23;R18C7_F3_N230;1;R17C7_X02;R17C7_N231_X02;1;R17C7_A3;R17C7_X02_A3;1;R18C6_N20;R18C6_W101_N200;1;R17C6_A1;R17C6_X01_A1;1;R18C6_C2;R18C6_W101_C2;1;R18C7_W10;R18C7_F3_W100;1;R17C6_X01;R17C6_N201_X01;1;R18C6_C4;R18C6_W101_C4;1;R18C7_F3;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880911 ] ,
          "attributes": {
            "ROUTING": "R17C7_F3;;1;R17C7_X06;R17C7_F3_X06;1;R17C7_A6;R17C7_X06_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880909 ] ,
          "attributes": {
            "ROUTING": "R20C9_X07;R20C9_S221_X07;1;R20C9_B1;R20C9_X07_B1;1;R18C9_W24;R18C9_S101_W240;1;R21C9_X01;R21C9_S222_X01;1;R18C8_C6;R18C8_W241_C6;1;R17C9_W10;R17C9_F7_W100;1;R17C8_C1;R17C8_W101_C1;1;R17C9_S10;R17C9_F7_S100;1;R17C9_A2;R17C9_F7_A2;1;R21C9_C2;R21C9_X01_C2;1;R17C9_S27;R17C9_F7_S270;1;R21C9_A0;R21C9_X01_A0;1;R17C9_N27;R17C9_F7_N270;1;R19C9_S22;R19C9_S272_S220;1;R16C9_A0;R16C9_N271_A0;1;R17C9_F7;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880907 ] ,
          "attributes": {
            "ROUTING": "R17C8_F1;;1;R17C8_W10;R17C8_F1_W100;1;R17C7_C6;R17C7_W101_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880905 ] ,
          "attributes": {
            "ROUTING": "R21C7_B0;R21C7_S212_B0;1;R21C7_X08;R21C7_S212_X08;1;R21C7_B4;R21C7_X08_B4;1;R19C7_S21;R19C7_S111_S210;1;R17C7_B7;R17C7_N250_B7;1;R18C7_X05;R18C7_F2_X05;1;R18C7_B0;R18C7_X05_B0;1;R18C7_SN10;R18C7_F2_SN10;1;R17C7_N25;R17C7_N111_N250;1;R18C7_A3;R18C7_X05_A3;1;R18C7_F2;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3880903 ] ,
          "attributes": {
            "ROUTING": "R17C7_F7;;1;R17C7_X04;R17C7_F7_X04;1;R17C7_D6;R17C7_X04_D6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0_LUT4_I0_F_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3880901 ] ,
          "attributes": {
            "ROUTING": "R15C8_F7;;1;R15C8_EW20;R15C8_F7_EW20;1;R15C7_D3;R15C7_W121_D3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880898 ] ,
          "attributes": {
            "ROUTING": "R14C8_X02;R14C8_F3_X02;1;R14C8_C0;R14C8_X02_C0;1;R14C7_X06;R14C7_W231_X06;1;R14C7_C4;R14C7_X06_C4;1;R14C8_F3;;1;R14C8_W23;R14C8_F3_W230;1;R14C7_B6;R14C7_W231_B6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880897 ] ,
          "attributes": {
            "ROUTING": "R14C8_X04;R14C8_F7_X04;1;R14C8_B0;R14C8_X04_B0;1;R14C8_F7;;1;R14C8_SN10;R14C8_F7_SN10;1;R15C8_S25;R15C8_S111_S250;1;R17C8_W25;R17C8_S252_W250;1;R17C7_A0;R17C7_W251_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3880896 ] ,
          "attributes": {
            "ROUTING": "R18C8_S23;R18C8_W131_S230;1;R20C8_W23;R20C8_S232_W230;1;R20C7_B5;R20C7_W231_B5;1;R16C8_N26;R16C8_N232_N260;1;R14C8_X03;R14C8_N262_X03;1;R14C8_A0;R14C8_X03_A0;1;R18C8_W27;R18C8_W131_W270;1;R18C6_A2;R18C6_W272_A2;1;R18C9_N10;R18C9_F2_N100;1;R18C9_A1;R18C9_N100_A1;1;R18C9_F2;;1;R16C6_B0;R16C6_N232_B0;1;R18C8_N23;R18C8_W131_N230;1;R18C8_W23;R18C8_W131_W230;1;R18C9_W13;R18C9_F2_W130;1;R18C6_N23;R18C6_W232_N230;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT4_I0_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880894 ] ,
          "attributes": {
            "ROUTING": "R14C8_F0;;1;R14C8_S13;R14C8_F0_S130;1;R15C8_C4;R15C8_S131_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT4_I0_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880893 ] ,
          "attributes": {
            "ROUTING": "R16C10_SN10;R16C10_F6_SN10;1;R15C10_W21;R15C10_N111_W210;1;R15C8_B4;R15C8_W212_B4;1;R16C10_D2;R16C10_X03_D2;1;R16C10_X03;R16C10_F6_X03;1;R16C10_F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT4_I0_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880891 ] ,
          "attributes": {
            "ROUTING": "R15C8_F3;;1;R15C8_X06;R15C8_F3_X06;1;R15C8_A4;R15C8_X06_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880890 ] ,
          "attributes": {
            "ROUTING": "R15C8_F4;;1;R15C8_C7;R15C8_F4_C7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3880886 ] ,
          "attributes": {
            "ROUTING": "R18C9_S82;R18C9_S121_S820;1;R26C9_N13;R26C9_S828_N130;1;R25C9_N27;R25C9_N131_N270;1;R23C9_B6;R23C9_N272_B6;1;R18C7_S22;R18C7_W222_S220;1;R20C7_S22;R20C7_S222_S220;1;R20C10_C7;R20C10_S222_C7;1;R22C7_X07;R22C7_S222_X07;1;R17C9_SN20;R17C9_F2_SN20;1;R18C9_E22;R18C9_S121_E220;1;R18C10_S22;R18C10_E221_S220;1;R17C9_D0;R17C9_F2_D0;1;R18C9_W22;R18C9_S121_W220;1;R20C10_S22;R20C10_S222_S220;1;R17C9_F2;;1;R22C10_X01;R22C10_S222_X01;1;R22C10_C3;R22C10_X01_C3;1;R22C7_A2;R22C7_X07_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880884 ] ,
          "attributes": {
            "ROUTING": "R17C9_F0;;1;R17C9_N20;R17C9_F0_N200;1;R15C9_W20;R15C9_N202_W200;1;R15C8_X01;R15C8_W201_X01;1;R15C8_A7;R15C8_X01_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1_F_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880882 ] ,
          "attributes": {
            "ROUTING": "R20C9_S27;R20C9_S262_S270;1;R21C9_B4;R21C9_S271_B4;1;R20C9_C7;R20C9_X05_C7;1;R16C9_A2;R16C9_N130_A2;1;R16C9_N13;R16C9_F6_N130;1;R16C9_A5;R16C9_E100_A5;1;R20C9_X05;R20C9_S262_X05;1;R16C8_B0;R16C8_X07_B0;1;R16C8_X07;R16C8_W261_X07;1;R16C9_X03;R16C9_F6_X03;1;R16C9_E10;R16C9_F6_E100;1;R16C9_W26;R16C9_F6_W260;1;R16C9_S26;R16C9_F6_S260;1;R18C9_S26;R18C9_S262_S260;1;R16C9_B3;R16C9_X03_B3;1;R16C9_F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880880 ] ,
          "attributes": {
            "ROUTING": "R16C9_F2;;1;R16C9_SN10;R16C9_F2_SN10;1;R17C9_B0;R17C9_S111_B0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880878 ] ,
          "attributes": {
            "ROUTING": "R18C9_E13;R18C9_F6_E130;1;R18C10_S27;R18C10_E131_S270;1;R20C10_S27;R20C10_S272_S270;1;R21C10_A1;R21C10_S271_A1;1;R18C9_C4;R18C9_F6_C4;1;R18C9_SN10;R18C9_F6_SN10;1;R23C9_A5;R23C9_W210_A5;1;R18C9_F6;;1;R18C9_EW10;R18C9_F6_EW10;1;R19C9_S81;R19C9_S111_S810;1;R18C10_A0;R18C10_E111_A0;1;R23C9_W21;R23C9_S814_W210;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880876 ] ,
          "attributes": {
            "ROUTING": "R18C10_F0;;1;R18C10_N13;R18C10_F0_N130;1;R17C10_W27;R17C10_N131_W270;1;R17C9_A0;R17C9_W271_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3880874 ] ,
          "attributes": {
            "ROUTING": "R17C9_F3;;1;R17C9_X02;R17C9_F3_X02;1;R17C9_C0;R17C9_X02_C0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880871 ] ,
          "attributes": {
            "ROUTING": "R16C7_X01;R16C7_F2_X01;1;R16C7_B3;R16C7_X01_B3;1;R16C7_W22;R16C7_F2_W220;1;R16C5_X05;R16C5_W222_X05;1;R16C5_A3;R16C5_X05_A3;1;R18C9_X07;R18C9_S222_X07;1;R17C8_D3;R17C8_S221_D3;1;R16C7_E22;R16C7_F2_E220;1;R17C9_X07;R17C9_S221_X07;1;R16C9_S22;R16C9_E222_S220;1;R15C8_D3;R15C8_N221_D3;1;R16C8_S22;R16C8_E221_S220;1;R16C8_N22;R16C8_E221_N220;1;R17C9_B1;R17C9_X07_B1;1;R18C9_B0;R18C9_X07_B0;1;R16C7_F2;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880869 ] ,
          "attributes": {
            "ROUTING": "R18C8_S27;R18C8_W130_S270;1;R20C8_A2;R20C8_S272_A2;1;R22C9_X02;R22C9_E211_X02;1;R22C9_A2;R22C9_X02_A2;1;R22C8_E21;R22C8_S814_E210;1;R18C8_S81;R18C8_F1_S810;1;R18C7_A6;R18C7_W131_A6;1;R22C9_W21;R22C9_S814_W210;1;R22C9_A4;R22C9_W210_A4;1;R18C8_W13;R18C8_F1_W130;1;R17C8_B1;R17C8_N211_B1;1;R18C8_EW10;R18C8_F1_EW10;1;R17C8_B3;R17C8_N211_B3;1;R18C9_A3;R18C9_E111_A3;1;R18C8_N21;R18C8_F1_N210;1;R18C9_S81;R18C9_E111_S810;1;R18C7_B4;R18C7_W111_B4;1;R18C8_F1;;1;R18C8_B6;R18C8_F1_B6;1;R18C8_B0;R18C8_F1_B0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1_F_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3880836 ] ,
          "attributes": {
            "ROUTING": "R21C8_W24;R21C8_S242_W240;1;R21C7_S24;R21C7_W241_S240;1;R22C7_D7;R22C7_S241_D7;1;R13C5_X03;R13C5_N261_X03;1;R15C4_D6;R15C4_N261_D6;1;R16C4_B3;R16C4_W231_B3;1;R12C7_C1;R12C7_X02_C1;1;R22C10_B3;R22C10_X03_B3;1;R16C7_N23;R16C7_W131_N230;1;R16C7_N24;R16C7_W101_N240;1;R20C9_C1;R20C9_E241_C1;1;R12C6_D3;R12C6_X06_D3;1;R19C8_S24;R19C8_S242_S240;1;R16C5_W26;R16C5_W232_W260;1;R18C9_C0;R18C9_E241_C0;1;R22C10_X03;R22C10_E242_X03;1;R15C4_D3;R15C4_W202_D3;1;R21C6_S24;R21C6_S242_S240;1;R15C4_C1;R15C4_W242_C1;1;R15C6_C6;R15C6_W242_C6;1;R20C8_S20;R20C8_S252_S200;1;R17C10_B6;R17C10_X07_B6;1;R17C8_W26;R17C8_S121_W260;1;R15C8_C3;R15C8_N121_C3;1;R14C4_C6;R14C4_X05_C6;1;R20C8_C2;R20C8_S241_C2;1;R16C7_W23;R16C7_W131_W230;1;R17C8_C4;R17C8_S131_C4;1;R16C8_W13;R16C8_F4_W130;1;R22C6_D6;R22C6_S241_D6;1;R18C8_W24;R18C8_S242_W240;1;R21C9_D2;R21C9_X03_D2;1;R13C3_A1;R13C3_W251_A1;1;R20C8_C4;R20C8_X06_C4;1;R16C8_D2;R16C8_W130_D2;1;R12C7_X02;R12C7_N252_X02;1;R14C4_X05;R14C4_N241_X05;1;R14C7_N25;R14C7_N242_N250;1;R17C10_C3;R17C10_E242_C3;1;R22C8_C4;R22C8_S202_C4;1;R15C5_N24;R15C5_W241_N240;1;R17C10_X07;R17C10_E242_X07;1;R16C5_N23;R16C5_W232_N230;1;R15C8_W21;R15C8_N111_W210;1;R20C8_E25;R20C8_S252_E250;1;R21C9_C1;R21C9_E241_C1;1;R12C8_X08;R12C8_N211_X08;1;R16C8_SN10;R16C8_F4_SN10;1;R17C8_E24;R17C8_S101_E240;1;R13C4_W25;R13C4_W242_W250;1;R22C8_C3;R22C8_S241_C3;1;R19C10_S25;R19C10_S242_S250;1;R16C5_W23;R16C5_W232_W230;1;R18C10_X03;R18C10_E242_X03;1;R15C5_C0;R15C5_W241_C0;1;R17C6_D3;R17C6_W202_D3;1;R18C7_C4;R18C7_W241_C4;1;R12C6_X06;R12C6_W231_X06;1;R18C8_S25;R18C8_S242_S250;1;R12C7_N25;R12C7_N252_N250;1;R17C8_C3;R17C8_S101_C3;1;R23C9_C5;R23C9_E241_C5;1;R16C4_N26;R16C4_W261_N260;1;R18C6_D4;R18C6_S261_D4;1;R20C9_S25;R20C9_E251_S250;1;R18C8_D0;R18C8_S201_D0;1;R12C7_W23;R12C7_N232_W230;1;R16C8_S24;R16C8_F4_S240;1;R12C4_C0;R12C4_N241_C0;1;R21C8_E24;R21C8_S242_E240;1;R13C4_N24;R13C4_N242_N240;1;R17C6_S26;R17C6_W262_S260;1;R21C9_X03;R21C9_E241_X03;1;R17C8_B7;R17C8_S121_B7;1;R13C7_B2;R13C7_N231_B2;1;R15C8_W25;R15C8_N111_W250;1;R18C7_C5;R18C7_W241_C5;1;R17C10_S24;R17C10_E242_S240;1;R15C8_N21;R15C8_N111_N210;1;R20C9_A7;R20C9_E251_A7;1;R17C8_S24;R17C8_S101_S240;1;R17C8_S20;R17C8_S101_S200;1;R13C5_D1;R13C5_X03_D1;1;R13C6_X03;R13C6_N242_X03;1;R18C8_C3;R18C8_S242_C3;1;R13C5_C6;R13C5_W241_C6;1;R14C7_N23;R14C7_N232_N230;1;R11C7_B1;R11C7_N231_B1;1;R15C7_C1;R15C7_W241_C1;1;R15C6_N24;R15C6_W242_N240;1;R16C8_E10;R16C8_F4_E100;1;R21C8_X01;R21C8_S201_X01;1;R12C7_C5;R12C7_X06_C5;1;R16C7_C6;R16C7_W101_C6;1;R11C7_A6;R11C7_N231_A6;1;R11C7_B5;R11C7_N251_B5;1;R17C9_C1;R17C9_E241_C1;1;R19C6_S24;R19C6_W242_S240;1;R13C5_B4;R13C5_X03_B4;1;R12C7_C7;R12C7_X06_C7;1;R15C8_N20;R15C8_N101_N200;1;R17C9_C3;R17C9_E241_C3;1;R16C8_S10;R16C8_F4_S100;1;R13C6_W24;R13C6_N242_W240;1;R17C7_C3;R17C7_W261_C3;1;R15C4_N24;R15C4_W242_N240;1;R23C8_E24;R23C8_S242_E240;1;R18C8_E24;R18C8_S242_E240;1;R15C6_B2;R15C6_W212_B2;1;R16C9_C2;R16C9_E241_C2;1;R16C8_N10;R16C8_F4_N100;1;R12C7_X06;R12C7_N252_X06;1;R18C8_S24;R18C8_S242_S240;1;R16C5_B3;R16C5_W232_B3;1;R21C8_D4;R21C8_S242_D4;1;R20C8_E24;R20C8_S242_E240;1;R14C7_A6;R14C7_N232_A6;1;R16C8_S13;R16C8_F4_S130;1;R20C8_X06;R20C8_S252_X06;1;R20C10_B5;R20C10_S251_B5;1;R18C10_C0;R18C10_E242_C0;1;R14C5_D6;R14C5_N241_D6;1;R13C7_B3;R13C7_N231_B3;1;R13C8_N21;R13C8_N202_N210;1;R14C5_N26;R14C5_N232_N260;1;R16C8_E24;R16C8_F4_E240;1;R15C8_A1;R15C8_N111_A1;1;R17C8_W20;R17C8_S101_W200;1;R20C9_A0;R20C9_E251_A0;1;R22C8_E24;R22C8_S241_E240;1;R14C8_B1;R14C8_N211_B1;1;R12C6_A5;R12C6_X06_A5;1;R13C6_D2;R13C6_X03_D2;1;R16C8_SN20;R16C8_F4_SN20;1;R21C8_S24;R21C8_S242_S240;1;R15C6_W20;R15C6_W252_W200;1;R16C9_D3;R16C9_E101_D3;1;R21C8_C3;R21C8_S242_C3;1;R15C6_W24;R15C6_W242_W240;1;R12C8_B7;R12C8_X08_B7;1;R11C8_B3;R11C8_N212_B3;1;R16C8_W10;R16C8_F4_W100;1;R15C8_W24;R15C8_N101_W240;1;R17C9_C2;R17C9_E241_C2;1;R18C8_D6;R18C8_S242_D6;1;R22C9_B6;R22C9_S252_B6;1;R16C8_F4;;1;R12C7_N23;R12C7_N232_N230;1;R19C8_W24;R19C8_S242_W240;1;R18C10_B5;R18C10_X03_B5;1;R16C8_B6;R16C8_W130_B6;1;R21C8_B2;R21C8_X01_B2;1;R16C9_D1;R16C9_E101_D1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_2_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880833 ] ,
          "attributes": {
            "ROUTING": "R16C8_C1;R16C8_X01_C1;1;R16C8_F0;;1;R16C8_X01;R16C8_F0_X01;1;R16C8_B2;R16C8_X01_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880831 ] ,
          "attributes": {
            "ROUTING": "R14C8_F1;;1;R14C8_S21;R14C8_F1_S210;1;R16C8_B1;R16C8_S212_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880830 ] ,
          "attributes": {
            "ROUTING": "R17C8_F3;;1;R17C8_SN10;R17C8_F3_SN10;1;R16C8_A1;R16C8_N111_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT4_F_I0_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3880828 ] ,
          "attributes": {
            "ROUTING": "R15C8_S13;R15C8_F1_S130;1;R16C8_C7;R16C8_S131_C7;1;R16C7_D5;R16C7_S241_D5;1;R15C8_W10;R15C8_F1_W100;1;R15C7_S24;R15C7_W101_S240;1;R15C8_F1;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_I3_F_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880827 ] ,
          "attributes": {
            "ROUTING": "R18C7_N10;R18C7_F1_N100;1;R17C7_N20;R17C7_N101_N200;1;R16C7_C5;R16C7_N201_C5;1;R21C7_W24;R21C7_S241_W240;1;R21C7_B3;R21C7_W240_B3;1;R18C7_F1;;1;R20C7_A7;R20C7_S212_A7;1;R18C7_S21;R18C7_F1_S210;1;R20C7_S24;R20C7_S212_S240;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_2_I0[3]": {
          "hide_name": 0,
          "bits": [ 3880822 ] ,
          "attributes": {
            "ROUTING": "R17C7_W10;R17C7_F1_W100;1;R17C6_N20;R17C6_W101_N200;1;R16C6_C5;R16C6_N201_C5;1;R14C4_D7;R14C4_W201_D7;1;R23C8_C6;R23C8_X05_C6;1;R17C4_N21;R17C4_W211_N210;1;R16C4_A7;R16C4_N211_A7;1;R13C7_X06;R13C7_N212_X06;1;R13C7_C7;R13C7_X06_C7;1;R15C6_B0;R15C6_N212_B0;1;R21C8_E23;R21C8_S804_E230;1;R21C9_X02;R21C9_E231_X02;1;R21C9_C0;R21C9_X02_C0;1;R18C7_S27;R18C7_S131_S270;1;R17C5_W21;R17C5_W212_W210;1;R16C7_B5;R16C7_N101_B5;1;R17C8_D1;R17C8_E101_D1;1;R18C7_E23;R18C7_S131_E230;1;R16C7_N25;R16C7_N111_N250;1;R18C9_X02;R18C9_E232_X02;1;R23C8_X05;R23C8_N241_X05;1;R14C7_X01;R14C7_N202_X01;1;R17C8_N20;R17C8_E101_N200;1;R14C5_W20;R14C5_W252_W200;1;R18C9_D4;R18C9_X02_D4;1;R17C7_C5;R17C7_N100_C5;1;R15C7_C7;R15C7_N201_C7;1;R17C7_N21;R17C7_F1_N210;1;R18C9_B3;R18C9_E232_B3;1;R24C8_N24;R24C8_E241_N240;1;R20C7_X04;R20C7_S272_X04;1;R17C7_E10;R17C7_F1_E100;1;R16C8_D1;R16C8_N201_D1;1;R16C7_N20;R16C7_N101_N200;1;R24C7_E24;R24C7_S824_E240;1;R17C8_S80;R17C8_E101_S800;1;R17C7_W21;R17C7_F1_W210;1;R17C7_N10;R17C7_F1_N100;1;R20C7_C1;R20C7_X04_C1;1;R20C7_S82;R20C7_S272_S820;1;R15C7_N21;R15C7_N212_N210;1;R17C7_S13;R17C7_F1_S130;1;R17C7_F1;;1;R17C7_SN10;R17C7_F1_SN10;1;R17C6_N21;R17C6_W211_N210;1;R14C7_W25;R14C7_N252_W250;1;R14C7_C2;R14C7_X01_C2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880816 ] ,
          "attributes": {
            "ROUTING": "R16C7_E10;R16C7_F7_E100;1;R16C7_S22;R16C7_E100_S220;1;R17C7_C7;R17C7_S221_C7;1;R18C9_C1;R18C9_X04_C1;1;R22C9_C5;R22C9_E242_C5;1;R18C7_D7;R18C7_E221_D7;1;R22C7_E24;R22C7_S824_E240;1;R16C6_S26;R16C6_W121_S260;1;R18C7_S82;R18C7_S272_S820;1;R13C7_D1;R13C7_N221_D1;1;R14C6_N22;R14C6_N222_N220;1;R16C7_N27;R16C7_F7_N270;1;R13C6_C5;R13C6_N221_C5;1;R15C5_D5;R15C5_N261_D5;1;R14C6_A2;R14C6_X05_A2;1;R14C6_B7;R14C6_X05_B7;1;R18C6_E22;R18C6_S222_E220;1;R18C9_X04;R18C9_E272_X04;1;R16C7_X04;R16C7_F7_X04;1;R16C7_S27;R16C7_F7_S270;1;R17C6_C1;R17C6_S261_C1;1;R14C6_X05;R14C6_N222_X05;1;R16C7_EW20;R16C7_F7_EW20;1;R14C7_N22;R14C7_N272_N220;1;R16C6_W26;R16C6_W121_W260;1;R16C7_F7;;1;R16C6_S22;R16C6_W121_S220;1;R18C7_E27;R18C7_S272_E270;1;R16C5_N26;R16C5_W261_N260;1;R16C6_N22;R16C6_W121_N220;1;R16C7_C3;R16C7_X04_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3880814 ] ,
          "attributes": {
            "ROUTING": "R17C9_A3;R17C9_F5_A3;1;R17C9_W13;R17C9_F5_W130;1;R17C8_A7;R17C8_W131_A7;1;R17C7_W22;R17C7_W222_W220;1;R17C6_X05;R17C6_W221_X05;1;R17C6_B1;R17C6_X05_B1;1;R17C5_S26;R17C5_W834_S260;1;R18C5_E26;R18C5_S261_E260;1;R18C7_C7;R18C7_E262_C7;1;R17C9_W83;R17C9_F5_W830;1;R17C9_S83;R17C9_F5_S830;1;R21C9_W25;R21C9_S834_W250;1;R21C9_B0;R21C9_W250_B0;1;R17C9_F5;;1;R17C9_W22;R17C9_E100_W220;1;R17C9_E10;R17C9_F5_E100;1;R17C8_D4;R17C8_W221_D4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880813 ] ,
          "attributes": {
            "ROUTING": "R17C9_W25;R17C9_S252_W250;1;R17C7_A7;R17C7_W252_A7;1;R19C9_W25;R19C9_S834_W250;1;R19C7_N25;R19C7_W252_N250;1;R18C7_B7;R18C7_N251_B7;1;R17C9_B3;R17C9_X04_B3;1;R17C9_X04;R17C9_S252_X04;1;R15C9_S25;R15C9_F5_S250;1;R15C9_F5;;1;R15C9_S83;R15C9_F5_S830;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880811 ] ,
          "attributes": {
            "ROUTING": "R16C7_F5;;1;R16C7_X08;R16C7_F5_X08;1;R16C7_C4;R16C7_X08_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880810 ] ,
          "attributes": {
            "ROUTING": "R16C8_F1;;1;R16C8_EW10;R16C8_F1_EW10;1;R16C7_B4;R16C7_W111_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880809 ] ,
          "attributes": {
            "ROUTING": "R18C7_F7;;1;R18C7_E13;R18C7_F7_E130;1;R18C7_N26;R18C7_E130_N260;1;R16C7_X05;R16C7_N262_X05;1;R16C7_A4;R16C7_X05_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880807 ] ,
          "attributes": {
            "ROUTING": "R20C7_F4;;1;R20C7_N24;R20C7_F4_N240;1;R18C7_N25;R18C7_N242_N250;1;R16C7_W25;R16C7_N252_W250;1;R16C6_X08;R16C6_W251_X08;1;R16C6_B7;R16C6_X08_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880806 ] ,
          "attributes": {
            "ROUTING": "R16C7_F4;;1;R16C7_W24;R16C7_F4_W240;1;R16C6_X03;R16C6_W241_X03;1;R16C6_A7;R16C6_X03_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3880804 ] ,
          "attributes": {
            "ROUTING": "R17C6_F4;;1;R17C6_W13;R17C6_F4_W130;1;R17C6_D2;R17C6_W130_D2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880803 ] ,
          "attributes": {
            "ROUTING": "R17C6_F3;;1;R17C6_B2;R17C6_F3_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880802 ] ,
          "attributes": {
            "ROUTING": "R16C6_F2;;1;R16C6_S13;R16C6_F2_S130;1;R17C6_A2;R17C6_S131_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880800 ] ,
          "attributes": {
            "ROUTING": "R17C6_F2;;1;R17C6_SN20;R17C6_F2_SN20;1;R16C6_C3;R16C6_N121_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880799 ] ,
          "attributes": {
            "ROUTING": "R16C6_F7;;1;R16C6_X04;R16C6_F7_X04;1;R16C6_B3;R16C6_X04_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880798 ] ,
          "attributes": {
            "ROUTING": "R15C7_F3;;1;R15C7_W13;R15C7_F3_W130;1;R15C6_S27;R15C6_W131_S270;1;R16C6_A3;R16C6_S271_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880794 ] ,
          "attributes": {
            "ROUTING": "R19C8_E21;R19C8_S111_E210;1;R19C9_S21;R19C9_E211_S210;1;R21C9_B2;R21C9_S212_B2;1;R17C8_A1;R17C8_N111_A1;1;R18C8_A6;R18C8_X01_A6;1;R22C8_A2;R22C8_X05_A2;1;R17C8_N25;R17C8_N111_N250;1;R18C6_X05;R18C6_W222_X05;1;R18C6_A5;R18C6_X05_A5;1;R18C8_W22;R18C8_F2_W220;1;R20C8_S22;R20C8_S222_S220;1;R17C10_B2;R17C10_E212_B2;1;R18C8_X01;R18C8_F2_X01;1;R17C8_E21;R17C8_N111_E210;1;R15C8_A3;R15C8_N252_A3;1;R18C8_SN10;R18C8_F2_SN10;1;R22C8_X05;R22C8_S222_X05;1;R18C8_F2;;1;R18C8_S22;R18C8_F2_S220;1;R18C8_E22;R18C8_F2_E220;1;R18C9_X01;R18C9_E221_X01;1;R18C9_A0;R18C9_X01_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880791 ] ,
          "attributes": {
            "ROUTING": "R13C5_E25;R13C5_N111_E250;1;R13C6_A3;R13C6_E251_A3;1;R13C5_A2;R13C5_N111_A2;1;R14C5_B2;R14C5_S130_B2;1;R14C5_SN10;R14C5_F4_SN10;1;R14C5_F4;;1;R14C5_X03;R14C5_F4_X03;1;R14C5_A1;R14C5_X03_A1;1;R14C5_S13;R14C5_F4_S130;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I1[3]": {
          "hide_name": 0,
          "bits": [ 3880789 ] ,
          "attributes": {
            "ROUTING": "R13C6_X02;R13C6_F3_X02;1;R13C6_D6;R13C6_X02_D6;1;R13C6_F3;;1;R13C6_E10;R13C6_F3_E100;1;R13C7_D7;R13C7_E101_D7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3880733 ] ,
          "attributes": {
            "ROUTING": "R17C7_S22;R17C7_F2_S220;1;R19C7_S22;R19C7_S222_S220;1;R20C7_E22;R20C7_S221_E220;1;R20C9_D6;R20C9_E222_D6;1;R20C9_D3;R20C9_E260_D3;1;R20C9_D0;R20C9_E270_D0;1;R21C9_D6;R21C9_X07_D6;1;R13C5_C0;R13C5_X01_C0;1;R11C7_D4;R11C7_N262_D4;1;R13C6_W22;R13C6_N222_W220;1;R14C6_C3;R14C6_N261_C3;1;R17C10_S26;R17C10_E262_S260;1;R20C7_S26;R20C7_S262_S260;1;R14C7_B5;R14C7_X03_B5;1;R17C6_W22;R17C6_W121_W220;1;R19C10_S26;R19C10_S262_S260;1;R15C6_N81;R15C6_N222_N810;1;R17C7_S10;R17C7_F2_S100;1;R16C9_E26;R16C9_E262_E260;1;R21C7_D3;R21C7_E260_D3;1;R18C10_X05;R18C10_S261_X05;1;R20C10_C2;R20C10_S261_C2;1;R23C8_B6;R23C8_E211_B6;1;R20C6_C2;R20C6_W261_C2;1;R17C7_SN20;R17C7_F2_SN20;1;R16C7_E26;R16C7_N121_E260;1;R21C9_D0;R21C9_E270_D0;1;R21C9_E27;R21C9_E262_E270;1;R14C6_W26;R14C6_N261_W260;1;R21C8_B5;R21C8_E211_B5;1;R15C7_N22;R15C7_N222_N220;1;R16C9_E27;R16C9_E262_E270;1;R15C6_C0;R15C6_N262_C0;1;R16C8_D5;R16C8_N261_D5;1;R17C6_C3;R17C6_W220_C3;1;R18C10_C6;R18C10_X05_C6;1;R21C10_X08;R21C10_E271_X08;1;R14C7_X07;R14C7_N262_X07;1;R21C10_B3;R21C10_X01_B3;1;R22C7_X05;R22C7_S262_X05;1;R14C6_X07;R14C6_N221_X07;1;R16C6_D2;R16C6_N221_D2;1;R21C7_C1;R21C7_S261_C1;1;R17C6_N22;R17C6_W121_N220;1;R22C8_D7;R22C8_X07_D7;1;R20C9_E26;R20C9_E262_E260;1;R12C5_W83;R12C5_W262_W830;1;R15C5_D7;R15C5_W222_D7;1;R13C7_D4;R13C7_X07_D4;1;R14C6_A4;R14C6_X07_A4;1;R15C6_D7;R15C6_N262_D7;1;R16C10_A6;R16C10_E271_A6;1;R20C7_E26;R20C7_S262_E260;1;R13C5_X01;R13C5_W221_X01;1;R13C3_N27;R13C3_N272_N270;1;R15C4_W27;R15C4_W262_W270;1;R20C7_D0;R20C7_X03_D0;1;R11C5_B2;R11C5_W211_B2;1;R13C7_X07;R13C7_N222_X07;1;R14C6_B0;R14C6_X07_B0;1;R12C3_A2;R12C3_N271_A2;1;R13C7_B7;R13C7_X07_B7;1;R16C10_C4;R16C10_E261_C4;1;R20C7_A4;R20C7_X07_A4;1;R20C7_X07;R20C7_S262_X07;1;R17C7_E22;R17C7_F2_E220;1;R17C8_D5;R17C8_E221_D5;1;R21C9_X07;R21C9_E262_X07;1;R12C5_W26;R12C5_W262_W260;1;R22C7_D2;R22C7_E260_D2;1;R14C4_D2;R14C4_X03_D2;1;R11C4_C1;R11C4_N262_C1;1;R16C5_S26;R16C5_W262_S260;1;R17C7_EW20;R17C7_F2_EW20;1;R13C7_N26;R13C7_N232_N260;1;R12C3_D1;R12C3_N221_D1;1;R18C7_C1;R18C7_S101_C1;1;R21C10_S26;R21C10_S262_S260;1;R21C7_D7;R21C7_S261_D7;1;R21C10_C7;R21C10_X08_C7;1;R21C7_E26;R21C7_S261_E260;1;R12C7_W26;R12C7_N262_W260;1;R13C4_C3;R13C4_N262_C3;1;R22C8_X07;R22C8_E261_X07;1;R12C3_C6;R12C3_W262_C6;1;R20C7_X03;R20C7_S262_X03;1;R22C7_C4;R22C7_X05_C4;1;R20C7_C2;R20C7_S262_C2;1;R21C7_E21;R21C7_S814_E210;1;R14C7_A2;R14C7_X07_A2;1;R11C6_W21;R11C6_N814_W210;1;R17C6_D5;R17C6_W121_D5;1;R20C9_E27;R20C9_E262_E270;1;R17C10_C2;R17C10_E262_C2;1;R17C7_S81;R17C7_F2_S810;1;R14C4_X03;R14C4_W262_X03;1;R15C6_N26;R15C6_N262_N260;1;R22C8_D6;R22C8_X07_D6;1;R11C6_D4;R11C6_N262_D4;1;R12C4_N25;R12C4_E838_N250;1;R15C6_N22;R15C6_N222_N220;1;R17C7_N22;R17C7_F2_N220;1;R15C6_W26;R15C6_N262_W260;1;R21C10_X01;R21C10_S262_X01;1;R11C5_S21;R11C5_W211_S210;1;R21C8_C0;R21C8_E261_C0;1;R15C7_N23;R15C7_N222_N230;1;R14C5_C0;R14C5_W261_C0;1;R20C7_W26;R20C7_S262_W260;1;R21C10_C1;R21C10_S262_C1;1;R11C5_A7;R11C5_S210_A7;1;R21C10_C2;R21C10_S262_C2;1;R22C9_C1;R22C9_E262_C1;1;R12C7_C2;R12C7_N261_C2;1;R15C3_N27;R15C3_W271_N270;1;R22C7_E26;R22C7_S262_E260;1;R16C5_D1;R16C5_S260_D1;1;R22C7_D6;R22C7_S262_D6;1;R16C5_X07;R16C5_W262_X07;1;R16C5_D5;R16C5_X07_D5;1;R11C5_A0;R11C5_X02_A0;1;R22C10_C0;R22C10_S261_C0;1;R13C4_N26;R13C4_N262_N260;1;R17C8_E26;R17C8_E121_E260;1;R23C7_E21;R23C7_N212_E210;1;R11C5_X02;R11C5_W211_X02;1;R17C6_N26;R17C6_W121_N260;1;R16C7_W26;R16C7_N121_W260;1;R13C6_N26;R13C6_N262_N260;1;R12C4_B7;R12C4_N250_B7;1;R25C7_N21;R25C7_S818_N210;1;R14C7_X03;R14C7_N262_X03;1;R17C8_N26;R17C8_E121_N260;1;R15C7_W22;R15C7_N222_W220;1;R13C5_D7;R13C5_W221_D7;1;R18C7_S26;R18C7_S121_S260;1;R17C7_F2;;1;R16C7_N26;R16C7_N121_N260;1;R13C3_N22;R13C3_N272_N220;1;R14C7_N26;R14C7_N262_N260;1;R17C7_D7;R17C7_F2_D7;1;R13C4_D4;R13C4_W222_D4;1;R15C4_N26;R15C4_W262_N260;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880730 ] ,
          "attributes": {
            "ROUTING": "R14C8_E25;R14C8_F5_E250;1;R14C10_S25;R14C10_E252_S250;1;R16C10_A3;R16C10_S252_A3;1;R14C9_S24;R14C9_E101_S240;1;R15C9_D7;R15C9_S241_D7;1;R14C8_W10;R14C8_F5_W100;1;R14C7_S24;R14C7_W101_S240;1;R14C7_B0;R14C7_S240_B0;1;R14C8_F5;;1;R14C8_D0;R14C8_X08_D0;1;R14C8_X08;R14C8_F5_X08;1;R14C8_E10;R14C8_F5_E100;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880728 ] ,
          "attributes": {
            "ROUTING": "R14C7_N13;R14C7_F5_N130;1;R13C7_W23;R13C7_N131_W230;1;R13C6_B6;R13C6_W231_B6;1;R18C7_S20;R18C7_S252_S200;1;R20C7_S21;R20C7_S202_S210;1;R22C7_A5;R22C7_S212_A5;1;R16C7_S25;R16C7_S252_S250;1;R14C7_F5;;1;R14C7_S13;R14C7_F5_S130;1;R15C7_E23;R15C7_S131_E230;1;R15C7_C5;R15C7_S131_C5;1;R15C9_B7;R15C9_E232_B7;1;R14C7_S25;R14C7_F5_S250;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3880724 ] ,
          "attributes": {
            "ROUTING": "R17C10_F2;;1;R17C10_N10;R17C10_F2_N100;1;R17C10_C5;R17C10_N100_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3880723 ] ,
          "attributes": {
            "ROUTING": "R18C9_N13;R18C9_F7_N130;1;R17C9_E23;R17C9_N131_E230;1;R17C10_B5;R17C10_E231_B5;1;R23C9_A4;R23C9_S212_A4;1;R18C9_S10;R18C9_F7_S100;1;R19C9_S20;R19C9_S101_S200;1;R18C9_B1;R18C9_S100_B1;1;R21C9_S21;R21C9_S202_S210;1;R18C9_N27;R18C9_F7_N270;1;R16C9_N22;R16C9_N272_N220;1;R15C9_C7;R15C9_N221_C7;1;R18C9_F7;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3880721 ] ,
          "attributes": {
            "ROUTING": "R17C9_EW10;R17C9_F4_EW10;1;R17C10_A5;R17C10_E111_A5;1;R17C9_F4;;1;R17C9_S24;R17C9_F4_S240;1;R19C9_S25;R19C9_S242_S250;1;R21C9_A1;R21C9_S252_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880718 ] ,
          "attributes": {
            "ROUTING": "R15C10_F6;;1;R15C10_C1;R15C10_F6_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880717 ] ,
          "attributes": {
            "ROUTING": "R17C10_F5;;1;R17C10_N25;R17C10_F5_N250;1;R15C10_X04;R15C10_N252_X04;1;R15C10_B1;R15C10_X04_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880716 ] ,
          "attributes": {
            "ROUTING": "R15C9_F7;;1;R15C9_E27;R15C9_F7_E270;1;R15C10_A1;R15C10_E271_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880713 ] ,
          "attributes": {
            "ROUTING": "R13C12_F6;;1;R13C12_SN20;R13C12_F6_SN20;1;R14C12_W26;R14C12_S121_W260;1;R14C10_X03;R14C10_W262_X03;1;R14C10_A6;R14C10_X03_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880692 ] ,
          "attributes": {
            "ROUTING": "R14C5_D7;R14C5_E222_D7;1;R15C8_D7;R15C8_X02_D7;1;R12C6_N20;R12C6_W202_N200;1;R14C3_E22;R14C3_E818_E220;1;R14C8_A6;R14C8_X01_A6;1;R12C8_W20;R12C8_N202_W200;1;R15C8_E20;R15C8_S201_E200;1;R15C8_A2;R15C8_E200_A2;1;R16C6_S20;R16C6_W202_S200;1;R15C10_W23;R15C10_S131_W230;1;R16C8_W20;R16C8_S202_W200;1;R23C8_D3;R23C8_W202_D3;1;R15C8_X02;R15C8_W232_X02;1;R16C8_S80;R16C8_S202_S800;1;R24C8_W20;R24C8_S808_W200;1;R12C5_D7;R12C5_E202_D7;1;R16C6_C7;R16C6_X06_C7;1;R18C10_X04;R18C10_S212_X04;1;R12C3_N27;R12C3_W130_N270;1;R12C3_N23;R12C3_E808_N230;1;R22C10_S20;R22C10_S252_S200;1;R22C8_D0;R22C8_X08_D0;1;R21C10_A6;R21C10_X06_A6;1;R14C8_N20;R14C8_W202_N200;1;R12C3_B7;R12C3_W130_B7;1;R18C10_D6;R18C10_X04_D6;1;R14C8_X01;R14C8_W202_X01;1;R16C7_B1;R16C7_W211_B1;1;R14C8_S20;R14C8_W202_S200;1;R16C6_X06;R16C6_W212_X06;1;R17C10_X02;R17C10_S211_X02;1;R21C10_D4;R21C10_S241_D4;1;R10C5_S20;R10C5_W201_S200;1;R12C3_D6;R12C3_N270_D6;1;R12C3_W13;R12C3_E808_W130;1;R14C10_S20;R14C10_F0_S200;1;R17C6_C7;R17C6_S201_C7;1;R16C10_W20;R16C10_S202_W200;1;R18C10_S24;R18C10_S212_S240;1;R14C8_W21;R14C8_W202_W210;1;R11C4_D1;R11C4_N201_D1;1;R20C10_S25;R20C10_S242_S250;1;R22C8_X08;R22C8_W252_X08;1;R16C8_W21;R16C8_W202_W210;1;R16C10_S21;R16C10_S202_S210;1;R20C10_S24;R20C10_S242_S240;1;R11C3_E23;R11C3_N231_E230;1;R12C3_E20;R12C3_E808_E200;1;R23C10_W20;R23C10_S201_W200;1;R14C6_X02;R14C6_W212_X02;1;R22C10_W25;R22C10_S252_W250;1;R17C10_A2;R17C10_X02_A2;1;R21C10_X06;R21C10_S251_X06;1;R12C4_N20;R12C4_E201_N200;1;R22C7_D0;R22C7_N202_D0;1;R10C6_W20;R10C6_N202_W200;1;R21C10_D3;R21C10_X06_D3;1;R14C10_S13;R14C10_F0_S130;1;R14C6_W81;R14C6_W212_W810;1;R24C7_N20;R24C7_W201_N200;1;R14C6_C0;R14C6_X02_C0;1;R12C6_W80;R12C6_W202_W800;1;R14C10_F0;;1;R14C10_W20;R14C10_F0_W200;1;R11C5_B6;R11C5_E232_B6;1;R11C5_D2;R11C5_S201_D2;1;R14C3_C6;R14C3_E220_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880661 ] ,
          "attributes": {
            "ROUTING": "R23C6_E20;R23C6_S202_E200;1;R23C8_E21;R23C8_E202_E210;1;R23C9_X02;R23C9_E211_X02;1;R23C9_C3;R23C9_X02_C3;1;R11C5_D7;R11C5_X07_D7;1;R15C5_D1;R15C5_W121_D1;1;R15C5_C6;R15C5_W101_C6;1;R25C8_N27;R25C8_S828_N270;1;R23C8_N22;R23C8_N272_N220;1;R22C8_E22;R22C8_N221_E220;1;R22C9_D1;R22C9_E221_D1;1;R13C5_N21;R13C5_N202_N210;1;R12C5_C4;R12C5_X08_C4;1;R12C3_D7;R12C3_W201_D7;1;R16C4_C3;R16C4_W242_C3;1;R22C7_C0;R22C7_X02_C0;1;R22C7_X02;R22C7_E211_X02;1;R25C8_N24;R25C8_S828_N240;1;R15C6_S24;R15C6_F4_S240;1;R15C6_N10;R15C6_F4_N100;1;R15C5_N20;R15C5_W101_N200;1;R14C5_D0;R14C5_N201_D0;1;R15C6_EW10;R15C6_F4_EW10;1;R22C6_C7;R22C6_S201_C7;1;R12C7_D2;R12C7_N221_D2;1;R15C4_A7;R15C4_W251_A7;1;R21C10_C6;R21C10_E220_C6;1;R23C8_N24;R23C8_N242_N240;1;R15C6_SN10;R15C6_F4_SN10;1;R16C6_D7;R16C6_S111_D7;1;R22C10_D7;R22C10_N241_D7;1;R17C6_D7;R17C6_S242_D7;1;R17C8_S82;R17C8_S242_S820;1;R15C6_E13;R15C6_F4_E130;1;R13C7_N22;R13C7_N272_N220;1;R14C6_N20;R14C6_N101_N200;1;R15C6_W10;R15C6_F4_W100;1;R21C10_E22;R21C10_E272_E220;1;R15C5_W25;R15C5_W111_W250;1;R15C8_S24;R15C8_E242_S240;1;R21C6_S20;R21C6_S202_S200;1;R12C4_W20;R12C4_W202_W200;1;R14C7_C0;R14C7_E261_C0;1;R13C4_C5;R13C4_X05_C5;1;R13C4_X05;R13C4_W202_X05;1;R21C6_S21;R21C6_S202_S210;1;R19C6_S20;R19C6_S252_S200;1;R17C6_S25;R17C6_S242_S250;1;R13C5_D3;R13C5_N202_D3;1;R11C6_D5;R11C6_W270_D5;1;R21C8_D5;R21C8_W270_D5;1;R13C6_W20;R13C6_N201_W200;1;R23C10_N24;R23C10_N242_N240;1;R12C5_X08;R12C5_N211_X08;1;R15C6_E24;R15C6_F4_E240;1;R25C10_N24;R25C10_S828_N240;1;R11C5_X07;R11C5_N201_X07;1;R15C6_EW20;R15C6_F4_EW20;1;R17C6_D4;R17C6_S242_D4;1;R15C10_S24;R15C10_E242_S240;1;R12C4_X05;R12C4_W202_X05;1;R15C10_X08;R15C10_E252_X08;1;R22C6_E20;R22C6_S201_E200;1;R15C8_E24;R15C8_E242_E240;1;R17C10_S82;R17C10_S242_S820;1;R16C6_W24;R16C6_S241_W240;1;R22C7_D1;R22C7_E201_D1;1;R12C5_N20;R12C5_W201_N200;1;R23C8_D6;R23C8_N242_D6;1;R15C6_SN20;R15C6_F4_SN20;1;R22C8_C0;R22C8_N241_C0;1;R13C6_C6;R13C6_N201_C6;1;R15C7_N27;R15C7_E131_N270;1;R12C4_C6;R12C4_X05_C6;1;R11C6_W27;R11C6_N824_W270;1;R21C8_W27;R21C8_S824_W270;1;R15C8_E25;R15C8_E242_E250;1;R12C6_W20;R12C6_N202_W200;1;R14C6_E26;R14C6_N121_E260;1;R15C10_D0;R15C10_X08_D0;1;R21C6_C6;R21C6_S202_C6;1;R15C6_F4;;1;R15C6_N82;R15C6_F4_N820;1;R15C5_A4;R15C5_S200_A4;1;R21C8_E27;R21C8_S824_E270;1;R22C6_E21;R22C6_S211_E210;1;R15C5_S20;R15C5_W101_S200;1;R14C6_D0;R14C6_N101_D0;1;R17C6_C2;R17C6_S242_C2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880659 ] ,
          "attributes": {
            "ROUTING": "R20C7_W25;R20C7_W252_W250;1;R20C7_B1;R20C7_W250_B1;1;R22C6_X03;R22C6_S202_X03;1;R22C6_A6;R22C6_X03_A6;1;R16C6_A0;R16C6_N252_A0;1;R18C6_B2;R18C6_X04_B2;1;R20C6_S20;R20C6_W201_S200;1;R18C6_N25;R18C6_W251_N250;1;R18C10_N21;R18C10_N202_N210;1;R16C10_N21;R16C10_N212_N210;1;R15C10_B0;R15C10_N211_B0;1;R18C7_W25;R18C7_N252_W250;1;R20C7_N25;R20C7_W252_N250;1;R20C7_W20;R20C7_W252_W200;1;R18C6_X04;R18C6_W251_X04;1;R20C10_N13;R20C10_F0_N130;1;R18C7_X06;R18C7_N252_X06;1;R18C7_A7;R18C7_X06_A7;1;R20C10_F0;;1;R20C10_N20;R20C10_F0_N200;1;R18C10_B0;R18C10_N231_B0;1;R20C10_EW10;R20C10_F0_EW10;1;R20C7_A0;R20C7_W252_A0;1;R19C10_N23;R19C10_N131_N230;1;R20C9_W25;R20C9_W111_W250;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3880613 ] ,
          "attributes": {
            "ROUTING": "R21C7_W26;R21C7_S834_W260;1;R21C6_N26;R21C6_W261_N260;1;R20C6_C3;R20C6_N261_C3;1;R11C5_N26;R11C5_W261_N260;1;R11C5_D5;R11C5_N260_D5;1;R14C4_D0;R14C4_E101_D0;1;R20C10_X07;R20C10_E262_X07;1;R14C8_N24;R14C8_N101_N240;1;R22C7_W20;R22C7_S201_W200;1;R22C6_X05;R22C6_W201_X05;1;R15C5_N25;R15C5_W252_N250;1;R13C6_B3;R13C6_X04_B3;1;R17C7_D0;R17C7_X08_D0;1;R20C9_C4;R20C9_E261_C4;1;R21C9_N26;R21C9_E261_N260;1;R21C10_X03;R21C10_E262_X03;1;R12C3_D5;R12C3_N241_D5;1;R11C7_D5;R11C7_X07_D5;1;R13C6_N25;R13C6_W251_N250;1;R15C7_S25;R15C7_W111_S250;1;R11C7_C1;R11C7_X01_C1;1;R16C10_B6;R16C10_X07_B6;1;R16C10_X07;R16C10_E262_X07;1;R15C7_N25;R15C7_W111_N250;1;R11C7_X01;R11C7_N202_X01;1;R15C5_W20;R15C5_W252_W200;1;R12C7_D7;R12C7_X07_D7;1;R16C8_C2;R16C8_S101_C2;1;R16C5_X08;R16C5_S211_X08;1;R14C6_D7;R14C6_W202_D7;1;R11C5_B4;R11C5_N252_B4;1;R18C8_B4;R18C8_X08_B4;1;R11C8_W23;R11C8_N232_W230;1;R14C8_C1;R14C8_N121_C1;1;R18C8_X08;R18C8_S231_X08;1;R14C4_N20;R14C4_E101_N200;1;R17C8_S81;R17C8_S222_S810;1;R20C10_E27;R20C10_E262_E270;1;R16C10_C7;R16C10_E262_C7;1;R13C5_W83;R13C5_W252_W830;1;R22C9_X07;R22C9_S221_X07;1;R21C7_S20;R21C7_S202_S200;1;R15C8_S10;R15C8_F2_S100;1;R17C8_E22;R17C8_S222_E220;1;R14C8_N26;R14C8_N121_N260;1;R15C5_A0;R15C5_W252_A0;1;R21C8_S27;R21C8_S262_S270;1;R22C8_B6;R22C8_S271_B6;1;R12C4_D2;R12C4_N201_D2;1;R15C5_C7;R15C5_X08_C7;1;R21C7_D1;R21C7_S202_D1;1;R21C8_X03;R21C8_S262_X03;1;R15C8_N13;R15C8_F2_N130;1;R13C6_X04;R13C6_N252_X04;1;R13C7_X04;R13C7_N252_X04;1;R17C8_C5;R17C8_S222_C5;1;R15C4_D4;R15C4_W201_D4;1;R15C8_N10;R15C8_F2_N100;1;R21C9_D4;R21C9_N260_D4;1;R20C8_D6;R20C8_S261_D6;1;R17C8_D6;R17C8_X07_D6;1;R17C7_X08;R17C7_S252_X08;1;R20C8_B0;R20C8_X05_B0;1;R19C8_S26;R19C8_S232_S260;1;R13C3_N24;R13C3_W101_N240;1;R15C5_S21;R15C5_W212_S210;1;R16C6_D6;R16C6_W222_D6;1;R15C7_W25;R15C7_W111_W250;1;R12C5_C0;R12C5_X01_C0;1;R17C7_D3;R17C7_X08_D3;1;R15C8_E13;R15C8_F2_E130;1;R13C4_X07;R13C4_N201_X07;1;R17C8_S23;R17C8_S222_S230;1;R14C8_W20;R14C8_N101_W200;1;R13C3_D1;R13C3_W202_D1;1;R21C10_E26;R21C10_E262_E260;1;R19C7_S20;R19C7_S202_S200;1;R11C8_X06;R11C8_N271_X06;1;R12C8_N27;R12C8_N272_N270;1;R13C8_N23;R13C8_N222_N230;1;R13C5_N20;R13C5_N252_N200;1;R12C7_X07;R12C7_W241_X07;1;R13C3_X08;R13C3_W252_X08;1;R15C6_X06;R15C6_W211_X06;1;R13C4_A4;R13C4_X07_A4;1;R13C4_W10;R13C4_E838_W100;1;R20C10_D1;R20C10_E270_D1;1;R14C8_B5;R14C8_N101_B5;1;R15C4_B2;R15C4_X01_B2;1;R14C5_C6;R14C5_X06_C6;1;R22C9_D6;R22C9_X07_D6;1;R13C5_N25;R13C5_N252_N250;1;R21C8_E22;R21C8_S814_E220;1;R17C8_W22;R17C8_S222_W220;1;R14C6_B6;R14C6_N251_B6;1;R15C6_D2;R15C6_X06_D2;1;R13C7_N20;R13C7_N252_N200;1;R12C8_W24;R12C8_N242_W240;1;R17C8_X07;R17C8_S222_X07;1;R20C8_E26;R20C8_S261_E260;1;R21C8_C6;R21C8_E220_C6;1;R18C8_D3;R18C8_X08_D3;1;R16C8_E26;R16C8_S121_E260;1;R12C4_C1;R12C4_X01_C1;1;R20C8_X05;R20C8_S261_X05;1;R13C7_X08;R13C7_N252_X08;1;R11C8_D3;R11C8_X06_D3;1;R11C6_B6;R11C6_N252_B6;1;R12C7_D5;R12C7_X07_D5;1;R16C8_W22;R16C8_S221_W220;1;R12C8_X01;R12C8_N262_X01;1;R20C7_C0;R20C7_W241_C0;1;R22C9_D0;R22C9_S221_D0;1;R11C6_W26;R11C6_W232_W260;1;R12C6_C4;R12C6_W242_C4;1;R16C5_C6;R16C5_X08_C6;1;R21C8_A7;R21C8_X03_A7;1;R15C8_SN20;R15C8_F2_SN20;1;R20C7_C5;R20C7_S201_C5;1;R15C6_N25;R15C6_W251_N250;1;R16C8_S82;R16C8_S121_S820;1;R13C7_W25;R13C7_N252_W250;1;R13C5_W25;R13C5_N252_W250;1;R14C5_X06;R14C5_N251_X06;1;R13C4_D3;R13C4_W201_D3;1;R13C7_B4;R13C7_N252_B4;1;R15C5_X08;R15C5_W252_X08;1;R12C4_X01;R12C4_N201_X01;1;R11C7_A7;R11C7_X01_A7;1;R13C5_W20;R13C5_W252_W200;1;R17C7_S83;R17C7_S252_S830;1;R17C6_C5;R17C6_S220_C5;1;R16C6_W23;R16C6_W222_W230;1;R13C4_N20;R13C4_W201_N200;1;R20C8_W24;R20C8_S824_W240;1;R21C10_D7;R21C10_X07_D7;1;R20C10_D6;R20C10_X07_D6;1;R15C7_W21;R15C7_W111_W210;1;R17C7_S20;R17C7_S252_S200;1;R12C8_B2;R12C8_X01_B2;1;R15C8_S22;R15C8_F2_S220;1;R21C8_E26;R21C8_S262_E260;1;R16C5_B0;R16C5_W231_B0;1;R17C6_S22;R17C6_W222_S220;1;R21C8_D2;R21C8_X03_D2;1;R13C7_C3;R13C7_X04_C3;1;R12C8_D7;R12C8_N270_D7;1;R12C6_C7;R12C6_W242_C7;1;R25C7_N26;R25C7_S838_N260;1;R13C6_X08;R13C6_W251_X08;1;R15C8_N22;R15C8_F2_N220;1;R22C7_D4;R22C7_N261_D4;1;R15C6_A3;R15C6_W251_A3;1;R11C7_X07;R11C7_N202_X07;1;R15C8_C5;R15C8_N100_C5;1;R18C6_D5;R18C6_W201_D5;1;R15C8_EW10;R15C8_F2_EW10;1;R15C4_X01;R15C4_W201_X01;1;R21C10_D2;R21C10_E260_D2;1;R13C5_A0;R13C5_N252_A0;1;R13C7_D2;R13C7_X08_D2;1;R21C9_S22;R21C9_E221_S220;1;R13C3_B6;R13C3_X08_B6;1;R12C5_X01;R12C5_N201_X01;1;R18C7_W20;R18C7_S201_W200;1;R17C9_D2;R17C9_E221_D2;1;R15C9_B4;R15C9_E131_B4;1;R23C7_N26;R23C7_N262_N260;1;R22C6_A3;R22C6_X05_A3;1;R16C10_C0;R16C10_E262_C0;1;R21C10_X07;R21C10_E262_X07;1;R15C8_F2;;1;R14C8_N27;R14C8_N131_N270;1;R22C7_C7;R22C7_S201_C7;1;R21C10_B4;R21C10_X03_B4;1;R14C3_E10;R14C3_E808_E100;1;R13C6_D1;R13C6_X08_D1;1;R14C6_W80;R14C6_W202_W800;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3880610 ] ,
          "attributes": {
            "ROUTING": "R15C10_F0;;1;R15C10_D7;R15C10_F0_D7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 3880608 ] ,
          "attributes": {
            "ROUTING": "R19C9_N20;R19C9_N252_N200;1;R17C9_N21;R17C9_N202_N210;1;R15C9_E21;R15C9_N212_E210;1;R15C10_X06;R15C10_E211_X06;1;R15C10_C7;R15C10_X06_C7;1;R21C8_S20;R21C8_W101_S200;1;R21C8_A4;R21C8_S200_A4;1;R21C9_N13;R21C9_F5_N130;1;R20C9_W23;R20C9_N131_W230;1;R20C8_B2;R20C8_W231_B2;1;R21C9_F5;;1;R21C9_N25;R21C9_F5_N250;1;R21C8_A3;R21C8_W131_A3;1;R20C9_B7;R20C9_N251_B7;1;R21C9_W13;R21C9_F5_W130;1;R21C9_W10;R21C9_F5_W100;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880604 ] ,
          "attributes": {
            "ROUTING": "R18C8_E10;R18C8_F4_E100;1;R18C9_S24;R18C9_E101_S240;1;R20C9_C2;R20C9_S242_C2;1;R21C10_X04;R21C10_N271_X04;1;R21C10_B1;R21C10_X04_B1;1;R15C10_B7;R15C10_E232_B7;1;R14C6_C2;R14C6_N262_C2;1;R17C8_N23;R17C8_N131_N230;1;R18C8_S82;R18C8_F4_S820;1;R18C7_W26;R18C7_W121_W260;1;R22C8_A1;R22C8_N252_A1;1;R18C8_N13;R18C8_F4_N130;1;R22C8_W27;R22C8_S824_W270;1;R16C6_C0;R16C6_N262_C0;1;R15C8_W23;R15C8_N232_W230;1;R16C8_A7;R16C8_N231_A7;1;R15C6_B7;R15C6_W232_B7;1;R16C7_N22;R16C7_N222_N220;1;R15C8_E23;R15C8_N232_E230;1;R16C6_N26;R16C6_N262_N260;1;R22C10_N27;R22C10_E272_N270;1;R14C7_D1;R14C7_N222_D1;1;R18C6_N26;R18C6_W261_N260;1;R22C8_E27;R22C8_S824_E270;1;R18C8_EW20;R18C8_F4_EW20;1;R18C8_F4;;1;R26C8_N24;R26C8_S828_N240;1;R18C7_N22;R18C7_W121_N220;1;R24C8_N25;R24C8_N242_N250;1;R22C7_A6;R22C7_W271_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880599 ] ,
          "attributes": {
            "ROUTING": "R16C10_W26;R16C10_S262_W260;1;R16C8_W27;R16C8_W262_W270;1;R16C7_A1;R16C7_W271_A1;1;R24C10_N25;R24C10_S838_N250;1;R22C10_N25;R22C10_N252_N250;1;R20C10_A2;R20C10_N252_A2;1;R15C8_B0;R15C8_X05_B0;1;R15C8_B2;R15C8_X03_B2;1;R14C8_S26;R14C8_W262_S260;1;R15C8_X03;R15C8_S261_X03;1;R16C10_S83;R16C10_S262_S830;1;R14C10_E10;R14C10_F6_E100;1;R14C10_S26;R14C10_F6_S260;1;R14C10_SN10;R14C10_F6_SN10;1;R15C10_B2;R15C10_S111_B2;1;R15C8_X05;R15C8_S261_X05;1;R14C10_F6;;1;R14C10_W26;R14C10_F6_W260;1;R14C10_A5;R14C10_E100_A5;1;R14C8_X07;R14C8_W262_X07;1;R14C8_B6;R14C8_X07_B6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880597 ] ,
          "attributes": {
            "ROUTING": "R15C10_F7;;1;R15C10_A2;R15C10_F7_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880595 ] ,
          "attributes": {
            "ROUTING": "R15C10_F1;;1;R15C10_B4;R15C10_F1_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880594 ] ,
          "attributes": {
            "ROUTING": "R15C10_F2;;1;R15C10_X05;R15C10_F2_X05;1;R15C10_A4;R15C10_X05_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3880584 ] ,
          "attributes": {
            "ROUTING": "R14C9_W80;R14C9_W101_W800;1;R14C5_S20;R14C5_W804_S200;1;R16C5_E20;R16C5_S202_E200;1;R16C6_D3;R16C6_E201_D3;1;R19C6_S22;R19C6_W222_S220;1;R21C6_S22;R21C6_S222_S220;1;R22C6_X07;R22C6_S221_X07;1;R22C6_D4;R22C6_X07_D4;1;R15C10_S26;R15C10_S121_S260;1;R13C10_W27;R13C10_N131_W270;1;R13C8_W22;R13C8_W272_W220;1;R13C7_D5;R13C7_W221_D5;1;R11C5_D6;R11C5_W201_D6;1;R12C3_X08;R12C3_E252_X08;1;R12C3_D3;R12C3_X08_D3;1;R18C9_S80;R18C9_S202_S800;1;R22C9_W20;R22C9_S804_W200;1;R22C8_S20;R22C8_W201_S200;1;R23C8_X07;R23C8_S201_X07;1;R23C8_D4;R23C8_X07_D4;1;R14C10_S24;R14C10_N130_S240;1;R19C10_W27;R19C10_S272_W270;1;R22C10_D1;R22C10_S260_D1;1;R14C10_S83;R14C10_F5_S830;1;R12C1_E25;R12C1_E838_E250;1;R14C10_SN20;R14C10_F5_SN20;1;R15C10_D4;R15C10_S241_D4;1;R17C10_D5;R17C10_S262_D5;1;R22C10_S26;R22C10_S838_S260;1;R14C10_W83;R14C10_F5_W830;1;R17C10_S27;R17C10_S262_S270;1;R12C10_N20;R12C10_N252_N200;1;R14C10_W10;R14C10_F5_W100;1;R19C8_W22;R19C8_W272_W220;1;R11C6_W20;R11C6_W202_W200;1;R12C8_W83;R12C8_W252_W830;1;R12C10_W25;R12C10_N252_W250;1;R17C10_D2;R17C10_S270_D2;1;R14C2_E25;R14C2_W838_E250;1;R14C4_E20;R14C4_E252_E200;1;R14C10_F5;;1;R14C10_N25;R14C10_F5_N250;1;R14C5_D3;R14C5_E201_D3;1;R14C10_N13;R14C10_F5_N130;1;R16C9_S20;R16C9_S202_S200;1;R11C8_W20;R11C8_W202_W200;1;R14C9_S20;R14C9_W101_S200;1;R11C10_W20;R11C10_N201_W200;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3880582 ] ,
          "attributes": {
            "ROUTING": "R11C5_F0;;1;R11C5_W20;R11C5_F0_W200;1;R11C3_S20;R11C3_W202_S200;1;R12C3_X01;R12C3_S201_X01;1;R12C3_C3;R12C3_X01_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880581 ] ,
          "attributes": {
            "ROUTING": "R12C3_F7;;1;R12C3_X04;R12C3_F7_X04;1;R12C3_B3;R12C3_X04_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880580 ] ,
          "attributes": {
            "ROUTING": "R14C3_F6;;1;R14C3_N26;R14C3_F6_N260;1;R12C3_X05;R12C3_N262_X05;1;R12C3_A3;R12C3_X05_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "voltageCh1_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 3881774 ] ,
          "attributes": {
            "ROUTING": "R23C13_S13;R23C13_F7_S130;1;R24C13_E27;R24C13_S131_E270;1;R24C14_A4;R24C14_E271_A4;1;R23C13_F7;;1;R23C13_S27;R23C13_F7_S270;1;R25C13_A1;R25C13_S272_A1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "voltageCh1_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 3881767 ] ,
          "attributes": {
            "ROUTING": "R17C16_A1;R17C16_F7_A1;1;R17C16_F7;;1;R17C16_EW10;R17C16_F7_EW10;1;R17C17_A2;R17C17_E111_A2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881754 ] ,
          "attributes": {
            "ROUTING": "R22C9_F2;;1;R22C9_X01;R22C9_F2_X01;1;R22C9_A6;R22C9_X01_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_1_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881751 ] ,
          "attributes": {
            "ROUTING": "R15C9_F4;;1;R15C9_S13;R15C9_F4_S130;1;R16C9_A1;R16C9_S131_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881747 ] ,
          "attributes": {
            "ROUTING": "R20C9_F2;;1;R20C9_E22;R20C9_F2_E220;1;R20C9_C6;R20C9_E220_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "voltageCh1_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 3881771 ] ,
          "attributes": {
            "ROUTING": "R24C13_X05;R24C13_S261_X05;1;R24C13_A4;R24C13_X05_A4;1;R23C13_F6;;1;R23C13_S26;R23C13_F6_S260;1;R25C13_X05;R25C13_S262_X05;1;R25C13_A4;R25C13_X05_A4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "voltageCh1_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3881769 ] ,
          "attributes": {
            "ROUTING": "R18C16_E27;R18C16_F7_E270;1;R18C17_A4;R18C17_E271_A4;1;R18C16_A3;R18C16_F7_A3;1;R18C16_F7;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881746 ] ,
          "attributes": {
            "ROUTING": "R18C9_F3;;1;R18C9_S23;R18C9_F3_S230;1;R20C9_X08;R20C9_S232_X08;1;R20C9_B6;R20C9_X08_B6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880553 ] ,
          "attributes": {
            "ROUTING": "R21C4_X05;R21C4_F2_X05;1;R21C4_B7;R21C4_X05_B7;1;R21C4_F2;;1;R21C4_X01;R21C4_F2_X01;1;R21C4_A6;R21C4_X01_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 3880550 ] ,
          "attributes": {
            "ROUTING": "R21C4_EW20;R21C4_F7_EW20;1;R21C3_D5;R21C3_W121_D5;1;R21C4_F7;;1;R21C4_W27;R21C4_F7_W270;1;R21C3_A0;R21C3_W271_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881740 ] ,
          "attributes": {
            "ROUTING": "R21C9_F7;;1;R21C9_X04;R21C9_F7_X04;1;R21C9_B1;R21C9_X04_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_I1[0]": {
          "hide_name": 0,
          "bits": [ 3881733 ] ,
          "attributes": {
            "ROUTING": "R22C9_A7;R22C9_X03_A7;1;R22C9_F4;;1;R22C9_X03;R22C9_F4_X03;1;R22C9_B5;R22C9_X03_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881737 ] ,
          "attributes": {
            "ROUTING": "R21C9_S23;R21C9_F3_S230;1;R22C9_A5;R22C9_S231_A5;1;R22C9_S22;R22C9_S121_S220;1;R23C9_X01;R23C9_S221_X01;1;R23C9_B5;R23C9_X01_B5;1;R21C9_A7;R21C9_X06_A7;1;R21C9_SN20;R21C9_F3_SN20;1;R21C9_X06;R21C9_F3_X06;1;R21C9_F3;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3880541 ] ,
          "attributes": {
            "ROUTING": "R21C3_CE0;R21C3_N211_CE0;1;R22C3_F6;;1;R22C3_S10;R22C3_F6_S100;1;R22C3_N21;R22C3_S100_N210;1;R21C3_CE2;R21C3_N211_CE2;1"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880537 ] ,
          "attributes": {
            "ROUTING": "R24C6_F1;;1;R24C6_B0;R24C6_F1_B0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880536 ] ,
          "attributes": {
            "ROUTING": "R24C6_F6;;1;R24C6_N10;R24C6_F6_N100;1;R24C6_A0;R24C6_N100_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3880532 ] ,
          "attributes": {
            "ROUTING": "R24C6_F0;;1;R24C6_D5;R24C6_F0_D5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880531 ] ,
          "attributes": {
            "ROUTING": "R24C6_F7;;1;R24C6_W10;R24C6_F7_W100;1;R24C6_B5;R24C6_W100_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880530 ] ,
          "attributes": {
            "ROUTING": "R21C6_F7;;1;R21C6_SN20;R21C6_F7_SN20;1;R22C6_S26;R22C6_S121_S260;1;R24C6_X07;R24C6_S262_X07;1;R24C6_A5;R24C6_X07_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_CE[2]": {
          "hide_name": 0,
          "bits": [ 3880527 ] ,
          "attributes": {
            "ROUTING": "R21C2_F4;;1;R21C2_E10;R21C2_F4_E100;1;R21C3_S20;R21C3_E101_S200;1;R22C3_C6;R22C3_S201_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881729 ] ,
          "attributes": {
            "ROUTING": "R18C10_F5;;1;R18C10_X08;R18C10_F5_X08;1;R18C10_B6;R18C10_X08_B6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880517 ] ,
          "attributes": {
            "ROUTING": "R24C3_C0;R24C3_X04_C0;1;R22C3_F7;;1;R22C3_S27;R22C3_F7_S270;1;R24C3_X04;R24C3_S272_X04;1;R24C3_B3;R24C3_X04_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880515 ] ,
          "attributes": {
            "ROUTING": "R25C4_F1;;1;R25C4_E13;R25C4_F1_E130;1;R25C5_S27;R25C5_E131_S270;1;R26C5_A2;R26C5_S271_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880512 ] ,
          "attributes": {
            "ROUTING": "R24C4_F4;;1;R24C4_S13;R24C4_F4_S130;1;R25C4_A3;R25C4_S131_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880511 ] ,
          "attributes": {
            "ROUTING": "R25C4_F3;;1;R25C4_N10;R25C4_F3_N100;1;R25C4_A1;R25C4_N100_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880508 ] ,
          "attributes": {
            "ROUTING": "R25C4_F7;;1;R25C4_X04;R25C4_F7_X04;1;R25C4_B1;R25C4_X04_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_F_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880505 ] ,
          "attributes": {
            "ROUTING": "R20C2_F6;;1;R20C2_S26;R20C2_F6_S260;1;R21C2_X03;R21C2_S261_X03;1;R21C2_A0;R21C2_X03_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880502 ] ,
          "attributes": {
            "ROUTING": "R23C2_N25;R23C2_W252_N250;1;R21C2_X04;R21C2_N252_X04;1;R21C2_C0;R21C2_X04_C0;1;R24C4_EW10;R24C4_F6_EW10;1;R24C5_A5;R24C5_E111_A5;1;R24C4_F6;;1;R24C4_SN10;R24C4_F6_SN10;1;R23C4_W25;R23C4_N111_W250;1;R23C3_A7;R23C3_W251_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3880500 ] ,
          "attributes": {
            "ROUTING": "R24C4_F0;;1;R24C4_X05;R24C4_F0_X05;1;R24C4_C6;R24C4_X05_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 3880498 ] ,
          "attributes": {
            "ROUTING": "R25C4_F4;;1;R25C4_N13;R25C4_F4_N130;1;R24C4_D6;R24C4_N131_D6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3880496 ] ,
          "attributes": {
            "ROUTING": "R26C4_SN20;R26C4_F2_SN20;1;R25C4_A7;R25C4_N121_A7;1;R26C4_F2;;1;R26C4_N22;R26C4_F2_N220;1;R24C4_X01;R24C4_N222_X01;1;R24C4_B2;R24C4_X01_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3880494 ] ,
          "attributes": {
            "ROUTING": "R24C4_F2;;1;R24C4_E13;R24C4_F2_E130;1;R24C4_A6;R24C4_E130_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3880491 ] ,
          "attributes": {
            "ROUTING": "R22C2_F4;;1;R22C2_EW20;R22C2_F4_EW20;1;R22C3_S22;R22C3_E121_S220;1;R23C3_D2;R23C3_S221_D2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 3880490 ] ,
          "attributes": {
            "ROUTING": "R23C3_F2;;1;R23C3_EW20;R23C3_F2_EW20;1;R23C4_S22;R23C4_E121_S220;1;R24C4_D2;R24C4_S221_D2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880488 ] ,
          "attributes": {
            "ROUTING": "R25C3_EW20;R25C3_F0_EW20;1;R25C4_C1;R25C4_E121_C1;1;R25C3_F0;;1;R25C3_E10;R25C3_F0_E100;1;R25C4_D0;R25C4_E101_D0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3880487 ] ,
          "attributes": {
            "ROUTING": "R25C4_F0;;1;R25C4_SN20;R25C4_F0_SN20;1;R24C4_C2;R24C4_N121_C2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3880485 ] ,
          "attributes": {
            "ROUTING": "R25C4_F2;;1;R25C4_D3;R25C4_F2_D3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3880483 ] ,
          "attributes": {
            "ROUTING": "R24C3_F1;;1;R24C3_X02;R24C3_F1_X02;1;R24C3_A0;R24C3_X02_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT4_I2_F_LUT4_I2_F_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3880481 ] ,
          "attributes": {
            "ROUTING": "R24C2_E10;R24C2_F6_E100;1;R24C3_D1;R24C3_E101_D1;1;R24C2_F6;;1;R24C2_EW20;R24C2_F6_EW20;1;R24C3_C3;R24C3_E121_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT4_I2_F_LUT4_I2_F_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880479 ] ,
          "attributes": {
            "ROUTING": "R25C3_F1;;1;R25C3_N21;R25C3_F1_N210;1;R24C3_B1;R24C3_N211_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT4_I2_F_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3880477 ] ,
          "attributes": {
            "ROUTING": "R25C3_F3;;1;R25C3_B1;R25C3_F3_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3880475 ] ,
          "attributes": {
            "ROUTING": "R25C3_F6;;1;R25C3_C3;R25C3_F6_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880472 ] ,
          "attributes": {
            "ROUTING": "R25C3_F2;;1;R25C3_N13;R25C3_F2_N130;1;R25C3_C6;R25C3_N130_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 3880470 ] ,
          "attributes": {
            "ROUTING": "R24C4_F5;;1;R24C4_W10;R24C4_F5_W100;1;R24C3_S24;R24C3_W101_S240;1;R25C3_C2;R25C3_S241_C2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3880466 ] ,
          "attributes": {
            "ROUTING": "R25C4_X07;R25C4_F6_X07;1;R25C4_D5;R25C4_X07_D5;1;R25C4_C0;R25C4_F6_C0;1;R25C4_F6;;1;R25C4_W13;R25C4_F6_W130;1;R25C3_A2;R25C3_W131_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880464 ] ,
          "attributes": {
            "ROUTING": "R24C4_F1;;1;R24C4_S10;R24C4_F1_S100;1;R25C4_A5;R25C4_S101_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880462 ] ,
          "attributes": {
            "ROUTING": "R25C4_F5;;1;R25C4_S13;R25C4_F5_S130;1;R26C4_A1;R26C4_S131_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880460 ] ,
          "attributes": {
            "ROUTING": "R26C4_N26;R26C4_E121_N260;1;R25C4_X03;R25C4_N261_X03;1;R25C4_D2;R25C4_X03_D2;1;R26C4_C6;R26C4_E121_C6;1;R26C3_EW20;R26C3_F3_EW20;1;R26C4_C2;R26C4_E121_C2;1;R26C3_F3;;1;R26C3_N13;R26C3_F3_N130;1;R25C3_D6;R25C3_N131_D6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880458 ] ,
          "attributes": {
            "ROUTING": "R26C4_F1;;1;R26C4_X06;R26C4_F1_X06;1;R26C4_A6;R26C4_X06_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3880455 ] ,
          "attributes": {
            "ROUTING": "R26C3_F6;;1;R26C3_E10;R26C3_F6_E100;1;R26C4_D3;R26C4_E101_D3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880454 ] ,
          "attributes": {
            "ROUTING": "R26C4_F6;;1;R26C4_X03;R26C4_F6_X03;1;R26C4_B3;R26C4_X03_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880451 ] ,
          "attributes": {
            "ROUTING": "R26C5_B2;R26C5_E232_B2;1;R24C3_E13;R24C3_F3_E130;1;R24C4_B6;R24C4_E131_B6;1;R24C3_F3;;1;R24C3_S23;R24C3_F3_S230;1;R26C3_E23;R26C3_S232_E230;1;R26C5_X06;R26C5_E232_X06;1;R26C5_C5;R26C5_X06_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880449 ] ,
          "attributes": {
            "ROUTING": "R26C4_F3;;1;R26C4_EW10;R26C4_F3_EW10;1;R26C5_A5;R26C5_E111_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 3880447 ] ,
          "attributes": {
            "ROUTING": "R26C5_F2;;1;R26C5_X05;R26C5_F2_X05;1;R26C5_LSR2;R26C5_X05_LSR2;1"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881727 ] ,
          "attributes": {
            "ROUTING": "R16C10_F7;;1;R16C10_S27;R16C10_F7_S270;1;R18C10_X06;R18C10_S272_X06;1;R18C10_A6;R18C10_X06_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880445 ] ,
          "attributes": {
            "ROUTING": "R21C3_S10;R21C3_F7_S100;1;R22C3_A6;R22C3_S101_A6;1;R26C5_X07;R26C5_S221_X07;1;R26C5_CE2;R26C5_X07_CE2;1;R21C3_F7;;1;R21C3_E27;R21C3_F7_E270;1;R21C5_S27;R21C5_E272_S270;1;R23C5_S27;R23C5_S272_S270;1;R25C5_S22;R25C5_S272_S220;1;R26C5_X01;R26C5_S221_X01;1;R26C5_C2;R26C5_X01_C2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1_F_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880436 ] ,
          "attributes": {
            "ROUTING": "R18C9_S25;R18C9_S242_S250;1;R20C9_A2;R20C9_S252_A2;1;R17C9_B2;R17C9_X03_B2;1;R16C9_S24;R16C9_F4_S240;1;R17C9_X03;R17C9_S241_X03;1;R15C9_A7;R15C9_X03_A7;1;R16C8_N23;R16C8_W131_N230;1;R15C8_B3;R15C8_N231_B3;1;R22C9_N27;R22C9_N272_N270;1;R21C9_A2;R21C9_N271_A2;1;R15C9_X03;R15C9_N241_X03;1;R16C6_B5;R16C6_W232_B5;1;R20C9_A1;R20C9_X03_A1;1;R16C9_N24;R16C9_F4_N240;1;R16C9_B0;R16C9_X07_B0;1;R16C9_S82;R16C9_F4_S820;1;R16C9_A3;R16C9_X07_A3;1;R24C9_N27;R24C9_S828_N270;1;R16C9_S13;R16C9_F4_S130;1;R17C9_A1;R17C9_S131_A1;1;R16C9_X07;R16C9_F4_X07;1;R16C8_W23;R16C8_W131_W230;1;R16C9_W13;R16C9_F4_W130;1;R23C9_B4;R23C9_N271_B4;1;R17C9_S23;R17C9_S131_S230;1;R20C9_X03;R20C9_S261_X03;1;R16C9_F4;;1;R19C9_S26;R19C9_S232_S260;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880432 ] ,
          "attributes": {
            "ROUTING": "R16C7_E13;R16C7_F0_E130;1;R16C8_S23;R16C8_E131_S230;1;R18C8_B3;R18C8_S232_B3;1;R16C6_X05;R16C6_W201_X05;1;R16C6_B6;R16C6_X05_B6;1;R16C9_C1;R16C9_X01_C1;1;R18C7_X07;R18C7_S202_X07;1;R17C10_C7;R17C10_S201_C7;1;R16C10_S20;R16C10_E201_S200;1;R18C7_D5;R18C7_X07_D5;1;R16C9_E20;R16C9_E202_E200;1;R16C7_W20;R16C7_F0_W200;1;R16C7_A3;R16C7_E200_A3;1;R16C7_S20;R16C7_F0_S200;1;R16C9_X01;R16C9_E202_X01;1;R16C7_D6;R16C7_F0_D6;1;R17C7_B3;R17C7_X01_B3;1;R16C7_E20;R16C7_F0_E200;1;R17C7_X01;R17C7_S201_X01;1;R16C7_F0;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1_F[0]": {
          "hide_name": 0,
          "bits": [ 3880428 ] ,
          "attributes": {
            "ROUTING": "R14C9_W22;R14C9_F2_W220;1;R14C7_S22;R14C7_W222_S220;1;R16C7_X03;R16C7_S222_X03;1;R16C7_A0;R16C7_X03_A0;1;R18C9_B4;R18C9_N251_B4;1;R15C9_X01;R15C9_S221_X01;1;R22C9_N10;R22C9_S818_N100;1;R16C8_C3;R16C8_X04_C3;1;R14C8_S27;R14C8_W131_S270;1;R14C9_S81;R14C9_F2_S810;1;R21C9_N24;R21C9_N101_N240;1;R19C9_N25;R19C9_N242_N250;1;R15C9_A1;R15C9_X01_A1;1;R14C9_W13;R14C9_F2_W130;1;R18C10_X01;R18C10_S222_X01;1;R21C9_A3;R21C9_E200_A3;1;R21C9_E20;R21C9_N101_E200;1;R16C9_A7;R16C9_E271_A7;1;R16C9_E22;R16C9_S222_E220;1;R16C8_X04;R16C8_S272_X04;1;R16C9_S23;R16C9_S222_S230;1;R17C9_A5;R17C9_S231_A5;1;R18C10_A7;R18C10_X01_A7;1;R16C10_S22;R16C10_E221_S220;1;R14C9_S22;R14C9_F2_S220;1;R16C8_E27;R16C8_S272_E270;1;R14C9_F2;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1_F_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3880424 ] ,
          "attributes": {
            "ROUTING": "R18C9_S27;R18C9_S272_S270;1;R20C9_X04;R20C9_S272_X04;1;R20C9_D7;R20C9_X04_D7;1;R16C9_C3;R16C9_X04_C3;1;R16C9_B5;R16C9_W100_B5;1;R20C9_X01;R20C9_S222_X01;1;R20C9_B2;R20C9_X01_B2;1;R16C6_S27;R16C6_W271_S270;1;R18C6_B5;R18C6_S272_B5;1;R17C9_W27;R17C9_S271_W270;1;R16C9_W27;R16C9_F7_W270;1;R16C9_X04;R16C9_F7_X04;1;R16C8_C0;R16C8_W101_C0;1;R16C9_W10;R16C9_F7_W100;1;R17C8_A6;R17C8_W271_A6;1;R16C9_F7;;1;R16C7_W27;R16C7_W272_W270;1;R16C9_S27;R16C9_F7_S270;1;R18C9_S22;R18C9_S272_S220;1;R16C9_B2;R16C9_X04_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I2_LUT3_F_I0_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880421 ] ,
          "attributes": {
            "ROUTING": "R17C9_S21;R17C9_S212_S210;1;R19C9_S24;R19C9_S212_S240;1;R21C9_W24;R21C9_S242_W240;1;R21C7_W25;R21C7_W242_W250;1;R21C6_S25;R21C6_W251_S250;1;R22C6_E25;R22C6_S251_E250;1;R22C7_A3;R22C7_E251_A3;1;R22C10_A2;R22C10_X07_A2;1;R20C10_A0;R20C10_X01_A0;1;R21C9_X08;R21C9_N212_X08;1;R20C8_B5;R20C8_X01_B5;1;R21C10_N22;R21C10_E221_N220;1;R21C8_N22;R21C8_W221_N220;1;R21C9_B5;R21C9_X08_B5;1;R15C8_B6;R15C8_W111_B6;1;R15C9_EW10;R15C9_F1_EW10;1;R21C7_A0;R21C7_X02_A0;1;R20C10_X01;R20C10_N221_X01;1;R21C9_E22;R21C9_S814_E220;1;R15C9_S21;R15C9_F1_S210;1;R17C9_S81;R17C9_S212_S810;1;R21C10_S22;R21C10_E221_S220;1;R21C9_W21;R21C9_N212_W210;1;R15C9_S81;R15C9_F1_S810;1;R23C9_N21;R23C9_S818_N210;1;R21C9_W22;R21C9_S814_W220;1;R15C9_F1;;1;R22C10_X07;R22C10_S221_X07;1;R14C7_B3;R14C7_W232_B3;1;R21C7_X02;R21C7_W212_X02;1;R20C8_X01;R20C8_N221_X01;1;R14C9_W23;R14C9_N131_W230;1;R15C9_N13;R15C9_F1_N130;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3880419 ] ,
          "attributes": {
            "ROUTING": "R15C9_E22;R15C9_F2_E220;1;R15C10_S22;R15C10_E221_S220;1;R17C10_S22;R17C10_S222_S220;1;R18C10_X07;R18C10_S221_X07;1;R18C10_B7;R18C10_X07_B7;1;R18C6_A4;R18C6_X06_A4;1;R18C7_A2;R18C7_X02_A2;1;R15C9_S27;R15C9_W130_S270;1;R16C9_B7;R16C9_S271_B7;1;R15C9_A5;R15C9_X05_A5;1;R15C9_X05;R15C9_F2_X05;1;R15C8_A6;R15C8_W131_A6;1;R18C7_X02;R18C7_S231_X02;1;R15C7_S22;R15C7_W222_S220;1;R17C7_C4;R17C7_S222_C4;1;R17C7_S23;R17C7_S222_S230;1;R15C9_W13;R15C9_F2_W130;1;R15C9_F2;;1;R18C6_X06;R18C6_W231_X06;1;R16C7_X07;R16C7_S221_X07;1;R15C9_W22;R15C9_F2_W220;1;R18C7_W23;R18C7_S231_W230;1;R16C7_B0;R16C7_X07_B0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 3880416 ] ,
          "attributes": {
            "ROUTING": "R19C9_W20;R19C9_S804_W200;1;R19C8_N20;R19C8_W201_N200;1;R18C8_E20;R18C8_N201_E200;1;R18C9_D6;R18C9_E201_D6;1;R23C8_N20;R23C8_S808_N200;1;R21C8_N21;R21C8_N202_N210;1;R20C8_A5;R20C8_N211_A5;1;R18C8_X02;R18C8_N231_X02;1;R18C8_C1;R18C8_X02_C1;1;R19C8_N23;R19C8_W231_N230;1;R15C9_W10;R15C9_F0_W100;1;R15C8_S80;R15C8_W101_S800;1;R15C9_SN10;R15C9_F0_SN10;1;R19C9_W23;R19C9_S804_W230;1;R15C9_SN20;R15C9_F0_SN20;1;R16C9_B6;R16C9_S121_B6;1;R15C9_S80;R15C9_F0_S800;1;R20C7_E23;R20C7_S231_E230;1;R16C9_S25;R16C9_S111_S250;1;R19C7_S23;R19C7_W232_S230;1;R20C8_B1;R20C8_E231_B1;1;R17C9_B6;R17C9_S251_B6;1;R15C9_F0;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I2_LUT3_F_I0_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880413 ] ,
          "attributes": {
            "ROUTING": "R17C9_S82;R17C9_S242_S820;1;R21C9_E24;R21C9_S824_E240;1;R21C10_C5;R21C10_E241_C5;1;R21C7_B6;R21C7_W232_B6;1;R22C10_B2;R22C10_E211_B2;1;R21C8_B6;R21C8_W231_B6;1;R17C10_C1;R17C10_E241_C1;1;R17C10_C0;R17C10_E241_C0;1;R20C9_B0;R20C9_N232_B0;1;R16C7_B6;R16C7_W212_B6;1;R14C9_S21;R14C9_F1_S210;1;R17C9_E24;R17C9_S242_E240;1;R16C9_X08;R16C9_S212_X08;1;R16C9_S81;R16C9_S212_S810;1;R15C9_S24;R15C9_S101_S240;1;R15C9_B6;R15C9_X08_B6;1;R22C9_N23;R22C9_N222_N230;1;R18C8_X04;R18C8_N212_X04;1;R14C9_S10;R14C9_F1_S100;1;R22C9_E21;R22C9_N212_E210;1;R14C8_B7;R14C8_W211_B7;1;R14C8_S24;R14C8_W101_S240;1;R24C9_W21;R24C9_S818_W210;1;R15C9_W21;R15C9_S211_W210;1;R24C9_N22;R24C9_S818_N220;1;R16C9_W21;R16C9_S212_W210;1;R24C9_N21;R24C9_S818_N210;1;R18C7_B5;R18C7_W211_B5;1;R18C8_D7;R18C8_X04_D7;1;R14C9_W10;R14C9_F1_W100;1;R20C9_W21;R20C9_S814_W210;1;R16C9_C4;R16C9_X08_C4;1;R22C8_B4;R22C8_N240_B4;1;R16C8_X03;R16C8_S242_X03;1;R22C8_N24;R22C8_N212_N240;1;R20C10_X06;R20C10_E211_X06;1;R18C9_B5;R18C9_S251_B5;1;R18C8_W21;R18C8_N212_W210;1;R15C9_X08;R15C9_S211_X08;1;R20C10_C6;R20C10_X06_C6;1;R16C8_A6;R16C8_X03_A6;1;R17C8_B0;R17C8_S212_B0;1;R24C8_N21;R24C8_W211_N210;1;R20C8_N21;R20C8_W211_N210;1;R17C9_S25;R17C9_S242_S250;1;R14C9_F1;;1;R14C9_W21;R14C9_F1_W210;1;R15C8_S21;R15C8_W211_S210;1;R21C9_W23;R21C9_N231_W230;1;R20C9_E21;R20C9_S814_E210;1;R20C9_W22;R20C9_S814_W220;1;R20C8_D3;R20C8_W221_D3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3880411 ] ,
          "attributes": {
            "ROUTING": "R18C10_S82;R18C10_S121_S820;1;R22C10_W27;R22C10_S824_W270;1;R22C9_X04;R22C9_W271_X04;1;R22C9_B2;R22C9_X04_B2;1;R18C10_W26;R18C10_S121_W260;1;R17C10_SN20;R17C10_F0_SN20;1;R17C10_N20;R17C10_F0_N200;1;R16C10_D0;R16C10_N201_D0;1;R18C9_C3;R18C9_W261_C3;1;R17C10_X01;R17C10_F0_X01;1;R17C10_F0;;1;R17C10_B3;R17C10_X01_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880409 ] ,
          "attributes": {
            "ROUTING": "R16C10_X08;R16C10_S212_X08;1;R16C10_D1;R16C10_X08_D1;1;R16C10_A0;R16C10_E210_A0;1;R17C9_B4;R17C9_E250_B4;1;R17C9_E25;R17C9_S834_E250;1;R14C9_N13;R14C9_F6_N130;1;R14C9_F6;;1;R14C10_S21;R14C10_E111_S210;1;R14C9_EW10;R14C9_F6_EW10;1;R13C9_S83;R13C9_N131_S830;1;R16C10_E21;R16C10_S212_E210;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1_F_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880406 ] ,
          "attributes": {
            "ROUTING": "R14C8_X05;R14C8_N261_X05;1;R14C8_A3;R14C8_X05_A3;1;R15C8_N26;R15C8_F6_N260;1;R14C8_C2;R14C8_N261_C2;1;R16C7_A5;R16C7_S231_A5;1;R15C8_W26;R15C8_F6_W260;1;R15C7_C4;R15C7_W261_C4;1;R15C8_F6;;1;R15C8_W13;R15C8_F6_W130;1;R15C7_S23;R15C7_W131_S230;1;R16C7_B2;R16C7_S231_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1_F_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880403 ] ,
          "attributes": {
            "ROUTING": "R17C9_SN10;R17C9_F6_SN10;1;R18C9_B2;R18C9_S111_B2;1;R22C9_W26;R22C9_S834_W260;1;R22C7_X03;R22C7_W262_X03;1;R22C7_B3;R22C7_X03_B3;1;R20C8_B4;R20C8_X08_B4;1;R14C8_A2;R14C8_W271_A2;1;R16C9_W24;R16C9_N101_W240;1;R16C8_N24;R16C8_W241_N240;1;R15C8_C1;R15C8_N241_C1;1;R20C8_X08;R20C8_W271_X08;1;R16C8_A2;R16C8_X02_A2;1;R20C8_C7;R20C8_X08_C7;1;R16C9_N27;R16C9_N131_N270;1;R20C9_W27;R20C9_S271_W270;1;R26C9_N26;R26C9_S838_N260;1;R17C8_D2;R17C8_W201_D2;1;R22C7_X08;R22C7_W252_X08;1;R17C9_S26;R17C9_F6_S260;1;R18C7_B1;R18C7_W232_B1;1;R16C9_W23;R16C9_N131_W230;1;R17C9_N10;R17C9_F6_N100;1;R17C9_N25;R17C9_S130_N250;1;R14C9_W27;R14C9_N272_W270;1;R19C9_S27;R19C9_S262_S270;1;R22C9_C0;R22C9_N262_C0;1;R17C9_N13;R17C9_F6_N130;1;R17C9_S13;R17C9_F6_S130;1;R18C9_S83;R18C9_S131_S830;1;R24C9_N26;R24C9_N262_N260;1;R22C7_B6;R22C7_X08_B6;1;R22C9_W25;R22C9_S834_W250;1;R17C9_B7;R17C9_N250_B7;1;R18C10_A5;R18C10_E271_A5;1;R18C9_W23;R18C9_S131_W230;1;R18C9_E27;R18C9_S131_E270;1;R17C9_W20;R17C9_N100_W200;1;R17C9_F6;;1;R16C8_X02;R16C8_W231_X02;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_F_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880401 ] ,
          "attributes": {
            "ROUTING": "R14C8_A1;R14C8_N100_A1;1;R14C8_F2;;1;R14C8_N10;R14C8_F2_N100;1;R14C8_C4;R14C8_N100_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_F_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880398 ] ,
          "attributes": {
            "ROUTING": "R13C8_S13;R13C8_F0_S130;1;R13C8_S25;R13C8_S130_S250;1;R14C8_B4;R14C8_S251_B4;1;R14C7_A3;R14C7_S251_A3;1;R15C6_X01;R15C6_W202_X01;1;R15C6_B5;R15C6_X01_B5;1;R13C8_F0;;1;R15C8_W20;R15C8_S202_W200;1;R13C7_S25;R13C7_W111_S250;1;R13C8_EW10;R13C8_F0_EW10;1;R13C8_S20;R13C8_F0_S200;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_F_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880391 ] ,
          "attributes": {
            "ROUTING": "R16C7_S13;R16C7_F1_S130;1;R17C7_A2;R17C7_S131_A2;1;R18C9_C5;R18C9_X08_C5;1;R13C4_X02;R13C4_W211_X02;1;R13C6_W21;R13C6_N211_W210;1;R13C4_N21;R13C4_W212_N210;1;R12C4_A4;R12C4_N211_A4;1;R12C5_A3;R12C5_X02_A3;1;R11C4_C3;R11C4_W241_C3;1;R13C6_A7;R13C6_N211_A7;1;R14C6_N21;R14C6_N202_N210;1;R20C8_B7;R20C8_S251_B7;1;R11C5_W24;R11C5_N242_W240;1;R16C7_SN10;R16C7_F1_SN10;1;R16C8_A3;R16C8_E111_A3;1;R15C7_W24;R15C7_N101_W240;1;R17C8_A0;R17C8_E251_A0;1;R11C7_C3;R11C7_N241_C3;1;R16C9_X06;R16C9_E212_X06;1;R13C5_W21;R13C5_N211_W210;1;R11C6_C3;R11C6_N241_C3;1;R12C5_X02;R12C5_N212_X02;1;R14C7_C3;R14C7_N241_C3;1;R19C8_S25;R19C8_E251_S250;1;R18C9_X08;R18C9_S212_X08;1;R17C7_S24;R17C7_S101_S240;1;R13C7_W24;R13C7_N242_W240;1;R14C5_W21;R14C5_W212_W210;1;R16C10_C1;R16C10_E241_C1;1;R16C9_E24;R16C9_E212_E240;1;R13C4_A0;R13C4_X02_A0;1;R14C5_N21;R14C5_W212_N210;1;R16C7_EW10;R16C7_F1_EW10;1;R14C5_W24;R14C5_W212_W240;1;R11C7_E25;R11C7_N252_E250;1;R16C9_C7;R16C9_X06_C7;1;R13C5_N24;R13C5_W242_N240;1;R16C6_A4;R16C6_W131_A4;1;R16C7_N10;R16C7_F1_N100;1;R16C6_N20;R16C6_W101_N200;1;R14C4_C3;R14C4_W241_C3;1;R13C7_N25;R13C7_N242_N250;1;R11C7_A0;R11C7_N252_A0;1;R15C7_A0;R15C7_N111_A0;1;R17C9_A7;R17C9_E252_A7;1;R18C8_B2;R18C8_S212_B2;1;R21C7_X04;R21C7_S252_X04;1;R15C6_A5;R15C6_X07_A5;1;R17C8_A2;R17C8_E251_A2;1;R14C6_B5;R14C6_W211_B5;1;R15C7_N24;R15C7_N101_N240;1;R14C7_C7;R14C7_X08_C7;1;R16C7_N21;R16C7_F1_N210;1;R12C6_A0;R12C6_X02_A0;1;R12C5_C2;R12C5_N241_C2;1;R16C8_A4;R16C8_E111_A4;1;R15C10_B6;R15C10_E240_B6;1;R14C7_N24;R14C7_N212_N240;1;R16C7_A2;R16C7_X02_A2;1;R16C7_C0;R16C7_X02_C0;1;R18C9_A6;R18C9_S212_A6;1;R15C5_W82;R15C5_W242_W820;1;R16C8_S21;R16C8_E211_S210;1;R16C7_W13;R16C7_F1_W130;1;R18C8_B1;R18C8_S212_B1;1;R18C8_A7;R18C8_S212_A7;1;R14C7_W21;R14C7_N212_W210;1;R14C5_A5;R14C5_W210_A5;1;R12C6_N24;R12C6_N212_N240;1;R15C7_B4;R15C7_N101_B4;1;R16C10_N24;R16C10_E241_N240;1;R20C8_A3;R20C8_E251_A3;1;R19C7_S25;R19C7_S242_S250;1;R14C7_X08;R14C7_N212_X08;1;R17C7_E25;R17C7_S111_E250;1;R17C7_B4;R17C7_E250_B4;1;R16C7_E21;R16C7_F1_E210;1;R15C6_A4;R15C6_X07_A4;1;R12C7_N24;R12C7_N242_N240;1;R21C7_C0;R21C7_X04_C0;1;R11C8_A2;R11C8_E251_A2;1;R16C7_W10;R16C7_F1_W100;1;R17C7_C1;R17C7_S101_C1;1;R16C6_C1;R16C6_W101_C1;1;R15C6_X07;R15C6_N201_X07;1;R13C4_A2;R13C4_N272_A2;1;R19C7_E25;R19C7_S252_E250;1;R17C7_S25;R17C7_S111_S250;1;R15C5_C2;R15C5_W242_C2;1;R20C7_E25;R20C7_S251_E250;1;R16C9_B4;R16C9_E212_B4;1;R16C7_S10;R16C7_F1_S100;1;R15C4_N27;R15C4_E828_N270;1;R16C7_A7;R16C7_X06_A7;1;R16C7_F1;;1;R16C7_X02;R16C7_F1_X02;1;R16C9_A6;R16C9_X06_A6;1;R16C7_X06;R16C7_F1_X06;1;R16C9_S21;R16C9_E212_S210;1;R12C6_X02;R12C6_N212_X02;1;R15C10_E24;R15C10_N241_E240;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880389 ] ,
          "attributes": {
            "ROUTING": "R15C6_A0;R15C6_F5_A0;1;R15C6_S10;R15C6_F5_S100;1;R16C6_A5;R16C6_S101_A5;1;R15C6_F5;;1;R15C6_S13;R15C6_F5_S130;1;R16C6_C6;R16C6_S131_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880387 ] ,
          "attributes": {
            "ROUTING": "R14C9_A6;R14C9_F7_A6;1;R14C9_X04;R14C9_F7_X04;1;R14C9_B3;R14C9_X04_B3;1;R15C9_B2;R15C9_S111_B2;1;R15C9_B0;R15C9_S111_B0;1;R14C9_SN10;R14C9_F7_SN10;1;R14C9_F7;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880386 ] ,
          "attributes": {
            "ROUTING": "R13C9_W22;R13C9_N121_W220;1;R13C7_S22;R13C7_W222_S220;1;R14C7_C6;R14C7_S221_C6;1;R16C6_A6;R16C6_E271_A6;1;R15C5_S27;R15C5_W824_S270;1;R16C5_E27;R16C5_S271_E270;1;R17C9_B5;R17C9_X01_B5;1;R14C9_SN20;R14C9_F3_SN20;1;R17C9_X01;R17C9_S222_X01;1;R14C9_S23;R14C9_F3_S230;1;R15C9_A4;R15C9_S231_A4;1;R15C9_S22;R15C9_S121_S220;1;R14C9_F3;;1;R15C9_W82;R15C9_S121_W820;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880380 ] ,
          "attributes": {
            "ROUTING": "R13C10_X01;R13C10_N201_X01;1;R13C10_A0;R13C10_X01_A0;1;R14C9_N20;R14C9_F0_N200;1;R13C9_E20;R13C9_N201_E200;1;R13C9_A3;R13C9_E200_A3;1;R14C9_X05;R14C9_F0_X05;1;R14C9_A3;R14C9_X05_A3;1;R13C10_A2;R13C10_X07_A2;1;R14C9_F0;;1;R14C9_E10;R14C9_F0_E100;1;R14C10_N20;R14C10_E101_N200;1;R13C10_X07;R13C10_N201_X07;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880378 ] ,
          "attributes": {
            "ROUTING": "R13C11_A2;R13C11_E271_A2;1;R13C10_E27;R13C10_W130_E270;1;R13C11_A6;R13C11_E271_A6;1;R13C10_W13;R13C10_F2_W130;1;R13C10_F2;;1;R13C11_A4;R13C11_E271_A4;1;R13C11_A0;R13C11_E271_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880376 ] ,
          "attributes": {
            "ROUTING": "R13C11_N13;R13C11_F6_N130;1;R13C11_A3;R13C11_N130_A3;1;R13C11_X03;R13C11_F6_X03;1;R13C11_A1;R13C11_X03_A1;1;R13C11_F6;;1;R13C11_W26;R13C11_F6_W260;1;R13C9_X07;R13C9_W262_X07;1;R13C9_A4;R13C9_X07_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[0]": {
          "hide_name": 0,
          "bits": [ 3880367 ] ,
          "attributes": {
            "ROUTING": "R14C9_A5;R14C9_Q5_A5;1;R12C7_X08;R12C7_W252_X08;1;R12C7_B4;R12C7_X08_B4;1;R14C9_A1;R14C9_N100_A1;1;R15C9_A3;R15C9_S251_A3;1;R15C9_B1;R15C9_X04_B1;1;R15C5_X03;R15C5_S261_X03;1;R15C5_B5;R15C5_X03_B5;1;R18C7_B2;R18C7_X04_B2;1;R12C4_B5;R12C4_W211_B5;1;R13C8_A5;R13C8_W251_A5;1;R13C7_B6;R13C7_S251_B6;1;R12C5_W21;R12C5_W202_W210;1;R14C5_S26;R14C5_W834_S260;1;R18C9_E26;R18C9_S834_E260;1;R18C10_C7;R18C10_E261_C7;1;R14C9_A0;R14C9_N100_A0;1;R13C9_W25;R13C9_N251_W250;1;R14C4_A1;R14C4_E272_A1;1;R12C9_W25;R12C9_N252_W250;1;R12C7_W20;R12C7_W252_W200;1;R13C9_A7;R13C9_X06_A7;1;R14C9_S25;R14C9_Q5_S250;1;R13C9_X06;R13C9_N251_X06;1;R15C9_A0;R15C9_S251_A0;1;R15C9_X04;R15C9_S251_X04;1;R13C8_A6;R13C8_W251_A6;1;R18C9_W25;R18C9_S834_W250;1;R14C9_N10;R14C9_Q5_N100;1;R14C4_A5;R14C4_E272_A5;1;R14C9_W83;R14C9_Q5_W830;1;R14C9_S83;R14C9_Q5_S830;1;R14C2_E27;R14C2_E131_E270;1;R14C1_E13;R14C1_W838_E130;1;R14C9_Q5;;1;R18C7_X04;R18C7_W252_X04;1;R13C8_D2;R13C8_X08_D2;1;R13C8_X08;R13C8_W251_X08;1;R12C7_S25;R12C7_W252_S250;1;R14C9_N25;R14C9_Q5_N250;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:98.16-104.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/text.v:5.17-5.29"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881708 ] ,
          "attributes": {
            "ROUTING": "R22C9_F6;;1;R22C9_S13;R22C9_F6_S130;1;R22C9_B3;R22C9_S130_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[1]": {
          "hide_name": 0,
          "bits": [ 3880356 ] ,
          "attributes": {
            "ROUTING": "R17C9_W23;R17C9_S232_W230;1;R17C8_X02;R17C8_W231_X02;1;R17C8_A3;R17C8_X02_A3;1;R18C10_W24;R18C10_S824_W240;1;R18C9_C6;R18C9_W241_C6;1;R22C10_W23;R22C10_S231_W230;1;R22C9_B4;R22C9_W231_B4;1;R18C7_X08;R18C7_W272_X08;1;R18C7_B6;R18C7_X08_B6;1;R14C9_C2;R14C9_E130_C2;1;R21C9_E23;R21C9_S804_E230;1;R21C10_S23;R21C10_E231_S230;1;R14C9_S13;R14C9_Q4_S130;1;R15C9_S23;R15C9_S131_S230;1;R13C8_C6;R13C8_N221_C6;1;R17C9_S80;R17C9_S232_S800;1;R14C9_E13;R14C9_Q4_E130;1;R14C9_S82;R14C9_Q4_S820;1;R14C9_EW20;R14C9_Q4_EW20;1;R18C7_A4;R18C7_W272_A4;1;R13C9_X05;R13C9_N241_X05;1;R15C9_A2;R15C9_S131_A2;1;R13C8_X01;R13C8_N221_X01;1;R14C10_S82;R14C10_E121_S820;1;R13C8_B2;R13C8_X01_B2;1;R17C9_A6;R17C9_S232_A6;1;R14C8_N22;R14C8_W121_N220;1;R18C9_W27;R18C9_S824_W270;1;R13C9_B7;R13C9_X05_B7;1;R14C9_B0;R14C9_X07_B0;1;R13C8_C7;R13C8_N221_C7;1;R14C9_X07;R14C9_Q4_X07;1;R13C8_A4;R13C8_X07_A4;1;R14C9_Q4;;1;R13C8_X07;R13C8_N221_X07;1;R13C8_C5;R13C8_N221_C5;1;R14C9_B1;R14C9_X07_B1;1;R14C9_N24;R14C9_Q4_N240;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:98.16-104.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/text.v:5.17-5.29"
          }
        },
        "scr.pixelCounter_DFFE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3880354 ] ,
          "attributes": {
            "ROUTING": "R14C9_X06;R14C9_S271_X06;1;R14C9_A4;R14C9_X06_A4;1;R13C9_W27;R13C9_F7_W270;1;R13C8_X04;R13C8_W271_X04;1;R13C8_B3;R13C8_X04_B3;1;R13C9_F7;;1;R13C9_S27;R13C9_F7_S270;1;R14C9_B6;R14C9_S271_B6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:134.25-134.41|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[2]": {
          "hide_name": 0,
          "bits": [ 3880346 ] ,
          "attributes": {
            "ROUTING": "R13C10_B0;R13C10_E131_B0;1;R13C10_C2;R13C10_E121_C2;1;R13C10_S26;R13C10_E121_S260;1;R15C10_S27;R15C10_S262_S270;1;R17C10_A1;R17C10_S272_A1;1;R16C4_E23;R16C4_S231_E230;1;R16C5_B6;R16C5_E231_B6;1;R20C10_B6;R20C10_X05_B6;1;R23C10_N25;R23C10_S130_N250;1;R21C10_B5;R21C10_N252_B5;1;R15C10_S80;R15C10_S232_S800;1;R23C10_S13;R23C10_S808_S130;1;R23C8_N21;R23C8_S818_N210;1;R13C8_X05;R13C8_W201_X05;1;R13C8_A2;R13C8_X05_A2;1;R20C9_C0;R20C9_X02_C0;1;R13C9_N10;R13C9_Q1_N100;1;R13C9_W20;R13C9_N100_W200;1;R20C10_X05;R20C10_N242_X05;1;R23C10_N10;R23C10_S808_N100;1;R13C9_N13;R13C9_Q1_N130;1;R15C4_S23;R15C4_W232_S230;1;R17C9_E21;R17C9_S814_E210;1;R13C10_S23;R13C10_E131_S230;1;R19C8_N22;R19C8_W221_N220;1;R18C8_C7;R18C8_N221_C7;1;R18C9_B7;R18C9_N250_B7;1;R19C9_W22;R19C9_N222_W220;1;R22C8_A4;R22C8_N211_A4;1;R13C9_W24;R13C9_N130_W240;1;R13C8_C3;R13C8_W241_C3;1;R14C9_B7;R14C9_S121_B7;1;R15C6_W23;R15C6_W222_W230;1;R13C9_SN20;R13C9_Q1_SN20;1;R15C5_B3;R15C5_W231_B3;1;R13C8_C4;R13C8_S220_C4;1;R13C9_S21;R13C9_Q1_S210;1;R13C9_S81;R13C9_Q1_S810;1;R21C9_N10;R21C9_S818_N100;1;R15C9_A6;R15C9_S212_A6;1;R13C8_S22;R13C8_W121_S220;1;R13C8_B7;R13C8_W211_B7;1;R13C9_B3;R13C9_S130_B3;1;R15C8_S23;R15C8_S222_S230;1;R20C9_X02;R20C9_N211_X02;1;R13C9_S13;R13C9_Q1_S130;1;R15C8_S81;R15C8_S222_S810;1;R21C9_N21;R21C9_S818_N210;1;R17C8_A4;R17C8_S232_A4;1;R20C9_N24;R20C9_N101_N240;1;R18C9_N25;R18C9_N242_N250;1;R14C9_A2;R14C9_S131_A2;1;R22C10_N24;R22C10_N101_N240;1;R21C9_N22;R21C9_S818_N220;1;R17C10_B0;R17C10_E211_B0;1;R13C8_D6;R13C8_W121_D6;1;R13C9_Q1;;1;R15C8_W22;R15C8_S222_W220;1;R13C9_W21;R13C9_Q1_W210;1;R13C9_EW20;R13C9_Q1_EW20;1;R13C9_E13;R13C9_Q1_E130;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:98.16-104.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/text.v:5.17-5.29"
          }
        },
        "scr.pixelCounter_DFFE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3880344 ] ,
          "attributes": {
            "ROUTING": "R13C9_X02;R13C9_F3_X02;1;R13C9_A1;R13C9_X02_A1;1;R13C8_B1;R13C8_W231_B1;1;R13C8_X02;R13C8_W231_X02;1;R13C8_A0;R13C8_X02_A0;1;R13C9_W23;R13C9_F3_W230;1;R13C9_F3;;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:134.25-134.41|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3881718 ] ,
          "attributes": {
            "ROUTING": "R21C8_E10;R21C8_F1_E100;1;R21C9_D1;R21C9_E101_D1;1;R22C9_A0;R22C9_E251_A0;1;R21C7_B2;R21C7_W111_B2;1;R21C8_F1;;1;R21C8_EW10;R21C8_F1_EW10;1;R21C8_SN10;R21C8_F1_SN10;1;R22C8_E25;R22C8_S111_E250;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3881710 ] ,
          "attributes": {
            "ROUTING": "R20C9_F6;;1;R20C9_S10;R20C9_F6_S100;1;R21C9_S20;R21C9_S101_S200;1;R22C9_D3;R22C9_S201_D3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3881716 ] ,
          "attributes": {
            "ROUTING": "R21C8_D3;R21C8_W130_D3;1;R21C8_W13;R21C8_F6_W130;1;R21C7_A2;R21C7_W131_A2;1;R21C8_F6;;1;R21C8_W10;R21C8_F6_W100;1;R21C7_C5;R21C7_W101_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881725 ] ,
          "attributes": {
            "ROUTING": "R16C8_N13;R16C8_F3_N130;1;R16C8_C6;R16C8_N130_C6;1;R16C8_F3;;1;R16C8_E23;R16C8_F3_E230;1;R16C10_X06;R16C10_E232_X06;1;R16C10_A7;R16C10_X06_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "pixelAddress[7]": {
          "hide_name": 0,
          "bits": [ 3880330 ] ,
          "attributes": {
            "ROUTING": "R13C9_B4;R13C9_W100_B4;1;R13C11_X02;R13C11_E211_X02;1;R13C11_C3;R13C11_X02_C3;1;R13C10_E21;R13C10_E111_E210;1;R13C11_B1;R13C11_E211_B1;1;R13C9_W10;R13C9_Q4_W100;1;R13C8_C2;R13C8_W101_C2;1;R13C8_A1;R13C8_W131_A1;1;R13C8_A7;R13C8_W131_A7;1;R13C8_B0;R13C8_W111_B0;1;R13C8_B6;R13C8_W111_B6;1;R13C8_B4;R13C8_W111_B4;1;R13C8_B5;R13C8_W111_B5;1;R14C9_C1;R14C9_S101_C1;1;R13C9_EW10;R13C9_Q4_EW10;1;R13C8_A3;R13C8_W131_A3;1;R13C9_W13;R13C9_Q4_W130;1;R13C9_SN10;R13C9_Q4_SN10;1;R14C9_B2;R14C9_S111_B2;1;R13C9_Q4;;1;R13C9_S10;R13C9_Q4_S100;1;R14C9_A7;R14C9_S101_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:98.16-104.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/text.v:5.17-5.29"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3881709 ] ,
          "attributes": {
            "ROUTING": "R21C9_F0;;1;R21C9_S10;R21C9_F0_S100;1;R22C9_C3;R22C9_S101_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881712 ] ,
          "attributes": {
            "ROUTING": "R21C7_F2;;1;R21C7_X01;R21C7_F2_X01;1;R21C7_C3;R21C7_X01_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3881720 ] ,
          "attributes": {
            "ROUTING": "R18C8_F3;;1;R18C8_N10;R18C8_F3_N100;1;R18C8_S20;R18C8_N100_S200;1;R20C8_W20;R20C8_S202_W200;1;R20C7_S20;R20C7_W201_S200;1;R21C7_D2;R21C7_S201_D2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880318 ] ,
          "attributes": {
            "ROUTING": "R21C5_F2;;1;R21C5_W22;R21C5_F2_W220;1;R21C5_C3;R21C5_W220_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880317 ] ,
          "attributes": {
            "ROUTING": "R21C5_F0;;1;R21C5_X01;R21C5_F0_X01;1;R21C5_B3;R21C5_X01_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880315 ] ,
          "attributes": {
            "ROUTING": "R21C5_F3;;1;R21C5_B4;R21C5_F3_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[7]": {
          "hide_name": 0,
          "bits": [ 3880314 ] ,
          "attributes": {
            "ROUTING": "R12C3_Q3;;1;R12C3_S23;R12C3_Q3_S230;1;R14C3_S26;R14C3_S232_S260;1;R16C3_S27;R16C3_S262_S270;1;R18C3_E27;R18C3_S272_E270;1;R18C5_S27;R18C5_E272_S270;1;R20C5_S22;R20C5_S272_S220;1;R21C5_X07;R21C5_S221_X07;1;R21C5_A4;R21C5_X07_A4;1",
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:83.16-83.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT3_F_I1_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3880307 ] ,
          "attributes": {
            "ROUTING": "R20C5_F1;;1;R20C5_SN10;R20C5_F1_SN10;1;R21C5_D7;R21C5_S111_D7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880305 ] ,
          "attributes": {
            "ROUTING": "R21C5_F7;;1;R21C5_S13;R21C5_F7_S130;1;R22C5_E23;R22C5_S131_E230;1;R22C6_B1;R22C6_E231_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[0]": {
          "hide_name": 0,
          "bits": [ 3880304 ] ,
          "attributes": {
            "ROUTING": "R22C6_Q4;;1;R22C6_N10;R22C6_Q4_N100;1;R22C6_A1;R22C6_N100_A1;1",
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:83.16-83.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[0]": {
          "hide_name": 0,
          "bits": [ 3880298 ] ,
          "attributes": {
            "ROUTING": "R22C6_Q1;;1;R22C6_S13;R22C6_Q1_S130;1;R23C6_S27;R23C6_S131_S270;1;R24C6_A1;R24C6_S271_A1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881705 ] ,
          "attributes": {
            "ROUTING": "R21C7_F3;;1;R21C7_SN10;R21C7_F3_SN10;1;R22C7_B0;R22C7_S111_B0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT3_F_I0_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880293 ] ,
          "attributes": {
            "ROUTING": "R26C7_F4;;1;R26C7_E10;R26C7_F4_E100;1;R26C7_A5;R26C7_E100_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880291 ] ,
          "attributes": {
            "ROUTING": "R26C7_F6;;1;R26C7_N13;R26C7_F6_N130;1;R26C7_A3;R26C7_N130_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3880289 ] ,
          "attributes": {
            "ROUTING": "R26C7_F3;;1;R26C7_N23;R26C7_F3_N230;1;R24C7_X02;R24C7_N232_X02;1;R24C7_C1;R24C7_X02_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[1]": {
          "hide_name": 0,
          "bits": [ 3880288 ] ,
          "attributes": {
            "ROUTING": "R23C8_Q4;;1;R23C8_S13;R23C8_Q4_S130;1;R24C8_W27;R24C8_S131_W270;1;R24C7_A1;R24C7_W271_A1;1",
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:83.16-83.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[1]": {
          "hide_name": 0,
          "bits": [ 3880282 ] ,
          "attributes": {
            "ROUTING": "R24C7_Q1;;1;R24C7_W13;R24C7_Q1_W130;1;R24C6_A6;R24C6_W131_A6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881704 ] ,
          "attributes": {
            "ROUTING": "R22C9_F3;;1;R22C9_EW10;R22C9_F3_EW10;1;R22C8_W25;R22C8_W111_W250;1;R22C7_A0;R22C7_W251_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3880278 ] ,
          "attributes": {
            "ROUTING": "R26C7_C2;R26C7_X04_C2;1;R26C7_F5;;1;R26C7_X04;R26C7_F5_X04;1;R26C7_C3;R26C7_X04_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880276 ] ,
          "attributes": {
            "ROUTING": "R26C7_F1;;1;R26C7_N21;R26C7_F1_N210;1;R26C7_A2;R26C7_N210_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3880274 ] ,
          "attributes": {
            "ROUTING": "R26C7_F2;;1;R26C7_N22;R26C7_F2_N220;1;R24C7_X01;R24C7_N222_X01;1;R24C7_C0;R24C7_X01_C0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[2]": {
          "hide_name": 0,
          "bits": [ 3880273 ] ,
          "attributes": {
            "ROUTING": "R22C10_Q1;;1;R22C10_S21;R22C10_Q1_S210;1;R24C10_W21;R24C10_S212_W210;1;R24C8_W24;R24C8_W212_W240;1;R24C7_X03;R24C7_W241_X03;1;R24C7_A0;R24C7_X03_A0;1",
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:83.16-83.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[2]": {
          "hide_name": 0,
          "bits": [ 3880267 ] ,
          "attributes": {
            "ROUTING": "R24C7_Q0;;1;R24C7_W20;R24C7_Q0_W200;1;R24C6_X01;R24C6_W201_X01;1;R24C6_A7;R24C6_X01_A7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881697 ] ,
          "attributes": {
            "ROUTING": "R15C8_F0;;1;R15C8_S20;R15C8_F0_S200;1;R16C8_C5;R16C8_S201_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_LUT4_F_1_I3_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880263 ] ,
          "attributes": {
            "ROUTING": "R20C5_F5;;1;R20C5_S10;R20C5_F5_S100;1;R20C5_B0;R20C5_S100_B0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 3880261 ] ,
          "attributes": {
            "ROUTING": "R20C5_D1;R20C5_F0_D1;1;R20C5_F0;;1;R20C5_S20;R20C5_F0_S200;1;R21C5_D1;R21C5_S201_D1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[3]": {
          "hide_name": 0,
          "bits": [ 3880258 ] ,
          "attributes": {
            "ROUTING": "R16C6_Q3;;1;R16C6_S23;R16C6_Q3_S230;1;R18C6_S26;R18C6_S232_S260;1;R20C6_S26;R20C6_S262_S260;1;R21C6_C2;R21C6_S261_C2;1",
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:83.16-83.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880253 ] ,
          "attributes": {
            "ROUTING": "R21C5_F1;;1;R21C5_E21;R21C5_F1_E210;1;R21C6_B2;R21C6_E211_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880252 ] ,
          "attributes": {
            "ROUTING": "R21C6_F1;;1;R21C6_N13;R21C6_F1_N130;1;R21C6_A2;R21C6_N130_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[3]": {
          "hide_name": 0,
          "bits": [ 3880250 ] ,
          "attributes": {
            "ROUTING": "R21C6_Q2;;1;R21C6_E13;R21C6_Q2_E130;1;R21C6_A7;R21C6_E130_A7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881696 ] ,
          "attributes": {
            "ROUTING": "R16C8_F7;;1;R16C8_X08;R16C8_F7_X08;1;R16C8_B5;R16C8_X08_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT4_F_I0_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880245 ] ,
          "attributes": {
            "ROUTING": "R25C7_F0;;1;R25C7_X05;R25C7_F0_X05;1;R25C7_B6;R25C7_X05_B6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[4]": {
          "hide_name": 0,
          "bits": [ 3880243 ] ,
          "attributes": {
            "ROUTING": "R15C10_Q4;;1;R15C10_SN20;R15C10_Q4_SN20;1;R16C10_W82;R16C10_S121_W820;1;R16C6_S24;R16C6_W824_S240;1;R18C6_S82;R18C6_S242_S820;1;R26C6_S83;R26C6_S828_S830;1;R25C6_E26;R25C6_N838_E260;1;R25C7_C5;R25C7_E261_C5;1",
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:83.16-83.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3880238 ] ,
          "attributes": {
            "ROUTING": "R25C7_F6;;1;R25C7_W10;R25C7_F6_W100;1;R25C7_B5;R25C7_W100_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880237 ] ,
          "attributes": {
            "ROUTING": "R25C7_F1;;1;R25C7_X06;R25C7_F1_X06;1;R25C7_A5;R25C7_X06_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[4]": {
          "hide_name": 0,
          "bits": [ 3880235 ] ,
          "attributes": {
            "ROUTING": "R25C7_Q5;;1;R25C7_EW10;R25C7_Q5_EW10;1;R25C6_N21;R25C6_W111_N210;1;R24C6_B1;R24C6_N211_B1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881695 ] ,
          "attributes": {
            "ROUTING": "R16C8_F2;;1;R16C8_X05;R16C8_F2_X05;1;R16C8_A5;R16C8_X05_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880230 ] ,
          "attributes": {
            "ROUTING": "R21C6_F0;;1;R21C6_N10;R21C6_F0_N100;1;R21C6_C4;R21C6_N100_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880229 ] ,
          "attributes": {
            "ROUTING": "R21C6_F5;;1;R21C6_W10;R21C6_F5_W100;1;R21C6_B4;R21C6_W100_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880227 ] ,
          "attributes": {
            "ROUTING": "R21C6_F4;;1;R21C6_W24;R21C6_F4_W240;1;R21C6_B3;R21C6_W240_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[5]": {
          "hide_name": 0,
          "bits": [ 3880226 ] ,
          "attributes": {
            "ROUTING": "R12C5_Q1;;1;R12C5_E13;R12C5_Q1_E130;1;R12C6_S27;R12C6_E131_S270;1;R14C6_S82;R14C6_S272_S820;1;R22C6_N27;R22C6_S828_N270;1;R21C6_A3;R21C6_N271_A3;1",
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:83.16-83.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[5]": {
          "hide_name": 0,
          "bits": [ 3880220 ] ,
          "attributes": {
            "ROUTING": "R21C6_Q3;;1;R21C6_S13;R21C6_Q3_S130;1;R22C6_S27;R22C6_S131_S270;1;R24C6_B6;R24C6_S272_B6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881688 ] ,
          "attributes": {
            "ROUTING": "R17C6_F0;;1;R17C6_E10;R17C6_F0_E100;1;R17C6_A5;R17C6_E100_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3880216 ] ,
          "attributes": {
            "ROUTING": "R20C5_F2;;1;R20C5_N13;R20C5_F2_N130;1;R20C5_C6;R20C5_N130_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880214 ] ,
          "attributes": {
            "ROUTING": "R20C5_F6;;1;R20C5_SN20;R20C5_F6_SN20;1;R21C5_B5;R21C5_S121_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "textPixelData[6]": {
          "hide_name": 0,
          "bits": [ 3880213 ] ,
          "attributes": {
            "ROUTING": "R14C5_Q3;;1;R14C5_S10;R14C5_Q3_S100;1;R15C5_S24;R15C5_S101_S240;1;R17C5_S24;R17C5_S242_S240;1;R19C5_S24;R19C5_S242_S240;1;R21C5_X05;R21C5_S242_X05;1;R21C5_A5;R21C5_X05_A5;1",
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:83.16-83.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[6]": {
          "hide_name": 0,
          "bits": [ 3880207 ] ,
          "attributes": {
            "ROUTING": "R21C5_Q5;;1;R21C5_S25;R21C5_Q5_S250;1;R23C5_E25;R23C5_S252_E250;1;R23C6_S25;R23C6_E251_S250;1;R24C6_B7;R24C6_S251_B7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881685 ] ,
          "attributes": {
            "ROUTING": "R20C8_E10;R20C8_F0_E100;1;R20C9_S24;R20C9_E101_S240;1;R22C9_X05;R22C9_S242_X05;1;R22C9_C7;R22C9_X05_C7;1;R20C8_F0;;1;R17C8_C7;R17C8_N201_C7;1;R20C8_N20;R20C8_F0_N200;1;R18C8_N20;R18C8_N202_N200;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend[7]": {
          "hide_name": 0,
          "bits": [ 3880204 ] ,
          "attributes": {
            "ROUTING": "R21C5_Q4;;1;R21C5_E13;R21C5_Q4_E130;1;R21C6_B7;R21C6_E131_B7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:33.13-33.23",
            "hdlname": "scr dataToSend"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881707 ] ,
          "attributes": {
            "ROUTING": "R22C9_F5;;1;R22C9_A3;R22C9_F5_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dc_DFFSE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 3880202 ] ,
          "attributes": {
            "ROUTING": "R22C5_N21;R22C5_F1_N210;1;R21C5_CE2;R21C5_N211_CE2;1;R25C7_E21;R25C7_S211_E210;1;R25C8_CE1;R25C8_E211_CE1;1;R22C5_EW10;R22C5_F1_EW10;1;R22C6_N21;R22C6_E111_N210;1;R21C6_CE1;R21C6_N211_CE1;1;R22C5_E21;R22C5_F1_E210;1;R22C6_CE0;R22C6_E211_CE0;1;R24C7_S21;R24C7_E212_S210;1;R25C7_CE2;R25C7_S211_CE2;1;R22C5_F1;;1;R22C5_S21;R22C5_F1_S210;1;R24C5_E21;R24C5_S212_E210;1;R24C7_CE0;R24C7_E212_CE0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:88.5-141.12|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:583.28-583.35",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3880192 ] ,
          "attributes": {
            "ROUTING": "R14C9_X08;R14C9_N231_X08;1;R14C9_CE2;R14C9_X08_CE2;1;R13C9_CE2;R13C9_X08_CE2;1;R13C11_CE0;R13C11_X06_CE0;1;R13C10_X06;R13C10_E231_X06;1;R13C10_CE0;R13C10_X06_CE0;1;R13C11_CE1;R13C11_X06_CE1;1;R13C9_X08;R13C9_N232_X08;1;R13C9_CE0;R13C9_X08_CE0;1;R21C7_E27;R21C7_E262_E270;1;R21C9_N27;R21C9_E272_N270;1;R19C9_N22;R19C9_N272_N220;1;R17C9_N22;R17C9_N222_N220;1;R15C9_N23;R15C9_N222_N230;1;R13C9_E23;R13C9_N232_E230;1;R13C11_X06;R13C11_E232_X06;1;R13C11_CE2;R13C11_X06_CE2;1;R21C7_S26;R21C7_E262_S260;1;R23C7_S26;R23C7_S262_S260;1;R25C7_S27;R25C7_S262_S270;1;R26C7_B5;R26C7_S271_B5;1;R21C5_C5;R21C5_X06_C5;1;R21C3_SN10;R21C3_F3_SN10;1;R20C3_A3;R20C3_N111_A3;1;R21C6_X03;R21C6_E261_X03;1;R21C6_D2;R21C6_X03_D2;1;R21C3_E23;R21C3_F3_E230;1;R21C5_E26;R21C5_E232_E260;1;R21C6_C3;R21C6_E261_C3;1;R22C3_E23;R22C3_S231_E230;1;R22C5_E26;R22C5_E232_E260;1;R22C6_C1;R22C6_E261_C1;1;R24C7_B0;R24C7_X07_B0;1;R24C3_E26;R24C3_S261_E260;1;R24C5_E26;R24C5_E262_E260;1;R24C7_X07;R24C7_E262_X07;1;R24C7_B1;R24C7_X07_B1;1;R25C7_X04;R25C7_E272_X04;1;R25C7_D5;R25C7_X04_D5;1;R25C7_E27;R25C7_E272_E270;1;R25C8_A2;R25C8_E271_A2;1;R21C3_F3;;1;R21C3_S23;R21C3_F3_S230;1;R23C3_S26;R23C3_S232_S260;1;R25C3_E26;R25C3_S262_E260;1;R25C5_E27;R25C5_E262_E270;1;R21C5_C4;R21C5_X06_C4;1;R21C5_X06;R21C5_E232_X06;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F_I1_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3880188 ] ,
          "attributes": {
            "ROUTING": "R21C3_C7;R21C3_X08_C7;1;R21C3_W10;R21C3_Q5_W100;1;R21C2_C4;R21C2_W101_C4;1;R21C2_B5;R21C2_W111_B5;1;R21C2_B1;R21C2_W111_B1;1;R21C3_A5;R21C3_Q5_A5;1;R21C3_D0;R21C3_X08_D0;1;R21C3_X08;R21C3_Q5_X08;1;R21C3_B6;R21C3_X08_B6;1;R21C3_X04;R21C3_Q5_X04;1;R21C3_C3;R21C3_X04_C3;1;R21C3_Q5;;1;R21C3_C2;R21C3_X04_C2;1;R21C3_EW10;R21C3_Q5_EW10;1",
            "hdlname": "scr state",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F_I1_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3880185 ] ,
          "attributes": {
            "ROUTING": "R21C2_A5;R21C2_W131_A5;1;R21C3_B2;R21C3_X01_B2;1;R21C3_W20;R21C3_Q0_W200;1;R21C1_W21;R21C1_W202_W210;1;R21C2_B4;R21C2_E212_B4;1;R21C3_B7;R21C3_X05_B7;1;R21C3_C0;R21C3_X01_C0;1;R21C3_C5;R21C3_X05_C5;1;R21C3_X05;R21C3_Q0_X05;1;R21C3_C6;R21C3_X05_C6;1;R21C3_X01;R21C3_Q0_X01;1;R21C3_B3;R21C3_X01_B3;1;R21C3_Q0;;1;R21C3_W13;R21C3_Q0_W130;1;R21C2_A1;R21C2_W131_A1;1",
            "hdlname": "scr state",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F_I1_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3880182 ] ,
          "attributes": {
            "ROUTING": "R21C2_A4;R21C2_W251_A4;1;R21C3_E25;R21C3_S130_E250;1;R21C3_B5;R21C3_E250_B5;1;R21C2_N22;R21C2_W121_N220;1;R21C2_C1;R21C2_N220_C1;1;R21C3_W25;R21C3_S130_W250;1;R21C3_B0;R21C3_W250_B0;1;R21C3_A7;R21C3_X06_A7;1;R21C3_EW20;R21C3_Q1_EW20;1;R21C3_X06;R21C3_Q1_X06;1;R21C3_A6;R21C3_X06_A6;1;R21C3_X02;R21C3_Q1_X02;1;R21C3_A3;R21C3_X02_A3;1;R21C3_Q1;;1;R21C3_A2;R21C3_X02_A2;1;R21C3_S13;R21C3_Q1_S130;1",
            "hdlname": "scr state",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.cs_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3880179 ] ,
          "attributes": {
            "ROUTING": "R21C3_F2;;1;R21C3_E22;R21C3_F2_E220;1;R21C5_S22;R21C5_E222_S220;1;R22C5_X07;R22C5_S221_X07;1;R22C5_CE1;R22C5_X07_CE1;1"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT4_I0_F_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 3881684 ] ,
          "attributes": {
            "ROUTING": "R17C8_F7;;1;R17C8_N27;R17C8_F7_N270;1;R15C8_W27;R15C8_N272_W270;1;R15C7_A2;R15C7_W271_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880173 ] ,
          "attributes": {
            "ROUTING": "R26C2_A1;R26C2_F5_A1;1;R26C2_F5;;1;R26C2_A0;R26C2_F5_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881681 ] ,
          "attributes": {
            "ROUTING": "R17C9_W21;R17C9_F1_W210;1;R17C8_B5;R17C8_W211_B5;1;R17C9_F1;;1;R17C9_EW20;R17C9_F1_EW20;1;R17C8_D7;R17C8_W121_D7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[24]": {
          "hide_name": 0,
          "bits": [ 3880168 ] ,
          "attributes": {
            "ROUTING": "R25C3_E20;R25C3_N201_E200;1;R25C4_D1;R25C4_E201_D1;1;R26C2_C0;R26C2_E100_C0;1;R26C2_N20;R26C2_Q0_N200;1;R25C2_X07;R25C2_N201_X07;1;R25C2_D7;R25C2_X07_D7;1;R26C2_EW20;R26C2_Q0_EW20;1;R26C3_C6;R26C3_E121_C6;1;R26C2_E10;R26C2_Q0_E100;1;R26C3_N20;R26C3_E101_N200;1;R24C3_X01;R24C3_N202_X01;1;R24C3_A1;R24C3_X01_A1;1;R26C2_Q0;;1;R26C2_E20;R26C2_Q0_E200;1;R26C4_N20;R26C4_E202_N200;1;R25C4_C4;R25C4_N201_C4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[23]": {
          "hide_name": 0,
          "bits": [ 3880165 ] ,
          "attributes": {
            "ROUTING": "R26C2_EW10;R26C2_Q1_EW10;1;R26C3_N25;R26C3_E111_N250;1;R26C3_B6;R26C3_N250_B6;1;R26C2_B1;R26C2_Q1_B1;1;R26C2_SN10;R26C2_Q1_SN10;1;R25C2_C7;R25C2_N111_C7;1;R26C2_S10;R26C2_Q1_S100;1;R26C2_B0;R26C2_S100_B0;1;R25C3_X02;R25C3_E231_X02;1;R25C3_C1;R25C3_X02_C1;1;R26C2_Q1;;1;R26C2_N13;R26C2_Q1_N130;1;R25C2_E23;R25C2_N131_E230;1;R25C3_B0;R25C3_E231_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_7_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880162 ] ,
          "attributes": {
            "ROUTING": "R25C2_F7;;1;R25C2_A0;R25C2_F7_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[25]": {
          "hide_name": 0,
          "bits": [ 3880159 ] ,
          "attributes": {
            "ROUTING": "R25C2_X05;R25C2_Q0_X05;1;R25C2_B0;R25C2_X05_B0;1;R25C2_N10;R25C2_Q0_N100;1;R24C2_E24;R24C2_N101_E240;1;R24C3_C1;R24C3_E241_C1;1;R25C2_Q0;;1;R25C2_N13;R25C2_Q0_N130;1;R24C2_E27;R24C2_N131_E270;1;R24C3_A3;R24C3_E271_A3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881679 ] ,
          "attributes": {
            "ROUTING": "R18C8_F0;;1;R18C8_SN20;R18C8_F0_SN20;1;R17C8_A5;R17C8_N121_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[26]": {
          "hide_name": 0,
          "bits": [ 3880155 ] ,
          "attributes": {
            "ROUTING": "R24C2_Q1;;1;R24C2_X06;R24C2_Q1_X06;1;R24C2_A6;R24C2_X06_A6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[27]": {
          "hide_name": 0,
          "bits": [ 3880153 ] ,
          "attributes": {
            "ROUTING": "R24C2_Q3;;1;R24C2_W13;R24C2_Q3_W130;1;R24C2_B6;R24C2_W130_B6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[28]": {
          "hide_name": 0,
          "bits": [ 3880151 ] ,
          "attributes": {
            "ROUTING": "R22C3_Q1;;1;R22C3_E13;R22C3_Q1_E130;1;R22C3_A7;R22C3_E130_A7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881674 ] ,
          "attributes": {
            "ROUTING": "R20C9_S21;R20C9_F1_S210;1;R22C9_X08;R22C9_S212_X08;1;R22C9_B7;R22C9_X08_B7;1;R20C9_B4;R20C9_F1_B4;1;R20C9_F1;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881672 ] ,
          "attributes": {
            "ROUTING": "R20C9_F0;;1;R20C9_E10;R20C9_F0_E100;1;R20C9_A4;R20C9_E100_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[29]": {
          "hide_name": 0,
          "bits": [ 3880143 ] ,
          "attributes": {
            "ROUTING": "R22C3_Q0;;1;R22C3_X05;R22C3_Q0_X05;1;R22C3_B7;R22C3_X05_B7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_29_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880140 ] ,
          "attributes": {
            "ROUTING": "R22C2_F6;;1;R22C2_X03;R22C2_F6_X03;1;R22C2_B3;R22C2_X03_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881669 ] ,
          "attributes": {
            "ROUTING": "R20C9_F7;;1;R20C9_W10;R20C9_F7_W100;1;R20C9_B5;R20C9_W100_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[3]": {
          "hide_name": 0,
          "bits": [ 3880136 ] ,
          "attributes": {
            "ROUTING": "R22C2_D6;R22C2_X02_D6;1;R22C2_D4;R22C2_X02_D4;1;R22C2_Q3;;1;R22C2_X02;R22C2_Q3_X02;1;R22C2_D5;R22C2_X02_D5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[2]": {
          "hide_name": 0,
          "bits": [ 3880135 ] ,
          "attributes": {
            "ROUTING": "R22C2_N13;R22C2_Q1_N130;1;R22C2_C6;R22C2_N130_C6;1;R22C2_C5;R22C2_N100_C5;1;R22C2_C4;R22C2_N100_C4;1;R22C2_N10;R22C2_Q1_N100;1;R22C2_Q1;;1;R22C2_E10;R22C2_Q1_E100;1;R22C2_C1;R22C2_E100_C1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[1]": {
          "hide_name": 0,
          "bits": [ 3880134 ] ,
          "attributes": {
            "ROUTING": "R22C2_S13;R22C2_Q2_S130;1;R22C2_B2;R22C2_S130_B2;1;R22C2_S10;R22C2_Q2_S100;1;R22C2_B1;R22C2_S100_B1;1;R22C2_W13;R22C2_Q2_W130;1;R22C2_B6;R22C2_W130_B6;1;R22C2_B4;R22C2_W100_B4;1;R22C2_Q2;;1;R22C2_W10;R22C2_Q2_W100;1;R22C2_B5;R22C2_W100_B5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881667 ] ,
          "attributes": {
            "ROUTING": "R20C8_F4;;1;R20C8_EW10;R20C8_F4_EW10;1;R20C9_A5;R20C9_E111_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3881662 ] ,
          "attributes": {
            "ROUTING": "R18C8_A0;R18C8_S271_A0;1;R19C8_S22;R19C8_S272_S220;1;R20C8_X07;R20C8_S221_X07;1;R20C8_A4;R20C8_X07_A4;1;R17C7_E13;R17C7_F4_E130;1;R17C7_B5;R17C7_N240_B5;1;R17C7_N24;R17C7_F4_N240;1;R17C7_F4;;1;R17C8_S27;R17C8_E131_S270;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3880125 ] ,
          "attributes": {
            "ROUTING": "R23C3_F6;;1;R23C3_X07;R23C3_F6_X07;1;R23C3_B1;R23C3_X07_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881660 ] ,
          "attributes": {
            "ROUTING": "R17C7_F6;;1;R17C7_W26;R17C7_F6_W260;1;R17C6_C6;R17C6_W261_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[6]": {
          "hide_name": 0,
          "bits": [ 3880121 ] ,
          "attributes": {
            "ROUTING": "R23C3_D6;R23C3_X02_D6;1;R23C3_X02;R23C3_Q1_X02;1;R23C3_C2;R23C3_X02_C2;1;R23C3_Q1;;1;R23C3_X06;R23C3_Q1_X06;1;R23C3_D3;R23C3_X06_D3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[5]": {
          "hide_name": 0,
          "bits": [ 3880119 ] ,
          "attributes": {
            "ROUTING": "R23C3_C4;R23C3_Q4_C4;1;R23C3_N13;R23C3_Q4_N130;1;R23C3_C6;R23C3_N130_C6;1;R23C3_X03;R23C3_Q4_X03;1;R23C3_B2;R23C3_X03_B2;1;R23C3_Q4;;1;R23C3_E13;R23C3_Q4_E130;1;R23C3_C3;R23C3_E130_C3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[4]": {
          "hide_name": 0,
          "bits": [ 3880116 ] ,
          "attributes": {
            "ROUTING": "R23C3_B0;R23C3_X05_B0;1;R23C3_B4;R23C3_X01_B4;1;R23C3_B6;R23C3_X05_B6;1;R23C3_X05;R23C3_Q0_X05;1;R23C3_A2;R23C3_X05_A2;1;R23C3_Q0;;1;R23C3_X01;R23C3_Q0_X01;1;R23C3_B3;R23C3_X01_B3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_28_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880114 ] ,
          "attributes": {
            "ROUTING": "R23C3_A4;R23C3_E251_A4;1;R23C3_A0;R23C3_E251_A0;1;R23C3_A6;R23C3_E251_A6;1;R22C2_F5;;1;R22C2_SN10;R22C2_F5_SN10;1;R23C2_E25;R23C2_S111_E250;1;R23C3_A3;R23C3_E251_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881659 ] ,
          "attributes": {
            "ROUTING": "R17C6_F5;;1;R17C6_X08;R17C6_F5_X08;1;R17C6_B6;R17C6_X08_B6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881658 ] ,
          "attributes": {
            "ROUTING": "R17C7_F5;;1;R17C7_W25;R17C7_F5_W250;1;R17C6_A6;R17C6_W251_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_23_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880105 ] ,
          "attributes": {
            "ROUTING": "R23C4_F6;;1;R23C4_X03;R23C4_F6_X03;1;R23C4_A1;R23C4_X03_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881656 ] ,
          "attributes": {
            "ROUTING": "R16C8_F5;;1;R16C8_W25;R16C8_F5_W250;1;R16C6_S25;R16C6_W252_S250;1;R17C6_B7;R17C6_S251_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[9]": {
          "hide_name": 0,
          "bits": [ 3880101 ] ,
          "attributes": {
            "ROUTING": "R24C4_A4;R24C4_S101_A4;1;R23C4_B1;R23C4_Q1_B1;1;R23C4_X02;R23C4_Q1_X02;1;R23C4_D7;R23C4_X02_D7;1;R23C4_S21;R23C4_Q1_S210;1;R24C4_B0;R24C4_S211_B0;1;R23C4_S10;R23C4_Q1_S100;1;R24C4_C1;R24C4_S101_C1;1;R23C4_Q1;;1;R23C4_SN20;R23C4_Q1_SN20;1;R24C4_B5;R24C4_S121_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[8]": {
          "hide_name": 0,
          "bits": [ 3880099 ] ,
          "attributes": {
            "ROUTING": "R24C4_E25;R24C4_S111_E250;1;R24C4_B4;R24C4_E250_B4;1;R23C4_X01;R23C4_Q2_X01;1;R23C4_C2;R23C4_X01_C2;1;R23C4_C6;R23C4_X05_C6;1;R23C4_X05;R23C4_Q2_X05;1;R23C4_C7;R23C4_X05_C7;1;R24C4_E21;R24C4_S111_E210;1;R24C4_A0;R24C4_E210_A0;1;R23C4_Q2;;1;R23C4_SN10;R23C4_Q2_SN10;1;R24C4_B1;R24C4_S111_B1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[7]": {
          "hide_name": 0,
          "bits": [ 3880097 ] ,
          "attributes": {
            "ROUTING": "R23C4_B2;R23C4_S130_B2;1;R23C4_B3;R23C4_Q3_B3;1;R23C4_B6;R23C4_W130_B6;1;R23C4_W13;R23C4_Q3_W130;1;R23C4_B7;R23C4_W130_B7;1;R24C4_A2;R24C4_S131_A2;1;R23C4_Q3;;1;R23C4_S13;R23C4_Q3_S130;1;R24C4_A1;R24C4_S131_A1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880095 ] ,
          "attributes": {
            "ROUTING": "R23C4_A2;R23C4_E111_A2;1;R23C4_A3;R23C4_E111_A3;1;R23C4_A6;R23C4_E111_A6;1;R23C3_F3;;1;R23C3_EW10;R23C3_F3_EW10;1;R23C4_A7;R23C4_E111_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881655 ] ,
          "attributes": {
            "ROUTING": "R17C6_F6;;1;R17C6_X03;R17C6_F6_X03;1;R17C6_A7;R17C6_X03_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881652 ] ,
          "attributes": {
            "ROUTING": "R22C6_F7;;1;R22C6_X08;R22C6_F7_X08;1;R22C6_C4;R22C6_X08_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_20_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880086 ] ,
          "attributes": {
            "ROUTING": "R25C5_F6;;1;R25C5_X03;R25C5_F6_X03;1;R25C5_A1;R25C5_X03_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881651 ] ,
          "attributes": {
            "ROUTING": "R17C6_F7;;1;R17C6_S27;R17C6_F7_S270;1;R19C6_S27;R19C6_S272_S270;1;R21C6_S27;R21C6_S272_S270;1;R22C6_B4;R22C6_S271_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[30]": {
          "hide_name": 0,
          "bits": [ 3880082 ] ,
          "attributes": {
            "ROUTING": "R22C3_Q5;;1;R22C3_X08;R22C3_Q5_X08;1;R22C3_C7;R22C3_X08_C7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[12]": {
          "hide_name": 0,
          "bits": [ 3880079 ] ,
          "attributes": {
            "ROUTING": "R25C5_W21;R25C5_Q1_W210;1;R25C4_B3;R25C4_W211_B3;1;R25C5_B1;R25C5_Q1_B1;1;R25C5_D3;R25C5_W130_D3;1;R25C5_Q1;;1;R25C5_W13;R25C5_Q1_W130;1;R25C4_A6;R25C4_W131_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[11]": {
          "hide_name": 0,
          "bits": [ 3880077 ] ,
          "attributes": {
            "ROUTING": "R24C4_D4;R24C4_W121_D4;1;R24C5_S22;R24C5_Q2_S220;1;R25C5_C6;R25C5_S221_C6;1;R24C5_E13;R24C5_Q2_E130;1;R24C5_C2;R24C5_E130_C2;1;R24C5_EW20;R24C5_Q2_EW20;1;R24C4_D0;R24C4_W121_D0;1;R24C5_S10;R24C5_Q2_S100;1;R25C5_C3;R25C5_S101_C3;1;R24C4_S20;R24C4_W101_S200;1;R25C4_C5;R25C4_S201_C5;1;R24C5_Q2;;1;R24C5_W10;R24C5_Q2_W100;1;R24C4_C5;R24C4_W101_C5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[10]": {
          "hide_name": 0,
          "bits": [ 3880074 ] ,
          "attributes": {
            "ROUTING": "R24C4_X06;R24C4_W211_X06;1;R24C4_C4;R24C4_X06_C4;1;R24C5_S13;R24C5_Q1_S130;1;R24C5_B2;R24C5_S130_B2;1;R24C5_B1;R24C5_Q1_B1;1;R24C5_SN20;R24C5_Q1_SN20;1;R25C5_B6;R25C5_S121_B6;1;R24C5_W21;R24C5_Q1_W210;1;R24C4_X02;R24C4_W211_X02;1;R24C4_C0;R24C4_X02_C0;1;R24C5_SN10;R24C5_Q1_SN10;1;R25C5_B3;R25C5_S111_B3;1;R24C4_S27;R24C4_W131_S270;1;R25C4_B5;R25C4_S271_B5;1;R24C5_Q1;;1;R24C5_W13;R24C5_Q1_W130;1;R24C4_A5;R24C4_W131_A5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_22_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880072 ] ,
          "attributes": {
            "ROUTING": "R23C5_S20;R23C5_E101_S200;1;R24C5_X07;R24C5_S201_X07;1;R24C5_A2;R24C5_X07_A2;1;R24C5_X03;R24C5_S241_X03;1;R24C5_A1;R24C5_X03_A1;1;R25C5_X01;R25C5_S242_X01;1;R25C5_A6;R25C5_X01_A6;1;R23C4_F7;;1;R23C4_E10;R23C4_F7_E100;1;R23C5_S24;R23C5_E101_S240;1;R25C5_X07;R25C5_S242_X07;1;R25C5_A3;R25C5_X07_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881650 ] ,
          "attributes": {
            "ROUTING": "R22C7_F0;;1;R22C7_W13;R22C7_F0_W130;1;R22C6_A4;R22C6_W131_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3881642 ] ,
          "attributes": {
            "ROUTING": "R13C3_F1;;1;R13C3_SN20;R13C3_F1_SN20;1;R12C3_C2;R12C3_N121_C2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_18_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880063 ] ,
          "attributes": {
            "ROUTING": "R26C4_A5;R26C4_F7_A5;1;R26C4_F7;;1;R26C4_A4;R26C4_F7_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881640 ] ,
          "attributes": {
            "ROUTING": "R13C3_F0;;1;R13C3_N20;R13C3_F0_N200;1;R12C3_X07;R12C3_N201_X07;1;R12C3_B6;R12C3_X07_B6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[15]": {
          "hide_name": 0,
          "bits": [ 3880058 ] ,
          "attributes": {
            "ROUTING": "R25C4_B2;R25C4_N131_B2;1;R26C4_C4;R26C4_Q4_C4;1;R26C4_E10;R26C4_Q4_E100;1;R26C4_C1;R26C4_E100_C1;1;R26C4_N10;R26C4_Q4_N100;1;R25C4_B4;R25C4_N101_B4;1;R25C3_X04;R25C3_W271_X04;1;R25C3_D7;R25C3_X04_D7;1;R26C4_Q4;;1;R26C4_N13;R26C4_Q4_N130;1;R25C4_W27;R25C4_N131_W270;1;R25C3_A6;R25C3_W271_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[14]": {
          "hide_name": 0,
          "bits": [ 3880054 ] ,
          "attributes": {
            "ROUTING": "R25C4_A2;R25C4_N251_A2;1;R26C4_N25;R26C4_Q5_N250;1;R25C4_X06;R25C4_N251_X06;1;R25C4_A4;R25C4_X06_A4;1;R26C4_B5;R26C4_X08_B5;1;R26C4_S10;R26C4_Q5_S100;1;R26C4_B1;R26C4_S100_B1;1;R26C4_B4;R26C4_X08_B4;1;R26C4_X08;R26C4_Q5_X08;1;R25C3_X08;R25C3_N231_X08;1;R25C3_C7;R25C3_X08_C7;1;R26C4_Q5;;1;R26C3_N23;R26C3_W131_N230;1;R26C4_W13;R26C4_Q5_W130;1;R25C3_B2;R25C3_N231_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[13]": {
          "hide_name": 0,
          "bits": [ 3880051 ] ,
          "attributes": {
            "ROUTING": "R25C4_N23;R25C4_E131_N230;1;R25C4_C3;R25C4_N230_C3;1;R25C4_N27;R25C4_E131_N270;1;R24C4_X04;R24C4_N271_X04;1;R24C4_D5;R24C4_X04_D5;1;R25C3_B7;R25C3_W130_B7;1;R25C4_S27;R25C4_E131_S270;1;R26C4_B7;R26C4_S271_B7;1;R25C3_E13;R25C3_Q5_E130;1;R25C4_B6;R25C4_E131_B6;1;R25C3_Q5;;1;R25C3_W10;R25C3_Q5_W100;1;R25C3_B5;R25C3_W100_B5;1;R25C3_W13;R25C3_Q5_W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880049 ] ,
          "attributes": {
            "ROUTING": "R25C3_A5;R25C3_X06_A5;1;R25C5_EW10;R25C5_F3_EW10;1;R25C4_S21;R25C4_W111_S210;1;R26C4_A7;R26C4_S211_A7;1;R25C5_F3;;1;R25C5_W23;R25C5_F3_W230;1;R25C3_X06;R25C3_W232_X06;1;R25C3_A7;R25C3_X06_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881639 ] ,
          "attributes": {
            "ROUTING": "R12C4_F2;;1;R12C4_W10;R12C4_F2_W100;1;R12C3_W20;R12C3_W101_W200;1;R12C3_A6;R12C3_W200_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3881638 ] ,
          "attributes": {
            "ROUTING": "R12C3_F6;;1;R12C3_E26;R12C3_F6_E260;1;R12C3_D2;R12C3_E260_D2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880040 ] ,
          "attributes": {
            "ROUTING": "R26C3_A1;R26C3_F7_A1;1;R26C3_F7;;1;R26C3_A4;R26C3_F7_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3881631 ] ,
          "attributes": {
            "ROUTING": "R14C5_F1;;1;R14C5_EW10;R14C5_F1_EW10;1;R14C4_B0;R14C4_W111_B0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[18]": {
          "hide_name": 0,
          "bits": [ 3880036 ] ,
          "attributes": {
            "ROUTING": "R26C3_X02;R26C3_Q1_X02;1;R26C3_C1;R26C3_X02_C1;1;R26C3_X06;R26C3_Q1_X06;1;R26C3_D2;R26C3_X06_D2;1;R26C3_S13;R26C3_Q1_S130;1;R26C3_B3;R26C3_S130_B3;1;R26C3_Q1;;1;R26C3_N10;R26C3_Q1_N100;1;R25C3_D2;R25C3_N101_D2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[17]": {
          "hide_name": 0,
          "bits": [ 3880034 ] ,
          "attributes": {
            "ROUTING": "R26C3_X03;R26C3_Q4_X03;1;R26C3_B4;R26C3_X03_B4;1;R26C3_B1;R26C3_X07_B1;1;R26C3_E13;R26C3_Q4_E130;1;R26C3_C2;R26C3_E130_C2;1;R26C3_Q4;;1;R26C3_X07;R26C3_Q4_X07;1;R26C3_A3;R26C3_X07_A3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[16]": {
          "hide_name": 0,
          "bits": [ 3880030 ] ,
          "attributes": {
            "ROUTING": "R25C3_X03;R25C3_Q4_X03;1;R25C3_B4;R25C3_X03_B4;1;R25C3_SN20;R25C3_Q4_SN20;1;R26C3_B7;R26C3_S121_B7;1;R25C3_X07;R25C3_Q4_X07;1;R25C3_B6;R25C3_X07_B6;1;R25C3_SN10;R25C3_Q4_SN10;1;R26C3_B2;R26C3_S111_B2;1;R26C4_B6;R26C4_S251_B6;1;R25C3_Q4;;1;R25C3_EW10;R25C3_Q4_EW10;1;R25C4_S25;R25C4_E111_S250;1;R26C4_A2;R26C4_S251_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_16_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880028 ] ,
          "attributes": {
            "ROUTING": "R25C3_A4;R25C3_F7_A4;1;R25C3_S10;R25C3_F7_S100;1;R26C3_A7;R26C3_S101_A7;1;R25C3_F7;;1;R25C3_S13;R25C3_F7_S130;1;R26C3_A2;R26C3_S131_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3881629 ] ,
          "attributes": {
            "ROUTING": "R14C4_F6;;1;R14C4_C0;R14C4_F6_C0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3881627 ] ,
          "attributes": {
            "ROUTING": "R12C4_F3;;1;R12C4_EW10;R12C4_F3_EW10;1;R12C3_B2;R12C3_W111_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880019 ] ,
          "attributes": {
            "ROUTING": "R26C2_A3;R26C2_F7_A3;1;R26C2_F7;;1;R26C2_A2;R26C2_F7_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881620 ] ,
          "attributes": {
            "ROUTING": "R11C4_F4;;1;R11C4_X07;R11C4_F4_X07;1;R11C4_B1;R11C4_X07_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[21]": {
          "hide_name": 0,
          "bits": [ 3880013 ] ,
          "attributes": {
            "ROUTING": "R25C4_X08;R25C4_N231_X08;1;R25C4_C7;R25C4_X08_C7;1;R26C2_C3;R26C2_X02_C3;1;R26C2_X02;R26C2_Q3_X02;1;R26C2_D4;R26C2_X02_D4;1;R26C4_X02;R26C4_E232_X02;1;R26C4_A3;R26C4_X02_A3;1;R26C2_E13;R26C2_Q3_E130;1;R26C3_N27;R26C3_E131_N270;1;R25C3_A1;R25C3_N271_A1;1;R26C2_Q3;;1;R26C2_E23;R26C2_Q3_E230;1;R26C4_N23;R26C4_E232_N230;1;R25C4_B0;R25C4_N231_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[20]": {
          "hide_name": 0,
          "bits": [ 3880008 ] ,
          "attributes": {
            "ROUTING": "R25C4_X05;R25C4_E202_X05;1;R25C4_B7;R25C4_X05_B7;1;R26C2_B2;R26C2_S130_B2;1;R26C2_S13;R26C2_Q2_S130;1;R26C2_B3;R26C2_S130_B3;1;R26C2_C4;R26C2_N100_C4;1;R26C2_E22;R26C2_Q2_E220;1;R26C4_X01;R26C4_E222_X01;1;R26C4_C3;R26C4_X01_C3;1;R25C3_X01;R25C3_E201_X01;1;R25C3_B3;R25C3_X01_B3;1;R26C2_Q2;;1;R26C2_N10;R26C2_Q2_N100;1;R25C2_E20;R25C2_N101_E200;1;R25C4_X01;R25C4_E202_X01;1;R25C4_A0;R25C4_X01_A0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[19]": {
          "hide_name": 0,
          "bits": [ 3880004 ] ,
          "attributes": {
            "ROUTING": "R25C3_E21;R25C3_N111_E210;1;R25C4_X02;R25C4_E211_X02;1;R25C4_C2;R25C4_X02_C2;1;R26C3_B5;R26C3_E250_B5;1;R26C2_B7;R26C2_W111_B7;1;R26C4_B2;R26C4_X04_B2;1;R26C4_D6;R26C4_X04_D6;1;R26C3_EW10;R26C3_Q5_EW10;1;R26C2_B4;R26C2_W111_B4;1;R26C3_SN10;R26C3_Q5_SN10;1;R25C3_A3;R25C3_N111_A3;1;R26C3_Q5;;1;R26C3_E25;R26C3_Q5_E250;1;R26C4_X04;R26C4_E251_X04;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter_DFFRE_Q_13_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880002 ] ,
          "attributes": {
            "ROUTING": "R26C3_X05;R26C3_F2_X05;1;R26C3_A5;R26C3_X05_A5;1;R26C2_A7;R26C2_W131_A7;1;R26C3_F2;;1;R26C3_W13;R26C3_F2_W130;1;R26C2_A4;R26C2_W131_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_10_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3880000 ] ,
          "attributes": {
            "ROUTING": "R26C2_X07;R26C2_F4_X07;1;R26C2_A5;R26C2_X07_A5;1;R25C2_A4;R25C2_N121_A4;1;R26C2_F4;;1;R26C2_SN20;R26C2_F4_SN20;1;R25C2_A7;R25C2_N121_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[22]": {
          "hide_name": 0,
          "bits": [ 3879997 ] ,
          "attributes": {
            "ROUTING": "R25C2_X03;R25C2_Q4_X03;1;R25C2_B4;R25C2_X03_B4;1;R25C2_W13;R25C2_Q4_W130;1;R25C2_B7;R25C2_W130_B7;1;R25C2_SN20;R25C2_Q4_SN20;1;R26C2_B5;R26C2_S121_B5;1;R25C3_S21;R25C3_E111_S210;1;R26C3_A6;R26C3_S211_A6;1;R25C2_E10;R25C2_Q4_E100;1;R25C3_D3;R25C3_E101_D3;1;R25C2_Q4;;1;R25C2_EW10;R25C2_Q4_EW10;1;R25C3_A0;R25C3_E111_A0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3881618 ] ,
          "attributes": {
            "ROUTING": "R12C5_F0;;1;R12C5_N13;R12C5_F0_N130;1;R11C5_D4;R11C5_N131_D4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[31]": {
          "hide_name": 0,
          "bits": [ 3879993 ] ,
          "attributes": {
            "ROUTING": "R22C3_Q4;;1;R22C3_X07;R22C3_Q4_X07;1;R22C3_D7;R22C3_X07_D7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "scr.counter[32]": {
          "hide_name": 0,
          "bits": [ 3879990 ] ,
          "attributes": {
            "ROUTING": "R24C3_W25;R24C3_Q5_W250;1;R24C3_B0;R24C3_W250_B0;1;R26C4_E24;R26C4_S242_E240;1;R26C5_X03;R26C5_E241_X03;1;R26C5_B5;R26C5_X03_B5;1;R24C3_Q5;;1;R24C3_E10;R24C3_Q5_E100;1;R24C4_S24;R24C4_E101_S240;1;R25C4_D4;R25C4_S241_D4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr counter"
          }
        },
        "scr.sdin_DFFE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 3879987 ] ,
          "attributes": {
            "ROUTING": "R22C3_B6;R22C3_N101_B6;1;R23C3_S13;R23C3_F7_S130;1;R24C3_E27;R24C3_S131_E270;1;R24C5_E27;R24C5_E272_E270;1;R24C6_CE2;R24C6_E271_CE2;1;R23C3_F7;;1;R23C3_N10;R23C3_F7_N100;1;R22C3_D2;R22C3_N101_D2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFRE_Q_10_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879971 ] ,
          "attributes": {
            "ROUTING": "R22C3_N20;R22C3_N202_N200;1;R21C3_X07;R21C3_N201_X07;1;R21C3_D7;R21C3_X07_D7;1;R24C3_N13;R24C3_F0_N130;1;R23C3_D4;R23C3_N131_D4;1;R24C3_SN10;R24C3_F0_SN10;1;R23C3_A1;R23C3_N111_A1;1;R25C3_C4;R25C3_S131_C4;1;R24C3_S13;R24C3_F0_S130;1;R25C3_C5;R25C3_S131_C5;1;R24C3_SN20;R24C3_F0_SN20;1;R23C3_C0;R23C3_N121_C0;1;R25C2_C4;R25C2_W241_C4;1;R26C3_C5;R26C3_S202_C5;1;R24C5_D2;R24C5_E221_D2;1;R26C3_C4;R26C3_S202_C4;1;R25C3_W24;R25C3_S101_W240;1;R25C2_C0;R25C2_W241_C0;1;R24C3_N20;R24C3_F0_N200;1;R22C3_X01;R22C3_N202_X01;1;R22C3_C2;R22C3_X01_C2;1;R23C4_C3;R23C4_N261_C3;1;R24C4_N26;R24C4_E121_N260;1;R23C4_C1;R23C4_N261_C1;1;R24C4_N22;R24C4_E121_N220;1;R23C4_D2;R23C4_N221_D2;1;R24C4_E22;R24C4_E121_E220;1;R24C5_X01;R24C5_E221_X01;1;R24C5_C1;R24C5_X01_C1;1;R26C3_D1;R26C3_S202_D1;1;R26C2_D0;R26C2_W201_D0;1;R22C2_D1;R22C2_N222_D1;1;R26C2_C1;R26C2_X01_C1;1;R26C2_X01;R26C2_W201_X01;1;R26C2_C2;R26C2_X01_C2;1;R22C2_X01;R22C2_N222_X01;1;R22C2_C2;R22C2_X01_C2;1;R26C4_X05;R26C4_E201_X05;1;R26C4_C5;R26C4_X05_C5;1;R24C3_S10;R24C3_F0_S100;1;R25C3_E24;R25C3_S101_E240;1;R25C5_C1;R25C5_E242_C1;1;R24C3_EW20;R24C3_F0_EW20;1;R24C2_N22;R24C2_W121_N220;1;R22C2_X05;R22C2_N222_X05;1;R22C2_A3;R22C2_X05_A3;1;R26C3_W20;R26C3_S202_W200;1;R26C2_D3;R26C2_W201_D3;1;R24C3_F0;;1;R24C3_S20;R24C3_F0_S200;1;R26C3_E20;R26C3_S202_E200;1;R26C4_D4;R26C4_E201_D4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_F_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3879969 ] ,
          "attributes": {
            "ROUTING": "R23C4_S25;R23C4_E251_S250;1;R25C4_S20;R25C4_S252_S200;1;R26C4_X07;R26C4_S201_X07;1;R26C4_LSR2;R26C4_X07_LSR2;1;R22C2_LSR1;R22C2_X08_LSR1;1;R22C2_X08;R22C2_S211_X08;1;R22C2_LSR0;R22C2_X08_LSR0;1;R22C3_LSR0;R22C3_E211_LSR0;1;R26C3_LSR2;R26C3_N271_LSR2;1;R25C5_X06;R25C5_S252_X06;1;R25C5_LSR0;R25C5_X06_LSR0;1;R21C2_B0;R21C2_F1_B0;1;R24C5_LSR1;R24C5_X06_LSR1;1;R24C2_LSR1;R24C2_X08_LSR1;1;R24C5_CE2;R24C5_X06_CE2;1;R23C3_LSR0;R23C3_E211_LSR0;1;R23C4_LSR0;R23C4_X08_LSR0;1;R22C2_E21;R22C2_S211_E210;1;R22C3_LSR2;R22C3_E211_LSR2;1;R24C3_X07;R24C3_S201_X07;1;R24C3_LSR2;R24C3_X07_LSR2;1;R23C3_S20;R23C3_S252_S200;1;R25C3_X05;R25C3_S202_X05;1;R25C3_LSR2;R25C3_X05_LSR2;1;R25C2_LSR2;R25C2_X08_LSR2;1;R26C2_LSR1;R26C2_X08_LSR1;1;R24C2_X08;R24C2_S211_X08;1;R24C2_LSR0;R24C2_X08_LSR0;1;R23C3_S83;R23C3_S252_S830;1;R28C3_N13;R28C3_N838_N130;1;R27C3_N27;R27C3_N131_N270;1;R26C3_LSR0;R26C3_N271_LSR0;1;R23C5_S25;R23C5_E252_S250;1;R24C5_X06;R24C5_S251_X06;1;R24C5_LSR0;R24C5_X06_LSR0;1;R23C3_E25;R23C3_S252_E250;1;R23C4_X08;R23C4_E251_X08;1;R23C4_LSR1;R23C4_X08_LSR1;1;R25C2_S21;R25C2_S212_S210;1;R26C2_X08;R26C2_S211_X08;1;R26C2_LSR0;R26C2_X08_LSR0;1;R23C2_S21;R23C2_S212_S210;1;R25C2_X08;R25C2_S212_X08;1;R25C2_LSR0;R25C2_X08_LSR0;1;R23C3_LSR2;R23C3_E211_LSR2;1;R21C3_S25;R21C3_E111_S250;1;R22C3_A2;R22C3_S251_A2;1;R21C2_EW10;R21C2_F1_EW10;1;R21C3_A1;R21C3_E111_A1;1;R21C2_F1;;1;R21C2_S21;R21C2_F1_S210;1;R23C2_E21;R23C2_S212_E210;1;R23C3_B7;R23C3_E211_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter[0]": {
          "hide_name": 0,
          "bits": [ 3879967 ] ,
          "attributes": {
            "ROUTING": "R22C3_S13;R22C3_Q2_S130;1;R22C3_B2;R22C3_S130_B2;1;R22C2_A2;R22C2_W131_A2;1;R22C2_A1;R22C2_W131_A1;1;R22C2_A6;R22C2_W131_A6;1;R22C2_A4;R22C2_W131_A4;1;R22C3_Q2;;1;R22C3_W13;R22C3_Q2_W130;1;R22C2_A5;R22C2_W131_A5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:24.14-24.21",
            "hdlname": "scr counter"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881617 ] ,
          "attributes": {
            "ROUTING": "R11C4_F5;;1;R11C4_N13;R11C4_F5_N130;1;R11C4_E24;R11C4_N130_E240;1;R11C5_C4;R11C5_E241_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.counter_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879965 ] ,
          "attributes": {
            "ROUTING": "R22C3_CE2;R22C3_X06_CE2;1;R22C2_CE0;R22C2_X06_CE0;1;R25C2_CE2;R25C2_S211_CE2;1;R25C2_CE0;R25C2_S211_CE0;1;R21C2_S25;R21C2_F5_S250;1;R22C2_X06;R22C2_S251_X06;1;R22C2_CE1;R22C2_X06_CE1;1;R22C3_CE0;R22C3_X06_CE0;1;R23C4_CE1;R23C4_E271_CE1;1;R23C3_E27;R23C3_S272_E270;1;R23C4_CE0;R23C4_E271_CE0;1;R22C3_X06;R22C3_S271_X06;1;R22C3_CE1;R22C3_X06_CE1;1;R26C2_CE1;R26C2_S212_CE1;1;R24C5_CE1;R24C5_X05_CE1;1;R25C3_S81;R25C3_S222_S810;1;R26C3_E21;R26C3_N818_E210;1;R26C4_CE2;R26C4_E211_CE2;1;R23C3_CE2;R23C3_X08_CE2;1;R26C2_E21;R26C2_S212_E210;1;R26C3_CE2;R26C3_E211_CE2;1;R24C3_E22;R24C3_S221_E220;1;R24C5_X05;R24C5_E222_X05;1;R24C5_CE0;R24C5_X05_CE0;1;R24C2_CE0;R24C2_X05_CE0;1;R24C2_E20;R24C2_S202_E200;1;R24C3_X05;R24C3_E201_X05;1;R24C3_CE2;R24C3_X05_CE2;1;R25C3_E22;R25C3_S222_E220;1;R25C5_X05;R25C5_E222_X05;1;R25C5_CE0;R25C5_X05_CE0;1;R23C3_S22;R23C3_S272_S220;1;R25C3_S23;R25C3_S222_S230;1;R26C3_X08;R26C3_S231_X08;1;R26C3_CE0;R26C3_X08_CE0;1;R25C2_E21;R25C2_S211_E210;1;R25C3_CE2;R25C3_E211_CE2;1;R24C2_S21;R24C2_S202_S210;1;R26C2_CE0;R26C2_S212_CE0;1;R21C2_S10;R21C2_F5_S100;1;R22C2_S20;R22C2_S101_S200;1;R24C2_X05;R24C2_S202_X05;1;R24C2_CE1;R24C2_X05_CE1;1;R21C2_F5;;1;R21C2_E13;R21C2_F5_E130;1;R21C3_S27;R21C3_E131_S270;1;R23C3_X08;R23C3_S272_X08;1;R23C3_CE0;R23C3_X08_CE0;1"
          }
        },
        "scr.commandIndex[3]": {
          "hide_name": 0,
          "bits": [ 3879962 ] ,
          "attributes": {
            "ROUTING": "R21C5_D0;R21C5_E270_D0;1;R20C5_C1;R20C5_E241_C1;1;R25C7_X01;R25C7_E201_X01;1;R25C7_C1;R25C7_X01_C1;1;R26C7_C4;R26C7_X05_C4;1;R26C7_X05;R26C7_E201_X05;1;R26C7_C1;R26C7_X01_C1;1;R20C5_A2;R20C5_N271_A2;1;R21C5_N27;R21C5_E131_N270;1;R20C5_B6;R20C5_N271_B6;1;R21C5_E10;R21C5_E808_E100;1;R21C6_C0;R21C6_X04_C0;1;R21C4_W13;R21C4_Q0_W130;1;R21C4_D2;R21C4_W130_D2;1;R21C4_W80;R21C4_Q0_W800;1;R21C5_B6;R21C5_E131_B6;1;R21C6_A1;R21C6_E271_A1;1;R21C6_D5;R21C6_E101_D5;1;R21C4_SN10;R21C4_Q0_SN10;1;R20C4_C6;R20C4_N111_C6;1;R21C4_N10;R21C4_Q0_N100;1;R20C4_B4;R20C4_N101_B4;1;R21C5_E27;R21C5_E131_E270;1;R21C6_X04;R21C6_E271_X04;1;R20C4_E24;R20C4_N101_E240;1;R20C5_D5;R20C5_E201_D5;1;R20C4_E20;R20C4_N101_E200;1;R25C6_E20;R25C6_S201_E200;1;R26C7_X01;R26C7_E201_X01;1;R21C4_E13;R21C4_Q0_E130;1;R21C5_B2;R21C5_E131_B2;1;R26C6_E25;R26C6_S252_E250;1;R26C7_A6;R26C7_E251_A6;1;R25C6_E25;R25C6_S251_E250;1;R25C7_A0;R25C7_E251_A0;1;R21C4_Q0;;1;R22C4_E25;R22C4_S111_E250;1;R22C6_S25;R22C6_E252_S250;1;R24C6_S20;R24C6_S252_S200;1;R21C4_A0;R21C4_N100_A0;1;R24C6_S25;R24C6_S252_S250;1;R26C6_E20;R26C6_S202_E200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr commandIndex"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881745 ] ,
          "attributes": {
            "ROUTING": "R16C9_F1;;1;R16C9_SN20;R16C9_F1_SN20;1;R17C9_S22;R17C9_S121_S220;1;R19C9_S23;R19C9_S222_S230;1;R20C9_A6;R20C9_S231_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[4]": {
          "hide_name": 0,
          "bits": [ 3879957 ] ,
          "attributes": {
            "ROUTING": "R21C4_E21;R21C4_Q1_E210;1;R21C6_B1;R21C6_E212_B1;1;R25C7_A1;R25C7_S252_A1;1;R23C7_S25;R23C7_S252_S250;1;R21C5_A6;R21C5_E111_A6;1;R20C5_A6;R20C5_N211_A6;1;R21C4_S13;R21C4_Q1_S130;1;R21C4_B2;R21C4_S130_B2;1;R21C6_D0;R21C6_X08_D0;1;R20C4_A6;R20C4_N121_A6;1;R20C5_X02;R20C5_N211_X02;1;R20C5_C2;R20C5_X02_C2;1;R21C4_SN20;R21C4_Q1_SN20;1;R20C4_A4;R20C4_N121_A4;1;R21C5_E25;R21C5_E111_E250;1;R21C6_X08;R21C6_E251_X08;1;R21C6_B5;R21C6_X08_B5;1;R21C5_N21;R21C5_E111_N210;1;R20C5_A5;R20C5_N211_A5;1;R21C5_A3;R21C5_E111_A3;1;R21C7_S25;R21C7_E252_S250;1;R26C5_E21;R26C5_S211_E210;1;R26C7_B4;R26C7_E212_B4;1;R26C7_X02;R26C7_E212_X02;1;R21C4_EW10;R21C4_Q1_EW10;1;R25C5_S21;R25C5_S212_S210;1;R26C7_A1;R26C7_X02_A1;1;R21C4_Q1;;1;R25C5_E21;R25C5_S212_E210;1;R26C7_X06;R26C7_E212_X06;1;R21C5_S21;R21C5_E111_S210;1;R26C7_C6;R26C7_X06_C6;1;R25C7_B0;R25C7_E212_B0;1;R23C5_S21;R23C5_S212_S210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT3_F_I1_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 3879955 ] ,
          "attributes": {
            "ROUTING": "R21C5_A1;R21C5_X03_A1;1;R21C5_X03;R21C5_F6_X03;1;R21C5_A7;R21C5_X03_A7;1;R21C5_F6;;1;R21C5_W13;R21C5_F6_W130;1;R21C4_A1;R21C4_W131_A1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:108.25-108.44|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[5]": {
          "hide_name": 0,
          "bits": [ 3879952 ] ,
          "attributes": {
            "ROUTING": "R20C4_EW20;R20C4_Q0_EW20;1;R20C5_E26;R20C5_E121_E260;1;R20C5_D2;R20C5_E260_D2;1;R20C5_S25;R20C5_E111_S250;1;R21C5_B7;R21C5_S251_B7;1;R20C4_EW10;R20C4_Q0_EW10;1;R21C5_C1;R21C5_E241_C1;1;R20C5_B5;R20C5_E211_B5;1;R21C5_N20;R21C5_E201_N200;1;R20C4_E21;R20C4_S100_E210;1;R21C5_A0;R21C5_N200_A0;1;R21C6_C1;R21C6_E242_C1;1;R21C4_E20;R21C4_S101_E200;1;R21C5_D2;R21C5_E201_D2;1;R20C4_B6;R20C4_X05_B6;1;R20C4_C4;R20C4_X05_C4;1;R20C4_X05;R20C4_Q0_X05;1;R21C6_X07;R21C6_E242_X07;1;R21C6_B0;R21C6_X07_B0;1;R21C4_E24;R21C4_S101_E240;1;R21C6_C5;R21C6_E242_C5;1;R20C4_S10;R20C4_Q0_S100;1;R21C4_C2;R21C4_S101_C2;1;R25C6_E21;R25C6_E212_E210;1;R25C7_B1;R25C7_E211_B1;1;R25C4_E21;R25C4_S211_E210;1;R25C6_E24;R25C6_E212_E240;1;R25C7_X03;R25C7_E241_X03;1;R25C7_D0;R25C7_X03_D0;1;R26C7_D6;R26C7_X07_D6;1;R26C7_X03;R26C7_E241_X03;1;R26C7_D1;R26C7_X03_D1;1;R20C4_Q0;;1;R20C4_S20;R20C4_Q0_S200;1;R22C4_S21;R22C4_S202_S210;1;R24C4_S21;R24C4_S212_S210;1;R26C4_E21;R26C4_S212_E210;1;R26C6_E24;R26C6_E212_E240;1;R26C7_X07;R26C7_E241_X07;1;R26C7_A4;R26C7_X07_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_LUT4_F_1_I3[1]": {
          "hide_name": 0,
          "bits": [ 3879950 ] ,
          "attributes": {
            "ROUTING": "R20C4_X03;R20C4_F4_X03;1;R20C4_A0;R20C4_X03_A0;1;R20C4_F4;;1;R20C4_E13;R20C4_F4_E130;1;R20C5_B1;R20C5_E131_B1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:108.25-108.44|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[7]": {
          "hide_name": 0,
          "bits": [ 3879946 ] ,
          "attributes": {
            "ROUTING": "R21C4_S10;R21C4_Q5_S100;1;R21C4_S21;R21C4_S100_S210;1;R21C4_A7;R21C4_S210_A7;1;R21C5_C2;R21C5_X04_C2;1;R21C5_X04;R21C5_E251_X04;1;R21C5_B0;R21C5_X04_B0;1;R21C4_E25;R21C4_Q5_E250;1;R21C6_A4;R21C6_E252_A4;1;R21C4_Q5;;1;R21C4_X08;R21C4_Q5_X08;1;R21C4_B6;R21C4_X08_B6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3879939 ] ,
          "attributes": {
            "ROUTING": "R21C4_E10;R21C4_F6_E100;1;R21C4_A5;R21C4_E100_A5;1;R21C6_S26;R21C6_E262_S260;1;R21C6_D1;R21C6_S260_D1;1;R20C5_D6;R20C5_X04_D6;1;R20C5_X04;R20C5_E271_X04;1;R20C4_E27;R20C4_N131_E270;1;R20C5_A0;R20C5_E271_A0;1;R21C4_E26;R21C4_F6_E260;1;R21C4_N13;R21C4_F6_N130;1;R21C5_C7;R21C5_E261_C7;1;R26C7_B3;R26C7_E231_B3;1;R26C7_B2;R26C7_E231_B2;1;R25C4_E27;R25C4_S272_E270;1;R25C6_E27;R25C6_E272_E270;1;R25C7_A6;R25C7_E271_A6;1;R25C7_D1;R25C7_E221_D1;1;R26C6_E23;R26C6_E222_E230;1;R25C6_E22;R25C6_E272_E220;1;R21C4_F6;;1;R21C4_S26;R21C4_F6_S260;1;R23C4_S27;R23C4_S262_S270;1;R25C4_S22;R25C4_S272_S220;1;R26C4_E22;R26C4_S221_E220;1;R26C6_E22;R26C6_E222_E220;1;R26C7_D4;R26C7_E221_D4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:108.25-108.44|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.commandIndex[6]": {
          "hide_name": 0,
          "bits": [ 3879936 ] ,
          "attributes": {
            "ROUTING": "R23C7_S27;R23C7_S272_S270;1;R25C7_X02;R25C7_S272_X02;1;R25C7_C0;R25C7_X02_C0;1;R25C7_S23;R25C7_S222_S230;1;R20C5_S24;R20C5_E101_S240;1;R21C5_C0;R21C5_S241_C0;1;R20C4_E23;R20C4_W100_E230;1;R20C5_B2;R20C5_E231_B2;1;R20C4_E10;R20C4_Q2_E100;1;R21C5_A2;R21C5_E271_A2;1;R20C4_D6;R20C4_S130_D6;1;R20C4_W10;R20C4_Q2_W100;1;R20C5_X05;R20C5_E221_X05;1;R20C5_C5;R20C5_X05_C5;1;R21C6_A0;R21C6_E272_A0;1;R21C4_E27;R21C4_S131_E270;1;R21C6_A5;R21C6_E272_A5;1;R20C4_S13;R20C4_Q2_S130;1;R21C4_A2;R21C4_S131_A2;1;R21C6_E27;R21C6_E272_E270;1;R21C5_B1;R21C5_S211_B1;1;R20C5_S21;R20C5_E818_S210;1;R20C4_W81;R20C4_Q2_W810;1;R20C4_Q2;;1;R20C4_E22;R20C4_Q2_E220;1;R26C7_B6;R26C7_X08_B6;1;R21C7_S27;R21C7_E271_S270;1;R23C7_S22;R23C7_S272_S220;1;R26C7_X08;R26C7_S231_X08;1;R26C7_B1;R26C7_S231_B1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:77.13-77.25",
            "hdlname": "scr commandIndex"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_LUT4_F_1_I3[0]": {
          "hide_name": 0,
          "bits": [ 3879935 ] ,
          "attributes": {
            "ROUTING": "R20C4_E26;R20C4_F6_E260;1;R20C5_X03;R20C5_E261_X03;1;R20C5_A1;R20C5_X03_A1;1;R20C4_F6;;1;R20C4_X07;R20C4_F6_X07;1;R20C4_A2;R20C4_X07_A2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:108.25-108.44|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.dc_DFFSE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 3879933 ] ,
          "attributes": {
            "ROUTING": "R20C4_CE1;R20C4_E271_CE1;1;R20C3_E27;R20C3_N131_E270;1;R20C4_CE0;R20C4_E271_CE0;1;R21C4_CE0;R21C4_X07_CE0;1;R21C3_E26;R21C3_F6_E260;1;R21C4_X07;R21C4_E261_X07;1;R21C4_CE2;R21C4_X07_CE2;1;R21C3_F6;;1;R21C3_N13;R21C3_F6_N130;1;R20C3_B3;R20C3_N131_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3879929 ] ,
          "attributes": {
            "ROUTING": "R20C2_F7;;1;R20C2_EW10;R20C2_F7_EW10;1;R20C1_W21;R20C1_W111_W210;1;R20C2_LSR0;R20C2_E212_LSR0;1"
          }
        },
        "scr.bitNumber[3]": {
          "hide_name": 0,
          "bits": [ 3879928 ] ,
          "attributes": {
            "ROUTING": "R20C2_S13;R20C2_Q0_S130;1;R20C2_D6;R20C2_S130_D6;1;R20C2_Q0;;1;R20C2_D0;R20C2_Q0_D0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:34.13-34.22",
            "hdlname": "scr bitNumber"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3881614 ] ,
          "attributes": {
            "ROUTING": "R11C7_F5;;1;R11C7_EW20;R11C7_F5_EW20;1;R11C6_D6;R11C6_W121_D6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.sdin_DFFE_Q_CE_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 3879924 ] ,
          "attributes": {
            "ROUTING": "R21C2_W20;R21C2_F0_W200;1;R21C2_A6;R21C2_W200_A6;1;R21C2_F0;;1;R21C2_D4;R21C2_F0_D4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881608 ] ,
          "attributes": {
            "ROUTING": "R12C6_F7;;1;R12C6_X08;R12C6_F7_X08;1;R12C6_C5;R12C6_X08_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.cs_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3879919 ] ,
          "attributes": {
            "ROUTING": "R20C2_S21;R20C2_W111_S210;1;R20C2_A7;R20C2_S210_A7;1;R21C2_B6;R21C2_S251_B6;1;R22C5_A1;R22C5_X02_A1;1;R20C3_SN10;R20C3_F3_SN10;1;R21C3_B1;R21C3_S111_B1;1;R20C3_W10;R20C3_F3_W100;1;R20C2_C3;R20C2_W101_C3;1;R21C2_X06;R21C2_S251_X06;1;R21C2_D2;R21C2_X06_D2;1;R20C3_EW10;R20C3_F3_EW10;1;R20C2_S25;R20C2_W111_S250;1;R21C2_A3;R21C2_S251_A3;1;R20C3_F3;;1;R20C3_E23;R20C3_F3_E230;1;R20C5_S23;R20C5_E232_S230;1;R22C5_X02;R22C5_S232_X02;1;R22C5_A3;R22C5_X02_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber[0]": {
          "hide_name": 0,
          "bits": [ 3879916 ] ,
          "attributes": {
            "ROUTING": "R21C2_N23;R21C2_Q3_N230;1;R20C2_X08;R20C2_N231_X08;1;R20C2_C6;R20C2_X08_C6;1;R21C2_S13;R21C2_Q3_S130;1;R21C2_B2;R21C2_S130_B2;1;R21C2_B3;R21C2_Q3_B3;1;R20C2_W23;R20C2_N131_W230;1;R20C2_C0;R20C2_W230_C0;1;R21C2_N13;R21C2_Q3_N130;1;R20C2_B3;R20C2_N131_B3;1;R21C6_X02;R21C6_E232_X02;1;R21C6_D7;R21C6_X02_D7;1;R24C6_X03;R24C6_S261_X03;1;R24C6_D0;R24C6_X03_D0;1;R21C2_Q3;;1;R21C2_E23;R21C2_Q3_E230;1;R21C4_E23;R21C4_E232_E230;1;R21C6_S23;R21C6_E232_S230;1;R23C6_S26;R23C6_S232_S260;1;R24C6_X05;R24C6_S261_X05;1;R24C6_C7;R24C6_X05_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr bitNumber"
          }
        },
        "scr.bitNumber[1]": {
          "hide_name": 0,
          "bits": [ 3879912 ] ,
          "attributes": {
            "ROUTING": "R20C2_W13;R20C2_Q3_W130;1;R20C2_B6;R20C2_W130_B6;1;R20C2_X02;R20C2_Q3_X02;1;R20C2_A3;R20C2_X02_A3;1;R20C2_S10;R20C2_Q3_S100;1;R20C2_B0;R20C2_S100_B0;1;R21C2_X02;R21C2_S231_X02;1;R21C2_A2;R21C2_X02_A2;1;R24C6_C5;R24C6_E262_C5;1;R20C2_Q3;;1;R20C2_S23;R20C2_Q3_S230;1;R22C2_S23;R22C2_S232_S230;1;R24C2_E23;R24C2_S232_E230;1;R24C4_E26;R24C4_E232_E260;1;R24C6_C0;R24C6_E262_C0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "scr bitNumber"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3881606 ] ,
          "attributes": {
            "ROUTING": "R12C3_F2;;1;R12C3_N13;R12C3_F2_N130;1;R12C3_C7;R12C3_N130_C7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber[2]": {
          "hide_name": 0,
          "bits": [ 3879908 ] ,
          "attributes": {
            "ROUTING": "R21C2_SN20;R21C2_Q2_SN20;1;R20C2_A6;R20C2_N121_A6;1;R21C2_X01;R21C2_Q2_X01;1;R21C2_C2;R21C2_X01_C2;1;R21C2_SN10;R21C2_Q2_SN10;1;R20C2_A0;R20C2_N111_A0;1;R21C2_E22;R21C2_Q2_E220;1;R21C4_E22;R21C4_E222_E220;1;R21C6_X05;R21C6_E222_X05;1;R21C6_C7;R21C6_X05_C7;1;R24C6_D7;R24C6_X02_D7;1;R24C6_X08;R24C6_S231_X08;1;R24C6_C6;R24C6_X08_C6;1;R21C2_Q2;;1;R21C2_S22;R21C2_Q2_S220;1;R23C2_E22;R23C2_S222_E220;1;R23C4_E23;R23C4_E222_E230;1;R23C6_S23;R23C6_E232_S230;1;R24C6_X02;R24C6_S231_X02;1;R24C6_C1;R24C6_X02_C1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:34.13-34.22",
            "hdlname": "scr bitNumber"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3881610 ] ,
          "attributes": {
            "ROUTING": "R12C5_E10;R12C5_F5_E100;1;R12C6_D5;R12C6_E101_D5;1;R12C5_F5;;1;R12C5_N10;R12C5_F5_N100;1;R11C5_E24;R11C5_N101_E240;1;R11C6_C6;R11C6_E241_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "scr.bitNumber_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879906 ] ,
          "attributes": {
            "ROUTING": "R20C2_CE0;R20C2_X05_CE0;1;R21C2_N26;R21C2_F6_N260;1;R20C2_X05;R20C2_N261_X05;1;R20C2_CE1;R20C2_X05_CE1;1;R21C2_F6;;1;R21C2_X07;R21C2_F6_X07;1;R21C2_CE1;R21C2_X07_CE1;1"
          }
        },
        "voltageCh1_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3881778 ] ,
          "attributes": {
            "ROUTING": "R18C15_X05;R18C15_F0_X05;1;R18C15_A4;R18C15_X05_A4;1;R18C15_F0;;1;R18C15_EW10;R18C15_F0_EW10;1;R18C16_A1;R18C16_E111_A1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "scr.ioSdin": {
          "hide_name": 0,
          "bits": [ 3879904 ] ,
          "attributes": {
            "ROUTING": "R24C6_Q5;;1;R24C6_E25;R24C6_Q5_E250;1;R24C8_S25;R24C8_E252_S250;1;R26C8_S20;R26C8_S252_S200;1;R28C8_S20;R28C8_S202_S200;1;R29C8_D1;R29C8_S201_D1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:29.7-29.11",
            "hdlname": "scr sdin"
          }
        },
        "voltageCh1_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 3881781 ] ,
          "attributes": {
            "ROUTING": "R20C15_A3;R20C15_E271_A3;1;R20C14_F7;;1;R20C14_E27;R20C14_F7_E270;1;R20C16_E27;R20C16_E272_E270;1;R20C17_A5;R20C17_E271_A5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "scr.ioSclk": {
          "hide_name": 0,
          "bits": [ 3879901 ] ,
          "attributes": {
            "ROUTING": "R24C5_Q5;;1;R24C5_E25;R24C5_Q5_E250;1;R24C7_E25;R24C7_E252_E250;1;R24C9_S25;R24C9_E252_S250;1;R26C9_E25;R26C9_S252_E250;1;R26C11_S25;R26C11_E252_S250;1;R28C11_S25;R28C11_S252_S250;1;R29C11_A0;R29C11_S251_A0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:28.7-28.11",
            "hdlname": "scr sclk"
          }
        },
        "voltageCh1_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 3881784 ] ,
          "attributes": {
            "ROUTING": "R21C15_EW10;R21C15_F6_EW10;1;R21C16_A0;R21C16_E111_A0;1;R21C15_F6;;1;R21C15_SN20;R21C15_F6_SN20;1;R20C15_A5;R20C15_N121_A5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "scr.ioReset": {
          "hide_name": 0,
          "bits": [ 3879898 ] ,
          "attributes": {
            "ROUTING": "R26C5_Q5;;1;R26C5_S25;R26C5_Q5_S250;1;R28C5_E25;R28C5_S252_E250;1;R28C7_S25;R28C7_E252_S250;1;R29C7_E25;R29C7_N252_E250;1;R29C8_A0;R29C8_E251_A0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:30.7-30.12",
            "hdlname": "scr reset"
          }
        },
        "voltageCh1_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 3881787 ] ,
          "attributes": {
            "ROUTING": "R21C14_A5;R21C14_X07_A5;1;R21C14_F6;;1;R21C14_X07;R21C14_F6_X07;1;R21C14_A2;R21C14_X07_A2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "scr.dc": {
          "hide_name": 0,
          "bits": [ 3879895 ] ,
          "attributes": {
            "ROUTING": "R25C8_Q2;;1;R25C8_E22;R25C8_Q2_E220;1;R25C10_E23;R25C10_E222_E230;1;R25C12_S23;R25C12_E232_S230;1;R27C12_S23;R27C12_S232_S230;1;R29C12_E23;R29C12_S232_E230;1;R29C14_E23;R29C14_E232_E230;1;R29C16_E26;R29C16_E232_E260;1;R29C18_E27;R29C18_E262_E270;1;R29C20_E27;R29C20_E272_E270;1;R29C22_E27;R29C22_E272_E270;1;R29C24_E27;R29C24_E272_E270;1;R29C26_E22;R29C26_E272_E220;1;R29C28_E23;R29C28_E222_E230;1;R29C30_E26;R29C30_E232_E260;1;R29C32_E27;R29C32_E262_E270;1;R29C33_A0;R29C33_E271_A0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:12.12-12.16",
            "hdlname": "scr ioDc"
          }
        },
        "voltageCh1_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 3881790 ] ,
          "attributes": {
            "ROUTING": "R22C15_E10;R22C15_F6_E100;1;R22C15_A5;R22C15_E100_A5;1;R22C15_F6;;1;R22C15_SN20;R22C15_F6_SN20;1;R21C15_A4;R21C15_N121_A4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "scr.cs": {
          "hide_name": 0,
          "bits": [ 3879892 ] ,
          "attributes": {
            "ROUTING": "R22C5_Q3;;1;R22C5_S23;R22C5_Q3_S230;1;R24C5_S23;R24C5_S232_S230;1;R26C5_E23;R26C5_S232_E230;1;R26C7_E23;R26C7_E232_E230;1;R26C9_E23;R26C9_E232_E230;1;R26C11_S23;R26C11_E232_S230;1;R28C11_E23;R28C11_S232_E230;1;R28C13_E23;R28C13_E232_E230;1;R28C15_E23;R28C15_E232_E230;1;R28C17_E26;R28C17_E232_E260;1;R28C19_E26;R28C19_E262_E260;1;R28C21_E27;R28C21_E262_E270;1;R28C23_E27;R28C23_E272_E270;1;R28C25_E22;R28C25_E272_E220;1;R28C27_E22;R28C27_E222_E220;1;R28C29_S22;R28C29_E222_S220;1;R29C29_D1;R29C29_S221_D1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:11.12-11.16",
            "hdlname": "scr ioCs"
          }
        },
        "voltageCh1_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 3881793 ] ,
          "attributes": {
            "ROUTING": "R22C15_A0;R22C15_F7_A0;1;R22C15_F7;;1;R22C15_A4;R22C15_F7_A4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "voltageCh1_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 3881799 ] ,
          "attributes": {
            "ROUTING": "R24C14_X06;R24C14_S271_X06;1;R24C14_A5;R24C14_X06_A5;1;R23C14_F7;;1;R23C14_S27;R23C14_F7_S270;1;R25C14_A1;R25C14_S272_A1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_F_1_I0_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881599 ] ,
          "attributes": {
            "ROUTING": "R13C7_F1;;1;R13C7_EW10;R13C7_F1_EW10;1;R13C6_B0;R13C6_W111_B0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881597 ] ,
          "attributes": {
            "ROUTING": "R13C6_F0;;1;R13C6_N20;R13C6_F0_N200;1;R11C6_X01;R11C6_N202_X01;1;R11C6_B5;R11C6_X01_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881596 ] ,
          "attributes": {
            "ROUTING": "R11C6_F6;;1;R11C6_X07;R11C6_F6_X07;1;R11C6_A5;R11C6_X07_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3881605 ] ,
          "attributes": {
            "ROUTING": "R12C3_F1;;1;R12C3_X06;R12C3_F1_X06;1;R12C3_A7;R12C3_X06_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3881595 ] ,
          "attributes": {
            "ROUTING": "R11C6_F5;;1;R11C6_EW20;R11C6_F5_EW20;1;R11C5_D0;R11C5_W121_D0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh2[3].converter.hexChar_DFFS_Q_SET[2]": {
          "hide_name": 0,
          "bits": [ 3879869 ] ,
          "attributes": {
            "ROUTING": "R17C13_S10;R17C13_F4_S100;1;R17C13_W21;R17C13_S100_W210;1;R17C12_LSR0;R17C12_W211_LSR0;1;R17C13_X07;R17C13_F4_X07;1;R17C13_A2;R17C13_X07_A2;1;R17C13_F4;;1;R17C13_W10;R17C13_F4_W100;1;R17C12_C4;R17C12_W101_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh2[3].converter.hexChar_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3879868 ] ,
          "attributes": {
            "ROUTING": "R17C12_A0;R17C12_N100_A0;1;R17C12_F4;;1;R17C12_N10;R17C12_F4_N100;1;R17C12_A1;R17C12_N100_A1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.51-9.64|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3881591 ] ,
          "attributes": {
            "ROUTING": "R12C7_F2;;1;R12C7_SN20;R12C7_F2_SN20;1;R11C7_W26;R11C7_N121_W260;1;R11C5_C0;R11C5_W262_C0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3881589 ] ,
          "attributes": {
            "ROUTING": "R12C7_F7;;1;R12C7_A2;R12C7_F7_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3881587 ] ,
          "attributes": {
            "ROUTING": "R12C7_F1;;1;R12C7_B2;R12C7_F1_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881593 ] ,
          "attributes": {
            "ROUTING": "R11C5_F5;;1;R11C5_X04;R11C5_F5_X04;1;R11C5_B0;R11C5_X04_B0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881585 ] ,
          "attributes": {
            "ROUTING": "R12C8_A7;R12C8_F5_A7;1;R12C8_F5;;1;R12C8_EW10;R12C8_F5_EW10;1;R12C7_B1;R12C7_W111_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh2[2].converter.hexChar_DFFS_Q_SET[2]": {
          "hide_name": 0,
          "bits": [ 3879847 ] ,
          "attributes": {
            "ROUTING": "R21C12_LSR2;R21C12_X08_LSR2;1;R21C13_W27;R21C13_F7_W270;1;R21C12_X08;R21C12_W271_X08;1;R21C12_C7;R21C12_X08_C7;1;R19C13_N25;R19C13_N252_N250;1;R18C13_A3;R18C13_N251_A3;1;R21C13_N25;R21C13_S130_N250;1;R21C13_F7;;1;R21C13_S13;R21C13_F7_S130;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh2[2].converter.hexChar_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3879846 ] ,
          "attributes": {
            "ROUTING": "R21C12_A4;R21C12_F7_A4;1;R21C12_F7;;1;R21C12_A5;R21C12_F7_A5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.51-9.64|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3881574 ] ,
          "attributes": {
            "ROUTING": "R14C3_SN10;R14C3_F7_SN10;1;R13C3_C4;R13C3_N111_C4;1;R14C3_F7;;1;R14C3_SN20;R14C3_F7_SN20;1;R15C3_E22;R15C3_S121_E220;1;R15C4_D7;R15C4_E221_D7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881572 ] ,
          "attributes": {
            "ROUTING": "R12C8_W26;R12C8_N261_W260;1;R12C6_X07;R12C6_W262_X07;1;R12C6_A3;R12C6_X07_A3;1;R13C8_N26;R13C8_F6_N260;1;R12C8_B5;R12C8_X03_B5;1;R12C8_X03;R12C8_N261_X03;1;R13C8_W26;R13C8_F6_W260;1;R13C8_F6;;1;R13C6_X07;R13C6_W262_X07;1;R13C6_B7;R13C6_X07_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881569 ] ,
          "attributes": {
            "ROUTING": "R11C7_F7;;1;R11C7_W10;R11C7_F7_W100;1;R11C6_C4;R11C6_W101_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881582 ] ,
          "attributes": {
            "ROUTING": "R12C8_F7;;1;R12C8_SN20;R12C8_F7_SN20;1;R11C8_W22;R11C8_N121_W220;1;R11C7_X05;R11C7_W221_X05;1;R11C7_C7;R11C7_X05_C7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881568 ] ,
          "attributes": {
            "ROUTING": "R12C6_F5;;1;R12C6_N10;R12C6_F5_N100;1;R11C6_B4;R11C6_N101_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh2[1].converter.hexChar_DFFS_Q_SET[2]": {
          "hide_name": 0,
          "bits": [ 3879825 ] ,
          "attributes": {
            "ROUTING": "R21C11_N26;R21C11_W262_N260;1;R19C11_N27;R19C11_N262_N270;1;R18C11_LSR1;R18C11_N271_LSR1;1;R21C13_W26;R21C13_F6_W260;1;R21C11_X07;R21C11_W262_X07;1;R21C11_LSR0;R21C11_X07_LSR0;1;R19C13_N27;R19C13_N262_N270;1;R18C13_X06;R18C13_N271_X06;1;R18C13_A5;R18C13_X06_A5;1;R20C13_C7;R20C13_X05_C7;1;R20C13_X05;R20C13_N261_X05;1;R21C13_N26;R21C13_F6_N260;1;R21C13_F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh2[1].converter.hexChar_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3879824 ] ,
          "attributes": {
            "ROUTING": "R20C11_N27;R20C11_W272_N270;1;R18C11_A3;R18C11_N272_A3;1;R20C13_F7;;1;R20C13_W27;R20C13_F7_W270;1;R20C11_S27;R20C11_W272_S270;1;R21C11_A0;R21C11_S271_A0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.51-9.64|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881565 ] ,
          "attributes": {
            "ROUTING": "R11C4_F1;;1;R11C4_EW20;R11C4_F1_EW20;1;R11C5_C7;R11C5_E121_C7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881564 ] ,
          "attributes": {
            "ROUTING": "R11C5_F4;;1;R11C5_W13;R11C5_F4_W130;1;R11C5_B7;R11C5_W130_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 3881558 ] ,
          "attributes": {
            "ROUTING": "R13C6_F4;;1;R13C6_S10;R13C6_F4_S100;1;R13C6_D5;R13C6_S100_D5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881567 ] ,
          "attributes": {
            "ROUTING": "R11C6_F7;;1;R11C6_A4;R11C6_F7_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh2[0].converter.hexChar_DFFS_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3879806 ] ,
          "attributes": {
            "ROUTING": "R20C11_A2;R20C11_X07_A2;1;R20C13_F6;;1;R20C13_W26;R20C13_F6_W260;1;R20C11_X07;R20C11_W262_X07;1;R20C11_A5;R20C11_X07_A5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.51-9.64|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh2[0].converter.hexChar_DFFS_Q_SET[2]": {
          "hide_name": 0,
          "bits": [ 3879803 ] ,
          "attributes": {
            "ROUTING": "R20C11_LSR2;R20C11_X08_LSR2;1;R20C12_W27;R20C12_W262_W270;1;R20C11_X08;R20C11_W271_X08;1;R20C11_LSR1;R20C11_X08_LSR1;1;R20C14_X07;R20C14_F6_X07;1;R20C14_A2;R20C14_X07_A2;1;R20C14_F6;;1;R20C14_W26;R20C14_F6_W260;1;R20C13_C6;R20C13_W261_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881556 ] ,
          "attributes": {
            "ROUTING": "R13C5_F1;;1;R13C5_B6;R13C5_F1_B6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I3_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3881546 ] ,
          "attributes": {
            "ROUTING": "R12C7_N20;R12C7_F0_N200;1;R11C7_C5;R11C7_N201_C5;1;R12C7_F0;;1;R12C7_EW20;R12C7_F0_EW20;1;R12C6_S22;R12C6_W121_S220;1;R14C6_W22;R14C6_S222_W220;1;R14C5_D2;R14C5_W221_D2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881543 ] ,
          "attributes": {
            "ROUTING": "R11C7_F4;;1;R11C7_W24;R11C7_F4_W240;1;R11C6_C5;R11C6_W241_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3881541 ] ,
          "attributes": {
            "ROUTING": "R11C7_B7;R11C7_F3_B7;1;R11C7_X02;R11C7_F3_X02;1;R11C7_A1;R11C7_X02_A1;1;R11C7_X06;R11C7_F3_X06;1;R11C7_A5;R11C7_X06_A5;1;R11C7_F3;;1;R11C7_EW10;R11C7_F3_EW10;1;R11C8_A3;R11C8_E111_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3881552 ] ,
          "attributes": {
            "ROUTING": "R13C6_W10;R13C6_F7_W100;1;R13C6_B4;R13C6_W100_B4;1;R14C6_W21;R14C6_S111_W210;1;R14C4_B6;R14C4_W212_B6;1;R12C4_B3;R12C4_W240_B3;1;R11C5_A4;R11C5_W251_A4;1;R11C6_A1;R11C6_N251_A1;1;R12C6_W24;R12C6_N101_W240;1;R13C6_N10;R13C6_F7_N100;1;R12C4_W24;R12C4_W242_W240;1;R13C6_F7;;1;R13C6_SN10;R13C6_F7_SN10;1;R11C6_W25;R11C6_N251_W250;1;R12C6_N25;R12C6_N111_N250;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh1[3].converter.hexChar_DFFS_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3879784 ] ,
          "attributes": {
            "ROUTING": "R15C12_A4;R15C12_W131_A4;1;R15C13_F2;;1;R15C13_W13;R15C13_F2_W130;1;R15C12_A2;R15C12_W131_A2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.51-9.64|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh1[3].converter.hexChar_DFFS_Q_SET[2]": {
          "hide_name": 0,
          "bits": [ 3879781 ] ,
          "attributes": {
            "ROUTING": "R15C12_LSR1;R15C12_X07_LSR1;1;R15C12_X07;R15C12_W242_X07;1;R15C12_LSR2;R15C12_X07_LSR2;1;R15C14_W13;R15C14_F4_W130;1;R15C13_A3;R15C13_W131_A3;1;R15C14_F4;;1;R15C14_W24;R15C14_F4_W240;1;R15C13_C2;R15C13_W241_C2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3881539 ] ,
          "attributes": {
            "ROUTING": "R11C8_F3;;1;R11C8_W10;R11C8_F3_W100;1;R11C7_C4;R11C7_W101_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881534 ] ,
          "attributes": {
            "ROUTING": "R11C4_D3;R11C4_X08_D3;1;R11C4_A4;R11C4_N231_A4;1;R12C6_W27;R12C6_W131_W270;1;R12C5_A0;R12C5_W271_A0;1;R13C5_A6;R13C5_S231_A6;1;R11C7_B6;R11C7_N101_B6;1;R11C4_X08;R11C4_N231_X08;1;R12C6_W23;R12C6_W131_W230;1;R12C7_N10;R12C7_F3_N100;1;R12C7_W13;R12C7_F3_W130;1;R12C7_SN10;R12C7_F3_SN10;1;R11C7_A3;R11C7_N111_A3;1;R12C5_S23;R12C5_W231_S230;1;R12C4_N23;R12C4_W232_N230;1;R11C4_C5;R11C4_X08_C5;1;R12C7_F3;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3881532 ] ,
          "attributes": {
            "ROUTING": "R11C7_F6;;1;R11C7_E10;R11C7_F6_E100;1;R11C7_A4;R11C7_E100_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881530 ] ,
          "attributes": {
            "ROUTING": "R11C8_F2;;1;R11C8_X01;R11C8_F2_X01;1;R11C8_C3;R11C8_X01_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3881537 ] ,
          "attributes": {
            "ROUTING": "R12C8_F2;;1;R12C8_N13;R12C8_F2_N130;1;R11C8_W27;R11C8_N131_W270;1;R11C7_X08;R11C7_W271_X08;1;R11C7_B4;R11C7_X08_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881526 ] ,
          "attributes": {
            "ROUTING": "R12C8_N22;R12C8_N121_N220;1;R11C8_D2;R11C8_N221_D2;1;R11C7_B0;R11C7_N212_B0;1;R12C8_C1;R12C8_N121_C1;1;R13C8_F1;;1;R13C8_W21;R13C8_F1_W210;1;R13C8_SN20;R13C8_F1_SN20;1;R13C7_N21;R13C7_W211_N210;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh1[2].converter.hexChar_DFFS_Q_SET[2]": {
          "hide_name": 0,
          "bits": [ 3879759 ] ,
          "attributes": {
            "ROUTING": "R20C12_X07;R20C12_F4_X07;1;R20C12_LSR1;R20C12_X07_LSR1;1;R20C12_C7;R20C12_F4_C7;1;R20C12_F4;;1;R20C12_N13;R20C12_F4_N130;1;R19C12_N27;R19C12_N131_N270;1;R17C12_N27;R17C12_N272_N270;1;R16C12_X06;R16C12_N271_X06;1;R16C12_A4;R16C12_X06_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh1[2].converter.hexChar_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3879758 ] ,
          "attributes": {
            "ROUTING": "R20C12_A2;R20C12_F7_A2;1;R20C12_F7;;1;R20C12_A3;R20C12_F7_A3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.51-9.64|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881522 ] ,
          "attributes": {
            "ROUTING": "R11C5_F1;;1;R11C5_X06;R11C5_F1_X06;1;R11C5_A5;R11C5_X06_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3881520 ] ,
          "attributes": {
            "ROUTING": "R11C7_F1;;1;R11C7_W21;R11C7_F1_W210;1;R11C6_X06;R11C6_W211_X06;1;R11C6_D0;R11C6_X06_D0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881519 ] ,
          "attributes": {
            "ROUTING": "R11C6_F1;;1;R11C6_E10;R11C6_F1_E100;1;R11C6_C0;R11C6_E100_C0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881524 ] ,
          "attributes": {
            "ROUTING": "R11C7_W20;R11C7_F0_W200;1;R11C5_X01;R11C5_W202_X01;1;R11C5_C1;R11C5_X01_C1;1;R11C7_N13;R11C7_F0_N130;1;R11C7_C6;R11C7_N130_C6;1;R11C7_F0;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh1[1].converter.hexChar_DFFS_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 3879740 ] ,
          "attributes": {
            "ROUTING": "R18C12_W25;R18C12_F5_W250;1;R18C11_A1;R18C11_W251_A1;1;R18C12_F5;;1;R18C12_S25;R18C12_F5_S250;1;R20C12_W25;R20C12_S252_W250;1;R20C11_A1;R20C11_W251_A1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.51-9.64|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh1[1].converter.hexChar_DFFS_Q_SET[2]": {
          "hide_name": 0,
          "bits": [ 3879737 ] ,
          "attributes": {
            "ROUTING": "R20C10_N21;R20C10_W212_N210;1;R18C10_E21;R18C10_N212_E210;1;R18C11_LSR0;R18C11_E211_LSR0;1;R20C12_S10;R20C12_F6_S100;1;R20C12_W21;R20C12_S100_W210;1;R20C11_LSR0;R20C11_W211_LSR0;1;R17C12_X07;R17C12_N222_X07;1;R17C12_A3;R17C12_X07_A3;1;R20C12_F6;;1;R20C12_SN20;R20C12_F6_SN20;1;R19C12_N22;R19C12_N121_N220;1;R18C12_C5;R18C12_N221_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3881518 ] ,
          "attributes": {
            "ROUTING": "R12C6_SN20;R12C6_F3_SN20;1;R11C6_A7;R11C6_N121_A7;1;R12C6_F3;;1;R12C6_N13;R12C6_F3_N130;1;R11C6_B0;R11C6_N131_B0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881512 ] ,
          "attributes": {
            "ROUTING": "R11C4_N10;R11C4_F3_N100;1;R11C4_A1;R11C4_N100_A1;1;R11C4_F3;;1;R11C4_E13;R11C4_F3_E130;1;R11C5_N23;R11C5_E131_N230;1;R11C5_C2;R11C5_N230_C2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881510 ] ,
          "attributes": {
            "ROUTING": "R11C6_F0;;1;R11C6_EW10;R11C6_F0_EW10;1;R11C5_N21;R11C5_W111_N210;1;R11C5_A2;R11C5_N210_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881507 ] ,
          "attributes": {
            "ROUTING": "R13C7_F0;;1;R13C7_E13;R13C7_F0_E130;1;R13C7_A7;R13C7_E130_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881515 ] ,
          "attributes": {
            "ROUTING": "R11C6_N10;R11C6_F3_N100;1;R11C6_A0;R11C6_N100_A0;1;R11C6_E13;R11C6_F3_E130;1;R11C6_A6;R11C6_E130_A6;1;R11C6_F3;;1;R11C6_W10;R11C6_F3_W100;1;R11C5_C5;R11C5_W101_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3881504 ] ,
          "attributes": {
            "ROUTING": "R11C7_D6;R11C7_F2_D6;1;R11C7_F2;;1;R11C7_SN20;R11C7_F2_SN20;1;R12C7_B5;R12C7_S121_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh1[0].converter.hexChar_DFFS_Q_SET[2]": {
          "hide_name": 0,
          "bits": [ 3879715 ] ,
          "attributes": {
            "ROUTING": "R18C13_W27;R18C13_F7_W270;1;R18C12_X08;R18C12_W271_X08;1;R18C12_LSR1;R18C12_X08_LSR1;1;R18C13_A1;R18C13_F7_A1;1;R18C13_F7;;1;R18C13_W10;R18C13_F7_W100;1;R18C12_C0;R18C12_W101_C0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh1[0].converter.hexChar_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 3879714 ] ,
          "attributes": {
            "ROUTING": "R18C12_A3;R18C12_N130_A3;1;R18C12_F0;;1;R18C12_N13;R18C12_F0_N130;1;R18C12_A2;R18C12_N130_A2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.51-9.64|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881502 ] ,
          "attributes": {
            "ROUTING": "R12C7_F5;;1;R12C7_W10;R12C7_F5_W100;1;R12C6_C2;R12C6_W101_C2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881499 ] ,
          "attributes": {
            "ROUTING": "R13C7_F7;;1;R13C7_SN20;R13C7_F7_SN20;1;R12C7_W22;R12C7_N121_W220;1;R12C5_X05;R12C5_W222_X05;1;R12C5_C7;R12C5_X05_C7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh2[3].hexChar[0]": {
          "hide_name": 0,
          "bits": [ 3879702 ] ,
          "attributes": {
            "ROUTING": "R17C13_Q2;;1;R17C13_S13;R17C13_Q2_S130;1;R17C13_D7;R17C13_S130_D7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:201.24-201.31",
            "hdlname": "hexValCh2[3].converter hexChar"
          }
        },
        "hexValCh2[0].hexChar[0]": {
          "hide_name": 0,
          "bits": [ 3879700 ] ,
          "attributes": {
            "ROUTING": "R20C14_Q2;;1;R20C14_SN10;R20C14_Q2_SN10;1;R19C14_N21;R19C14_N111_N210;1;R17C14_W21;R17C14_N212_W210;1;R17C13_X06;R17C13_W211_X06;1;R17C13_A7;R17C13_X06_A7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh2[0].converter hexChar"
          }
        },
        "hexValCh2[2].hexChar[0]": {
          "hide_name": 0,
          "bits": [ 3879697 ] ,
          "attributes": {
            "ROUTING": "R18C13_Q3;;1;R18C13_N23;R18C13_Q3_N230;1;R16C13_B0;R16C13_N232_B0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:201.24-201.31",
            "hdlname": "hexValCh2[2].converter hexChar"
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3879693 ] ,
          "attributes": {
            "ROUTING": "R17C13_F7;;1;R17C13_N13;R17C13_F7_N130;1;R16C13_D6;R16C13_N131_D6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879692 ] ,
          "attributes": {
            "ROUTING": "R16C13_F0;;1;R16C13_N13;R16C13_F0_N130;1;R16C13_C6;R16C13_N130_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3879690 ] ,
          "attributes": {
            "ROUTING": "R18C13_Q5;;1;R18C13_N13;R18C13_Q5_N130;1;R17C13_N27;R17C13_N131_N270;1;R16C13_X06;R16C13_N271_X06;1;R16C13_A6;R16C13_X06_A6;1",
            "hdlname": "hexValCh2[1].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.units_LUT4_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3879688 ] ,
          "attributes": {
            "ROUTING": "R16C13_F6;;1;R16C13_SN10;R16C13_F6_SN10;1;R15C13_W25;R15C13_N111_W250;1;R15C13_B1;R15C13_W250_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.units_LUT4_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3879686 ] ,
          "attributes": {
            "ROUTING": "R15C14_F1;;1;R15C14_W10;R15C14_F1_W100;1;R15C13_C1;R15C13_W101_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "unitsCh2[0]": {
          "hide_name": 0,
          "bits": [ 3879683 ] ,
          "attributes": {
            "ROUTING": "R15C16_Q0;;1;R15C16_W20;R15C16_Q0_W200;1;R15C14_X01;R15C14_W202_X01;1;R15C14_A1;R15C14_X01_A1;1",
            "hdlname": "dec2 units",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:19.22-19.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "unitsCh2[2]": {
          "hide_name": 0,
          "bits": [ 3879678 ] ,
          "attributes": {
            "ROUTING": "R15C16_Q3;;1;R15C16_W13;R15C16_Q3_W130;1;R15C15_A6;R15C15_W131_A6;1",
            "hdlname": "dec2 units",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:19.22-19.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh2[2].hexChar[1]": {
          "hide_name": 0,
          "bits": [ 3879672 ] ,
          "attributes": {
            "ROUTING": "R20C13_Q1;;1;R20C13_N10;R20C13_Q1_N100;1;R19C13_N20;R19C13_N101_N200;1;R17C13_D1;R17C13_N202_D1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:201.24-201.31",
            "hdlname": "hexValCh2[2].converter hexChar"
          }
        },
        "hexValCh2[0].hexChar[1]": {
          "hide_name": 0,
          "bits": [ 3879670 ] ,
          "attributes": {
            "ROUTING": "R20C13_Q0;;1;R20C13_SN10;R20C13_Q0_SN10;1;R19C13_N21;R19C13_N111_N210;1;R17C13_E21;R17C13_N212_E210;1;R17C13_A1;R17C13_E210_A1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh2[0].converter hexChar"
          }
        },
        "hexValCh2[3].hexChar[1]": {
          "hide_name": 0,
          "bits": [ 3879667 ] ,
          "attributes": {
            "ROUTING": "R17C14_Q3;;1;R17C14_W13;R17C14_Q3_W130;1;R17C14_D2;R17C14_W130_D2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:201.24-201.31",
            "hdlname": "hexValCh2[3].converter hexChar"
          }
        },
        "hexValCh2[1].hexChar[1]": {
          "hide_name": 0,
          "bits": [ 3879665 ] ,
          "attributes": {
            "ROUTING": "R20C14_Q1;;1;R20C14_N13;R20C14_Q1_N130;1;R19C14_N27;R19C14_N131_N270;1;R17C14_A2;R17C14_N272_A2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh2[1].converter hexChar"
          }
        },
        "dec2.thousands_LUT4_I2_F_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879663 ] ,
          "attributes": {
            "ROUTING": "R17C13_F1;;1;R17C13_E10;R17C13_F1_E100;1;R17C14_N20;R17C14_E101_N200;1;R16C14_C6;R16C14_N201_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.thousands_LUT4_I2_F_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879662 ] ,
          "attributes": {
            "ROUTING": "R17C14_F2;;1;R17C14_N10;R17C14_F2_N100;1;R16C14_B6;R16C14_N101_B6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.tens_LUT4_I0_1_F[3]": {
          "hide_name": 0,
          "bits": [ 3879659 ] ,
          "attributes": {
            "ROUTING": "R14C14_F2;;1;R14C14_S22;R14C14_F2_S220;1;R15C14_D1;R15C14_S221_D1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "thousandsCh2[0]": {
          "hide_name": 0,
          "bits": [ 3879656 ] ,
          "attributes": {
            "ROUTING": "R14C15_Q3;;1;R14C15_W13;R14C15_Q3_W130;1;R14C14_A2;R14C14_W131_A2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:207.16-207.28",
            "hdlname": "dec2 thousands"
          }
        },
        "thousandsCh2[1]": {
          "hide_name": 0,
          "bits": [ 3879653 ] ,
          "attributes": {
            "ROUTING": "R14C14_Q0;;1;R14C14_SN20;R14C14_Q0_SN20;1;R13C14_C3;R13C14_N121_C3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:207.16-207.28",
            "hdlname": "dec2 thousands"
          }
        },
        "unitsCh2[1]": {
          "hide_name": 0,
          "bits": [ 3879648 ] ,
          "attributes": {
            "ROUTING": "R14C14_Q4;;1;R14C14_N13;R14C14_Q4_N130;1;R13C14_D4;R13C14_N131_D4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:19.22-19.27",
            "hdlname": "dec2 units"
          }
        },
        "dec2.tens_LUT4_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3879646 ] ,
          "attributes": {
            "ROUTING": "R15C15_F4;;1;R15C15_W10;R15C15_F4_W100;1;R15C14_C1;R15C14_W101_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "thousandsCh2[2]": {
          "hide_name": 0,
          "bits": [ 3879644 ] ,
          "attributes": {
            "ROUTING": "R15C15_Q0;;1;R15C15_S13;R15C15_Q0_S130;1;R15C15_D7;R15C15_S130_D7;1",
            "hdlname": "dec2 thousands",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:207.16-207.28",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.tens_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3879641 ] ,
          "attributes": {
            "ROUTING": "R15C15_F7;;1;R15C15_N13;R15C15_F7_N130;1;R15C15_C6;R15C15_N130_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tensCh2[0]": {
          "hide_name": 0,
          "bits": [ 3879637 ] ,
          "attributes": {
            "ROUTING": "R15C15_Q2;;1;R15C15_X05;R15C15_Q2_X05;1;R15C15_A4;R15C15_X05_A4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:18.22-18.26",
            "hdlname": "dec2 tens"
          }
        },
        "tensCh2[1]": {
          "hide_name": 0,
          "bits": [ 3879634 ] ,
          "attributes": {
            "ROUTING": "R13C14_Q1;;1;R13C14_S13;R13C14_Q1_S130;1;R13C14_E25;R13C14_S130_E250;1;R13C14_B4;R13C14_E250_B4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:18.22-18.26",
            "hdlname": "dec2 tens"
          }
        },
        "tensCh2[2]": {
          "hide_name": 0,
          "bits": [ 3879632 ] ,
          "attributes": {
            "ROUTING": "R15C15_Q1;;1;R15C15_X06;R15C15_Q1_X06;1;R15C15_A7;R15C15_X06_A7;1",
            "hdlname": "dec2 tens",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:18.22-18.26",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881494 ] ,
          "attributes": {
            "ROUTING": "R13C5_F6;;1;R13C5_S10;R13C5_F6_S100;1;R13C5_B0;R13C5_S100_B0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3881495 ] ,
          "attributes": {
            "ROUTING": "R13C6_F5;;1;R13C6_EW20;R13C6_F5_EW20;1;R13C5_D0;R13C5_W121_D0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881497 ] ,
          "attributes": {
            "ROUTING": "R12C6_F2;;1;R12C6_W13;R12C6_F2_W130;1;R12C5_A7;R12C5_W131_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.stepCounter_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3879615 ] ,
          "attributes": {
            "ROUTING": "R8C19_LSR0;R8C19_X07_LSR0;1;R8C18_E26;R8C18_F6_E260;1;R8C19_X07;R8C19_E261_X07;1;R8C19_LSR2;R8C19_X07_LSR2;1;R8C18_F6;;1;R8C18_X07;R8C18_F6_X07;1;R8C18_LSR2;R8C18_X07_LSR2;1"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881498 ] ,
          "attributes": {
            "ROUTING": "R12C4_F7;;1;R12C4_E13;R12C4_F7_E130;1;R12C5_B7;R12C5_E131_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.state_LUT4_I0_2_F[2]": {
          "hide_name": 0,
          "bits": [ 3879609 ] ,
          "attributes": {
            "ROUTING": "R15C17_F6;;1;R15C17_C4;R15C17_F6_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.state_LUT4_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3879607 ] ,
          "attributes": {
            "ROUTING": "R13C17_F0;;1;R13C17_X05;R13C17_F0_X05;1;R13C17_C5;R13C17_X05_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.state_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3879605 ] ,
          "attributes": {
            "ROUTING": "R14C18_F7;;1;R14C18_X08;R14C18_F7_X08;1;R14C18_C4;R14C18_X08_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.state_DFFE_Q_D_LUT4_F_I0_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 3879600 ] ,
          "attributes": {
            "ROUTING": "R8C18_X08;R8C18_F7_X08;1;R8C18_CE2;R8C18_X08_CE2;1;R8C19_CE2;R8C19_E271_CE2;1;R8C18_F7;;1;R8C18_E27;R8C18_F7_E270;1;R8C19_CE0;R8C19_E271_CE0;1"
          }
        },
        "dec2.stepCounter[1]": {
          "hide_name": 0,
          "bits": [ 3879598 ] ,
          "attributes": {
            "ROUTING": "R8C19_B5;R8C19_W100_B5;1;R8C18_N24;R8C18_W101_N240;1;R8C18_B4;R8C18_N240_B4;1;R8C18_C5;R8C18_W101_C5;1;R8C19_Q5;;1;R8C19_W10;R8C19_Q5_W100;1;R8C18_C3;R8C18_W101_C3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:54.36-54.51|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "dec2 stepCounter"
          }
        },
        "dec2.stepCounter[0]": {
          "hide_name": 0,
          "bits": [ 3879596 ] ,
          "attributes": {
            "ROUTING": "R8C19_X05;R8C19_Q0_X05;1;R8C19_A5;R8C19_X05_A5;1;R8C19_X01;R8C19_Q0_X01;1;R8C19_A0;R8C19_X01_A0;1;R8C18_A5;R8C18_W131_A5;1;R8C19_W13;R8C19_Q0_W130;1;R8C18_A4;R8C18_W131_A4;1;R8C19_Q0;;1;R8C19_EW10;R8C19_Q0_EW10;1;R8C18_B3;R8C18_W111_B3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:23.15-23.26",
            "hdlname": "dec2 stepCounter"
          }
        },
        "dec2.stepCounter[2]": {
          "hide_name": 0,
          "bits": [ 3879595 ] ,
          "attributes": {
            "ROUTING": "R8C18_N13;R8C18_Q4_N130;1;R8C18_A3;R8C18_N130_A3;1;R8C18_B5;R8C18_X03_B5;1;R8C18_Q4;;1;R8C18_C4;R8C18_Q4_C4;1;R8C18_X03;R8C18_Q4_X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:54.36-54.51|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "dec2 stepCounter"
          }
        },
        "dec2.state_DFFE_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879591 ] ,
          "attributes": {
            "ROUTING": "R8C18_B1;R8C18_S100_B1;1;R8C18_D5;R8C18_S100_D5;1;R8C18_A7;R8C18_E130_A7;1;R8C18_Q5;;1;R8C18_E13;R8C18_Q5_E130;1;R8C18_S10;R8C18_Q5_S100;1",
            "hdlname": "dec2 stepCounter",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:54.36-54.51|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.state_DFFE_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879589 ] ,
          "attributes": {
            "ROUTING": "R8C18_S23;R8C18_F3_S230;1;R8C18_C7;R8C18_S230_C7;1;R8C18_F3;;1;R8C18_X02;R8C18_F3_X02;1;R8C18_A1;R8C18_X02_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881487 ] ,
          "attributes": {
            "ROUTING": "R11C6_F4;;1;R11C6_W13;R11C6_F4_W130;1;R11C5_A6;R11C5_W131_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881488 ] ,
          "attributes": {
            "ROUTING": "R11C5_F7;;1;R11C5_N13;R11C5_F7_N130;1;R11C5_C6;R11C5_N130_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.tens_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3879582 ] ,
          "attributes": {
            "ROUTING": "R13C14_F4;;1;R13C14_C5;R13C14_F4_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "thousandsCh2[3]": {
          "hide_name": 0,
          "bits": [ 3879579 ] ,
          "attributes": {
            "ROUTING": "R14C15_Q2;;1;R14C15_E10;R14C15_Q2_E100;1;R14C15_A5;R14C15_E100_A5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:207.16-207.28",
            "hdlname": "dec2 thousands"
          }
        },
        "hundredsCh2[0]": {
          "hide_name": 0,
          "bits": [ 3879576 ] ,
          "attributes": {
            "ROUTING": "R15C15_Q3;;1;R15C15_S10;R15C15_Q3_S100;1;R15C15_D4;R15C15_S100_D4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:17.22-17.30",
            "hdlname": "dec2 hundreds"
          }
        },
        "hundredsCh2[1]": {
          "hide_name": 0,
          "bits": [ 3879574 ] ,
          "attributes": {
            "ROUTING": "R13C14_Q0;;1;R13C14_X01;R13C14_Q0_X01;1;R13C14_B5;R13C14_X01_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec2 hundreds"
          }
        },
        "hundredsCh2[3]": {
          "hide_name": 0,
          "bits": [ 3879568 ] ,
          "attributes": {
            "ROUTING": "R14C15_Q1;;1;R14C15_W10;R14C15_Q1_W100;1;R14C15_B5;R14C15_W100_B5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:17.22-17.30",
            "hdlname": "dec2 hundreds"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT4_F_2_I3[3]": {
          "hide_name": 0,
          "bits": [ 3879565 ] ,
          "attributes": {
            "ROUTING": "R16C18_F4;;1;R16C18_X03;R16C18_F4_X03;1;R16C18_D0;R16C18_X03_D0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 3879562 ] ,
          "attributes": {
            "ROUTING": "R14C17_F6;;1;R14C17_W10;R14C17_F6_W100;1;R14C17_D0;R14C17_W100_D0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.state_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3879560 ] ,
          "attributes": {
            "ROUTING": "R16C17_F3;;1;R16C17_X06;R16C17_F3_X06;1;R16C17_D1;R16C17_X06_D1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879557 ] ,
          "attributes": {
            "ROUTING": "R14C18_X05;R14C18_F2_X05;1;R14C18_A3;R14C18_X05_A3;1;R14C18_F2;;1;R14C18_W13;R14C18_F2_W130;1;R14C17_A6;R14C17_W131_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_8_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879554 ] ,
          "attributes": {
            "ROUTING": "R16C17_F5;;1;R16C17_X04;R16C17_F5_X04;1;R16C17_C0;R16C17_X04_C0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_7_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879551 ] ,
          "attributes": {
            "ROUTING": "R15C17_F2;;1;R15C17_S22;R15C17_F2_S220;1;R15C17_C5;R15C17_S220_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879546 ] ,
          "attributes": {
            "ROUTING": "R15C17_A0;R15C17_F7_A0;1;R15C17_F7;;1;R15C17_SN20;R15C17_F7_SN20;1;R14C17_A7;R14C17_N121_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_6_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879544 ] ,
          "attributes": {
            "ROUTING": "R15C17_F0;;1;R15C17_W10;R15C17_F0_W100;1;R15C16_C4;R15C16_W101_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_5_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879541 ] ,
          "attributes": {
            "ROUTING": "R14C17_F5;;1;R14C17_X04;R14C17_F5_X04;1;R14C17_C1;R14C17_X04_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_4_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879538 ] ,
          "attributes": {
            "ROUTING": "R13C17_F7;;1;R13C17_X08;R13C17_F7_X08;1;R13C17_C4;R13C17_X08_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3879536 ] ,
          "attributes": {
            "ROUTING": "R14C17_SN20;R14C17_F7_SN20;1;R13C17_A7;R13C17_N121_A7;1;R13C17_B0;R13C17_N131_B0;1;R14C17_A5;R14C17_F7_A5;1;R14C17_N13;R14C17_F7_N130;1;R14C17_F7;;1;R14C17_SN10;R14C17_F7_SN10;1;R13C17_A3;R13C17_N111_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879532 ] ,
          "attributes": {
            "ROUTING": "R13C18_A7;R13C18_E111_A7;1;R13C17_F3;;1;R13C17_EW10;R13C17_F3_EW10;1;R13C18_A4;R13C18_E111_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_3_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879530 ] ,
          "attributes": {
            "ROUTING": "R13C18_F7;;1;R13C18_X04;R13C18_F7_X04;1;R13C18_C3;R13C18_X04_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3879528 ] ,
          "attributes": {
            "ROUTING": "R13C17_E10;R13C17_F2_E100;1;R13C18_S24;R13C18_E101_S240;1;R13C18_B1;R13C18_S240_B1;1;R13C17_W13;R13C17_F2_W130;1;R13C17_B7;R13C17_W130_B7;1;R13C17_X01;R13C17_F2_X01;1;R13C17_C0;R13C17_X01_C0;1;R13C17_F2;;1;R13C17_D3;R13C17_F2_D3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879526 ] ,
          "attributes": {
            "ROUTING": "R13C18_F1;;1;R13C18_X02;R13C18_F1_X02;1;R13C18_C2;R13C18_X02_C2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_I2_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879524 ] ,
          "attributes": {
            "ROUTING": "R14C18_S22;R14C18_E121_S220;1;R16C18_C4;R16C18_S222_C4;1;R14C17_E23;R14C17_F3_E230;1;R14C17_C5;R14C17_E230_C5;1;R14C17_E10;R14C17_F3_E100;1;R14C18_D6;R14C18_E101_D6;1;R13C17_D7;R13C17_X02_D7;1;R15C17_W23;R15C17_S131_W230;1;R14C17_N23;R14C17_F3_N230;1;R13C17_X02;R13C17_N231_X02;1;R14C17_S13;R14C17_F3_S130;1;R14C18_C3;R14C18_E121_C3;1;R14C17_X02;R14C17_F3_X02;1;R14C17_D6;R14C17_X02_D6;1;R16C17_C1;R16C17_X02_C1;1;R14C17_S23;R14C17_F3_S230;1;R16C17_X02;R16C17_S232_X02;1;R16C17_D5;R16C17_X02_D5;1;R13C18_X01;R13C18_N221_X01;1;R13C18_C1;R13C18_X01_C1;1;R14C18_N22;R14C18_E121_N220;1;R13C18_C7;R13C18_N221_C7;1;R14C17_F3;;1;R14C17_EW20;R14C17_F3_EW20;1;R15C17_D2;R15C17_S270_D2;1;R15C17_S27;R15C17_S131_S270;1;R15C17_C0;R15C17_W230_C0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3879522 ] ,
          "attributes": {
            "ROUTING": "R14C17_C0;R14C17_F4_C0;1;R14C17_E24;R14C17_F4_E240;1;R14C18_C7;R14C18_E241_C7;1;R14C18_B6;R14C18_E131_B6;1;R14C17_F4;;1;R14C17_E13;R14C17_F4_E130;1;R14C18_S27;R14C18_E131_S270;1;R14C18_D2;R14C18_S270_D2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3879520 ] ,
          "attributes": {
            "ROUTING": "R14C18_E20;R14C18_S101_E200;1;R14C18_A2;R14C18_E200_A2;1;R13C18_S10;R13C18_F4_S100;1;R14C18_A6;R14C18_S101_A6;1;R13C18_SN20;R13C18_F4_SN20;1;R14C18_B7;R14C18_S121_B7;1;R13C18_F4;;1;R13C18_X03;R13C18_F4_X03;1;R13C18_A1;R13C18_X03_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879518 ] ,
          "attributes": {
            "ROUTING": "R14C18_F6;;1;R14C18_C1;R14C18_F6_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879516 ] ,
          "attributes": {
            "ROUTING": "R14C18_F3;;1;R14C18_X06;R14C18_F3_X06;1;R14C18_C5;R14C18_X06_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.tens_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879514 ] ,
          "attributes": {
            "ROUTING": "R15C15_CE0;R15C15_S211_CE0;1;R14C14_CE0;R14C14_W211_CE0;1;R15C16_CE0;R15C16_X05_CE0;1;R14C16_N10;R14C16_F6_N100;1;R14C16_A1;R14C16_N100_A1;1;R14C16_S26;R14C16_F6_S260;1;R15C16_X05;R15C16_S261_X05;1;R15C16_CE1;R15C16_X05_CE1;1;R14C15_W21;R14C15_W111_W210;1;R14C14_CE2;R14C14_W211_CE2;1;R13C16_CE2;R13C16_X05_CE2;1;R14C16_EW10;R14C16_F6_EW10;1;R14C15_S21;R14C15_W111_S210;1;R15C15_CE1;R15C15_S211_CE1;1;R14C15_CE0;R14C15_X07_CE0;1;R14C16_W26;R14C16_F6_W260;1;R14C15_X07;R14C15_W261_X07;1;R14C15_CE1;R14C15_X07_CE1;1;R14C16_SN20;R14C16_F6_SN20;1;R13C16_W26;R13C16_N121_W260;1;R13C14_X07;R13C14_W262_X07;1;R13C14_CE0;R13C14_X07_CE0;1;R14C16_F6;;1;R14C16_N26;R14C16_F6_N260;1;R13C16_X05;R13C16_N261_X05;1;R13C16_CE0;R13C16_X05_CE0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881471 ] ,
          "attributes": {
            "ROUTING": "R12C6_F1;;1;R12C6_W10;R12C6_F1_W100;1;R12C5_W24;R12C5_W101_W240;1;R12C3_X03;R12C3_W242_X03;1;R12C3_A1;R12C3_X03_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3881469 ] ,
          "attributes": {
            "ROUTING": "R12C3_F5;;1;R12C3_E10;R12C3_F5_E100;1;R12C3_C1;R12C3_E100_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits[8]": {
          "hide_name": 0,
          "bits": [ 3879508 ] ,
          "attributes": {
            "ROUTING": "R13C17_D0;R13C17_X03_D0;1;R13C17_W10;R13C17_Q4_W100;1;R13C17_S23;R13C17_W100_S230;1;R13C17_C7;R13C17_S230_C7;1;R13C17_B3;R13C17_X03_B3;1;R13C17_X03;R13C17_Q4_X03;1;R13C17_B2;R13C17_X03_B2;1;R13C17_Q4;;1;R13C17_W24;R13C17_Q4_W240;1;R13C15_S24;R13C15_W242_S240;1;R15C15_X07;R15C15_S242_X07;1;R15C15_A3;R15C15_X07_A3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec2 digits"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_F_I0_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3881467 ] ,
          "attributes": {
            "ROUTING": "R13C3_F5;;1;R13C3_SN10;R13C3_F5_SN10;1;R12C3_C5;R12C3_N111_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits[9]": {
          "hide_name": 0,
          "bits": [ 3879502 ] ,
          "attributes": {
            "ROUTING": "R13C17_A5;R13C17_Q5_A5;1;R13C17_N13;R13C17_Q5_N130;1;R13C17_A2;R13C17_N130_A2;1;R13C17_W25;R13C17_Q5_W250;1;R13C15_W25;R13C15_W252_W250;1;R13C14_A0;R13C14_W251_A0;1;R13C17_X04;R13C17_Q5_X04;1;R13C17_C3;R13C17_X04_C3;1;R13C17_Q5;;1;R13C17_E13;R13C17_Q5_E130;1;R13C18_B3;R13C18_E131_B3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec2 digits"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881491 ] ,
          "attributes": {
            "ROUTING": "R13C5_F0;;1;R13C5_N10;R13C5_F0_N100;1;R12C5_B4;R12C5_N101_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits[10]": {
          "hide_name": 0,
          "bits": [ 3879497 ] ,
          "attributes": {
            "ROUTING": "R13C18_S13;R13C18_Q3_S130;1;R13C18_B2;R13C18_S130_B2;1;R13C18_W13;R13C18_Q3_W130;1;R13C18_B7;R13C18_W130_B7;1;R13C18_W23;R13C18_Q3_W230;1;R13C16_X06;R13C16_W232_X06;1;R13C16_A4;R13C16_X06_A4;1;R13C18_B4;R13C18_W100_B4;1;R13C18_Q3;;1;R13C18_W10;R13C18_Q3_W100;1;R13C17_C2;R13C17_W101_C2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec2 digits"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_F_I0_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881465 ] ,
          "attributes": {
            "ROUTING": "R12C4_F0;;1;R12C4_W13;R12C4_F0_W130;1;R12C3_A5;R12C3_W131_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits[11]": {
          "hide_name": 0,
          "bits": [ 3879492 ] ,
          "attributes": {
            "ROUTING": "R13C18_SN10;R13C18_Q2_SN10;1;R14C18_B1;R14C18_S111_B1;1;R13C18_X05;R13C18_Q2_X05;1;R13C18_C4;R13C18_X05_C4;1;R13C17_W26;R13C17_W121_W260;1;R13C15_S26;R13C15_W262_S260;1;R14C15_X03;R14C15_S261_X03;1;R14C15_A1;R14C15_X03_A1;1;R13C18_Q2;;1;R13C18_EW20;R13C18_Q2_EW20;1;R13C17_D2;R13C17_W121_D2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec2 digits"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881462 ] ,
          "attributes": {
            "ROUTING": "R12C6_W22;R12C6_W222_W220;1;R12C4_W81;R12C4_W222_W810;1;R12C5_W13;R12C5_E818_W130;1;R12C4_A0;R12C4_W131_A0;1;R12C4_B2;R12C4_E211_B2;1;R12C6_A4;R12C6_X05_A4;1;R12C3_E21;R12C3_E818_E210;1;R12C8_W22;R12C8_N221_W220;1;R13C8_N22;R13C8_F2_N220;1;R12C6_X05;R12C6_W222_X05;1;R12C6_W81;R12C6_W222_W810;1;R13C8_F2;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits[12]": {
          "hide_name": 0,
          "bits": [ 3879488 ] ,
          "attributes": {
            "ROUTING": "R14C18_D7;R14C18_S130_D7;1;R14C18_N13;R14C18_Q1_N130;1;R14C18_C6;R14C18_N130_C6;1;R14C18_S13;R14C18_Q1_S130;1;R14C18_B2;R14C18_S130_B2;1;R14C17_W25;R14C17_W111_W250;1;R14C15_A3;R14C15_W252_A3;1;R14C18_Q1;;1;R14C18_EW10;R14C18_Q1_EW10;1;R14C17_B4;R14C17_W111_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec2 digits"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3881461 ] ,
          "attributes": {
            "ROUTING": "R12C6_F4;;1;R12C6_C1;R12C6_F4_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits[13]": {
          "hide_name": 0,
          "bits": [ 3879483 ] ,
          "attributes": {
            "ROUTING": "R14C18_E10;R14C18_Q4_E100;1;R14C18_A4;R14C18_E100_A4;1;R14C18_N24;R14C18_Q4_N240;1;R14C18_B5;R14C18_N240_B5;1;R14C18_E13;R14C18_Q4_E130;1;R14C18_C2;R14C18_E130_C2;1;R14C17_X07;R14C17_W241_X07;1;R14C17_A4;R14C17_X07_A4;1;R14C18_Q4;;1;R14C18_W24;R14C18_Q4_W240;1;R14C16_W25;R14C16_W242_W250;1;R14C14_A0;R14C14_W252_A0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec2 digits"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881490 ] ,
          "attributes": {
            "ROUTING": "R11C5_F2;;1;R11C5_S10;R11C5_F2_S100;1;R12C5_A4;R12C5_S101_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881477 ] ,
          "attributes": {
            "ROUTING": "R15C6_F6;;1;R15C6_C2;R15C6_F6_C2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881476 ] ,
          "attributes": {
            "ROUTING": "R15C6_F1;;1;R15C6_X02;R15C6_F1_X02;1;R15C6_A2;R15C6_X02_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F_I0_LUT3_F_I2_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881482 ] ,
          "attributes": {
            "ROUTING": "R15C7_F1;;1;R15C7_E10;R15C7_F1_E100;1;R15C7_A5;R15C7_E100_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881473 ] ,
          "attributes": {
            "ROUTING": "R15C4_F2;;1;R15C4_W13;R15C4_F2_W130;1;R15C3_N23;R15C3_W131_N230;1;R13C3_N23;R13C3_N232_N230;1;R12C3_B1;R12C3_N231_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3881492 ] ,
          "attributes": {
            "ROUTING": "R12C5_F7;;1;R12C5_S10;R12C5_F7_S100;1;R12C5_D4;R12C5_S100_D4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits[14]": {
          "hide_name": 0,
          "bits": [ 3879467 ] ,
          "attributes": {
            "ROUTING": "R14C18_X04;R14C18_Q5_X04;1;R14C18_B3;R14C18_X04_B3;1;R14C17_S24;R14C17_W101_S240;1;R14C17_B0;R14C17_S240_B0;1;R14C18_W23;R14C18_W100_W230;1;R14C17_B6;R14C17_W231_B6;1;R14C18_W10;R14C18_Q5_W100;1;R14C17_C4;R14C17_W101_C4;1;R14C18_Q5;;1;R14C18_SN20;R14C18_Q5_SN20;1;R15C18_W26;R15C18_S121_W260;1;R15C16_W27;R15C16_W262_W270;1;R15C15_A0;R15C15_W271_A0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec2 digits"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3881459 ] ,
          "attributes": {
            "ROUTING": "R12C6_B5;R12C6_X03_B5;1;R12C6_F6;;1;R12C6_X03;R12C6_F6_X03;1;R12C6_A1;R12C6_X03_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits[15]": {
          "hide_name": 0,
          "bits": [ 3879463 ] ,
          "attributes": {
            "ROUTING": "R14C17_X05;R14C17_Q0_X05;1;R14C17_C6;R14C17_X05_C6;1;R14C17_W20;R14C17_Q0_W200;1;R14C15_X05;R14C15_W202_X05;1;R14C15_A2;R14C15_X05_A2;1;R14C17_Q0;;1;R14C17_S10;R14C17_Q0_S100;1;R14C17_D4;R14C17_S100_D4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:21.16-21.22",
            "hdlname": "dec2 digits"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F_I0_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3881479 ] ,
          "attributes": {
            "ROUTING": "R15C7_N10;R15C7_F4_N100;1;R15C7_A1;R15C7_N100_A1;1;R15C7_E24;R15C7_F4_E240;1;R15C7_B7;R15C7_E240_B7;1;R15C7_W10;R15C7_F4_W100;1;R15C6_C1;R15C6_W101_C1;1;R15C7_F4;;1;R15C7_SN10;R15C7_F4_SN10;1;R16C7_E25;R16C7_S111_E250;1;R16C8_A0;R16C8_E251_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879461 ] ,
          "attributes": {
            "ROUTING": "R14C18_CE0;R14C18_E212_CE0;1;R14C16_S21;R14C16_F1_S210;1;R15C16_CE2;R15C16_S211_CE2;1;R14C16_EW20;R14C16_F1_EW20;1;R14C17_S22;R14C17_E121_S220;1;R16C17_X07;R16C17_S222_X07;1;R16C17_CE0;R16C17_X07_CE0;1;R14C17_N21;R14C17_E211_N210;1;R13C17_CE2;R13C17_N211_CE2;1;R14C18_S21;R14C18_E212_S210;1;R16C18_CE0;R16C18_S212_CE0;1;R14C16_S13;R14C16_F1_S130;1;R15C16_E27;R15C16_S131_E270;1;R15C17_CE2;R15C17_E271_CE2;1;R14C18_N21;R14C18_E212_N210;1;R13C18_CE1;R13C18_N211_CE1;1;R14C18_CE2;R14C18_E212_CE2;1;R14C16_F1;;1;R14C16_E21;R14C16_F1_E210;1;R14C17_CE0;R14C17_E211_CE0;1"
          }
        },
        "dec2.cachedValue_LUT4_I0_I1[3]": {
          "hide_name": 0,
          "bits": [ 3879453 ] ,
          "attributes": {
            "ROUTING": "R8C18_W13;R8C18_Q1_W130;1;R8C18_B7;R8C18_W130_B7;1;R12C17_S24;R12C17_S242_S240;1;R14C17_W24;R14C17_S242_W240;1;R14C16_X03;R14C16_W241_X03;1;R14C16_A6;R14C16_X03_A6;1;R8C18_A6;R8C18_X06_A6;1;R8C18_X06;R8C18_Q1_X06;1;R8C18_D1;R8C18_X06_D1;1;R14C17_S20;R14C17_S252_S200;1;R15C17_W20;R15C17_S201_W200;1;R15C17_A6;R15C17_W200_A6;1;R14C18_X03;R14C18_S242_X03;1;R14C18_A7;R14C18_X03_A7;1;R13C17_A0;R13C17_S251_A0;1;R8C18_S21;R8C18_Q1_S210;1;R10C18_S21;R10C18_S212_S210;1;R12C18_S24;R12C18_S212_S240;1;R14C18_S25;R14C18_S242_S250;1;R16C18_X06;R16C18_S252_X06;1;R16C18_D1;R16C18_X06_D1;1;R15C17_B4;R15C17_S251_B4;1;R14C17_S25;R14C17_S252_S250;1;R14C18_B4;R14C18_X03_B4;1;R13C17_B5;R13C17_S251_B5;1;R8C18_EW10;R8C18_Q1_EW10;1;R8C17_S21;R8C17_W111_S210;1;R10C17_S24;R10C17_S212_S240;1;R12C17_S25;R12C17_S242_S250;1;R14C17_A3;R14C17_S252_A3;1;R8C18_Q1;;1;R8C18_W21;R8C18_Q1_W210;1;R8C16_S21;R8C16_W212_S210;1;R10C16_S24;R10C16_S212_S240;1;R12C16_S25;R12C16_S242_S250;1;R14C16_S25;R14C16_S252_S250;1;R16C16_B6;R16C16_S252_B6;1",
            "hdlname": "dec2 state",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.cachedValue_LUT4_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879451 ] ,
          "attributes": {
            "ROUTING": "R16C18_F7;;1;R16C18_X04;R16C18_F7_X04;1;R16C18_B1;R16C18_X04_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3881456 ] ,
          "attributes": {
            "ROUTING": "R13C6_F2;;1;R13C6_N13;R13C6_F2_N130;1;R12C6_B1;R12C6_N131_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits[7]": {
          "hide_name": 0,
          "bits": [ 3879447 ] ,
          "attributes": {
            "ROUTING": "R13C17_W20;R13C17_N101_W200;1;R13C16_X01;R13C16_W201_X01;1;R13C16_A0;R13C16_X01_A0;1;R14C17_S21;R14C17_Q1_S210;1;R15C17_X08;R15C17_S211_X08;1;R15C17_D1;R15C17_X08_D1;1;R14C17_X06;R14C17_Q1_X06;1;R14C17_C7;R14C17_X06_C7;1;R14C17_Q1;;1;R14C17_N10;R14C17_Q1_N100;1;R13C17_B4;R13C17_N101_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec2 digits"
          }
        },
        "dec2.digits[6]": {
          "hide_name": 0,
          "bits": [ 3879444 ] ,
          "attributes": {
            "ROUTING": "R15C16_W24;R15C16_Q4_W240;1;R15C15_X03;R15C15_W241_X03;1;R15C15_A1;R15C15_X03_A1;1;R15C17_N23;R15C17_E131_N230;1;R14C17_B1;R14C17_N231_B1;1;R15C16_E13;R15C16_Q4_E130;1;R15C17_B0;R15C17_E131_B0;1;R15C16_EW20;R15C16_Q4_EW20;1;R15C17_C1;R15C17_E121_C1;1;R15C16_Q4;;1;R15C16_EW10;R15C16_Q4_EW10;1;R15C17_N25;R15C17_E111_N250;1;R14C17_B7;R14C17_N251_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec2 digits"
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3879440 ] ,
          "attributes": {
            "ROUTING": "R15C17_A4;R15C17_X07_A4;1;R15C16_X03;R15C16_W241_X03;1;R15C16_B4;R15C16_X03_B4;1;R15C17_N13;R15C17_Q4_N130;1;R15C17_C7;R15C17_N130_C7;1;R15C17_X07;R15C17_Q4_X07;1;R15C17_B1;R15C17_X07_B1;1;R15C17_Q4;;1;R15C17_W24;R15C17_Q4_W240;1;R15C15_W25;R15C15_W242_W250;1;R15C14_N25;R15C14_W251_N250;1;R13C14_A1;R13C14_N252_A1;1",
            "hdlname": "dec2 digits",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3879438 ] ,
          "attributes": {
            "ROUTING": "R15C17_D6;R15C17_X04_D6;1;R15C17_X04;R15C17_Q5_X04;1;R15C17_C2;R15C17_X04_C2;1;R15C17_W25;R15C17_Q5_W250;1;R15C15_A2;R15C15_W252_A2;1;R15C17_N10;R15C17_Q5_N100;1;R15C17_A1;R15C17_N100_A1;1;R15C17_Q5;;1;R15C17_W13;R15C17_Q5_W130;1;R15C17_B7;R15C17_W130_B7;1",
            "hdlname": "dec2 digits",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:21.16-21.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3879436 ] ,
          "attributes": {
            "ROUTING": "R15C17_X06;R15C17_F1_X06;1;R15C17_C6;R15C17_X06_C6;1;R15C17_B2;R15C17_F1_B2;1;R15C17_N21;R15C17_F1_N210;1;R14C17_X08;R14C17_N211_X08;1;R14C17_B5;R14C17_X08_B5;1;R15C17_F1;;1;R15C17_X02;R15C17_F1_X02;1;R15C17_D7;R15C17_X02_D7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET[0]": {
          "hide_name": 0,
          "bits": [ 3879433 ] ,
          "attributes": {
            "ROUTING": "R16C18_S13;R16C18_Q0_S130;1;R16C18_W25;R16C18_S130_W250;1;R16C17_A3;R16C17_W251_A3;1;R16C18_B7;R16C18_X05_B7;1;R16C17_N20;R16C17_W101_N200;1;R15C17_X01;R15C17_N201_X01;1;R15C17_B5;R15C17_X01_B5;1;R16C18_X05;R16C18_Q0_X05;1;R16C17_S20;R16C17_W101_S200;1;R16C18_A4;R16C18_X05_A4;1;R16C17_A5;R16C17_S200_A5;1;R16C17_W20;R16C17_W101_W200;1;R16C16_N20;R16C16_W201_N200;1;R14C16_N21;R14C16_N202_N210;1;R13C16_A5;R13C16_N211_A5;1;R16C18_Q0;;1;R16C18_W10;R16C18_Q0_W100;1;R16C17_C2;R16C17_W101_C2;1",
            "hdlname": "dec2 digits",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3879431 ] ,
          "attributes": {
            "ROUTING": "R16C17_EW20;R16C17_F2_EW20;1;R16C18_C0;R16C18_E121_C0;1;R16C17_SN10;R16C17_F2_SN10;1;R15C17_A2;R15C17_N111_A2;1;R16C17_N10;R16C17_F2_N100;1;R15C17_B6;R15C17_N101_B6;1;R16C17_F2;;1;R16C17_SN20;R16C17_F2_SN20;1;R15C17_A7;R15C17_N121_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.digits[1]": {
          "hide_name": 0,
          "bits": [ 3879427 ] ,
          "attributes": {
            "ROUTING": "R16C17_S10;R16C17_Q1_S100;1;R16C17_B0;R16C17_S100_B0;1;R16C17_B1;R16C17_Q1_B1;1;R16C17_W13;R16C17_Q1_W130;1;R16C17_B7;R16C17_W130_B7;1;R16C17_Q1;;1;R16C17_N21;R16C17_Q1_N210;1;R14C17_W21;R14C17_N212_W210;1;R14C15_W24;R14C15_W212_W240;1;R14C14_X07;R14C14_W241_X07;1;R14C14_A4;R14C14_X07_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec2 digits"
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET[3]": {
          "hide_name": 0,
          "bits": [ 3879424 ] ,
          "attributes": {
            "ROUTING": "R16C17_A1;R16C17_W131_A1;1;R16C17_D3;R16C17_W121_D3;1;R15C18_W27;R15C18_N131_W270;1;R15C16_A0;R15C16_W272_A0;1;R16C18_W13;R16C18_Q1_W130;1;R16C17_A7;R16C17_W131_A7;1;R16C18_EW20;R16C18_Q1_EW20;1;R16C18_Q1;;1;R16C18_N13;R16C18_Q1_N130;1;R16C18_C7;R16C18_N130_C7;1",
            "hdlname": "dec2 digits",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879420 ] ,
          "attributes": {
            "ROUTING": "R16C17_X05;R16C17_Q0_X05;1;R16C17_C5;R16C17_X05_C5;1;R16C17_E10;R16C17_Q0_E100;1;R16C18_S24;R16C18_E101_S240;1;R16C18_B0;R16C18_S240_B0;1;R16C17_B4;R16C17_X01_B4;1;R16C17_N13;R16C17_Q0_N130;1;R15C17_W27;R15C17_N131_W270;1;R15C16_A3;R15C16_W271_A3;1;R16C17_Q0;;1;R16C17_X01;R16C17_Q0_X01;1;R16C17_B2;R16C17_X01_B2;1",
            "hdlname": "dec2 digits",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879418 ] ,
          "attributes": {
            "ROUTING": "R16C17_X08;R16C17_F7_X08;1;R16C17_B5;R16C17_X08_B5;1;R16C17_A4;R16C17_F7_A4;1;R16C17_F7;;1;R16C17_A2;R16C17_F7_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET[1]": {
          "hide_name": 0,
          "bits": [ 3879417 ] ,
          "attributes": {
            "ROUTING": "R16C17_S13;R16C17_F4_S130;1;R16C17_B3;R16C17_S130_B3;1;R16C17_EW10;R16C17_F4_EW10;1;R16C18_A7;R16C18_E111_A7;1;R16C17_F4;;1;R16C17_E13;R16C17_F4_E130;1;R16C18_B4;R16C18_E131_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "voltageCh2[0]": {
          "hide_name": 0,
          "bits": [ 3879414 ] ,
          "attributes": {
            "ROUTING": "R24C14_Q4;;1;R24C14_N13;R24C14_Q4_N130;1;R24C14_A3;R24C14_N130_A3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:152.16-152.26",
            "hdlname": "dec2 value"
          }
        },
        "voltageCh2[11]": {
          "hide_name": 0,
          "bits": [ 3879411 ] ,
          "attributes": {
            "ROUTING": "R17C17_Q2;;1;R17C17_E10;R17C17_Q2_E100;1;R17C17_A5;R17C17_E100_A5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:152.16-152.26",
            "hdlname": "dec2 value"
          }
        },
        "dec2.cachedValue_LUT4_I0_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879405 ] ,
          "attributes": {
            "ROUTING": "R16C16_EW10;R16C16_Q1_EW10;1;R16C17_A6;R16C17_E111_A6;1;R10C18_N25;R10C18_N252_N250;1;R8C18_X04;R8C18_N252_X04;1;R8C18_D7;R8C18_X04_D7;1;R14C16_X08;R14C16_N212_X08;1;R14C16_B6;R14C16_X08_B6;1;R8C18_X05;R8C18_N202_X05;1;R8C18_B6;R8C18_X05_B6;1;R16C18_N21;R16C18_E212_N210;1;R14C18_X02;R14C18_N212_X02;1;R14C18_D4;R14C18_X02_D4;1;R12C17_E25;R12C17_N252_E250;1;R12C18_N25;R12C18_E251_N250;1;R10C18_N20;R10C18_N252_N200;1;R8C18_X01;R8C18_N202_X01;1;R8C18_C1;R8C18_X01_C1;1;R16C16_E21;R16C16_Q1_E210;1;R16C18_X02;R16C18_E212_X02;1;R16C18_C1;R16C18_X02_C1;1;R16C16_X06;R16C16_Q1_X06;1;R16C16_A6;R16C16_X06_A6;1;R14C17_X01;R14C17_N242_X01;1;R14C17_B3;R14C17_X01_B3;1;R14C16_N24;R14C16_N212_N240;1;R13C16_E24;R13C16_N241_E240;1;R13C17_X07;R13C17_E241_X07;1;R13C17_D5;R13C17_X07_D5;1;R14C17_N25;R14C17_N242_N250;1;R16C16_Q1;;1;R16C16_N21;R16C16_Q1_N210;1;R16C16_X02;R16C16_Q1_X02;1;R16C16_A1;R16C16_X02_A1;1;R16C16_E10;R16C16_Q1_E100;1;R16C17_N24;R16C17_E101_N240;1;R15C17_D4;R15C17_N241_D4;1",
            "hdlname": "dec2 state",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "voltageCh2[2]": {
          "hide_name": 0,
          "bits": [ 3879401 ] ,
          "attributes": {
            "ROUTING": "R24C14_Q5;;1;R24C14_N10;R24C14_Q5_N100;1;R24C14_A1;R24C14_N100_A1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:152.16-152.26",
            "hdlname": "dec2 value"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1_F_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881451 ] ,
          "attributes": {
            "ROUTING": "R13C5_F2;;1;R13C5_W13;R13C5_F2_W130;1;R13C5_B7;R13C5_W130_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.cachedValue[2]": {
          "hide_name": 0,
          "bits": [ 3879397 ] ,
          "attributes": {
            "ROUTING": "R24C14_Q1;;1;R24C14_EW10;R24C14_Q1_EW10;1;R24C15_N21;R24C15_E111_N210;1;R23C15_B3;R23C15_N211_B3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec2 cachedValue"
          }
        },
        "voltageCh2[3]": {
          "hide_name": 0,
          "bits": [ 3879395 ] ,
          "attributes": {
            "ROUTING": "R23C14_Q0;;1;R23C14_EW10;R23C14_Q0_EW10;1;R23C15_A3;R23C15_E111_A3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:152.16-152.26",
            "hdlname": "dec2 value"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881446 ] ,
          "attributes": {
            "ROUTING": "R14C6_F6;;1;R14C6_W10;R14C6_F6_W100;1;R14C5_S24;R14C5_W101_S240;1;R14C5_B0;R14C5_S240_B0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.cachedValue[3]": {
          "hide_name": 0,
          "bits": [ 3879391 ] ,
          "attributes": {
            "ROUTING": "R23C15_Q3;;1;R23C15_N13;R23C15_Q3_N130;1;R22C15_B2;R22C15_N131_B2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec2 cachedValue"
          }
        },
        "voltageCh2[4]": {
          "hide_name": 0,
          "bits": [ 3879389 ] ,
          "attributes": {
            "ROUTING": "R22C15_Q4;;1;R22C15_X07;R22C15_Q4_X07;1;R22C15_A2;R22C15_X07_A2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:152.16-152.26",
            "hdlname": "dec2 value"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881444 ] ,
          "attributes": {
            "ROUTING": "R14C6_F1;;1;R14C6_X06;R14C6_F1_X06;1;R14C6_C6;R14C6_X06_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.cachedValue[4]": {
          "hide_name": 0,
          "bits": [ 3879385 ] ,
          "attributes": {
            "ROUTING": "R22C15_Q2;;1;R22C15_X01;R22C15_Q2_X01;1;R22C15_B3;R22C15_X01_B3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec2 cachedValue"
          }
        },
        "voltageCh2[5]": {
          "hide_name": 0,
          "bits": [ 3879383 ] ,
          "attributes": {
            "ROUTING": "R22C15_Q5;;1;R22C15_N13;R22C15_Q5_N130;1;R22C15_A3;R22C15_N130_A3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:152.16-152.26",
            "hdlname": "dec2 value"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_1_F_LUT4_I3_1_F[3]": {
          "hide_name": 0,
          "bits": [ 3881430 ] ,
          "attributes": {
            "ROUTING": "R12C5_F2;;1;R12C5_D6;R12C5_F2_D6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.cachedValue[5]": {
          "hide_name": 0,
          "bits": [ 3879379 ] ,
          "attributes": {
            "ROUTING": "R22C15_Q3;;1;R22C15_N23;R22C15_Q3_N230;1;R21C15_B1;R21C15_N231_B1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec2 cachedValue"
          }
        },
        "voltageCh2[6]": {
          "hide_name": 0,
          "bits": [ 3879377 ] ,
          "attributes": {
            "ROUTING": "R21C14_Q2;;1;R21C14_EW10;R21C14_Q2_EW10;1;R21C15_A1;R21C15_E111_A1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:152.16-152.26",
            "hdlname": "dec2 value"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_1_F_LUT4_I3_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3881427 ] ,
          "attributes": {
            "ROUTING": "R12C5_X06;R12C5_F3_X06;1;R12C5_C6;R12C5_X06_C6;1;R12C5_F3;;1;R12C5_B5;R12C5_F3_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.cachedValue[6]": {
          "hide_name": 0,
          "bits": [ 3879373 ] ,
          "attributes": {
            "ROUTING": "R21C15_Q1;;1;R21C15_E13;R21C15_Q1_E130;1;R21C16_B3;R21C16_E131_B3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec2 cachedValue"
          }
        },
        "voltageCh2[7]": {
          "hide_name": 0,
          "bits": [ 3879371 ] ,
          "attributes": {
            "ROUTING": "R21C16_Q0;;1;R21C16_X05;R21C16_Q0_X05;1;R21C16_A3;R21C16_X05_A3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:152.16-152.26",
            "hdlname": "dec2 value"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881419 ] ,
          "attributes": {
            "ROUTING": "R15C6_F2;;1;R15C6_N13;R15C6_F2_N130;1;R15C6_C7;R15C6_N130_C7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.cachedValue[7]": {
          "hide_name": 0,
          "bits": [ 3879367 ] ,
          "attributes": {
            "ROUTING": "R21C16_Q3;;1;R21C16_EW10;R21C16_Q3_EW10;1;R21C17_N21;R21C17_E111_N210;1;R20C17_B0;R20C17_N211_B0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec2 cachedValue"
          }
        },
        "voltageCh2[8]": {
          "hide_name": 0,
          "bits": [ 3879365 ] ,
          "attributes": {
            "ROUTING": "R20C17_Q5;;1;R20C17_N10;R20C17_Q5_N100;1;R20C17_A0;R20C17_N100_A0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:152.16-152.26",
            "hdlname": "dec2 value"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881418 ] ,
          "attributes": {
            "ROUTING": "R14C6_A6;R14C6_F5_A6;1;R14C6_S10;R14C6_F5_S100;1;R15C6_A7;R15C6_S101_A7;1;R14C6_F5;;1;R14C6_SN20;R14C6_F5_SN20;1;R13C6_C2;R13C6_N121_C2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.cachedValue[8]": {
          "hide_name": 0,
          "bits": [ 3879361 ] ,
          "attributes": {
            "ROUTING": "R20C17_Q0;;1;R20C17_N20;R20C17_Q0_N200;1;R18C17_X07;R18C17_N202_X07;1;R18C17_B1;R18C17_X07_B1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec2 cachedValue"
          }
        },
        "voltageCh2[9]": {
          "hide_name": 0,
          "bits": [ 3879359 ] ,
          "attributes": {
            "ROUTING": "R18C16_Q1;;1;R18C16_EW10;R18C16_Q1_EW10;1;R18C17_A1;R18C17_E111_A1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:152.16-152.26",
            "hdlname": "dec2 value"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881415 ] ,
          "attributes": {
            "ROUTING": "R16C5_F1;;1;R16C5_N10;R16C5_F1_N100;1;R15C5_B6;R15C5_N101_B6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.cachedValue[9]": {
          "hide_name": 0,
          "bits": [ 3879355 ] ,
          "attributes": {
            "ROUTING": "R18C17_Q1;;1;R18C17_S13;R18C17_Q1_S130;1;R18C17_B2;R18C17_S130_B2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec2 cachedValue"
          }
        },
        "voltageCh2[10]": {
          "hide_name": 0,
          "bits": [ 3879353 ] ,
          "attributes": {
            "ROUTING": "R18C17_Q4;;1;R18C17_N13;R18C17_Q4_N130;1;R18C17_A2;R18C17_N130_A2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:152.16-152.26",
            "hdlname": "dec2 value"
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET[2]": {
          "hide_name": 0,
          "bits": [ 3879341 ] ,
          "attributes": {
            "ROUTING": "R24C14_X07;R24C14_W262_X07;1;R24C14_LSR1;R24C14_X07_LSR1;1;R17C16_E26;R17C16_S121_E260;1;R17C17_C5;R17C17_E261_C5;1;R16C17_X03;R16C17_E261_X03;1;R16C17_A0;R16C17_X03_A0;1;R16C17_C3;R16C17_E121_C3;1;R16C16_SN20;R16C16_F6_SN20;1;R15C16_A4;R15C16_N121_A4;1;R15C17_X05;R15C17_N261_X05;1;R15C17_A5;R15C17_X05_A5;1;R18C17_C1;R18C17_E261_C1;1;R16C18_A0;R16C18_E271_A0;1;R14C17_A0;R14C17_X03_A0;1;R16C16_E13;R16C16_F6_E130;1;R16C17_E27;R16C17_E131_E270;1;R14C17_X03;R14C17_N262_X03;1;R14C17_A1;R14C17_X03_A1;1;R18C16_E26;R18C16_S262_E260;1;R18C17_C2;R18C17_E261_C2;1;R14C17_E26;R14C17_N262_E260;1;R14C18_X07;R14C18_E261_X07;1;R14C18_A5;R14C18_X07_A5;1;R16C16_EW20;R16C16_F6_EW20;1;R16C17_N26;R16C17_E121_N260;1;R14C17_N27;R14C17_N262_N270;1;R13C17_X06;R13C17_N271_X06;1;R13C17_A4;R13C17_X06_A4;1;R14C18_X01;R14C18_N262_X01;1;R14C18_A1;R14C18_X01_A1;1;R21C16_C3;R21C16_S261_C3;1;R20C16_E26;R20C16_S262_E260;1;R20C17_C0;R20C17_E261_C0;1;R13C18_A3;R13C18_N271_A3;1;R16C16_E26;R16C16_F6_E260;1;R16C18_N26;R16C18_E262_N260;1;R14C18_N27;R14C18_N262_N270;1;R13C18_A2;R13C18_N271_A2;1;R21C16_W26;R21C16_S261_W260;1;R21C15_C1;R21C15_W261_C1;1;R22C15_C2;R22C15_W261_C2;1;R22C16_W26;R22C16_S262_W260;1;R22C15_C3;R22C15_W261_C3;1;R23C16_W26;R23C16_S261_W260;1;R23C15_C3;R23C15_W261_C3;1;R24C14_C0;R24C14_W262_C0;1;R16C16_F6;;1;R16C16_S26;R16C16_F6_S260;1;R18C16_S26;R18C16_S262_S260;1;R20C16_S26;R20C16_S262_S260;1;R22C16_S26;R22C16_S262_S260;1;R24C16_W26;R24C16_S262_W260;1;R24C14_C1;R24C14_W262_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.cachedValue[0]": {
          "hide_name": 0,
          "bits": [ 3879339 ] ,
          "attributes": {
            "ROUTING": "R24C14_Q3;;1;R24C14_S13;R24C14_Q3_S130;1;R24C14_W25;R24C14_S130_W250;1;R24C14_B0;R24C14_W250_B0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec2 cachedValue"
          }
        },
        "voltageCh2[1]": {
          "hide_name": 0,
          "bits": [ 3879337 ] ,
          "attributes": {
            "ROUTING": "R24C13_Q4;;1;R24C13_EW10;R24C13_Q4_EW10;1;R24C14_A0;R24C14_E111_A0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:152.16-152.26",
            "hdlname": "dec2 value"
          }
        },
        "dec2.cachedValue[1]": {
          "hide_name": 0,
          "bits": [ 3879335 ] ,
          "attributes": {
            "ROUTING": "R24C14_Q0;;1;R24C14_S10;R24C14_Q0_S100;1;R24C14_B1;R24C14_S100_B1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec2 cachedValue"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0[3]": {
          "hide_name": 0,
          "bits": [ 3881412 ] ,
          "attributes": {
            "ROUTING": "R11C5_F6;;1;R11C5_SN20;R11C5_F6_SN20;1;R12C5_D1;R12C5_S121_D1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.cachedValue[10]": {
          "hide_name": 0,
          "bits": [ 3879332 ] ,
          "attributes": {
            "ROUTING": "R18C17_Q2;;1;R18C17_N10;R18C17_Q2_N100;1;R17C17_B5;R17C17_N101_B5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec2 cachedValue"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881414 ] ,
          "attributes": {
            "ROUTING": "R15C6_F7;;1;R15C6_W13;R15C6_F7_W130;1;R15C5_A6;R15C5_W131_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.cachedValue[11]": {
          "hide_name": 0,
          "bits": [ 3879329 ] ,
          "attributes": {
            "ROUTING": "R17C17_Q5;;1;R17C17_EW10;R17C17_Q5_EW10;1;R17C18_N25;R17C18_E111_N250;1;R16C18_A1;R16C18_N251_A1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec2 cachedValue"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1_F_LUT4_F_2_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881452 ] ,
          "attributes": {
            "ROUTING": "R12C5_F6;;1;R12C5_S13;R12C5_F6_S130;1;R13C5_C7;R13C5_S131_C7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.cachedValue_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3879326 ] ,
          "attributes": {
            "ROUTING": "R20C15_S26;R20C15_S262_S260;1;R22C15_X05;R22C15_S262_X05;1;R22C15_CE1;R22C15_X05_CE1;1;R22C17_S27;R22C17_S262_S270;1;R24C17_W27;R24C17_S272_W270;1;R24C15_W22;R24C15_W272_W220;1;R24C14_X05;R24C14_W221_X05;1;R24C14_CE0;R24C14_X05_CE0;1;R20C17_S26;R20C17_S262_S260;1;R21C17_W26;R21C17_S261_W260;1;R21C16_X07;R21C16_W261_X07;1;R21C16_CE1;R21C16_X07_CE1;1;R23C15_X06;R23C15_S271_X06;1;R23C15_CE1;R23C15_X06_CE1;1;R22C15_S27;R22C15_S272_S270;1;R24C15_W27;R24C15_S272_W270;1;R24C14_X08;R24C14_W271_X08;1;R24C14_CE1;R24C14_X08_CE1;1;R18C17_S26;R18C17_S262_S260;1;R20C17_X05;R20C17_S262_X05;1;R20C17_CE0;R20C17_X05_CE0;1;R18C17_W26;R18C17_S262_W260;1;R18C15_S26;R18C15_W262_S260;1;R20C15_S27;R20C15_S262_S270;1;R21C15_X06;R21C15_S271_X06;1;R21C15_CE0;R21C15_X06_CE0;1;R18C17_CE1;R18C17_X05_CE1;1;R17C17_X05;R17C17_S261_X05;1;R17C17_CE2;R17C17_X05_CE2;1;R16C17_F6;;1;R16C17_S26;R16C17_F6_S260;1;R18C17_X05;R18C17_S262_X05;1;R18C17_CE0;R18C17_X05_CE0;1"
          }
        },
        "hexValCh1[2].hexChar[3]": {
          "hide_name": 0,
          "bits": [ 3879320 ] ,
          "attributes": {
            "ROUTING": "R16C12_Q5;;1;R16C12_E10;R16C12_Q5_E100;1;R16C13_D4;R16C13_E101_D4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:195.24-195.31",
            "hdlname": "hexValCh1[2].converter hexChar"
          }
        },
        "hexValCh1[0].hexChar[3]": {
          "hide_name": 0,
          "bits": [ 3879318 ] ,
          "attributes": {
            "ROUTING": "R18C13_Q0;;1;R18C13_N20;R18C13_Q0_N200;1;R16C13_X07;R16C13_N202_X07;1;R16C13_A4;R16C13_X07_A4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh1[0].converter hexChar"
          }
        },
        "hexValCh2[2].hexChar[3]": {
          "hide_name": 0,
          "bits": [ 3879315 ] ,
          "attributes": {
            "ROUTING": "R21C13_Q4;;1;R21C13_N24;R21C13_Q4_N240;1;R19C13_N24;R19C13_N242_N240;1;R17C13_D6;R17C13_N242_D6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:201.24-201.31",
            "hdlname": "hexValCh2[2].converter hexChar"
          }
        },
        "hexValCh2[3].hexChar[3]": {
          "hide_name": 0,
          "bits": [ 3879313 ] ,
          "attributes": {
            "ROUTING": "R17C13_Q5;;1;R17C13_W13;R17C13_Q5_W130;1;R17C13_B6;R17C13_W130_B6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:201.24-201.31",
            "hdlname": "hexValCh2[3].converter hexChar"
          }
        },
        "hexValCh2[1].hexChar[3]": {
          "hide_name": 0,
          "bits": [ 3879310 ] ,
          "attributes": {
            "ROUTING": "R20C13_Q2;;1;R20C13_SN20;R20C13_Q2_SN20;1;R19C13_N22;R19C13_N121_N220;1;R17C13_D0;R17C13_N222_D0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh2[1].converter hexChar"
          }
        },
        "hexValCh2[0].hexChar[3]": {
          "hide_name": 0,
          "bits": [ 3879308 ] ,
          "attributes": {
            "ROUTING": "R20C13_Q3;;1;R20C13_N13;R20C13_Q3_N130;1;R19C13_N23;R19C13_N131_N230;1;R17C13_X02;R17C13_N232_X02;1;R17C13_A0;R17C13_X02_A0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh2[0].converter hexChar"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2_LUT4_F_1_I1[3]": {
          "hide_name": 0,
          "bits": [ 3879306 ] ,
          "attributes": {
            "ROUTING": "R17C13_F6;;1;R17C13_N26;R17C13_F6_N260;1;R16C13_D5;R16C13_N261_D5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879305 ] ,
          "attributes": {
            "ROUTING": "R17C13_F0;;1;R17C13_N10;R17C13_F0_N100;1;R16C13_B5;R16C13_N101_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3879303 ] ,
          "attributes": {
            "ROUTING": "R16C13_F4;;1;R16C13_SN20;R16C13_F4_SN20;1;R15C13_W26;R15C13_N121_W260;1;R15C13_D6;R15C13_W260_D6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 3879301 ] ,
          "attributes": {
            "ROUTING": "R17C13_Q3;;1;R17C13_SN20;R17C13_Q3_SN20;1;R16C13_N22;R16C13_N121_N220;1;R15C13_X01;R15C13_N221_X01;1;R15C13_A6;R15C13_X01_A6;1",
            "hdlname": "hexValCh1[1].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 3879298 ] ,
          "attributes": {
            "ROUTING": "R16C13_F5;;1;R16C13_N25;R16C13_F5_N250;1;R15C13_X04;R15C13_N251_X04;1;R15C13_D5;R15C13_X04_D5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879297 ] ,
          "attributes": {
            "ROUTING": "R15C13_F6;;1;R15C13_C5;R15C13_F6_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2[1]": {
          "hide_name": 0,
          "bits": [ 3879295 ] ,
          "attributes": {
            "ROUTING": "R15C14_Q2;;1;R15C14_EW10;R15C14_Q2_EW10;1;R15C13_B5;R15C13_W111_B5;1",
            "hdlname": "hexValCh1[3].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh2[0].hexChar[4]": {
          "hide_name": 0,
          "bits": [ 3879290 ] ,
          "attributes": {
            "ROUTING": "R20C11_Q5;;1;R20C11_EW10;R20C11_Q5_EW10;1;R20C12_N21;R20C12_E111_N210;1;R18C12_B1;R18C12_N212_B1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh2[0].converter hexChar"
          }
        },
        "hexValCh1[0].hexChar[4]": {
          "hide_name": 0,
          "bits": [ 3879286 ] ,
          "attributes": {
            "ROUTING": "R18C12_Q3;;1;R18C12_N10;R18C12_Q3_N100;1;R18C12_A1;R18C12_N100_A1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh1[0].converter hexChar"
          }
        },
        "hexValCh2[1].hexChar[4]": {
          "hide_name": 0,
          "bits": [ 3879282 ] ,
          "attributes": {
            "ROUTING": "R21C11_Q0;;1;R21C11_SN20;R21C11_Q0_SN20;1;R20C11_N26;R20C11_N121_N260;1;R18C11_X03;R18C11_N262_X03;1;R18C11_B5;R18C11_X03_B5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh2[1].converter hexChar"
          }
        },
        "hexValCh1[1].hexChar[4]": {
          "hide_name": 0,
          "bits": [ 3879279 ] ,
          "attributes": {
            "ROUTING": "R20C11_Q1;;1;R20C11_N21;R20C11_Q1_N210;1;R18C11_A5;R18C11_N212_A5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh1[1].converter hexChar"
          }
        },
        "hexValCh2[2].hexChar[4]": {
          "hide_name": 0,
          "bits": [ 3879274 ] ,
          "attributes": {
            "ROUTING": "R21C12_Q4;;1;R21C12_N24;R21C12_Q4_N240;1;R19C12_N25;R19C12_N242_N250;1;R18C12_B6;R18C12_N251_B6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:201.24-201.31",
            "hdlname": "hexValCh2[2].converter hexChar"
          }
        },
        "hexValCh1[2].hexChar[4]": {
          "hide_name": 0,
          "bits": [ 3879270 ] ,
          "attributes": {
            "ROUTING": "R20C12_Q3;;1;R20C12_SN10;R20C12_Q3_SN10;1;R19C12_N21;R19C12_N111_N210;1;R18C12_A6;R18C12_N211_A6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:195.24-195.31",
            "hdlname": "hexValCh1[2].converter hexChar"
          }
        },
        "hexValCh2[3].hexChar[4]": {
          "hide_name": 0,
          "bits": [ 3879265 ] ,
          "attributes": {
            "ROUTING": "R17C12_Q0;;1;R17C12_X05;R17C12_Q0_X05;1;R17C12_B6;R17C12_X05_B6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:201.24-201.31",
            "hdlname": "hexValCh2[3].converter hexChar"
          }
        },
        "hexValCh1[3].hexChar[4]": {
          "hide_name": 0,
          "bits": [ 3879261 ] ,
          "attributes": {
            "ROUTING": "R15C12_Q4;;1;R15C12_S24;R15C12_Q4_S240;1;R17C12_X01;R17C12_S242_X01;1;R17C12_A6;R17C12_X01_A6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh1[3].converter hexChar"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_I1_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879256 ] ,
          "attributes": {
            "ROUTING": "R17C12_F6;;1;R17C12_SN10;R17C12_F6_SN10;1;R18C12_D4;R18C12_S111_D4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_I1_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879255 ] ,
          "attributes": {
            "ROUTING": "R18C12_F6;;1;R18C12_C4;R18C12_F6_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_I1_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879254 ] ,
          "attributes": {
            "ROUTING": "R18C11_F5;;1;R18C11_E13;R18C11_F5_E130;1;R18C12_B4;R18C12_E131_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_I1_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879253 ] ,
          "attributes": {
            "ROUTING": "R18C12_F1;;1;R18C12_E10;R18C12_F1_E100;1;R18C12_A4;R18C12_E100_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3879251 ] ,
          "attributes": {
            "ROUTING": "R15C13_F1;;1;R15C13_W21;R15C13_F1_W210;1;R15C11_W21;R15C11_W212_W210;1;R15C10_N21;R15C10_W211_N210;1;R14C10_X02;R14C10_N211_X02;1;R14C10_A3;R14C10_X02_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT4_F_1_I2_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879247 ] ,
          "attributes": {
            "ROUTING": "R14C12_F6;;1;R14C12_S10;R14C12_F6_S100;1;R14C12_B1;R14C12_S100_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT4_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879245 ] ,
          "attributes": {
            "ROUTING": "R14C12_F1;;1;R14C12_W10;R14C12_F1_W100;1;R14C11_C1;R14C11_W101_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3879241 ] ,
          "attributes": {
            "ROUTING": "R21C13_Q5;;1;R21C13_N13;R21C13_Q5_N130;1;R20C13_N27;R20C13_N131_N270;1;R18C13_N27;R18C13_N272_N270;1;R18C13_D6;R18C13_N270_D6;1",
            "hdlname": "hexValCh2[2].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:201.24-201.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3879238 ] ,
          "attributes": {
            "ROUTING": "R20C14_Q3;;1;R20C14_W13;R20C14_Q3_W130;1;R20C13_N23;R20C13_W131_N230;1;R18C13_A6;R18C13_N232_A6;1",
            "hdlname": "hexValCh2[1].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I1[3]": {
          "hide_name": 0,
          "bits": [ 3879234 ] ,
          "attributes": {
            "ROUTING": "R17C14_Q4;;1;R17C14_X07;R17C14_Q4_X07;1;R17C14_D6;R17C14_X07_D6;1",
            "hdlname": "hexValCh2[3].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:201.24-201.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I1[0]": {
          "hide_name": 0,
          "bits": [ 3879231 ] ,
          "attributes": {
            "ROUTING": "R20C14_Q0;;1;R20C14_N20;R20C14_Q0_N200;1;R18C14_N21;R18C14_N202_N210;1;R17C14_A6;R17C14_N211_A6;1",
            "hdlname": "hexValCh2[0].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879228 ] ,
          "attributes": {
            "ROUTING": "R17C14_F6;;1;R17C14_SN10;R17C14_F6_SN10;1;R16C14_W21;R16C14_N111_W210;1;R16C13_B1;R16C13_W211_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879227 ] ,
          "attributes": {
            "ROUTING": "R18C13_F6;;1;R18C13_SN10;R18C13_F6_SN10;1;R17C13_N25;R17C13_N111_N250;1;R16C13_A1;R16C13_N251_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh1[2].hexChar[2]": {
          "hide_name": 0,
          "bits": [ 3879224 ] ,
          "attributes": {
            "ROUTING": "R16C12_Q1;;1;R16C12_W13;R16C12_Q1_W130;1;R16C12_D3;R16C12_W130_D3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:195.24-195.31",
            "hdlname": "hexValCh1[2].converter hexChar"
          }
        },
        "hexValCh1[1].hexChar[2]": {
          "hide_name": 0,
          "bits": [ 3879222 ] ,
          "attributes": {
            "ROUTING": "R17C12_Q2;;1;R17C12_N22;R17C12_Q2_N220;1;R16C12_X07;R16C12_N221_X07;1;R16C12_A3;R16C12_X07_A3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh1[1].converter hexChar"
          }
        },
        "hexValCh1[3].hexChar[2]": {
          "hide_name": 0,
          "bits": [ 3879219 ] ,
          "attributes": {
            "ROUTING": "R16C14_Q4;;1;R16C14_EW20;R16C14_Q4_EW20;1;R16C13_D3;R16C13_W121_D3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh1[3].converter hexChar"
          }
        },
        "hexValCh1[0].hexChar[2]": {
          "hide_name": 0,
          "bits": [ 3879217 ] ,
          "attributes": {
            "ROUTING": "R18C13_Q2;;1;R18C13_N10;R18C13_Q2_N100;1;R17C13_N20;R17C13_N101_N200;1;R16C13_E20;R16C13_N201_E200;1;R16C13_A3;R16C13_E200_A3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh1[0].converter hexChar"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879215 ] ,
          "attributes": {
            "ROUTING": "R16C13_F1;;1;R16C13_EW20;R16C13_F1_EW20;1;R16C12_D2;R16C12_W121_D2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879214 ] ,
          "attributes": {
            "ROUTING": "R16C13_F3;;1;R16C13_EW10;R16C13_F3_EW10;1;R16C12_B2;R16C12_W111_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879213 ] ,
          "attributes": {
            "ROUTING": "R16C12_F3;;1;R16C12_N13;R16C12_F3_N130;1;R16C12_A2;R16C12_N130_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3879210 ] ,
          "attributes": {
            "ROUTING": "R13C15_F6;;1;R13C15_W26;R13C15_F6_W260;1;R13C13_C0;R13C13_W262_C0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3879209 ] ,
          "attributes": {
            "ROUTING": "R15C13_F5;;1;R15C13_N13;R15C13_F5_N130;1;R14C13_N23;R14C13_N131_N230;1;R13C13_B0;R13C13_N231_B0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879207 ] ,
          "attributes": {
            "ROUTING": "R13C13_F0;;1;R13C13_W10;R13C13_F0_W100;1;R13C12_N24;R13C12_W101_N240;1;R12C12_C0;R12C12_N241_C0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879205 ] ,
          "attributes": {
            "ROUTING": "R13C15_F1;;1;R13C15_W21;R13C15_F1_W210;1;R13C13_W21;R13C13_W212_W210;1;R13C12_B4;R13C12_W211_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879204 ] ,
          "attributes": {
            "ROUTING": "R16C12_F2;;1;R16C12_N22;R16C12_F2_N220;1;R14C12_N23;R14C12_N222_N230;1;R13C12_A4;R13C12_N231_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_I1[2]": {
          "hide_name": 0,
          "bits": [ 3879201 ] ,
          "attributes": {
            "ROUTING": "R13C12_F3;;1;R13C12_N13;R13C12_F3_N130;1;R13C12_C7;R13C12_N130_C7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT4_F_1_I2_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3879200 ] ,
          "attributes": {
            "ROUTING": "R14C12_X03;R14C12_N242_X03;1;R14C12_A1;R14C12_X03_A1;1;R18C12_F4;;1;R18C12_N24;R18C12_F4_N240;1;R16C12_N24;R16C12_N242_N240;1;R14C12_N25;R14C12_N242_N250;1;R13C12_B7;R13C12_N251_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3879198 ] ,
          "attributes": {
            "ROUTING": "R13C12_F7;;1;R13C12_X04;R13C12_F7_X04;1;R13C12_D5;R13C12_X04_D5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3879195 ] ,
          "attributes": {
            "ROUTING": "R12C12_F6;;1;R12C12_E10;R12C12_F6_E100;1;R12C12_A4;R12C12_E100_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh1[2].hexChar[6]": {
          "hide_name": 0,
          "bits": [ 3879192 ] ,
          "attributes": {
            "ROUTING": "R20C12_Q2;;1;R20C12_N22;R20C12_Q2_N220;1;R18C12_W22;R18C12_N222_W220;1;R18C11_D6;R18C11_W221_D6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:195.24-195.31",
            "hdlname": "hexValCh1[2].converter hexChar"
          }
        },
        "hexValCh1[1].converter.hexChar[6]": {
          "hide_name": 0,
          "bits": [ 3879191 ] ,
          "attributes": {
            "ROUTING": "R18C11_Q1;;1;R18C11_X06;R18C11_Q1_X06;1;R18C11_A6;R18C11_X06_A6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh1[1].converter hexChar"
          }
        },
        "hexValCh2[2].hexChar[6]": {
          "hide_name": 0,
          "bits": [ 3879188 ] ,
          "attributes": {
            "ROUTING": "R21C12_Q5;;1;R21C12_W10;R21C12_Q5_W100;1;R21C11_N24;R21C11_W101_N240;1;R19C11_N24;R19C11_N242_N240;1;R18C11_D4;R18C11_N241_D4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:201.24-201.31",
            "hdlname": "hexValCh2[2].converter hexChar"
          }
        },
        "hexValCh2[1].converter.hexChar[6]": {
          "hide_name": 0,
          "bits": [ 3879187 ] ,
          "attributes": {
            "ROUTING": "R18C11_Q3;;1;R18C11_E10;R18C11_Q3_E100;1;R18C11_A4;R18C11_E100_A4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh2[1].converter hexChar"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_2_I0[3]": {
          "hide_name": 0,
          "bits": [ 3879184 ] ,
          "attributes": {
            "ROUTING": "R14C11_F3;;1;R14C11_S23;R14C11_F3_S230;1;R16C11_S26;R16C11_S232_S260;1;R17C11_D4;R17C11_S261_D4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879183 ] ,
          "attributes": {
            "ROUTING": "R18C11_F4;;1;R18C11_N10;R18C11_F4_N100;1;R17C11_B4;R17C11_N101_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879182 ] ,
          "attributes": {
            "ROUTING": "R18C11_F6;;1;R18C11_SN20;R18C11_F6_SN20;1;R17C11_A4;R17C11_N121_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh2[0].converter.hexChar[6]": {
          "hide_name": 0,
          "bits": [ 3879180 ] ,
          "attributes": {
            "ROUTING": "R20C11_Q2;;1;R20C11_S13;R20C11_Q2_S130;1;R20C11_N25;R20C11_S130_N250;1;R18C11_B7;R18C11_N252_B7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh2[0].converter hexChar"
          }
        },
        "hexValCh1[0].converter.hexChar[6]": {
          "hide_name": 0,
          "bits": [ 3879179 ] ,
          "attributes": {
            "ROUTING": "R18C12_Q2;;1;R18C12_W13;R18C12_Q2_W130;1;R18C11_A7;R18C11_W131_A7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh1[0].converter hexChar"
          }
        },
        "hexValCh2[3].hexChar[6]": {
          "hide_name": 0,
          "bits": [ 3879176 ] ,
          "attributes": {
            "ROUTING": "R17C12_Q1;;1;R17C12_W13;R17C12_Q1_W130;1;R17C12_B7;R17C12_W130_B7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:201.24-201.31",
            "hdlname": "hexValCh2[3].converter hexChar"
          }
        },
        "hexValCh1[3].hexChar[6]": {
          "hide_name": 0,
          "bits": [ 3879174 ] ,
          "attributes": {
            "ROUTING": "R15C12_Q2;;1;R15C12_SN10;R15C12_Q2_SN10;1;R16C12_S21;R16C12_S111_S210;1;R17C12_A7;R17C12_S211_A7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh1[3].converter hexChar"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3879172 ] ,
          "attributes": {
            "ROUTING": "R17C12_F7;;1;R17C12_W10;R17C12_F7_W100;1;R17C11_C0;R17C11_W101_C0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879171 ] ,
          "attributes": {
            "ROUTING": "R18C11_F7;;1;R18C11_N13;R18C11_F7_N130;1;R17C11_B0;R17C11_N131_B0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879170 ] ,
          "attributes": {
            "ROUTING": "R17C11_F4;;1;R17C11_X03;R17C11_F4_X03;1;R17C11_A0;R17C11_X03_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3879169 ] ,
          "attributes": {
            "ROUTING": "R17C11_F0;;1;R17C11_N20;R17C11_F0_N200;1;R15C11_N21;R15C11_N202_N210;1;R13C11_N21;R13C11_N212_N210;1;R12C11_E21;R12C11_N211_E210;1;R12C12_B4;R12C12_E211_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3879167 ] ,
          "attributes": {
            "ROUTING": "R12C11_EW10;R12C11_F3_EW10;1;R12C12_A0;R12C12_E111_A0;1;R12C11_EW20;R12C11_F3_EW20;1;R12C12_C4;R12C12_E121_C4;1;R12C11_F3;;1;R12C11_B5;R12C11_F3_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3879163 ] ,
          "attributes": {
            "ROUTING": "R12C11_A2;R12C11_F7_A2;1;R12C11_F7;;1;R12C11_X04;R12C11_F7_X04;1;R12C11_B3;R12C11_X04_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3879161 ] ,
          "attributes": {
            "ROUTING": "R12C12_S23;R12C12_E131_S230;1;R13C12_A7;R13C12_S231_A7;1;R12C13_S23;R12C13_E231_S230;1;R13C13_A6;R13C13_S231_A6;1;R12C11_F2;;1;R12C11_E13;R12C11_F2_E130;1;R12C12_E23;R12C12_E131_E230;1;R12C13_B3;R12C13_E231_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3879159 ] ,
          "attributes": {
            "ROUTING": "R13C13_F6;;1;R13C13_N10;R13C13_F6_N100;1;R13C13_A0;R13C13_N100_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 3879157 ] ,
          "attributes": {
            "ROUTING": "R14C13_F0;;1;R14C13_N10;R14C13_F0_N100;1;R13C13_D0;R13C13_N101_D0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3879153 ] ,
          "attributes": {
            "ROUTING": "R18C13_Q1;;1;R18C13_N21;R18C13_Q1_N210;1;R16C13_N21;R16C13_N212_N210;1;R15C13_X02;R15C13_N211_X02;1;R15C13_A0;R15C13_X02_A0;1",
            "hdlname": "hexValCh1[0].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh1[2].hexChar[0]": {
          "hide_name": 0,
          "bits": [ 3879149 ] ,
          "attributes": {
            "ROUTING": "R16C12_Q4;;1;R16C12_S13;R16C12_Q4_S130;1;R16C12_D6;R16C12_S130_D6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:195.24-195.31",
            "hdlname": "hexValCh1[2].converter hexChar"
          }
        },
        "hexValCh1[1].hexChar[0]": {
          "hide_name": 0,
          "bits": [ 3879147 ] ,
          "attributes": {
            "ROUTING": "R17C12_Q3;;1;R17C12_SN20;R17C12_Q3_SN20;1;R16C12_A6;R16C12_N121_A6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh1[1].converter hexChar"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3879146 ] ,
          "attributes": {
            "ROUTING": "R16C12_F6;;1;R16C12_N10;R16C12_F6_N100;1;R15C12_E20;R15C12_N101_E200;1;R15C13_D0;R15C13_E201_D0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3879144 ] ,
          "attributes": {
            "ROUTING": "R14C13_S13;R14C13_F2_S130;1;R15C13_A1;R15C13_S131_A1;1;R14C13_F2;;1;R14C13_S10;R14C13_F2_S100;1;R15C13_C0;R15C13_S101_C0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh1[1].hexChar[1]": {
          "hide_name": 0,
          "bits": [ 3879138 ] ,
          "attributes": {
            "ROUTING": "R20C12_Q5;;1;R20C12_N10;R20C12_Q5_N100;1;R19C12_N24;R19C12_N101_N240;1;R18C12_D7;R18C12_N241_D7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh1[1].converter hexChar"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 3879136 ] ,
          "attributes": {
            "ROUTING": "R14C13_S22;R14C13_E222_S220;1;R16C13_S23;R16C13_S222_S230;1;R18C13_X08;R18C13_S232_X08;1;R18C13_B6;R18C13_X08_B6;1;R18C11_X01;R18C11_S222_X01;1;R18C11_B4;R18C11_X01_B4;1;R14C13_B0;R14C13_X05_B0;1;R16C12_X01;R16C12_E221_X01;1;R16C12_B3;R16C12_X01_B3;1;R15C11_E22;R15C11_S221_E220;1;R15C13_X05;R15C13_E222_X05;1;R15C13_B6;R15C13_X05_B6;1;R14C11_E22;R14C11_F2_E220;1;R14C13_X05;R14C13_E222_X05;1;R16C12_X05;R16C12_E221_X05;1;R16C12_B6;R16C12_X05_B6;1;R18C11_X02;R18C11_S232_X02;1;R18C11_D5;R18C11_X02_D5;1;R16C11_S22;R16C11_S222_S220;1;R16C11_S23;R16C11_S222_S230;1;R16C13_X05;R16C13_E222_X05;1;R16C13_B6;R16C13_X05_B6;1;R16C12_S22;R16C12_E221_S220;1;R18C12_C7;R18C12_S222_C7;1;R17C13_X01;R17C13_S221_X01;1;R17C13_C0;R17C13_X01_C0;1;R16C13_S22;R16C13_E222_S220;1;R18C11_X07;R18C11_S222_X07;1;R18C11_B6;R18C11_X07_B6;1;R14C11_F2;;1;R14C11_S22;R14C11_F2_S220;1;R16C11_E22;R16C11_S222_E220;1;R16C13_E23;R16C13_E222_E230;1;R16C14_S23;R16C14_E231_S230;1;R17C14_B2;R17C14_S231_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3879134 ] ,
          "attributes": {
            "ROUTING": "R16C13_S24;R16C13_E241_S240;1;R17C13_E24;R17C13_S241_E240;1;R17C13_B7;R17C13_E240_B7;1;R16C13_B3;R16C13_X03_B3;1;R17C14_B6;R17C14_E240_B6;1;R14C11_S24;R14C11_F4_S240;1;R16C11_S24;R16C11_S242_S240;1;R18C11_D7;R18C11_S242_D7;1;R16C12_E24;R16C12_S242_E240;1;R16C13_N24;R16C13_E241_N240;1;R16C13_B4;R16C13_N240_B4;1;R18C12_B7;R18C12_S252_B7;1;R14C11_E10;R14C11_F4_E100;1;R14C12_S24;R14C12_E101_S240;1;R16C12_S25;R16C12_S242_S250;1;R18C12_X06;R18C12_S252_X06;1;R18C12_D1;R18C12_X06_D1;1;R16C11_E24;R16C11_S242_E240;1;R17C13_X04;R17C13_E251_X04;1;R16C14_S24;R16C14_E242_S240;1;R17C12_E25;R17C12_S251_E250;1;R17C13_B0;R17C13_X04_B0;1;R17C13_B1;R17C13_X04_B1;1;R14C11_F4;;1;R15C12_E24;R15C12_S241_E240;1;R15C13_X07;R15C13_E241_X07;1;R15C13_B0;R15C13_X07_B0;1;R16C13_X03;R16C13_E242_X03;1;R17C14_E24;R17C14_S241_E240;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hexValCh1[0].hexChar[1]": {
          "hide_name": 0,
          "bits": [ 3879131 ] ,
          "attributes": {
            "ROUTING": "R18C13_Q4;;1;R18C13_W13;R18C13_Q4_W130;1;R18C12_A7;R18C12_W131_A7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "hdlname": "hexValCh1[0].converter hexChar"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0_F_LUT3_F_I2_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3879129 ] ,
          "attributes": {
            "ROUTING": "R18C12_F7;;1;R18C12_N27;R18C12_F7_N270;1;R16C12_N27;R16C12_N272_N270;1;R14C12_X04;R14C12_N272_X04;1;R14C12_D5;R14C12_X04_D5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0_F_LUT3_F_I2_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 3879128 ] ,
          "attributes": {
            "ROUTING": "R18C11_X08;R18C11_S272_X08;1;R18C11_C6;R18C11_X08_C6;1;R18C11_C4;R18C11_S220_C4;1;R16C12_C3;R16C12_E261_C3;1;R14C12_B5;R14C12_E131_B5;1;R18C12_D6;R18C12_X04_D6;1;R18C13_C6;R18C13_E220_C6;1;R14C13_A0;R14C13_X03_A0;1;R16C12_C6;R16C12_E261_C6;1;R14C11_E13;R14C11_F6_E130;1;R16C11_E26;R16C11_S262_E260;1;R16C13_C4;R16C13_E262_C4;1;R18C11_S22;R18C11_S272_S220;1;R16C11_S27;R16C11_S262_S270;1;R16C13_X01;R16C13_S262_X01;1;R16C13_A0;R16C13_X01_A0;1;R18C12_X04;R18C12_E271_X04;1;R17C13_X05;R17C13_S261_X05;1;R17C13_C6;R17C13_X05_C6;1;R18C11_E27;R18C11_S272_E270;1;R18C13_E22;R18C13_E272_E220;1;R14C13_S26;R14C13_E262_S260;1;R16C13_S26;R16C13_S262_S260;1;R14C11_F6;;1;R14C11_S26;R14C11_F6_S260;1;R14C11_E26;R14C11_F6_E260;1;R17C13_C1;R17C13_S261_C1;1;R14C13_X03;R14C13_E262_X03;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0_F_LUT3_F_I2_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 3879125 ] ,
          "attributes": {
            "ROUTING": "R16C12_Q0;;1;R16C12_N20;R16C12_Q0_N200;1;R14C12_X07;R14C12_N202_X07;1;R14C12_A5;R14C12_X07_A5;1",
            "hdlname": "hexValCh1[2].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:195.24-195.31",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0_F_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879122 ] ,
          "attributes": {
            "ROUTING": "R14C12_F5;;1;R14C12_X08;R14C12_F5_X08;1;R14C12_C4;R14C12_X08_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0_F_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 3879120 ] ,
          "attributes": {
            "ROUTING": "R15C14_Q5;;1;R15C14_SN10;R15C14_Q5_SN10;1;R14C14_W25;R14C14_N111_W250;1;R14C12_A4;R14C12_W252_A4;1",
            "hdlname": "hexValCh1[3].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3879118 ] ,
          "attributes": {
            "ROUTING": "R14C12_F4;;1;R14C12_EW10;R14C12_F4_EW10;1;R14C11_B0;R14C11_W111_B0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3879116 ] ,
          "attributes": {
            "ROUTING": "R14C11_X04;R14C11_F7_X04;1;R14C11_C0;R14C11_X04_C0;1;R14C11_F7;;1;R14C11_SN10;R14C11_F7_SN10;1;R15C11_E25;R15C11_S111_E250;1;R15C13_X08;R15C13_E252_X08;1;R15C13_C6;R15C13_X08_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3879113 ] ,
          "attributes": {
            "ROUTING": "R13C13_F4;;1;R13C13_SN20;R13C13_F4_SN20;1;R14C13_W22;R14C13_S121_W220;1;R14C11_D0;R14C11_W222_D0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.thousands_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3879111 ] ,
          "attributes": {
            "ROUTING": "R16C14_F6;;1;R16C14_N13;R16C14_F6_N130;1;R15C14_N27;R15C14_N131_N270;1;R13C14_X06;R13C14_N272_X06;1;R13C14_C7;R13C14_X06_C7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.thousands_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3879110 ] ,
          "attributes": {
            "ROUTING": "R13C14_F3;;1;R13C14_B7;R13C14_F3_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.thousands_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3879109 ] ,
          "attributes": {
            "ROUTING": "R13C14_F5;;1;R13C14_A7;R13C14_F5_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3879108 ] ,
          "attributes": {
            "ROUTING": "R13C14_F7;;1;R13C14_W10;R13C14_F7_W100;1;R13C13_C4;R13C13_W101_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3879106 ] ,
          "attributes": {
            "ROUTING": "R13C13_X06;R13C13_F3_X06;1;R13C13_C5;R13C13_X06_C5;1;R13C13_S10;R13C13_F3_S100;1;R14C13_C0;R14C13_S101_C0;1;R13C13_F3;;1;R13C13_SN10;R13C13_F3_SN10;1;R14C13_B2;R14C13_S111_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3879104 ] ,
          "attributes": {
            "ROUTING": "R13C13_F5;;1;R13C13_A4;R13C13_F5_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3879102 ] ,
          "attributes": {
            "ROUTING": "R12C14_F5;;1;R12C14_S13;R12C14_F5_S130;1;R13C14_W27;R13C14_S131_W270;1;R13C13_A5;R13C13_W271_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3879099 ] ,
          "attributes": {
            "ROUTING": "R13C13_F1;;1;R13C13_E10;R13C13_F1_E100;1;R13C14_E24;R13C14_E101_E240;1;R13C15_C1;R13C15_E241_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.tens_LUT4_I0_1_F[3]": {
          "hide_name": 0,
          "bits": [ 3879097 ] ,
          "attributes": {
            "ROUTING": "R15C15_F6;;1;R15C15_N26;R15C15_F6_N260;1;R13C15_D5;R13C15_N262_D5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I0_1_F[0]": {
          "hide_name": 0,
          "bits": [ 3879096 ] ,
          "attributes": {
            "ROUTING": "R13C15_F5;;1;R13C15_A1;R13C15_F5_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.tens_LUT4_I0_3_F[1]": {
          "hide_name": 0,
          "bits": [ 3879091 ] ,
          "attributes": {
            "ROUTING": "R12C13_SN10;R12C13_F3_SN10;1;R13C13_E25;R13C13_S111_E250;1;R13C15_X08;R13C15_E252_X08;1;R13C15_D2;R13C15_X08_D2;1;R13C14_X08;R13C14_S231_X08;1;R13C14_C4;R13C14_X08_C4;1;R15C15_X02;R15C15_E231_X02;1;R15C15_D6;R15C15_X02_D6;1;R12C13_E13;R12C13_F3_E130;1;R12C14_S23;R12C14_E131_S230;1;R14C14_S23;R14C14_S232_S230;1;R15C14_B1;R15C14_S231_B1;1;R12C13_F3;;1;R12C13_EW10;R12C13_F3_EW10;1;R15C14_E23;R15C14_S231_E230;1;R12C14_A5;R12C14_E111_A5;1;R12C14_B1;R12C14_E131_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3879089 ] ,
          "attributes": {
            "ROUTING": "R13C16_Q5;;1;R13C16_EW10;R13C16_Q5_EW10;1;R13C15_B2;R13C15_W111_B2;1",
            "hdlname": "dec2 units",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:19.22-19.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.tens_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3879087 ] ,
          "attributes": {
            "ROUTING": "R13C15_F2;;1;R13C15_D6;R13C15_F2_D6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "unitsCh1[0]": {
          "hide_name": 0,
          "bits": [ 3879085 ] ,
          "attributes": {
            "ROUTING": "R12C14_Q3;;1;R12C14_N10;R12C14_Q3_N100;1;R12C14_A1;R12C14_N100_A1;1",
            "hdlname": "dec units",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:206.52-206.60",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "unitsCh1[1]": {
          "hide_name": 0,
          "bits": [ 3879081 ] ,
          "attributes": {
            "ROUTING": "R12C15_Q3;;1;R12C15_EW10;R12C15_Q3_EW10;1;R12C14_B5;R12C14_W111_B5;1",
            "hdlname": "dec units",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:206.52-206.60",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "unitsCh1[2]": {
          "hide_name": 0,
          "bits": [ 3879077 ] ,
          "attributes": {
            "ROUTING": "R12C15_Q2;;1;R12C15_S10;R12C15_Q2_S100;1;R13C15_A5;R13C15_S101_A5;1",
            "hdlname": "dec units",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:206.52-206.60",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "unitsCh1[3]": {
          "hide_name": 0,
          "bits": [ 3879073 ] ,
          "attributes": {
            "ROUTING": "R12C16_Q5;;1;R12C16_S13;R12C16_Q5_S130;1;R13C16_W27;R13C16_S131_W270;1;R13C15_A2;R13C15_W271_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:206.52-206.60",
            "hdlname": "dec units"
          }
        },
        "charAddress[4]": {
          "hide_name": 0,
          "bits": [ 3879052 ] ,
          "attributes": {
            "ROUTING": "R14C11_E21;R14C11_S211_E210;1;R14C12_N21;R14C12_E211_N210;1;R13C12_W21;R13C12_N211_W210;1;R13C11_B3;R13C11_W211_B3;1;R13C11_C1;R13C11_E100_C1;1;R14C11_D1;R14C11_X08_D1;1;R13C12_X06;R13C12_E211_X06;1;R13C12_C4;R13C12_X06_C4;1;R13C12_D7;R13C12_E101_D7;1;R13C12_N20;R13C12_E101_N200;1;R12C12_X07;R12C12_N201_X07;1;R12C12_D4;R12C12_X07_D4;1;R14C13_D0;R14C13_S201_D0;1;R14C11_X08;R14C11_S211_X08;1;R14C11_B7;R14C11_X08_B7;1;R13C11_E21;R13C11_Q1_E210;1;R13C13_B4;R13C13_E212_B4;1;R15C13_D1;R15C13_S202_D1;1;R13C14_D5;R13C14_E202_D5;1;R13C13_D7;R13C13_E201_D7;1;R13C14_E20;R13C14_E202_E200;1;R13C14_A3;R13C14_E200_A3;1;R13C11_E10;R13C11_Q1_E100;1;R13C13_S20;R13C13_E201_S200;1;R13C12_E20;R13C12_E101_E200;1;R15C13_S21;R15C13_E212_S210;1;R16C13_A5;R16C13_S211_A5;1;R13C11_Q1;;1;R13C11_S21;R13C11_Q1_S210;1;R15C11_E21;R15C11_S212_E210;1;R15C13_E24;R15C13_E212_E240;1;R15C14_S24;R15C14_E241_S240;1;R16C14_D6;R16C14_S241_D6;1",
            "hdlname": "te pixelAddress",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:98.16-104.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/text.v:5.17-5.29"
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3879050 ] ,
          "attributes": {
            "ROUTING": "R13C13_F7;;1;R13C13_W27;R13C13_F7_W270;1;R13C11_W22;R13C11_W272_W220;1;R13C10_S22;R13C10_W221_S220;1;R14C10_D3;R14C10_S221_D3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.thousands_LUT4_I0_1_I2[3]": {
          "hide_name": 0,
          "bits": [ 3879048 ] ,
          "attributes": {
            "ROUTING": "R15C13_F0;;1;R15C13_N20;R15C13_F0_N200;1;R13C13_D2;R13C13_N202_D2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.thousands_LUT4_I0_1_I2[1]": {
          "hide_name": 0,
          "bits": [ 3879043 ] ,
          "attributes": {
            "ROUTING": "R17C13_E27;R17C13_E272_E270;1;R17C14_X04;R17C14_E271_X04;1;R17C14_C2;R17C14_X04_C2;1;R17C12_D6;R17C12_E221_D6;1;R13C12_S27;R13C12_E271_S270;1;R14C12_B4;R14C12_S271_B4;1;R13C13_X08;R13C13_E272_X08;1;R13C13_B5;R13C13_X08_B5;1;R13C11_E27;R13C11_F7_E270;1;R13C13_X04;R13C13_E272_X04;1;R13C13_B2;R13C13_X04_B2;1;R15C11_E27;R15C11_S272_E270;1;R15C13_A5;R15C13_E272_A5;1;R16C11_E27;R16C11_S271_E270;1;R16C13_X04;R16C13_E272_X04;1;R16C13_C3;R16C13_X04_C3;1;R15C11_S22;R15C11_S272_S220;1;R13C11_SN10;R13C11_F7_SN10;1;R14C11_B1;R14C11_S111_B1;1;R17C13_X08;R17C13_E272_X08;1;R17C13_C7;R17C13_X08_C7;1;R17C13_A6;R17C13_E272_A6;1;R17C14_X05;R17C14_E221_X05;1;R17C14_C6;R17C14_X05_C6;1;R13C11_F7;;1;R13C11_S27;R13C11_F7_S270;1;R15C11_S27;R15C11_S272_S270;1;R17C11_E27;R17C11_S272_E270;1;R17C13_E22;R17C13_E272_E220;1;R17C12_D7;R17C12_E221_D7;1;R17C11_E22;R17C11_S222_E220;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.thousands_LUT4_I0_1_I2[0]": {
          "hide_name": 0,
          "bits": [ 3879040 ] ,
          "attributes": {
            "ROUTING": "R15C13_Q3;;1;R15C13_SN10;R15C13_Q3_SN10;1;R14C13_N25;R14C13_N111_N250;1;R13C13_A2;R13C13_N251_A2;1",
            "hdlname": "hexValCh1[3].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.thousands_LUT4_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3879038 ] ,
          "attributes": {
            "ROUTING": "R13C13_F2;;1;R13C13_W13;R13C13_F2_W130;1;R13C13_B7;R13C13_W130_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I0_2_F[3]": {
          "hide_name": 0,
          "bits": [ 3879036 ] ,
          "attributes": {
            "ROUTING": "R12C14_F1;;1;R12C14_S21;R12C14_F1_S210;1;R13C14_X02;R13C14_S211_X02;1;R13C14_D6;R13C14_X02_D6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.thousands_LUT4_I0_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3879033 ] ,
          "attributes": {
            "ROUTING": "R13C13_E20;R13C13_E101_E200;1;R13C14_D7;R13C14_E201_D7;1;R13C12_EW20;R13C12_F2_EW20;1;R13C13_C2;R13C13_E121_C2;1;R13C12_W10;R13C12_F2_W100;1;R13C12_B5;R13C12_W100_B5;1;R13C12_F2;;1;R13C12_E10;R13C12_F2_E100;1;R13C13_E24;R13C13_E101_E240;1;R13C14_C6;R13C14_E241_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.thousands_LUT4_I0_1_F[0]": {
          "hide_name": 0,
          "bits": [ 3879031 ] ,
          "attributes": {
            "ROUTING": "R13C14_F6;;1;R13C14_W13;R13C14_F6_W130;1;R13C13_A7;R13C13_W131_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.tens_LUT4_I0_2_F[2]": {
          "hide_name": 0,
          "bits": [ 3879027 ] ,
          "attributes": {
            "ROUTING": "R14C11_W25;R14C11_S252_W250;1;R14C10_X04;R14C10_W251_X04;1;R14C10_B3;R14C10_X04_B3;1;R12C14_C4;R12C14_X05_C4;1;R12C13_E20;R12C13_E252_E200;1;R12C14_X05;R12C14_E201_X05;1;R12C11_F5;;1;R14C11_A0;R14C11_S252_A0;1;R12C11_S25;R12C11_F5_S250;1;R14C11_A1;R14C11_S252_A1;1;R12C11_E25;R12C11_F5_E250;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.thousands_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3879025 ] ,
          "attributes": {
            "ROUTING": "R12C14_F4;;1;R12C14_C5;R12C14_F4_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "thousandsCh1[0]": {
          "hide_name": 0,
          "bits": [ 3879023 ] ,
          "attributes": {
            "ROUTING": "R11C14_Q1;;1;R11C14_S21;R11C14_Q1_S210;1;R13C14_A6;R13C14_S212_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:206.16-206.28",
            "hdlname": "dec thousands"
          }
        },
        "thousandsCh1[1]": {
          "hide_name": 0,
          "bits": [ 3879019 ] ,
          "attributes": {
            "ROUTING": "R12C14_Q2;;1;R12C14_E10;R12C14_Q2_E100;1;R12C14_A4;R12C14_E100_A4;1",
            "hdlname": "dec thousands",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:206.16-206.28",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.tens_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3879011 ] ,
          "attributes": {
            "ROUTING": "R13C12_N10;R13C12_F0_N100;1;R13C12_C5;R13C12_N100_C5;1;R13C12_S13;R13C12_F0_S130;1;R14C12_C5;R14C12_S131_C5;1;R13C12_E13;R13C12_F0_E130;1;R13C13_E27;R13C13_E131_E270;1;R13C15_A6;R13C15_E272_A6;1;R12C14_X08;R12C14_E252_X08;1;R12C14_B6;R12C14_X08_B6;1;R13C12_F0;;1;R13C12_SN10;R13C12_F0_SN10;1;R12C12_E25;R12C12_N111_E250;1;R12C14_A7;R12C14_E252_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charAddress[1]": {
          "hide_name": 0,
          "bits": [ 3879000 ] ,
          "attributes": {
            "ROUTING": "R12C13_E23;R12C13_E222_E230;1;R12C14_B7;R12C14_E231_B7;1;R14C12_X05;R14C12_E201_X05;1;R14C12_B6;R14C12_X05_B6;1;R13C11_X05;R13C11_Q0_X05;1;R13C11_B6;R13C11_X05_B6;1;R13C11_EW10;R13C11_Q0_EW10;1;R13C12_A3;R13C12_E111_A3;1;R13C13_X01;R13C13_E202_X01;1;R13C13_C1;R13C13_X01_C1;1;R13C11_B4;R13C11_X01_B4;1;R13C12_A5;R13C12_E111_A5;1;R12C12_C6;R12C12_X05_C6;1;R13C11_S20;R13C11_Q0_S200;1;R14C11_X07;R14C11_S201_X07;1;R14C11_A3;R14C11_X07_A3;1;R13C11_X01;R13C11_Q0_X01;1;R14C11_E20;R14C11_S101_E200;1;R12C12_X05;R12C12_E221_X05;1;R14C11_W24;R14C11_S101_W240;1;R14C11_B2;R14C11_W240_B2;1;R12C13_D6;R12C13_E222_D6;1;R12C11_A7;R12C11_N121_A7;1;R12C11_E22;R12C11_N121_E220;1;R13C11_SN20;R13C11_Q0_SN20;1;R13C13_X05;R13C13_E202_X05;1;R13C13_A3;R13C13_X05_A3;1;R13C11_S10;R13C11_Q0_S100;1;R14C11_A4;R14C11_S101_A4;1;R14C11_B6;R14C11_S121_B6;1;R13C13_N20;R13C13_E202_N200;1;R12C13_X01;R12C13_N201_X01;1;R12C13_B4;R12C13_X01_B4;1;R13C15_S21;R13C15_E212_S210;1;R14C15_X02;R14C15_S211_X02;1;R14C15_D5;R14C15_X02_D5;1;R13C13_E21;R13C13_E202_E210;1;R13C14_N21;R13C14_E211_N210;1;R12C14_A6;R12C14_N211_A6;1;R13C11_Q0;;1;R13C11_E20;R13C11_Q0_E200;1;R13C11_B2;R13C11_X01_B2;1;R13C11_B0;R13C11_X05_B0;1;R13C11_S13;R13C11_Q0_S130;1;R13C11_D7;R13C11_S130_D7;1",
            "hdlname": "te pixelAddress",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:98.16-104.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/text.v:5.17-5.29"
          }
        },
        "charAddress[3]": {
          "hide_name": 0,
          "bits": [ 3878992 ] ,
          "attributes": {
            "ROUTING": "R13C11_D2;R13C11_Q2_D2;1;R13C11_C6;R13C11_E220_C6;1;R12C12_B6;R12C12_X08_B6;1;R14C12_D6;R14C12_X02_D6;1;R13C11_C7;R13C11_E220_C7;1;R12C11_B2;R12C11_X01_B2;1;R12C11_A3;R12C11_X07_A3;1;R13C12_B2;R13C12_E131_B2;1;R13C13_B1;R13C13_E231_B1;1;R12C11_X07;R12C11_N221_X07;1;R13C12_E23;R13C12_E131_E230;1;R14C11_D3;R14C11_S221_D3;1;R13C11_E13;R13C11_Q2_E130;1;R13C12_B0;R13C12_E131_B0;1;R12C12_X08;R12C12_N231_X08;1;R12C11_X01;R12C11_N221_X01;1;R13C12_N23;R13C12_E131_N230;1;R13C12_C3;R13C12_N230_C3;1;R14C11_C6;R14C11_S221_C6;1;R14C11_C4;R14C11_S221_C4;1;R13C11_S22;R13C11_Q2_S220;1;R14C11_X01;R14C11_S221_X01;1;R14C11_C2;R14C11_X01_C2;1;R13C13_B3;R13C13_E231_B3;1;R13C11_N22;R13C11_Q2_N220;1;R13C12_S23;R13C12_E131_S230;1;R14C12_X02;R14C12_S231_X02;1;R12C13_X07;R12C13_N221_X07;1;R12C13_A4;R12C13_X07_A4;1;R13C11_E22;R13C11_Q2_E220;1;R13C13_N22;R13C13_E222_N220;1;R12C13_C6;R12C13_N221_C6;1;R13C11_Q2;;1",
            "hdlname": "te pixelAddress",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:98.16-104.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/text.v:5.17-5.29"
          }
        },
        "charAddress[2]": {
          "hide_name": 0,
          "bits": [ 3878985 ] ,
          "attributes": {
            "ROUTING": "R13C11_X07;R13C11_Q4_X07;1;R13C11_D6;R13C11_X07_D6;1;R13C11_B7;R13C11_E240_B7;1;R13C11_C2;R13C11_N230_C2;1;R13C11_C4;R13C11_Q4_C4;1;R13C11_N23;R13C11_W100_N230;1;R13C12_B3;R13C12_E231_B3;1;R14C12_C6;R14C12_E241_C6;1;R13C13_D3;R13C13_X03_D3;1;R12C11_E20;R12C11_N101_E200;1;R14C11_E24;R14C11_S241_E240;1;R13C13_D1;R13C13_X03_D1;1;R12C12_D6;R12C12_E201_D6;1;R13C12_C2;R13C12_E241_C2;1;R14C11_C3;R14C11_S241_C3;1;R13C13_X03;R13C13_E242_X03;1;R14C11_D4;R14C11_S241_D4;1;R14C11_A6;R14C11_X03_A6;1;R13C11_S24;R13C11_Q4_S240;1;R14C11_X03;R14C11_S241_X03;1;R14C11_D2;R14C11_X03_D2;1;R13C11_N10;R13C11_Q4_N100;1;R12C11_B7;R12C11_N101_B7;1;R13C12_C0;R13C12_E241_C0;1;R13C11_W10;R13C11_Q4_W100;1;R13C11_E23;R13C11_W100_E230;1;R12C13_X05;R12C13_N241_X05;1;R12C13_B6;R12C13_X05_B6;1;R13C11_Q4;;1;R13C11_E24;R13C11_Q4_E240;1;R13C13_N24;R13C13_E242_N240;1;R12C13_D4;R12C13_N241_D4;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:98.16-104.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/text.v:5.17-5.29"
          }
        },
        "charAddress[0]": {
          "hide_name": 0,
          "bits": [ 3878976 ] ,
          "attributes": {
            "ROUTING": "R13C10_EW10;R13C10_Q0_EW10;1;R13C11_A7;R13C11_E111_A7;1;R14C11_B3;R14C11_E231_B3;1;R14C11_D6;R14C11_X02_D6;1;R13C13_A1;R13C13_X02_A1;1;R12C12_B0;R12C12_E232_B0;1;R13C12_D3;R13C12_E202_D3;1;R13C11_E26;R13C11_E121_E260;1;R13C13_C3;R13C13_E262_C3;1;R13C10_E10;R13C10_Q0_E100;1;R13C10_C0;R13C10_E100_C0;1;R14C11_B4;R14C11_E231_B4;1;R13C12_A2;R13C12_X05_A2;1;R13C10_EW20;R13C10_Q0_EW20;1;R14C11_X02;R14C11_E231_X02;1;R13C12_X05;R13C12_E202_X05;1;R14C10_E23;R14C10_S131_E230;1;R13C10_N13;R13C10_Q0_N130;1;R12C10_E23;R12C10_N131_E230;1;R12C11_X06;R12C11_E231_X06;1;R12C11_A5;R12C11_X06_A5;1;R13C10_B2;R13C10_S130_B2;1;R13C13_X02;R13C13_E211_X02;1;R14C12_A6;R14C12_E272_A6;1;R13C13_B6;R13C13_E211_B6;1;R13C10_S13;R13C10_Q0_S130;1;R14C10_E27;R14C10_S131_E270;1;R14C11_A2;R14C11_E271_A2;1;R13C12_X01;R13C12_E202_X01;1;R13C12_A0;R13C12_X01_A0;1;R12C12_X06;R12C12_E232_X06;1;R12C12_A6;R12C12_X06_A6;1;R12C13_X02;R12C13_N211_X02;1;R12C13_A3;R12C13_X02_A3;1;R12C13_C4;R12C13_X08_C4;1;R12C13_A6;R12C13_N211_A6;1;R13C10_Q0;;1;R13C10_E20;R13C10_Q0_E200;1;R12C13_X08;R12C13_N211_X08;1;R13C12_E21;R13C12_E202_E210;1;R13C13_N21;R13C13_E211_N210;1",
            "hdlname": "te pixelAddress",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:98.16-104.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/text.v:5.17-5.29"
          }
        },
        "dec.tens_LUT4_I0_3_F[2]": {
          "hide_name": 0,
          "bits": [ 3878974 ] ,
          "attributes": {
            "ROUTING": "R13C13_D5;R13C13_S261_D5;1;R12C13_EW20;R12C13_F6_EW20;1;R12C14_C1;R12C14_E121_C1;1;R12C13_F6;;1;R12C13_S26;R12C13_F6_S260;1;R14C13_E26;R14C13_S262_E260;1;R14C14_C2;R14C14_E261_C2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.tens_LUT4_I0_3_F[3]": {
          "hide_name": 0,
          "bits": [ 3878971 ] ,
          "attributes": {
            "ROUTING": "R11C15_F7;;1;R11C15_EW20;R11C15_F7_EW20;1;R11C14_S22;R11C14_W121_S220;1;R12C14_D1;R12C14_S221_D1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.tens_LUT4_I0_2_F[3]": {
          "hide_name": 0,
          "bits": [ 3878969 ] ,
          "attributes": {
            "ROUTING": "R11C14_F7;;1;R11C14_SN10;R11C14_F7_SN10;1;R12C14_D4;R12C14_S111_D4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "thousandsCh1[2]": {
          "hide_name": 0,
          "bits": [ 3878966 ] ,
          "attributes": {
            "ROUTING": "R11C15_Q1;;1;R11C15_SN10;R11C15_Q1_SN10;1;R12C15_D7;R12C15_S111_D7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:206.16-206.28",
            "hdlname": "dec thousands"
          }
        },
        "dec.tens_LUT4_I0_2_F[1]": {
          "hide_name": 0,
          "bits": [ 3878964 ] ,
          "attributes": {
            "ROUTING": "R12C14_X03;R12C14_F6_X03;1;R12C14_B4;R12C14_X03_B4;1;R13C14_B6;R13C14_S121_B6;1;R12C14_SN20;R12C14_F6_SN20;1;R13C14_D3;R13C14_S121_D3;1;R12C14_EW20;R12C14_F6_EW20;1;R12C15_C7;R12C15_E121_C7;1;R14C14_X01;R14C14_S262_X01;1;R14C14_B2;R14C14_X01_B2;1;R12C14_F6;;1;R12C14_S26;R12C14_F6_S260;1;R14C14_S26;R14C14_S262_S260;1;R15C14_E26;R15C14_S261_E260;1;R15C15_C7;R15C15_E261_C7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.tens_LUT4_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3878962 ] ,
          "attributes": {
            "ROUTING": "R12C15_F7;;1;R12C15_S27;R12C15_F7_S270;1;R13C15_X06;R13C15_S271_X06;1;R13C15_C5;R13C15_X06_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_I0_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878960 ] ,
          "attributes": {
            "ROUTING": "R12C13_E24;R12C13_F4_E240;1;R12C15_X07;R12C15_E242_X07;1;R12C15_B7;R12C15_X07_B7;1;R13C14_X05;R13C14_E221_X05;1;R13C14_A4;R13C14_X05_A4;1;R13C13_E22;R13C13_S121_E220;1;R13C15_D0;R13C15_E222_D0;1;R11C14_X07;R11C14_E261_X07;1;R11C14_B7;R11C14_X07_B7;1;R12C13_SN20;R12C13_F4_SN20;1;R11C13_E26;R11C13_N121_E260;1;R11C15_X07;R11C15_E262_X07;1;R11C15_B7;R11C15_X07_B7;1;R15C15_B4;R15C15_X08_B4;1;R12C13_F4;;1;R12C13_S24;R12C13_F4_S240;1;R14C13_S25;R14C13_S242_S250;1;R15C13_E25;R15C13_S251_E250;1;R15C15_X08;R15C15_E252_X08;1;R15C15_B7;R15C15_X08_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.tens[3]": {
          "hide_name": 0,
          "bits": [ 3878959 ] ,
          "attributes": {
            "ROUTING": "R13C16_Q0;;1;R13C16_W10;R13C16_Q0_W100;1;R13C16_W23;R13C16_W100_W230;1;R13C15_B0;R13C15_W231_B0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:18.22-18.26",
            "hdlname": "dec2 tens"
          }
        },
        "dec.tens_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878958 ] ,
          "attributes": {
            "ROUTING": "R13C15_F0;;1;R13C15_N13;R13C15_F0_N130;1;R13C15_C6;R13C15_N130_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "tensCh1[0]": {
          "hide_name": 0,
          "bits": [ 3878954 ] ,
          "attributes": {
            "ROUTING": "R11C15_Q4;;1;R11C15_E13;R11C15_Q4_E130;1;R11C15_A7;R11C15_E130_A7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:206.43-206.50",
            "hdlname": "dec tens"
          }
        },
        "tensCh1[1]": {
          "hide_name": 0,
          "bits": [ 3878951 ] ,
          "attributes": {
            "ROUTING": "R11C14_Q0;;1;R11C14_X01;R11C14_Q0_X01;1;R11C14_A7;R11C14_X01_A7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:206.43-206.50",
            "hdlname": "dec tens"
          }
        },
        "tensCh1[2]": {
          "hide_name": 0,
          "bits": [ 3878948 ] ,
          "attributes": {
            "ROUTING": "R12C15_Q5;;1;R12C15_E13;R12C15_Q5_E130;1;R12C15_A7;R12C15_E130_A7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:206.43-206.50",
            "hdlname": "dec tens"
          }
        },
        "tensCh1[3]": {
          "hide_name": 0,
          "bits": [ 3878945 ] ,
          "attributes": {
            "ROUTING": "R12C15_Q1;;1;R12C15_S13;R12C15_Q1_S130;1;R13C15_A0;R13C15_S131_A0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:206.43-206.50",
            "hdlname": "dec tens"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I1_F_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3881394 ] ,
          "attributes": {
            "ROUTING": "R13C7_X02;R13C7_W231_X02;1;R13C7_A1;R13C7_X02_A1;1;R14C3_E23;R14C3_S231_E230;1;R14C4_B7;R14C4_E231_B7;1;R13C4_A6;R13C4_X03_A6;1;R13C6_W80;R13C6_W232_W800;1;R13C3_S23;R13C3_E808_S230;1;R13C6_W26;R13C6_W232_W260;1;R13C8_F3;;1;R13C8_W23;R13C8_F3_W230;1;R13C4_X03;R13C4_W262_X03;1;R13C6_S23;R13C6_W232_S230;1;R14C6_B1;R14C6_S231_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3881395 ] ,
          "attributes": {
            "ROUTING": "R13C8_S10;R13C8_F7_S100;1;R14C8_W24;R14C8_S101_W240;1;R14C6_C5;R14C6_W242_C5;1;R12C8_W27;R12C8_N271_W270;1;R14C4_B1;R14C4_S231_B1;1;R13C3_E13;R13C3_E828_E130;1;R13C6_W82;R13C6_W272_W820;1;R13C4_S23;R13C4_E131_S230;1;R13C8_W27;R13C8_F7_W270;1;R13C4_B6;R13C4_E131_B6;1;R12C8_A6;R12C8_X06_A6;1;R13C8_N27;R13C8_F7_N270;1;R12C8_X06;R12C8_N271_X06;1;R13C8_F7;;1;R12C7_A4;R12C7_W271_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881397 ] ,
          "attributes": {
            "ROUTING": "R15C5_F4;;1;R15C5_E13;R15C5_F4_E130;1;R15C5_A7;R15C5_E130_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.stepCounter_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 3878931 ] ,
          "attributes": {
            "ROUTING": "R9C18_LSR2;R9C18_E211_LSR2;1;R9C17_F3;;1;R9C17_S10;R9C17_F3_S100;1;R9C17_E21;R9C17_S100_E210;1;R9C18_LSR0;R9C18_E211_LSR0;1"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881398 ] ,
          "attributes": {
            "ROUTING": "R15C4_F5;;1;R15C4_E13;R15C4_F5_E130;1;R15C5_B7;R15C5_E131_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.state_LUT4_I0_2_F[2]": {
          "hide_name": 0,
          "bits": [ 3878925 ] ,
          "attributes": {
            "ROUTING": "R11C18_F1;;1;R11C18_N10;R11C18_F1_N100;1;R11C18_C5;R11C18_N100_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.state_LUT4_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 3878923 ] ,
          "attributes": {
            "ROUTING": "R9C16_F6;;1;R9C16_C0;R9C16_F6_C0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.state_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878921 ] ,
          "attributes": {
            "ROUTING": "R9C16_F5;;1;R9C16_E13;R9C16_F5_E130;1;R9C16_C3;R9C16_E130_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.state_DFFE_Q_D_LUT4_F_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 3878916 ] ,
          "attributes": {
            "ROUTING": "R9C18_CE2;R9C18_X08_CE2;1;R9C18_F7;;1;R9C18_X08;R9C18_F7_X08;1;R9C18_CE0;R9C18_X08_CE0;1"
          }
        },
        "dec.stepCounter[1]": {
          "hide_name": 0,
          "bits": [ 3878914 ] ,
          "attributes": {
            "ROUTING": "R9C18_E10;R9C18_Q5_E100;1;R9C18_C0;R9C18_E100_C0;1;R9C18_C6;R9C18_N130_C6;1;R9C18_B5;R9C18_E250_B5;1;R9C18_N13;R9C18_Q5_N130;1;R9C18_Q5;;1;R9C18_E25;R9C18_Q5_E250;1;R9C18_B4;R9C18_E250_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:54.36-54.51|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "dec stepCounter"
          }
        },
        "dec.stepCounter[0]": {
          "hide_name": 0,
          "bits": [ 3878912 ] ,
          "attributes": {
            "ROUTING": "R9C18_A1;R9C18_N100_A1;1;R9C18_N10;R9C18_Q1_N100;1;R9C18_A0;R9C18_N100_A0;1;R9C18_A4;R9C18_X06_A4;1;R9C18_X06;R9C18_Q1_X06;1;R9C18_A5;R9C18_X06_A5;1;R9C18_Q1;;1;R9C18_W13;R9C18_Q1_W130;1;R9C18_B6;R9C18_W130_B6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:23.15-23.26",
            "hdlname": "dec stepCounter"
          }
        },
        "dec.stepCounter[2]": {
          "hide_name": 0,
          "bits": [ 3878911 ] ,
          "attributes": {
            "ROUTING": "R9C18_C4;R9C18_Q4_C4;1;R9C18_S10;R9C18_Q4_S100;1;R9C18_B0;R9C18_S100_B0;1;R9C18_Q4;;1;R9C18_X03;R9C18_Q4_X03;1;R9C18_A6;R9C18_X03_A6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:54.36-54.51|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "dec stepCounter"
          }
        },
        "dec.state_DFFE_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878907 ] ,
          "attributes": {
            "ROUTING": "R9C18_X05;R9C18_Q0_X05;1;R9C18_C7;R9C18_X05_C7;1;R9C18_D0;R9C18_Q0_D0;1;R9C18_Q0;;1;R9C18_X01;R9C18_Q0_X01;1;R9C18_B2;R9C18_X01_B2;1",
            "hdlname": "dec stepCounter",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:54.36-54.51|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.state_DFFE_Q_D_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878905 ] ,
          "attributes": {
            "ROUTING": "R9C18_E13;R9C18_F6_E130;1;R9C18_A7;R9C18_E130_A7;1;R9C18_F6;;1;R9C18_X07;R9C18_F6_X07;1;R9C18_A2;R9C18_X07_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3881385 ] ,
          "attributes": {
            "ROUTING": "R13C7_F2;;1;R13C7_W22;R13C7_F2_W220;1;R13C5_X05;R13C5_W222_X05;1;R13C5_C4;R13C5_X05_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_I1[0]": {
          "hide_name": 0,
          "bits": [ 3881387 ] ,
          "attributes": {
            "ROUTING": "R12C7_E10;R12C7_F6_E100;1;R12C7_A5;R12C7_E100_A5;1;R12C7_S13;R12C7_F6_S130;1;R13C7_A2;R13C7_S131_A2;1;R13C6_A5;R13C6_S211_A5;1;R12C7_F6;;1;R12C7_EW10;R12C7_F6_EW10;1;R12C6_S21;R12C6_W111_S210;1;R13C6_B2;R13C6_S211_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec2.hundreds_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3878898 ] ,
          "attributes": {
            "ROUTING": "R14C15_F5;;1;R14C15_N13;R14C15_F5_N130;1;R13C15_D4;R13C15_N131_D4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "thousandsCh1[3]": {
          "hide_name": 0,
          "bits": [ 3878897 ] ,
          "attributes": {
            "ROUTING": "R12C15_Q4;;1;R12C15_S24;R12C15_Q4_S240;1;R13C15_X05;R13C15_S241_X05;1;R13C15_A4;R13C15_X05_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:206.16-206.28",
            "hdlname": "dec thousands"
          }
        },
        "dec.tens_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878894 ] ,
          "attributes": {
            "ROUTING": "R13C15_F4;;1;R13C15_W13;R13C15_F4_W130;1;R13C15_B6;R13C15_W130_B6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.tens_LUT4_I0_3_I2[3]": {
          "hide_name": 0,
          "bits": [ 3878889 ] ,
          "attributes": {
            "ROUTING": "R14C15_S20;R14C15_S252_S200;1;R15C15_C4;R15C15_S201_C4;1;R12C15_S25;R12C15_E111_S250;1;R13C15_X04;R13C15_S251_X04;1;R13C15_D7;R13C15_X04_D7;1;R12C15_N25;R12C15_E111_N250;1;R11C15_X06;R11C15_N251_X06;1;R11C15_C7;R11C15_X06_C7;1;R12C14_EW10;R12C14_F7_EW10;1;R12C13_S25;R12C13_W111_S250;1;R14C13_A2;R14C13_S252_A2;1;R16C13_D1;R16C13_S202_D1;1;R16C14_A6;R16C14_S211_A6;1;R11C14_C7;R11C14_N111_C7;1;R13C14_S21;R13C14_S111_S210;1;R15C14_S21;R15C14_S212_S210;1;R12C14_F7;;1;R14C13_S20;R14C13_S252_S200;1;R12C14_S10;R12C14_F7_S100;1;R13C14_A5;R13C14_S101_A5;1;R12C14_SN10;R12C14_F7_SN10;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charAddress[5]": {
          "hide_name": 0,
          "bits": [ 3878868 ] ,
          "attributes": {
            "ROUTING": "R18C11_X05;R18C11_S261_X05;1;R18C11_C7;R18C11_X05_C7;1;R18C11_E23;R18C11_S231_E230;1;R18C11_C5;R18C11_E230_C5;1;R14C11_W23;R14C11_S231_W230;1;R14C10_N23;R14C10_W231_N230;1;R14C10_C3;R14C10_N230_C3;1;R13C14_X03;R13C14_E262_X03;1;R13C14_B3;R13C14_X03_B3;1;R15C13_S26;R15C13_S262_S260;1;R16C13_C1;R16C13_S261_C1;1;R14C15_C5;R14C15_S221_C5;1;R16C12_X02;R16C12_S231_X02;1;R16C12_C2;R16C12_X02_C2;1;R15C12_S23;R15C12_E231_S230;1;R13C15_S23;R13C15_E231_S230;1;R13C15_C7;R13C15_S230_C7;1;R13C15_X02;R13C15_E231_X02;1;R13C14_E26;R13C14_E262_E260;1;R13C15_C2;R13C15_E261_C2;1;R17C11_X08;R17C11_S232_X08;1;R17C11_C4;R17C11_X08_C4;1;R13C14_E23;R13C14_E222_E230;1;R13C15_C4;R13C15_S220_C4;1;R13C13_S26;R13C13_E261_S260;1;R17C12_C6;R17C12_E261_C6;1;R13C13_D4;R13C13_E221_D4;1;R13C11_EW20;R13C11_Q3_EW20;1;R13C15_B5;R13C15_E231_B5;1;R13C14_E22;R13C14_E222_E220;1;R13C15_S22;R13C15_E221_S220;1;R13C15_C0;R13C15_X02_C0;1;R14C11_A7;R14C11_S231_A7;1;R12C14_D5;R12C14_N261_D5;1;R17C12_C7;R17C12_E261_C7;1;R15C11_S26;R15C11_S232_S260;1;R17C11_E26;R17C11_S262_E260;1;R13C14_N26;R13C14_E262_N260;1;R15C13_S23;R15C13_E232_S230;1;R16C13_X08;R16C13_S231_X08;1;R13C12_E22;R13C12_E121_E220;1;R13C11_W13;R13C11_Q3_W130;1;R13C11_D3;R13C11_W130_D3;1;R13C13_C7;R13C13_E261_C7;1;R13C12_E26;R13C12_E121_E260;1;R16C13_C5;R16C13_X08_C5;1;R17C11_S23;R17C11_S232_S230;1;R18C12_C6;R18C12_E261_C6;1;R15C11_E23;R15C11_S232_E230;1;R15C13_E23;R15C13_E232_E230;1;R15C15_B6;R15C15_E232_B6;1;R13C11_Q3;;1;R13C11_S23;R13C11_Q3_S230;1;R15C11_S23;R15C11_S232_S230;1;R17C11_S26;R17C11_S232_S260;1;R18C11_E26;R18C11_S261_E260;1;R18C12_C1;R18C12_E261_C1;1",
            "hdlname": "te pixelAddress",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:98.16-104.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/text.v:5.17-5.29"
          }
        },
        "hundredsCh2[2]": {
          "hide_name": 0,
          "bits": [ 3878866 ] ,
          "attributes": {
            "ROUTING": "R13C16_Q4;;1;R13C16_W24;R13C16_Q4_W240;1;R13C15_X07;R13C15_W241_X07;1;R13C15_B7;R13C15_X07_B7;1",
            "hdlname": "dec2 hundreds",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:17.22-17.30",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.units_LUT4_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878863 ] ,
          "attributes": {
            "ROUTING": "R13C15_F7;;1;R13C15_S10;R13C15_F7_S100;1;R13C15_B1;R13C15_S100_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "hundredsCh1[0]": {
          "hide_name": 0,
          "bits": [ 3878860 ] ,
          "attributes": {
            "ROUTING": "R11C15_Q5;;1;R11C15_X04;R11C15_Q5_X04;1;R11C15_D7;R11C15_X04_D7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:206.30-206.41",
            "hdlname": "dec hundreds"
          }
        },
        "hundredsCh1[1]": {
          "hide_name": 0,
          "bits": [ 3878857 ] ,
          "attributes": {
            "ROUTING": "R11C14_Q3;;1;R11C14_S13;R11C14_Q3_S130;1;R11C14_D7;R11C14_S130_D7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:206.30-206.41",
            "hdlname": "dec hundreds"
          }
        },
        "hundredsCh1[2]": {
          "hide_name": 0,
          "bits": [ 3878855 ] ,
          "attributes": {
            "ROUTING": "R11C15_Q0;;1;R11C15_S20;R11C15_Q0_S200;1;R13C15_X01;R13C15_S202_X01;1;R13C15_A7;R13C15_X01_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:206.30-206.41",
            "hdlname": "dec hundreds"
          }
        },
        "hundredsCh1[3]": {
          "hide_name": 0,
          "bits": [ 3878851 ] ,
          "attributes": {
            "ROUTING": "R12C15_Q0;;1;R12C15_SN20;R12C15_Q0_SN20;1;R13C15_B4;R13C15_S121_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:206.30-206.41",
            "hdlname": "dec hundreds"
          }
        },
        "dec.digits_DFFE_Q_D_LUT4_F_2_I3[3]": {
          "hide_name": 0,
          "bits": [ 3878846 ] ,
          "attributes": {
            "ROUTING": "R12C17_F1;;1;R12C17_E21;R12C17_F1_E210;1;R12C18_X02;R12C18_E211_X02;1;R12C18_D5;R12C18_X02_D5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits_DFFE_Q_D_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 3878843 ] ,
          "attributes": {
            "ROUTING": "R9C15_F3;;1;R9C15_X06;R9C15_F3_X06;1;R9C15_D0;R9C15_X06_D0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.state_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3878841 ] ,
          "attributes": {
            "ROUTING": "R12C17_F2;;1;R12C17_D4;R12C17_F2_D4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878838 ] ,
          "attributes": {
            "ROUTING": "R9C16_X03;R9C16_F4_X03;1;R9C16_A7;R9C16_X03_A7;1;R9C16_F4;;1;R9C16_W13;R9C16_F4_W130;1;R9C15_A3;R9C15_W131_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_8_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878835 ] ,
          "attributes": {
            "ROUTING": "R12C18_F1;;1;R12C18_X06;R12C18_F1_X06;1;R12C18_C4;R12C18_X06_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_7_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878832 ] ,
          "attributes": {
            "ROUTING": "R11C18_F7;;1;R11C18_E13;R11C18_F7_E130;1;R11C18_C3;R11C18_E130_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878827 ] ,
          "attributes": {
            "ROUTING": "R11C17_X03;R11C17_F6_X03;1;R11C17_A1;R11C17_X03_A1;1;R11C17_F6;;1;R11C17_X07;R11C17_F6_X07;1;R11C17_A5;R11C17_X07_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_6_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878825 ] ,
          "attributes": {
            "ROUTING": "R11C17_F1;;1;R11C17_X02;R11C17_F1_X02;1;R11C17_C3;R11C17_X02_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_5_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878822 ] ,
          "attributes": {
            "ROUTING": "R11C17_F0;;1;R11C17_X01;R11C17_F0_X01;1;R11C17_C2;R11C17_X01_C2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_4_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878819 ] ,
          "attributes": {
            "ROUTING": "R11C16_F7;;1;R11C16_X08;R11C16_F7_X08;1;R11C16_C5;R11C16_X08_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878817 ] ,
          "attributes": {
            "ROUTING": "R9C17_W25;R9C17_N252_W250;1;R9C16_N25;R9C16_W251_N250;1;R9C16_B6;R9C16_N250_B6;1;R11C17_W13;R11C17_F5_W130;1;R11C17_A0;R11C17_F5_A0;1;R11C16_A7;R11C16_W131_A7;1;R11C17_F5;;1;R11C17_N25;R11C17_F5_N250;1;R9C17_N25;R9C17_N252_N250;1;R8C17_W25;R8C17_N251_W250;1;R8C16_A2;R8C16_W251_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878813 ] ,
          "attributes": {
            "ROUTING": "R8C16_E13;R8C16_F2_E130;1;R8C16_A7;R8C16_E130_A7;1;R8C16_F2;;1;R8C16_E10;R8C16_F2_E100;1;R8C16_A5;R8C16_E100_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_3_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878811 ] ,
          "attributes": {
            "ROUTING": "R8C16_F5;;1;R8C16_X04;R8C16_F5_X04;1;R8C16_C0;R8C16_X04_C0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878809 ] ,
          "attributes": {
            "ROUTING": "R8C16_X07;R8C16_F4_X07;1;R8C16_B6;R8C16_X07_B6;1;R8C16_X03;R8C16_F4_X03;1;R8C16_D2;R8C16_X03_D2;1;R8C16_S13;R8C16_F4_S130;1;R9C16_C6;R9C16_S131_C6;1;R8C16_F4;;1;R8C16_S24;R8C16_F4_S240;1;R10C16_S25;R10C16_S242_S250;1;R11C16_B7;R11C16_S251_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878807 ] ,
          "attributes": {
            "ROUTING": "R8C16_F6;;1;R8C16_C1;R8C16_F6_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_I2_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878805 ] ,
          "attributes": {
            "ROUTING": "R11C17_C0;R11C17_S261_C0;1;R11C17_C1;R11C17_S261_C1;1;R9C15_X04;R9C15_W272_X04;1;R9C15_D4;R9C15_X04_D4;1;R9C17_W27;R9C17_F7_W270;1;R9C15_X08;R9C15_W272_X08;1;R9C15_D3;R9C15_X08_D3;1;R9C16_C7;R9C16_W101_C7;1;R9C17_W10;R9C17_F7_W100;1;R10C17_S26;R10C17_S121_S260;1;R8C16_C6;R8C16_W261_C6;1;R9C17_SN20;R9C17_F7_SN20;1;R8C17_W26;R8C17_N121_W260;1;R8C16_C5;R8C16_W261_C5;1;R12C17_C4;R12C17_S221_C4;1;R11C17_E27;R11C17_S272_E270;1;R11C18_X04;R11C18_E271_X04;1;R11C18_D7;R11C18_X04_D7;1;R11C17_W27;R11C17_S272_W270;1;R11C16_X04;R11C16_W271_X04;1;R11C16_D7;R11C16_X04_D7;1;R12C17_X01;R12C17_S221_X01;1;R12C17_C1;R12C17_X01_C1;1;R9C17_F7;;1;R9C17_S27;R9C17_F7_S270;1;R11C17_S22;R11C17_S272_S220;1;R12C17_E22;R12C17_S221_E220;1;R12C18_D1;R12C18_E221_D1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878803 ] ,
          "attributes": {
            "ROUTING": "R9C15_N22;R9C15_F2_N220;1;R9C15_C0;R9C15_N220_C0;1;R9C15_B4;R9C15_W100_B4;1;R9C15_W10;R9C15_F2_W100;1;R9C15_E22;R9C15_F2_E220;1;R9C16_D4;R9C16_E221_D4;1;R9C15_F2;;1;R9C15_EW20;R9C15_F2_EW20;1;R9C16_C5;R9C16_E121_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878801 ] ,
          "attributes": {
            "ROUTING": "R8C16_A6;R8C16_F7_A6;1;R8C16_SN20;R8C16_F7_SN20;1;R9C16_B5;R9C16_S121_B5;1;R8C16_S10;R8C16_F7_S100;1;R9C16_A4;R9C16_S101_A4;1;R8C16_F7;;1;R8C16_SN10;R8C16_F7_SN10;1;R9C16_W25;R9C16_S111_W250;1;R9C15_A4;R9C15_W251_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878799 ] ,
          "attributes": {
            "ROUTING": "R9C15_F4;;1;R9C15_C1;R9C15_F4_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878797 ] ,
          "attributes": {
            "ROUTING": "R9C16_F7;;1;R9C16_X04;R9C16_F7_X04;1;R9C16_C2;R9C16_X04_C2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.tens_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878795 ] ,
          "attributes": {
            "ROUTING": "R11C15_CE0;R11C15_W211_CE0;1;R11C14_CE1;R11C14_W212_CE1;1;R11C16_N20;R11C16_F0_N200;1;R11C16_A1;R11C16_N200_A1;1;R12C15_CE1;R12C15_X05_CE1;1;R12C15_CE2;R12C15_X05_CE2;1;R11C14_CE0;R11C14_W212_CE0;1;R12C15_W26;R12C15_S261_W260;1;R12C14_X07;R12C14_W261_X07;1;R12C14_CE1;R12C14_X07_CE1;1;R11C16_S21;R11C16_S100_S210;1;R12C16_CE2;R12C16_S211_CE2;1;R11C16_S10;R11C16_F0_S100;1;R11C16_W21;R11C16_S100_W210;1;R11C15_CE2;R11C15_W211_CE2;1;R11C16_F0;;1;R11C16_EW20;R11C16_F0_EW20;1;R11C15_S26;R11C15_W121_S260;1;R12C15_X05;R12C15_S261_X05;1;R12C15_CE0;R12C15_X05_CE0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 3881369 ] ,
          "attributes": {
            "ROUTING": "R11C7_X03;R11C7_W241_X03;1;R11C7_B3;R11C7_X03_B3;1;R11C6_D3;R11C6_X03_D3;1;R11C6_X03;R11C6_W242_X03;1;R12C7_A0;R12C7_W131_A0;1;R12C7_W83;R12C7_W131_W830;1;R11C8_W24;R11C8_N101_W240;1;R12C4_A5;R12C4_E252_A5;1;R12C8_N10;R12C8_F6_N100;1;R12C8_W13;R12C8_F6_W130;1;R12C8_F6;;1;R12C2_E25;R12C2_E838_E250;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3881366 ] ,
          "attributes": {
            "ROUTING": "R12C4_N10;R12C4_F5_N100;1;R12C4_C4;R12C4_N100_C4;1;R12C4_S25;R12C4_F5_S250;1;R14C4_S20;R14C4_S252_S200;1;R16C4_X07;R16C4_S202_X07;1;R16C4_B7;R16C4_X07_B7;1;R13C4_B2;R13C4_S111_B2;1;R12C4_F5;;1;R12C4_SN10;R12C4_F5_SN10;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits[8]": {
          "hide_name": 0,
          "bits": [ 3878789 ] ,
          "attributes": {
            "ROUTING": "R11C16_N10;R11C16_Q5_N100;1;R10C16_N24;R10C16_N101_N240;1;R9C16_D6;R9C16_N241_D6;1;R11C16_W13;R11C16_Q5_W130;1;R11C15_A5;R11C15_W131_A5;1;R9C16_N20;R9C16_N252_N200;1;R8C16_X01;R8C16_N201_X01;1;R8C16_B2;R8C16_X01_B2;1;R11C16_C7;R11C16_N130_C7;1;R11C16_N25;R11C16_Q5_N250;1;R11C16_N13;R11C16_Q5_N130;1;R11C16_Q5;;1;R11C16_SN10;R11C16_Q5_SN10;1;R10C16_N25;R10C16_N111_N250;1;R8C16_X06;R8C16_N252_X06;1;R8C16_A4;R8C16_X06_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec digits"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3881364 ] ,
          "attributes": {
            "ROUTING": "R12C4_X02;R12C4_F1_X02;1;R12C4_C3;R12C4_X02_C3;1;R12C4_F1;;1;R12C4_S21;R12C4_F1_S210;1;R12C4_A7;R12C4_S210_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits[9]": {
          "hide_name": 0,
          "bits": [ 3878784 ] ,
          "attributes": {
            "ROUTING": "R9C16_A0;R9C16_N100_A0;1;R9C16_N13;R9C16_Q0_N130;1;R8C16_B0;R8C16_N131_B0;1;R10C16_W26;R10C16_S121_W260;1;R10C14_S26;R10C14_W262_S260;1;R11C14_X05;R11C14_S261_X05;1;R11C14_A3;R11C14_X05_A3;1;R9C16_SN20;R9C16_Q0_SN20;1;R8C16_C2;R8C16_N121_C2;1;R9C16_Q0;;1;R9C16_N10;R9C16_Q0_N100;1;R8C16_B4;R8C16_N101_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec digits"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881390 ] ,
          "attributes": {
            "ROUTING": "R13C4_F6;;1;R13C4_EW10;R13C4_F6_EW10;1;R13C5_A3;R13C5_E111_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits[10]": {
          "hide_name": 0,
          "bits": [ 3878779 ] ,
          "attributes": {
            "ROUTING": "R8C16_B1;R8C16_X05_B1;1;R8C16_W10;R8C16_Q0_W100;1;R8C16_B5;R8C16_W100_B5;1;R8C16_X05;R8C16_Q0_X05;1;R8C16_B7;R8C16_X05_B7;1;R8C16_N10;R8C16_Q0_N100;1;R8C16_C4;R8C16_N100_C4;1;R8C16_Q0;;1;R8C16_S20;R8C16_Q0_S200;1;R10C16_W20;R10C16_S202_W200;1;R10C15_S20;R10C15_W201_S200;1;R11C15_X01;R11C15_S201_X01;1;R11C15_A0;R11C15_X01_A0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec digits"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881360 ] ,
          "attributes": {
            "ROUTING": "R12C4_E20;R12C4_N101_E200;1;R12C5_D0;R12C5_E201_D0;1;R13C4_S20;R13C4_F0_S200;1;R15C4_X07;R15C4_S202_X07;1;R15C4_B7;R15C4_X07_B7;1;R12C5_A5;R12C5_E271_A5;1;R14C4_S22;R14C4_S121_S220;1;R15C4_C4;R15C4_S221_C4;1;R13C4_X01;R13C4_F0_X01;1;R13C4_B4;R13C4_X01_B4;1;R12C4_A1;R12C4_N111_A1;1;R12C4_E27;R12C4_N131_E270;1;R13C4_SN20;R13C4_F0_SN20;1;R12C4_E23;R12C4_N131_E230;1;R12C5_B6;R12C5_E231_B6;1;R13C4_N13;R13C4_F0_N130;1;R13C4_F0;;1;R13C4_SN10;R13C4_F0_SN10;1;R13C4_N10;R13C4_F0_N100;1;R12C4_B6;R12C4_N101_B6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits[11]": {
          "hide_name": 0,
          "bits": [ 3878774 ] ,
          "attributes": {
            "ROUTING": "R8C15_S23;R8C15_W131_S230;1;R9C15_B1;R9C15_S231_B1;1;R8C16_N13;R8C16_Q1_N130;1;R8C16_C7;R8C16_N130_C7;1;R8C16_X02;R8C16_Q1_X02;1;R8C16_D4;R8C16_X02_D4;1;R8C16_Q1;;1;R8C16_W13;R8C16_Q1_W130;1;R8C15_S27;R8C15_W131_S270;1;R10C15_S27;R10C15_S272_S270;1;R12C15_A0;R12C15_S272_A0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec digits"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881358 ] ,
          "attributes": {
            "ROUTING": "R12C4_S24;R12C4_F4_S240;1;R12C4_B1;R12C4_S240_B1;1;R12C4_F4;;1;R12C4_X03;R12C4_F4_X03;1;R12C4_A6;R12C4_X03_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits[12]": {
          "hide_name": 0,
          "bits": [ 3878770 ] ,
          "attributes": {
            "ROUTING": "R9C15_N10;R9C15_Q1_N100;1;R9C15_C4;R9C15_N100_C4;1;R9C15_E10;R9C15_Q1_E100;1;R9C16_D5;R9C16_E101_D5;1;R9C15_EW10;R9C15_Q1_EW10;1;R9C14_S25;R9C14_W111_S250;1;R11C14_A1;R11C14_S252_A1;1;R9C15_A2;R9C15_X02_A2;1;R9C15_X02;R9C15_Q1_X02;1;R9C15_Q1;;1;R9C15_E13;R9C15_Q1_E130;1;R9C16_B4;R9C16_E131_B4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec digits"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3881356 ] ,
          "attributes": {
            "ROUTING": "R13C5_F3;;1;R13C5_EW20;R13C5_F3_EW20;1;R13C4_D1;R13C4_W121_D1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits[13]": {
          "hide_name": 0,
          "bits": [ 3878765 ] ,
          "attributes": {
            "ROUTING": "R9C16_X02;R9C16_Q3_X02;1;R9C16_A3;R9C16_X02_A3;1;R9C16_S13;R9C16_Q3_S130;1;R9C16_B2;R9C16_S130_B2;1;R9C16_X06;R9C16_Q3_X06;1;R9C16_C4;R9C16_X06_C4;1;R9C15_B2;R9C15_W231_B2;1;R9C16_Q3;;1;R9C16_W23;R9C16_Q3_W230;1;R9C14_S23;R9C14_W232_S230;1;R11C14_S23;R11C14_S232_S230;1;R12C14_X02;R12C14_S231_X02;1;R12C14_A2;R12C14_X02_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec digits"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881388 ] ,
          "attributes": {
            "ROUTING": "R12C8_N21;R12C8_F1_N210;1;R12C8_A2;R12C8_N210_A2;1;R12C8_F1;;1;R12C8_EW20;R12C8_F1_EW20;1;R12C7_S26;R12C7_W121_S260;1;R13C7_C2;R13C7_S261_C2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 3881379 ] ,
          "attributes": {
            "ROUTING": "R13C4_F4;;1;R13C4_E10;R13C4_F4_E100;1;R13C5_D4;R13C5_E101_D4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3881377 ] ,
          "attributes": {
            "ROUTING": "R13C4_F2;;1;R13C4_S22;R13C4_F2_S220;1;R13C4_C4;R13C4_S220_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881383 ] ,
          "attributes": {
            "ROUTING": "R14C4_C7;R14C4_X06_C7;1;R14C4_F3;;1;R14C4_X06;R14C4_F3_X06;1;R14C4_C4;R14C4_X06_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881374 ] ,
          "attributes": {
            "ROUTING": "R13C8_W13;R13C8_F4_W130;1;R13C7_A6;R13C7_W131_A6;1;R13C3_B1;R13C3_X04_B1;1;R13C7_N24;R13C7_W241_N240;1;R13C8_N13;R13C8_F4_N130;1;R12C8_W23;R12C8_N131_W230;1;R17C5_N27;R17C5_E271_N270;1;R16C5_B4;R16C5_N271_B4;1;R13C4_S82;R13C4_W824_S820;1;R12C7_X03;R12C7_N241_X03;1;R13C8_N10;R13C8_F4_N100;1;R13C4_S24;R13C4_W824_S240;1;R15C4_E24;R15C4_S242_E240;1;R13C8_W24;R13C8_F4_W240;1;R14C4_B5;R14C4_S271_B5;1;R15C5_C5;R15C5_E241_C5;1;R17C4_E27;R17C4_S824_E270;1;R13C8_W82;R13C8_F4_W820;1;R12C8_B6;R12C8_N101_B6;1;R13C8_F4;;1;R13C1_E27;R13C1_E828_E270;1;R12C6_B3;R12C6_W232_B3;1;R13C3_X04;R13C3_E272_X04;1;R12C7_B3;R12C7_X03_B3;1;R13C4_S27;R13C4_W824_S270;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881392 ] ,
          "attributes": {
            "ROUTING": "R13C3_W10;R13C3_F7_W100;1;R13C3_B4;R13C3_W100_B4;1;R13C3_N13;R13C3_F7_N130;1;R12C3_E27;R12C3_N131_E270;1;R12C5_A6;R12C5_E272_A6;1;R13C3_F7;;1;R13C3_E10;R13C3_F7_E100;1;R13C4_E24;R13C4_E101_E240;1;R13C5_C3;R13C5_E241_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits[14]": {
          "hide_name": 0,
          "bits": [ 3878749 ] ,
          "attributes": {
            "ROUTING": "R9C16_X05;R9C16_Q2_X05;1;R9C16_B7;R9C16_X05_B7;1;R9C15_B0;R9C15_W111_B0;1;R9C16_EW10;R9C16_Q2_EW10;1;R9C15_B3;R9C15_W111_B3;1;R9C15_S24;R9C15_W101_S240;1;R11C15_X03;R11C15_S242_X03;1;R11C15_A1;R11C15_X03_A1;1;R9C16_Q2;;1;R9C16_W10;R9C16_Q2_W100;1;R9C15_C2;R9C15_W101_C2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec digits"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881355 ] ,
          "attributes": {
            "ROUTING": "R12C4_F6;;1;R12C4_S10;R12C4_F6_S100;1;R13C4_C1;R13C4_S101_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits[15]": {
          "hide_name": 0,
          "bits": [ 3878745 ] ,
          "attributes": {
            "ROUTING": "R9C15_X01;R9C15_Q0_X01;1;R9C15_C3;R9C15_X01_C3;1;R9C15_W13;R9C15_Q0_W130;1;R9C15_D2;R9C15_W130_D2;1;R9C15_Q0;;1;R9C15_S20;R9C15_Q0_S200;1;R11C15_S21;R11C15_S202_S210;1;R12C15_A4;R12C15_S211_A4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:21.16-21.22",
            "hdlname": "dec digits"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_LUT4_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3881381 ] ,
          "attributes": {
            "ROUTING": "R13C4_W23;R13C4_N131_W230;1;R13C3_X02;R13C3_W231_X02;1;R13C3_C1;R13C3_X02_C1;1;R14C4_F4;;1;R14C4_N13;R14C4_F4_N130;1;R13C4_E27;R13C4_N131_E270;1;R13C5_A4;R13C5_E271_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878743 ] ,
          "attributes": {
            "ROUTING": "R11C18_CE1;R11C18_E212_CE1;1;R11C18_CE2;R11C18_E212_CE2;1;R9C16_W21;R9C16_N212_W210;1;R9C15_CE0;R9C15_W211_CE0;1;R11C18_S21;R11C18_E212_S210;1;R12C18_CE2;R12C18_S211_CE2;1;R11C16_E21;R11C16_F1_E210;1;R11C17_CE1;R11C17_E211_CE1;1;R11C16_X06;R11C16_F1_X06;1;R11C16_CE2;R11C16_X06_CE2;1;R11C16_EW10;R11C16_F1_EW10;1;R11C17_S21;R11C17_E111_S210;1;R12C17_CE2;R12C17_S211_CE2;1;R9C16_CE1;R9C16_N212_CE1;1;R9C16_N21;R9C16_N212_N210;1;R8C16_CE0;R8C16_N211_CE0;1;R11C16_F1;;1;R11C16_N21;R11C16_F1_N210;1;R9C16_CE0;R9C16_N212_CE0;1"
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3878733 ] ,
          "attributes": {
            "ROUTING": "R9C17_X05;R9C17_W221_X05;1;R9C17_A3;R9C17_X05_A3;1;R9C18_S13;R9C18_Q2_S130;1;R9C18_N25;R9C18_S130_N250;1;R9C18_B7;R9C18_N250_B7;1;R11C16_A0;R11C16_X01_A0;1;R9C16_S24;R9C16_W241_S240;1;R11C16_X01;R11C16_S242_X01;1;R9C18_D2;R9C18_Q2_D2;1;R9C16_B0;R9C16_X07_B0;1;R9C17_W24;R9C17_W101_W240;1;R9C16_X07;R9C16_W241_X07;1;R9C16_A5;R9C16_X07_A5;1;R9C18_W10;R9C18_Q2_W100;1;R9C17_X01;R9C17_W221_X01;1;R9C17_A7;R9C17_X01_A7;1;R9C16_X01;R9C16_W222_X01;1;R9C16_A6;R9C16_X01_A6;1;R9C18_S22;R9C18_Q2_S220;1;R11C18_X01;R11C18_S222_X01;1;R11C18_A1;R11C18_X01_A1;1;R11C18_B5;R11C18_X01_B5;1;R9C16_B3;R9C16_X01_B3;1;R9C17_S22;R9C17_W221_S220;1;R11C17_S23;R11C17_S222_S230;1;R12C17_X02;R12C17_S231_X02;1;R12C17_D5;R12C17_X02_D5;1;R9C18_Q2;;1;R9C18_W22;R9C18_Q2_W220;1;R9C16_S22;R9C16_W222_S220;1;R11C16_S22;R11C16_S222_S220;1;R12C16_X07;R12C16_S221_X07;1;R12C16_B7;R12C16_X07_B7;1",
            "hdlname": "dec state",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.cachedValue_LUT4_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878731 ] ,
          "attributes": {
            "ROUTING": "R12C17_F6;;1;R12C17_X03;R12C17_F6_X03;1;R12C17_B5;R12C17_X03_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3881353 ] ,
          "attributes": {
            "ROUTING": "R16C4_F7;;1;R16C4_N10;R16C4_F7_N100;1;R15C4_D0;R15C4_N101_D0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits[7]": {
          "hide_name": 0,
          "bits": [ 3878727 ] ,
          "attributes": {
            "ROUTING": "R12C17_W27;R12C17_S131_W270;1;R12C15_A1;R12C15_W272_A1;1;R11C17_S13;R11C17_Q2_S130;1;R11C17_D7;R11C17_S130_D7;1;R11C17_X05;R11C17_Q2_X05;1;R11C17_C5;R11C17_X05_C5;1;R11C17_Q2;;1;R11C17_EW10;R11C17_Q2_EW10;1;R11C16_B5;R11C16_W111_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec digits"
          }
        },
        "dec.digits[6]": {
          "hide_name": 0,
          "bits": [ 3878724 ] ,
          "attributes": {
            "ROUTING": "R11C17_N13;R11C17_Q3_N130;1;R11C17_W24;R11C17_N130_W240;1;R11C17_B2;R11C17_W240_B2;1;R11C17_S10;R11C17_Q3_S100;1;R11C17_B1;R11C17_S100_B1;1;R11C17_W23;R11C17_Q3_W230;1;R11C15_S23;R11C15_W232_S230;1;R12C15_A5;R12C15_S231_A5;1;R11C17_W10;R11C17_Q3_W100;1;R11C17_B5;R11C17_W100_B5;1;R11C17_Q3;;1;R11C17_X06;R11C17_Q3_X06;1;R11C17_C7;R11C17_X06_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec digits"
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3878722 ] ,
          "attributes": {
            "ROUTING": "R11C18_EW20;R11C18_Q3_EW20;1;R11C17_W22;R11C17_W121_W220;1;R11C15_X05;R11C15_W222_X05;1;R11C15_A4;R11C15_X05_A4;1;R11C18_N13;R11C18_Q3_N130;1;R11C18_C7;R11C18_N130_C7;1;R11C17_B6;R11C17_W231_B6;1;R11C17_B7;R11C17_W231_B7;1;R11C18_W23;R11C18_Q3_W230;1;R11C18_Q3;;1;R11C18_X06;R11C18_Q3_X06;1;R11C18_D1;R11C18_X06_D1;1",
            "hdlname": "dec digits",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:21.16-21.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits[5]": {
          "hide_name": 0,
          "bits": [ 3878719 ] ,
          "attributes": {
            "ROUTING": "R11C18_EW10;R11C18_Q5_EW10;1;R11C17_B3;R11C17_W111_B3;1;R11C18_A5;R11C18_Q5_A5;1;R11C17_W20;R11C17_W101_W200;1;R11C15_W21;R11C15_W202_W210;1;R11C14_X02;R11C14_W211_X02;1;R11C14_A0;R11C14_X02_A0;1;R11C18_W10;R11C18_Q5_W100;1;R11C17_C6;R11C17_W101_C6;1;R11C18_Q5;;1;R11C18_W13;R11C18_Q5_W130;1;R11C17_A7;R11C17_W131_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec digits"
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878717 ] ,
          "attributes": {
            "ROUTING": "R11C17_B0;R11C17_X04_B0;1;R11C17_EW20;R11C17_F7_EW20;1;R11C18_C1;R11C18_E121_C1;1;R11C17_E13;R11C17_F7_E130;1;R11C18_B7;R11C18_E131_B7;1;R11C17_F7;;1;R11C17_X04;R11C17_F7_X04;1;R11C17_D6;R11C17_X04_D6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET[0]": {
          "hide_name": 0,
          "bits": [ 3878713 ] ,
          "attributes": {
            "ROUTING": "R12C17_N25;R12C17_W251_N250;1;R12C17_B6;R12C17_N250_B6;1;R12C18_N13;R12C18_Q5_N130;1;R11C18_B3;R11C18_N131_B3;1;R12C16_A5;R12C16_W252_A5;1;R12C17_A2;R12C17_W251_A2;1;R12C18_W25;R12C18_Q5_W250;1;R12C18_N10;R12C18_Q5_N100;1;R12C18_A1;R12C18_N100_A1;1;R12C17_N20;R12C17_W101_N200;1;R12C17_A1;R12C17_N200_A1;1;R12C18_Q5;;1;R12C18_W10;R12C18_Q5_W100;1;R12C17_C3;R12C17_W101_C3;1",
            "hdlname": "dec digits",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878711 ] ,
          "attributes": {
            "ROUTING": "R12C17_EW20;R12C17_F3_EW20;1;R12C18_C5;R12C18_E121_C5;1;R11C18_X03;R11C18_E261_X03;1;R11C18_A7;R11C18_X03_A7;1;R11C17_E26;R11C17_N121_E260;1;R11C18_X07;R11C18_E261_X07;1;R11C18_B1;R11C18_X07_B1;1;R12C17_F3;;1;R12C17_SN20;R12C17_F3_SN20;1;R11C17_A6;R11C17_N121_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.digits[1]": {
          "hide_name": 0,
          "bits": [ 3878707 ] ,
          "attributes": {
            "ROUTING": "R12C17_W10;R12C17_Q4_W100;1;R12C17_B4;R12C17_W100_B4;1;R12C17_E13;R12C17_Q4_E130;1;R12C18_B4;R12C18_E131_B4;1;R12C17_W13;R12C17_Q4_W130;1;R12C16_W27;R12C16_W131_W270;1;R12C15_A3;R12C15_W271_A3;1;R12C17_Q4;;1;R12C17_X07;R12C17_Q4_X07;1;R12C17_B0;R12C17_X07_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec digits"
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET[3]": {
          "hide_name": 0,
          "bits": [ 3878704 ] ,
          "attributes": {
            "ROUTING": "R12C17_E10;R12C17_Q5_E100;1;R12C17_A4;R12C17_E100_A4;1;R12C17_X08;R12C17_Q5_X08;1;R12C17_D2;R12C17_X08_D2;1;R12C17_N13;R12C17_Q5_N130;1;R12C17_C6;R12C17_N130_C6;1;R12C17_W25;R12C17_Q5_W250;1;R12C15_W25;R12C15_W252_W250;1;R12C14_A3;R12C14_W251_A3;1;R12C17_Q5;;1;R12C17_N10;R12C17_Q5_N100;1;R12C17_A0;R12C17_N100_A0;1",
            "hdlname": "dec digits",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878700 ] ,
          "attributes": {
            "ROUTING": "R12C18_X03;R12C18_Q4_X03;1;R12C18_B5;R12C18_X03_B5;1;R12C18_E10;R12C18_Q4_E100;1;R12C18_C1;R12C18_E100_C1;1;R12C17_W21;R12C17_W111_W210;1;R12C15_X02;R12C15_W212_X02;1;R12C15_A2;R12C15_X02_A2;1;R12C17_B7;R12C17_W111_B7;1;R12C18_Q4;;1;R12C18_EW10;R12C18_Q4_EW10;1;R12C17_B3;R12C17_W111_B3;1",
            "hdlname": "dec digits",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878698 ] ,
          "attributes": {
            "ROUTING": "R12C17_W20;R12C17_F0_W200;1;R12C17_A7;R12C17_W200_A7;1;R12C18_X05;R12C18_E201_X05;1;R12C18_B1;R12C18_X05_B1;1;R12C17_E20;R12C17_F0_E200;1;R12C17_F0;;1;R12C17_X05;R12C17_F0_X05;1;R12C17_A3;R12C17_X05_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET[1]": {
          "hide_name": 0,
          "bits": [ 3878697 ] ,
          "attributes": {
            "ROUTING": "R12C17_A6;R12C17_F7_A6;1;R12C17_B2;R12C17_X04_B2;1;R12C17_F7;;1;R12C17_X04;R12C17_F7_X04;1;R12C17_B1;R12C17_X04_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "voltageCh1[0]": {
          "hide_name": 0,
          "bits": [ 3878694 ] ,
          "attributes": {
            "ROUTING": "R25C13_Q1;;1;R25C13_EW10;R25C13_Q1_EW10;1;R25C14_A2;R25C14_E111_A2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:151.16-151.26",
            "hdlname": "dec value"
          }
        },
        "voltageCh1[11]": {
          "hide_name": 0,
          "bits": [ 3878691 ] ,
          "attributes": {
            "ROUTING": "R17C16_Q1;;1;R17C16_X06;R17C16_Q1_X06;1;R17C16_A5;R17C16_X06_A5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:151.16-151.26",
            "hdlname": "dec value"
          }
        },
        "dec.cachedValue_LUT4_I0_I1[2]": {
          "hide_name": 0,
          "bits": [ 3878685 ] ,
          "attributes": {
            "ROUTING": "R11C18_N23;R11C18_E232_N230;1;R9C18_X04;R9C18_N232_X04;1;R9C18_D7;R9C18_X04_D7;1;R11C18_X02;R11C18_E232_X02;1;R11C18_D5;R11C18_X02_D5;1;R13C16_S21;R13C16_S111_S210;1;R15C16_A7;R15C16_S212_A7;1;R12C16_N13;R12C16_Q1_N130;1;R11C16_B0;R11C16_N131_B0;1;R12C16_X02;R12C16_Q1_X02;1;R12C16_A1;R12C16_X02_A1;1;R12C16_EW20;R12C16_Q1_EW20;1;R12C17_C5;R12C17_E121_C5;1;R9C16_D3;R9C16_X08_D3;1;R12C16_SN10;R12C16_Q1_SN10;1;R11C17_N23;R11C17_E231_N230;1;R9C17_B3;R9C17_N232_B3;1;R11C16_E23;R11C16_N131_E230;1;R9C16_X08;R9C16_N211_X08;1;R9C16_D0;R9C16_X08_D0;1;R12C16_X06;R12C16_Q1_X06;1;R12C16_A7;R12C16_X06_A7;1;R9C18_X02;R9C18_E212_X02;1;R9C18_C2;R9C18_X02_C2;1;R12C16_Q1;;1;R12C16_N21;R12C16_Q1_N210;1;R10C16_N21;R10C16_N212_N210;1;R9C16_E21;R9C16_N211_E210;1;R9C17_B7;R9C17_E211_B7;1",
            "hdlname": "dec state",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "voltageCh1[2]": {
          "hide_name": 0,
          "bits": [ 3878681 ] ,
          "attributes": {
            "ROUTING": "R25C14_Q1;;1;R25C14_X06;R25C14_Q1_X06;1;R25C14_A5;R25C14_X06_A5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:151.16-151.26",
            "hdlname": "dec value"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3881351 ] ,
          "attributes": {
            "ROUTING": "R15C4_F4;;1;R15C4_S10;R15C4_F4_S100;1;R15C4_B0;R15C4_S100_B0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.cachedValue[2]": {
          "hide_name": 0,
          "bits": [ 3878677 ] ,
          "attributes": {
            "ROUTING": "R25C14_Q5;;1;R25C14_N25;R25C14_Q5_N250;1;R23C14_X04;R23C14_N252_X04;1;R23C14_B3;R23C14_X04_B3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec cachedValue"
          }
        },
        "voltageCh1[3]": {
          "hide_name": 0,
          "bits": [ 3878675 ] ,
          "attributes": {
            "ROUTING": "R23C14_Q5;;1;R23C14_N13;R23C14_Q5_N130;1;R23C14_A3;R23C14_N130_A3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:151.16-151.26",
            "hdlname": "dec value"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_I0_F_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3881349 ] ,
          "attributes": {
            "ROUTING": "R14C6_F0;;1;R14C6_EW20;R14C6_F0_EW20;1;R14C5_W22;R14C5_W121_W220;1;R14C3_D6;R14C3_W222_D6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.cachedValue[3]": {
          "hide_name": 0,
          "bits": [ 3878671 ] ,
          "attributes": {
            "ROUTING": "R23C14_Q3;;1;R23C14_E13;R23C14_Q3_E130;1;R23C15_B5;R23C15_E131_B5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec cachedValue"
          }
        },
        "voltageCh1[4]": {
          "hide_name": 0,
          "bits": [ 3878669 ] ,
          "attributes": {
            "ROUTING": "R22C15_Q0;;1;R22C15_S10;R22C15_Q0_S100;1;R23C15_A5;R23C15_S101_A5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:151.16-151.26",
            "hdlname": "dec value"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_1_F_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3881347 ] ,
          "attributes": {
            "ROUTING": "R14C4_F7;;1;R14C4_X04;R14C4_F7_X04;1;R14C4_C2;R14C4_X04_C2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.cachedValue[4]": {
          "hide_name": 0,
          "bits": [ 3878665 ] ,
          "attributes": {
            "ROUTING": "R23C15_Q5;;1;R23C15_N25;R23C15_Q5_N250;1;R21C15_X04;R21C15_N252_X04;1;R21C15_B2;R21C15_X04_B2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec cachedValue"
          }
        },
        "voltageCh1[5]": {
          "hide_name": 0,
          "bits": [ 3878663 ] ,
          "attributes": {
            "ROUTING": "R21C15_Q4;;1;R21C15_X07;R21C15_Q4_X07;1;R21C15_A2;R21C15_X07_A2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:151.16-151.26",
            "hdlname": "dec value"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_1_F_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881346 ] ,
          "attributes": {
            "ROUTING": "R14C4_F0;;1;R14C4_X01;R14C4_F0_X01;1;R14C4_B2;R14C4_X01_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.cachedValue[5]": {
          "hide_name": 0,
          "bits": [ 3878659 ] ,
          "attributes": {
            "ROUTING": "R21C15_Q2;;1;R21C15_S13;R21C15_Q2_S130;1;R21C15_B3;R21C15_S130_B3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec cachedValue"
          }
        },
        "voltageCh1[6]": {
          "hide_name": 0,
          "bits": [ 3878657 ] ,
          "attributes": {
            "ROUTING": "R21C14_Q5;;1;R21C14_E25;R21C14_Q5_E250;1;R21C15_A3;R21C15_E251_A3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:151.16-151.26",
            "hdlname": "dec value"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881345 ] ,
          "attributes": {
            "ROUTING": "R14C5_N10;R14C5_F6_N100;1;R14C5_A0;R14C5_N100_A0;1;R14C5_F6;;1;R14C5_W13;R14C5_F6_W130;1;R14C4_A2;R14C4_W131_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.cachedValue[6]": {
          "hide_name": 0,
          "bits": [ 3878653 ] ,
          "attributes": {
            "ROUTING": "R21C15_Q3;;1;R21C15_N13;R21C15_Q3_N130;1;R20C15_B0;R20C15_N131_B0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec cachedValue"
          }
        },
        "voltageCh1[7]": {
          "hide_name": 0,
          "bits": [ 3878651 ] ,
          "attributes": {
            "ROUTING": "R20C15_Q5;;1;R20C15_N10;R20C15_Q5_N100;1;R20C15_A0;R20C15_N100_A0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:151.16-151.26",
            "hdlname": "dec value"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_I0_F_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881343 ] ,
          "attributes": {
            "ROUTING": "R14C4_F2;;1;R14C4_W13;R14C4_F2_W130;1;R14C3_A6;R14C3_W131_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.cachedValue[7]": {
          "hide_name": 0,
          "bits": [ 3878647 ] ,
          "attributes": {
            "ROUTING": "R20C15_Q0;;1;R20C15_X05;R20C15_Q0_X05;1;R20C15_B1;R20C15_X05_B1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec cachedValue"
          }
        },
        "voltageCh1[8]": {
          "hide_name": 0,
          "bits": [ 3878645 ] ,
          "attributes": {
            "ROUTING": "R20C15_Q3;;1;R20C15_X02;R20C15_Q3_X02;1;R20C15_A1;R20C15_X02_A1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:151.16-151.26",
            "hdlname": "dec value"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3881341 ] ,
          "attributes": {
            "ROUTING": "R15C4_F0;;1;R15C4_W10;R15C4_F0_W100;1;R15C3_N20;R15C3_W101_N200;1;R14C3_C4;R14C3_N201_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.cachedValue[8]": {
          "hide_name": 0,
          "bits": [ 3878641 ] ,
          "attributes": {
            "ROUTING": "R20C15_Q1;;1;R20C15_N21;R20C15_Q1_N210;1;R18C15_B3;R18C15_N212_B3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec cachedValue"
          }
        },
        "voltageCh1[9]": {
          "hide_name": 0,
          "bits": [ 3878639 ] ,
          "attributes": {
            "ROUTING": "R18C15_Q4;;1;R18C15_X07;R18C15_Q4_X07;1;R18C15_A3;R18C15_X07_A3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:151.16-151.26",
            "hdlname": "dec value"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_I0_F_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881340 ] ,
          "attributes": {
            "ROUTING": "R14C3_F4;;1;R14C3_X07;R14C3_F4_X07;1;R14C3_B6;R14C3_X07_B6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.cachedValue[9]": {
          "hide_name": 0,
          "bits": [ 3878635 ] ,
          "attributes": {
            "ROUTING": "R18C15_Q3;;1;R18C15_E13;R18C15_Q3_E130;1;R18C16_B4;R18C16_E131_B4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec cachedValue"
          }
        },
        "voltageCh1[10]": {
          "hide_name": 0,
          "bits": [ 3878633 ] ,
          "attributes": {
            "ROUTING": "R18C16_Q3;;1;R18C16_X06;R18C16_Q3_X06;1;R18C16_A4;R18C16_X06_A4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:151.16-151.26",
            "hdlname": "dec value"
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET[2]": {
          "hide_name": 0,
          "bits": [ 3878621 ] ,
          "attributes": {
            "ROUTING": "R24C14_S27;R24C14_S262_S270;1;R25C14_LSR1;R25C14_S271_LSR1;1;R12C16_SN20;R12C16_F7_SN20;1;R11C16_A5;R11C16_N121_A5;1;R12C17_C2;R12C17_N230_C2;1;R12C16_E13;R12C16_F7_E130;1;R12C17_N23;R12C17_E131_N230;1;R11C17_A3;R11C17_E271_A3;1;R12C18_A4;R12C18_E272_A4;1;R12C16_E27;R12C16_F7_E270;1;R12C18_A5;R12C18_E272_A5;1;R11C17_A2;R11C17_E271_A2;1;R11C16_E27;R11C16_N271_E270;1;R11C18_A3;R11C18_E272_A3;1;R9C16_A2;R9C16_N271_A2;1;R8C16_A1;R8C16_N272_A1;1;R10C16_N27;R10C16_N272_N270;1;R8C16_A0;R8C16_N272_A0;1;R9C15_A0;R9C15_N271_A0;1;R12C16_N27;R12C16_F7_N270;1;R10C16_W27;R10C16_N272_W270;1;R10C15_N27;R10C15_W271_N270;1;R9C15_A1;R9C15_N271_A1;1;R17C16_C5;R17C16_S221_C5;1;R14C16_S27;R14C16_S272_S270;1;R16C16_S22;R16C16_S272_S220;1;R18C16_C4;R18C16_S222_C4;1;R18C15_X02;R18C15_S272_X02;1;R18C15_C3;R18C15_X02_C3;1;R20C15_C0;R20C15_X04_C0;1;R20C15_X04;R20C15_S272_X04;1;R20C15_C1;R20C15_X04_C1;1;R21C15_C2;R21C15_X01_C2;1;R21C15_X01;R21C15_S221_X01;1;R21C15_C3;R21C15_X01_C3;1;R14C15_S27;R14C15_W271_S270;1;R16C15_S27;R16C15_S272_S270;1;R18C15_S27;R18C15_S272_S270;1;R20C15_S22;R20C15_S272_S220;1;R22C15_S22;R22C15_S222_S220;1;R23C15_C5;R23C15_S221_C5;1;R22C14_S26;R22C14_S262_S260;1;R23C14_C3;R23C14_S261_C3;1;R25C14_C4;R25C14_S221_C4;1;R12C16_F7;;1;R12C16_S27;R12C16_F7_S270;1;R14C16_W27;R14C16_S272_W270;1;R14C14_S27;R14C14_W272_S270;1;R16C14_S22;R16C14_S272_S220;1;R18C14_S23;R18C14_S222_S230;1;R20C14_S26;R20C14_S232_S260;1;R22C14_S27;R22C14_S262_S270;1;R24C14_S22;R24C14_S272_S220;1;R25C14_C5;R25C14_S221_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.cachedValue[0]": {
          "hide_name": 0,
          "bits": [ 3878619 ] ,
          "attributes": {
            "ROUTING": "R25C14_Q2;;1;R25C14_X01;R25C14_Q2_X01;1;R25C14_B4;R25C14_X01_B4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec cachedValue"
          }
        },
        "voltageCh1[1]": {
          "hide_name": 0,
          "bits": [ 3878617 ] ,
          "attributes": {
            "ROUTING": "R25C13_Q4;;1;R25C13_E24;R25C13_Q4_E240;1;R25C14_X07;R25C14_E241_X07;1;R25C14_A4;R25C14_X07_A4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:151.16-151.26",
            "hdlname": "dec value"
          }
        },
        "dec.cachedValue[1]": {
          "hide_name": 0,
          "bits": [ 3878615 ] ,
          "attributes": {
            "ROUTING": "R25C14_Q4;;1;R25C14_X03;R25C14_Q4_X03;1;R25C14_B5;R25C14_X03_B5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec cachedValue"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881335 ] ,
          "attributes": {
            "ROUTING": "R13C7_N10;R13C7_F3_N100;1;R12C7_D1;R12C7_N101_D1;1;R13C3_X05;R13C3_W221_X05;1;R13C3_C6;R13C3_X05_C6;1;R13C4_W22;R13C4_W272_W220;1;R13C6_W27;R13C6_W131_W270;1;R13C6_N27;R13C6_W131_N270;1;R11C6_B7;R11C6_N272_B7;1;R13C7_F3;;1;R13C7_W13;R13C7_F3_W130;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.cachedValue[10]": {
          "hide_name": 0,
          "bits": [ 3878612 ] ,
          "attributes": {
            "ROUTING": "R18C16_Q4;;1;R18C16_N10;R18C16_Q4_N100;1;R17C16_B5;R17C16_N101_B5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27",
            "hdlname": "dec cachedValue"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_F_I0_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3881338 ] ,
          "attributes": {
            "ROUTING": "R13C3_X07;R13C3_F4_X07;1;R13C3_D6;R13C3_X07_D6;1;R13C3_F4;;1;R13C3_N10;R13C3_F4_N100;1;R12C3_B5;R12C3_N101_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.cachedValue[11]": {
          "hide_name": 0,
          "bits": [ 3878609 ] ,
          "attributes": {
            "ROUTING": "R17C16_Q5;;1;R17C16_N25;R17C16_Q5_N250;1;R15C16_N25;R15C16_N252_N250;1;R13C16_N25;R13C16_N252_N250;1;R12C16_E25;R12C16_N251_E250;1;R12C17_A5;R12C17_E251_A5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "dec cachedValue"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3881352 ] ,
          "attributes": {
            "ROUTING": "R15C5_F5;;1;R15C5_W10;R15C5_F5_W100;1;R15C4_C0;R15C4_W101_C0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "dec.cachedValue_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878606 ] ,
          "attributes": {
            "ROUTING": "R18C16_S21;R18C16_S202_S210;1;R20C16_W21;R20C16_S212_W210;1;R20C14_S21;R20C14_W212_S210;1;R22C14_S21;R22C14_S212_S210;1;R24C14_S21;R24C14_S212_S210;1;R25C14_CE2;R25C14_S211_CE2;1;R17C16_X07;R17C16_S201_X07;1;R17C16_CE2;R17C16_X07_CE2;1;R15C16_S10;R15C16_F7_S100;1;R16C16_S20;R16C16_S101_S200;1;R18C16_X05;R18C16_S202_X05;1;R18C16_CE2;R18C16_X05_CE2;1;R23C14_X05;R23C14_S222_X05;1;R23C14_CE1;R23C14_X05_CE1;1;R21C15_X08;R21C15_S272_X08;1;R21C15_CE1;R21C15_X08_CE1;1;R18C15_X06;R18C15_S271_X06;1;R18C15_CE1;R18C15_X06_CE1;1;R21C15_S27;R21C15_S272_S270;1;R23C15_X08;R23C15_S272_X08;1;R23C15_CE2;R23C15_X08_CE2;1;R17C15_S27;R17C15_W271_S270;1;R19C15_S27;R19C15_S272_S270;1;R20C15_X06;R20C15_S271_X06;1;R20C15_CE0;R20C15_X06_CE0;1;R15C16_F7;;1;R15C16_S27;R15C16_F7_S270;1;R17C16_W27;R17C16_S272_W270;1;R17C14_S27;R17C14_W272_S270;1;R19C14_S22;R19C14_S272_S220;1;R21C14_S22;R21C14_S222_S220;1;R23C14_S22;R23C14_S222_S220;1;R25C14_X05;R25C14_S222_X05;1;R25C14_CE1;R25C14_X05_CE1;1"
          }
        },
        "charOutput[0]": {
          "hide_name": 0,
          "bits": [ 3878589 ] ,
          "attributes": {
            "ROUTING": "R14C10_W27;R14C10_W130_W270;1;R14C8_W22;R14C8_W272_W220;1;R14C7_D3;R14C7_W221_D3;1;R22C7_N20;R22C7_N252_N200;1;R21C7_D0;R21C7_N201_D0;1;R21C7_A4;R21C7_N211_A4;1;R24C7_N21;R24C7_S100_N210;1;R22C7_N21;R22C7_N212_N210;1;R22C7_C3;R22C7_N241_C3;1;R12C7_C0;R12C7_X04_C0;1;R11C7_D3;R11C7_E260_D3;1;R11C4_X05;R11C4_E201_X05;1;R11C4_A5;R11C4_X05_A5;1;R22C10_X04;R22C10_N232_X04;1;R20C8_N23;R20C8_W232_N230;1;R17C8_C0;R17C8_S261_C0;1;R13C3_A4;R13C3_X06_A4;1;R13C4_C0;R13C4_X04_C0;1;R16C10_X02;R16C10_S232_X02;1;R16C8_S26;R16C8_S232_S260;1;R20C9_S23;R20C9_W231_S230;1;R17C10_B1;R17C10_X05_B1;1;R12C7_B6;R12C7_W232_B6;1;R12C7_X04;R12C7_W272_X04;1;R12C6_W26;R12C6_N262_W260;1;R14C3_N25;R14C3_W834_N250;1;R12C3_E25;R12C3_N252_E250;1;R17C8_C2;R17C8_S261_C2;1;R16C7_S26;R16C7_S262_S260;1;R15C9_B5;R15C9_S271_B5;1;R16C9_D7;R16C9_S262_D7;1;R13C4_X04;R13C4_E251_X04;1;R16C9_X05;R16C9_S262_X05;1;R14C4_S27;R14C4_W272_S270;1;R15C7_S27;R15C7_W272_S270;1;R14C10_S80;R14C10_Q3_S800;1;R21C9_A5;R21C9_S231_A5;1;R12C4_X08;R12C4_E251_X08;1;R16C10_S80;R16C10_S232_S800;1;R15C7_A4;R15C7_W272_A4;1;R12C9_W27;R12C9_N272_W270;1;R16C6_X01;R16C6_S262_X01;1;R12C4_B4;R12C4_X08_B4;1;R11C7_E26;R11C7_S261_E260;1;R24C10_N23;R24C10_S808_N230;1;R11C6_A3;R11C6_N271_A3;1;R12C6_C0;R12C6_N262_C0;1;R16C7_D0;R16C7_S260_D0;1;R12C9_W23;R12C9_N232_W230;1;R18C10_W23;R18C10_S804_W230;1;R17C7_A4;R17C7_X05_A4;1;R18C8_X05;R18C8_S262_X05;1;R20C10_B0;R20C10_N232_B0;1;R14C5_B5;R14C5_X08_B5;1;R16C9_S83;R16C9_S262_S830;1;R14C6_N26;R14C6_W262_N260;1;R14C9_S26;R14C9_W121_S260;1;R13C6_C7;R13C6_X05_C7;1;R11C6_A2;R11C6_N271_A2;1;R14C4_N23;R14C4_W804_N230;1;R12C8_N26;R12C8_N232_N260;1;R12C8_B0;R12C8_N232_B0;1;R11C8_C2;R11C8_N261_C2;1;R15C9_W27;R15C9_S271_W270;1;R18C9_X05;R18C9_W201_X05;1;R14C8_X06;R14C8_W232_X06;1;R20C8_C3;R20C8_N230_C3;1;R18C8_X03;R18C8_S262_X03;1;R11C7_C0;R11C7_W261_C0;1;R11C3_E20;R11C3_N201_E200;1;R11C8_W26;R11C8_N261_W260;1;R14C10_B6;R14C10_W130_B6;1;R16C6_B4;R16C6_X01_B4;1;R20C9_W26;R20C9_S834_W260;1;R18C10_W20;R18C10_S804_W200;1;R10C7_S26;R10C7_W261_S260;1;R14C7_W83;R14C7_W262_W830;1;R14C6_A5;R14C6_W271_A5;1;R17C7_S82;R17C7_S272_S820;1;R16C10_S26;R16C10_S232_S260;1;R14C6_C1;R14C6_W262_C1;1;R25C7_N24;R25C7_S828_N240;1;R14C8_N23;R14C8_W232_N230;1;R14C7_W27;R14C7_W262_W270;1;R14C4_D3;R14C4_S270_D3;1;R22C10_C2;R22C10_X04_C2;1;R14C8_W80;R14C8_W232_W800;1;R15C6_E23;R15C6_S231_E230;1;R18C8_B7;R18C8_X05_B7;1;R15C5_A2;R15C5_X07_A2;1;R12C8_X02;R12C8_N232_X02;1;R14C6_B2;R14C6_X03_B2;1;R21C9_B3;R21C9_S231_B3;1;R18C7_X03;R18C7_S262_X03;1;R18C9_A2;R18C9_X05_A2;1;R17C7_X05;R17C7_S261_X05;1;R14C10_EW20;R14C10_Q3_EW20;1;R14C6_X03;R14C6_W262_X03;1;R16C8_B3;R16C8_S232_B3;1;R14C9_W25;R14C9_W111_W250;1;R15C7_B0;R15C7_E231_B0;1;R14C7_A7;R14C7_W252_A7;1;R14C9_N23;R14C9_W131_N230;1;R12C3_N20;R12C3_N252_N200;1;R14C8_A4;R14C8_X06_A4;1;R11C7_A2;R11C7_E271_A2;1;R20C10_N23;R20C10_N232_N230;1;R16C7_C2;R16C7_S262_C2;1;R14C7_S26;R14C7_W262_S260;1;R18C9_N20;R18C9_W201_N200;1;R12C6_N27;R12C6_N262_N270;1;R14C8_C6;R14C8_W261_C6;1;R22C10_N23;R22C10_S808_N230;1;R14C10_W80;R14C10_Q3_W800;1;R12C8_A5;R12C8_N232_A5;1;R20C8_C5;R20C8_W261_C5;1;R14C8_C3;R14C8_W261_C3;1;R20C10_W23;R20C10_S804_W230;1;R14C9_S27;R14C9_W131_S270;1;R14C8_B2;R14C8_W232_B2;1;R12C5_A2;R12C5_X07_A2;1;R13C3_X06;R13C3_N251_X06;1;R17C10_X05;R17C10_S261_X05;1;R13C3_E25;R13C3_N251_E250;1;R14C10_EW10;R14C10_Q3_EW10;1;R14C8_S23;R14C8_W232_S230;1;R15C5_X07;R15C5_W262_X07;1;R14C6_W27;R14C6_W262_W270;1;R16C9_A4;R16C9_X05_A4;1;R18C10_B2;R18C10_N232_B2;1;R14C10_W13;R14C10_Q3_W130;1;R12C5_X07;R12C5_W261_X07;1;R14C9_W26;R14C9_W121_W260;1;R24C7_N25;R24C7_S838_N250;1;R18C9_B6;R18C9_W231_B6;1;R13C6_X05;R13C6_N261_X05;1;R16C9_C6;R16C9_X05_C6;1;R10C8_W26;R10C8_N262_W260;1;R16C7_S83;R16C7_S262_S830;1;R14C6_S23;R14C6_W804_S230;1;R14C8_W26;R14C8_W232_W260;1;R14C10_W23;R14C10_Q3_W230;1;R20C8_C1;R20C8_W261_C1;1;R14C9_N27;R14C9_W131_N270;1;R14C5_X08;R14C5_W271_X08;1;R16C6_A1;R16C6_X01_A1;1;R17C10_X03;R17C10_S261_X03;1;R11C6_E27;R11C6_N271_E270;1;R13C5_B1;R13C5_E231_B1;1;R16C10_A1;R16C10_X02_A1;1;R13C4_E23;R13C4_N231_E230;1;R17C10_A0;R17C10_X03_A0;1;R18C7_B3;R18C7_X03_B3;1;R17C9_C7;R17C9_N201_C7;1;R14C6_S26;R14C6_W262_S260;1;R17C9_C5;R17C9_N201_C5;1;R15C6_C5;R15C6_W261_C5;1;R12C8_A1;R12C8_X02_A1;1;R14C10_Q3;;1;R12C5_C3;R12C5_W261_C3;1;R15C7_W26;R15C7_S261_W260;1;R23C7_N24;R23C7_N242_N240;1;R24C7_S10;R24C7_S838_S100;1;R14C10_S23;R14C10_Q3_S230;1;R18C8_A2;R18C8_X05_A2;1;R18C8_A1;R18C8_X03_A1;1",
            "hdlname": "te charOutput",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881411 ] ,
          "attributes": {
            "ROUTING": "R12C5_F4;;1;R12C5_C1;R12C5_F4_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[6]": {
          "hide_name": 0,
          "bits": [ 3878585 ] ,
          "attributes": {
            "ROUTING": "R14C10_X07;R14C10_W242_X07;1;R14C10_B0;R14C10_X07_B0;1;R14C10_N24;R14C10_W242_N240;1;R14C10_B5;R14C10_N240_B5;1;R12C12_Q4;;1;R12C12_S24;R12C12_Q4_S240;1;R14C12_W24;R14C12_S242_W240;1;R12C12_SN10;R12C12_Q4_SN10;1;R13C12_D6;R13C12_S111_D6;1",
            "hdlname": "te charOutput",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:98.16-104.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/text.v:8.17-8.27"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F_I2_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 3881404 ] ,
          "attributes": {
            "ROUTING": "R16C4_F3;;1;R16C4_N13;R16C4_F3_N130;1;R15C4_D5;R15C4_N131_D5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[1]": {
          "hide_name": 0,
          "bits": [ 3878567 ] ,
          "attributes": {
            "ROUTING": "R15C10_C4;R15C10_W261_C4;1;R16C7_S21;R16C7_S202_S210;1;R17C7_E21;R17C7_S211_E210;1;R17C7_A1;R17C7_E210_A1;1;R21C7_X06;R21C7_E211_X06;1;R21C7_A5;R21C7_X06_A5;1;R21C8_A6;R21C8_N232_A6;1;R17C11_W20;R17C11_S202_W200;1;R17C10_D7;R17C10_W201_D7;1;R18C10_X02;R18C10_W211_X02;1;R18C10_C2;R18C10_X02_C2;1;R14C7_X05;R14C7_W202_X05;1;R16C10_B1;R16C10_X05_B1;1;R14C8_W83;R14C8_W252_W830;1;R15C5_S23;R15C5_W804_S230;1;R20C7_B0;R20C7_W211_B0;1;R15C10_C6;R15C10_W261_C6;1;R15C9_W80;R15C9_W232_W800;1;R12C8_W81;R12C8_W212_W810;1;R15C10_C0;R15C10_W261_C0;1;R20C8_A7;R20C8_S212_A7;1;R11C6_W83;R11C6_W252_W830;1;R12C8_W21;R12C8_W212_W210;1;R12C5_S25;R12C5_E251_S250;1;R15C5_B2;R15C5_S250_B2;1;R12C4_D4;R12C4_E202_D4;1;R14C6_D1;R14C6_W201_D1;1;R14C8_S25;R14C8_W252_S250;1;R11C4_D5;R11C4_X02_D5;1;R14C8_D6;R14C8_W201_D6;1;R14C5_D5;R14C5_W202_D5;1;R13C4_B0;R13C4_E232_B0;1;R11C4_A3;R11C4_E251_A3;1;R15C11_W23;R15C11_S131_W230;1;R12C8_N25;R12C8_N252_N250;1;R15C10_D1;R15C10_W221_D1;1;R12C7_B0;R12C7_W211_B0;1;R16C8_S83;R16C8_S252_S830;1;R14C8_N25;R14C8_W252_N250;1;R17C8_X04;R17C8_S251_X04;1;R16C6_C4;R16C6_E261_C4;1;R12C8_A0;R12C8_N252_A0;1;R11C8_X04;R11C8_N251_X04;1;R23C8_N23;R23C8_N131_N230;1;R14C2_N20;R14C2_E808_N200;1;R15C11_S20;R15C11_S101_S200;1;R20C8_W21;R20C8_S212_W210;1;R16C8_S20;R16C8_S252_S200;1;R18C8_S21;R18C8_S202_S210;1;R16C10_X05;R16C10_W201_X05;1;R15C9_W83;R15C9_W262_W830;1;R16C8_X06;R16C8_S252_X06;1;R13C2_E23;R13C2_N231_E230;1;R14C2_N23;R14C2_E808_N230;1;R12C4_N21;R12C4_W814_N210;1;R14C7_B7;R14C7_X05_B7;1;R14C6_D6;R14C6_W201_D6;1;R15C5_S25;R15C5_W834_S250;1;R16C5_E23;R16C5_S231_E230;1;R16C8_D3;R16C8_X06_D3;1;R17C8_B2;R17C8_X04_B2;1;R20C8_B3;R20C8_S212_B3;1;R12C6_B0;R12C6_W212_B0;1;R20C6_S21;R20C6_W212_S210;1;R16C5_E26;R16C5_S261_E260;1;R11C6_B2;R11C6_S250_B2;1;R18C11_W21;R18C11_S212_W210;1;R20C11_S21;R20C11_S212_S210;1;R22C9_B0;R22C9_W212_B0;1;R22C11_W21;R22C11_S212_W210;1;R11C6_B3;R11C6_S250_B3;1;R15C5_S26;R15C5_W834_S260;1;R14C11_S13;R14C11_Q0_S130;1;R14C7_W20;R14C7_W202_W200;1;R18C8_X07;R18C8_S202_X07;1;R14C11_EW10;R14C11_Q0_EW10;1;R11C6_X04;R11C6_W252_X04;1;R11C6_S25;R11C6_W252_S250;1;R14C11_N13;R14C11_Q0_N130;1;R11C4_X02;R11C4_N211_X02;1;R16C11_S21;R16C11_S202_S210;1;R14C7_W80;R14C7_W202_W800;1;R14C11_S10;R14C11_Q0_S100;1;R14C4_N26;R14C4_W834_N260;1;R18C9_A5;R18C9_W210_A5;1;R21C6_E21;R21C6_S211_E210;1;R18C9_W21;R18C9_W202_W210;1;R18C11_W20;R18C11_S202_W200;1;R13C11_W23;R13C11_N131_W230;1;R14C4_N25;R14C4_W834_N250;1;R13C9_W26;R13C9_W232_W260;1;R16C7_C7;R16C7_S202_C7;1;R14C11_W10;R14C11_Q0_W100;1;R11C6_B1;R11C6_X04_B1;1;R12C8_B1;R12C8_W212_B1;1;R18C8_A4;R18C8_X07_A4;1;R14C10_C6;R14C10_W101_C6;1;R13C4_C2;R13C4_N261_C2;1;R13C7_W27;R13C7_W262_W270;1;R14C10_N21;R14C10_W111_N210;1;R15C11_W26;R15C11_S121_W260;1;R15C9_B3;R15C9_W232_B3;1;R15C11_W22;R15C11_S121_W220;1;R13C3_B7;R13C3_E231_B7;1;R11C3_E25;R11C3_E838_E250;1;R14C7_S20;R14C7_W202_S200;1;R16C8_B4;R16C8_S252_B4;1;R11C8_W25;R11C8_N251_W250;1;R13C6_A4;R13C6_W271_A4;1;R14C11_W20;R14C11_Q0_W200;1;R14C9_W20;R14C9_W202_W200;1;R14C11_SN20;R14C11_Q0_SN20;1;R16C11_W20;R16C11_S202_W200;1;R12C4_A3;R12C4_N252_A3;1;R16C6_B1;R16C6_E231_B1;1;R12C2_E20;R12C2_N202_E200;1;R21C11_W24;R21C11_S241_W240;1;R14C8_B3;R14C8_S250_B3;1;R11C8_B2;R11C8_X04_B2;1;R14C10_W25;R14C10_W111_W250;1;R12C4_E25;R12C4_N252_E250;1;R24C8_N13;R24C8_S838_N130;1;R14C8_D4;R14C8_W201_D4;1;R21C9_C4;R21C9_W242_C4;1;R12C5_B3;R12C5_S250_B3;1;R14C11_Q0;;1;R14C11_S20;R14C11_Q0_S200;1;R16C11_S20;R16C11_S202_S200;1;R18C11_S21;R18C11_S202_S210;1;R16C8_S25;R16C8_S252_S250;1;R20C11_S24;R20C11_S212_S240;1;R12C10_W21;R12C10_N212_W210;1",
            "hdlname": "te charOutput",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881410 ] ,
          "attributes": {
            "ROUTING": "R13C7_F5;;1;R13C7_SN10;R13C7_F5_SN10;1;R12C7_W21;R12C7_N111_W210;1;R12C5_B1;R12C5_W212_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[2]": {
          "hide_name": 0,
          "bits": [ 3878559 ] ,
          "attributes": {
            "ROUTING": "R13C12_X03;R13C12_Q4_X03;1;R13C12_A6;R13C12_X03_A6;1;R16C6_E21;R16C6_S211_E210;1;R16C7_B7;R16C7_E211_B7;1;R16C9_D2;R16C9_S201_D2;1;R19C9_N24;R19C9_W241_N240;1;R18C9_D5;R18C9_N241_D5;1;R12C5_D2;R12C5_E221_D2;1;R11C4_C4;R11C4_X06_C4;1;R15C10_X03;R15C10_S242_X03;1;R11C4_X06;R11C4_N252_X06;1;R14C6_B3;R14C6_X04_B3;1;R17C7_B1;R17C7_S212_B1;1;R13C4_N25;R13C4_W834_N250;1;R14C6_X04;R14C6_S271_X04;1;R20C9_D5;R20C9_W202_D5;1;R19C6_E27;R19C6_S824_E270;1;R19C7_N27;R19C7_E271_N270;1;R18C7_A1;R18C7_N271_A1;1;R13C1_E26;R13C1_E838_E260;1;R13C6_S20;R13C6_W202_S200;1;R17C11_S25;R17C11_W251_S250;1;R13C6_D4;R13C6_W202_D4;1;R17C10_X04;R17C10_S252_X04;1;R15C7_S21;R15C7_S202_S210;1;R13C2_N27;R13C2_W828_N270;1;R19C11_S20;R19C11_S252_S200;1;R20C11_W20;R20C11_S201_W200;1;R13C10_S24;R13C10_W242_S240;1;R15C10_A6;R15C10_X03_A6;1;R15C10_A0;R15C10_X03_A0;1;R12C2_E27;R12C2_N271_E270;1;R12C4_E22;R12C4_E272_E220;1;R14C6_E27;R14C6_S271_E270;1;R17C10_B7;R17C10_S252_B7;1;R11C4_B3;R11C4_X04_B3;1;R15C10_S25;R15C10_S242_S250;1;R15C8_A0;R15C8_W252_A0;1;R15C10_W82;R15C10_W242_W820;1;R13C10_W25;R13C10_W242_W250;1;R15C10_W25;R15C10_W242_W250;1;R13C8_W20;R13C8_W252_W200;1;R11C4_X04;R11C4_N252_X04;1;R17C12_W25;R17C12_S252_W250;1;R13C10_W82;R13C10_W242_W820;1;R15C12_S82;R15C12_S242_S820;1;R15C12_S25;R15C12_S242_S250;1;R13C9_S25;R13C9_W251_S250;1;R15C6_S82;R15C6_W824_S820;1;R19C12_W24;R19C12_S824_W240;1;R13C12_W24;R13C12_Q4_W240;1;R13C8_W83;R13C8_W252_W830;1;R14C7_A5;R14C7_E271_A5;1;R13C6_S27;R13C6_W824_S270;1;R19C10_W24;R19C10_W242_W240;1;R13C7_S20;R13C7_W201_S200;1;R15C6_S21;R15C6_S202_S210;1;R15C8_C2;R15C8_W242_C2;1;R15C10_W24;R15C10_W242_W240;1;R13C12_Q4;;1;R13C12_S24;R13C12_Q4_S240;1;R15C12_W24;R15C12_S242_W240;1;R15C9_S20;R15C9_S252_S200;1;R13C3_C0;R13C3_E262_C0;1;R17C10_D4;R17C10_X04_D4;1;R15C7_B6;R15C7_X05_B6;1;R15C7_X05;R15C7_S202_X05;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te charOutput",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F_I2_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 3881402 ] ,
          "attributes": {
            "ROUTING": "R15C4_X08;R15C4_F7_X08;1;R15C4_B5;R15C4_X08_B5;1;R15C4_F7;;1;R15C4_X04;R15C4_F7_X04;1;R15C4_C2;R15C4_X04_C2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[3]": {
          "hide_name": 0,
          "bits": [ 3878549 ] ,
          "attributes": {
            "ROUTING": "R15C10_X01;R15C10_S202_X01;1;R15C10_C2;R15C10_X01_C2;1;R15C7_B2;R15C7_N232_B2;1;R17C8_W21;R17C8_W202_W210;1;R17C7_B2;R17C7_W211_B2;1;R13C6_N23;R13C6_W804_N230;1;R13C6_C3;R13C6_N230_C3;1;R15C10_S20;R15C10_S202_S200;1;R17C10_W20;R17C10_S202_W200;1;R15C8_B7;R15C8_X08_B7;1;R15C7_D6;R15C7_X02_D6;1;R15C7_X02;R15C7_N232_X02;1;R17C7_N23;R17C7_E231_N230;1;R13C10_S20;R13C10_W202_S200;1;R13C8_S21;R13C8_W212_S210;1;R13C12_B6;R13C12_S121_B6;1;R12C12_SN20;R12C12_Q0_SN20;1;R17C6_E23;R17C6_S804_E230;1;R13C6_S80;R13C6_W804_S800;1;R13C12_W20;R13C12_S101_W200;1;R12C12_S10;R12C12_Q0_S100;1;R13C10_W21;R13C10_W202_W210;1;R13C10_W80;R13C10_W202_W800;1;R14C8_A5;R14C8_S211_A5;1;R15C8_X08;R15C8_S212_X08;1;R12C12_S20;R12C12_Q0_S200;1;R14C12_W20;R14C12_S202_W200;1;R14C10_W21;R14C10_W202_W210;1;R14C1_E21;R14C1_E818_E210;1;R14C3_B4;R14C3_E212_B4;1;R14C8_W81;R14C8_W212_W810;1;R12C12_Q0;;1",
            "hdlname": "te charOutput",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F_I2_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 3881403 ] ,
          "attributes": {
            "ROUTING": "R15C4_C5;R15C4_F6_C5;1;R15C4_F6;;1;R15C4_N13;R15C4_F6_N130;1;R15C4_A2;R15C4_N130_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[4]": {
          "hide_name": 0,
          "bits": [ 3878542 ] ,
          "attributes": {
            "ROUTING": "R15C10_W20;R15C10_W252_W200;1;R15C8_D4;R15C8_W202_D4;1;R15C6_B4;R15C6_X03_B4;1;R15C7_N26;R15C7_E261_N260;1;R15C7_D5;R15C7_N260_D5;1;R13C10_W83;R13C10_W252_W830;1;R15C6_E26;R15C6_S262_E260;1;R15C10_A7;R15C10_W252_A7;1;R15C10_D6;R15C10_X02_D6;1;R13C6_S26;R13C6_W834_S260;1;R13C12_C6;R13C12_X08_C6;1;R13C12_W25;R13C12_Q5_W250;1;R13C12_X08;R13C12_Q5_X08;1;R13C12_Q5;;1;R13C12_S25;R13C12_Q5_S250;1;R15C12_W25;R15C12_S252_W250;1;R15C10_X02;R15C10_S252_X02;1;R15C6_X03;R15C6_S262_X03;1;R13C10_S25;R13C10_W252_S250;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te charOutput",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F_I2_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 3881401 ] ,
          "attributes": {
            "ROUTING": "R15C4_F3;;1;R15C4_E10;R15C4_F3_E100;1;R15C4_A5;R15C4_E100_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "charOutput[5]": {
          "hide_name": 0,
          "bits": [ 3878537 ] ,
          "attributes": {
            "ROUTING": "R14C11_EW20;R14C11_Q1_EW20;1;R14C10_D6;R14C10_W121_D6;1;R14C11_Q1;;1;R14C11_W13;R14C11_Q1_W130;1;R14C10_A0;R14C10_W131_A0;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "te charOutput",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881409 ] ,
          "attributes": {
            "ROUTING": "R15C5_F6;;1;R15C5_N26;R15C5_F6_N260;1;R13C5_N27;R13C5_N262_N270;1;R12C5_A1;R12C5_N271_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.state_DFFE_Q_CE_LUT4_F_I2_LUT4_F_I2_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878531 ] ,
          "attributes": {
            "ROUTING": "R24C16_F7;;1;R24C16_S13;R24C16_F7_S130;1;R24C16_B3;R24C16_S130_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.state_DFFE_Q_CE_LUT4_F_I2_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878529 ] ,
          "attributes": {
            "ROUTING": "R24C16_F3;;1;R24C16_S23;R24C16_F3_S230;1;R25C16_X02;R25C16_S231_X02;1;R25C16_C0;R25C16_X02_C0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.state_DFFE_Q_CE_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3878527 ] ,
          "attributes": {
            "ROUTING": "R25C16_F0;;1;R25C16_D7;R25C16_F0_D7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878524 ] ,
          "attributes": {
            "ROUTING": "R25C17_CE1;R25C17_E271_CE1;1;R25C16_F7;;1;R25C16_E27;R25C16_F7_E270;1;R25C18_CE0;R25C18_E272_CE0;1"
          }
        },
        "i2cSda_IOBUF_IO_OEN": {
          "hide_name": 0,
          "bits": [ 3878522 ] ,
          "attributes": {
            "ROUTING": "R27C15_F1;;1;R27C15_SN10;R27C15_F1_SN10;1;R28C15_S21;R28C15_S111_S210;1;R29C15_B0;R29C15_S211_B0;1"
          }
        },
        "c.sdaOutReg_DFFSE_Q_CE_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3878516 ] ,
          "attributes": {
            "ROUTING": "R24C15_F0;;1;R24C15_D4;R24C15_F0_D4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sdaOut": {
          "hide_name": 0,
          "bits": [ 3878513 ] ,
          "attributes": {
            "ROUTING": "R24C15_Q2;;1;R24C15_S22;R24C15_Q2_S220;1;R26C15_S22;R26C15_S222_S220;1;R27C15_X01;R27C15_S221_X01;1;R27C15_A1;R27C15_X01_A1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:113.10-113.16",
            "hdlname": "c sdaOutReg"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881333 ] ,
          "attributes": {
            "ROUTING": "R13C3_F6;;1;R13C3_S10;R13C3_F6_S100;1;R14C3_A4;R14C3_S101_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.sdaOutReg_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878511 ] ,
          "attributes": {
            "ROUTING": "R24C15_F4;;1;R24C15_X07;R24C15_F4_X07;1;R24C15_CE1;R24C15_X07_CE1;1"
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0_1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878503 ] ,
          "attributes": {
            "ROUTING": "R25C16_S21;R25C16_F1_S210;1;R25C16_A6;R25C16_S210_A6;1;R25C16_A4;R25C16_E100_A4;1;R25C16_E10;R25C16_F1_E100;1;R25C16_F1;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878499 ] ,
          "attributes": {
            "ROUTING": "R26C16_A5;R26C16_F7_A5;1;R26C16_F7;;1;R26C16_A6;R26C16_F7_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.scl_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3878497 ] ,
          "attributes": {
            "ROUTING": "R26C16_W26;R26C16_F6_W260;1;R26C15_X03;R26C15_W261_X03;1;R26C15_A7;R26C15_X03_A7;1;R26C16_SN20;R26C16_F6_SN20;1;R25C16_A5;R25C16_N121_A5;1;R26C16_F6;;1;R26C16_SN10;R26C16_F6_SN10;1;R25C16_A1;R25C16_N111_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.scl_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3878494 ] ,
          "attributes": {
            "ROUTING": "R26C15_F2;;1;R26C15_X05;R26C15_F2_X05;1;R26C15_B7;R26C15_X05_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_F_LUT4_F_I0_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878490 ] ,
          "attributes": {
            "ROUTING": "R24C16_F0;;1;R24C16_E10;R24C16_F0_E100;1;R24C16_A5;R24C16_E100_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878488 ] ,
          "attributes": {
            "ROUTING": "R24C16_F5;;1;R24C16_X04;R24C16_F5_X04;1;R24C16_C2;R24C16_X04_C2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878487 ] ,
          "attributes": {
            "ROUTING": "R24C16_F1;;1;R24C16_X02;R24C16_F1_X02;1;R24C16_A2;R24C16_X02_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 3878486 ] ,
          "attributes": {
            "ROUTING": "R24C16_F2;;1;R24C16_W13;R24C16_F2_W130;1;R24C15_A2;R24C15_W131_A2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 3878484 ] ,
          "attributes": {
            "ROUTING": "R24C15_F1;;1;R24C15_B2;R24C15_F1_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 3878482 ] ,
          "attributes": {
            "ROUTING": "R24C15_F6;;1;R24C15_X03;R24C15_F6_X03;1;R24C15_D2;R24C15_X03_D2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.sdaOutReg_DFFSE_Q_CE_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 3878480 ] ,
          "attributes": {
            "ROUTING": "R25C15_N10;R25C15_F6_N100;1;R24C15_B4;R24C15_N101_B4;1;R25C15_X03;R25C15_F6_X03;1;R25C15_B2;R25C15_X03_B2;1;R25C15_F6;;1;R25C15_SN10;R25C15_F6_SN10;1;R24C15_C5;R24C15_N111_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 3878477 ] ,
          "attributes": {
            "ROUTING": "R24C15_E13;R24C15_F5_E130;1;R24C15_C2;R24C15_E130_C2;1;R24C15_F5;;1;R24C15_S25;R24C15_F5_S250;1;R26C15_X02;R26C15_S252_X02;1;R26C15_C1;R26C15_X02_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878475 ] ,
          "attributes": {
            "ROUTING": "R26C15_F7;;1;R26C15_S10;R26C15_F7_S100;1;R26C15_B1;R26C15_S100_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878474 ] ,
          "attributes": {
            "ROUTING": "R25C15_S13;R25C15_F2_S130;1;R26C15_A1;R26C15_S131_A1;1;R25C15_F2;;1;R25C15_N13;R25C15_F2_N130;1;R24C15_D6;R24C15_N131_D6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.scl_DFFSE_Q_CE_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878470 ] ,
          "attributes": {
            "ROUTING": "R26C15_F3;;1;R26C15_X06;R26C15_F3_X06;1;R26C15_A6;R26C15_X06_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.scl": {
          "hide_name": 0,
          "bits": [ 3878468 ] ,
          "attributes": {
            "ROUTING": "R26C15_SN10;R26C15_Q1_SN10;1;R27C15_S21;R27C15_S111_S210;1;R29C15_X06;R29C15_S212_X06;1;R29C15_D1;R29C15_X06_D1;1;R26C15_Q1;;1;R26C15_E13;R26C15_Q1_E130;1;R26C15_C2;R26C15_E130_C2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:8.16-8.19",
            "hdlname": "c scl"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 3881319 ] ,
          "attributes": {
            "ROUTING": "R13C5_F7;;1;R13C5_X08;R13C5_F7_X08;1;R13C5_C5;R13C5_X08_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.scl_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878466 ] ,
          "attributes": {
            "ROUTING": "R26C15_F6;;1;R26C15_X07;R26C15_F6_X07;1;R26C15_CE0;R26C15_X07_CE0;1"
          }
        },
        "isSending": {
          "hide_name": 0,
          "bits": [ 3878461 ] ,
          "attributes": {
            "ROUTING": "R26C15_Q4;;1;R26C15_S24;R26C15_Q4_S240;1;R27C15_X05;R27C15_S241_X05;1;R27C15_B1;R27C15_X05_B1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:114.10-114.19",
            "hdlname": "c isSending"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3881318 ] ,
          "attributes": {
            "ROUTING": "R13C6_F6;;1;R13C6_EW10;R13C6_F6_EW10;1;R13C5_B5;R13C5_W111_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.state_DFFE_Q_CE_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3878455 ] ,
          "attributes": {
            "ROUTING": "R25C17_F7;;1;R25C17_W10;R25C17_F7_W100;1;R25C16_C7;R25C16_W101_C7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "i2cComplete": {
          "hide_name": 0,
          "bits": [ 3878451 ] ,
          "attributes": {
            "ROUTING": "R26C19_B4;R26C19_E232_B4;1;R26C19_B1;R26C19_E232_B1;1;R26C17_Q3;;1;R26C17_E23;R26C17_Q3_E230;1;R26C19_X02;R26C19_E232_X02;1;R26C19_A2;R26C19_X02_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:109.10-109.21",
            "hdlname": "c complete"
          }
        },
        "c.complete_DFFE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3878447 ] ,
          "attributes": {
            "ROUTING": "R26C17_SN20;R26C17_F7_SN20;1;R25C17_A7;R25C17_N121_A7;1;R26C17_F7;;1;R26C17_A3;R26C17_F7_A3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:30.9-135.16|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:583.28-583.35",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.complete_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878446 ] ,
          "attributes": {
            "ROUTING": "R26C17_F6;;1;R26C17_X07;R26C17_F6_X07;1;R26C17_CE1;R26C17_X07_CE1;1"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1_F_LUT4_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881313 ] ,
          "attributes": {
            "ROUTING": "R13C6_F1;;1;R13C6_W13;R13C6_F1_W130;1;R13C5_A7;R13C5_W131_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881325 ] ,
          "attributes": {
            "ROUTING": "R15C4_F1;;1;R15C4_N21;R15C4_F1_N210;1;R13C4_A5;R13C4_N212_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881327 ] ,
          "attributes": {
            "ROUTING": "R13C4_X08;R13C4_F7_X08;1;R13C4_B5;R13C4_X08_B5;1;R13C4_F7;;1;R13C4_W13;R13C4_F7_W130;1;R13C3_A6;R13C3_W131_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 3881330 ] ,
          "attributes": {
            "ROUTING": "R12C8_X05;R12C8_F0_X05;1;R12C8_C7;R12C8_X05_C7;1;R12C8_N20;R12C8_F0_N200;1;R10C8_W20;R10C8_N202_W200;1;R10C6_W21;R10C6_W202_W210;1;R10C5_S21;R10C5_W211_S210;1;R11C5_X08;R11C5_S211_X08;1;R11C5_B5;R11C5_X08_B5;1;R12C8_W80;R12C8_F0_W800;1;R13C4_C7;R13C4_S201_C7;1;R12C4_S20;R12C4_W804_S200;1;R12C8_F0;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881323 ] ,
          "attributes": {
            "ROUTING": "R13C4_F1;;1;R13C4_B3;R13C4_F1_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3881320 ] ,
          "attributes": {
            "ROUTING": "R14C5_F0;;1;R14C5_N13;R14C5_F0_N130;1;R13C5_D5;R13C5_N131_D5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881322 ] ,
          "attributes": {
            "ROUTING": "R13C4_F5;;1;R13C4_A3;R13C4_F5_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "sdaIn": {
          "hide_name": 0,
          "bits": [ 3878427 ] ,
          "attributes": {
            "ROUTING": "R29C15_F6;;1;R29C15_N26;R29C15_F6_N260;1;R27C15_N27;R27C15_N262_N270;1;R26C15_W27;R26C15_N271_W270;1;R26C14_A1;R26C14_W271_A1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:112.10-112.15",
            "hdlname": "c sdaIn"
          }
        },
        "c.bitToSend_DFFRE_Q_CE_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878416 ] ,
          "attributes": {
            "ROUTING": "R24C16_F4;;1;R24C16_X03;R24C16_F4_X03;1;R24C16_A6;R24C16_X03_A6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I0_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3881306 ] ,
          "attributes": {
            "ROUTING": "R11C6_F2;;1;R11C6_S10;R11C6_F2_S100;1;R12C6_S24;R12C6_S101_S240;1;R13C6_C1;R13C6_S241_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.bitToSend[0]": {
          "hide_name": 0,
          "bits": [ 3878411 ] ,
          "attributes": {
            "ROUTING": "R24C16_B7;R24C16_S121_B7;1;R23C16_W10;R23C16_Q1_W100;1;R23C16_B5;R23C16_W100_B5;1;R23C16_B1;R23C16_Q1_B1;1;R23C16_S10;R23C16_Q1_S100;1;R23C16_B0;R23C16_S100_B0;1;R24C16_D1;R24C16_S121_D1;1;R23C16_Q1;;1;R23C16_SN20;R23C16_Q1_SN20;1;R24C16_D0;R24C16_S121_D0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c bitToSend"
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0_1_F_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3878409 ] ,
          "attributes": {
            "ROUTING": "R25C16_E13;R25C16_F6_E130;1;R25C16_A7;R25C16_E130_A7;1;R24C16_D7;R24C16_N261_D7;1;R23C16_X05;R23C16_N262_X05;1;R23C16_A5;R23C16_X05_A5;1;R23C16_A1;R23C16_X03_A1;1;R25C16_F6;;1;R25C16_N26;R25C16_F6_N260;1;R23C16_X03;R23C16_N262_X03;1;R23C16_A0;R23C16_X03_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.bitToSend[1]": {
          "hide_name": 0,
          "bits": [ 3878405 ] ,
          "attributes": {
            "ROUTING": "R24C16_C7;R24C16_S201_C7;1;R23C16_X01;R23C16_Q0_X01;1;R23C16_C0;R23C16_X01_C0;1;R23C16_N10;R23C16_Q0_N100;1;R23C16_C5;R23C16_N100_C5;1;R24C16_C1;R24C16_X01_C1;1;R23C16_Q0;;1;R23C16_S20;R23C16_Q0_S200;1;R24C16_X01;R24C16_S201_X01;1;R24C16_B5;R24C16_X01_B5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c bitToSend"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881303 ] ,
          "attributes": {
            "ROUTING": "R12C5_S27;R12C5_S131_S270;1;R14C5_S27;R14C5_S272_S270;1;R16C5_X06;R16C5_S272_X06;1;R16C5_A7;R16C5_X06_A7;1;R11C5_EW10;R11C5_F3_EW10;1;R12C5_E23;R12C5_S131_E230;1;R12C7_B7;R12C7_E232_B7;1;R11C5_F3;;1;R11C5_EW20;R11C5_F3_EW20;1;R11C6_C2;R11C6_E121_C2;1;R11C5_S13;R11C5_F3_S130;1;R11C4_B5;R11C4_W111_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.bitToSend[2]": {
          "hide_name": 0,
          "bits": [ 3878400 ] ,
          "attributes": {
            "ROUTING": "R24C16_A7;R24C16_X06_A7;1;R23C16_X04;R23C16_Q5_X04;1;R23C16_D5;R23C16_X04_D5;1;R23C16_E13;R23C16_Q5_E130;1;R23C16_S26;R23C16_E130_S260;1;R24C16_C0;R24C16_S261_C0;1;R24C16_D2;R24C16_X06_D2;1;R23C16_Q5;;1;R23C16_S25;R23C16_Q5_S250;1;R24C16_X06;R24C16_S251_X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c bitToSend"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I0_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3881309 ] ,
          "attributes": {
            "ROUTING": "R12C6_B2;R12C6_X01_B2;1;R12C6_X01;R12C6_F0_X01;1;R12C6_B4;R12C6_X01_B4;1;R13C6_W23;R13C6_S131_W230;1;R13C5_B3;R13C5_W231_B3;1;R12C5_B0;R12C5_W111_B0;1;R12C6_S13;R12C6_F0_S130;1;R12C6_F0;;1;R12C6_EW10;R12C6_F0_EW10;1;R12C6_SN10;R12C6_F0_SN10;1;R13C6_B1;R13C6_S111_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.bitToSend_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878397 ] ,
          "attributes": {
            "ROUTING": "R23C16_CE2;R23C16_N211_CE2;1;R24C16_F6;;1;R24C16_S10;R24C16_F6_S100;1;R24C16_N21;R24C16_S100_N210;1;R23C16_CE0;R23C16_N211_CE0;1"
          }
        },
        "adcOutputBufferCh2[6]": {
          "hide_name": 0,
          "bits": [ 3878395 ] ,
          "attributes": {
            "ROUTING": "R20C14_X08;R20C14_N252_X08;1;R20C14_D3;R20C14_X08_D3;1;R22C14_N25;R22C14_N111_N250;1;R20C14_A1;R20C14_N252_A1;1;R23C14_SN10;R23C14_Q1_SN10;1;R21C13_N21;R21C13_W211_N210;1;R20C13_X02;R20C13_N211_X02;1;R20C13_A2;R20C13_X02_A2;1;R23C14_Q1;;1;R23C14_N21;R23C14_Q1_N210;1;R21C14_W21;R21C14_N212_W210;1;R21C13_B6;R21C13_W211_B6;1",
            "hdlname": "hexValCh2[1].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh2[7]": {
          "hide_name": 0,
          "bits": [ 3878391 ] ,
          "attributes": {
            "ROUTING": "R20C14_C1;R20C14_W230_C1;1;R21C14_SN20;R21C14_Q1_SN20;1;R20C14_C3;R20C14_N121_C3;1;R20C14_W27;R20C14_N131_W270;1;R20C13_X04;R20C13_W271_X04;1;R20C13_C2;R20C13_X04_C2;1;R21C14_W10;R21C14_Q1_W100;1;R21C13_C6;R21C13_W101_C6;1;R21C14_Q1;;1;R21C14_N13;R21C14_Q1_N130;1;R20C14_W23;R20C14_N131_W230;1;R20C13_B7;R20C13_W231_B7;1",
            "hdlname": "hexValCh2[1].converter value",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh2[8]": {
          "hide_name": 0,
          "bits": [ 3878386 ] ,
          "attributes": {
            "ROUTING": "R21C12_X06;R21C12_Q1_X06;1;R21C12_A7;R21C12_X06_A7;1;R21C12_EW10;R21C12_Q1_EW10;1;R21C13_A5;R21C13_E111_A5;1;R21C12_SN10;R21C12_Q1_SN10;1;R20C12_E21;R20C12_N111_E210;1;R20C13_B1;R20C13_E211_B1;1;R21C12_Q1;;1;R21C12_N81;R21C12_Q1_N810;1;R17C12_E21;R17C12_N814_E210;1;R17C13_S21;R17C13_E211_S210;1;R18C13_B3;R18C13_S211_B3;1",
            "hdlname": "hexValCh2[2].converter value",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh2[9]": {
          "hide_name": 0,
          "bits": [ 3878383 ] ,
          "attributes": {
            "ROUTING": "R21C13_X06;R21C13_Q1_X06;1;R21C13_A4;R21C13_X06_A4;1;R21C13_W10;R21C13_Q1_W100;1;R21C13_B5;R21C13_W100_B5;1;R21C13_N10;R21C13_Q1_N100;1;R20C13_D1;R20C13_N101_D1;1;R21C13_Q1;;1;R21C13_W13;R21C13_Q1_W130;1;R21C13_B7;R21C13_W130_B7;1",
            "hdlname": "hexValCh2[2].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh2[10]": {
          "hide_name": 0,
          "bits": [ 3878380 ] ,
          "attributes": {
            "ROUTING": "R21C13_X01;R21C13_Q2_X01;1;R21C13_B4;R21C13_X01_B4;1;R21C13_S10;R21C13_Q2_S100;1;R21C13_D5;R21C13_S100_D5;1;R21C13_SN10;R21C13_Q2_SN10;1;R20C13_A1;R20C13_N111_A1;1;R21C13_Q2;;1;R21C13_E13;R21C13_Q2_E130;1;R21C13_A7;R21C13_E130_A7;1",
            "hdlname": "hexValCh2[2].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh2[11]": {
          "hide_name": 0,
          "bits": [ 3878376 ] ,
          "attributes": {
            "ROUTING": "R21C12_X05;R21C12_Q0_X05;1;R21C12_B7;R21C12_X05_B7;1;R21C13_C5;R21C13_E121_C5;1;R21C12_N10;R21C12_Q0_N100;1;R20C12_E24;R20C12_N101_E240;1;R20C13_C1;R20C13_E241_C1;1;R21C13_C4;R21C13_E121_C4;1;R21C12_Q0;;1;R21C12_EW20;R21C12_Q0_EW20;1;R21C13_C7;R21C13_E121_C7;1",
            "hdlname": "hexValCh2[2].converter value",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh2[12]": {
          "hide_name": 0,
          "bits": [ 3878371 ] ,
          "attributes": {
            "ROUTING": "R17C14_B3;R17C14_X01_B3;1;R17C14_X01;R17C14_Q0_X01;1;R17C14_B4;R17C14_X01_B4;1;R17C14_EW10;R17C14_Q0_EW10;1;R17C13_B2;R17C13_W111_B2;1;R17C14_Q0;;1;R17C14_W20;R17C14_Q0_W200;1;R17C12_W21;R17C12_W202_W210;1;R17C12_A4;R17C12_W210_A4;1",
            "hdlname": "hexValCh2[3].converter value",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh2[13]": {
          "hide_name": 0,
          "bits": [ 3878368 ] ,
          "attributes": {
            "ROUTING": "R17C14_E26;R17C14_N121_E260;1;R17C14_D3;R17C14_E260_D3;1;R18C14_SN20;R18C14_Q5_SN20;1;R17C14_A4;R17C14_N121_A4;1;R18C14_EW10;R18C14_Q5_EW10;1;R18C13_N25;R18C13_W111_N250;1;R17C13_B5;R17C13_N251_B5;1;R18C14_Q5;;1;R18C14_SN10;R18C14_Q5_SN10;1;R17C14_W25;R17C14_N111_W250;1;R17C13_A4;R17C13_W251_A4;1",
            "hdlname": "hexValCh2[3].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh2[0]": {
          "hide_name": 0,
          "bits": [ 3878363 ] ,
          "attributes": {
            "ROUTING": "R20C14_N10;R20C14_Q4_N100;1;R20C14_A0;R20C14_N100_A0;1;R20C14_S13;R20C14_Q4_S130;1;R20C14_B2;R20C14_S130_B2;1;R20C13_B0;R20C13_W111_B0;1;R20C14_Q4;;1;R20C14_EW10;R20C14_Q4_EW10;1;R20C13_B6;R20C13_W111_B6;1",
            "hdlname": "hexValCh2[0].converter value",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh2[1]": {
          "hide_name": 0,
          "bits": [ 3878360 ] ,
          "attributes": {
            "ROUTING": "R20C14_X04;R20C14_Q5_X04;1;R20C14_B0;R20C14_X04_B0;1;R20C13_X08;R20C13_W251_X08;1;R20C13_D0;R20C13_X08_D0;1;R20C14_W25;R20C14_Q5_W250;1;R20C13_S25;R20C13_W251_S250;1;R20C13_B3;R20C13_S250_B3;1;R20C14_Q5;;1;R20C14_E13;R20C14_Q5_E130;1;R20C14_A6;R20C14_E130_A6;1",
            "hdlname": "hexValCh2[0].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh2[2]": {
          "hide_name": 0,
          "bits": [ 3878357 ] ,
          "attributes": {
            "ROUTING": "R22C13_N13;R22C13_Q1_N130;1;R21C13_N27;R21C13_N131_N270;1;R20C13_A3;R20C13_N271_A3;1;R20C13_A0;R20C13_E210_A0;1;R20C14_X06;R20C14_E211_X06;1;R20C14_D0;R20C14_X06_D0;1;R22C13_Q1;;1;R22C13_N21;R22C13_Q1_N210;1;R20C13_E21;R20C13_N212_E210;1;R20C14_B6;R20C14_E211_B6;1",
            "hdlname": "hexValCh2[0].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh2[3]": {
          "hide_name": 0,
          "bits": [ 3878353 ] ,
          "attributes": {
            "ROUTING": "R20C13_C0;R20C13_N121_C0;1;R20C13_C3;R20C13_N121_C3;1;R20C14_X01;R20C14_N221_X01;1;R20C14_C0;R20C14_X01_C0;1;R21C13_SN20;R21C13_Q0_SN20;1;R20C13_A6;R20C13_N121_A6;1;R21C13_Q0;;1;R21C13_EW20;R21C13_Q0_EW20;1;R21C14_N22;R21C14_E121_N220;1;R20C14_C6;R20C14_N221_C6;1",
            "hdlname": "hexValCh2[0].converter value",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh2[4]": {
          "hide_name": 0,
          "bits": [ 3878348 ] ,
          "attributes": {
            "ROUTING": "R19C13_N26;R19C13_N232_N260;1;R18C13_X03;R18C13_N261_X03;1;R18C13_B5;R18C13_X03_B5;1;R20C13_E23;R20C13_N231_E230;1;R20C14_B3;R20C14_E231_B3;1;R20C14_B1;R20C14_E231_B1;1;R21C13_Q3;;1;R21C13_N23;R21C13_Q3_N230;1;R20C13_A7;R20C13_N231_A7;1",
            "hdlname": "hexValCh2[1].converter value",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh2[5]": {
          "hide_name": 0,
          "bits": [ 3878345 ] ,
          "attributes": {
            "ROUTING": "R21C13_N22;R21C13_N121_N220;1;R20C13_X01;R20C13_N221_X01;1;R20C13_B2;R20C13_X01_B2;1;R20C14_X05;R20C14_N202_X05;1;R20C14_A3;R20C14_X05_A3;1;R22C13_E10;R22C13_Q0_E100;1;R22C14_N20;R22C14_E101_N200;1;R20C14_D1;R20C14_N202_D1;1;R22C13_Q0;;1;R22C13_SN20;R22C13_Q0_SN20;1;R21C13_A6;R21C13_N121_A6;1",
            "hdlname": "hexValCh2[1].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh2[14]": {
          "hide_name": 0,
          "bits": [ 3878342 ] ,
          "attributes": {
            "ROUTING": "R17C14_A3;R17C14_W131_A3;1;R17C14_D4;R17C14_W270_D4;1;R17C14_W27;R17C14_W131_W270;1;R17C13_A5;R17C13_W271_A5;1;R17C15_Q0;;1;R17C15_W13;R17C15_Q0_W130;1;R17C14_W23;R17C14_W131_W230;1;R17C13_B4;R17C13_W231_B4;1",
            "hdlname": "hexValCh2[3].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh2[15]": {
          "hide_name": 0,
          "bits": [ 3878338 ] ,
          "attributes": {
            "ROUTING": "R17C14_X06;R17C14_Q1_X06;1;R17C14_C4;R17C14_X06_C4;1;R17C14_E13;R17C14_Q1_E130;1;R17C14_C3;R17C14_E130_C3;1;R17C13_W24;R17C13_W101_W240;1;R17C12_N24;R17C12_W241_N240;1;R17C12_B4;R17C12_N240_B4;1;R17C14_Q1;;1;R17C13_C5;R17C13_W101_C5;1;R17C14_W10;R17C14_Q1_W100;1;R17C13_C4;R17C13_W101_C4;1",
            "hdlname": "hexValCh2[3].converter value",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh1[6]": {
          "hide_name": 0,
          "bits": [ 3878335 ] ,
          "attributes": {
            "ROUTING": "R20C12_A5;R20C12_X05_A5;1;R22C13_N10;R22C13_Q5_N100;1;R21C13_N80;R21C13_N101_N800;1;R17C13_E20;R17C13_N804_E200;1;R17C13_A3;R17C13_E200_A3;1;R20C12_N27;R20C12_N262_N270;1;R18C12_N22;R18C12_N272_N220;1;R17C12_D2;R17C12_N221_D2;1;R22C13_Q5;;1;R22C13_EW20;R22C13_Q5_EW20;1;R22C12_N26;R22C12_W121_N260;1;R20C12_X05;R20C12_N262_X05;1;R20C12_B6;R20C12_X05_B6;1",
            "hdlname": "hexValCh1[1].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh1[7]": {
          "hide_name": 0,
          "bits": [ 3878331 ] ,
          "attributes": {
            "ROUTING": "R20C12_C5;R20C12_W101_C5;1;R20C13_N24;R20C13_Q4_N240;1;R18C13_N24;R18C13_N242_N240;1;R17C13_C3;R17C13_N241_C3;1;R20C13_W10;R20C13_Q4_W100;1;R20C12_C6;R20C12_W101_C6;1;R18C12_N23;R18C12_N232_N230;1;R17C12_X02;R17C12_N231_X02;1;R17C12_C2;R17C12_X02_C2;1;R20C13_Q4;;1;R20C13_W13;R20C13_Q4_W130;1;R20C12_N23;R20C12_W131_N230;1;R18C12_A5;R18C12_N232_A5;1",
            "hdlname": "hexValCh1[1].converter value",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh1[8]": {
          "hide_name": 0,
          "bits": [ 3878326 ] ,
          "attributes": {
            "ROUTING": "R21C12_SN20;R21C12_Q2_SN20;1;R20C12_A7;R20C12_N121_A7;1;R17C12_N26;R17C12_N232_N260;1;R16C12_X03;R16C12_N261_X03;1;R16C12_B4;R16C12_X03_B4;1;R16C12_B0;R16C12_N231_B0;1;R21C12_Q2;;1;R21C12_N22;R21C12_Q2_N220;1;R19C12_N23;R19C12_N222_N230;1;R17C12_N23;R17C12_N232_N230;1;R16C12_B1;R16C12_N231_B1;1",
            "hdlname": "hexValCh1[2].converter value",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh1[9]": {
          "hide_name": 0,
          "bits": [ 3878323 ] ,
          "attributes": {
            "ROUTING": "R21C11_SN10;R21C11_Q5_SN10;1;R20C11_E25;R20C11_N111_E250;1;R20C12_A4;R20C12_E251_A4;1;R16C12_B5;R16C12_N251_B5;1;R17C11_N25;R17C11_N252_N250;1;R16C11_E25;R16C11_N251_E250;1;R16C12_X08;R16C12_E251_X08;1;R16C12_D0;R16C12_X08_D0;1;R21C11_Q5;;1;R21C11_N25;R21C11_Q5_N250;1;R19C11_N25;R19C11_N252_N250;1;R17C11_E25;R17C11_N252_E250;1;R17C12_N25;R17C12_E251_N250;1;R16C12_A1;R16C12_N251_A1;1",
            "hdlname": "hexValCh1[2].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh1[10]": {
          "hide_name": 0,
          "bits": [ 3878320 ] ,
          "attributes": {
            "ROUTING": "R20C12_X01;R20C12_Q0_X01;1;R20C12_B4;R20C12_X01_B4;1;R18C12_N20;R18C12_N202_N200;1;R16C12_D1;R16C12_N202_D1;1;R16C12_A5;R16C12_N212_A5;1;R20C12_Q0;;1;R20C12_N20;R20C12_Q0_N200;1;R16C12_E21;R16C12_N212_E210;1;R16C12_A0;R16C12_E210_A0;1;R18C12_N21;R18C12_N202_N210;1",
            "hdlname": "hexValCh1[2].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh1[11]": {
          "hide_name": 0,
          "bits": [ 3878316 ] ,
          "attributes": {
            "ROUTING": "R20C12_W13;R20C12_Q1_W130;1;R20C12_B7;R20C12_W130_B7;1;R20C12_X06;R20C12_Q1_X06;1;R20C12_C4;R20C12_X06_C4;1;R16C12_C1;R16C12_W230_C1;1;R16C12_E23;R16C12_N804_E230;1;R16C12_C5;R16C12_E230_C5;1;R20C12_Q1;;1;R20C12_W10;R20C12_Q1_W100;1;R20C12_N80;R20C12_W100_N800;1;R16C12_W23;R16C12_N804_W230;1;R16C12_C0;R16C12_W230_C0;1",
            "hdlname": "hexValCh1[2].converter value",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh1[12]": {
          "hide_name": 0,
          "bits": [ 3878311 ] ,
          "attributes": {
            "ROUTING": "R16C14_X06;R16C14_Q1_X06;1;R16C14_A4;R16C14_X06_A4;1;R15C14_E25;R15C14_N111_E250;1;R15C14_B5;R15C14_E250_B5;1;R15C13_B3;R15C13_W211_B3;1;R16C14_Q1;;1;R16C14_SN10;R16C14_Q1_SN10;1;R15C14_W21;R15C14_N111_W210;1;R15C13_B2;R15C13_W211_B2;1",
            "hdlname": "hexValCh1[3].converter value",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh1[13]": {
          "hide_name": 0,
          "bits": [ 3878308 ] ,
          "attributes": {
            "ROUTING": "R16C14_W10;R16C14_Q3_W100;1;R16C14_B4;R16C14_W100_B4;1;R15C14_X02;R15C14_N231_X02;1;R15C14_D5;R15C14_X02_D5;1;R15C14_A4;R15C14_N231_A4;1;R16C14_Q3;;1;R15C14_B2;R15C14_N231_B2;1;R16C14_N23;R16C14_Q3_N230;1",
            "hdlname": "hexValCh1[3].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh1[0]": {
          "hide_name": 0,
          "bits": [ 3878303 ] ,
          "attributes": {
            "ROUTING": "R18C13_X04;R18C13_N252_X04;1;R18C13_B2;R18C13_X04_B2;1;R18C13_W25;R18C13_N252_W250;1;R18C13_B1;R18C13_W250_B1;1;R20C13_N25;R20C13_Q5_N250;1;R18C13_B4;R18C13_N252_B4;1;R20C13_Q5;;1;R20C13_EW10;R20C13_Q5_EW10;1;R20C12_N25;R20C12_W111_N250;1;R18C12_A0;R18C12_N252_A0;1",
            "hdlname": "hexValCh1[0].converter value",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh1[1]": {
          "hide_name": 0,
          "bits": [ 3878300 ] ,
          "attributes": {
            "ROUTING": "R18C13_X02;R18C13_W211_X02;1;R18C13_D4;R18C13_X02_D4;1;R18C13_A2;R18C13_W251_A2;1;R20C14_N25;R20C14_N111_N250;1;R18C13_B0;R18C13_W211_B0;1;R21C14_Q4;;1;R21C14_SN10;R21C14_Q4_SN10;1;R20C14_N21;R20C14_N111_N210;1;R18C14_W21;R18C14_N212_W210;1;R18C13_A7;R18C13_W251_A7;1;R18C14_W25;R18C14_N252_W250;1",
            "hdlname": "hexValCh1[0].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh1[2]": {
          "hide_name": 0,
          "bits": [ 3878297 ] ,
          "attributes": {
            "ROUTING": "R18C13_X01;R18C13_N262_X01;1;R18C13_A0;R18C13_X01_A0;1;R18C13_D2;R18C13_E260_D2;1;R18C13_A4;R18C13_X07_A4;1;R18C13_E26;R18C13_N262_E260;1;R22C13_Q3;;1;R22C13_N23;R22C13_Q3_N230;1;R20C13_N26;R20C13_N232_N260;1;R18C13_X07;R18C13_N262_X07;1;R18C13_B7;R18C13_X07_B7;1",
            "hdlname": "hexValCh1[0].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh1[3]": {
          "hide_name": 0,
          "bits": [ 3878293 ] ,
          "attributes": {
            "ROUTING": "R18C13_C2;R18C13_E261_C2;1;R21C12_N23;R21C12_Q3_N230;1;R19C12_N26;R19C12_N232_N260;1;R18C12_X05;R18C12_N261_X05;1;R18C12_B0;R18C12_X05_B0;1;R21C12_Q3;;1;R18C13_C4;R18C13_E261_C4;1;R18C13_C0;R18C13_E261_C0;1;R18C12_E26;R18C12_N261_E260;1;R18C13_C7;R18C13_E261_C7;1",
            "hdlname": "hexValCh1[0].converter value",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh1[4]": {
          "hide_name": 0,
          "bits": [ 3878288 ] ,
          "attributes": {
            "ROUTING": "R17C12_X04;R17C12_N251_X04;1;R17C12_B3;R17C12_X04_B3;1;R18C12_B5;R18C12_X03_B5;1;R18C12_N25;R18C12_N242_N250;1;R17C12_A2;R17C12_N251_A2;1;R20C12_N24;R20C12_W241_N240;1;R22C13_Q4;;1;R22C13_N24;R22C13_Q4_N240;1;R20C13_W24;R20C13_N242_W240;1;R20C12_X03;R20C12_W241_X03;1;R20C12_B5;R20C12_X03_B5;1;R18C12_X03;R18C12_N242_X03;1",
            "hdlname": "hexValCh1[1].converter value",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh1[5]": {
          "hide_name": 0,
          "bits": [ 3878285 ] ,
          "attributes": {
            "ROUTING": "R22C13_N81;R22C13_Q2_N810;1;R14C13_S21;R14C13_N818_S210;1;R16C13_S21;R16C13_S212_S210;1;R17C13_B3;R17C13_S211_B3;1;R20C12_D5;R20C12_X02_D5;1;R20C12_X02;R20C12_N232_X02;1;R20C12_N26;R20C12_N232_N260;1;R18C12_N26;R18C12_N262_N260;1;R17C12_X03;R17C12_N261_X03;1;R17C12_B2;R17C12_X03_B2;1;R22C13_Q2;;1;R22C13_W13;R22C13_Q2_W130;1;R22C12_N23;R22C12_W131_N230;1;R20C12_A6;R20C12_N232_A6;1",
            "hdlname": "hexValCh1[1].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh1[14]": {
          "hide_name": 0,
          "bits": [ 3878282 ] ,
          "attributes": {
            "ROUTING": "R15C14_A2;R15C14_X07_A2;1;R15C14_B4;R15C14_N251_B4;1;R16C14_N22;R16C14_Q2_N220;1;R15C14_X07;R15C14_N221_X07;1;R15C14_A5;R15C14_X07_A5;1;R16C14_S13;R16C14_Q2_S130;1;R16C14_N25;R16C14_S130_N250;1;R16C14_Q2;;1;R16C14_S10;R16C14_Q2_S100;1;R16C14_D4;R16C14_S100_D4;1",
            "hdlname": "hexValCh1[3].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcOutputBufferCh1[15]": {
          "hide_name": 0,
          "bits": [ 3878278 ] ,
          "attributes": {
            "ROUTING": "R16C14_N10;R16C14_Q0_N100;1;R16C14_C4;R16C14_N100_C4;1;R15C14_C5;R15C14_N201_C5;1;R16C14_SN20;R16C14_Q0_SN20;1;R15C14_C2;R15C14_N121_C2;1;R16C14_N20;R16C14_Q0_N200;1;R15C14_C4;R15C14_N201_C4;1;R16C14_Q0;;1;R16C14_W13;R16C14_Q0_W130;1;R16C13_N27;R16C13_W131_N270;1;R15C13_A2;R15C13_N271_A2;1",
            "hdlname": "hexValCh1[3].converter value",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "adcEnable_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3878267 ] ,
          "attributes": {
            "ROUTING": "R22C18_F7;;1;R22C18_N27;R22C18_F7_N270;1;R21C18_A3;R21C18_N271_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "adcEnable_LUT4_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3878265 ] ,
          "attributes": {
            "ROUTING": "R21C18_F7;;1;R21C18_X04;R21C18_F7_X04;1;R21C18_B3;R21C18_X04_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 3878252 ] ,
          "attributes": {
            "ROUTING": "R24C17_X04;R24C17_F5_X04;1;R24C17_B3;R24C17_X04_B3;1;R24C17_F5;;1;R24C17_A0;R24C17_F5_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_2_I0[2]": {
          "hide_name": 0,
          "bits": [ 3878251 ] ,
          "attributes": {
            "ROUTING": "R24C17_N10;R24C17_F6_N100;1;R24C17_E20;R24C17_N100_E200;1;R24C17_A3;R24C17_E200_A3;1;R24C17_F6;;1;R24C17_C4;R24C17_F6_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "adcChannel_DFFE_Q_CE_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 3878246 ] ,
          "attributes": {
            "ROUTING": "R16C14_CE1;R16C14_X05_CE1;1;R21C14_W20;R21C14_W252_W200;1;R21C12_W21;R21C12_W202_W210;1;R21C11_CE2;R21C11_W211_CE2;1;R18C15_N20;R18C15_N252_N200;1;R16C15_W20;R16C15_N202_W200;1;R16C14_X05;R16C14_W201_X05;1;R16C14_CE0;R16C14_X05_CE0;1;R22C13_W20;R22C13_W202_W200;1;R22C12_N20;R22C12_W201_N200;1;R21C12_X07;R21C12_N201_X07;1;R21C12_CE1;R21C12_X07_CE1;1;R21C15_X05;R21C15_N241_X05;1;R21C15_CE2;R21C15_X05_CE2;1;R20C15_W24;R20C15_N242_W240;1;R20C13_W25;R20C13_W242_W250;1;R20C12_X08;R20C12_W251_X08;1;R20C12_CE0;R20C12_X08_CE0;1;R25C14_W21;R25C14_S212_W210;1;R25C13_CE2;R25C13_W211_CE2;1;R22C13_S20;R22C13_W202_S200;1;R24C13_S21;R24C13_S202_S210;1;R25C13_CE0;R25C13_S211_CE0;1;R20C15_CE2;R20C15_X07_CE2;1;R22C13_CE2;R22C13_X05_CE2;1;R23C14_S21;R23C14_W212_S210;1;R25C14_CE0;R25C14_S212_CE0;1;R23C16_W21;R23C16_S111_W210;1;R23C14_CE2;R23C14_W212_CE2;1;R22C15_W20;R22C15_W101_W200;1;R22C13_X05;R22C13_W202_X05;1;R22C13_CE1;R22C13_X05_CE1;1;R17C16_CE0;R17C16_N212_CE0;1;R21C16_N21;R21C16_N111_N210;1;R19C16_N21;R19C16_N212_N210;1;R18C16_CE1;R18C16_N211_CE1;1;R21C16_W21;R21C16_N111_W210;1;R21C14_N21;R21C14_W212_N210;1;R20C14_W21;R20C14_N211_W210;1;R20C13_CE2;R20C13_W211_CE2;1;R22C16_W23;R22C16_W100_W230;1;R22C15_X06;R22C15_W231_X06;1;R22C15_CE0;R22C15_X06_CE0;1;R22C16_SN10;R22C16_F6_SN10;1;R21C16_W25;R21C16_N111_W250;1;R21C14_X08;R21C14_W252_X08;1;R21C14_CE2;R21C14_X08_CE2;1;R20C15_N25;R20C15_N242_N250;1;R18C15_X08;R18C15_N252_X08;1;R18C15_CE2;R18C15_X08_CE2;1;R22C16_F6;;1;R22C16_W10;R22C16_F6_W100;1;R22C15_N24;R22C15_W101_N240;1;R20C15_X07;R20C15_N242_X07;1;R20C15_CE1;R20C15_X07_CE1;1"
          }
        },
        "adcChannel_DFFE_Q_CE_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3878244 ] ,
          "attributes": {
            "ROUTING": "R21C13_CE0;R21C13_W212_CE0;1;R21C13_CE1;R21C13_W212_CE1;1;R20C17_CE2;R20C17_N212_CE2;1;R23C16_W24;R23C16_S101_W240;1;R23C14_X07;R23C14_W242_X07;1;R23C14_CE0;R23C14_X07_CE0;1;R24C15_W21;R24C15_S212_W210;1;R24C14_CE2;R24C14_W211_CE2;1;R20C16_N25;R20C16_N242_N250;1;R18C16_X08;R18C16_N252_X08;1;R18C16_CE0;R18C16_X08_CE0;1;R22C13_W21;R22C13_W212_W210;1;R22C12_N21;R22C12_W211_N210;1;R21C12_CE0;R21C12_N211_CE0;1;R17C15_X06;R17C15_N251_X06;1;R17C15_CE0;R17C15_X06_CE0;1;R20C15_N24;R20C15_N212_N240;1;R18C15_N25;R18C15_N242_N250;1;R17C15_W25;R17C15_N251_W250;1;R17C14_X08;R17C14_W251_X08;1;R17C14_CE0;R17C14_X08_CE0;1;R22C16_W21;R22C16_S100_W210;1;R22C15_CE2;R22C15_W211_CE2;1;R22C15_S21;R22C15_W111_S210;1;R22C16_N24;R22C16_F4_N240;1;R18C17_N21;R18C17_N212_N210;1;R17C17_CE1;R17C17_N211_CE1;1;R21C14_CE0;R21C14_W211_CE0;1;R20C13_N21;R20C13_W212_N210;1;R18C13_E21;R18C13_N212_E210;1;R18C14_CE2;R18C14_E211_CE2;1;R22C17_N21;R22C17_E111_N210;1;R20C17_N21;R20C17_N212_N210;1;R18C17_CE2;R18C17_N212_CE2;1;R22C13_S21;R22C13_W212_S210;1;R24C13_CE2;R24C13_S212_CE2;1;R21C15_W21;R21C15_N211_W210;1;R21C14_CE1;R21C14_W211_CE1;1;R22C16_S10;R22C16_F4_S100;1;R22C16_N21;R22C16_S100_N210;1;R21C16_CE0;R21C16_N211_CE0;1;R22C15_W21;R22C15_W111_W210;1;R22C13_CE0;R22C13_W212_CE0;1;R22C16_F4;;1;R22C16_EW10;R22C16_F4_EW10;1;R22C15_N21;R22C15_W111_N210;1;R20C15_W21;R20C15_N212_W210;1;R20C14_CE2;R20C14_W211_CE2;1"
          }
        },
        "adcChannel[0]": {
          "hide_name": 0,
          "bits": [ 3878240 ] ,
          "attributes": {
            "ROUTING": "R22C16_A6;R22C16_X01_A6;1;R22C16_S22;R22C16_Q2_S220;1;R24C16_E22;R24C16_S222_E220;1;R24C18_X05;R24C18_E222_X05;1;R24C18_B1;R24C18_X05_B1;1;R22C16_Q2;;1;R22C16_B4;R22C16_X01_B4;1;R22C16_X05;R22C16_Q2_X05;1;R22C16_X01;R22C16_Q2_X01;1;R22C16_A2;R22C16_X05_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a channel"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 3881294 ] ,
          "attributes": {
            "ROUTING": "R16C5_D3;R16C5_W130_D3;1;R16C5_N24;R16C5_F4_N240;1;R14C5_N24;R14C5_N242_N240;1;R12C5_N25;R12C5_N242_N250;1;R11C5_A1;R11C5_N251_A1;1;R16C4_N27;R16C4_W131_N270;1;R16C5_W13;R16C5_F4_W130;1;R14C4_A0;R14C4_N272_A0;1;R16C5_F4;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 3881292 ] ,
          "attributes": {
            "ROUTING": "R16C5_F3;;1;R16C5_X02;R16C5_F3_X02;1;R16C5_C1;R16C5_X02_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I3_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3881290 ] ,
          "attributes": {
            "ROUTING": "R15C5_SN10;R15C5_F2_SN10;1;R14C5_A2;R14C5_N111_A2;1;R15C5_S10;R15C5_F2_S100;1;R16C5_A6;R16C5_S101_A6;1;R15C4_X05;R15C4_W221_X05;1;R15C4_C7;R15C4_X05_C7;1;R15C5_E10;R15C5_F2_E100;1;R15C6_N20;R15C6_E101_N200;1;R13C6_C4;R13C6_N202_C4;1;R13C3_B5;R13C3_X03_B5;1;R15C3_N22;R15C3_W222_N220;1;R15C5_W22;R15C5_F2_W220;1;R15C5_F2;;1;R13C3_X03;R13C3_N222_X03;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.taskIndex_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878231 ] ,
          "attributes": {
            "ROUTING": "R22C17_F6;;1;R22C17_X07;R22C17_F6_X07;1;R22C17_CE2;R22C17_X07_CE2;1"
          }
        },
        "adcEnable_LUT4_I1_F_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3878228 ] ,
          "attributes": {
            "ROUTING": "R22C18_W20;R22C18_S101_W200;1;R22C17_X05;R22C17_W201_X05;1;R22C17_B7;R22C17_X05_B7;1;R22C17_C4;R22C17_W241_C4;1;R22C17_B5;R22C17_X03_B5;1;R22C18_W24;R22C18_S101_W240;1;R21C18_F6;;1;R22C18_A5;R22C18_S101_A5;1;R21C18_S10;R21C18_F6_S100;1;R22C17_X03;R22C17_W241_X03;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881285 ] ,
          "attributes": {
            "ROUTING": "R16C5_E10;R16C5_F6_E100;1;R16C5_A5;R16C5_E100_A5;1;R16C5_F6;;1;R16C5_C3;R16C5_F6_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881286 ] ,
          "attributes": {
            "ROUTING": "R16C5_F7;;1;R16C5_W10;R16C5_F7_W100;1;R16C5_B5;R16C5_W100_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.subTaskIndex_DFFRE_Q_RESET[1]": {
          "hide_name": 0,
          "bits": [ 3878218 ] ,
          "attributes": {
            "ROUTING": "R22C17_LSR0;R22C17_X08_LSR0;1;R22C17_LSR1;R22C17_X08_LSR1;1;R22C17_F7;;1;R22C17_X08;R22C17_F7_X08;1;R22C17_B6;R22C17_X08_B6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1[2]": {
          "hide_name": 0,
          "bits": [ 3881287 ] ,
          "attributes": {
            "ROUTING": "R16C5_F2;;1;R16C5_S22;R16C5_F2_S220;1;R16C5_C5;R16C5_S220_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "adcEnable_LUT4_I1_F_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3878216 ] ,
          "attributes": {
            "ROUTING": "R22C17_CE1;R22C17_X06_CE1;1;R21C18_W13;R21C18_F3_W130;1;R21C17_S27;R21C17_W131_S270;1;R22C17_X06;R22C17_S271_X06;1;R22C17_CE0;R22C17_X06_CE0;1;R21C18_F3;;1;R21C18_W10;R21C18_F3_W100;1;R21C17_S20;R21C17_W101_S200;1;R22C17_C7;R22C17_S201_C7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878206 ] ,
          "attributes": {
            "ROUTING": "R18C19_A2;R18C19_E111_A2;1;R18C19_A0;R18C19_E111_A0;1;R18C19_A3;R18C19_E111_A3;1;R18C18_F2;;1;R18C18_EW10;R18C18_F2_EW10;1;R18C19_A7;R18C19_E111_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878203 ] ,
          "attributes": {
            "ROUTING": "R20C19_B4;R20C19_S272_B4;1;R18C19_F7;;1;R18C19_S27;R18C19_F7_S270;1;R20C19_A0;R20C19_S272_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3878201 ] ,
          "attributes": {
            "ROUTING": "R21C19_F5;;1;R21C19_X04;R21C19_F5_X04;1;R21C19_D7;R21C19_X04_D7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878200 ] ,
          "attributes": {
            "ROUTING": "R22C18_F4;;1;R22C18_EW10;R22C18_F4_EW10;1;R22C19_N25;R22C19_E111_N250;1;R21C19_B7;R21C19_N251_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878199 ] ,
          "attributes": {
            "ROUTING": "R20C19_F4;;1;R20C19_S10;R20C19_F4_S100;1;R21C19_A7;R21C19_S101_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878195 ] ,
          "attributes": {
            "ROUTING": "R21C18_CE0;R21C18_W211_CE0;1;R21C19_F7;;1;R21C19_S10;R21C19_F7_S100;1;R21C19_W21;R21C19_S100_W210;1;R21C18_CE2;R21C18_W211_CE2;1"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3881831 ] ,
          "attributes": {
            "ROUTING": "R12C12_CE2;R12C12_VCC_CE2;1;R12C12_CE0;R12C12_VCC_CE0;1;R14C10_CE1;R14C10_VCC_CE1;1;R16C16_CE0;R16C16_VCC_CE0;1;R1C1_N22;R1C1_VCC_N220;1;R1C1_C4;R1C1_S221_C4;1;R14C11_CE0;R14C11_VCC_CE0;1;R8C18_CE0;R8C18_VCC_CE0;1;R13C12_CE2;R13C12_VCC_CE2;1;R12C16_CE0;R12C16_VCC_CE0;1;VCC;;1;R9C18_CE1;R9C18_VCC_CE1;1"
          }
        },
        "a.enableI2C_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3878082 ] ,
          "attributes": {
            "ROUTING": "R26C19_X05;R26C19_Q2_X05;1;R26C19_A4;R26C19_X05_A4;1;R26C19_C1;R26C19_X01_C1;1;R26C19_Q2;;1;R26C19_X01;R26C19_Q2_X01;1;R26C19_B2;R26C19_X01_B2;1",
            "hdlname": "a processStarted",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:55.5-55.19",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3881317 ] ,
          "attributes": {
            "ROUTING": "R13C5_F4;;1;R13C5_X07;R13C5_F4_X07;1;R13C5_A5;R13C5_X07_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.processStarted_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878079 ] ,
          "attributes": {
            "ROUTING": "R26C19_F1;;1;R26C19_X06;R26C19_F1_X06;1;R26C19_CE1;R26C19_X06_CE1;1"
          }
        },
        "adcOutputData[6]": {
          "hide_name": 0,
          "bits": [ 3878075 ] ,
          "attributes": {
            "ROUTING": "R23C14_X02;R23C14_E231_X02;1;R23C14_A1;R23C14_X02_A1;1;R23C13_N23;R23C13_Q3_N230;1;R22C13_A5;R22C13_N231_A5;1;R23C13_Q3;;1;R23C13_E23;R23C13_Q3_E230;1;R23C14_B6;R23C14_E231_B6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:132.17-132.30",
            "hdlname": "a outputData"
          }
        },
        "adcOutputData[7]": {
          "hide_name": 0,
          "bits": [ 3878072 ] ,
          "attributes": {
            "ROUTING": "R21C13_E25;R21C13_N251_E250;1;R21C14_A1;R21C14_E251_A1;1;R22C13_N25;R22C13_N111_N250;1;R20C13_X06;R20C13_N252_X06;1;R20C13_A4;R20C13_X06_A4;1;R23C13_Q0;;1;R23C13_SN10;R23C13_Q0_SN10;1;R22C13_E25;R22C13_N111_E250;1;R22C15_X08;R22C15_E252_X08;1;R22C15_B7;R22C15_X08_B7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:132.17-132.30",
            "hdlname": "a outputData"
          }
        },
        "adcOutputData[8]": {
          "hide_name": 0,
          "bits": [ 3878069 ] ,
          "attributes": {
            "ROUTING": "R22C14_E13;R22C14_Q5_E130;1;R22C15_B6;R22C15_E131_B6;1;R21C12_A2;R21C12_N251_A2;1;R22C14_Q5;;1;R22C14_W25;R22C14_Q5_W250;1;R22C12_N25;R22C12_W252_N250;1;R21C12_A1;R21C12_N251_A1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:132.17-132.30",
            "hdlname": "a outputData"
          }
        },
        "adcOutputData[9]": {
          "hide_name": 0,
          "bits": [ 3878066 ] ,
          "attributes": {
            "ROUTING": "R21C14_W24;R21C14_N101_W240;1;R21C13_X03;R21C13_W241_X03;1;R21C13_A1;R21C13_X03_A1;1;R22C14_N10;R22C14_Q3_N100;1;R21C14_B6;R21C14_N101_B6;1;R22C14_Q3;;1;R22C14_W23;R22C14_Q3_W230;1;R22C12_W23;R22C12_W232_W230;1;R22C11_N23;R22C11_W231_N230;1;R21C11_A5;R21C11_N231_A5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:132.17-132.30",
            "hdlname": "a outputData"
          }
        },
        "adcOutputData[10]": {
          "hide_name": 0,
          "bits": [ 3878063 ] ,
          "attributes": {
            "ROUTING": "R22C12_N13;R22C12_Q5_N130;1;R21C12_N27;R21C12_N131_N270;1;R20C12_A0;R20C12_N271_A0;1;R22C13_N27;R22C13_E131_N270;1;R21C13_A2;R21C13_N271_A2;1;R22C12_Q5;;1;R22C12_E13;R22C12_Q5_E130;1;R22C13_E27;R22C13_E131_E270;1;R22C15_N27;R22C15_E272_N270;1;R21C15_B6;R21C15_N271_B6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:132.17-132.30",
            "hdlname": "a outputData"
          }
        },
        "adcOutputData[11]": {
          "hide_name": 0,
          "bits": [ 3878060 ] ,
          "attributes": {
            "ROUTING": "R21C12_A0;R21C12_N271_A0;1;R21C12_E27;R21C12_N271_E270;1;R21C14_N27;R21C14_E272_N270;1;R20C14_B7;R20C14_N271_B7;1;R20C12_A1;R20C12_N272_A1;1;R23C12_Q2;;1;R23C12_N13;R23C12_Q2_N130;1;R22C12_N27;R22C12_N131_N270;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:132.17-132.30",
            "hdlname": "a outputData"
          }
        },
        "adcOutputData[12]": {
          "hide_name": 0,
          "bits": [ 3878057 ] ,
          "attributes": {
            "ROUTING": "R18C14_N23;R18C14_N232_N230;1;R17C14_X02;R17C14_N231_X02;1;R17C14_A0;R17C14_X02_A0;1;R18C14_N26;R18C14_N232_N260;1;R16C14_X01;R16C14_N262_X01;1;R16C14_A1;R16C14_X01_A1;1;R22C14_Q2;;1;R22C14_N22;R22C14_Q2_N220;1;R20C14_N23;R20C14_N222_N230;1;R18C14_E23;R18C14_N232_E230;1;R18C15_B0;R18C15_E231_B0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:132.17-132.30",
            "hdlname": "a outputData"
          }
        },
        "adcOutputData[13]": {
          "hide_name": 0,
          "bits": [ 3878054 ] ,
          "attributes": {
            "ROUTING": "R18C14_X07;R18C14_N201_X07;1;R18C14_A5;R18C14_X07_A5;1;R16C14_A3;R16C14_X02_A3;1;R18C16_B7;R18C16_X07_B7;1;R19C15_E20;R19C15_E202_E200;1;R19C16_N20;R19C16_E201_N200;1;R18C16_X07;R18C16_N201_X07;1;R23C13_Q5;;1;R23C13_N25;R23C13_Q5_N250;1;R21C13_N20;R21C13_N252_N200;1;R17C14_N21;R17C14_N202_N210;1;R19C14_N20;R19C14_E201_N200;1;R16C14_X02;R16C14_N211_X02;1;R19C13_E20;R19C13_N202_E200;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:132.17-132.30",
            "hdlname": "a outputData"
          }
        },
        "adcOutputData[0]": {
          "hide_name": 0,
          "bits": [ 3878051 ] ,
          "attributes": {
            "ROUTING": "R22C14_W10;R22C14_Q1_W100;1;R22C13_N20;R22C13_W101_N200;1;R20C13_X07;R20C13_N202_X07;1;R20C13_A5;R20C13_X07_A5;1;R22C14_Q1;;1;R22C14_N21;R22C14_Q1_N210;1;R20C14_A4;R20C14_N212_A4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:132.17-132.30",
            "hdlname": "a outputData"
          }
        },
        "i2cByteReceived[0]": {
          "hide_name": 0,
          "bits": [ 3878050 ] ,
          "attributes": {
            "ROUTING": "R24C14_W21;R24C14_N212_W210;1;R24C13_X02;R24C13_W211_X02;1;R24C13_A0;R24C13_X02_A0;1;R22C14_A5;R22C14_N212_A5;1;R26C14_Q1;;1;R26C14_N21;R26C14_Q1_N210;1;R24C14_N21;R24C14_N212_N210;1;R22C14_X02;R22C14_N212_X02;1;R22C14_A1;R22C14_X02_A1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:108.16-108.31",
            "hdlname": "c byteReceived"
          }
        },
        "adcOutputData[1]": {
          "hide_name": 0,
          "bits": [ 3878045 ] ,
          "attributes": {
            "ROUTING": "R22C14_SN20;R22C14_Q0_SN20;1;R21C14_A4;R21C14_N121_A4;1;R22C14_Q0;;1;R22C14_N13;R22C14_Q0_N130;1;R21C14_N23;R21C14_N131_N230;1;R20C14_A5;R20C14_N231_A5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:132.17-132.30",
            "hdlname": "a outputData"
          }
        },
        "i2cByteReceived[1]": {
          "hide_name": 0,
          "bits": [ 3878044 ] ,
          "attributes": {
            "ROUTING": "R24C13_W13;R24C13_Q0_W130;1;R24C12_A2;R24C12_W131_A2;1;R22C14_X01;R22C14_E201_X01;1;R22C14_A0;R22C14_X01_A0;1;R24C13_Q0;;1;R24C13_N20;R24C13_Q0_N200;1;R22C13_E20;R22C13_N202_E200;1;R22C14_X05;R22C14_E201_X05;1;R22C14_A3;R22C14_X05_A3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:108.16-108.31",
            "hdlname": "c byteReceived"
          }
        },
        "adcOutputData[2]": {
          "hide_name": 0,
          "bits": [ 3878039 ] ,
          "attributes": {
            "ROUTING": "R22C13_A1;R22C13_E111_A1;1;R22C12_Q0;;1;R22C12_EW10;R22C12_Q0_EW10;1;R22C13_A3;R22C13_E111_A3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:132.17-132.30",
            "hdlname": "a outputData"
          }
        },
        "i2cByteReceived[2]": {
          "hide_name": 0,
          "bits": [ 3878038 ] ,
          "attributes": {
            "ROUTING": "R24C12_X01;R24C12_Q2_X01;1;R24C12_A1;R24C12_X01_A1;1;R22C12_X01;R22C12_N222_X01;1;R22C12_A0;R22C12_X01_A0;1;R24C12_Q2;;1;R24C12_N22;R24C12_Q2_N220;1;R22C12_X07;R22C12_N222_X07;1;R22C12_A5;R22C12_X07_A5;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:108.16-108.31",
            "hdlname": "c byteReceived"
          }
        },
        "adcOutputData[3]": {
          "hide_name": 0,
          "bits": [ 3878033 ] ,
          "attributes": {
            "ROUTING": "R21C12_E21;R21C12_N212_E210;1;R21C13_X02;R21C13_E211_X02;1;R21C13_A0;R21C13_X02_A0;1;R23C13_B7;R23C13_E131_B7;1;R23C12_Q1;;1;R21C12_X02;R21C12_N212_X02;1;R21C12_A3;R21C12_X02_A3;1;R23C12_N21;R23C12_Q1_N210;1;R23C12_E13;R23C12_Q1_E130;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:132.17-132.30",
            "hdlname": "a outputData"
          }
        },
        "i2cByteReceived[3]": {
          "hide_name": 0,
          "bits": [ 3878032 ] ,
          "attributes": {
            "ROUTING": "R24C12_X06;R24C12_Q1_X06;1;R24C12_A5;R24C12_X06_A5;1;R23C12_A1;R23C12_N111_A1;1;R24C12_Q1;;1;R24C12_SN10;R24C12_Q1_SN10;1;R23C12_A2;R23C12_N111_A2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:108.16-108.31",
            "hdlname": "c byteReceived"
          }
        },
        "adcOutputData[4]": {
          "hide_name": 0,
          "bits": [ 3878027 ] ,
          "attributes": {
            "ROUTING": "R22C13_A4;R22C13_N121_A4;1;R23C13_X05;R23C13_Q2_X05;1;R23C13_B6;R23C13_X05_B6;1;R23C13_Q2;;1;R23C13_SN20;R23C13_Q2_SN20;1;R22C13_N22;R22C13_N121_N220;1;R21C13_X07;R21C13_N221_X07;1;R21C13_A3;R21C13_X07_A3;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:132.17-132.30",
            "hdlname": "a outputData"
          }
        },
        "i2cByteReceived[4]": {
          "hide_name": 0,
          "bits": [ 3878026 ] ,
          "attributes": {
            "ROUTING": "R24C12_N13;R24C12_Q5_N130;1;R24C12_A3;R24C12_N130_A3;1;R23C12_E25;R23C12_N251_E250;1;R23C13_A2;R23C13_E251_A2;1;R24C12_Q5;;1;R24C12_N25;R24C12_Q5_N250;1;R22C12_E25;R22C12_N252_E250;1;R22C14_A2;R22C14_E252_A2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:108.16-108.31",
            "hdlname": "c byteReceived"
          }
        },
        "adcOutputData[5]": {
          "hide_name": 0,
          "bits": [ 3878021 ] ,
          "attributes": {
            "ROUTING": "R22C13_A0;R22C13_X02_A0;1;R23C13_N21;R23C13_Q1_N210;1;R22C13_X02;R22C13_N211_X02;1;R22C13_A2;R22C13_X02_A2;1;R23C13_Q1;;1;R23C13_E13;R23C13_Q1_E130;1;R23C14_B7;R23C14_E131_B7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:132.17-132.30",
            "hdlname": "a outputData"
          }
        },
        "i2cByteReceived[5]": {
          "hide_name": 0,
          "bits": [ 3878020 ] ,
          "attributes": {
            "ROUTING": "R24C12_EW10;R24C12_Q3_EW10;1;R24C13_A3;R24C13_E111_A3;1;R23C13_X06;R23C13_N271_X06;1;R23C13_A5;R23C13_X06_A5;1;R24C12_Q3;;1;R24C12_E13;R24C12_Q3_E130;1;R24C13_N27;R24C13_E131_N270;1;R23C13_A1;R23C13_N271_A1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:108.16-108.31",
            "hdlname": "c byteReceived"
          }
        },
        "a.outputData_DFFE_Q_9_CE": {
          "hide_name": 0,
          "bits": [ 3878017 ] ,
          "attributes": {
            "ROUTING": "R23C13_CE0;R23C13_X08_CE0;1;R23C13_X08;R23C13_W271_X08;1;R23C13_CE1;R23C13_X08_CE1;1;R23C14_W27;R23C14_W272_W270;1;R23C12_N27;R23C12_W272_N270;1;R22C12_X06;R22C12_N271_X06;1;R22C12_CE0;R22C12_X06_CE0;1;R23C14_W22;R23C14_W272_W220;1;R23C12_X05;R23C12_W222_X05;1;R23C12_CE0;R23C12_X05_CE0;1;R23C17_F2;;1;R23C17_W13;R23C17_F2_W130;1;R23C16_W27;R23C16_W131_W270;1;R23C14_N27;R23C14_W272_N270;1;R22C14_X06;R22C14_N271_X06;1;R22C14_CE0;R22C14_X06_CE0;1"
          }
        },
        "adcOutputData[14]": {
          "hide_name": 0,
          "bits": [ 3878014 ] ,
          "attributes": {
            "ROUTING": "R17C14_E25;R17C14_N251_E250;1;R17C15_A0;R17C15_E251_A0;1;R18C14_N25;R18C14_N242_N250;1;R16C14_A2;R16C14_N252_A2;1;R22C14_Q4;;1;R22C14_N24;R22C14_Q4_N240;1;R20C14_N24;R20C14_N242_N240;1;R18C14_E24;R18C14_N242_E240;1;R18C16_N24;R18C16_E242_N240;1;R17C16_X05;R17C16_N241_X05;1;R17C16_B7;R17C16_X05_B7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:132.17-132.30",
            "hdlname": "a outputData"
          }
        },
        "i2cByteReceived[6]": {
          "hide_name": 0,
          "bits": [ 3878013 ] ,
          "attributes": {
            "ROUTING": "R24C13_N10;R24C13_Q3_N100;1;R24C13_A1;R24C13_N100_A1;1;R24C13_SN10;R24C13_Q3_SN10;1;R23C13_A3;R23C13_N111_A3;1;R24C13_Q3;;1;R24C13_EW20;R24C13_Q3_EW20;1;R24C14_N22;R24C14_E121_N220;1;R22C14_X07;R22C14_N222_X07;1;R22C14_A4;R22C14_X07_A4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:108.16-108.31",
            "hdlname": "c byteReceived"
          }
        },
        "adcEnable_LUT4_I1_F_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3878007 ] ,
          "attributes": {
            "ROUTING": "R22C18_A7;R22C18_E252_A7;1;R22C16_E25;R22C16_N251_E250;1;R23C16_N25;R23C16_E251_N250;1;R22C18_A4;R22C18_E252_A4;1;R23C15_E25;R23C15_E242_E250;1;R23C13_A7;R23C13_X03_A7;1;R23C13_X03;R23C13_Q4_X03;1;R23C13_A6;R23C13_X03_A6;1;R23C14_A6;R23C14_X03_A6;1;R23C14_X03;R23C14_E241_X03;1;R23C14_A7;R23C14_X03_A7;1;R22C15_A7;R22C15_X03_A7;1;R21C14_X03;R21C14_N242_X03;1;R21C14_A6;R21C14_X03_A6;1;R22C15_X03;R22C15_N241_X03;1;R22C15_A6;R22C15_X03_A6;1;R21C15_X03;R21C15_N242_X03;1;R21C15_A6;R21C15_X03_A6;1;R20C14_X03;R20C14_N241_X03;1;R20C14_A7;R20C14_X03_A7;1;R17C14_X03;R17C14_N242_X03;1;R17C14_A1;R17C14_X03_A1;1;R23C14_N24;R23C14_E241_N240;1;R21C14_N24;R21C14_N242_N240;1;R19C14_N24;R19C14_N242_N240;1;R17C14_N25;R17C14_N242_N250;1;R16C14_A0;R16C14_N251_A0;1;R18C15_A0;R18C15_N251_A0;1;R18C15_E25;R18C15_N251_E250;1;R18C16_A7;R18C16_E251_A7;1;R23C13_Q4;;1;R23C13_E24;R23C13_Q4_E240;1;R23C15_N24;R23C15_E242_N240;1;R21C15_N25;R21C15_N242_N250;1;R19C15_N25;R19C15_N252_N250;1;R17C15_E25;R17C15_N252_E250;1;R17C16_A7;R17C16_E251_A7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:132.17-132.30",
            "hdlname": "a outputData"
          }
        },
        "i2cByteReceived[7]": {
          "hide_name": 0,
          "bits": [ 3878006 ] ,
          "attributes": {
            "ROUTING": "R24C13_N21;R24C13_Q1_N210;1;R23C13_X02;R23C13_N211_X02;1;R23C13_A0;R23C13_X02_A0;1;R24C13_Q1;;1;R24C13_SN20;R24C13_Q1_SN20;1;R23C13_A4;R23C13_N121_A4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:108.16-108.31",
            "hdlname": "c byteReceived"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_I1_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3881267 ] ,
          "attributes": {
            "ROUTING": "R13C7_S24;R13C7_W101_S240;1;R13C7_B1;R13C7_S240_B1;1;R15C4_B1;R15C4_W250_B1;1;R13C4_N23;R13C4_W804_N230;1;R11C4_E23;R11C4_N232_E230;1;R11C5_S23;R11C5_E231_S230;1;R12C5_B2;R12C5_S231_B2;1;R12C8_W25;R12C8_N251_W250;1;R12C7_A6;R12C7_W251_A6;1;R13C8_W10;R13C8_F5_W100;1;R13C7_W80;R13C7_W101_W800;1;R13C2_N23;R13C2_E808_N230;1;R12C2_E23;R12C2_N231_E230;1;R12C4_B0;R12C4_E232_B0;1;R13C5_C1;R13C5_W262_C1;1;R12C8_C0;R12C8_X04_C0;1;R16C4_X05;R16C4_S261_X05;1;R15C5_A3;R15C5_X05_A3;1;R13C8_W25;R13C8_F5_W250;1;R13C6_W25;R13C6_W252_W250;1;R15C5_D2;R15C5_E260_D2;1;R13C5_S26;R13C5_W262_S260;1;R13C3_A7;R13C3_W272_A7;1;R13C5_W27;R13C5_W262_W270;1;R13C8_W80;R13C8_E100_W800;1;R15C4_W25;R15C4_S252_W250;1;R15C5_W26;R15C5_S262_W260;1;R13C7_W26;R13C7_W121_W260;1;R15C5_E26;R15C5_S262_E260;1;R14C6_A1;R14C6_S251_A1;1;R14C6_W25;R14C6_S251_W250;1;R13C8_EW20;R13C8_F5_EW20;1;R13C7_A3;R13C7_W251_A3;1;R15C5_D4;R15C5_S262_D4;1;R15C5_X05;R15C5_S262_X05;1;R15C4_B4;R15C4_X03_B4;1;R12C8_X04;R12C8_N251_X04;1;R13C8_N25;R13C8_F5_N250;1;R13C4_S25;R13C4_W252_S250;1;R14C5_A6;R14C5_W251_A6;1;R13C6_S25;R13C6_W252_S250;1;R13C8_F5;;1;R13C8_E10;R13C8_F5_E100;1;R15C4_X03;R15C4_W261_X03;1;R15C4_S26;R15C4_W261_S260;1;R16C4_A3;R16C4_X05_A3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881264 ] ,
          "attributes": {
            "ROUTING": "R14C5_F2;;1;R14C5_EW20;R14C5_F2_EW20;1;R14C6_C7;R14C6_E121_C7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_1_I1_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3877997 ] ,
          "attributes": {
            "ROUTING": "R24C17_EW20;R24C17_F0_EW20;1;R24C18_C1;R24C18_E121_C1;1;R24C17_F0;;1;R24C17_E10;R24C17_F0_E100;1;R24C18_D5;R24C18_E101_D5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877994 ] ,
          "attributes": {
            "ROUTING": "R24C17_W21;R24C17_F1_W210;1;R24C17_A4;R24C17_W210_A4;1;R24C17_F1;;1;R24C17_E13;R24C17_F1_E130;1;R24C18_S23;R24C18_E131_S230;1;R24C18_C7;R24C18_S230_C7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "adcEnable_LUT4_I1_F_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3877992 ] ,
          "attributes": {
            "ROUTING": "R22C18_W10;R22C18_F3_W100;1;R22C17_W20;R22C17_W101_W200;1;R22C17_A7;R22C17_W200_A7;1;R22C18_B5;R22C18_F3_B5;1;R22C18_F3;;1;R22C18_SN10;R22C18_F3_SN10;1;R23C18_S25;R23C18_S111_S250;1;R24C18_B7;R24C18_S251_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "i2cInstruction[0]": {
          "hide_name": 0,
          "bits": [ 3877988 ] ,
          "attributes": {
            "ROUTING": "R25C18_Q2;;1;R25C18_N10;R25C18_Q2_N100;1;R25C18_A1;R25C18_N100_A1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:106.16-106.30",
            "hdlname": "c instruction"
          }
        },
        "i2cInstruction[1]": {
          "hide_name": 0,
          "bits": [ 3877984 ] ,
          "attributes": {
            "ROUTING": "R24C18_Q2;;1;R24C18_SN10;R24C18_Q2_SN10;1;R25C18_B0;R25C18_S111_B0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:106.16-106.30",
            "hdlname": "c instruction"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881262 ] ,
          "attributes": {
            "ROUTING": "R13C6_B5;R13C6_N271_B5;1;R11C5_X03;R11C5_N262_X03;1;R11C5_B3;R11C5_X03_B3;1;R15C6_A1;R15C6_E111_A1;1;R15C4_S21;R15C4_W111_S210;1;R15C5_EW10;R15C5_F3_EW10;1;R15C5_W13;R15C5_F3_W130;1;R15C4_A3;R15C4_W131_A3;1;R15C5_N13;R15C5_F3_N130;1;R14C5_E27;R14C5_N131_E270;1;R14C6_A7;R14C6_E271_A7;1;R15C4_A6;R15C4_S210_A6;1;R14C6_N27;R14C6_E271_N270;1;R15C5_N23;R15C5_F3_N230;1;R15C5_N10;R15C5_F3_N100;1;R13C6_A2;R13C6_N271_A2;1;R14C5_B4;R14C5_N101_B4;1;R13C5_N26;R13C5_N232_N260;1;R15C5_F3;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.instructionI2C_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877980 ] ,
          "attributes": {
            "ROUTING": "R24C18_EW10;R24C18_F6_EW10;1;R24C17_S21;R24C17_W111_S210;1;R25C17_E21;R25C17_S211_E210;1;R25C18_N21;R25C18_E211_N210;1;R24C18_CE1;R24C18_N211_CE1;1;R24C18_F6;;1;R24C18_S26;R24C18_F6_S260;1;R25C18_X05;R25C18_S261_X05;1;R25C18_CE1;R25C18_X05_CE1;1"
          }
        },
        "c.clockDivider[6]": {
          "hide_name": 0,
          "bits": [ 3877973 ] ,
          "attributes": {
            "ROUTING": "R25C16_N27;R25C16_W130_N270;1;R24C16_B4;R24C16_N271_B4;1;R25C16_SN20;R25C16_Q4_SN20;1;R26C16_D1;R26C16_S121_D1;1;R25C16_X03;R25C16_Q4_X03;1;R25C16_A0;R25C16_X03_A0;1;R26C15_S23;R26C15_W231_S230;1;R26C15_C7;R26C15_S230_C7;1;R26C16_W23;R26C16_S131_W230;1;R25C15_N20;R25C15_W101_N200;1;R24C15_C4;R24C15_N201_C4;1;R26C15_B3;R26C15_W231_B3;1;R26C15_A2;R26C15_W271_A2;1;R25C16_W10;R25C16_Q4_W100;1;R25C15_C2;R25C15_W101_C2;1;R25C16_S13;R25C16_Q4_S130;1;R26C16_W27;R26C16_S131_W270;1;R25C16_N13;R25C16_Q4_N130;1;R24C16_W23;R24C16_N131_W230;1;R24C15_B5;R24C15_W231_B5;1;R25C16_Q4;;1;R25C16_W13;R25C16_Q4_W130;1;R25C16_B4;R25C16_W100_B4;1;R25C16_B6;R25C16_W130_B6;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "c clockDivider"
          }
        },
        "c.clockDivider[2]": {
          "hide_name": 0,
          "bits": [ 3877971 ] ,
          "attributes": {
            "ROUTING": "R26C16_C1;R26C16_X01_C1;1;R26C16_C4;R26C16_X05_C4;1;R26C16_X01;R26C16_Q2_X01;1;R26C16_C2;R26C16_X01_C2;1;R26C16_Q2;;1;R26C16_X05;R26C16_Q2_X05;1;R26C16_C7;R26C16_X05_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:117.33-117.49|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockDivider"
          }
        },
        "c.clockDivider[1]": {
          "hide_name": 0,
          "bits": [ 3877969 ] ,
          "attributes": {
            "ROUTING": "R26C16_S10;R26C16_Q3_S100;1;R26C16_B1;R26C16_S100_B1;1;R26C16_B3;R26C16_Q3_B3;1;R26C16_W10;R26C16_Q3_W100;1;R26C16_B4;R26C16_W100_B4;1;R26C16_S13;R26C16_Q3_S130;1;R26C16_B2;R26C16_S130_B2;1;R26C16_Q3;;1;R26C16_W13;R26C16_Q3_W130;1;R26C16_B7;R26C16_W130_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:117.33-117.49|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "c clockDivider"
          }
        },
        "c.clockDivider[0]": {
          "hide_name": 0,
          "bits": [ 3877967 ] ,
          "attributes": {
            "ROUTING": "R26C16_A1;R26C16_W131_A1;1;R26C17_A5;R26C17_Q5_A5;1;R26C16_A4;R26C16_W131_A4;1;R26C16_A3;R26C16_W131_A3;1;R26C16_A2;R26C16_W131_A2;1;R26C17_Q5;;1;R26C17_W13;R26C17_Q5_W130;1;R26C16_A7;R26C16_W131_A7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:24.15-24.27",
            "hdlname": "c clockDivider"
          }
        },
        "a.enableI2C_LUT3_I0_1_I2_LUT2_F_I0_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3877965 ] ,
          "attributes": {
            "ROUTING": "R26C16_F1;;1;R26C16_X06;R26C16_F1_X06;1;R26C16_D0;R26C16_X06_D0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.enableI2C_LUT3_I0_1_I2_LUT2_F_I0_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 3877959 ] ,
          "attributes": {
            "ROUTING": "R25C16_S10;R25C16_Q5_S100;1;R26C16_C0;R26C16_S101_C0;1;R24C16_A3;R24C16_N111_A3;1;R24C15_A0;R24C15_W251_A0;1;R26C16_W25;R26C16_S111_W250;1;R26C15_A3;R26C15_W251_A3;1;R25C15_S26;R25C15_W121_S260;1;R26C15_D7;R26C15_S261_D7;1;R25C16_B1;R25C16_X04_B1;1;R25C16_EW20;R25C16_Q5_EW20;1;R25C15_D2;R25C15_W121_D2;1;R25C16_B5;R25C16_X08_B5;1;R25C16_X08;R25C16_Q5_X08;1;R25C16_X04;R25C16_Q5_X04;1;R25C16_Q5;;1;R25C16_SN10;R25C16_Q5_SN10;1;R24C16_W25;R24C16_N111_W250;1;R24C15_A5;R24C15_W251_A5;1",
            "hdlname": "c clockDivider",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.enableI2C_LUT3_I0_1_I2_LUT2_F_I0_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 3877955 ] ,
          "attributes": {
            "ROUTING": "R26C16_X04;R26C16_Q5_X04;1;R26C16_B0;R26C16_X04_B0;1;R26C16_E25;R26C16_Q5_E250;1;R26C16_B5;R26C16_E250_B5;1;R26C16_B6;R26C16_N250_B6;1;R26C16_N25;R26C16_Q5_N250;1;R26C16_Q5;;1",
            "hdlname": "c clockDivider",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.enableI2C_LUT3_I0_1_I2_LUT2_F_I0_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 3877952 ] ,
          "attributes": {
            "ROUTING": "R26C16_X03;R26C16_Q4_X03;1;R26C16_A0;R26C16_X03_A0;1;R26C16_D4;R26C16_X07_D4;1;R26C16_Q4;;1;R26C16_X07;R26C16_Q4_X07;1;R26C16_D7;R26C16_X07_D7;1",
            "hdlname": "c clockDivider",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:117.33-117.49|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.scl_DFFSE_Q_CE_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877945 ] ,
          "attributes": {
            "ROUTING": "R24C15_B0;R24C15_X04_B0;1;R24C16_D3;R24C16_N201_D3;1;R25C15_X04;R25C15_W272_X04;1;R25C15_C0;R25C15_X04_C0;1;R25C16_X05;R25C16_W202_X05;1;R25C16_B7;R25C16_X05_B7;1;R25C15_S27;R25C15_W272_S270;1;R26C15_B6;R26C15_S271_B6;1;R25C16_N20;R25C16_W202_N200;1;R24C16_C4;R24C16_N201_C4;1;R25C18_W10;R25C18_Q0_W100;1;R25C18_D1;R25C18_W100_D1;1;R25C18_X01;R25C18_Q0_X01;1;R25C18_C0;R25C18_X01_C0;1;R25C16_W20;R25C16_W202_W200;1;R25C15_S20;R25C15_W201_S200;1;R26C15_C4;R26C15_S201_C4;1;R26C16_W20;R26C16_S201_W200;1;R26C15_D1;R26C15_W201_D1;1;R25C18_W20;R25C18_Q0_W200;1;R25C17_A5;R25C17_W131_A5;1;R25C16_S20;R25C16_W202_S200;1;R25C17_S27;R25C17_W131_S270;1;R26C17_A0;R26C17_S271_A0;1;R24C15_X04;R24C15_N271_X04;1;R24C15_C1;R24C15_X04_C1;1;R25C15_N27;R25C15_W272_N270;1;R24C15_X06;R24C15_N271_X06;1;R24C15_A6;R24C15_X06_A6;1;R25C18_Q0;;1;R25C18_W13;R25C18_Q0_W130;1;R25C17_W27;R25C17_W131_W270;1;R25C15_A6;R25C15_W272_A6;1",
            "hdlname": "c state",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877941 ] ,
          "attributes": {
            "ROUTING": "R25C16_B0;R25C16_W231_B0;1;R24C15_C0;R24C15_W242_C0;1;R25C15_B0;R25C15_W232_B0;1;R25C17_N10;R25C17_Q3_N100;1;R24C17_W24;R24C17_N101_W240;1;R24C16_C3;R24C16_W241_C3;1;R25C16_N22;R25C16_W121_N220;1;R24C16_X07;R24C16_N221_X07;1;R24C16_D4;R24C16_X07_D4;1;R26C15_X04;R26C15_W252_X04;1;R26C15_C3;R26C15_X04_C3;1;R25C17_EW20;R25C17_Q3_EW20;1;R25C18_C1;R25C18_E121_C1;1;R25C17_E10;R25C17_Q3_E100;1;R25C18_D0;R25C18_E101_D0;1;R25C17_X06;R25C17_Q3_X06;1;R25C17_C5;R25C17_X06_C5;1;R26C17_W25;R26C17_S111_W250;1;R26C15_X08;R26C15_W252_X08;1;R26C15_B4;R26C15_X08_B4;1;R25C17_SN10;R25C17_Q3_SN10;1;R26C17_B0;R26C17_S111_B0;1;R24C15_X08;R24C15_N231_X08;1;R24C15_C6;R24C15_X08_C6;1;R25C15_N23;R25C15_W232_N230;1;R24C15_X02;R24C15_N231_X02;1;R24C15_A1;R24C15_X02_A1;1;R25C15_B6;R25C15_W232_B6;1;R25C17_Q3;;1;R25C17_W23;R25C17_Q3_W230;1;R25C15_S23;R25C15_W232_S230;1;R26C15_B2;R26C15_S231_B2;1",
            "hdlname": "c state",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877937 ] ,
          "attributes": {
            "ROUTING": "R25C15_S22;R25C15_W222_S220;1;R26C15_D3;R26C15_S221_D3;1;R25C15_X02;R25C15_W212_X02;1;R25C15_A0;R25C15_X02_A0;1;R24C15_A4;R24C15_X05_A4;1;R25C15_N22;R25C15_W222_N220;1;R24C15_D0;R24C15_N221_D0;1;R25C17_W21;R25C17_W111_W210;1;R25C15_S21;R25C15_W212_S210;1;R26C15_A4;R26C15_S211_A4;1;R25C18_A0;R25C18_X02_A0;1;R25C18_B1;R25C18_Q1_B1;1;R25C18_EW10;R25C18_Q1_EW10;1;R25C17_B5;R25C17_W111_B5;1;R24C16_A4;R24C16_X05_A4;1;R24C16_X05;R24C16_W222_X05;1;R25C18_X02;R25C18_Q1_X02;1;R25C18_EW20;R25C18_Q1_EW20;1;R25C17_W22;R25C17_W121_W220;1;R25C15_X05;R25C15_W222_X05;1;R25C15_A2;R25C15_X05_A2;1;R24C15_B6;R24C15_X05_B6;1;R24C15_X05;R24C15_W221_X05;1;R24C15_B1;R24C15_X05_B1;1;R25C18_Q1;;1;R25C18_SN20;R25C18_Q1_SN20;1;R24C18_W22;R24C18_N121_W220;1;R24C16_W22;R24C16_W222_W220;1;R24C15_D5;R24C15_W221_D5;1",
            "hdlname": "c state",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:26.15-26.20",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.enableI2C_LUT3_I0_1_I2_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877934 ] ,
          "attributes": {
            "ROUTING": "R25C15_F0;;1;R25C15_X01;R25C15_F0_X01;1;R25C15_B4;R25C15_X01_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.enableI2C_LUT3_I0_1_I2_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877933 ] ,
          "attributes": {
            "ROUTING": "R26C16_F0;;1;R26C16_EW10;R26C16_F0_EW10;1;R26C15_N21;R26C15_W111_N210;1;R25C15_A4;R25C15_N211_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.enableI2C_LUT3_I0_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 3877931 ] ,
          "attributes": {
            "ROUTING": "R24C13_CE1;R24C13_X07_CE1;1;R24C12_CE0;R24C12_X08_CE0;1;R26C15_W22;R26C15_S121_W220;1;R26C14_X05;R26C14_W221_X05;1;R26C14_CE0;R26C14_X05_CE0;1;R24C13_X07;R24C13_W262_X07;1;R24C13_CE0;R24C13_X07_CE0;1;R25C15_EW20;R25C15_F4_EW20;1;R25C16_C2;R25C16_E121_C2;1;R24C12_CE1;R24C12_X08_CE1;1;R26C15_E22;R26C15_S121_E220;1;R26C15_C6;R26C15_E220_C6;1;R25C15_F4;;1;R25C15_SN20;R25C15_F4_SN20;1;R24C15_W26;R24C15_N121_W260;1;R24C13_W27;R24C13_W262_W270;1;R24C12_X08;R24C12_W271_X08;1;R24C12_CE2;R24C12_X08_CE2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.bitToSend_DFFRE_Q_CE_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877929 ] ,
          "attributes": {
            "ROUTING": "R25C16_N10;R25C16_F2_N100;1;R24C16_B6;R24C16_N101_B6;1;R25C16_F2;;1;R25C16_D0;R25C16_F2_D0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "c.isSending_DFFE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 3877926 ] ,
          "attributes": {
            "ROUTING": "R26C17_C6;R26C17_X05_C6;1;R26C17_EW10;R26C17_F0_EW10;1;R26C16_W21;R26C16_W111_W210;1;R26C15_CE2;R26C15_W211_CE2;1;R26C17_X05;R26C17_F0_X05;1;R26C17_B1;R26C17_X05_B1;1;R26C17_F0;;1;R26C17_X01;R26C17_F0_X01;1;R26C17_A7;R26C17_X01_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.enableI2C_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 3877925 ] ,
          "attributes": {
            "ROUTING": "R26C17_X06;R26C17_F1_X06;1;R26C17_CE2;R26C17_X06_CE2;1;R26C16_CE1;R26C16_W211_CE1;1;R26C16_N21;R26C16_W211_N210;1;R25C16_CE2;R25C16_N211_CE2;1;R26C17_F1;;1;R26C17_W21;R26C17_F1_W210;1;R26C16_CE2;R26C16_W211_CE2;1"
          }
        },
        "a.enableI2C_LUT3_I0_1_I2[1]": {
          "hide_name": 0,
          "bits": [ 3877922 ] ,
          "attributes": {
            "ROUTING": "R26C17_B6;R26C17_S121_B6;1;R25C17_EW10;R25C17_F5_EW10;1;R25C16_B2;R25C16_W111_B2;1;R25C17_S10;R25C17_F5_S100;1;R26C17_C1;R26C17_S101_C1;1;R25C17_W13;R25C17_F5_W130;1;R25C16_A3;R25C16_W131_A3;1;R25C17_A3;R25C17_F5_A3;1;R25C17_F5;;1;R25C17_SN20;R25C17_F5_SN20;1;R26C17_B7;R26C17_S121_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.enableI2C_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 3877920 ] ,
          "attributes": {
            "ROUTING": "R25C16_EW10;R25C16_F3_EW10;1;R25C17_S21;R25C17_E111_S210;1;R26C17_X08;R26C17_S211_X08;1;R26C17_LSR2;R26C17_X08_LSR2;1;R23C16_LSR0;R23C16_X06_LSR0;1;R25C16_N23;R25C16_F3_N230;1;R23C16_X06;R23C16_N232_X06;1;R23C16_LSR2;R23C16_X06_LSR2;1;R25C16_X06;R25C16_F3_X06;1;R25C16_LSR2;R25C16_X06_LSR2;1;R26C16_LSR2;R26C16_X08_LSR2;1;R25C16_F3;;1;R25C16_S23;R25C16_F3_S230;1;R26C16_X08;R26C16_S231_X08;1;R26C16_LSR1;R26C16_X08_LSR1;1"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3877917 ] ,
          "attributes": {
            "ROUTING": "R24C18_S13;R24C18_F7_S130;1;R25C18_A2;R25C18_S131_A2;1;R24C18_F7;;1;R24C18_SN20;R24C18_F7_SN20;1;R23C18_A6;R23C18_N121_A6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:69.13-148.20|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877914 ] ,
          "attributes": {
            "ROUTING": "R24C19_X05;R24C19_N242_X05;1;R24C19_C7;R24C19_X05_C7;1;R26C19_F4;;1;R26C19_N24;R26C19_F4_N240;1;R24C19_N25;R24C19_N242_N250;1;R22C19_N20;R22C19_N252_N200;1;R21C19_C7;R21C19_N201_C7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "i2cEnable": {
          "hide_name": 0,
          "bits": [ 3877911 ] ,
          "attributes": {
            "ROUTING": "R24C17_W20;R24C17_W252_W200;1;R24C16_S20;R24C16_W201_S200;1;R25C16_X01;R25C16_S201_X01;1;R25C16_B3;R25C16_X01_B3;1;R24C18_S25;R24C18_W251_S250;1;R26C18_W25;R26C18_S252_W250;1;R26C17_A6;R26C17_W251_A6;1;R25C17_B7;R25C17_S251_B7;1;R24C17_S25;R24C17_W252_S250;1;R26C17_A1;R26C17_S252_A1;1;R24C19_Q5;;1;R24C19_W25;R24C19_Q5_W250;1;R24C17_W25;R24C17_W252_W250;1;R24C16_S25;R24C16_W251_S250;1;R25C16_A2;R25C16_S251_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:110.10-110.19",
            "hdlname": "c enable"
          }
        },
        "a.enableI2C_DFFE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 3877906 ] ,
          "attributes": {
            "ROUTING": "R26C19_E21;R26C19_S212_E210;1;R26C19_A1;R26C19_E210_A1;1;R24C19_S21;R24C19_S212_S210;1;R26C19_X08;R26C19_S212_X08;1;R26C19_C4;R26C19_X08_C4;1;R24C19_A7;R24C19_S212_A7;1;R21C19_F2;;1;R21C19_SN10;R21C19_F2_SN10;1;R22C19_S21;R22C19_S111_S210;1;R24C19_A5;R24C19_S212_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.enableI2C_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877904 ] ,
          "attributes": {
            "ROUTING": "R24C19_F7;;1;R24C19_X08;R24C19_F7_X08;1;R24C19_CE2;R24C19_X08_CE2;1"
          }
        },
        "drawState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877902 ] ,
          "attributes": {
            "ROUTING": "R20C16_F7;;1;R20C16_X08;R20C16_F7_X08;1;R20C16_CE0;R20C16_X08_CE0;1"
          }
        },
        "drawState[0]": {
          "hide_name": 0,
          "bits": [ 3877900 ] ,
          "attributes": {
            "ROUTING": "R20C16_C4;R20C16_X06_C4;1;R20C16_A7;R20C16_X06_A7;1;R20C16_B1;R20C16_Q1_B1;1;R20C16_S10;R20C16_Q1_S100;1;R20C16_B0;R20C16_S100_B0;1;R20C16_Q1;;1;R20C16_X06;R20C16_Q1_X06;1;R20C16_A6;R20C16_X06_A6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:158.15-158.24"
          }
        },
        "drawState[1]": {
          "hide_name": 0,
          "bits": [ 3877899 ] ,
          "attributes": {
            "ROUTING": "R20C16_B4;R20C16_X01_B4;1;R20C16_B7;R20C16_X05_B7;1;R20C16_A1;R20C16_X01_A1;1;R20C16_X01;R20C16_Q0_X01;1;R20C16_A0;R20C16_X01_A0;1;R20C16_Q0;;1;R20C16_X05;R20C16_Q0_X05;1;R20C16_B6;R20C16_X05_B6;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:158.15-158.24"
          }
        },
        "adcEnable_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877898 ] ,
          "attributes": {
            "ROUTING": "R20C16_F4;;1;R20C16_X07;R20C16_F4_X07;1;R20C16_CE1;R20C16_X07_CE1;1"
          }
        },
        "adcEnable_DFFE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3877896 ] ,
          "attributes": {
            "ROUTING": "R20C16_E10;R20C16_F6_E100;1;R20C16_A5;R20C16_E100_A5;1;R20C16_A3;R20C16_N130_A3;1;R20C16_N13;R20C16_F6_N130;1;R20C16_F6;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "adcChannel_DFFE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 3877895 ] ,
          "attributes": {
            "ROUTING": "R22C16_CE1;R22C16_X06_CE1;1;R22C16_B6;R22C16_S252_B6;1;R20C16_F5;;1;R20C16_S25;R20C16_F5_S250;1;R22C16_X06;R22C16_S252_X06;1;R22C16_A4;R22C16_X06_A4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_2_I0_LUT2_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 3877891 ] ,
          "attributes": {
            "ROUTING": "R23C17_EW10;R23C17_F3_EW10;1;R23C18_A5;R23C18_E111_A5;1;R23C17_F3;;1;R23C17_SN20;R23C17_F3_SN20;1;R24C17_B6;R24C17_S121_B6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_1_I1_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3877890 ] ,
          "attributes": {
            "ROUTING": "R23C18_F5;;1;R23C18_S13;R23C18_F5_S130;1;R24C18_C5;R24C18_S131_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.subTaskIndex[0]": {
          "hide_name": 0,
          "bits": [ 3877887 ] ,
          "attributes": {
            "ROUTING": "R23C18_X03;R23C18_E241_X03;1;R23C18_B4;R23C18_X03_B4;1;R22C17_A1;R22C17_X02_A1;1;R22C17_A2;R22C17_N130_A2;1;R22C18_B6;R22C18_E211_B6;1;R22C17_N13;R22C17_Q1_N130;1;R22C17_E24;R22C17_N130_E240;1;R22C18_C1;R22C18_E241_C1;1;R22C17_E21;R22C17_Q1_E210;1;R22C18_B3;R22C18_E211_B3;1;R23C17_A4;R23C17_S101_A4;1;R22C17_S21;R22C17_Q1_S210;1;R23C17_X08;R23C17_S211_X08;1;R23C17_B7;R23C17_X08_B7;1;R22C17_S10;R22C17_Q1_S100;1;R23C17_C3;R23C17_S101_C3;1;R23C18_C0;R23C18_E241_C0;1;R23C18_D3;R23C18_E201_D3;1;R23C17_E24;R23C17_S101_E240;1;R22C17_Q1;;1;R22C17_A3;R22C17_X02_A3;1;R23C17_E20;R23C17_S101_E200;1;R22C17_X02;R22C17_Q1_X02;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:52.11-52.23",
            "hdlname": "a subTaskIndex"
          }
        },
        "a.subTaskIndex[1]": {
          "hide_name": 0,
          "bits": [ 3877886 ] ,
          "attributes": {
            "ROUTING": "R22C17_B3;R22C17_X01_B3;1;R22C17_X01;R22C17_Q2_X01;1;R22C17_B2;R22C17_X01_B2;1;R22C18_X05;R22C18_E221_X05;1;R22C18_C6;R22C18_X05_C6;1;R22C17_E22;R22C17_Q2_E220;1;R22C18_D1;R22C18_E221_D1;1;R22C17_EW10;R22C17_Q2_EW10;1;R22C18_A3;R22C18_E111_A3;1;R22C17_S22;R22C17_Q2_S220;1;R23C17_C7;R23C17_S221_C7;1;R23C17_B4;R23C17_S121_B4;1;R22C17_SN20;R22C17_Q2_SN20;1;R23C17_D3;R23C17_S121_D3;1;R23C18_D4;R23C18_X02_D4;1;R23C18_X02;R23C18_E211_X02;1;R23C18_C3;R23C18_X02_C3;1;R22C17_Q2;;1;R22C17_SN10;R22C17_Q2_SN10;1;R23C17_E21;R23C17_S111_E210;1;R23C18_B0;R23C18_E211_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:170.33-170.49|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "a subTaskIndex"
          }
        },
        "a.subTaskIndex[2]": {
          "hide_name": 0,
          "bits": [ 3877884 ] ,
          "attributes": {
            "ROUTING": "R22C17_N23;R22C17_Q3_N230;1;R22C17_C3;R22C17_N230_C3;1;R22C18_X06;R22C18_E231_X06;1;R22C18_A6;R22C18_X06_A6;1;R22C17_E23;R22C17_Q3_E230;1;R22C18_X02;R22C18_E231_X02;1;R22C18_A1;R22C18_X02_A1;1;R22C17_EW20;R22C17_Q3_EW20;1;R22C18_C3;R22C18_E121_C3;1;R23C17_C4;R23C17_S131_C4;1;R22C17_S23;R22C17_Q3_S230;1;R23C17_A7;R23C17_S231_A7;1;R23C17_A3;R23C17_S131_A3;1;R23C18_A4;R23C18_E271_A4;1;R23C18_A3;R23C18_E271_A3;1;R22C17_Q3;;1;R22C17_S13;R22C17_Q3_S130;1;R23C17_E27;R23C17_S131_E270;1;R23C18_A0;R23C18_E271_A0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:170.33-170.49|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "a subTaskIndex"
          }
        },
        "adcEnable_LUT4_I1_F_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3877881 ] ,
          "attributes": {
            "ROUTING": "R22C18_B7;R22C18_F1_B7;1;R22C18_B4;R22C18_F1_B4;1;R22C18_F1;;1;R22C18_S21;R22C18_F1_S210;1;R23C18_B2;R23C18_S211_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3877880 ] ,
          "attributes": {
            "ROUTING": "R23C18_N13;R23C18_F0_N130;1;R23C18_A2;R23C18_N130_A2;1;R23C18_F0;;1;R23C18_X01;R23C18_F0_X01;1;R23C18_B5;R23C18_X01_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3877879 ] ,
          "attributes": {
            "ROUTING": "R23C18_F2;;1;R23C18_X05;R23C18_F2_X05;1;R23C18_B6;R23C18_X05_B6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_1_I1_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 3877877 ] ,
          "attributes": {
            "ROUTING": "R23C18_W10;R23C18_F4_W100;1;R23C17_C6;R23C17_W101_C6;1;R23C18_F4;;1;R23C18_S10;R23C18_F4_S100;1;R24C18_A5;R24C18_S101_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 3877874 ] ,
          "attributes": {
            "ROUTING": "R23C17_D2;R23C17_X06_D2;1;R22C17_B4;R22C17_E250_B4;1;R22C17_A5;R22C17_Q5_A5;1;R24C17_C3;R24C17_X02_C3;1;R22C18_D5;R22C18_X04_D5;1;R24C17_B7;R24C17_S252_B7;1;R23C17_X06;R23C17_S251_X06;1;R23C17_D1;R23C17_X06_D1;1;R22C17_E25;R22C17_Q5_E250;1;R22C18_X04;R22C18_E251_X04;1;R22C18_D6;R22C18_X04_D6;1;R23C17_B6;R23C17_S251_B6;1;R22C18_B1;R22C18_E131_B1;1;R23C17_X04;R23C17_S251_X04;1;R23C17_B3;R23C17_X04_B3;1;R23C18_C4;R23C18_X08_C4;1;R24C17_X02;R24C17_S252_X02;1;R24C17_D5;R24C17_X02_D5;1;R23C18_X08;R23C18_S231_X08;1;R23C18_D0;R23C18_X08_D0;1;R22C17_E13;R22C17_Q5_E130;1;R22C18_S23;R22C18_E131_S230;1;R23C18_B3;R23C18_S231_B3;1;R22C17_Q5;;1;R22C17_S25;R22C17_Q5_S250;1;R24C17_A1;R24C17_S252_A1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a taskIndex"
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3877872 ] ,
          "attributes": {
            "ROUTING": "R23C17_S13;R23C17_F4_S130;1;R23C17_B2;R23C17_S130_B2;1;R23C17_X07;R23C17_F4_X07;1;R23C17_B1;R23C17_X07_B1;1;R23C17_E13;R23C17_F4_E130;1;R23C18_S23;R23C18_E131_S230;1;R24C18_A7;R24C18_S231_A7;1;R23C17_F4;;1;R23C17_S24;R23C17_F4_S240;1;R24C17_X03;R24C17_S241_X03;1;R24C17_B5;R24C17_X03_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_2_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877871 ] ,
          "attributes": {
            "ROUTING": "R23C17_A1;R23C17_F7_A1;1;R23C17_A6;R23C17_F7_A6;1;R24C17_C7;R24C17_X06_C7;1;R24C17_X06;R24C17_S271_X06;1;R24C17_A5;R24C17_X06_A5;1;R23C17_F7;;1;R23C17_S27;R23C17_F7_S270;1;R24C17_B4;R24C17_S271_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F_LUT2_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 3877868 ] ,
          "attributes": {
            "ROUTING": "R22C13_W25;R22C13_W252_W250;1;R22C12_X08;R22C12_W251_X08;1;R22C12_CE2;R22C12_X08_CE2;1;R23C13_W21;R23C13_W212_W210;1;R23C12_CE1;R23C12_W211_CE1;1;R23C17_W20;R23C17_F0_W200;1;R23C15_W21;R23C15_W202_W210;1;R23C13_CE2;R23C13_W212_CE2;1;R22C14_CE2;R22C14_X08_CE2;1;R23C17_F0;;1;R23C17_N10;R23C17_F0_N100;1;R22C17_W24;R22C17_N101_W240;1;R22C15_W25;R22C15_W242_W250;1;R22C14_X08;R22C14_W251_X08;1;R22C14_CE1;R22C14_X08_CE1;1"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3877866 ] ,
          "attributes": {
            "ROUTING": "R23C17_F6;;1;R23C17_X03;R23C17_F6_X03;1;R23C17_B5;R23C17_X03_B5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877865 ] ,
          "attributes": {
            "ROUTING": "R23C17_X02;R23C17_F1_X02;1;R23C17_A0;R23C17_X02_A0;1;R23C17_F1;;1;R23C17_W21;R23C17_F1_W210;1;R23C17_A5;R23C17_W210_A5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 3877863 ] ,
          "attributes": {
            "ROUTING": "R23C17_E10;R23C17_F5_E100;1;R23C18_D6;R23C18_E101_D6;1;R23C17_F5;;1;R23C17_SN10;R23C17_F5_SN10;1;R24C17_E21;R24C17_S111_E210;1;R24C18_B2;R24C18_E211_B2;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3877861 ] ,
          "attributes": {
            "ROUTING": "R23C18_B1;R23C18_F3_B1;1;R23C18_F3;;1;R23C18_N10;R23C18_F3_N100;1;R23C18_C5;R23C18_N100_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 3877859 ] ,
          "attributes": {
            "ROUTING": "R23C18_F1;;1;R23C18_X06;R23C18_F1_X06;1;R23C18_C6;R23C18_X06_C6;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3877857 ] ,
          "attributes": {
            "ROUTING": "R22C18_B2;R22C18_S130_B2;1;R22C18_F6;;1;R22C18_S13;R22C18_F6_S130;1;R23C18_A1;R23C18_S131_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_1_I1_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 3877853 ] ,
          "attributes": {
            "ROUTING": "R22C17_A4;R22C17_E100_A4;1;R23C18_D5;R23C18_S241_D5;1;R22C18_C7;R22C18_X08_C7;1;R23C18_C1;R23C18_S241_C1;1;R22C18_X08;R22C18_E271_X08;1;R22C18_C5;R22C18_X08_C5;1;R22C17_W13;R22C17_Q4_W130;1;R22C17_E27;R22C17_W130_E270;1;R22C18_A2;R22C18_E271_A2;1;R24C17_A7;R24C17_X01_A7;1;R23C17_D6;R23C17_S241_D6;1;R23C17_C1;R23C17_S241_C1;1;R23C18_C2;R23C18_S241_C2;1;R22C18_S24;R22C18_E101_S240;1;R22C18_D4;R22C18_E101_D4;1;R22C17_E10;R22C17_Q4_E100;1;R23C17_C2;R23C17_S241_C2;1;R24C17_C5;R24C17_X05_C5;1;R24C17_E24;R24C17_S242_E240;1;R24C18_X03;R24C18_E241_X03;1;R24C18_B5;R24C18_X03_B5;1;R24C17_X01;R24C17_S242_X01;1;R24C17_A6;R24C17_X01_A6;1;R22C17_Q4;;1;R22C17_S24;R22C17_Q4_S240;1;R24C17_X05;R24C17_S242_X05;1;R24C17_B1;R24C17_X05_B1;1",
            "hdlname": "a taskIndex",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1_LUT4_F_I0_LUT4_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 3881260 ] ,
          "attributes": {
            "ROUTING": "R14C6_F7;;1;R14C6_A0;R14C6_F7_A0;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877846 ] ,
          "attributes": {
            "ROUTING": "R21C18_A0;R21C18_N200_A0;1;R21C18_A1;R21C18_N200_A1;1;R21C18_N20;R21C18_N101_N200;1;R22C18_N10;R22C18_F2_N100;1;R22C18_F2;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 3881256 ] ,
          "attributes": {
            "ROUTING": "R14C6_F2;;1;R14C6_X01;R14C6_F2_X01;1;R14C6_B4;R14C6_X01_B4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.enableI2C_DFFE_Q_CE_LUT4_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 3877843 ] ,
          "attributes": {
            "ROUTING": "R24C18_E21;R24C18_S111_E210;1;R24C19_B7;R24C19_E211_B7;1;R23C18_SN10;R23C18_F6_SN10;1;R24C18_S21;R24C18_S111_S210;1;R24C18_A6;R24C18_S210_A6;1;R23C18_F6;;1;R23C18_SN20;R23C18_F6_SN20;1;R22C18_N22;R22C18_N121_N220;1;R21C18_C4;R21C18_N221_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.subTaskIndex_DFFRE_Q_RESET[0]": {
          "hide_name": 0,
          "bits": [ 3877841 ] ,
          "attributes": {
            "ROUTING": "R22C18_W13;R22C18_F5_W130;1;R22C17_A6;R22C17_W131_A6;1;R21C18_A4;R21C18_N121_A4;1;R22C18_F5;;1;R22C18_SN20;R22C18_F5_SN20;1;R21C18_C1;R21C18_N121_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881254 ] ,
          "attributes": {
            "ROUTING": "R14C5_F7;;1;R14C5_X04;R14C5_F7_X04;1;R14C5_C3;R14C5_X04_C3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3877837 ] ,
          "attributes": {
            "ROUTING": "R21C19_X03;R21C19_E241_X03;1;R21C19_B5;R21C19_X03_B5;1;R20C19_B2;R20C19_E231_B2;1;R20C19_B7;R20C19_E231_B7;1;R20C18_B0;R20C18_N131_B0;1;R20C18_E23;R20C18_N131_E230;1;R20C18_D4;R20C18_N131_D4;1;R21C18_E10;R21C18_Q4_E100;1;R21C18_C0;R21C18_E100_C0;1;R21C18_X07;R21C18_Q4_X07;1;R21C18_B6;R21C18_X07_B6;1;R21C18_C7;R21C18_N130_C7;1;R21C18_N13;R21C18_Q4_N130;1;R21C19_C3;R21C19_E241_C3;1;R21C18_Q4;;1;R21C18_E24;R21C18_Q4_E240;1;R21C19_X07;R21C19_E241_X07;1;R21C19_A2;R21C19_X07_A2;1",
            "hdlname": "a state",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:53.11-53.16",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 3877835 ] ,
          "attributes": {
            "ROUTING": "R20C18_C4;R20C18_N111_C4;1;R20C19_A7;R20C19_E251_A7;1;R21C18_X01;R21C18_Q0_X01;1;R21C18_A7;R21C18_X01_A7;1;R20C18_E25;R20C18_N111_E250;1;R20C19_A2;R20C19_E251_A2;1;R21C19_A5;R21C19_E111_A5;1;R21C18_D0;R21C18_Q0_D0;1;R21C18_X05;R21C18_Q0_X05;1;R21C18_C6;R21C18_X05_C6;1;R21C18_SN10;R21C18_Q0_SN10;1;R20C18_A0;R20C18_N111_A0;1;R21C18_EW20;R21C18_Q0_EW20;1;R21C19_C2;R21C19_E121_C2;1;R21C18_Q0;;1;R21C18_EW10;R21C18_Q0_EW10;1;R21C19_A3;R21C19_E111_A3;1",
            "hdlname": "a state",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:53.11-53.16",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877833 ] ,
          "attributes": {
            "ROUTING": "R21C18_E21;R21C18_Q1_E210;1;R21C19_X02;R21C19_E211_X02;1;R21C19_D5;R21C19_X02_D5;1;R20C18_E24;R20C18_N101_E240;1;R20C19_C7;R20C19_E241_C7;1;R21C18_N10;R21C18_Q1_N100;1;R20C18_B4;R20C18_N101_B4;1;R21C18_X02;R21C18_Q1_X02;1;R21C18_D7;R21C18_X02_D7;1;R21C18_S13;R21C18_Q1_S130;1;R21C18_W25;R21C18_S130_W250;1;R21C18_B0;R21C18_W250_B0;1;R20C19_C2;R20C19_X02_C2;1;R21C19_N23;R21C19_E131_N230;1;R20C19_X02;R20C19_N231_X02;1;R21C18_A6;R21C18_E130_A6;1;R21C18_SN20;R21C18_Q1_SN20;1;R20C18_C0;R20C18_N121_C0;1;R21C19_B2;R21C19_E131_B2;1;R21C18_Q1;;1;R21C18_E13;R21C18_Q1_E130;1;R21C19_B3;R21C19_E131_B3;1",
            "hdlname": "a state",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:53.11-53.16",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "adcEnable": {
          "hide_name": 0,
          "bits": [ 3877830 ] ,
          "attributes": {
            "ROUTING": "R20C18_E26;R20C18_E232_E260;1;R20C19_X07;R20C19_E261_X07;1;R20C19_D7;R20C19_X07_D7;1;R20C16_E23;R20C16_Q3_E230;1;R20C18_X06;R20C18_E232_X06;1;R20C18_A4;R20C18_X06_A4;1;R21C18_E20;R21C18_E252_E200;1;R21C19_X05;R21C19_E201_X05;1;R21C19_C5;R21C19_X05_C5;1;R20C16_Q3;;1;R20C16_SN10;R20C16_Q3_SN10;1;R21C16_E25;R21C16_S111_E250;1;R21C18_X08;R21C18_E252_X08;1;R21C18_B7;R21C18_X08_B7;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:134.9-134.18",
            "hdlname": "a enable"
          }
        },
        "adcDataReady": {
          "hide_name": 0,
          "bits": [ 3877826 ] ,
          "attributes": {
            "ROUTING": "R20C17_W21;R20C17_W111_W210;1;R20C16_B5;R20C16_W211_B5;1;R20C18_EW20;R20C18_Q3_EW20;1;R20C17_W26;R20C17_W121_W260;1;R20C16_C7;R20C16_W261_C7;1;R20C18_Q3;;1;R20C18_EW10;R20C18_Q3_EW10;1;R20C17_W25;R20C17_W111_W250;1;R20C16_A4;R20C16_W251_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a dataReady"
          }
        },
        "a.dataReady_DFFSE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 3877825 ] ,
          "attributes": {
            "ROUTING": "R20C18_X05;R20C18_F0_X05;1;R20C18_A3;R20C18_X05_A3;1;R20C18_F0;;1;R20C18_SN20;R20C18_F0_SN20;1;R21C18_B4;R21C18_S121_B4;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:58.5-183.12|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:573.22-573.23",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.dataReady_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877824 ] ,
          "attributes": {
            "ROUTING": "R20C18_F4;;1;R20C18_X07;R20C18_F4_X07;1;R20C18_CE1;R20C18_X07_CE1;1"
          }
        },
        "adcEnable_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 3877821 ] ,
          "attributes": {
            "ROUTING": "R20C19_X01;R20C19_F2_X01;1;R20C19_B3;R20C19_X01_B3;1;R20C19_F2;;1;R20C19_N10;R20C19_F2_N100;1;R20C19_C4;R20C19_N100_C4;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.counter[0]": {
          "hide_name": 0,
          "bits": [ 3877818 ] ,
          "attributes": {
            "ROUTING": "R18C18_A5;R18C18_Q5_A5;1;R18C18_A1;R18C18_N100_A1;1;R18C18_N10;R18C18_Q5_N100;1;R18C18_A0;R18C18_N100_A0;1;R18C18_E10;R18C18_Q5_E100;1;R18C18_A4;R18C18_E100_A4;1;R18C18_Q5;;1;R18C18_N13;R18C18_Q5_N130;1;R18C18_A2;R18C18_N130_A2;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:54.11-54.18",
            "hdlname": "a counter"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881253 ] ,
          "attributes": {
            "ROUTING": "R14C6_F4;;1;R14C6_EW10;R14C6_F4_EW10;1;R14C5_B3;R14C5_W111_B3;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.counter[1]": {
          "hide_name": 0,
          "bits": [ 3877814 ] ,
          "attributes": {
            "ROUTING": "R18C18_W10;R18C18_Q1_W100;1;R18C18_B4;R18C18_W100_B4;1;R18C18_S10;R18C18_Q1_S100;1;R18C18_B0;R18C18_S100_B0;1;R18C18_B1;R18C18_Q1_B1;1;R18C18_Q1;;1;R18C18_S13;R18C18_Q1_S130;1;R18C18_B2;R18C18_S130_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:173.24-173.35|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "a counter"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881272 ] ,
          "attributes": {
            "ROUTING": "R13C5_F5;;1;R13C5_S13;R13C5_F5_S130;1;R14C5_C7;R14C5_S131_C7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.counter[2]": {
          "hide_name": 0,
          "bits": [ 3877810 ] ,
          "attributes": {
            "ROUTING": "R18C18_C0;R18C18_X01_C0;1;R18C18_X05;R18C18_Q0_X05;1;R18C18_C4;R18C18_X05_C4;1;R18C18_Q0;;1;R18C18_X01;R18C18_Q0_X01;1;R18C18_C2;R18C18_X01_C2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:173.24-173.35|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "a counter"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881276 ] ,
          "attributes": {
            "ROUTING": "R15C6_W25;R15C6_S111_W250;1;R15C4_A0;R15C4_W252_A0;1;R15C5_B1;R15C5_S231_B1;1;R13C6_A0;R13C6_N111_A0;1;R14C6_F3;;1;R14C6_SN10;R14C6_F3_SN10;1;R14C5_S23;R14C5_W131_S230;1;R14C6_W13;R14C6_F3_W130;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.counter[3]": {
          "hide_name": 0,
          "bits": [ 3877806 ] ,
          "attributes": {
            "ROUTING": "R18C18_X07;R18C18_Q4_X07;1;R18C18_D4;R18C18_X07_D4;1;R18C18_Q4;;1;R18C18_X03;R18C18_Q4_X03;1;R18C18_D2;R18C18_X03_D2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:173.24-173.35|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24",
            "hdlname": "a counter"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I0_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 3881281 ] ,
          "attributes": {
            "ROUTING": "R14C4_B3;R14C4_F1_B3;1;R13C6_A1;R13C6_E252_A1;1;R13C4_E25;R13C4_N111_E250;1;R15C5_D0;R15C5_X06_D0;1;R12C4_E21;R12C4_N212_E210;1;R14C4_N21;R14C4_F1_N210;1;R12C6_B6;R12C6_E212_B6;1;R14C3_B7;R14C3_W111_B7;1;R14C4_EW10;R14C4_F1_EW10;1;R14C3_N21;R14C3_W111_N210;1;R13C3_A5;R13C3_N211_A5;1;R14C4_S13;R14C4_F1_S130;1;R14C4_SN10;R14C4_F1_SN10;1;R15C6_B6;R15C6_E212_B6;1;R13C5_A1;R13C5_E251_A1;1;R14C4_EW20;R14C4_F1_EW20;1;R14C5_C5;R14C5_E121_C5;1;R15C4_E21;R15C4_S211_E210;1;R14C4_S21;R14C4_F1_S210;1;R13C4_A1;R13C4_N111_A1;1;R15C5_X06;R15C5_E211_X06;1;R15C4_A1;R15C4_S131_A1;1;R14C4_F1;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.counter[4]": {
          "hide_name": 0,
          "bits": [ 3877801 ] ,
          "attributes": {
            "ROUTING": "R18C19_B2;R18C19_X01_B2;1;R18C19_B0;R18C19_X05_B0;1;R18C19_X01;R18C19_Q2_X01;1;R18C19_B3;R18C19_X01_B3;1;R18C19_Q2;;1;R18C19_X05;R18C19_Q2_X05;1;R18C19_B7;R18C19_X05_B7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a counter"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3881271 ] ,
          "attributes": {
            "ROUTING": "R13C4_F3;;1;R13C4_E13;R13C4_F3_E130;1;R13C5_S27;R13C5_E131_S270;1;R14C5_B7;R14C5_S271_B7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.counter[5]": {
          "hide_name": 0,
          "bits": [ 3877796 ] ,
          "attributes": {
            "ROUTING": "R18C19_C3;R18C19_X02_C3;1;R18C19_X02;R18C19_Q3_X02;1;R18C19_C0;R18C19_X02_C0;1;R18C19_Q3;;1;R18C19_X06;R18C19_Q3_X06;1;R18C19_C7;R18C19_X06_C7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a counter"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881274 ] ,
          "attributes": {
            "ROUTING": "R15C5_F0;;1;R15C5_X01;R15C5_F0_X01;1;R15C5_A1;R15C5_X01_A1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.counter[6]": {
          "hide_name": 0,
          "bits": [ 3877791 ] ,
          "attributes": {
            "ROUTING": "R18C19_D0;R18C19_Q0_D0;1;R18C19_Q0;;1;R18C19_S13;R18C19_Q0_S130;1;R18C19_D7;R18C19_S130_D7;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a counter"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 3881278 ] ,
          "attributes": {
            "ROUTING": "R16C5_F5;;1;R16C5_SN20;R16C5_F5_SN20;1;R15C5_C1;R15C5_N121_C1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "adcEnable_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 3877787 ] ,
          "attributes": {
            "ROUTING": "R18C19_LSR0;R18C19_N272_LSR0;1;R18C18_LSR0;R18C18_X08_LSR0;1;R20C19_X08;R20C19_F7_X08;1;R20C19_LSR0;R20C19_X08_LSR0;1;R20C19_A3;R20C19_F7_A3;1;R18C19_W27;R18C19_N272_W270;1;R18C18_X08;R18C18_W271_X08;1;R18C18_LSR2;R18C18_X08_LSR2;1;R20C19_F7;;1;R20C19_N27;R20C19_F7_N270;1;R18C19_LSR1;R18C19_N272_LSR1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.counter[7]": {
          "hide_name": 0,
          "bits": [ 3877785 ] ,
          "attributes": {
            "ROUTING": "R20C19_A4;R20C19_X05_A4;1;R20C19_Q0;;1;R20C19_X05;R20C19_Q0_X05;1;R20C19_B0;R20C19_X05_B0;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "a counter"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3881270 ] ,
          "attributes": {
            "ROUTING": "R15C5_F7;;1;R15C5_SN20;R15C5_F7_SN20;1;R14C5_A7;R14C5_N121_A7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.counter_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877782 ] ,
          "attributes": {
            "ROUTING": "R18C18_CE2;R18C18_X06_CE2;1;R18C19_CE0;R18C19_X08_CE0;1;R20C19_X06;R20C19_F3_X06;1;R20C19_CE0;R20C19_X06_CE0;1;R18C19_X08;R18C19_N232_X08;1;R18C19_CE1;R18C19_X08_CE1;1;R20C19_F3;;1;R20C19_N23;R20C19_F3_N230;1;R18C19_W23;R18C19_N232_W230;1;R18C18_X06;R18C18_W231_X06;1;R18C18_CE0;R18C18_X06_CE0;1"
          }
        },
        "voltageCh1_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 3881796 ] ,
          "attributes": {
            "ROUTING": "R23C14_E10;R23C14_F6_E100;1;R23C14_A5;R23C14_E100_A5;1;R23C14_F6;;1;R23C14_N10;R23C14_F6_N100;1;R23C14_A0;R23C14_N100_A0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3881829 ] ,
          "attributes": {
            "ROUTING": "R25C16_E21;R25C16_VSS_E210;1;R25C17_LSR1;R25C17_E211_LSR1;1;R26C14_E21;R26C14_VSS_E210;1;R26C15_LSR0;R26C15_E211_LSR0;1;R20C17_E27;R20C17_VSS_E270;1;R20C18_LSR1;R20C18_E271_LSR1;1;R24C5_LSR2;R24C5_X08_LSR2;1;R15C10_N27;R15C10_VSS_N270;1;R14C10_LSR1;R14C10_N271_LSR1;1;R24C2_E21;R24C2_VSS_E210;1;R24C2_A1;R24C2_E210_A1;1;R20C5_W23;R20C5_VSS_W230;1;R20C4_X06;R20C4_W231_X06;1;R20C4_LSR0;R20C4_X06_LSR0;1;R29C15_S27;R29C15_VSS_S270;1;R29C15_A0;R29C15_N271_A0;1;R22C3_A1;R22C3_E210_A1;1;R22C3_E21;R22C3_VSS_E210;1;R22C3_A0;R22C3_E210_A0;1;R24C14_E21;R24C14_VSS_E210;1;R24C15_LSR1;R24C15_E211_LSR1;1;R12C12_LSR2;R12C12_S271_LSR2;1;R21C4_LSR0;R21C4_E211_LSR0;1;R23C5_S23;R23C5_VSS_S230;1;R11C12_S27;R11C12_VSS_S270;1;R24C5_X08;R24C5_S231_X08;1;R22C3_A5;R22C3_W210_A5;1;R26C8_N27;R26C8_VSS_N270;1;R25C8_LSR1;R25C8_N271_LSR1;1;R24C3_W21;R24C3_VSS_W210;1;R24C3_A5;R24C3_W210_A5;1;R21C3_E21;R21C3_VSS_E210;1;R21C4_LSR2;R21C4_E211_LSR2;1;R24C2_N21;R24C2_VSS_N210;1;R24C2_A3;R24C2_N210_A3;1;VSS;;1;R22C3_W21;R22C3_VSS_W210;1;R22C3_A4;R22C3_W210_A4;1"
          }
        },
        "adcEnable_LUT4_I1_F_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 3877515 ] ,
          "attributes": {
            "ROUTING": "R23C17_A2;R23C17_X05_A2;1;R24C18_B4;R24C18_S271_B4;1;R22C19_S26;R22C19_S121_S260;1;R24C19_D7;R24C19_S262_D7;1;R21C18_S26;R21C18_W121_S260;1;R23C18_S27;R23C18_S262_S270;1;R24C18_B6;R24C18_S271_B6;1;R22C18_C4;R22C18_W261_C4;1;R22C17_S26;R22C17_W262_S260;1;R23C17_X05;R23C17_S261_X05;1;R23C17_B0;R23C17_X05_B0;1;R22C19_W22;R22C19_S121_W220;1;R22C18_D7;R22C18_W221_D7;1;R21C19_EW10;R21C19_F3_EW10;1;R21C18_B1;R21C18_W111_B1;1;R21C19_EW20;R21C19_F3_EW20;1;R21C18_D4;R21C18_W121_D4;1;R21C19_F3;;1;R21C19_SN20;R21C19_F3_SN20;1;R22C19_W26;R22C19_S121_W260;1;R22C17_C5;R22C17_W262_C5;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.instructionI2C_DFFE_Q_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 3877512 ] ,
          "attributes": {
            "ROUTING": "R24C18_A4;R24C18_F5_A4;1;R24C18_A2;R24C18_F5_A2;1;R24C18_F5;;1;R24C18_X04;R24C18_F5_X04;1;R24C18_D7;R24C18_X04_D7;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "i2cByteToSend[0]": {
          "hide_name": 0,
          "bits": [ 3877510 ] ,
          "attributes": {
            "ROUTING": "R24C17_Q3;;1;R24C17_EW10;R24C17_Q3_EW10;1;R24C16_B0;R24C16_W111_B0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:107.16-107.29",
            "hdlname": "c byteToSend"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 3881299 ] ,
          "attributes": {
            "ROUTING": "R14C5_E13;R14C5_F5_E130;1;R14C5_C2;R14C5_E130_C2;1;R13C5_X04;R13C5_N251_X04;1;R13C5_B2;R13C5_X04_B2;1;R13C5_N22;R13C5_N121_N220;1;R11C5_X05;R11C5_N222_X05;1;R11C5_B1;R11C5_X05_B1;1;R16C5_A0;R16C5_S252_A0;1;R14C5_F5;;1;R14C5_SN20;R14C5_F5_SN20;1;R14C5_N25;R14C5_F5_N250;1;R14C5_S25;R14C5_F5_S250;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "i2cByteToSend[1]": {
          "hide_name": 0,
          "bits": [ 3877504 ] ,
          "attributes": {
            "ROUTING": "R24C16_A1;R24C16_W131_A1;1;R24C17_Q2;;1;R24C17_W13;R24C17_Q2_W130;1;R24C16_A0;R24C16_W131_A0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:107.16-107.29",
            "hdlname": "c byteToSend"
          }
        },
        "adcChannel_LUT3_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 3877499 ] ,
          "attributes": {
            "ROUTING": "R24C17_N13;R24C17_F4_N130;1;R24C17_A2;R24C17_N130_A2;1;R24C17_B0;R24C17_S100_B0;1;R24C17_S10;R24C17_F4_S100;1;R24C17_F4;;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "i2cByteToSend[4]": {
          "hide_name": 0,
          "bits": [ 3877496 ] ,
          "attributes": {
            "ROUTING": "R24C18_Q1;;1;R24C18_W21;R24C18_Q1_W210;1;R24C16_B2;R24C16_W212_B2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:107.16-107.29",
            "hdlname": "c byteToSend"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 3881297 ] ,
          "attributes": {
            "ROUTING": "R16C5_E13;R16C5_F0_E130;1;R16C5_C2;R16C5_E130_C2;1;R16C5_F0;;1;R16C5_S10;R16C5_F0_S100;1;R16C5_B1;R16C5_S100_B1;1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "i2cByteToSend[6]": {
          "hide_name": 0,
          "bits": [ 3877489 ] ,
          "attributes": {
            "ROUTING": "R24C18_Q0;;1;R24C18_W13;R24C18_Q0_W130;1;R24C17_W23;R24C17_W131_W230;1;R24C16_B1;R24C16_W231_B1;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:107.16-107.29",
            "hdlname": "c byteToSend"
          }
        },
        "adcChannel_LUT3_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 3877486 ] ,
          "attributes": {
            "ROUTING": "R24C18_A1;R24C18_E271_A1;1;R24C17_F7;;1;R24C17_E27;R24C17_F7_E270;1;R24C18_A0;R24C18_E271_A0;1",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:69.13-148.20|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "a.clk": {
          "hide_name": 0,
          "bits": [ 3877473 ] ,
          "attributes": {
            "ROUTING": "R17C47_F6;;5;R24C18_CLK0;R24C18_GB00_CLK0;5;R24C16_GBO0;R24C16_GT00_GBO0;5;R20C16_GT00;R20C16_SPINE16_GT00;5;R10C28_SPINE16;R10C28_PCLKR1_SPINE16;5;R24C17_CLK1;R24C17_GB00_CLK1;5;R20C19_CLK0;R20C19_GB00_CLK0;5;R20C20_GBO0;R20C20_GT00_GBO0;5;R20C20_GT00;R20C20_SPINE16_GT00;5;R18C19_CLK0;R18C19_GB00_CLK0;5;R18C20_GBO0;R18C20_GT00_GBO0;5;R18C19_CLK1;R18C19_GB00_CLK1;5;R18C18_CLK2;R18C18_GB00_CLK2;5;R18C16_GBO0;R18C16_GT00_GBO0;5;R18C18_CLK0;R18C18_GB00_CLK0;5;R20C18_CLK1;R20C18_GB00_CLK1;5;R20C16_GBO0;R20C16_GT00_GBO0;5;R24C19_CLK2;R24C19_GB00_CLK2;5;R24C20_GBO0;R24C20_GT00_GBO0;5;R24C18_CLK1;R24C18_GB00_CLK1;5;R25C18_CLK1;R25C18_GB00_CLK1;5;R25C16_GBO0;R25C16_GT00_GBO0;5;R23C13_CLK2;R23C13_GB00_CLK2;5;R23C12_GBO0;R23C12_GT00_GBO0;5;R20C12_GT00;R20C12_SPINE16_GT00;5;R22C14_CLK2;R22C14_GB00_CLK2;5;R22C12_GBO0;R22C12_GT00_GBO0;5;R23C13_CLK0;R23C13_GB00_CLK0;5;R23C13_CLK1;R23C13_GB00_CLK1;5;R23C12_CLK0;R23C12_GB00_CLK0;5;R22C12_CLK0;R22C12_GB00_CLK0;5;R22C14_CLK0;R22C14_GB00_CLK0;5;R22C14_CLK1;R22C14_GB00_CLK1;5;R23C12_CLK1;R23C12_GB00_CLK1;5;R22C12_CLK2;R22C12_GB00_CLK2;5;R26C19_CLK1;R26C19_GB00_CLK1;5;R26C20_GBO0;R26C20_GT00_GBO0;5;R21C18_CLK0;R21C18_GB00_CLK0;5;R21C16_GBO0;R21C16_GT00_GBO0;5;R21C18_CLK2;R21C18_GB00_CLK2;5;R22C17_CLK1;R22C17_GB00_CLK1;5;R22C16_GBO0;R22C16_GT00_GBO0;5;R22C17_CLK0;R22C17_GB00_CLK0;5;R22C17_CLK2;R22C17_GB00_CLK2;5;R22C16_CLK1;R22C16_GB00_CLK1;5;R20C16_CLK1;R20C16_GB00_CLK1;5;R16C14_CLK0;R16C14_GB00_CLK0;5;R16C12_GBO0;R16C12_GT00_GBO0;5;R16C14_CLK1;R16C14_GB00_CLK1;5;R22C13_CLK1;R22C13_GB00_CLK1;5;R22C13_CLK2;R22C13_GB00_CLK2;5;R21C12_CLK1;R21C12_GB00_CLK1;5;R21C12_GBO0;R21C12_GT00_GBO0;5;R21C14_CLK2;R21C14_GB00_CLK2;5;R20C13_CLK2;R20C13_GB00_CLK2;5;R20C12_GBO0;R20C12_GT00_GBO0;5;R20C12_CLK0;R20C12_GB00_CLK0;5;R21C11_CLK2;R21C11_GB00_CLK2;5;R17C14_CLK0;R17C14_GB00_CLK0;5;R17C12_GBO0;R17C12_GT00_GBO0;5;R17C15_CLK0;R17C15_GB00_CLK0;5;R17C16_GBO0;R17C16_GT00_GBO0;5;R22C13_CLK0;R22C13_GB00_CLK0;5;R21C13_CLK1;R21C13_GB00_CLK1;5;R21C13_CLK0;R21C13_GB00_CLK0;5;R20C14_CLK2;R20C14_GB00_CLK2;5;R18C14_CLK2;R18C14_GB00_CLK2;5;R18C12_GBO0;R18C12_GT00_GBO0;5;R21C12_CLK0;R21C12_GB00_CLK0;5;R21C14_CLK0;R21C14_GB00_CLK0;5;R23C14_CLK0;R23C14_GB00_CLK0;5;R23C16_CLK2;R23C16_GB00_CLK2;5;R23C16_GBO0;R23C16_GT00_GBO0;5;R23C16_CLK0;R23C16_GB00_CLK0;5;R24C13_CLK0;R24C13_GB00_CLK0;5;R24C12_GBO0;R24C12_GT00_GBO0;5;R24C13_CLK1;R24C13_GB00_CLK1;5;R24C12_CLK1;R24C12_GB00_CLK1;5;R24C12_CLK2;R24C12_GB00_CLK2;5;R24C12_CLK0;R24C12_GB00_CLK0;5;R26C14_CLK0;R26C14_GB00_CLK0;5;R26C12_GBO0;R26C12_GT00_GBO0;5;R25C16_CLK2;R25C16_GB00_CLK2;5;R26C16_CLK2;R26C16_GB00_CLK2;5;R26C16_GBO0;R26C16_GT00_GBO0;5;R26C16_CLK1;R26C16_GB00_CLK1;5;R26C17_CLK2;R26C17_GB00_CLK2;5;R26C17_CLK1;R26C17_GB00_CLK1;5;R26C15_CLK2;R26C15_GB00_CLK2;5;R26C15_CLK0;R26C15_GB00_CLK0;5;R24C15_CLK1;R24C15_GB00_CLK1;5;R25C18_CLK0;R25C18_GB00_CLK0;5;R25C17_CLK1;R25C17_GB00_CLK1;5;R14C11_CLK0;R14C11_GB00_CLK0;5;R14C12_GBO0;R14C12_GT00_GBO0;5;R13C12_CLK2;R13C12_GB00_CLK2;5;R13C12_GBO0;R13C12_GT00_GBO0;5;R12C12_CLK0;R12C12_GB00_CLK0;5;R12C12_GBO0;R12C12_GT00_GBO0;5;R12C12_CLK2;R12C12_GB00_CLK2;5;R14C10_CLK1;R14C10_GB00_CLK1;5;R14C8_GBO0;R14C8_GT00_GBO0;5;R20C8_GT00;R20C8_SPINE16_GT00;5;R17C16_CLK2;R17C16_GB00_CLK2;5;R18C16_CLK2;R18C16_GB00_CLK2;5;R25C14_CLK2;R25C14_GB00_CLK2;5;R25C12_GBO0;R25C12_GT00_GBO0;5;R18C15_CLK1;R18C15_GB00_CLK1;5;R20C15_CLK0;R20C15_GB00_CLK0;5;R21C15_CLK1;R21C15_GB00_CLK1;5;R23C15_CLK2;R23C15_GB00_CLK2;5;R23C14_CLK1;R23C14_GB00_CLK1;5;R25C14_CLK1;R25C14_GB00_CLK1;5;R9C15_CLK0;R9C15_GB00_CLK0;5;R9C16_GBO0;R9C16_GT00_GBO0;5;R2C16_GT00;R2C16_SPINE8_GT00;5;R10C27_SPINE8;R10C27_PCLKR1_SPINE8;5;R9C16_CLK1;R9C16_GB00_CLK1;5;R11C18_CLK2;R11C18_GB00_CLK2;5;R11C16_GBO0;R11C16_GT00_GBO0;5;R11C18_CLK1;R11C18_GB00_CLK1;5;R12C18_CLK2;R12C18_GB00_CLK2;5;R12C16_GBO0;R12C16_GT00_GBO0;5;R12C17_CLK2;R12C17_GB00_CLK2;5;R8C16_CLK0;R8C16_GB00_CLK0;5;R8C16_GBO0;R8C16_GT00_GBO0;5;R9C16_CLK0;R9C16_GB00_CLK0;5;R11C16_CLK2;R11C16_GB00_CLK2;5;R11C17_CLK1;R11C17_GB00_CLK1;5;R12C15_CLK0;R12C15_GB00_CLK0;5;R11C15_CLK0;R11C15_GB00_CLK0;5;R11C14_CLK1;R11C14_GB00_CLK1;5;R11C12_GBO0;R11C12_GT00_GBO0;5;R11C15_CLK2;R11C15_GB00_CLK2;5;R9C18_CLK1;R9C18_GB00_CLK1;5;R12C16_CLK0;R12C16_GB00_CLK0;5;R9C18_CLK0;R9C18_GB00_CLK0;5;R9C18_CLK2;R9C18_GB00_CLK2;5;R12C15_CLK2;R12C15_GB00_CLK2;5;R11C14_CLK0;R11C14_GB00_CLK0;5;R12C14_CLK1;R12C14_GB00_CLK1;5;R12C16_CLK2;R12C16_GB00_CLK2;5;R12C15_CLK1;R12C15_GB00_CLK1;5;R17C17_CLK2;R17C17_GB00_CLK2;5;R18C17_CLK1;R18C17_GB00_CLK1;5;R24C14_CLK0;R24C14_GB00_CLK0;5;R18C17_CLK0;R18C17_GB00_CLK0;5;R20C17_CLK0;R20C17_GB00_CLK0;5;R21C16_CLK1;R21C16_GB00_CLK1;5;R21C15_CLK0;R21C15_GB00_CLK0;5;R22C15_CLK1;R22C15_GB00_CLK1;5;R23C15_CLK1;R23C15_GB00_CLK1;5;R24C14_CLK1;R24C14_GB00_CLK1;5;R14C17_CLK0;R14C17_GB00_CLK0;5;R14C16_GBO0;R14C16_GT00_GBO0;5;R14C18_CLK2;R14C18_GB00_CLK2;5;R15C17_CLK2;R15C17_GB00_CLK2;5;R15C16_GBO0;R15C16_GT00_GBO0;5;R16C18_CLK0;R16C18_GB00_CLK0;5;R16C16_GBO0;R16C16_GT00_GBO0;5;R16C17_CLK0;R16C17_GB00_CLK0;5;R14C18_CLK0;R14C18_GB00_CLK0;5;R13C18_CLK1;R13C18_GB00_CLK1;5;R13C16_GBO0;R13C16_GT00_GBO0;5;R13C17_CLK2;R13C17_GB00_CLK2;5;R15C16_CLK2;R15C16_GB00_CLK2;5;R14C15_CLK0;R14C15_GB00_CLK0;5;R13C16_CLK2;R13C16_GB00_CLK2;5;R13C14_CLK0;R13C14_GB00_CLK0;5;R15C15_CLK1;R15C15_GB00_CLK1;5;R8C18_CLK0;R8C18_GB00_CLK0;5;R16C16_CLK0;R16C16_GB00_CLK0;5;R8C18_CLK2;R8C18_GB00_CLK2;5;R8C19_CLK2;R8C19_GB00_CLK2;5;R8C20_GBO0;R8C20_GT00_GBO0;5;R2C20_GT00;R2C20_SPINE8_GT00;5;R8C19_CLK0;R8C19_GB00_CLK0;5;R13C16_CLK0;R13C16_GB00_CLK0;5;R15C15_CLK0;R15C15_GB00_CLK0;5;R14C15_CLK1;R14C15_GB00_CLK1;5;R14C14_CLK0;R14C14_GB00_CLK0;5;R15C16_CLK1;R15C16_GB00_CLK1;5;R14C14_CLK2;R14C14_GB00_CLK2;5;R15C16_CLK0;R15C16_GB00_CLK0;5;R20C16_CLK0;R20C16_GB00_CLK0;5;R18C12_CLK1;R18C12_GB00_CLK1;5;R18C13_CLK0;R18C13_GB00_CLK0;5;R18C13_CLK1;R18C13_GB00_CLK1;5;R18C13_CLK2;R18C13_GB00_CLK2;5;R18C11_CLK0;R18C11_GB00_CLK0;5;R20C11_CLK0;R20C11_GB00_CLK0;5;R17C13_CLK1;R17C13_GB00_CLK1;5;R17C12_CLK1;R17C12_GB00_CLK1;5;R20C12_CLK2;R20C12_GB00_CLK2;5;R20C12_CLK1;R20C12_GB00_CLK1;5;R16C12_CLK2;R16C12_GB00_CLK2;5;R16C12_CLK0;R16C12_GB00_CLK0;5;R15C12_CLK1;R15C12_GB00_CLK1;5;R15C12_GBO0;R15C12_GT00_GBO0;5;R15C12_CLK2;R15C12_GB00_CLK2;5;R15C14_CLK1;R15C14_GB00_CLK1;5;R16C14_CLK2;R16C14_GB00_CLK2;5;R15C14_CLK2;R15C14_GB00_CLK2;5;R15C13_CLK1;R15C13_GB00_CLK1;5;R20C11_CLK1;R20C11_GB00_CLK1;5;R20C11_CLK2;R20C11_GB00_CLK2;5;R20C13_CLK1;R20C13_GB00_CLK1;5;R20C14_CLK0;R20C14_GB00_CLK0;5;R20C13_CLK0;R20C13_GB00_CLK0;5;R20C14_CLK1;R20C14_GB00_CLK1;5;R18C11_CLK1;R18C11_GB00_CLK1;5;R21C11_CLK0;R21C11_GB00_CLK0;5;R21C12_CLK2;R21C12_GB00_CLK2;5;R21C13_CLK2;R21C13_GB00_CLK2;5;R17C12_CLK0;R17C12_GB00_CLK0;5;R17C13_CLK2;R17C13_GB00_CLK2;5;R17C14_CLK2;R17C14_GB00_CLK2;5;R17C14_CLK1;R17C14_GB00_CLK1;5;R21C2_CLK1;R21C2_GB00_CLK1;5;R21C4_GBO0;R21C4_GT00_GBO0;5;R20C4_GT00;R20C4_SPINE16_GT00;5;R20C2_CLK1;R20C2_GB00_CLK1;5;R20C4_GBO0;R20C4_GT00_GBO0;5;R20C2_CLK0;R20C2_GB00_CLK0;5;R20C4_CLK1;R20C4_GB00_CLK1;5;R21C4_CLK2;R21C4_GB00_CLK2;5;R20C4_CLK0;R20C4_GB00_CLK0;5;R21C4_CLK0;R21C4_GB00_CLK0;5;R22C3_CLK1;R22C3_GB00_CLK1;5;R22C4_GBO0;R22C4_GT00_GBO0;5;R24C3_CLK2;R24C3_GB00_CLK2;5;R24C4_GBO0;R24C4_GT00_GBO0;5;R22C3_CLK2;R22C3_GB00_CLK2;5;R25C2_CLK2;R25C2_GB00_CLK2;5;R25C4_GBO0;R25C4_GT00_GBO0;5;R26C2_CLK1;R26C2_GB00_CLK1;5;R26C4_GBO0;R26C4_GT00_GBO0;5;R26C3_CLK2;R26C3_GB00_CLK2;5;R26C3_CLK0;R26C3_GB00_CLK0;5;R25C3_CLK2;R25C3_GB00_CLK2;5;R26C4_CLK2;R26C4_GB00_CLK2;5;R25C5_CLK0;R25C5_GB00_CLK0;5;R24C5_CLK1;R24C5_GB00_CLK1;5;R24C5_CLK0;R24C5_GB00_CLK0;5;R23C4_CLK0;R23C4_GB00_CLK0;5;R23C4_GBO0;R23C4_GT00_GBO0;5;R23C4_CLK1;R23C4_GB00_CLK1;5;R23C3_CLK0;R23C3_GB00_CLK0;5;R23C3_CLK2;R23C3_GB00_CLK2;5;R22C2_CLK1;R22C2_GB00_CLK1;5;R22C3_CLK0;R22C3_GB00_CLK0;5;R22C2_CLK0;R22C2_GB00_CLK0;5;R24C2_CLK1;R24C2_GB00_CLK1;5;R24C2_CLK0;R24C2_GB00_CLK0;5;R25C2_CLK0;R25C2_GB00_CLK0;5;R26C2_CLK0;R26C2_GB00_CLK0;5;R22C5_CLK1;R22C5_GB00_CLK1;5;R21C5_CLK2;R21C5_GB00_CLK2;5;R21C6_CLK1;R21C6_GB00_CLK1;5;R25C7_CLK2;R25C7_GB00_CLK2;5;R25C8_GBO0;R25C8_GT00_GBO0;5;R24C7_CLK0;R24C7_GB00_CLK0;5;R24C8_GBO0;R24C8_GT00_GBO0;5;R22C6_CLK0;R22C6_GB00_CLK0;5;R25C8_CLK1;R25C8_GB00_CLK1;5;R13C11_CLK1;R13C11_GB00_CLK1;5;R13C11_CLK0;R13C11_GB00_CLK0;5;R13C9_CLK2;R13C9_GB00_CLK2;5;R13C8_GBO0;R13C8_GT00_GBO0;5;R13C11_CLK2;R13C11_GB00_CLK2;5;R13C10_CLK0;R13C10_GB00_CLK0;5;R13C9_CLK0;R13C9_GB00_CLK0;5;R14C9_CLK2;R14C9_GB00_CLK2;5;R26C5_CLK2;R26C5_GB00_CLK2;5;R24C5_CLK2;R24C5_GB00_CLK2;5;R24C6_CLK2;R24C6_GB00_CLK2;5;R21C3_CLK2;R21C3_GB00_CLK2;5;R21C3_CLK0;R21C3_GB00_CLK0;5;R12C3_CLK1;R12C3_GB00_CLK1;5;R12C4_GBO0;R12C4_GT00_GBO0;5;R14C5_CLK1;R14C5_GB00_CLK1;5;R14C4_GBO0;R14C4_GT00_GBO0;5;R12C5_CLK0;R12C5_GB00_CLK0;5;R15C10_CLK2;R15C10_GB00_CLK2;5;R15C8_GBO0;R15C8_GT00_GBO0;5;R16C6_CLK1;R16C6_GB00_CLK1;5;R16C4_GBO0;R16C4_GT00_GBO0;5;R22C10_CLK0;R22C10_GB00_CLK0;5;R22C8_GBO0;R22C8_GT00_GBO0;5;R23C8_CLK2;R23C8_GB00_CLK2;5;R23C8_GBO0;R23C8_GT00_GBO0;5;R22C6_CLK2;R22C6_GB00_CLK2;5;R17C16_CLK0;R17C16_GB00_CLK0;5;R18C16_CLK1;R18C16_GB00_CLK1;5;R25C13_CLK2;R25C13_GB00_CLK2;5;R25C13_CLK0;R25C13_GB00_CLK0;5;R18C15_CLK2;R18C15_GB00_CLK2;5;R20C15_CLK1;R20C15_GB00_CLK1;5;R20C15_CLK2;R20C15_GB00_CLK2;5;R21C15_CLK2;R21C15_GB00_CLK2;5;R22C15_CLK0;R22C15_GB00_CLK0;5;R23C14_CLK2;R23C14_GB00_CLK2;5;R25C14_CLK0;R25C14_GB00_CLK0;5;R17C17_CLK1;R17C17_GB00_CLK1;5;R18C17_CLK2;R18C17_GB00_CLK2;5;R24C13_CLK2;R24C13_GB00_CLK2;5;R24C14_CLK2;R24C14_GB00_CLK2;5;R18C16_CLK0;R18C16_GB00_CLK0;5;R20C17_CLK2;R20C17_GB00_CLK2;5;R21C16_CLK0;R21C16_GB00_CLK0;5;R21C14_CLK1;R21C14_GB00_CLK1;5;R22C15_CLK2;R22C15_GB00_CLK2;5",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:98.16-104.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/text.v:4.11-4.14",
            "hdlname": "te clk"
          }
        },
        "a.byteToSendI2C_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877471 ] ,
          "attributes": {
            "ROUTING": "R24C18_X07;R24C18_F4_X07;1;R24C18_CE0;R24C18_X07_CE0;1;R24C17_CE1;R24C17_X07_CE1;1;R24C18_F4;;1;R24C18_W24;R24C18_F4_W240;1;R24C17_X07;R24C17_W241_X07;1"
          }
        }
      }
    }
  }
}
