-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Gemv_Test is
port (
    weight_mem0 : IN STD_LOGIC_VECTOR (511 downto 0);
    weight_mem1 : IN STD_LOGIC_VECTOR (511 downto 0);
    weight_mem2 : IN STD_LOGIC_VECTOR (511 downto 0);
    weight_mem3 : IN STD_LOGIC_VECTOR (511 downto 0);
    scale_mem : IN STD_LOGIC_VECTOR (511 downto 0);
    out_stream_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_stream_full_n : IN STD_LOGIC;
    out_stream_write : OUT STD_LOGIC;
    input_buffer : IN STD_LOGIC_VECTOR (15 downto 0);
    bias_buffer : IN STD_LOGIC_VECTOR (15 downto 0);
    output_buffer : IN STD_LOGIC_VECTOR (15 downto 0);
    rows : IN STD_LOGIC_VECTOR (31 downto 0);
    cols : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_offset : IN STD_LOGIC_VECTOR (31 downto 0);
    scale_offset : IN STD_LOGIC_VECTOR (31 downto 0);
    bias_offset : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of Gemv_Test is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Gemv_Test_Gemv_Test,hls_ip_2025_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcv80-lsva4737-2MHP-e-S,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=5.961500,HLS_SYN_LAT=33175,HLS_SYN_TPT=33154,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=149697,HLS_SYN_LUT=183417,HLS_VERSION=2025_1_1}";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal entry_proc_U0_ap_start : STD_LOGIC;
    signal entry_proc_U0_ap_done : STD_LOGIC;
    signal entry_proc_U0_ap_continue : STD_LOGIC;
    signal entry_proc_U0_ap_idle : STD_LOGIC;
    signal entry_proc_U0_ap_ready : STD_LOGIC;
    signal entry_proc_U0_start_out : STD_LOGIC;
    signal entry_proc_U0_start_write : STD_LOGIC;
    signal entry_proc_U0_weight_mem0_c_din : STD_LOGIC_VECTOR (511 downto 0);
    signal entry_proc_U0_weight_mem0_c_write : STD_LOGIC;
    signal entry_proc_U0_weight_mem1_c_din : STD_LOGIC_VECTOR (511 downto 0);
    signal entry_proc_U0_weight_mem1_c_write : STD_LOGIC;
    signal entry_proc_U0_weight_mem2_c_din : STD_LOGIC_VECTOR (511 downto 0);
    signal entry_proc_U0_weight_mem2_c_write : STD_LOGIC;
    signal entry_proc_U0_weight_mem3_c_din : STD_LOGIC_VECTOR (511 downto 0);
    signal entry_proc_U0_weight_mem3_c_write : STD_LOGIC;
    signal entry_proc_U0_scale_mem_c_din : STD_LOGIC_VECTOR (511 downto 0);
    signal entry_proc_U0_scale_mem_c_write : STD_LOGIC;
    signal entry_proc_U0_bias_buffer_c_din : STD_LOGIC_VECTOR (15 downto 0);
    signal entry_proc_U0_bias_buffer_c_write : STD_LOGIC;
    signal Block_entry_proc_U0_ap_start : STD_LOGIC;
    signal Block_entry_proc_U0_start_full_n : STD_LOGIC;
    signal Block_entry_proc_U0_ap_done : STD_LOGIC;
    signal Block_entry_proc_U0_ap_continue : STD_LOGIC;
    signal Block_entry_proc_U0_ap_idle : STD_LOGIC;
    signal Block_entry_proc_U0_ap_ready : STD_LOGIC;
    signal Block_entry_proc_U0_start_out : STD_LOGIC;
    signal Block_entry_proc_U0_start_write : STD_LOGIC;
    signal Block_entry_proc_U0_rows_c1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_U0_rows_c1_write : STD_LOGIC;
    signal Block_entry_proc_U0_rows_c2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_U0_rows_c2_write : STD_LOGIC;
    signal Block_entry_proc_U0_rows_c3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_U0_rows_c3_write : STD_LOGIC;
    signal Block_entry_proc_U0_rows_c4_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_U0_rows_c4_write : STD_LOGIC;
    signal Block_entry_proc_U0_cols_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_U0_cols_c_write : STD_LOGIC;
    signal Block_entry_proc_U0_cols_c5_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_U0_cols_c5_write : STD_LOGIC;
    signal Block_entry_proc_U0_cols_c6_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_U0_cols_c6_write : STD_LOGIC;
    signal Block_entry_proc_U0_cols_c7_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_U0_cols_c7_write : STD_LOGIC;
    signal Block_entry_proc_U0_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_U0_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_U0_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_U0_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_proc_U0_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_mul_loc_c15_channel : STD_LOGIC;
    signal mul_loc_c15_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mul_loc_c15_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_mul_loc_c15_channel : STD_LOGIC;
    signal ap_channel_done_mul_loc_c14_channel : STD_LOGIC;
    signal mul_loc_c14_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mul_loc_c14_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_mul_loc_c14_channel : STD_LOGIC;
    signal ap_channel_done_mul_loc_c13_channel : STD_LOGIC;
    signal mul_loc_c13_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mul_loc_c13_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_mul_loc_c13_channel : STD_LOGIC;
    signal ap_channel_done_mul_loc_c12_channel : STD_LOGIC;
    signal mul_loc_c12_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mul_loc_c12_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_mul_loc_c12_channel : STD_LOGIC;
    signal ap_channel_done_mul_loc_c11_channel : STD_LOGIC;
    signal mul_loc_c11_channel_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mul_loc_c11_channel : STD_LOGIC := '0';
    signal ap_sync_channel_write_mul_loc_c11_channel : STD_LOGIC;
    signal Weight_Loader_U0_ap_start : STD_LOGIC;
    signal Weight_Loader_U0_ap_done : STD_LOGIC;
    signal Weight_Loader_U0_ap_continue : STD_LOGIC;
    signal Weight_Loader_U0_ap_idle : STD_LOGIC;
    signal Weight_Loader_U0_ap_ready : STD_LOGIC;
    signal Weight_Loader_U0_weight_mem0_read : STD_LOGIC;
    signal Weight_Loader_U0_weight_streams_0_din : STD_LOGIC_VECTOR (511 downto 0);
    signal Weight_Loader_U0_weight_streams_0_write : STD_LOGIC;
    signal Weight_Loader_U0_weight_streams_0_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal Weight_Loader_U0_weight_streams_0_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal Weight_Loader_U0_mul_loc_c10_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Weight_Loader_U0_mul_loc_c10_write : STD_LOGIC;
    signal Weight_Loader_1_U0_ap_start : STD_LOGIC;
    signal Weight_Loader_1_U0_ap_done : STD_LOGIC;
    signal Weight_Loader_1_U0_ap_continue : STD_LOGIC;
    signal Weight_Loader_1_U0_ap_idle : STD_LOGIC;
    signal Weight_Loader_1_U0_ap_ready : STD_LOGIC;
    signal Weight_Loader_1_U0_weight_mem1_read : STD_LOGIC;
    signal Weight_Loader_1_U0_weight_streams_1_din : STD_LOGIC_VECTOR (511 downto 0);
    signal Weight_Loader_1_U0_weight_streams_1_write : STD_LOGIC;
    signal Weight_Loader_1_U0_weight_streams_1_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal Weight_Loader_1_U0_weight_streams_1_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal Weight_Loader_1_U0_mul_loc_c9_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Weight_Loader_1_U0_mul_loc_c9_write : STD_LOGIC;
    signal Weight_Loader_2_U0_ap_start : STD_LOGIC;
    signal Weight_Loader_2_U0_ap_done : STD_LOGIC;
    signal Weight_Loader_2_U0_ap_continue : STD_LOGIC;
    signal Weight_Loader_2_U0_ap_idle : STD_LOGIC;
    signal Weight_Loader_2_U0_ap_ready : STD_LOGIC;
    signal Weight_Loader_2_U0_weight_mem2_read : STD_LOGIC;
    signal Weight_Loader_2_U0_weight_streams_2_din : STD_LOGIC_VECTOR (511 downto 0);
    signal Weight_Loader_2_U0_weight_streams_2_write : STD_LOGIC;
    signal Weight_Loader_2_U0_weight_streams_2_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal Weight_Loader_2_U0_weight_streams_2_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal Weight_Loader_2_U0_mul_loc_c8_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Weight_Loader_2_U0_mul_loc_c8_write : STD_LOGIC;
    signal Weight_Loader_3_U0_ap_start : STD_LOGIC;
    signal Weight_Loader_3_U0_ap_done : STD_LOGIC;
    signal Weight_Loader_3_U0_ap_continue : STD_LOGIC;
    signal Weight_Loader_3_U0_ap_idle : STD_LOGIC;
    signal Weight_Loader_3_U0_ap_ready : STD_LOGIC;
    signal Weight_Loader_3_U0_weight_mem3_read : STD_LOGIC;
    signal Weight_Loader_3_U0_weight_streams_3_din : STD_LOGIC_VECTOR (511 downto 0);
    signal Weight_Loader_3_U0_weight_streams_3_write : STD_LOGIC;
    signal Weight_Loader_3_U0_weight_streams_3_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal Weight_Loader_3_U0_weight_streams_3_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal Weight_Loader_3_U0_mul_loc_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Weight_Loader_3_U0_mul_loc_c_write : STD_LOGIC;
    signal Scale_Loader_Distributor_U0_ap_start : STD_LOGIC;
    signal Scale_Loader_Distributor_U0_ap_done : STD_LOGIC;
    signal Scale_Loader_Distributor_U0_ap_continue : STD_LOGIC;
    signal Scale_Loader_Distributor_U0_ap_idle : STD_LOGIC;
    signal Scale_Loader_Distributor_U0_ap_ready : STD_LOGIC;
    signal Scale_Loader_Distributor_U0_scale_mem_read : STD_LOGIC;
    signal Scale_Loader_Distributor_U0_scale_dispacher_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Scale_Loader_Distributor_U0_scale_dispacher_0_write : STD_LOGIC;
    signal Scale_Loader_Distributor_U0_scale_dispacher_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Scale_Loader_Distributor_U0_scale_dispacher_1_write : STD_LOGIC;
    signal Scale_Loader_Distributor_U0_scale_dispacher_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Scale_Loader_Distributor_U0_scale_dispacher_2_write : STD_LOGIC;
    signal Scale_Loader_Distributor_U0_scale_dispacher_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Scale_Loader_Distributor_U0_scale_dispacher_3_write : STD_LOGIC;
    signal Stream_Copy_U0_ap_start : STD_LOGIC;
    signal Stream_Copy_U0_start_full_n : STD_LOGIC;
    signal Stream_Copy_U0_ap_done : STD_LOGIC;
    signal Stream_Copy_U0_ap_continue : STD_LOGIC;
    signal Stream_Copy_U0_ap_idle : STD_LOGIC;
    signal Stream_Copy_U0_ap_ready : STD_LOGIC;
    signal Stream_Copy_U0_start_out : STD_LOGIC;
    signal Stream_Copy_U0_start_write : STD_LOGIC;
    signal Stream_Copy_U0_dispacher_0_din : STD_LOGIC_VECTOR (2047 downto 0);
    signal Stream_Copy_U0_dispacher_0_write : STD_LOGIC;
    signal Stream_Copy_U0_dispacher_0_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal Stream_Copy_U0_dispacher_0_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal Stream_Copy_U0_dispacher_1_din : STD_LOGIC_VECTOR (2047 downto 0);
    signal Stream_Copy_U0_dispacher_1_write : STD_LOGIC;
    signal Stream_Copy_U0_dispacher_1_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal Stream_Copy_U0_dispacher_1_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal Stream_Copy_U0_dispacher_2_din : STD_LOGIC_VECTOR (2047 downto 0);
    signal Stream_Copy_U0_dispacher_2_write : STD_LOGIC;
    signal Stream_Copy_U0_dispacher_2_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal Stream_Copy_U0_dispacher_2_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal Stream_Copy_U0_dispacher_3_din : STD_LOGIC_VECTOR (2047 downto 0);
    signal Stream_Copy_U0_dispacher_3_write : STD_LOGIC;
    signal Stream_Copy_U0_dispacher_3_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal Stream_Copy_U0_dispacher_3_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal Mul_Adder_Tree_128_U0_mul_loc_read : STD_LOGIC;
    signal Mul_Adder_Tree_128_U0_dispacher_0_read : STD_LOGIC;
    signal Mul_Adder_Tree_128_U0_weight_streams_0_read : STD_LOGIC;
    signal Mul_Adder_Tree_128_U0_adder_tree_output_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Mul_Adder_Tree_128_U0_adder_tree_output_0_write : STD_LOGIC;
    signal Mul_Adder_Tree_128_U0_ap_start : STD_LOGIC;
    signal Mul_Adder_Tree_128_U0_adder_tree_output_0_read : STD_LOGIC;
    signal Mul_Adder_Tree_128_U0_adder_tree_output_0_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal Mul_Adder_Tree_128_U0_adder_tree_output_0_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal Mul_Adder_Tree_128_U0_ap_done : STD_LOGIC;
    signal Mul_Adder_Tree_128_U0_ap_ready : STD_LOGIC;
    signal Mul_Adder_Tree_128_U0_ap_idle : STD_LOGIC;
    signal Mul_Adder_Tree_128_U0_ap_continue : STD_LOGIC;
    signal Accumulator_Quantizer_U0_ap_start : STD_LOGIC;
    signal Accumulator_Quantizer_U0_ap_done : STD_LOGIC;
    signal Accumulator_Quantizer_U0_ap_continue : STD_LOGIC;
    signal Accumulator_Quantizer_U0_ap_idle : STD_LOGIC;
    signal Accumulator_Quantizer_U0_ap_ready : STD_LOGIC;
    signal Accumulator_Quantizer_U0_rows_read : STD_LOGIC;
    signal Accumulator_Quantizer_U0_cols_read : STD_LOGIC;
    signal Accumulator_Quantizer_U0_adder_tree_output_0_read : STD_LOGIC;
    signal Accumulator_Quantizer_U0_scale_dispacher_0_read : STD_LOGIC;
    signal Accumulator_Quantizer_U0_dequantized_output_0_din : STD_LOGIC_VECTOR (15 downto 0);
    signal Accumulator_Quantizer_U0_dequantized_output_0_write : STD_LOGIC;
    signal Accumulator_Quantizer_U0_rows_c_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Accumulator_Quantizer_U0_rows_c_write : STD_LOGIC;
    signal Mul_Adder_Tree_128_4_U0_mul_loc_read : STD_LOGIC;
    signal Mul_Adder_Tree_128_4_U0_dispacher_1_read : STD_LOGIC;
    signal Mul_Adder_Tree_128_4_U0_weight_streams_1_read : STD_LOGIC;
    signal Mul_Adder_Tree_128_4_U0_adder_tree_output_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Mul_Adder_Tree_128_4_U0_adder_tree_output_1_write : STD_LOGIC;
    signal Mul_Adder_Tree_128_4_U0_ap_start : STD_LOGIC;
    signal Mul_Adder_Tree_128_4_U0_adder_tree_output_1_read : STD_LOGIC;
    signal Mul_Adder_Tree_128_4_U0_adder_tree_output_1_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal Mul_Adder_Tree_128_4_U0_adder_tree_output_1_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal Mul_Adder_Tree_128_4_U0_ap_done : STD_LOGIC;
    signal Mul_Adder_Tree_128_4_U0_ap_ready : STD_LOGIC;
    signal Mul_Adder_Tree_128_4_U0_ap_idle : STD_LOGIC;
    signal Mul_Adder_Tree_128_4_U0_ap_continue : STD_LOGIC;
    signal Accumulator_Quantizer_5_U0_ap_start : STD_LOGIC;
    signal Accumulator_Quantizer_5_U0_ap_done : STD_LOGIC;
    signal Accumulator_Quantizer_5_U0_ap_continue : STD_LOGIC;
    signal Accumulator_Quantizer_5_U0_ap_idle : STD_LOGIC;
    signal Accumulator_Quantizer_5_U0_ap_ready : STD_LOGIC;
    signal Accumulator_Quantizer_5_U0_rows_read : STD_LOGIC;
    signal Accumulator_Quantizer_5_U0_cols_read : STD_LOGIC;
    signal Accumulator_Quantizer_5_U0_adder_tree_output_1_read : STD_LOGIC;
    signal Accumulator_Quantizer_5_U0_scale_dispacher_1_read : STD_LOGIC;
    signal Accumulator_Quantizer_5_U0_dequantized_output_1_din : STD_LOGIC_VECTOR (15 downto 0);
    signal Accumulator_Quantizer_5_U0_dequantized_output_1_write : STD_LOGIC;
    signal Mul_Adder_Tree_128_6_U0_mul_loc_read : STD_LOGIC;
    signal Mul_Adder_Tree_128_6_U0_dispacher_2_read : STD_LOGIC;
    signal Mul_Adder_Tree_128_6_U0_weight_streams_2_read : STD_LOGIC;
    signal Mul_Adder_Tree_128_6_U0_adder_tree_output_2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Mul_Adder_Tree_128_6_U0_adder_tree_output_2_write : STD_LOGIC;
    signal Mul_Adder_Tree_128_6_U0_ap_start : STD_LOGIC;
    signal Mul_Adder_Tree_128_6_U0_adder_tree_output_2_read : STD_LOGIC;
    signal Mul_Adder_Tree_128_6_U0_adder_tree_output_2_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal Mul_Adder_Tree_128_6_U0_adder_tree_output_2_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal Mul_Adder_Tree_128_6_U0_ap_done : STD_LOGIC;
    signal Mul_Adder_Tree_128_6_U0_ap_ready : STD_LOGIC;
    signal Mul_Adder_Tree_128_6_U0_ap_idle : STD_LOGIC;
    signal Mul_Adder_Tree_128_6_U0_ap_continue : STD_LOGIC;
    signal Accumulator_Quantizer_7_U0_ap_start : STD_LOGIC;
    signal Accumulator_Quantizer_7_U0_ap_done : STD_LOGIC;
    signal Accumulator_Quantizer_7_U0_ap_continue : STD_LOGIC;
    signal Accumulator_Quantizer_7_U0_ap_idle : STD_LOGIC;
    signal Accumulator_Quantizer_7_U0_ap_ready : STD_LOGIC;
    signal Accumulator_Quantizer_7_U0_rows_read : STD_LOGIC;
    signal Accumulator_Quantizer_7_U0_cols_read : STD_LOGIC;
    signal Accumulator_Quantizer_7_U0_adder_tree_output_2_read : STD_LOGIC;
    signal Accumulator_Quantizer_7_U0_scale_dispacher_2_read : STD_LOGIC;
    signal Accumulator_Quantizer_7_U0_dequantized_output_2_din : STD_LOGIC_VECTOR (15 downto 0);
    signal Accumulator_Quantizer_7_U0_dequantized_output_2_write : STD_LOGIC;
    signal Mul_Adder_Tree_128_8_U0_mul_loc_read : STD_LOGIC;
    signal Mul_Adder_Tree_128_8_U0_dispacher_3_read : STD_LOGIC;
    signal Mul_Adder_Tree_128_8_U0_weight_streams_3_read : STD_LOGIC;
    signal Mul_Adder_Tree_128_8_U0_adder_tree_output_3_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Mul_Adder_Tree_128_8_U0_adder_tree_output_3_write : STD_LOGIC;
    signal Mul_Adder_Tree_128_8_U0_ap_start : STD_LOGIC;
    signal Mul_Adder_Tree_128_8_U0_adder_tree_output_3_read : STD_LOGIC;
    signal Mul_Adder_Tree_128_8_U0_adder_tree_output_3_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal Mul_Adder_Tree_128_8_U0_adder_tree_output_3_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal Mul_Adder_Tree_128_8_U0_ap_done : STD_LOGIC;
    signal Mul_Adder_Tree_128_8_U0_ap_ready : STD_LOGIC;
    signal Mul_Adder_Tree_128_8_U0_ap_idle : STD_LOGIC;
    signal Mul_Adder_Tree_128_8_U0_ap_continue : STD_LOGIC;
    signal Accumulator_Quantizer_9_U0_ap_start : STD_LOGIC;
    signal Accumulator_Quantizer_9_U0_ap_done : STD_LOGIC;
    signal Accumulator_Quantizer_9_U0_ap_continue : STD_LOGIC;
    signal Accumulator_Quantizer_9_U0_ap_idle : STD_LOGIC;
    signal Accumulator_Quantizer_9_U0_ap_ready : STD_LOGIC;
    signal Accumulator_Quantizer_9_U0_rows_read : STD_LOGIC;
    signal Accumulator_Quantizer_9_U0_cols_read : STD_LOGIC;
    signal Accumulator_Quantizer_9_U0_adder_tree_output_3_read : STD_LOGIC;
    signal Accumulator_Quantizer_9_U0_scale_dispacher_3_read : STD_LOGIC;
    signal Accumulator_Quantizer_9_U0_dequantized_output_3_din : STD_LOGIC_VECTOR (15 downto 0);
    signal Accumulator_Quantizer_9_U0_dequantized_output_3_write : STD_LOGIC;
    signal Bias_Merger_U0_ap_start : STD_LOGIC;
    signal Bias_Merger_U0_ap_done : STD_LOGIC;
    signal Bias_Merger_U0_ap_continue : STD_LOGIC;
    signal Bias_Merger_U0_ap_idle : STD_LOGIC;
    signal Bias_Merger_U0_ap_ready : STD_LOGIC;
    signal Bias_Merger_U0_rows_read : STD_LOGIC;
    signal Bias_Merger_U0_dequantized_output_0_read : STD_LOGIC;
    signal Bias_Merger_U0_dequantized_output_1_read : STD_LOGIC;
    signal Bias_Merger_U0_dequantized_output_2_read : STD_LOGIC;
    signal Bias_Merger_U0_dequantized_output_3_read : STD_LOGIC;
    signal Bias_Merger_U0_out_stream_din : STD_LOGIC_VECTOR (63 downto 0);
    signal Bias_Merger_U0_out_stream_write : STD_LOGIC;
    signal Bias_Merger_U0_bias_buffer_read : STD_LOGIC;
    signal weight_mem0_c_full_n : STD_LOGIC;
    signal weight_mem0_c_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal weight_mem0_c_empty_n : STD_LOGIC;
    signal weight_mem0_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal weight_mem0_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal weight_mem1_c_full_n : STD_LOGIC;
    signal weight_mem1_c_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal weight_mem1_c_empty_n : STD_LOGIC;
    signal weight_mem1_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal weight_mem1_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal weight_mem2_c_full_n : STD_LOGIC;
    signal weight_mem2_c_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal weight_mem2_c_empty_n : STD_LOGIC;
    signal weight_mem2_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal weight_mem2_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal weight_mem3_c_full_n : STD_LOGIC;
    signal weight_mem3_c_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal weight_mem3_c_empty_n : STD_LOGIC;
    signal weight_mem3_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal weight_mem3_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_mem_c_full_n : STD_LOGIC;
    signal scale_mem_c_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal scale_mem_c_empty_n : STD_LOGIC;
    signal scale_mem_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_mem_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal bias_buffer_c_full_n : STD_LOGIC;
    signal bias_buffer_c_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal bias_buffer_c_empty_n : STD_LOGIC;
    signal bias_buffer_c_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal bias_buffer_c_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal rows_c1_full_n : STD_LOGIC;
    signal rows_c1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_c1_empty_n : STD_LOGIC;
    signal rows_c1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal rows_c1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal rows_c2_full_n : STD_LOGIC;
    signal rows_c2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_c2_empty_n : STD_LOGIC;
    signal rows_c2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal rows_c2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal rows_c3_full_n : STD_LOGIC;
    signal rows_c3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_c3_empty_n : STD_LOGIC;
    signal rows_c3_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal rows_c3_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal rows_c4_full_n : STD_LOGIC;
    signal rows_c4_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_c4_empty_n : STD_LOGIC;
    signal rows_c4_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal rows_c4_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal cols_c_full_n : STD_LOGIC;
    signal cols_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_c_empty_n : STD_LOGIC;
    signal cols_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal cols_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal cols_c5_full_n : STD_LOGIC;
    signal cols_c5_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_c5_empty_n : STD_LOGIC;
    signal cols_c5_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal cols_c5_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal cols_c6_full_n : STD_LOGIC;
    signal cols_c6_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_c6_empty_n : STD_LOGIC;
    signal cols_c6_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal cols_c6_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal cols_c7_full_n : STD_LOGIC;
    signal cols_c7_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_c7_empty_n : STD_LOGIC;
    signal cols_c7_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal cols_c7_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_loc_c11_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_loc_c11_channel_empty_n : STD_LOGIC;
    signal mul_loc_c11_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_loc_c11_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_loc_c12_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_loc_c12_channel_empty_n : STD_LOGIC;
    signal mul_loc_c12_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_loc_c12_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_loc_c13_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_loc_c13_channel_empty_n : STD_LOGIC;
    signal mul_loc_c13_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_loc_c13_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_loc_c14_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_loc_c14_channel_empty_n : STD_LOGIC;
    signal mul_loc_c14_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_loc_c14_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_loc_c15_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_loc_c15_channel_empty_n : STD_LOGIC;
    signal mul_loc_c15_channel_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_loc_c15_channel_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal weight_streams_full_n : STD_LOGIC;
    signal weight_streams_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal weight_streams_empty_n : STD_LOGIC;
    signal weight_streams_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal weight_streams_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_loc_c10_full_n : STD_LOGIC;
    signal mul_loc_c10_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_loc_c10_empty_n : STD_LOGIC;
    signal mul_loc_c10_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_loc_c10_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal weight_streams_1_full_n : STD_LOGIC;
    signal weight_streams_1_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal weight_streams_1_empty_n : STD_LOGIC;
    signal weight_streams_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal weight_streams_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_loc_c9_full_n : STD_LOGIC;
    signal mul_loc_c9_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_loc_c9_empty_n : STD_LOGIC;
    signal mul_loc_c9_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_loc_c9_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal weight_streams_2_full_n : STD_LOGIC;
    signal weight_streams_2_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal weight_streams_2_empty_n : STD_LOGIC;
    signal weight_streams_2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal weight_streams_2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_loc_c8_full_n : STD_LOGIC;
    signal mul_loc_c8_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_loc_c8_empty_n : STD_LOGIC;
    signal mul_loc_c8_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_loc_c8_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal weight_streams_3_full_n : STD_LOGIC;
    signal weight_streams_3_dout : STD_LOGIC_VECTOR (511 downto 0);
    signal weight_streams_3_empty_n : STD_LOGIC;
    signal weight_streams_3_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal weight_streams_3_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_loc_c_full_n : STD_LOGIC;
    signal mul_loc_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_loc_c_empty_n : STD_LOGIC;
    signal mul_loc_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_loc_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_dispacher_full_n : STD_LOGIC;
    signal scale_dispacher_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_dispacher_empty_n : STD_LOGIC;
    signal scale_dispacher_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_dispacher_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_dispacher_1_full_n : STD_LOGIC;
    signal scale_dispacher_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_dispacher_1_empty_n : STD_LOGIC;
    signal scale_dispacher_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_dispacher_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_dispacher_2_full_n : STD_LOGIC;
    signal scale_dispacher_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_dispacher_2_empty_n : STD_LOGIC;
    signal scale_dispacher_2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_dispacher_2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_dispacher_3_full_n : STD_LOGIC;
    signal scale_dispacher_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal scale_dispacher_3_empty_n : STD_LOGIC;
    signal scale_dispacher_3_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_dispacher_3_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dispacher_0_full_n : STD_LOGIC;
    signal dispacher_0_dout : STD_LOGIC_VECTOR (2047 downto 0);
    signal dispacher_0_empty_n : STD_LOGIC;
    signal dispacher_0_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dispacher_0_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dispacher_1_full_n : STD_LOGIC;
    signal dispacher_1_dout : STD_LOGIC_VECTOR (2047 downto 0);
    signal dispacher_1_empty_n : STD_LOGIC;
    signal dispacher_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dispacher_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dispacher_2_full_n : STD_LOGIC;
    signal dispacher_2_dout : STD_LOGIC_VECTOR (2047 downto 0);
    signal dispacher_2_empty_n : STD_LOGIC;
    signal dispacher_2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dispacher_2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dispacher_3_full_n : STD_LOGIC;
    signal dispacher_3_dout : STD_LOGIC_VECTOR (2047 downto 0);
    signal dispacher_3_empty_n : STD_LOGIC;
    signal dispacher_3_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dispacher_3_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal adder_tree_output_full_n : STD_LOGIC;
    signal adder_tree_output_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal adder_tree_output_empty_n : STD_LOGIC;
    signal adder_tree_output_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal adder_tree_output_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dequantized_output_full_n : STD_LOGIC;
    signal dequantized_output_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dequantized_output_empty_n : STD_LOGIC;
    signal dequantized_output_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dequantized_output_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal rows_c_full_n : STD_LOGIC;
    signal rows_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal rows_c_empty_n : STD_LOGIC;
    signal rows_c_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal rows_c_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal adder_tree_output_1_full_n : STD_LOGIC;
    signal adder_tree_output_1_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal adder_tree_output_1_empty_n : STD_LOGIC;
    signal adder_tree_output_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal adder_tree_output_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dequantized_output_1_full_n : STD_LOGIC;
    signal dequantized_output_1_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dequantized_output_1_empty_n : STD_LOGIC;
    signal dequantized_output_1_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dequantized_output_1_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal adder_tree_output_2_full_n : STD_LOGIC;
    signal adder_tree_output_2_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal adder_tree_output_2_empty_n : STD_LOGIC;
    signal adder_tree_output_2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal adder_tree_output_2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dequantized_output_2_full_n : STD_LOGIC;
    signal dequantized_output_2_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dequantized_output_2_empty_n : STD_LOGIC;
    signal dequantized_output_2_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dequantized_output_2_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal adder_tree_output_3_full_n : STD_LOGIC;
    signal adder_tree_output_3_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal adder_tree_output_3_empty_n : STD_LOGIC;
    signal adder_tree_output_3_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal adder_tree_output_3_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal dequantized_output_3_full_n : STD_LOGIC;
    signal dequantized_output_3_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal dequantized_output_3_empty_n : STD_LOGIC;
    signal dequantized_output_3_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal dequantized_output_3_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_entry_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Block_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_entry_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Stream_Copy_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Stream_Copy_U0_ap_ready : STD_LOGIC;
    signal start_for_Bias_Merger_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Bias_Merger_U0_full_n : STD_LOGIC;
    signal start_for_Bias_Merger_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Bias_Merger_U0_empty_n : STD_LOGIC;
    signal start_for_Accumulator_Quantizer_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Accumulator_Quantizer_U0_full_n : STD_LOGIC;
    signal start_for_Accumulator_Quantizer_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Accumulator_Quantizer_U0_empty_n : STD_LOGIC;
    signal start_for_Accumulator_Quantizer_5_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Accumulator_Quantizer_5_U0_full_n : STD_LOGIC;
    signal start_for_Accumulator_Quantizer_5_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Accumulator_Quantizer_5_U0_empty_n : STD_LOGIC;
    signal start_for_Accumulator_Quantizer_7_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Accumulator_Quantizer_7_U0_full_n : STD_LOGIC;
    signal start_for_Accumulator_Quantizer_7_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Accumulator_Quantizer_7_U0_empty_n : STD_LOGIC;
    signal start_for_Accumulator_Quantizer_9_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Accumulator_Quantizer_9_U0_full_n : STD_LOGIC;
    signal start_for_Accumulator_Quantizer_9_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Accumulator_Quantizer_9_U0_empty_n : STD_LOGIC;
    signal start_for_Mul_Adder_Tree_128_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Mul_Adder_Tree_128_U0_full_n : STD_LOGIC;
    signal start_for_Mul_Adder_Tree_128_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Mul_Adder_Tree_128_U0_empty_n : STD_LOGIC;
    signal start_for_Mul_Adder_Tree_128_4_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Mul_Adder_Tree_128_4_U0_full_n : STD_LOGIC;
    signal start_for_Mul_Adder_Tree_128_4_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Mul_Adder_Tree_128_4_U0_empty_n : STD_LOGIC;
    signal start_for_Mul_Adder_Tree_128_6_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Mul_Adder_Tree_128_6_U0_full_n : STD_LOGIC;
    signal start_for_Mul_Adder_Tree_128_6_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Mul_Adder_Tree_128_6_U0_empty_n : STD_LOGIC;
    signal start_for_Mul_Adder_Tree_128_8_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Mul_Adder_Tree_128_8_U0_full_n : STD_LOGIC;
    signal start_for_Mul_Adder_Tree_128_8_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Mul_Adder_Tree_128_8_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Gemv_Test_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        weight_mem0 : IN STD_LOGIC_VECTOR (511 downto 0);
        weight_mem0_c_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        weight_mem0_c_full_n : IN STD_LOGIC;
        weight_mem0_c_write : OUT STD_LOGIC;
        weight_mem0_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        weight_mem0_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        weight_mem1 : IN STD_LOGIC_VECTOR (511 downto 0);
        weight_mem1_c_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        weight_mem1_c_full_n : IN STD_LOGIC;
        weight_mem1_c_write : OUT STD_LOGIC;
        weight_mem1_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        weight_mem1_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        weight_mem2 : IN STD_LOGIC_VECTOR (511 downto 0);
        weight_mem2_c_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        weight_mem2_c_full_n : IN STD_LOGIC;
        weight_mem2_c_write : OUT STD_LOGIC;
        weight_mem2_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        weight_mem2_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        weight_mem3 : IN STD_LOGIC_VECTOR (511 downto 0);
        weight_mem3_c_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        weight_mem3_c_full_n : IN STD_LOGIC;
        weight_mem3_c_write : OUT STD_LOGIC;
        weight_mem3_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        weight_mem3_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_mem : IN STD_LOGIC_VECTOR (511 downto 0);
        scale_mem_c_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        scale_mem_c_full_n : IN STD_LOGIC;
        scale_mem_c_write : OUT STD_LOGIC;
        scale_mem_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_mem_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        bias_buffer : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_buffer_c_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        bias_buffer_c_full_n : IN STD_LOGIC;
        bias_buffer_c_write : OUT STD_LOGIC;
        bias_buffer_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        bias_buffer_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component Gemv_Test_Block_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        rows : IN STD_LOGIC_VECTOR (31 downto 0);
        cols : IN STD_LOGIC_VECTOR (31 downto 0);
        rows_c1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        rows_c1_full_n : IN STD_LOGIC;
        rows_c1_write : OUT STD_LOGIC;
        rows_c1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        rows_c1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        rows_c2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        rows_c2_full_n : IN STD_LOGIC;
        rows_c2_write : OUT STD_LOGIC;
        rows_c2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        rows_c2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        rows_c3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        rows_c3_full_n : IN STD_LOGIC;
        rows_c3_write : OUT STD_LOGIC;
        rows_c3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        rows_c3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        rows_c4_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        rows_c4_full_n : IN STD_LOGIC;
        rows_c4_write : OUT STD_LOGIC;
        rows_c4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        rows_c4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        cols_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols_c_full_n : IN STD_LOGIC;
        cols_c_write : OUT STD_LOGIC;
        cols_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        cols_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        cols_c5_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols_c5_full_n : IN STD_LOGIC;
        cols_c5_write : OUT STD_LOGIC;
        cols_c5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        cols_c5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        cols_c6_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols_c6_full_n : IN STD_LOGIC;
        cols_c6_write : OUT STD_LOGIC;
        cols_c6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        cols_c6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        cols_c7_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        cols_c7_full_n : IN STD_LOGIC;
        cols_c7_write : OUT STD_LOGIC;
        cols_c7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        cols_c7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Gemv_Test_Weight_Loader IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_mem0_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        weight_mem0_empty_n : IN STD_LOGIC;
        weight_mem0_read : OUT STD_LOGIC;
        weight_mem0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        weight_mem0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        weight_streams_0_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        weight_streams_0_full_n : IN STD_LOGIC;
        weight_streams_0_write : OUT STD_LOGIC;
        weight_streams_0_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_streams_0_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_loc_c10_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mul_loc_c10_full_n : IN STD_LOGIC;
        mul_loc_c10_write : OUT STD_LOGIC;
        mul_loc_c10_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        mul_loc_c10_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component Gemv_Test_Weight_Loader_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_mem1_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        weight_mem1_empty_n : IN STD_LOGIC;
        weight_mem1_read : OUT STD_LOGIC;
        weight_mem1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        weight_mem1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        weight_streams_1_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        weight_streams_1_full_n : IN STD_LOGIC;
        weight_streams_1_write : OUT STD_LOGIC;
        weight_streams_1_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_streams_1_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_loc_c9_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mul_loc_c9_full_n : IN STD_LOGIC;
        mul_loc_c9_write : OUT STD_LOGIC;
        mul_loc_c9_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        mul_loc_c9_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component Gemv_Test_Weight_Loader_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_mem2_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        weight_mem2_empty_n : IN STD_LOGIC;
        weight_mem2_read : OUT STD_LOGIC;
        weight_mem2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        weight_mem2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        weight_streams_2_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        weight_streams_2_full_n : IN STD_LOGIC;
        weight_streams_2_write : OUT STD_LOGIC;
        weight_streams_2_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_streams_2_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_loc_c8_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mul_loc_c8_full_n : IN STD_LOGIC;
        mul_loc_c8_write : OUT STD_LOGIC;
        mul_loc_c8_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        mul_loc_c8_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component Gemv_Test_Weight_Loader_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_mem3_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        weight_mem3_empty_n : IN STD_LOGIC;
        weight_mem3_read : OUT STD_LOGIC;
        weight_mem3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        weight_mem3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        weight_streams_3_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        weight_streams_3_full_n : IN STD_LOGIC;
        weight_streams_3_write : OUT STD_LOGIC;
        weight_streams_3_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_streams_3_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_loc_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        mul_loc_c_full_n : IN STD_LOGIC;
        mul_loc_c_write : OUT STD_LOGIC;
        mul_loc_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        mul_loc_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component Gemv_Test_Scale_Loader_Distributor IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        scale_mem_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        scale_mem_empty_n : IN STD_LOGIC;
        scale_mem_read : OUT STD_LOGIC;
        scale_mem_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_mem_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        scale_dispacher_0_full_n : IN STD_LOGIC;
        scale_dispacher_0_write : OUT STD_LOGIC;
        scale_dispacher_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        scale_dispacher_1_full_n : IN STD_LOGIC;
        scale_dispacher_1_write : OUT STD_LOGIC;
        scale_dispacher_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        scale_dispacher_2_full_n : IN STD_LOGIC;
        scale_dispacher_2_write : OUT STD_LOGIC;
        scale_dispacher_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        scale_dispacher_3_full_n : IN STD_LOGIC;
        scale_dispacher_3_write : OUT STD_LOGIC;
        scale_dispacher_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component Gemv_Test_Stream_Copy IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        rows : IN STD_LOGIC_VECTOR (31 downto 0);
        cols : IN STD_LOGIC_VECTOR (31 downto 0);
        input_buffer : IN STD_LOGIC_VECTOR (15 downto 0);
        dispacher_0_din : OUT STD_LOGIC_VECTOR (2047 downto 0);
        dispacher_0_full_n : IN STD_LOGIC;
        dispacher_0_write : OUT STD_LOGIC;
        dispacher_0_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        dispacher_0_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        dispacher_1_din : OUT STD_LOGIC_VECTOR (2047 downto 0);
        dispacher_1_full_n : IN STD_LOGIC;
        dispacher_1_write : OUT STD_LOGIC;
        dispacher_1_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        dispacher_1_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        dispacher_2_din : OUT STD_LOGIC_VECTOR (2047 downto 0);
        dispacher_2_full_n : IN STD_LOGIC;
        dispacher_2_write : OUT STD_LOGIC;
        dispacher_2_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        dispacher_2_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        dispacher_3_din : OUT STD_LOGIC_VECTOR (2047 downto 0);
        dispacher_3_full_n : IN STD_LOGIC;
        dispacher_3_write : OUT STD_LOGIC;
        dispacher_3_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        dispacher_3_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Gemv_Test_Mul_Adder_Tree_128 IS
    port (
        mul_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_loc_empty_n : IN STD_LOGIC;
        mul_loc_read : OUT STD_LOGIC;
        dispacher_0_dout : IN STD_LOGIC_VECTOR (2047 downto 0);
        dispacher_0_empty_n : IN STD_LOGIC;
        dispacher_0_read : OUT STD_LOGIC;
        weight_streams_0_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        weight_streams_0_empty_n : IN STD_LOGIC;
        weight_streams_0_read : OUT STD_LOGIC;
        adder_tree_output_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        adder_tree_output_0_full_n : IN STD_LOGIC;
        adder_tree_output_0_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        adder_tree_output_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        adder_tree_output_0_empty_n : IN STD_LOGIC;
        adder_tree_output_0_read : OUT STD_LOGIC;
        adder_tree_output_0_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        adder_tree_output_0_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component Gemv_Test_Accumulator_Quantizer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        rows_empty_n : IN STD_LOGIC;
        rows_read : OUT STD_LOGIC;
        rows_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        rows_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        cols_empty_n : IN STD_LOGIC;
        cols_read : OUT STD_LOGIC;
        cols_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        cols_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        adder_tree_output_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        adder_tree_output_0_empty_n : IN STD_LOGIC;
        adder_tree_output_0_read : OUT STD_LOGIC;
        adder_tree_output_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        adder_tree_output_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        scale_dispacher_0_empty_n : IN STD_LOGIC;
        scale_dispacher_0_read : OUT STD_LOGIC;
        scale_dispacher_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dequantized_output_0_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dequantized_output_0_full_n : IN STD_LOGIC;
        dequantized_output_0_write : OUT STD_LOGIC;
        dequantized_output_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dequantized_output_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        rows_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        rows_c_full_n : IN STD_LOGIC;
        rows_c_write : OUT STD_LOGIC;
        rows_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        rows_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component Gemv_Test_Mul_Adder_Tree_128_4 IS
    port (
        mul_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_loc_empty_n : IN STD_LOGIC;
        mul_loc_read : OUT STD_LOGIC;
        dispacher_1_dout : IN STD_LOGIC_VECTOR (2047 downto 0);
        dispacher_1_empty_n : IN STD_LOGIC;
        dispacher_1_read : OUT STD_LOGIC;
        weight_streams_1_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        weight_streams_1_empty_n : IN STD_LOGIC;
        weight_streams_1_read : OUT STD_LOGIC;
        adder_tree_output_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        adder_tree_output_1_full_n : IN STD_LOGIC;
        adder_tree_output_1_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        adder_tree_output_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        adder_tree_output_1_empty_n : IN STD_LOGIC;
        adder_tree_output_1_read : OUT STD_LOGIC;
        adder_tree_output_1_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        adder_tree_output_1_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component Gemv_Test_Accumulator_Quantizer_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        rows_empty_n : IN STD_LOGIC;
        rows_read : OUT STD_LOGIC;
        rows_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        rows_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        cols_empty_n : IN STD_LOGIC;
        cols_read : OUT STD_LOGIC;
        cols_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        cols_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        adder_tree_output_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        adder_tree_output_1_empty_n : IN STD_LOGIC;
        adder_tree_output_1_read : OUT STD_LOGIC;
        adder_tree_output_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        adder_tree_output_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        scale_dispacher_1_empty_n : IN STD_LOGIC;
        scale_dispacher_1_read : OUT STD_LOGIC;
        scale_dispacher_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dequantized_output_1_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dequantized_output_1_full_n : IN STD_LOGIC;
        dequantized_output_1_write : OUT STD_LOGIC;
        dequantized_output_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dequantized_output_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component Gemv_Test_Mul_Adder_Tree_128_6 IS
    port (
        mul_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_loc_empty_n : IN STD_LOGIC;
        mul_loc_read : OUT STD_LOGIC;
        dispacher_2_dout : IN STD_LOGIC_VECTOR (2047 downto 0);
        dispacher_2_empty_n : IN STD_LOGIC;
        dispacher_2_read : OUT STD_LOGIC;
        weight_streams_2_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        weight_streams_2_empty_n : IN STD_LOGIC;
        weight_streams_2_read : OUT STD_LOGIC;
        adder_tree_output_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        adder_tree_output_2_full_n : IN STD_LOGIC;
        adder_tree_output_2_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        adder_tree_output_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        adder_tree_output_2_empty_n : IN STD_LOGIC;
        adder_tree_output_2_read : OUT STD_LOGIC;
        adder_tree_output_2_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        adder_tree_output_2_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component Gemv_Test_Accumulator_Quantizer_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        rows_empty_n : IN STD_LOGIC;
        rows_read : OUT STD_LOGIC;
        rows_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        rows_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        cols_empty_n : IN STD_LOGIC;
        cols_read : OUT STD_LOGIC;
        cols_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        cols_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        adder_tree_output_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        adder_tree_output_2_empty_n : IN STD_LOGIC;
        adder_tree_output_2_read : OUT STD_LOGIC;
        adder_tree_output_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        adder_tree_output_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        scale_dispacher_2_empty_n : IN STD_LOGIC;
        scale_dispacher_2_read : OUT STD_LOGIC;
        scale_dispacher_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dequantized_output_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dequantized_output_2_full_n : IN STD_LOGIC;
        dequantized_output_2_write : OUT STD_LOGIC;
        dequantized_output_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dequantized_output_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component Gemv_Test_Mul_Adder_Tree_128_8 IS
    port (
        mul_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_loc_empty_n : IN STD_LOGIC;
        mul_loc_read : OUT STD_LOGIC;
        dispacher_3_dout : IN STD_LOGIC_VECTOR (2047 downto 0);
        dispacher_3_empty_n : IN STD_LOGIC;
        dispacher_3_read : OUT STD_LOGIC;
        weight_streams_3_dout : IN STD_LOGIC_VECTOR (511 downto 0);
        weight_streams_3_empty_n : IN STD_LOGIC;
        weight_streams_3_read : OUT STD_LOGIC;
        adder_tree_output_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        adder_tree_output_3_full_n : IN STD_LOGIC;
        adder_tree_output_3_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        adder_tree_output_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        adder_tree_output_3_empty_n : IN STD_LOGIC;
        adder_tree_output_3_read : OUT STD_LOGIC;
        adder_tree_output_3_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        adder_tree_output_3_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component Gemv_Test_Accumulator_Quantizer_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        rows_empty_n : IN STD_LOGIC;
        rows_read : OUT STD_LOGIC;
        rows_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        rows_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        cols_empty_n : IN STD_LOGIC;
        cols_read : OUT STD_LOGIC;
        cols_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        cols_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        adder_tree_output_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        adder_tree_output_3_empty_n : IN STD_LOGIC;
        adder_tree_output_3_read : OUT STD_LOGIC;
        adder_tree_output_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        adder_tree_output_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        scale_dispacher_3_empty_n : IN STD_LOGIC;
        scale_dispacher_3_read : OUT STD_LOGIC;
        scale_dispacher_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        scale_dispacher_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dequantized_output_3_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        dequantized_output_3_full_n : IN STD_LOGIC;
        dequantized_output_3_write : OUT STD_LOGIC;
        dequantized_output_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dequantized_output_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component Gemv_Test_Bias_Merger IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        rows_empty_n : IN STD_LOGIC;
        rows_read : OUT STD_LOGIC;
        rows_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        rows_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dequantized_output_0_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        dequantized_output_0_empty_n : IN STD_LOGIC;
        dequantized_output_0_read : OUT STD_LOGIC;
        dequantized_output_0_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dequantized_output_0_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dequantized_output_1_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        dequantized_output_1_empty_n : IN STD_LOGIC;
        dequantized_output_1_read : OUT STD_LOGIC;
        dequantized_output_1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dequantized_output_1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dequantized_output_2_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        dequantized_output_2_empty_n : IN STD_LOGIC;
        dequantized_output_2_read : OUT STD_LOGIC;
        dequantized_output_2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dequantized_output_2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        dequantized_output_3_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        dequantized_output_3_empty_n : IN STD_LOGIC;
        dequantized_output_3_read : OUT STD_LOGIC;
        dequantized_output_3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        dequantized_output_3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        out_stream_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_stream_full_n : IN STD_LOGIC;
        out_stream_write : OUT STD_LOGIC;
        bias_buffer_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        bias_buffer_empty_n : IN STD_LOGIC;
        bias_buffer_read : OUT STD_LOGIC;
        bias_buffer_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        bias_buffer_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component Gemv_Test_fifo_w512_d3_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component Gemv_Test_fifo_w16_d6_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component Gemv_Test_fifo_w32_d4_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component Gemv_Test_fifo_w32_d2_S_x2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component Gemv_Test_fifo_w512_d2_S_x2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (511 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (511 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component Gemv_Test_fifo_w2048_d2_S_x2 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (2047 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (2047 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component Gemv_Test_fifo_w16_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component Gemv_Test_start_for_Bias_Merger_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Gemv_Test_start_for_Accumulator_Quantizer_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Gemv_Test_start_for_Accumulator_Quantizer_5_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Gemv_Test_start_for_Accumulator_Quantizer_7_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Gemv_Test_start_for_Accumulator_Quantizer_9_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Gemv_Test_start_for_Mul_Adder_Tree_128_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Gemv_Test_start_for_Mul_Adder_Tree_128_4_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Gemv_Test_start_for_Mul_Adder_Tree_128_6_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component Gemv_Test_start_for_Mul_Adder_Tree_128_8_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    entry_proc_U0 : component Gemv_Test_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => entry_proc_U0_ap_start,
        start_full_n => start_for_Bias_Merger_U0_full_n,
        ap_done => entry_proc_U0_ap_done,
        ap_continue => entry_proc_U0_ap_continue,
        ap_idle => entry_proc_U0_ap_idle,
        ap_ready => entry_proc_U0_ap_ready,
        start_out => entry_proc_U0_start_out,
        start_write => entry_proc_U0_start_write,
        weight_mem0 => weight_mem0,
        weight_mem0_c_din => entry_proc_U0_weight_mem0_c_din,
        weight_mem0_c_full_n => weight_mem0_c_full_n,
        weight_mem0_c_write => entry_proc_U0_weight_mem0_c_write,
        weight_mem0_c_num_data_valid => weight_mem0_c_num_data_valid,
        weight_mem0_c_fifo_cap => weight_mem0_c_fifo_cap,
        weight_mem1 => weight_mem1,
        weight_mem1_c_din => entry_proc_U0_weight_mem1_c_din,
        weight_mem1_c_full_n => weight_mem1_c_full_n,
        weight_mem1_c_write => entry_proc_U0_weight_mem1_c_write,
        weight_mem1_c_num_data_valid => weight_mem1_c_num_data_valid,
        weight_mem1_c_fifo_cap => weight_mem1_c_fifo_cap,
        weight_mem2 => weight_mem2,
        weight_mem2_c_din => entry_proc_U0_weight_mem2_c_din,
        weight_mem2_c_full_n => weight_mem2_c_full_n,
        weight_mem2_c_write => entry_proc_U0_weight_mem2_c_write,
        weight_mem2_c_num_data_valid => weight_mem2_c_num_data_valid,
        weight_mem2_c_fifo_cap => weight_mem2_c_fifo_cap,
        weight_mem3 => weight_mem3,
        weight_mem3_c_din => entry_proc_U0_weight_mem3_c_din,
        weight_mem3_c_full_n => weight_mem3_c_full_n,
        weight_mem3_c_write => entry_proc_U0_weight_mem3_c_write,
        weight_mem3_c_num_data_valid => weight_mem3_c_num_data_valid,
        weight_mem3_c_fifo_cap => weight_mem3_c_fifo_cap,
        scale_mem => scale_mem,
        scale_mem_c_din => entry_proc_U0_scale_mem_c_din,
        scale_mem_c_full_n => scale_mem_c_full_n,
        scale_mem_c_write => entry_proc_U0_scale_mem_c_write,
        scale_mem_c_num_data_valid => scale_mem_c_num_data_valid,
        scale_mem_c_fifo_cap => scale_mem_c_fifo_cap,
        bias_buffer => bias_buffer,
        bias_buffer_c_din => entry_proc_U0_bias_buffer_c_din,
        bias_buffer_c_full_n => bias_buffer_c_full_n,
        bias_buffer_c_write => entry_proc_U0_bias_buffer_c_write,
        bias_buffer_c_num_data_valid => bias_buffer_c_num_data_valid,
        bias_buffer_c_fifo_cap => bias_buffer_c_fifo_cap);

    Block_entry_proc_U0 : component Gemv_Test_Block_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Block_entry_proc_U0_ap_start,
        start_full_n => Block_entry_proc_U0_start_full_n,
        ap_done => Block_entry_proc_U0_ap_done,
        ap_continue => Block_entry_proc_U0_ap_continue,
        ap_idle => Block_entry_proc_U0_ap_idle,
        ap_ready => Block_entry_proc_U0_ap_ready,
        start_out => Block_entry_proc_U0_start_out,
        start_write => Block_entry_proc_U0_start_write,
        rows => rows,
        cols => cols,
        rows_c1_din => Block_entry_proc_U0_rows_c1_din,
        rows_c1_full_n => rows_c1_full_n,
        rows_c1_write => Block_entry_proc_U0_rows_c1_write,
        rows_c1_num_data_valid => rows_c1_num_data_valid,
        rows_c1_fifo_cap => rows_c1_fifo_cap,
        rows_c2_din => Block_entry_proc_U0_rows_c2_din,
        rows_c2_full_n => rows_c2_full_n,
        rows_c2_write => Block_entry_proc_U0_rows_c2_write,
        rows_c2_num_data_valid => rows_c2_num_data_valid,
        rows_c2_fifo_cap => rows_c2_fifo_cap,
        rows_c3_din => Block_entry_proc_U0_rows_c3_din,
        rows_c3_full_n => rows_c3_full_n,
        rows_c3_write => Block_entry_proc_U0_rows_c3_write,
        rows_c3_num_data_valid => rows_c3_num_data_valid,
        rows_c3_fifo_cap => rows_c3_fifo_cap,
        rows_c4_din => Block_entry_proc_U0_rows_c4_din,
        rows_c4_full_n => rows_c4_full_n,
        rows_c4_write => Block_entry_proc_U0_rows_c4_write,
        rows_c4_num_data_valid => rows_c4_num_data_valid,
        rows_c4_fifo_cap => rows_c4_fifo_cap,
        cols_c_din => Block_entry_proc_U0_cols_c_din,
        cols_c_full_n => cols_c_full_n,
        cols_c_write => Block_entry_proc_U0_cols_c_write,
        cols_c_num_data_valid => cols_c_num_data_valid,
        cols_c_fifo_cap => cols_c_fifo_cap,
        cols_c5_din => Block_entry_proc_U0_cols_c5_din,
        cols_c5_full_n => cols_c5_full_n,
        cols_c5_write => Block_entry_proc_U0_cols_c5_write,
        cols_c5_num_data_valid => cols_c5_num_data_valid,
        cols_c5_fifo_cap => cols_c5_fifo_cap,
        cols_c6_din => Block_entry_proc_U0_cols_c6_din,
        cols_c6_full_n => cols_c6_full_n,
        cols_c6_write => Block_entry_proc_U0_cols_c6_write,
        cols_c6_num_data_valid => cols_c6_num_data_valid,
        cols_c6_fifo_cap => cols_c6_fifo_cap,
        cols_c7_din => Block_entry_proc_U0_cols_c7_din,
        cols_c7_full_n => cols_c7_full_n,
        cols_c7_write => Block_entry_proc_U0_cols_c7_write,
        cols_c7_num_data_valid => cols_c7_num_data_valid,
        cols_c7_fifo_cap => cols_c7_fifo_cap,
        ap_return_0 => Block_entry_proc_U0_ap_return_0,
        ap_return_1 => Block_entry_proc_U0_ap_return_1,
        ap_return_2 => Block_entry_proc_U0_ap_return_2,
        ap_return_3 => Block_entry_proc_U0_ap_return_3,
        ap_return_4 => Block_entry_proc_U0_ap_return_4);

    Weight_Loader_U0 : component Gemv_Test_Weight_Loader
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Weight_Loader_U0_ap_start,
        ap_done => Weight_Loader_U0_ap_done,
        ap_continue => Weight_Loader_U0_ap_continue,
        ap_idle => Weight_Loader_U0_ap_idle,
        ap_ready => Weight_Loader_U0_ap_ready,
        p_read => mul_loc_c15_channel_dout,
        weight_mem0_dout => weight_mem0_c_dout,
        weight_mem0_empty_n => weight_mem0_c_empty_n,
        weight_mem0_read => Weight_Loader_U0_weight_mem0_read,
        weight_mem0_num_data_valid => weight_mem0_c_num_data_valid,
        weight_mem0_fifo_cap => weight_mem0_c_fifo_cap,
        weight_streams_0_din => Weight_Loader_U0_weight_streams_0_din,
        weight_streams_0_full_n => weight_streams_full_n,
        weight_streams_0_write => Weight_Loader_U0_weight_streams_0_write,
        weight_streams_0_num_data_valid => Weight_Loader_U0_weight_streams_0_num_data_valid,
        weight_streams_0_fifo_cap => Weight_Loader_U0_weight_streams_0_fifo_cap,
        mul_loc_c10_din => Weight_Loader_U0_mul_loc_c10_din,
        mul_loc_c10_full_n => mul_loc_c10_full_n,
        mul_loc_c10_write => Weight_Loader_U0_mul_loc_c10_write,
        mul_loc_c10_num_data_valid => mul_loc_c10_num_data_valid,
        mul_loc_c10_fifo_cap => mul_loc_c10_fifo_cap);

    Weight_Loader_1_U0 : component Gemv_Test_Weight_Loader_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Weight_Loader_1_U0_ap_start,
        ap_done => Weight_Loader_1_U0_ap_done,
        ap_continue => Weight_Loader_1_U0_ap_continue,
        ap_idle => Weight_Loader_1_U0_ap_idle,
        ap_ready => Weight_Loader_1_U0_ap_ready,
        p_read => mul_loc_c14_channel_dout,
        weight_mem1_dout => weight_mem1_c_dout,
        weight_mem1_empty_n => weight_mem1_c_empty_n,
        weight_mem1_read => Weight_Loader_1_U0_weight_mem1_read,
        weight_mem1_num_data_valid => weight_mem1_c_num_data_valid,
        weight_mem1_fifo_cap => weight_mem1_c_fifo_cap,
        weight_streams_1_din => Weight_Loader_1_U0_weight_streams_1_din,
        weight_streams_1_full_n => weight_streams_1_full_n,
        weight_streams_1_write => Weight_Loader_1_U0_weight_streams_1_write,
        weight_streams_1_num_data_valid => Weight_Loader_1_U0_weight_streams_1_num_data_valid,
        weight_streams_1_fifo_cap => Weight_Loader_1_U0_weight_streams_1_fifo_cap,
        mul_loc_c9_din => Weight_Loader_1_U0_mul_loc_c9_din,
        mul_loc_c9_full_n => mul_loc_c9_full_n,
        mul_loc_c9_write => Weight_Loader_1_U0_mul_loc_c9_write,
        mul_loc_c9_num_data_valid => mul_loc_c9_num_data_valid,
        mul_loc_c9_fifo_cap => mul_loc_c9_fifo_cap);

    Weight_Loader_2_U0 : component Gemv_Test_Weight_Loader_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Weight_Loader_2_U0_ap_start,
        ap_done => Weight_Loader_2_U0_ap_done,
        ap_continue => Weight_Loader_2_U0_ap_continue,
        ap_idle => Weight_Loader_2_U0_ap_idle,
        ap_ready => Weight_Loader_2_U0_ap_ready,
        p_read => mul_loc_c13_channel_dout,
        weight_mem2_dout => weight_mem2_c_dout,
        weight_mem2_empty_n => weight_mem2_c_empty_n,
        weight_mem2_read => Weight_Loader_2_U0_weight_mem2_read,
        weight_mem2_num_data_valid => weight_mem2_c_num_data_valid,
        weight_mem2_fifo_cap => weight_mem2_c_fifo_cap,
        weight_streams_2_din => Weight_Loader_2_U0_weight_streams_2_din,
        weight_streams_2_full_n => weight_streams_2_full_n,
        weight_streams_2_write => Weight_Loader_2_U0_weight_streams_2_write,
        weight_streams_2_num_data_valid => Weight_Loader_2_U0_weight_streams_2_num_data_valid,
        weight_streams_2_fifo_cap => Weight_Loader_2_U0_weight_streams_2_fifo_cap,
        mul_loc_c8_din => Weight_Loader_2_U0_mul_loc_c8_din,
        mul_loc_c8_full_n => mul_loc_c8_full_n,
        mul_loc_c8_write => Weight_Loader_2_U0_mul_loc_c8_write,
        mul_loc_c8_num_data_valid => mul_loc_c8_num_data_valid,
        mul_loc_c8_fifo_cap => mul_loc_c8_fifo_cap);

    Weight_Loader_3_U0 : component Gemv_Test_Weight_Loader_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Weight_Loader_3_U0_ap_start,
        ap_done => Weight_Loader_3_U0_ap_done,
        ap_continue => Weight_Loader_3_U0_ap_continue,
        ap_idle => Weight_Loader_3_U0_ap_idle,
        ap_ready => Weight_Loader_3_U0_ap_ready,
        p_read => mul_loc_c12_channel_dout,
        weight_mem3_dout => weight_mem3_c_dout,
        weight_mem3_empty_n => weight_mem3_c_empty_n,
        weight_mem3_read => Weight_Loader_3_U0_weight_mem3_read,
        weight_mem3_num_data_valid => weight_mem3_c_num_data_valid,
        weight_mem3_fifo_cap => weight_mem3_c_fifo_cap,
        weight_streams_3_din => Weight_Loader_3_U0_weight_streams_3_din,
        weight_streams_3_full_n => weight_streams_3_full_n,
        weight_streams_3_write => Weight_Loader_3_U0_weight_streams_3_write,
        weight_streams_3_num_data_valid => Weight_Loader_3_U0_weight_streams_3_num_data_valid,
        weight_streams_3_fifo_cap => Weight_Loader_3_U0_weight_streams_3_fifo_cap,
        mul_loc_c_din => Weight_Loader_3_U0_mul_loc_c_din,
        mul_loc_c_full_n => mul_loc_c_full_n,
        mul_loc_c_write => Weight_Loader_3_U0_mul_loc_c_write,
        mul_loc_c_num_data_valid => mul_loc_c_num_data_valid,
        mul_loc_c_fifo_cap => mul_loc_c_fifo_cap);

    Scale_Loader_Distributor_U0 : component Gemv_Test_Scale_Loader_Distributor
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Scale_Loader_Distributor_U0_ap_start,
        ap_done => Scale_Loader_Distributor_U0_ap_done,
        ap_continue => Scale_Loader_Distributor_U0_ap_continue,
        ap_idle => Scale_Loader_Distributor_U0_ap_idle,
        ap_ready => Scale_Loader_Distributor_U0_ap_ready,
        p_read => mul_loc_c11_channel_dout,
        scale_mem_dout => scale_mem_c_dout,
        scale_mem_empty_n => scale_mem_c_empty_n,
        scale_mem_read => Scale_Loader_Distributor_U0_scale_mem_read,
        scale_mem_num_data_valid => scale_mem_c_num_data_valid,
        scale_mem_fifo_cap => scale_mem_c_fifo_cap,
        scale_dispacher_0_din => Scale_Loader_Distributor_U0_scale_dispacher_0_din,
        scale_dispacher_0_full_n => scale_dispacher_full_n,
        scale_dispacher_0_write => Scale_Loader_Distributor_U0_scale_dispacher_0_write,
        scale_dispacher_0_num_data_valid => scale_dispacher_num_data_valid,
        scale_dispacher_0_fifo_cap => scale_dispacher_fifo_cap,
        scale_dispacher_1_din => Scale_Loader_Distributor_U0_scale_dispacher_1_din,
        scale_dispacher_1_full_n => scale_dispacher_1_full_n,
        scale_dispacher_1_write => Scale_Loader_Distributor_U0_scale_dispacher_1_write,
        scale_dispacher_1_num_data_valid => scale_dispacher_1_num_data_valid,
        scale_dispacher_1_fifo_cap => scale_dispacher_1_fifo_cap,
        scale_dispacher_2_din => Scale_Loader_Distributor_U0_scale_dispacher_2_din,
        scale_dispacher_2_full_n => scale_dispacher_2_full_n,
        scale_dispacher_2_write => Scale_Loader_Distributor_U0_scale_dispacher_2_write,
        scale_dispacher_2_num_data_valid => scale_dispacher_2_num_data_valid,
        scale_dispacher_2_fifo_cap => scale_dispacher_2_fifo_cap,
        scale_dispacher_3_din => Scale_Loader_Distributor_U0_scale_dispacher_3_din,
        scale_dispacher_3_full_n => scale_dispacher_3_full_n,
        scale_dispacher_3_write => Scale_Loader_Distributor_U0_scale_dispacher_3_write,
        scale_dispacher_3_num_data_valid => scale_dispacher_3_num_data_valid,
        scale_dispacher_3_fifo_cap => scale_dispacher_3_fifo_cap);

    Stream_Copy_U0 : component Gemv_Test_Stream_Copy
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Stream_Copy_U0_ap_start,
        start_full_n => Stream_Copy_U0_start_full_n,
        ap_done => Stream_Copy_U0_ap_done,
        ap_continue => Stream_Copy_U0_ap_continue,
        ap_idle => Stream_Copy_U0_ap_idle,
        ap_ready => Stream_Copy_U0_ap_ready,
        start_out => Stream_Copy_U0_start_out,
        start_write => Stream_Copy_U0_start_write,
        rows => rows,
        cols => cols,
        input_buffer => input_buffer,
        dispacher_0_din => Stream_Copy_U0_dispacher_0_din,
        dispacher_0_full_n => dispacher_0_full_n,
        dispacher_0_write => Stream_Copy_U0_dispacher_0_write,
        dispacher_0_num_data_valid => Stream_Copy_U0_dispacher_0_num_data_valid,
        dispacher_0_fifo_cap => Stream_Copy_U0_dispacher_0_fifo_cap,
        dispacher_1_din => Stream_Copy_U0_dispacher_1_din,
        dispacher_1_full_n => dispacher_1_full_n,
        dispacher_1_write => Stream_Copy_U0_dispacher_1_write,
        dispacher_1_num_data_valid => Stream_Copy_U0_dispacher_1_num_data_valid,
        dispacher_1_fifo_cap => Stream_Copy_U0_dispacher_1_fifo_cap,
        dispacher_2_din => Stream_Copy_U0_dispacher_2_din,
        dispacher_2_full_n => dispacher_2_full_n,
        dispacher_2_write => Stream_Copy_U0_dispacher_2_write,
        dispacher_2_num_data_valid => Stream_Copy_U0_dispacher_2_num_data_valid,
        dispacher_2_fifo_cap => Stream_Copy_U0_dispacher_2_fifo_cap,
        dispacher_3_din => Stream_Copy_U0_dispacher_3_din,
        dispacher_3_full_n => dispacher_3_full_n,
        dispacher_3_write => Stream_Copy_U0_dispacher_3_write,
        dispacher_3_num_data_valid => Stream_Copy_U0_dispacher_3_num_data_valid,
        dispacher_3_fifo_cap => Stream_Copy_U0_dispacher_3_fifo_cap);

    Mul_Adder_Tree_128_U0 : component Gemv_Test_Mul_Adder_Tree_128
    port map (
        mul_loc_dout => mul_loc_c10_dout,
        mul_loc_empty_n => mul_loc_c10_empty_n,
        mul_loc_read => Mul_Adder_Tree_128_U0_mul_loc_read,
        dispacher_0_dout => dispacher_0_dout,
        dispacher_0_empty_n => dispacher_0_empty_n,
        dispacher_0_read => Mul_Adder_Tree_128_U0_dispacher_0_read,
        weight_streams_0_dout => weight_streams_dout,
        weight_streams_0_empty_n => weight_streams_empty_n,
        weight_streams_0_read => Mul_Adder_Tree_128_U0_weight_streams_0_read,
        adder_tree_output_0_din => Mul_Adder_Tree_128_U0_adder_tree_output_0_din,
        adder_tree_output_0_full_n => adder_tree_output_full_n,
        adder_tree_output_0_write => Mul_Adder_Tree_128_U0_adder_tree_output_0_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Mul_Adder_Tree_128_U0_ap_start,
        adder_tree_output_0_dout => ap_const_lv32_0,
        adder_tree_output_0_empty_n => ap_const_logic_1,
        adder_tree_output_0_read => Mul_Adder_Tree_128_U0_adder_tree_output_0_read,
        adder_tree_output_0_num_data_valid => Mul_Adder_Tree_128_U0_adder_tree_output_0_num_data_valid,
        adder_tree_output_0_fifo_cap => Mul_Adder_Tree_128_U0_adder_tree_output_0_fifo_cap,
        ap_done => Mul_Adder_Tree_128_U0_ap_done,
        ap_ready => Mul_Adder_Tree_128_U0_ap_ready,
        ap_idle => Mul_Adder_Tree_128_U0_ap_idle,
        ap_continue => Mul_Adder_Tree_128_U0_ap_continue);

    Accumulator_Quantizer_U0 : component Gemv_Test_Accumulator_Quantizer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Accumulator_Quantizer_U0_ap_start,
        ap_done => Accumulator_Quantizer_U0_ap_done,
        ap_continue => Accumulator_Quantizer_U0_ap_continue,
        ap_idle => Accumulator_Quantizer_U0_ap_idle,
        ap_ready => Accumulator_Quantizer_U0_ap_ready,
        rows_dout => rows_c4_dout,
        rows_empty_n => rows_c4_empty_n,
        rows_read => Accumulator_Quantizer_U0_rows_read,
        rows_num_data_valid => rows_c4_num_data_valid,
        rows_fifo_cap => rows_c4_fifo_cap,
        cols_dout => cols_c7_dout,
        cols_empty_n => cols_c7_empty_n,
        cols_read => Accumulator_Quantizer_U0_cols_read,
        cols_num_data_valid => cols_c7_num_data_valid,
        cols_fifo_cap => cols_c7_fifo_cap,
        adder_tree_output_0_dout => adder_tree_output_dout,
        adder_tree_output_0_empty_n => adder_tree_output_empty_n,
        adder_tree_output_0_read => Accumulator_Quantizer_U0_adder_tree_output_0_read,
        adder_tree_output_0_num_data_valid => adder_tree_output_num_data_valid,
        adder_tree_output_0_fifo_cap => adder_tree_output_fifo_cap,
        scale_dispacher_0_dout => scale_dispacher_dout,
        scale_dispacher_0_empty_n => scale_dispacher_empty_n,
        scale_dispacher_0_read => Accumulator_Quantizer_U0_scale_dispacher_0_read,
        scale_dispacher_0_num_data_valid => scale_dispacher_num_data_valid,
        scale_dispacher_0_fifo_cap => scale_dispacher_fifo_cap,
        dequantized_output_0_din => Accumulator_Quantizer_U0_dequantized_output_0_din,
        dequantized_output_0_full_n => dequantized_output_full_n,
        dequantized_output_0_write => Accumulator_Quantizer_U0_dequantized_output_0_write,
        dequantized_output_0_num_data_valid => dequantized_output_num_data_valid,
        dequantized_output_0_fifo_cap => dequantized_output_fifo_cap,
        rows_c_din => Accumulator_Quantizer_U0_rows_c_din,
        rows_c_full_n => rows_c_full_n,
        rows_c_write => Accumulator_Quantizer_U0_rows_c_write,
        rows_c_num_data_valid => rows_c_num_data_valid,
        rows_c_fifo_cap => rows_c_fifo_cap);

    Mul_Adder_Tree_128_4_U0 : component Gemv_Test_Mul_Adder_Tree_128_4
    port map (
        mul_loc_dout => mul_loc_c9_dout,
        mul_loc_empty_n => mul_loc_c9_empty_n,
        mul_loc_read => Mul_Adder_Tree_128_4_U0_mul_loc_read,
        dispacher_1_dout => dispacher_1_dout,
        dispacher_1_empty_n => dispacher_1_empty_n,
        dispacher_1_read => Mul_Adder_Tree_128_4_U0_dispacher_1_read,
        weight_streams_1_dout => weight_streams_1_dout,
        weight_streams_1_empty_n => weight_streams_1_empty_n,
        weight_streams_1_read => Mul_Adder_Tree_128_4_U0_weight_streams_1_read,
        adder_tree_output_1_din => Mul_Adder_Tree_128_4_U0_adder_tree_output_1_din,
        adder_tree_output_1_full_n => adder_tree_output_1_full_n,
        adder_tree_output_1_write => Mul_Adder_Tree_128_4_U0_adder_tree_output_1_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Mul_Adder_Tree_128_4_U0_ap_start,
        adder_tree_output_1_dout => ap_const_lv32_0,
        adder_tree_output_1_empty_n => ap_const_logic_1,
        adder_tree_output_1_read => Mul_Adder_Tree_128_4_U0_adder_tree_output_1_read,
        adder_tree_output_1_num_data_valid => Mul_Adder_Tree_128_4_U0_adder_tree_output_1_num_data_valid,
        adder_tree_output_1_fifo_cap => Mul_Adder_Tree_128_4_U0_adder_tree_output_1_fifo_cap,
        ap_done => Mul_Adder_Tree_128_4_U0_ap_done,
        ap_ready => Mul_Adder_Tree_128_4_U0_ap_ready,
        ap_idle => Mul_Adder_Tree_128_4_U0_ap_idle,
        ap_continue => Mul_Adder_Tree_128_4_U0_ap_continue);

    Accumulator_Quantizer_5_U0 : component Gemv_Test_Accumulator_Quantizer_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Accumulator_Quantizer_5_U0_ap_start,
        ap_done => Accumulator_Quantizer_5_U0_ap_done,
        ap_continue => Accumulator_Quantizer_5_U0_ap_continue,
        ap_idle => Accumulator_Quantizer_5_U0_ap_idle,
        ap_ready => Accumulator_Quantizer_5_U0_ap_ready,
        rows_dout => rows_c3_dout,
        rows_empty_n => rows_c3_empty_n,
        rows_read => Accumulator_Quantizer_5_U0_rows_read,
        rows_num_data_valid => rows_c3_num_data_valid,
        rows_fifo_cap => rows_c3_fifo_cap,
        cols_dout => cols_c6_dout,
        cols_empty_n => cols_c6_empty_n,
        cols_read => Accumulator_Quantizer_5_U0_cols_read,
        cols_num_data_valid => cols_c6_num_data_valid,
        cols_fifo_cap => cols_c6_fifo_cap,
        adder_tree_output_1_dout => adder_tree_output_1_dout,
        adder_tree_output_1_empty_n => adder_tree_output_1_empty_n,
        adder_tree_output_1_read => Accumulator_Quantizer_5_U0_adder_tree_output_1_read,
        adder_tree_output_1_num_data_valid => adder_tree_output_1_num_data_valid,
        adder_tree_output_1_fifo_cap => adder_tree_output_1_fifo_cap,
        scale_dispacher_1_dout => scale_dispacher_1_dout,
        scale_dispacher_1_empty_n => scale_dispacher_1_empty_n,
        scale_dispacher_1_read => Accumulator_Quantizer_5_U0_scale_dispacher_1_read,
        scale_dispacher_1_num_data_valid => scale_dispacher_1_num_data_valid,
        scale_dispacher_1_fifo_cap => scale_dispacher_1_fifo_cap,
        dequantized_output_1_din => Accumulator_Quantizer_5_U0_dequantized_output_1_din,
        dequantized_output_1_full_n => dequantized_output_1_full_n,
        dequantized_output_1_write => Accumulator_Quantizer_5_U0_dequantized_output_1_write,
        dequantized_output_1_num_data_valid => dequantized_output_1_num_data_valid,
        dequantized_output_1_fifo_cap => dequantized_output_1_fifo_cap);

    Mul_Adder_Tree_128_6_U0 : component Gemv_Test_Mul_Adder_Tree_128_6
    port map (
        mul_loc_dout => mul_loc_c8_dout,
        mul_loc_empty_n => mul_loc_c8_empty_n,
        mul_loc_read => Mul_Adder_Tree_128_6_U0_mul_loc_read,
        dispacher_2_dout => dispacher_2_dout,
        dispacher_2_empty_n => dispacher_2_empty_n,
        dispacher_2_read => Mul_Adder_Tree_128_6_U0_dispacher_2_read,
        weight_streams_2_dout => weight_streams_2_dout,
        weight_streams_2_empty_n => weight_streams_2_empty_n,
        weight_streams_2_read => Mul_Adder_Tree_128_6_U0_weight_streams_2_read,
        adder_tree_output_2_din => Mul_Adder_Tree_128_6_U0_adder_tree_output_2_din,
        adder_tree_output_2_full_n => adder_tree_output_2_full_n,
        adder_tree_output_2_write => Mul_Adder_Tree_128_6_U0_adder_tree_output_2_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Mul_Adder_Tree_128_6_U0_ap_start,
        adder_tree_output_2_dout => ap_const_lv32_0,
        adder_tree_output_2_empty_n => ap_const_logic_1,
        adder_tree_output_2_read => Mul_Adder_Tree_128_6_U0_adder_tree_output_2_read,
        adder_tree_output_2_num_data_valid => Mul_Adder_Tree_128_6_U0_adder_tree_output_2_num_data_valid,
        adder_tree_output_2_fifo_cap => Mul_Adder_Tree_128_6_U0_adder_tree_output_2_fifo_cap,
        ap_done => Mul_Adder_Tree_128_6_U0_ap_done,
        ap_ready => Mul_Adder_Tree_128_6_U0_ap_ready,
        ap_idle => Mul_Adder_Tree_128_6_U0_ap_idle,
        ap_continue => Mul_Adder_Tree_128_6_U0_ap_continue);

    Accumulator_Quantizer_7_U0 : component Gemv_Test_Accumulator_Quantizer_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Accumulator_Quantizer_7_U0_ap_start,
        ap_done => Accumulator_Quantizer_7_U0_ap_done,
        ap_continue => Accumulator_Quantizer_7_U0_ap_continue,
        ap_idle => Accumulator_Quantizer_7_U0_ap_idle,
        ap_ready => Accumulator_Quantizer_7_U0_ap_ready,
        rows_dout => rows_c2_dout,
        rows_empty_n => rows_c2_empty_n,
        rows_read => Accumulator_Quantizer_7_U0_rows_read,
        rows_num_data_valid => rows_c2_num_data_valid,
        rows_fifo_cap => rows_c2_fifo_cap,
        cols_dout => cols_c5_dout,
        cols_empty_n => cols_c5_empty_n,
        cols_read => Accumulator_Quantizer_7_U0_cols_read,
        cols_num_data_valid => cols_c5_num_data_valid,
        cols_fifo_cap => cols_c5_fifo_cap,
        adder_tree_output_2_dout => adder_tree_output_2_dout,
        adder_tree_output_2_empty_n => adder_tree_output_2_empty_n,
        adder_tree_output_2_read => Accumulator_Quantizer_7_U0_adder_tree_output_2_read,
        adder_tree_output_2_num_data_valid => adder_tree_output_2_num_data_valid,
        adder_tree_output_2_fifo_cap => adder_tree_output_2_fifo_cap,
        scale_dispacher_2_dout => scale_dispacher_2_dout,
        scale_dispacher_2_empty_n => scale_dispacher_2_empty_n,
        scale_dispacher_2_read => Accumulator_Quantizer_7_U0_scale_dispacher_2_read,
        scale_dispacher_2_num_data_valid => scale_dispacher_2_num_data_valid,
        scale_dispacher_2_fifo_cap => scale_dispacher_2_fifo_cap,
        dequantized_output_2_din => Accumulator_Quantizer_7_U0_dequantized_output_2_din,
        dequantized_output_2_full_n => dequantized_output_2_full_n,
        dequantized_output_2_write => Accumulator_Quantizer_7_U0_dequantized_output_2_write,
        dequantized_output_2_num_data_valid => dequantized_output_2_num_data_valid,
        dequantized_output_2_fifo_cap => dequantized_output_2_fifo_cap);

    Mul_Adder_Tree_128_8_U0 : component Gemv_Test_Mul_Adder_Tree_128_8
    port map (
        mul_loc_dout => mul_loc_c_dout,
        mul_loc_empty_n => mul_loc_c_empty_n,
        mul_loc_read => Mul_Adder_Tree_128_8_U0_mul_loc_read,
        dispacher_3_dout => dispacher_3_dout,
        dispacher_3_empty_n => dispacher_3_empty_n,
        dispacher_3_read => Mul_Adder_Tree_128_8_U0_dispacher_3_read,
        weight_streams_3_dout => weight_streams_3_dout,
        weight_streams_3_empty_n => weight_streams_3_empty_n,
        weight_streams_3_read => Mul_Adder_Tree_128_8_U0_weight_streams_3_read,
        adder_tree_output_3_din => Mul_Adder_Tree_128_8_U0_adder_tree_output_3_din,
        adder_tree_output_3_full_n => adder_tree_output_3_full_n,
        adder_tree_output_3_write => Mul_Adder_Tree_128_8_U0_adder_tree_output_3_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Mul_Adder_Tree_128_8_U0_ap_start,
        adder_tree_output_3_dout => ap_const_lv32_0,
        adder_tree_output_3_empty_n => ap_const_logic_1,
        adder_tree_output_3_read => Mul_Adder_Tree_128_8_U0_adder_tree_output_3_read,
        adder_tree_output_3_num_data_valid => Mul_Adder_Tree_128_8_U0_adder_tree_output_3_num_data_valid,
        adder_tree_output_3_fifo_cap => Mul_Adder_Tree_128_8_U0_adder_tree_output_3_fifo_cap,
        ap_done => Mul_Adder_Tree_128_8_U0_ap_done,
        ap_ready => Mul_Adder_Tree_128_8_U0_ap_ready,
        ap_idle => Mul_Adder_Tree_128_8_U0_ap_idle,
        ap_continue => Mul_Adder_Tree_128_8_U0_ap_continue);

    Accumulator_Quantizer_9_U0 : component Gemv_Test_Accumulator_Quantizer_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Accumulator_Quantizer_9_U0_ap_start,
        ap_done => Accumulator_Quantizer_9_U0_ap_done,
        ap_continue => Accumulator_Quantizer_9_U0_ap_continue,
        ap_idle => Accumulator_Quantizer_9_U0_ap_idle,
        ap_ready => Accumulator_Quantizer_9_U0_ap_ready,
        rows_dout => rows_c1_dout,
        rows_empty_n => rows_c1_empty_n,
        rows_read => Accumulator_Quantizer_9_U0_rows_read,
        rows_num_data_valid => rows_c1_num_data_valid,
        rows_fifo_cap => rows_c1_fifo_cap,
        cols_dout => cols_c_dout,
        cols_empty_n => cols_c_empty_n,
        cols_read => Accumulator_Quantizer_9_U0_cols_read,
        cols_num_data_valid => cols_c_num_data_valid,
        cols_fifo_cap => cols_c_fifo_cap,
        adder_tree_output_3_dout => adder_tree_output_3_dout,
        adder_tree_output_3_empty_n => adder_tree_output_3_empty_n,
        adder_tree_output_3_read => Accumulator_Quantizer_9_U0_adder_tree_output_3_read,
        adder_tree_output_3_num_data_valid => adder_tree_output_3_num_data_valid,
        adder_tree_output_3_fifo_cap => adder_tree_output_3_fifo_cap,
        scale_dispacher_3_dout => scale_dispacher_3_dout,
        scale_dispacher_3_empty_n => scale_dispacher_3_empty_n,
        scale_dispacher_3_read => Accumulator_Quantizer_9_U0_scale_dispacher_3_read,
        scale_dispacher_3_num_data_valid => scale_dispacher_3_num_data_valid,
        scale_dispacher_3_fifo_cap => scale_dispacher_3_fifo_cap,
        dequantized_output_3_din => Accumulator_Quantizer_9_U0_dequantized_output_3_din,
        dequantized_output_3_full_n => dequantized_output_3_full_n,
        dequantized_output_3_write => Accumulator_Quantizer_9_U0_dequantized_output_3_write,
        dequantized_output_3_num_data_valid => dequantized_output_3_num_data_valid,
        dequantized_output_3_fifo_cap => dequantized_output_3_fifo_cap);

    Bias_Merger_U0 : component Gemv_Test_Bias_Merger
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Bias_Merger_U0_ap_start,
        ap_done => Bias_Merger_U0_ap_done,
        ap_continue => Bias_Merger_U0_ap_continue,
        ap_idle => Bias_Merger_U0_ap_idle,
        ap_ready => Bias_Merger_U0_ap_ready,
        rows_dout => rows_c_dout,
        rows_empty_n => rows_c_empty_n,
        rows_read => Bias_Merger_U0_rows_read,
        rows_num_data_valid => rows_c_num_data_valid,
        rows_fifo_cap => rows_c_fifo_cap,
        dequantized_output_0_dout => dequantized_output_dout,
        dequantized_output_0_empty_n => dequantized_output_empty_n,
        dequantized_output_0_read => Bias_Merger_U0_dequantized_output_0_read,
        dequantized_output_0_num_data_valid => dequantized_output_num_data_valid,
        dequantized_output_0_fifo_cap => dequantized_output_fifo_cap,
        dequantized_output_1_dout => dequantized_output_1_dout,
        dequantized_output_1_empty_n => dequantized_output_1_empty_n,
        dequantized_output_1_read => Bias_Merger_U0_dequantized_output_1_read,
        dequantized_output_1_num_data_valid => dequantized_output_1_num_data_valid,
        dequantized_output_1_fifo_cap => dequantized_output_1_fifo_cap,
        dequantized_output_2_dout => dequantized_output_2_dout,
        dequantized_output_2_empty_n => dequantized_output_2_empty_n,
        dequantized_output_2_read => Bias_Merger_U0_dequantized_output_2_read,
        dequantized_output_2_num_data_valid => dequantized_output_2_num_data_valid,
        dequantized_output_2_fifo_cap => dequantized_output_2_fifo_cap,
        dequantized_output_3_dout => dequantized_output_3_dout,
        dequantized_output_3_empty_n => dequantized_output_3_empty_n,
        dequantized_output_3_read => Bias_Merger_U0_dequantized_output_3_read,
        dequantized_output_3_num_data_valid => dequantized_output_3_num_data_valid,
        dequantized_output_3_fifo_cap => dequantized_output_3_fifo_cap,
        out_stream_din => Bias_Merger_U0_out_stream_din,
        out_stream_full_n => out_stream_full_n,
        out_stream_write => Bias_Merger_U0_out_stream_write,
        bias_buffer_dout => bias_buffer_c_dout,
        bias_buffer_empty_n => bias_buffer_c_empty_n,
        bias_buffer_read => Bias_Merger_U0_bias_buffer_read,
        bias_buffer_num_data_valid => bias_buffer_c_num_data_valid,
        bias_buffer_fifo_cap => bias_buffer_c_fifo_cap);

    weight_mem0_c_U : component Gemv_Test_fifo_w512_d3_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_weight_mem0_c_din,
        if_full_n => weight_mem0_c_full_n,
        if_write => entry_proc_U0_weight_mem0_c_write,
        if_dout => weight_mem0_c_dout,
        if_empty_n => weight_mem0_c_empty_n,
        if_read => Weight_Loader_U0_weight_mem0_read,
        if_num_data_valid => weight_mem0_c_num_data_valid,
        if_fifo_cap => weight_mem0_c_fifo_cap);

    weight_mem1_c_U : component Gemv_Test_fifo_w512_d3_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_weight_mem1_c_din,
        if_full_n => weight_mem1_c_full_n,
        if_write => entry_proc_U0_weight_mem1_c_write,
        if_dout => weight_mem1_c_dout,
        if_empty_n => weight_mem1_c_empty_n,
        if_read => Weight_Loader_1_U0_weight_mem1_read,
        if_num_data_valid => weight_mem1_c_num_data_valid,
        if_fifo_cap => weight_mem1_c_fifo_cap);

    weight_mem2_c_U : component Gemv_Test_fifo_w512_d3_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_weight_mem2_c_din,
        if_full_n => weight_mem2_c_full_n,
        if_write => entry_proc_U0_weight_mem2_c_write,
        if_dout => weight_mem2_c_dout,
        if_empty_n => weight_mem2_c_empty_n,
        if_read => Weight_Loader_2_U0_weight_mem2_read,
        if_num_data_valid => weight_mem2_c_num_data_valid,
        if_fifo_cap => weight_mem2_c_fifo_cap);

    weight_mem3_c_U : component Gemv_Test_fifo_w512_d3_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_weight_mem3_c_din,
        if_full_n => weight_mem3_c_full_n,
        if_write => entry_proc_U0_weight_mem3_c_write,
        if_dout => weight_mem3_c_dout,
        if_empty_n => weight_mem3_c_empty_n,
        if_read => Weight_Loader_3_U0_weight_mem3_read,
        if_num_data_valid => weight_mem3_c_num_data_valid,
        if_fifo_cap => weight_mem3_c_fifo_cap);

    scale_mem_c_U : component Gemv_Test_fifo_w512_d3_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_scale_mem_c_din,
        if_full_n => scale_mem_c_full_n,
        if_write => entry_proc_U0_scale_mem_c_write,
        if_dout => scale_mem_c_dout,
        if_empty_n => scale_mem_c_empty_n,
        if_read => Scale_Loader_Distributor_U0_scale_mem_read,
        if_num_data_valid => scale_mem_c_num_data_valid,
        if_fifo_cap => scale_mem_c_fifo_cap);

    bias_buffer_c_U : component Gemv_Test_fifo_w16_d6_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_bias_buffer_c_din,
        if_full_n => bias_buffer_c_full_n,
        if_write => entry_proc_U0_bias_buffer_c_write,
        if_dout => bias_buffer_c_dout,
        if_empty_n => bias_buffer_c_empty_n,
        if_read => Bias_Merger_U0_bias_buffer_read,
        if_num_data_valid => bias_buffer_c_num_data_valid,
        if_fifo_cap => bias_buffer_c_fifo_cap);

    rows_c1_U : component Gemv_Test_fifo_w32_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_proc_U0_rows_c1_din,
        if_full_n => rows_c1_full_n,
        if_write => Block_entry_proc_U0_rows_c1_write,
        if_dout => rows_c1_dout,
        if_empty_n => rows_c1_empty_n,
        if_read => Accumulator_Quantizer_9_U0_rows_read,
        if_num_data_valid => rows_c1_num_data_valid,
        if_fifo_cap => rows_c1_fifo_cap);

    rows_c2_U : component Gemv_Test_fifo_w32_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_proc_U0_rows_c2_din,
        if_full_n => rows_c2_full_n,
        if_write => Block_entry_proc_U0_rows_c2_write,
        if_dout => rows_c2_dout,
        if_empty_n => rows_c2_empty_n,
        if_read => Accumulator_Quantizer_7_U0_rows_read,
        if_num_data_valid => rows_c2_num_data_valid,
        if_fifo_cap => rows_c2_fifo_cap);

    rows_c3_U : component Gemv_Test_fifo_w32_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_proc_U0_rows_c3_din,
        if_full_n => rows_c3_full_n,
        if_write => Block_entry_proc_U0_rows_c3_write,
        if_dout => rows_c3_dout,
        if_empty_n => rows_c3_empty_n,
        if_read => Accumulator_Quantizer_5_U0_rows_read,
        if_num_data_valid => rows_c3_num_data_valid,
        if_fifo_cap => rows_c3_fifo_cap);

    rows_c4_U : component Gemv_Test_fifo_w32_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_proc_U0_rows_c4_din,
        if_full_n => rows_c4_full_n,
        if_write => Block_entry_proc_U0_rows_c4_write,
        if_dout => rows_c4_dout,
        if_empty_n => rows_c4_empty_n,
        if_read => Accumulator_Quantizer_U0_rows_read,
        if_num_data_valid => rows_c4_num_data_valid,
        if_fifo_cap => rows_c4_fifo_cap);

    cols_c_U : component Gemv_Test_fifo_w32_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_proc_U0_cols_c_din,
        if_full_n => cols_c_full_n,
        if_write => Block_entry_proc_U0_cols_c_write,
        if_dout => cols_c_dout,
        if_empty_n => cols_c_empty_n,
        if_read => Accumulator_Quantizer_9_U0_cols_read,
        if_num_data_valid => cols_c_num_data_valid,
        if_fifo_cap => cols_c_fifo_cap);

    cols_c5_U : component Gemv_Test_fifo_w32_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_proc_U0_cols_c5_din,
        if_full_n => cols_c5_full_n,
        if_write => Block_entry_proc_U0_cols_c5_write,
        if_dout => cols_c5_dout,
        if_empty_n => cols_c5_empty_n,
        if_read => Accumulator_Quantizer_7_U0_cols_read,
        if_num_data_valid => cols_c5_num_data_valid,
        if_fifo_cap => cols_c5_fifo_cap);

    cols_c6_U : component Gemv_Test_fifo_w32_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_proc_U0_cols_c6_din,
        if_full_n => cols_c6_full_n,
        if_write => Block_entry_proc_U0_cols_c6_write,
        if_dout => cols_c6_dout,
        if_empty_n => cols_c6_empty_n,
        if_read => Accumulator_Quantizer_5_U0_cols_read,
        if_num_data_valid => cols_c6_num_data_valid,
        if_fifo_cap => cols_c6_fifo_cap);

    cols_c7_U : component Gemv_Test_fifo_w32_d4_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_proc_U0_cols_c7_din,
        if_full_n => cols_c7_full_n,
        if_write => Block_entry_proc_U0_cols_c7_write,
        if_dout => cols_c7_dout,
        if_empty_n => cols_c7_empty_n,
        if_read => Accumulator_Quantizer_U0_cols_read,
        if_num_data_valid => cols_c7_num_data_valid,
        if_fifo_cap => cols_c7_fifo_cap);

    mul_loc_c11_channel_U : component Gemv_Test_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_proc_U0_ap_return_0,
        if_full_n => mul_loc_c11_channel_full_n,
        if_write => ap_channel_done_mul_loc_c11_channel,
        if_dout => mul_loc_c11_channel_dout,
        if_empty_n => mul_loc_c11_channel_empty_n,
        if_read => Scale_Loader_Distributor_U0_ap_ready,
        if_num_data_valid => mul_loc_c11_channel_num_data_valid,
        if_fifo_cap => mul_loc_c11_channel_fifo_cap);

    mul_loc_c12_channel_U : component Gemv_Test_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_proc_U0_ap_return_1,
        if_full_n => mul_loc_c12_channel_full_n,
        if_write => ap_channel_done_mul_loc_c12_channel,
        if_dout => mul_loc_c12_channel_dout,
        if_empty_n => mul_loc_c12_channel_empty_n,
        if_read => Weight_Loader_3_U0_ap_ready,
        if_num_data_valid => mul_loc_c12_channel_num_data_valid,
        if_fifo_cap => mul_loc_c12_channel_fifo_cap);

    mul_loc_c13_channel_U : component Gemv_Test_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_proc_U0_ap_return_2,
        if_full_n => mul_loc_c13_channel_full_n,
        if_write => ap_channel_done_mul_loc_c13_channel,
        if_dout => mul_loc_c13_channel_dout,
        if_empty_n => mul_loc_c13_channel_empty_n,
        if_read => Weight_Loader_2_U0_ap_ready,
        if_num_data_valid => mul_loc_c13_channel_num_data_valid,
        if_fifo_cap => mul_loc_c13_channel_fifo_cap);

    mul_loc_c14_channel_U : component Gemv_Test_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_proc_U0_ap_return_3,
        if_full_n => mul_loc_c14_channel_full_n,
        if_write => ap_channel_done_mul_loc_c14_channel,
        if_dout => mul_loc_c14_channel_dout,
        if_empty_n => mul_loc_c14_channel_empty_n,
        if_read => Weight_Loader_1_U0_ap_ready,
        if_num_data_valid => mul_loc_c14_channel_num_data_valid,
        if_fifo_cap => mul_loc_c14_channel_fifo_cap);

    mul_loc_c15_channel_U : component Gemv_Test_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_proc_U0_ap_return_4,
        if_full_n => mul_loc_c15_channel_full_n,
        if_write => ap_channel_done_mul_loc_c15_channel,
        if_dout => mul_loc_c15_channel_dout,
        if_empty_n => mul_loc_c15_channel_empty_n,
        if_read => Weight_Loader_U0_ap_ready,
        if_num_data_valid => mul_loc_c15_channel_num_data_valid,
        if_fifo_cap => mul_loc_c15_channel_fifo_cap);

    weight_streams_U : component Gemv_Test_fifo_w512_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Weight_Loader_U0_weight_streams_0_din,
        if_full_n => weight_streams_full_n,
        if_write => Weight_Loader_U0_weight_streams_0_write,
        if_dout => weight_streams_dout,
        if_empty_n => weight_streams_empty_n,
        if_read => Mul_Adder_Tree_128_U0_weight_streams_0_read,
        if_num_data_valid => weight_streams_num_data_valid,
        if_fifo_cap => weight_streams_fifo_cap);

    mul_loc_c10_U : component Gemv_Test_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Weight_Loader_U0_mul_loc_c10_din,
        if_full_n => mul_loc_c10_full_n,
        if_write => Weight_Loader_U0_mul_loc_c10_write,
        if_dout => mul_loc_c10_dout,
        if_empty_n => mul_loc_c10_empty_n,
        if_read => Mul_Adder_Tree_128_U0_mul_loc_read,
        if_num_data_valid => mul_loc_c10_num_data_valid,
        if_fifo_cap => mul_loc_c10_fifo_cap);

    weight_streams_1_U : component Gemv_Test_fifo_w512_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Weight_Loader_1_U0_weight_streams_1_din,
        if_full_n => weight_streams_1_full_n,
        if_write => Weight_Loader_1_U0_weight_streams_1_write,
        if_dout => weight_streams_1_dout,
        if_empty_n => weight_streams_1_empty_n,
        if_read => Mul_Adder_Tree_128_4_U0_weight_streams_1_read,
        if_num_data_valid => weight_streams_1_num_data_valid,
        if_fifo_cap => weight_streams_1_fifo_cap);

    mul_loc_c9_U : component Gemv_Test_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Weight_Loader_1_U0_mul_loc_c9_din,
        if_full_n => mul_loc_c9_full_n,
        if_write => Weight_Loader_1_U0_mul_loc_c9_write,
        if_dout => mul_loc_c9_dout,
        if_empty_n => mul_loc_c9_empty_n,
        if_read => Mul_Adder_Tree_128_4_U0_mul_loc_read,
        if_num_data_valid => mul_loc_c9_num_data_valid,
        if_fifo_cap => mul_loc_c9_fifo_cap);

    weight_streams_2_U : component Gemv_Test_fifo_w512_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Weight_Loader_2_U0_weight_streams_2_din,
        if_full_n => weight_streams_2_full_n,
        if_write => Weight_Loader_2_U0_weight_streams_2_write,
        if_dout => weight_streams_2_dout,
        if_empty_n => weight_streams_2_empty_n,
        if_read => Mul_Adder_Tree_128_6_U0_weight_streams_2_read,
        if_num_data_valid => weight_streams_2_num_data_valid,
        if_fifo_cap => weight_streams_2_fifo_cap);

    mul_loc_c8_U : component Gemv_Test_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Weight_Loader_2_U0_mul_loc_c8_din,
        if_full_n => mul_loc_c8_full_n,
        if_write => Weight_Loader_2_U0_mul_loc_c8_write,
        if_dout => mul_loc_c8_dout,
        if_empty_n => mul_loc_c8_empty_n,
        if_read => Mul_Adder_Tree_128_6_U0_mul_loc_read,
        if_num_data_valid => mul_loc_c8_num_data_valid,
        if_fifo_cap => mul_loc_c8_fifo_cap);

    weight_streams_3_U : component Gemv_Test_fifo_w512_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Weight_Loader_3_U0_weight_streams_3_din,
        if_full_n => weight_streams_3_full_n,
        if_write => Weight_Loader_3_U0_weight_streams_3_write,
        if_dout => weight_streams_3_dout,
        if_empty_n => weight_streams_3_empty_n,
        if_read => Mul_Adder_Tree_128_8_U0_weight_streams_3_read,
        if_num_data_valid => weight_streams_3_num_data_valid,
        if_fifo_cap => weight_streams_3_fifo_cap);

    mul_loc_c_U : component Gemv_Test_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Weight_Loader_3_U0_mul_loc_c_din,
        if_full_n => mul_loc_c_full_n,
        if_write => Weight_Loader_3_U0_mul_loc_c_write,
        if_dout => mul_loc_c_dout,
        if_empty_n => mul_loc_c_empty_n,
        if_read => Mul_Adder_Tree_128_8_U0_mul_loc_read,
        if_num_data_valid => mul_loc_c_num_data_valid,
        if_fifo_cap => mul_loc_c_fifo_cap);

    scale_dispacher_U : component Gemv_Test_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Scale_Loader_Distributor_U0_scale_dispacher_0_din,
        if_full_n => scale_dispacher_full_n,
        if_write => Scale_Loader_Distributor_U0_scale_dispacher_0_write,
        if_dout => scale_dispacher_dout,
        if_empty_n => scale_dispacher_empty_n,
        if_read => Accumulator_Quantizer_U0_scale_dispacher_0_read,
        if_num_data_valid => scale_dispacher_num_data_valid,
        if_fifo_cap => scale_dispacher_fifo_cap);

    scale_dispacher_1_U : component Gemv_Test_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Scale_Loader_Distributor_U0_scale_dispacher_1_din,
        if_full_n => scale_dispacher_1_full_n,
        if_write => Scale_Loader_Distributor_U0_scale_dispacher_1_write,
        if_dout => scale_dispacher_1_dout,
        if_empty_n => scale_dispacher_1_empty_n,
        if_read => Accumulator_Quantizer_5_U0_scale_dispacher_1_read,
        if_num_data_valid => scale_dispacher_1_num_data_valid,
        if_fifo_cap => scale_dispacher_1_fifo_cap);

    scale_dispacher_2_U : component Gemv_Test_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Scale_Loader_Distributor_U0_scale_dispacher_2_din,
        if_full_n => scale_dispacher_2_full_n,
        if_write => Scale_Loader_Distributor_U0_scale_dispacher_2_write,
        if_dout => scale_dispacher_2_dout,
        if_empty_n => scale_dispacher_2_empty_n,
        if_read => Accumulator_Quantizer_7_U0_scale_dispacher_2_read,
        if_num_data_valid => scale_dispacher_2_num_data_valid,
        if_fifo_cap => scale_dispacher_2_fifo_cap);

    scale_dispacher_3_U : component Gemv_Test_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Scale_Loader_Distributor_U0_scale_dispacher_3_din,
        if_full_n => scale_dispacher_3_full_n,
        if_write => Scale_Loader_Distributor_U0_scale_dispacher_3_write,
        if_dout => scale_dispacher_3_dout,
        if_empty_n => scale_dispacher_3_empty_n,
        if_read => Accumulator_Quantizer_9_U0_scale_dispacher_3_read,
        if_num_data_valid => scale_dispacher_3_num_data_valid,
        if_fifo_cap => scale_dispacher_3_fifo_cap);

    dispacher_0_U : component Gemv_Test_fifo_w2048_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Stream_Copy_U0_dispacher_0_din,
        if_full_n => dispacher_0_full_n,
        if_write => Stream_Copy_U0_dispacher_0_write,
        if_dout => dispacher_0_dout,
        if_empty_n => dispacher_0_empty_n,
        if_read => Mul_Adder_Tree_128_U0_dispacher_0_read,
        if_num_data_valid => dispacher_0_num_data_valid,
        if_fifo_cap => dispacher_0_fifo_cap);

    dispacher_1_U : component Gemv_Test_fifo_w2048_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Stream_Copy_U0_dispacher_1_din,
        if_full_n => dispacher_1_full_n,
        if_write => Stream_Copy_U0_dispacher_1_write,
        if_dout => dispacher_1_dout,
        if_empty_n => dispacher_1_empty_n,
        if_read => Mul_Adder_Tree_128_4_U0_dispacher_1_read,
        if_num_data_valid => dispacher_1_num_data_valid,
        if_fifo_cap => dispacher_1_fifo_cap);

    dispacher_2_U : component Gemv_Test_fifo_w2048_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Stream_Copy_U0_dispacher_2_din,
        if_full_n => dispacher_2_full_n,
        if_write => Stream_Copy_U0_dispacher_2_write,
        if_dout => dispacher_2_dout,
        if_empty_n => dispacher_2_empty_n,
        if_read => Mul_Adder_Tree_128_6_U0_dispacher_2_read,
        if_num_data_valid => dispacher_2_num_data_valid,
        if_fifo_cap => dispacher_2_fifo_cap);

    dispacher_3_U : component Gemv_Test_fifo_w2048_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Stream_Copy_U0_dispacher_3_din,
        if_full_n => dispacher_3_full_n,
        if_write => Stream_Copy_U0_dispacher_3_write,
        if_dout => dispacher_3_dout,
        if_empty_n => dispacher_3_empty_n,
        if_read => Mul_Adder_Tree_128_8_U0_dispacher_3_read,
        if_num_data_valid => dispacher_3_num_data_valid,
        if_fifo_cap => dispacher_3_fifo_cap);

    adder_tree_output_U : component Gemv_Test_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mul_Adder_Tree_128_U0_adder_tree_output_0_din,
        if_full_n => adder_tree_output_full_n,
        if_write => Mul_Adder_Tree_128_U0_adder_tree_output_0_write,
        if_dout => adder_tree_output_dout,
        if_empty_n => adder_tree_output_empty_n,
        if_read => Accumulator_Quantizer_U0_adder_tree_output_0_read,
        if_num_data_valid => adder_tree_output_num_data_valid,
        if_fifo_cap => adder_tree_output_fifo_cap);

    dequantized_output_U : component Gemv_Test_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Accumulator_Quantizer_U0_dequantized_output_0_din,
        if_full_n => dequantized_output_full_n,
        if_write => Accumulator_Quantizer_U0_dequantized_output_0_write,
        if_dout => dequantized_output_dout,
        if_empty_n => dequantized_output_empty_n,
        if_read => Bias_Merger_U0_dequantized_output_0_read,
        if_num_data_valid => dequantized_output_num_data_valid,
        if_fifo_cap => dequantized_output_fifo_cap);

    rows_c_U : component Gemv_Test_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Accumulator_Quantizer_U0_rows_c_din,
        if_full_n => rows_c_full_n,
        if_write => Accumulator_Quantizer_U0_rows_c_write,
        if_dout => rows_c_dout,
        if_empty_n => rows_c_empty_n,
        if_read => Bias_Merger_U0_rows_read,
        if_num_data_valid => rows_c_num_data_valid,
        if_fifo_cap => rows_c_fifo_cap);

    adder_tree_output_1_U : component Gemv_Test_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mul_Adder_Tree_128_4_U0_adder_tree_output_1_din,
        if_full_n => adder_tree_output_1_full_n,
        if_write => Mul_Adder_Tree_128_4_U0_adder_tree_output_1_write,
        if_dout => adder_tree_output_1_dout,
        if_empty_n => adder_tree_output_1_empty_n,
        if_read => Accumulator_Quantizer_5_U0_adder_tree_output_1_read,
        if_num_data_valid => adder_tree_output_1_num_data_valid,
        if_fifo_cap => adder_tree_output_1_fifo_cap);

    dequantized_output_1_U : component Gemv_Test_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Accumulator_Quantizer_5_U0_dequantized_output_1_din,
        if_full_n => dequantized_output_1_full_n,
        if_write => Accumulator_Quantizer_5_U0_dequantized_output_1_write,
        if_dout => dequantized_output_1_dout,
        if_empty_n => dequantized_output_1_empty_n,
        if_read => Bias_Merger_U0_dequantized_output_1_read,
        if_num_data_valid => dequantized_output_1_num_data_valid,
        if_fifo_cap => dequantized_output_1_fifo_cap);

    adder_tree_output_2_U : component Gemv_Test_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mul_Adder_Tree_128_6_U0_adder_tree_output_2_din,
        if_full_n => adder_tree_output_2_full_n,
        if_write => Mul_Adder_Tree_128_6_U0_adder_tree_output_2_write,
        if_dout => adder_tree_output_2_dout,
        if_empty_n => adder_tree_output_2_empty_n,
        if_read => Accumulator_Quantizer_7_U0_adder_tree_output_2_read,
        if_num_data_valid => adder_tree_output_2_num_data_valid,
        if_fifo_cap => adder_tree_output_2_fifo_cap);

    dequantized_output_2_U : component Gemv_Test_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Accumulator_Quantizer_7_U0_dequantized_output_2_din,
        if_full_n => dequantized_output_2_full_n,
        if_write => Accumulator_Quantizer_7_U0_dequantized_output_2_write,
        if_dout => dequantized_output_2_dout,
        if_empty_n => dequantized_output_2_empty_n,
        if_read => Bias_Merger_U0_dequantized_output_2_read,
        if_num_data_valid => dequantized_output_2_num_data_valid,
        if_fifo_cap => dequantized_output_2_fifo_cap);

    adder_tree_output_3_U : component Gemv_Test_fifo_w32_d2_S_x2
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Mul_Adder_Tree_128_8_U0_adder_tree_output_3_din,
        if_full_n => adder_tree_output_3_full_n,
        if_write => Mul_Adder_Tree_128_8_U0_adder_tree_output_3_write,
        if_dout => adder_tree_output_3_dout,
        if_empty_n => adder_tree_output_3_empty_n,
        if_read => Accumulator_Quantizer_9_U0_adder_tree_output_3_read,
        if_num_data_valid => adder_tree_output_3_num_data_valid,
        if_fifo_cap => adder_tree_output_3_fifo_cap);

    dequantized_output_3_U : component Gemv_Test_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Accumulator_Quantizer_9_U0_dequantized_output_3_din,
        if_full_n => dequantized_output_3_full_n,
        if_write => Accumulator_Quantizer_9_U0_dequantized_output_3_write,
        if_dout => dequantized_output_3_dout,
        if_empty_n => dequantized_output_3_empty_n,
        if_read => Bias_Merger_U0_dequantized_output_3_read,
        if_num_data_valid => dequantized_output_3_num_data_valid,
        if_fifo_cap => dequantized_output_3_fifo_cap);

    start_for_Bias_Merger_U0_U : component Gemv_Test_start_for_Bias_Merger_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Bias_Merger_U0_din,
        if_full_n => start_for_Bias_Merger_U0_full_n,
        if_write => entry_proc_U0_start_write,
        if_dout => start_for_Bias_Merger_U0_dout,
        if_empty_n => start_for_Bias_Merger_U0_empty_n,
        if_read => Bias_Merger_U0_ap_ready);

    start_for_Accumulator_Quantizer_U0_U : component Gemv_Test_start_for_Accumulator_Quantizer_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Accumulator_Quantizer_U0_din,
        if_full_n => start_for_Accumulator_Quantizer_U0_full_n,
        if_write => Block_entry_proc_U0_start_write,
        if_dout => start_for_Accumulator_Quantizer_U0_dout,
        if_empty_n => start_for_Accumulator_Quantizer_U0_empty_n,
        if_read => Accumulator_Quantizer_U0_ap_ready);

    start_for_Accumulator_Quantizer_5_U0_U : component Gemv_Test_start_for_Accumulator_Quantizer_5_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Accumulator_Quantizer_5_U0_din,
        if_full_n => start_for_Accumulator_Quantizer_5_U0_full_n,
        if_write => Block_entry_proc_U0_start_write,
        if_dout => start_for_Accumulator_Quantizer_5_U0_dout,
        if_empty_n => start_for_Accumulator_Quantizer_5_U0_empty_n,
        if_read => Accumulator_Quantizer_5_U0_ap_ready);

    start_for_Accumulator_Quantizer_7_U0_U : component Gemv_Test_start_for_Accumulator_Quantizer_7_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Accumulator_Quantizer_7_U0_din,
        if_full_n => start_for_Accumulator_Quantizer_7_U0_full_n,
        if_write => Block_entry_proc_U0_start_write,
        if_dout => start_for_Accumulator_Quantizer_7_U0_dout,
        if_empty_n => start_for_Accumulator_Quantizer_7_U0_empty_n,
        if_read => Accumulator_Quantizer_7_U0_ap_ready);

    start_for_Accumulator_Quantizer_9_U0_U : component Gemv_Test_start_for_Accumulator_Quantizer_9_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Accumulator_Quantizer_9_U0_din,
        if_full_n => start_for_Accumulator_Quantizer_9_U0_full_n,
        if_write => Block_entry_proc_U0_start_write,
        if_dout => start_for_Accumulator_Quantizer_9_U0_dout,
        if_empty_n => start_for_Accumulator_Quantizer_9_U0_empty_n,
        if_read => Accumulator_Quantizer_9_U0_ap_ready);

    start_for_Mul_Adder_Tree_128_U0_U : component Gemv_Test_start_for_Mul_Adder_Tree_128_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Mul_Adder_Tree_128_U0_din,
        if_full_n => start_for_Mul_Adder_Tree_128_U0_full_n,
        if_write => Stream_Copy_U0_start_write,
        if_dout => start_for_Mul_Adder_Tree_128_U0_dout,
        if_empty_n => start_for_Mul_Adder_Tree_128_U0_empty_n,
        if_read => Mul_Adder_Tree_128_U0_ap_ready);

    start_for_Mul_Adder_Tree_128_4_U0_U : component Gemv_Test_start_for_Mul_Adder_Tree_128_4_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Mul_Adder_Tree_128_4_U0_din,
        if_full_n => start_for_Mul_Adder_Tree_128_4_U0_full_n,
        if_write => Stream_Copy_U0_start_write,
        if_dout => start_for_Mul_Adder_Tree_128_4_U0_dout,
        if_empty_n => start_for_Mul_Adder_Tree_128_4_U0_empty_n,
        if_read => Mul_Adder_Tree_128_4_U0_ap_ready);

    start_for_Mul_Adder_Tree_128_6_U0_U : component Gemv_Test_start_for_Mul_Adder_Tree_128_6_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Mul_Adder_Tree_128_6_U0_din,
        if_full_n => start_for_Mul_Adder_Tree_128_6_U0_full_n,
        if_write => Stream_Copy_U0_start_write,
        if_dout => start_for_Mul_Adder_Tree_128_6_U0_dout,
        if_empty_n => start_for_Mul_Adder_Tree_128_6_U0_empty_n,
        if_read => Mul_Adder_Tree_128_6_U0_ap_ready);

    start_for_Mul_Adder_Tree_128_8_U0_U : component Gemv_Test_start_for_Mul_Adder_Tree_128_8_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Mul_Adder_Tree_128_8_U0_din,
        if_full_n => start_for_Mul_Adder_Tree_128_8_U0_full_n,
        if_write => Stream_Copy_U0_start_write,
        if_dout => start_for_Mul_Adder_Tree_128_8_U0_dout,
        if_empty_n => start_for_Mul_Adder_Tree_128_8_U0_empty_n,
        if_read => Mul_Adder_Tree_128_8_U0_ap_ready);





    ap_sync_reg_Block_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Block_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_entry_proc_U0_ap_ready <= ap_sync_Block_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Stream_Copy_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Stream_Copy_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Stream_Copy_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Stream_Copy_U0_ap_ready <= ap_sync_Stream_Copy_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mul_loc_c11_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mul_loc_c11_channel <= ap_const_logic_0;
            else
                if (((Block_entry_proc_U0_ap_done and Block_entry_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mul_loc_c11_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mul_loc_c11_channel <= ap_sync_channel_write_mul_loc_c11_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mul_loc_c12_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mul_loc_c12_channel <= ap_const_logic_0;
            else
                if (((Block_entry_proc_U0_ap_done and Block_entry_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mul_loc_c12_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mul_loc_c12_channel <= ap_sync_channel_write_mul_loc_c12_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mul_loc_c13_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mul_loc_c13_channel <= ap_const_logic_0;
            else
                if (((Block_entry_proc_U0_ap_done and Block_entry_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mul_loc_c13_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mul_loc_c13_channel <= ap_sync_channel_write_mul_loc_c13_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mul_loc_c14_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mul_loc_c14_channel <= ap_const_logic_0;
            else
                if (((Block_entry_proc_U0_ap_done and Block_entry_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mul_loc_c14_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mul_loc_c14_channel <= ap_sync_channel_write_mul_loc_c14_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mul_loc_c15_channel_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mul_loc_c15_channel <= ap_const_logic_0;
            else
                if (((Block_entry_proc_U0_ap_done and Block_entry_proc_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mul_loc_c15_channel <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mul_loc_c15_channel <= ap_sync_channel_write_mul_loc_c15_channel;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    Accumulator_Quantizer_5_U0_ap_continue <= ap_const_logic_1;
    Accumulator_Quantizer_5_U0_ap_start <= start_for_Accumulator_Quantizer_5_U0_empty_n;
    Accumulator_Quantizer_7_U0_ap_continue <= ap_const_logic_1;
    Accumulator_Quantizer_7_U0_ap_start <= start_for_Accumulator_Quantizer_7_U0_empty_n;
    Accumulator_Quantizer_9_U0_ap_continue <= ap_const_logic_1;
    Accumulator_Quantizer_9_U0_ap_start <= start_for_Accumulator_Quantizer_9_U0_empty_n;
    Accumulator_Quantizer_U0_ap_continue <= ap_const_logic_1;
    Accumulator_Quantizer_U0_ap_start <= start_for_Accumulator_Quantizer_U0_empty_n;
    Bias_Merger_U0_ap_continue <= ap_const_logic_1;
    Bias_Merger_U0_ap_start <= start_for_Bias_Merger_U0_empty_n;
    Block_entry_proc_U0_ap_continue <= (ap_sync_channel_write_mul_loc_c15_channel and ap_sync_channel_write_mul_loc_c14_channel and ap_sync_channel_write_mul_loc_c13_channel and ap_sync_channel_write_mul_loc_c12_channel and ap_sync_channel_write_mul_loc_c11_channel);
    Block_entry_proc_U0_ap_start <= ((ap_sync_reg_Block_entry_proc_U0_ap_ready xor ap_const_logic_1) and ap_start and ap_const_logic_1);
    Block_entry_proc_U0_start_full_n <= (start_for_Accumulator_Quantizer_U0_full_n and start_for_Accumulator_Quantizer_9_U0_full_n and start_for_Accumulator_Quantizer_7_U0_full_n and start_for_Accumulator_Quantizer_5_U0_full_n);
    Mul_Adder_Tree_128_4_U0_adder_tree_output_1_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(adder_tree_output_1_fifo_cap),3))),32));
    Mul_Adder_Tree_128_4_U0_adder_tree_output_1_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(adder_tree_output_1_num_data_valid),3))),32));
    Mul_Adder_Tree_128_4_U0_ap_continue <= ap_const_logic_1;
    Mul_Adder_Tree_128_4_U0_ap_start <= start_for_Mul_Adder_Tree_128_4_U0_empty_n;
    Mul_Adder_Tree_128_6_U0_adder_tree_output_2_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(adder_tree_output_2_fifo_cap),3))),32));
    Mul_Adder_Tree_128_6_U0_adder_tree_output_2_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(adder_tree_output_2_num_data_valid),3))),32));
    Mul_Adder_Tree_128_6_U0_ap_continue <= ap_const_logic_1;
    Mul_Adder_Tree_128_6_U0_ap_start <= start_for_Mul_Adder_Tree_128_6_U0_empty_n;
    Mul_Adder_Tree_128_8_U0_adder_tree_output_3_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(adder_tree_output_3_fifo_cap),3))),32));
    Mul_Adder_Tree_128_8_U0_adder_tree_output_3_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(adder_tree_output_3_num_data_valid),3))),32));
    Mul_Adder_Tree_128_8_U0_ap_continue <= ap_const_logic_1;
    Mul_Adder_Tree_128_8_U0_ap_start <= start_for_Mul_Adder_Tree_128_8_U0_empty_n;
    Mul_Adder_Tree_128_U0_adder_tree_output_0_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(adder_tree_output_fifo_cap),3))),32));
    Mul_Adder_Tree_128_U0_adder_tree_output_0_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(adder_tree_output_num_data_valid),3))),32));
    Mul_Adder_Tree_128_U0_ap_continue <= ap_const_logic_1;
    Mul_Adder_Tree_128_U0_ap_start <= start_for_Mul_Adder_Tree_128_U0_empty_n;
    Scale_Loader_Distributor_U0_ap_continue <= ap_const_logic_1;
    Scale_Loader_Distributor_U0_ap_start <= mul_loc_c11_channel_empty_n;
    Stream_Copy_U0_ap_continue <= ap_const_logic_1;
    Stream_Copy_U0_ap_start <= ((ap_sync_reg_Stream_Copy_U0_ap_ready xor ap_const_logic_1) and ap_start and ap_const_logic_1);
    Stream_Copy_U0_dispacher_0_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(dispacher_0_fifo_cap),3))),32));
    Stream_Copy_U0_dispacher_0_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(dispacher_0_num_data_valid),3))),32));
    Stream_Copy_U0_dispacher_1_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(dispacher_1_fifo_cap),3))),32));
    Stream_Copy_U0_dispacher_1_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(dispacher_1_num_data_valid),3))),32));
    Stream_Copy_U0_dispacher_2_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(dispacher_2_fifo_cap),3))),32));
    Stream_Copy_U0_dispacher_2_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(dispacher_2_num_data_valid),3))),32));
    Stream_Copy_U0_dispacher_3_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(dispacher_3_fifo_cap),3))),32));
    Stream_Copy_U0_dispacher_3_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(dispacher_3_num_data_valid),3))),32));
    Stream_Copy_U0_start_full_n <= (start_for_Mul_Adder_Tree_128_U0_full_n and start_for_Mul_Adder_Tree_128_8_U0_full_n and start_for_Mul_Adder_Tree_128_6_U0_full_n and start_for_Mul_Adder_Tree_128_4_U0_full_n);
    Weight_Loader_1_U0_ap_continue <= ap_const_logic_1;
    Weight_Loader_1_U0_ap_start <= mul_loc_c14_channel_empty_n;
    Weight_Loader_1_U0_weight_streams_1_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(weight_streams_1_fifo_cap),3))),32));
    Weight_Loader_1_U0_weight_streams_1_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(weight_streams_1_num_data_valid),3))),32));
    Weight_Loader_2_U0_ap_continue <= ap_const_logic_1;
    Weight_Loader_2_U0_ap_start <= mul_loc_c13_channel_empty_n;
    Weight_Loader_2_U0_weight_streams_2_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(weight_streams_2_fifo_cap),3))),32));
    Weight_Loader_2_U0_weight_streams_2_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(weight_streams_2_num_data_valid),3))),32));
    Weight_Loader_3_U0_ap_continue <= ap_const_logic_1;
    Weight_Loader_3_U0_ap_start <= mul_loc_c12_channel_empty_n;
    Weight_Loader_3_U0_weight_streams_3_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(weight_streams_3_fifo_cap),3))),32));
    Weight_Loader_3_U0_weight_streams_3_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(weight_streams_3_num_data_valid),3))),32));
    Weight_Loader_U0_ap_continue <= ap_const_logic_1;
    Weight_Loader_U0_ap_start <= mul_loc_c15_channel_empty_n;
    Weight_Loader_U0_weight_streams_0_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(weight_streams_fifo_cap),3))),32));
    Weight_Loader_U0_weight_streams_0_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(weight_streams_num_data_valid),3))),32));
    ap_channel_done_mul_loc_c11_channel <= ((ap_sync_reg_channel_write_mul_loc_c11_channel xor ap_const_logic_1) and Block_entry_proc_U0_ap_done);
    ap_channel_done_mul_loc_c12_channel <= ((ap_sync_reg_channel_write_mul_loc_c12_channel xor ap_const_logic_1) and Block_entry_proc_U0_ap_done);
    ap_channel_done_mul_loc_c13_channel <= ((ap_sync_reg_channel_write_mul_loc_c13_channel xor ap_const_logic_1) and Block_entry_proc_U0_ap_done);
    ap_channel_done_mul_loc_c14_channel <= ((ap_sync_reg_channel_write_mul_loc_c14_channel xor ap_const_logic_1) and Block_entry_proc_U0_ap_done);
    ap_channel_done_mul_loc_c15_channel <= ((ap_sync_reg_channel_write_mul_loc_c15_channel xor ap_const_logic_1) and Block_entry_proc_U0_ap_done);
    ap_done <= Bias_Merger_U0_ap_done;
    ap_idle <= ((mul_loc_c15_channel_empty_n xor ap_const_logic_1) and (mul_loc_c14_channel_empty_n xor ap_const_logic_1) and (mul_loc_c13_channel_empty_n xor ap_const_logic_1) and (mul_loc_c12_channel_empty_n xor ap_const_logic_1) and (mul_loc_c11_channel_empty_n xor ap_const_logic_1) and entry_proc_U0_ap_idle and Weight_Loader_U0_ap_idle and Weight_Loader_3_U0_ap_idle and Weight_Loader_2_U0_ap_idle and Weight_Loader_1_U0_ap_idle and Stream_Copy_U0_ap_idle and Scale_Loader_Distributor_U0_ap_idle and Mul_Adder_Tree_128_U0_ap_idle and Mul_Adder_Tree_128_8_U0_ap_idle and Mul_Adder_Tree_128_6_U0_ap_idle and Mul_Adder_Tree_128_4_U0_ap_idle and Block_entry_proc_U0_ap_idle and Bias_Merger_U0_ap_idle and Accumulator_Quantizer_U0_ap_idle and Accumulator_Quantizer_9_U0_ap_idle and Accumulator_Quantizer_7_U0_ap_idle and Accumulator_Quantizer_5_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_Block_entry_proc_U0_ap_ready <= (ap_sync_reg_Block_entry_proc_U0_ap_ready or Block_entry_proc_U0_ap_ready);
    ap_sync_Stream_Copy_U0_ap_ready <= (ap_sync_reg_Stream_Copy_U0_ap_ready or Stream_Copy_U0_ap_ready);
    ap_sync_channel_write_mul_loc_c11_channel <= ((mul_loc_c11_channel_full_n and ap_channel_done_mul_loc_c11_channel) or ap_sync_reg_channel_write_mul_loc_c11_channel);
    ap_sync_channel_write_mul_loc_c12_channel <= ((mul_loc_c12_channel_full_n and ap_channel_done_mul_loc_c12_channel) or ap_sync_reg_channel_write_mul_loc_c12_channel);
    ap_sync_channel_write_mul_loc_c13_channel <= ((mul_loc_c13_channel_full_n and ap_channel_done_mul_loc_c13_channel) or ap_sync_reg_channel_write_mul_loc_c13_channel);
    ap_sync_channel_write_mul_loc_c14_channel <= ((mul_loc_c14_channel_full_n and ap_channel_done_mul_loc_c14_channel) or ap_sync_reg_channel_write_mul_loc_c14_channel);
    ap_sync_channel_write_mul_loc_c15_channel <= ((mul_loc_c15_channel_full_n and ap_channel_done_mul_loc_c15_channel) or ap_sync_reg_channel_write_mul_loc_c15_channel);
    ap_sync_entry_proc_U0_ap_ready <= (entry_proc_U0_ap_ready or ap_sync_reg_entry_proc_U0_ap_ready);
    ap_sync_ready <= (ap_sync_entry_proc_U0_ap_ready and ap_sync_Stream_Copy_U0_ap_ready and ap_sync_Block_entry_proc_U0_ap_ready);
    entry_proc_U0_ap_continue <= ap_const_logic_1;
    entry_proc_U0_ap_start <= ((ap_sync_reg_entry_proc_U0_ap_ready xor ap_const_logic_1) and ap_start and ap_const_logic_1);
    out_stream_din <= Bias_Merger_U0_out_stream_din;
    out_stream_write <= Bias_Merger_U0_out_stream_write;
    start_for_Accumulator_Quantizer_5_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Accumulator_Quantizer_7_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Accumulator_Quantizer_9_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Accumulator_Quantizer_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Bias_Merger_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Mul_Adder_Tree_128_4_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Mul_Adder_Tree_128_6_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Mul_Adder_Tree_128_8_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_Mul_Adder_Tree_128_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
