#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17a1280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17a1410 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x1792af0 .functor NOT 1, L_0x17d8a80, C4<0>, C4<0>, C4<0>;
L_0x1792e40 .functor XOR 2, L_0x17d86b0, L_0x17d8870, C4<00>, C4<00>;
L_0x1793190 .functor XOR 2, L_0x1792e40, L_0x17d8910, C4<00>, C4<00>;
v0x17d6600_0 .net *"_ivl_10", 1 0, L_0x17d8910;  1 drivers
v0x17d6700_0 .net *"_ivl_12", 1 0, L_0x1793190;  1 drivers
v0x17d67e0_0 .net *"_ivl_2", 1 0, L_0x17d8610;  1 drivers
v0x17d68a0_0 .net *"_ivl_4", 1 0, L_0x17d86b0;  1 drivers
v0x17d6980_0 .net *"_ivl_6", 1 0, L_0x17d8870;  1 drivers
v0x17d6ab0_0 .net *"_ivl_8", 1 0, L_0x1792e40;  1 drivers
v0x17d6b90_0 .net "a", 0 0, v0x17d4fc0_0;  1 drivers
v0x17d6c30_0 .net "b", 0 0, v0x17d5060_0;  1 drivers
v0x17d6cd0_0 .net "cin", 0 0, v0x17d5100_0;  1 drivers
v0x17d6e00_0 .var "clk", 0 0;
v0x17d6ea0_0 .net "cout_dut", 0 0, L_0x17d83a0;  1 drivers
v0x17d6f40_0 .net "cout_ref", 0 0, L_0x17d75d0;  1 drivers
v0x17d6fe0_0 .var/2u "stats1", 223 0;
v0x17d7080_0 .var/2u "strobe", 0 0;
v0x17d7120_0 .net "sum_dut", 0 0, L_0x17d8520;  1 drivers
v0x17d71c0_0 .net "sum_ref", 0 0, L_0x17d7670;  1 drivers
v0x17d7290_0 .net "tb_match", 0 0, L_0x17d8a80;  1 drivers
v0x17d7330_0 .net "tb_mismatch", 0 0, L_0x1792af0;  1 drivers
v0x17d73d0_0 .net "wavedrom_enable", 0 0, v0x17d5240_0;  1 drivers
v0x17d74a0_0 .net "wavedrom_title", 511 0, v0x17d5330_0;  1 drivers
L_0x17d8610 .concat [ 1 1 0 0], L_0x17d7670, L_0x17d75d0;
L_0x17d86b0 .concat [ 1 1 0 0], L_0x17d7670, L_0x17d75d0;
L_0x17d8870 .concat [ 1 1 0 0], L_0x17d8520, L_0x17d83a0;
L_0x17d8910 .concat [ 1 1 0 0], L_0x17d7670, L_0x17d75d0;
L_0x17d8a80 .cmp/eeq 2, L_0x17d8610, L_0x1793190;
S_0x17a6800 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x17a1410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7f21c1a4a060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x179d190_0 .net *"_ivl_10", 0 0, L_0x7f21c1a4a060;  1 drivers
v0x17928a0_0 .net *"_ivl_11", 1 0, L_0x17d79e0;  1 drivers
v0x1792bc0_0 .net *"_ivl_13", 1 0, L_0x17d7b20;  1 drivers
L_0x7f21c1a4a0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1792f10_0 .net *"_ivl_16", 0 0, L_0x7f21c1a4a0a8;  1 drivers
v0x17932a0_0 .net *"_ivl_17", 1 0, L_0x17d7c90;  1 drivers
v0x1793630_0 .net *"_ivl_3", 1 0, L_0x17d77b0;  1 drivers
L_0x7f21c1a4a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17939c0_0 .net *"_ivl_6", 0 0, L_0x7f21c1a4a018;  1 drivers
v0x17d42a0_0 .net *"_ivl_7", 1 0, L_0x17d7850;  1 drivers
v0x17d4380_0 .net "a", 0 0, v0x17d4fc0_0;  alias, 1 drivers
v0x17d4440_0 .net "b", 0 0, v0x17d5060_0;  alias, 1 drivers
v0x17d4500_0 .net "cin", 0 0, v0x17d5100_0;  alias, 1 drivers
v0x17d45c0_0 .net "cout", 0 0, L_0x17d75d0;  alias, 1 drivers
v0x17d4680_0 .net "sum", 0 0, L_0x17d7670;  alias, 1 drivers
L_0x17d75d0 .part L_0x17d7c90, 1, 1;
L_0x17d7670 .part L_0x17d7c90, 0, 1;
L_0x17d77b0 .concat [ 1 1 0 0], v0x17d4fc0_0, L_0x7f21c1a4a018;
L_0x17d7850 .concat [ 1 1 0 0], v0x17d5060_0, L_0x7f21c1a4a060;
L_0x17d79e0 .arith/sum 2, L_0x17d77b0, L_0x17d7850;
L_0x17d7b20 .concat [ 1 1 0 0], v0x17d5100_0, L_0x7f21c1a4a0a8;
L_0x17d7c90 .arith/sum 2, L_0x17d79e0, L_0x17d7b20;
S_0x17d47e0 .scope module, "stim1" "stimulus_gen" 3 97, 3 17 0, S_0x17a1410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x17d4fc0_0 .var "a", 0 0;
v0x17d5060_0 .var "b", 0 0;
v0x17d5100_0 .var "cin", 0 0;
v0x17d51a0_0 .net "clk", 0 0, v0x17d6e00_0;  1 drivers
v0x17d5240_0 .var "wavedrom_enable", 0 0;
v0x17d5330_0 .var "wavedrom_title", 511 0;
E_0x17a0b20/0 .event negedge, v0x17d51a0_0;
E_0x17a0b20/1 .event posedge, v0x17d51a0_0;
E_0x17a0b20 .event/or E_0x17a0b20/0, E_0x17a0b20/1;
E_0x17a0d70 .event negedge, v0x17d51a0_0;
E_0x178b9f0 .event posedge, v0x17d51a0_0;
S_0x17d4ac0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x17d47e0;
 .timescale -12 -12;
v0x17d4cc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17d4dc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x17d47e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17d5490 .scope module, "top_module1" "top_module" 3 110, 4 1 0, S_0x17a1410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
v0x17d5750_0 .net *"_ivl_0", 1 0, L_0x17d7dd0;  1 drivers
v0x17d5830_0 .net *"_ivl_10", 1 0, L_0x17d8140;  1 drivers
L_0x7f21c1a4a180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17d5910_0 .net *"_ivl_13", 0 0, L_0x7f21c1a4a180;  1 drivers
L_0x7f21c1a4a0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17d5a00_0 .net *"_ivl_3", 0 0, L_0x7f21c1a4a0f0;  1 drivers
v0x17d5ae0_0 .net *"_ivl_4", 1 0, L_0x17d7ec0;  1 drivers
L_0x7f21c1a4a138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x17d5c10_0 .net *"_ivl_7", 0 0, L_0x7f21c1a4a138;  1 drivers
v0x17d5cf0_0 .net *"_ivl_8", 1 0, L_0x17d8000;  1 drivers
v0x17d5dd0_0 .net "a", 0 0, v0x17d4fc0_0;  alias, 1 drivers
v0x17d5ec0_0 .net "b", 0 0, v0x17d5060_0;  alias, 1 drivers
v0x17d5ff0_0 .net "cin", 0 0, v0x17d5100_0;  alias, 1 drivers
v0x17d60e0_0 .net "cout", 0 0, L_0x17d83a0;  alias, 1 drivers
v0x17d61a0_0 .net "sum", 0 0, L_0x17d8520;  alias, 1 drivers
v0x17d6260_0 .net "temp", 1 0, L_0x17d8260;  1 drivers
L_0x17d7dd0 .concat [ 1 1 0 0], v0x17d4fc0_0, L_0x7f21c1a4a0f0;
L_0x17d7ec0 .concat [ 1 1 0 0], v0x17d5060_0, L_0x7f21c1a4a138;
L_0x17d8000 .arith/sum 2, L_0x17d7dd0, L_0x17d7ec0;
L_0x17d8140 .concat [ 1 1 0 0], v0x17d5100_0, L_0x7f21c1a4a180;
L_0x17d8260 .arith/sum 2, L_0x17d8000, L_0x17d8140;
L_0x17d83a0 .part L_0x17d8260, 1, 1;
L_0x17d8520 .part L_0x17d8260, 0, 1;
S_0x17d63e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x17a1410;
 .timescale -12 -12;
E_0x17a08c0 .event anyedge, v0x17d7080_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17d7080_0;
    %nor/r;
    %assign/vec4 v0x17d7080_0, 0;
    %wait E_0x17a08c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17d47e0;
T_3 ;
    %wait E_0x178b9f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x17d5100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d5060_0, 0;
    %assign/vec4 v0x17d4fc0_0, 0;
    %wait E_0x178b9f0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x17d5100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d5060_0, 0;
    %assign/vec4 v0x17d4fc0_0, 0;
    %wait E_0x178b9f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x17d5100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d5060_0, 0;
    %assign/vec4 v0x17d4fc0_0, 0;
    %wait E_0x178b9f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x17d5100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d5060_0, 0;
    %assign/vec4 v0x17d4fc0_0, 0;
    %wait E_0x178b9f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x17d5100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d5060_0, 0;
    %assign/vec4 v0x17d4fc0_0, 0;
    %wait E_0x178b9f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x17d5100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d5060_0, 0;
    %assign/vec4 v0x17d4fc0_0, 0;
    %wait E_0x178b9f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x17d5100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d5060_0, 0;
    %assign/vec4 v0x17d4fc0_0, 0;
    %wait E_0x17a0d70;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17d4dc0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a0b20;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x17d5100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17d5060_0, 0;
    %assign/vec4 v0x17d4fc0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x17a1410;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17d6e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17d7080_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17a1410;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17d6e00_0;
    %inv;
    %store/vec4 v0x17d6e00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17a1410;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17d51a0_0, v0x17d7330_0, v0x17d6b90_0, v0x17d6c30_0, v0x17d6cd0_0, v0x17d6f40_0, v0x17d6ea0_0, v0x17d71c0_0, v0x17d7120_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17a1410;
T_7 ;
    %load/vec4 v0x17d6fe0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17d6fe0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17d6fe0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17d6fe0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x17d6fe0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17d6fe0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %load/vec4 v0x17d6fe0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17d6fe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17d6fe0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17d6fe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17a1410;
T_8 ;
    %wait E_0x17a0b20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17d6fe0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d6fe0_0, 4, 32;
    %load/vec4 v0x17d7290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17d6fe0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d6fe0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17d6fe0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d6fe0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17d6f40_0;
    %load/vec4 v0x17d6f40_0;
    %load/vec4 v0x17d6ea0_0;
    %xor;
    %load/vec4 v0x17d6f40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17d6fe0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d6fe0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17d6fe0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d6fe0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x17d71c0_0;
    %load/vec4 v0x17d71c0_0;
    %load/vec4 v0x17d7120_0;
    %xor;
    %load/vec4 v0x17d71c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x17d6fe0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d6fe0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x17d6fe0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17d6fe0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fadd/fadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/machine/fadd/iter0/response10/top_module.sv";
