
#####  START OF RAM REPORT FOR COMPILE POINT: BaseDesign  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                             DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)           COMMENTS
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0      NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0      512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0      NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0      512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0      NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0      512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0      NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0      512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0      NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0      512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0      NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0      512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0     NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0      NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0      512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0      NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0      512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0      NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0      512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                       
YES              PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0      NA                 NA                 PF_SRAM_AHB_C0_0.PF_TPSRAM_AHB_AXI_0.PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0      512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
=======================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                                                                                                                                                                            PRIMITIVE_TYPE     USER_ATTRIBUTE             COMMENTS                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE_5.ram_param[1:0]                                                   RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                                                                                  
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE_5.ram_error                                                        RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                                                                                                  
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE_4.ram_opcode[2:0]                                                  RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                                                                                  
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_opcode[2:0]                                                                                                                      RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                                                                                  
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.ram_error                                                                                                                            RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                                                                                                  
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_opcode[2:0]                                                                                                                      RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                                                                                  
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.ram_data[31:0]                                                                                                                       RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                                                                                  
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE_1.ram_opcode[2:0]                                                  RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                                                                                  
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE.ram_data[31:0]                                                     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                                                                                  
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE.ram_address[30:0]                                                  RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                                                                                  
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE.ram_param[2:0]                                                     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                                                                                  
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE_1.ram_source[1:0]                               RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                                                                                  
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.sbus.SystemBusFromTiletile.SystemBus_TLCacheCork.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE.ram_size[3:0]                                   RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                                                                                  
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE_1.ram_opcode[2:0]                                  RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                                                                                  
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE.ram_data[31:0]                                     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                                                                                  
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLBuffer.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE.ram_source[2:0]                                    RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                                                                                  
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.converter.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE.ram_opcode[2:0]                                                                        RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                                                                                  
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.converter.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE.ram_error                                                                              RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                                                                                                  
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_TLTO_AHB.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE.ram_opcode[2:0]     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                                                                                  
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_TLTO_AHB.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE.ram_error           RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
==================================================================================================================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: BaseDesign  #####


#####  START OF RAM REPORT FOR COMPILE POINT: MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RVc  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                        PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                             DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                         
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.genblk1\.core._T_1319[31:0]       RAM                DEFAULT            MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.genblk1\.core._T_1319__T_1319_0_0         64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                           MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.genblk1\.core._T_1319__T_1319_0_1         64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                           MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.genblk1\.core._T_1319__T_1319_0_2         64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                    
NO               MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.genblk1\.core._T_1319_1[31:0]     RAM                DEFAULT            MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.genblk1\.core._T_1319_1__T_1319_1_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                           MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.genblk1\.core._T_1319_1__T_1319_1_0_1     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                           MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.genblk1\.core._T_1319_1__T_1319_1_0_2     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
====================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RVc  #####


#####  START OF RAM REPORT FOR COMPILE POINT: MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RVc_1  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RVc_1  #####


#####  START OF RAM REPORT FOR COMPILE POINT: MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                                                        PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                                                     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)           COMMENTS
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.MIV_RV32IMAF_L1_AHB_TAG_ARRAY.MIV_RV32IMAF_L1_AHB_TAG_ARRAY_EXT.dtag_array.RAM_ECC_RAM_ECC_0_PF_TPSRAM_R0C0                                NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.MIV_RV32IMAF_L1_AHB_TAG_ARRAY.MIV_RV32IMAF_L1_AHB_TAG_ARRAY_EXT.dtag_array.RAM_ECC_RAM_ECC_0_PF_TPSRAM_R0C0                                512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0              NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0              512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0              NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0              512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0              NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0              512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0              NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram15d8.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0              512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0             NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0             512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0             NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0             512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0             NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0             512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0             NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram24d16.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0             512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram31d24.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0             NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram31d24.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0             512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram31d24.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0             NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram31d24.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0             512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram31d24.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0             NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram31d24.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0             512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram31d24.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0             NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram31d24.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0             512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram7d0.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0               NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram7d0.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram7d0.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0               NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram7d0.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram7d0.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0               NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram7d0.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram7d0.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0               NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.dcache.data.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_EXT.ram7d0.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_0_EXT.icache_mem.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0     NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_0_EXT.icache_mem.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_0_EXT.icache_mem.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0     NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_0_EXT.icache_mem.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_0_EXT.icache_mem.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0     NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_0_EXT.icache_mem.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_0_EXT.icache_mem.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0     NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0.MIV_RV32IMAF_L1_AHB_DATA_ARRAYS_0_0_EXT.icache_mem.RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMAF_L1_AHB_TAG_ARRAY.MIV_RV32IMAF_L1_AHB_TAG_ARRAY_0_EXT.icache_tag_array.RAM_ECC_RAM_ECC_0_PF_TPSRAM_R0C0               NA                 NA                 MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.frontend.icache.MIV_RV32IMAF_L1_AHB_TAG_ARRAY.MIV_RV32IMAF_L1_AHB_TAG_ARRAY_0_EXT.icache_tag_array.RAM_ECC_RAM_ECC_0_PF_TPSRAM_R0C0               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
=======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                                                                                                                         PRIMITIVE_TYPE     USER_ATTRIBUTE             COMMENTS                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_opcode[2:0]                                                                         RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                               
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.Queue_3.ram_data[31:0]                                                                          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                               
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE_1.ram_param[1:0]      RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                               
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE_1.ram_data[31:0]      RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                               
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE_1.ram_error           RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.      
                                                                                                                                                                                                                                                                                                               
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE.ram_data[31:0]        RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                               
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE.ram_address[31:0]     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                                                                                                               
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.SystemBus_TLBuffer.MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV32IMAF_L1_AHB_QUEUE.ram_source[1:0]       RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
===============================================================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RV  #####


#####  START OF RAM REPORT FOR COMPILE POINT: COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s  #####


#####  START OF RAM REPORT FOR COMPILE POINT: MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RVc_0  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                                 PRIMITIVE_TYPE     USER_ATTRIBUTE             COMMENTS                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.fpuOpt.regfile_2[32:0]     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                       
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.fpuOpt.regfile_1[32:0]     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
                                                                                                                                                                                                                       
MIV_RV32IMAF_L1_AHB_C0_0.MIV_RV32IMAF_L1_AHB_C0_0.ChiselTop0.tile.fpuOpt.regfile[32:0]       RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
=======================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: MIV_RV32IMAF_L1_AHB_C0_MIV_RV32IMAF_L1_AHB_C0_0_MIV_RVc_0  #####

