---
layout: default
title: "PCB Impedance Control | ãƒ—ãƒªãƒ³ãƒˆåŸºæ¿ã®ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹åˆ¶å¾¡"
---

---

# ğŸ“ PCB Impedance Control / ãƒ—ãƒªãƒ³ãƒˆåŸºæ¿ã®ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹åˆ¶å¾¡

---

## ğŸ“‘ ç›®æ¬¡ / Table of Contents
- [ğŸ— æ¦‚è¦ / Overview](#-æ¦‚è¦--overview)
- [ğŸ¯ è¨­è¨ˆã‚´ãƒ¼ãƒ« / Design-Targets](#-è¨­è¨ˆã‚´ãƒ¼ãƒ«--design-targets)
- [ğŸ”‘ åŸºæœ¬æ¦‚å¿µ / Fundamentals](#-åŸºæœ¬æ¦‚å¿µ--fundamentals)
- [ğŸ“Š è¨ˆç®—å¼ / Calculation Formulas](#-è¨ˆç®—å¼--calculation-formulas)
- [ğŸ§® å·®å‹•ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ / Differential Impedance](#-å·®å‹•ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹--differential-impedance)
- [ğŸ§ª å®Ÿæ¸¬ã¨ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ / Measurement & Simulation](#-å®Ÿæ¸¬ã¨ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³--measurement--simulation)
- [ğŸ§© DFM/è£½é€ å…¬å·® / DFM & Tolerances](#-dfmè£½é€ å…¬å·®--dfm--tolerances)
- [âœ… ãƒã‚§ãƒƒã‚¯ãƒªã‚¹ãƒˆ / Checklist](#-ãƒã‚§ãƒƒã‚¯ãƒªã‚¹ãƒˆ--checklist)
- [ğŸ§­ ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆé››å½¢ / Handoff Template](#-ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆé››å½¢--handoff-template)
- [ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ / Related Links](#-é–¢é€£ãƒªãƒ³ã‚¯--related-links)
- [â¬†ï¸ Back to PCB](#ï¸-back-to-pcb)

---

## ğŸ— æ¦‚è¦ / Overview
é«˜é€Ÿä¿¡å·ä¼é€ã«ãŠã„ã¦ã€ä¼é€ç·šè·¯ã®**ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹åˆ¶å¾¡**ã¯å¿…é ˆã§ã™ã€‚  
*In high-speed transmission, impedance control is essential for transmission lines.*

ç‰¹ã«**ã‚¯ãƒ­ãƒƒã‚¯ãƒ©ã‚¤ãƒ³ãƒ»å·®å‹•ãƒšã‚¢ãƒ»é«˜é€Ÿãƒã‚¹**ãªã©ã§ã¯ã€ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ã®ä¹±ã‚ŒãŒãƒªãƒ•ãƒ¬ã‚¯ã‚·ãƒ§ãƒ³ãƒ»ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯ãƒ»ã‚¸ãƒƒã‚¿ã®åŸå› ã¨ãªã‚Šã¾ã™ã€‚  
*For clocks, differential pairs, and high-speed buses, impedance mismatch causes reflection, crosstalk, and jitter.*

---

## ğŸ¯ è¨­è¨ˆã‚´ãƒ¼ãƒ« / Design Targets
- å˜ç«¯ä¿¡å·ï¼š $50\ \Omega \pm 10\%$  
  *Single-ended:  $50\ \Omega \pm 10\%$*  
- å·®å‹•ä¿¡å·ï¼š $100\ \Omega \pm 10\%$ ï¼ˆEthernet/HDMI ç­‰ï¼‰  
  *Differential:  $100\ \Omega \pm 10\%$  (Ethernet/HDMI, etc.)*  
- USB2.0 HS:  $90\ \Omega$  
- PCIe Genx:  $85\ \Omega$  

---

## ğŸ”‘ åŸºæœ¬æ¦‚å¿µ / Fundamentals
- **ãƒã‚¤ã‚¯ãƒ­ã‚¹ãƒˆãƒªãƒƒãƒ—**ï¼ˆå¤–å±¤é…ç·šï¼‰ï¼šé…ç·šã¨ç©ºæ°—ã®å¢ƒç•Œã‚’å«ã‚€ â†’ æ¯”èª˜é›»ç‡ãŒä½ä¸‹ã—ã€Z0ãŒä¸Šæ˜‡ã—ã‚„ã™ã„ã€‚  
  *Microstrip (outer layer): boundary with air lowers effective permittivity, tends to increase Z0.*
- **ã‚¹ãƒˆãƒªãƒƒãƒ—ãƒ©ã‚¤ãƒ³**ï¼ˆå†…å±¤é…ç·šï¼‰ï¼šä¸Šä¸‹ã‚’èª˜é›»ä½“ã«æŒŸã¾ã‚Œã‚‹ â†’ å‡ä¸€æ€§ãŒé«˜ãã€ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯æŠ‘åˆ¶ã«æœ‰åˆ©ã€‚  
  *Stripline (inner layer): sandwiched in dielectric, better uniformity and crosstalk suppression.*
- **å·®å‹•ãƒšã‚¢**ï¼šãƒšã‚¢é–“ã®è·é›¢ $s$ ã¨å¹… $w$ ã®æ¯” $s/w$ ãŒæ”¯é…çš„ã€‚  
  *Differential pairs: spacing-to-width ratio ($s/w$) dominates impedance.*

---

## ğŸ“Š è¨ˆç®—å¼ / Calculation Formulas

- **Microstripï¼ˆå¤–å±¤ï¼‰**  
  $$
  Z_0 \approx \frac{60}{\sqrt{\varepsilon_r}} \ln\!\left(\frac{8h}{w+t}\right)
  $$

- **Striplineï¼ˆå†…å±¤ï¼‰**  
  $$
  Z_0 \approx \frac{60}{\sqrt{\varepsilon_r}} \ln\!\left(\frac{4h}{0.67(\pi(w+t))}\right)
  $$

ã“ã“ã§ï¼š  
- $h$ = èª˜é›»ä½“åš / dielectric thickness  
- $w$ = é…ç·šå¹… / trace width  
- $t$ = éŠ…åš / copper thickness  
- $\varepsilon_r$ = æ¯”èª˜é›»ç‡ / dielectric constant  

---

## ğŸ§® å·®å‹•ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ / Differential Impedance
å·®å‹•ãƒšã‚¢ã®ç‰¹æ€§ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ $Z_{diff}$ ã¯ä»¥ä¸‹ã®è¿‘ä¼¼å¼ã§è¡¨ã•ã‚Œã¾ã™ï¼š  

$$
Z_{diff} \approx 2 Z_0 \left( 1 - k \frac{w}{s+w} \right)
$$

- $Z_0$ : å˜ç«¯ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ / single-ended impedance  
- $s$ : å·®å‹•ãƒšã‚¢é–“éš” / pair spacing  
- $k$ : æ§‹é€ ä¾å­˜ã®ä¿‚æ•°ï¼ˆ0.48ã€œ0.52 ç¨‹åº¦ï¼‰ / structure-dependent factor (~0.5)  

> å®Ÿå‹™ã§ã¯ **ãƒ•ã‚£ãƒ¼ãƒ«ãƒ‰ã‚½ãƒ«ãƒ** ã‚„ãƒ•ã‚¡ãƒ–ã®ã€Œã‚¹ã‚¿ãƒƒã‚¯ã‚¢ãƒƒãƒ—è¡¨ã€ã«åŸºã¥ãã€é…ç·šå¹…ãƒ»é–“éš”ã‚’æœ€çµ‚æ±ºå®šã—ã¾ã™ã€‚  
> *In practice, finalize with field solvers or fab-provided stack-up tables.*

---

## ğŸ§ª å®Ÿæ¸¬ã¨ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ / Measurement & Simulation
- **TDRï¼ˆTime Domain Reflectometryï¼‰**ï¼šå®Ÿãƒœãƒ¼ãƒ‰ã®ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ãƒ—ãƒ­ãƒ•ã‚¡ã‚¤ãƒ«ã‚’æ¸¬å®šã€‚  
  *TDR: measures impedance profile on actual boards.*  
- **2D/3D ãƒ•ã‚£ãƒ¼ãƒ«ãƒ‰ã‚½ãƒ«ãƒ**ï¼šã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã§äº‹å‰ã«ç·šå¹…ãƒ»é–“éš”ã‚’æ±ºå®šã€‚  
  *2D/3D field solver: pre-determines width/spacing by simulation.*  
- **SPICE ãƒ¢ãƒ‡ãƒ«**ï¼šé…ç·šã‚’ä¼é€ç·šè·¯ãƒ¢ãƒ‡ãƒ«åŒ–ã—ã€SIè§£æã«çµ±åˆã€‚  
  *SPICE modeling for SI analysis.*

---

## ğŸ§© DFM/è£½é€ å…¬å·® / DFM & Tolerances
- ãƒ•ã‚¡ãƒ–ã®**ã‚¨ãƒƒãƒãƒ³ã‚°å…¬å·®**ï¼šÂ±10% ç¨‹åº¦ â†’ ç·šå¹…ã®å®ŸåŠ¹å€¤ã«ç›´çµã€‚  
  *Etching tolerance Â±10%, directly impacts effective width.*  
- **ç©å±¤èª¤å·®**ï¼šèª˜é›»ä½“åš Â±10% â†’ ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹å¤‰å‹•è¦å› ã€‚  
  *Dielectric thickness tolerance Â±10% â†’ affects impedance.*  
- **éŠ…åšã°ã‚‰ã¤ã**ï¼šãƒ¡ãƒƒã‚­ãƒ»ã‚¨ãƒƒãƒãƒ³ã‚°æ¡ä»¶ã«ä¾å­˜ã€‚  
  *Copper thickness variation by plating/etching.*

---

## âœ… ãƒã‚§ãƒƒã‚¯ãƒªã‚¹ãƒˆ / Checklist
- é…ç·šå¹…ãƒ»é–“éš”ã¯**fabå…¬å·®è¾¼ã¿**ã§è¦å®šã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹å†…ã‹ï¼Ÿ  
  *Are width/spacing within spec including fab tolerances?*  
- å·®å‹•ãƒšã‚¢ã¯**ç­‰é•·ãƒ»ç­‰é–“éš”**ãŒç¶­æŒã•ã‚Œã¦ã„ã‚‹ã‹ï¼Ÿ  
  *Are pairs length- and spacing-matched?*  
- ãƒªã‚¿ãƒ¼ãƒ³ãƒ‘ã‚¹ã¯**é€£ç¶šãƒ—ãƒ¬ãƒ¼ãƒ³**ã§ç¢ºä¿ã•ã‚Œã¦ã„ã‚‹ã‹ï¼Ÿ  
  *Is the return path ensured with a continuous plane?*  
- å®Ÿæ¸¬ï¼ˆTDRï¼‰ãŒ**ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã¨ä¸€è‡´**ã—ã¦ã„ã‚‹ã‹ï¼Ÿ  
  *Do TDR results match simulation?*  

---

## ğŸ§­ ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆé››å½¢ / Handoff Template
| é …ç›® / Item | æŒ‡å®š / Spec |
|---|---|
| ã‚¿ãƒ¼ã‚²ãƒƒãƒˆZ0 / Target Z0 | SE 50 Î©, Diff 100 Î© |
| ãƒ¬ã‚¤ãƒ¤ / Layer | L3 Stripline, L5 Stripline |
| èª˜é›»ç‡ / Dielectric | 3.8ï¼ˆFR-4ï¼‰ |
| é…ç·šå¹… / Trace Width | 4 mil |
| é…ç·šé–“éš” / Spacing | 6 milï¼ˆDiff Pairï¼‰ |
| éŠ…åš / Copper Thickness | 0.5 oz |
| å…¬å·® / Tolerance | Â±10% |

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ / Related Links
- [ğŸ“– Stack-up](./stackup.md)  
- [ğŸ“– Via Design](./via-design.md)  
- [ğŸ“– Simulation](./simulation.md)  

---

## â¬†ï¸ Back to PCB
[![Back Site](https://img.shields.io/badge/â¬†ï¸%20Back-Site-brightgreen?logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/PCB/)  
[![Back Repo](https://img.shields.io/badge/â¬†ï¸%20Back-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/tree/main/Assembly-Integration/PCB)
