C:\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe  -osyn  "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_comp.srs"  -top  top  -hdllog  "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\synlog\xo3l_verilog_xo3l_verilog_compiler.srr"  -encrypt  -mp  1  -verification_mode 0  -verilog  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver   -I "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog"  -I "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\"  -I C:\lscc\diamond\3.12\synpbase\lib   -v2001  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -encrypt  -pro  -dmgen  "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\dm"  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -D_MULTIPLE_FILE_COMPILATION_UNIT_  -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\compiler_directives.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\xo3l\oddrx4.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\xo3l\ipexpress\pll_pix2byte_RGB888_2lane.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\io_controller_tx.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\byte_packetizer.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\crc16_2lane_bb.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\parallel2byte_bb.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\packetheader_bb.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\DataFlow_Switch.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Serial_Protocol.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\PLL_12_24_100.v"  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe -osyn "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_comp.srs" -top top -hdllog "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\synlog\xo3l_verilog_xo3l_verilog_compiler.srr" -encrypt -mp 1 -verification_mode 0 -verilog -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -I "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog" -I "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\" -I ..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib -v2001 -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v -devicelib ..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -encrypt -pro -dmgen "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\xo3l_verilog\dm" -ui -fid2 -ram -sharing on -ll 2000 -autosm -D_MULTIPLE_FILE_COMPILATION_UNIT_ -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\compiler_directives.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\colorbar_gen.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\top.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\xo3l\oddrx4.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\xo3l\ipexpress\pll_pix2byte_RGB888_2lane.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\lp_hs_dly_ctrl.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\io_controller_tx.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dphy_tx_inst.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_rom.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\dcs_encoder.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\byte_packetizer.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\crc16_2lane_bb.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\parallel2byte_bb.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\source\verilog\packetheader_bb.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Commando_Inicial.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\DataFlow_Switch.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Mux_mod.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\Serial_Protocol.v" -lib work -fv2001 "C:\Users\Miguel Estrada\Documents\GitHub\project\xo3l\verilog\PLL_12_24_100.v" -jobname "compiler"
rc:0 success:1 runtime:5
file:..\synwork\xo3l_verilog_xo3l_verilog_comp.srs|io:o|time:1645150346|size:53325|exec:0|csum:
file:..\synlog\xo3l_verilog_xo3l_verilog_compiler.srr|io:o|time:1645150346|size:40082|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v|io:i|time:1603988454|size:53334|exec:0|csum:BEFB982BE483587B26B156E884C15512
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1603988454|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\compiler_directives.v|io:i|time:1644961937|size:3255|exec:0|csum:AC88DB1A3BAEF994F9F1656BDCB4DCD8
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\colorbar_gen.v|io:i|time:1645133408|size:4727|exec:0|csum:8CDEEC1F82855CE12621D02CCC245362
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\top.v|io:i|time:1645150342|size:20967|exec:0|csum:FE33CFF7161F0C2153302C342EE07FD5
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\xo3l\oddrx4.v|io:i|time:1644948192|size:6189|exec:0|csum:4893EE0245249D1B7D7B831A30E18FDB
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\xo3l\ipexpress\pll_pix2byte_RGB888_2lane.v|io:i|time:1645049157|size:4921|exec:0|csum:73D645C4438E06D8206435E735344FA2
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\lp_hs_dly_ctrl.v|io:i|time:1644948192|size:8097|exec:0|csum:32D9BDA0AF30BF1C8A226CAC0304424C
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\io_controller_tx.v|io:i|time:1644948192|size:4660|exec:0|csum:C85A07AFAD1C04CD1E5AB5B8723E294C
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\dphy_tx_inst.v|io:i|time:1644948192|size:10991|exec:0|csum:07D4B92EF4BA2E11392E974B441DD7C4
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\dcs_rom.v|io:i|time:1645135344|size:16280|exec:0|csum:CE5D3F3166DCE97B4BE0740E18C93AE1
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\dcs_encoder.v|io:i|time:1644948192|size:5574|exec:0|csum:B1B04A0B42993C585A907BFAB473B526
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\byte_packetizer.v|io:i|time:1644948192|size:7164|exec:0|csum:28453DAC044725A8E463B9B7C1D6803B
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\crc16_2lane_bb.v|io:i|time:1644948192|size:2386|exec:0|csum:30094E2F3796D18889788CBA4E2BE0AD
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\parallel2byte_bb.v|io:i|time:1644948192|size:3092|exec:0|csum:F05B9E7C3D49E55165D2E7153ED56056
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\source\verilog\packetheader_bb.v|io:i|time:1644948192|size:2750|exec:0|csum:73054C456B31C395996CE7AD09407400
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\Commando_Inicial.v|io:i|time:1645147703|size:5227|exec:0|csum:98BCFC47BF6B88F25743B1F1C815FE52
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\DataFlow_Switch.v|io:i|time:1644961708|size:5615|exec:0|csum:EB6F30A3B954B0ECB76647F0ED510EF8
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\Mux_mod.v|io:i|time:1645051293|size:364|exec:0|csum:53BB0D42CC6E0729E1287543C5330D05
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\Serial_Protocol.v|io:i|time:1645126661|size:1763|exec:0|csum:D9D29C331DC7A527272182792905D4B5
file:.\-fv2001|io:i|time:0|size:-1|exec:0|csum:
file:..\..\PLL_12_24_100.v|io:i|time:1645049902|size:4859|exec:0|csum:F02511CC15D2777B6E9A1B6881D215C9
file:..\..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\c_hdl.exe|io:i|time:1603988322|size:5736448|exec:1|csum:F3379711CDC83CA310869A1D9BD9BABE
