Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Thu Mar 13 01:11:33 2025
| Host         : PKLT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_my_watch_control_sets_placed.rpt
| Design       : top_my_watch
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              75 |           24 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              46 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                        Enable Signal                       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_fnd_cntl/U_Clk_Divider/CLK                    |                                                            | reset_IBUF       |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                   | U_Stopwatch/U_DP/U_Count_Msec/E[0]                         | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                   | U_Stopwatch/U_DP/U_Count_Msec/FSM_onehot_state_reg[2]_0[0] | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                   | U_Stopwatch/U_DP/U_Count_Msec/FSM_onehot_state_reg[2][0]   | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                   | U_Stopwatch/U_DP/U_Tick_100hz/r_tick_100hz_reg_0[0]        | reset_IBUF       |                3 |              7 |         2.33 |
|  U_Stopwatch/U_BTN_Debounce_CLEAR/r_1khz_reg_n_0 |                                                            | reset_IBUF       |                1 |              8 |         8.00 |
|  U_Stopwatch/U_BTN_Debounce_RUN_STOP/r_1khz      |                                                            | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                   | U_Stopwatch/U_Control_unit/w_run_stop                      | reset_IBUF       |                5 |             21 |         4.20 |
|  clk_IBUF_BUFG                                   |                                                            | reset_IBUF       |               20 |             56 |         2.80 |
+--------------------------------------------------+------------------------------------------------------------+------------------+------------------+----------------+--------------+


