Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 16
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 16
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

Initialize PERCEPTRON
PERC_ENTRIES: 4096
PERC_FEATURES: 9

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../IPC-traces//server_032.champsimtrace.xz
.xz
NUM_OF_IPS_IN_CRITICAL_IP_TRAINING: 64
NUM_OF_CRITICAL_IP_TRAINING_TABLE_WAYS: 2
NUM_OF_CRITICAL_IP_TRAINING_TABLE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_SETS: 32
WOBBLY_CRITICAL_IP_CACHE_WAYS: 4
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
CPU 0 L1I next line prefetcher
L1I has LRU replacement policy
L1D has LRU replacement policy
PERC_ENTRIES: 4096
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000001 cycles: 2909758 heartbeat IPC: 3.43671 cumulative IPC: 3.43671 (Simulation time: 0 hr 3 min 21 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5816511 heartbeat IPC: 3.44027 cumulative IPC: 3.43849 (Simulation time: 0 hr 6 min 19 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 8720837 heartbeat IPC: 3.44314 cumulative IPC: 3.44004 (Simulation time: 0 hr 9 min 7 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 11627418 heartbeat IPC: 3.44047 cumulative IPC: 3.44014 (Simulation time: 0 hr 11 min 39 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 14534380 heartbeat IPC: 3.44002 cumulative IPC: 3.44012 (Simulation time: 0 hr 13 min 56 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 14534380 (Simulation time: 0 hr 13 min 56 sec) 

% increase in all ip prefetch 397.48
% increase in all ip prefetch -0.0307372
Heartbeat CPU 0 instructions: 60000000 cycles: 30284369 heartbeat IPC: 0.634921 cumulative IPC: 0.634921 (Simulation time: 0 hr 16 min 38 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 45982944 heartbeat IPC: 0.637001 cumulative IPC: 0.635959 (Simulation time: 0 hr 19 min 18 sec) 
*** Reached end of trace for Core: 0 Repeating trace: ../IPC-traces//server_032.champsimtrace.xz
Heartbeat CPU 0 instructions: 80000003 cycles: 61674504 heartbeat IPC: 0.637285 cumulative IPC: 0.636401 (Simulation time: 0 hr 22 min 5 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 77345347 heartbeat IPC: 0.638128 cumulative IPC: 0.636831 (Simulation time: 0 hr 24 min 40 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 93035365 heartbeat IPC: 0.637348 cumulative IPC: 0.636935 (Simulation time: 0 hr 27 min 37 sec) 
Finished CPU 0 instructions: 50000003 cycles: 78500999 cumulative IPC: 0.636935 (Simulation time: 0 hr 27 min 37 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.636935 instructions: 50000003 cycles: 78500999

CPU 0 Average Load ROB stall cycles: 1.88308e+07
CPU 0 Fraction of times ROB stalled by Loads: 35.0022
CPU 0 Percentage of Load stall cycles in Total stall cycles: 2.73506e+08
Issued all: 27845071
Issued LT all: 22039127
rob_not_full_when_issued_lt_all: 22014901
Issued LT one: 17057124
rob_not_full_when_issued_lt_one: 17038258
critical_ip_candidate_identification_operations: 6738112
critical_ip_candidate_identification_operation_per_cycle: 0.0858347
 Total stall cycles: 66269707
 Total load stall cycles: 181251718507974
Unique Load IPs: 8589
CPU 0 NUM of IPS identified critical: 0
CPU 0 Num of Load IPs stalling ROB: 8156
Threshold modification factor: -1
Max PIST entries: 64
Min PIST entries: 0
Avg PIST entries: 32
Trouble in retire width: 0.892489
MaC = Marked as critical.
lt_50_percent_before_Mac: 0
gt_90_percent_before_Mac: 0
gt_75_percent_before_Mac: 0
gt_50_percent_before_Mac: 0
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: -nan
average_stall_proportion_after: -nan
Critical IP stalls, total frequency: 0
Non-critical IP stalls, total frequency: 3369056
Total Freq all stalling IPs: 3369056
Critical_IP_Detector_Accuracy_70: -nan
Critical_IP_Detector_Accuracy_80: -nan
Critical_IP_Detector_Accuracy_90: -nan
Critical_IP_Detector_Coverage_70: 0
Critical_IP_Detector_Coverage_80: 0
Critical_IP_Detector_Coverage_90: 0
stat_90_percent_critical_ip_stalls_freq: 3032492
stat_90_percent_non_critical_ip_stalls_freq: 336564
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 43.8173
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 35.465
Critical_IP_ROB_Stalls_Bucket_0: 0
Non-critical_IP_ROB_Stalls_Bucket_0: 2363097
Critical_IP_ROB_Stalls_Bucket_1: 0
Non-critical_IP_ROB_Stalls_Bucket_1: 741995
Critical_IP_ROB_Stalls_Bucket_2: 0
Non-critical_IP_ROB_Stalls_Bucket_2: 210465
Critical_IP_ROB_Stalls_Bucket_3: 0
Non-critical_IP_ROB_Stalls_Bucket_3: 35225
Critical_IP_ROB_Stalls_Bucket_4: 0
Non-critical_IP_ROB_Stalls_Bucket_4: 10345
Critical_IP_ROB_Stalls_Bucket_5: 0
Non-critical_IP_ROB_Stalls_Bucket_5: 4351
Critical_IP_ROB_Stalls_Bucket_6: 0
Non-critical_IP_ROB_Stalls_Bucket_6: 3578
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: 50.0026 num IPs:  514
percent55: 55.0085 num IPs: 705
percent60: 60.009 num IPs: 898
percent65: 65.0042 num IPs: 1091
percent70: 70.0247 num IPs: 1285
percent75: 75.0063 num IPs: 1478
percent80: 80.0244 num IPs: 1675
percent85: 85.0136 num IPs: 1877
percent90: 90.0097 num IPs: 2099
Critical_ROB_Stalls_Percent_0_Bucket_0: 1022126
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 1340971
Critical_ROB_Stalls_Percent_0_Bucket_1: 456615
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 285380
Critical_ROB_Stalls_Percent_0_Bucket_2: 158519
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 51946
Critical_ROB_Stalls_Percent_0_Bucket_3: 30720
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 4505
Critical_ROB_Stalls_Percent_0_Bucket_4: 9806
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 539
Critical_ROB_Stalls_Percent_0_Bucket_5: 3806
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 545
Critical_ROB_Stalls_Percent_0_Bucket_6: 3022
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 556
Critical_ROB_Stalls_Percent_1_Bucket_0: 1141715
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 1221382
Critical_ROB_Stalls_Percent_1_Bucket_1: 495360
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 246635
Critical_ROB_Stalls_Percent_1_Bucket_2: 168265
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 42200
Critical_ROB_Stalls_Percent_1_Bucket_3: 31277
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 3948
Critical_ROB_Stalls_Percent_1_Bucket_4: 9809
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 536
Critical_ROB_Stalls_Percent_1_Bucket_5: 3807
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 544
Critical_ROB_Stalls_Percent_1_Bucket_6: 3030
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 548
Critical_ROB_Stalls_Percent_2_Bucket_0: 1253461
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 1109636
Critical_ROB_Stalls_Percent_2_Bucket_1: 538919
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 203076
Critical_ROB_Stalls_Percent_2_Bucket_2: 180721
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 29744
Critical_ROB_Stalls_Percent_2_Bucket_3: 31972
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 3253
Critical_ROB_Stalls_Percent_2_Bucket_4: 9816
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 529
Critical_ROB_Stalls_Percent_2_Bucket_5: 3807
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 544
Critical_ROB_Stalls_Percent_2_Bucket_6: 3030
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 548
Critical_ROB_Stalls_Percent_3_Bucket_0: 1392878
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 970219
Critical_ROB_Stalls_Percent_3_Bucket_1: 565483
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 176512
Critical_ROB_Stalls_Percent_3_Bucket_2: 182869
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 27596
Critical_ROB_Stalls_Percent_3_Bucket_3: 32135
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 3090
Critical_ROB_Stalls_Percent_3_Bucket_4: 9818
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 527
Critical_ROB_Stalls_Percent_3_Bucket_5: 3808
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 543
Critical_ROB_Stalls_Percent_3_Bucket_6: 3031
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 547
Critical_ROB_Stalls_Percent_4_Bucket_0: 1520997
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 842100
Critical_ROB_Stalls_Percent_4_Bucket_1: 601971
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 140024
Critical_ROB_Stalls_Percent_4_Bucket_2: 187425
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 23040
Critical_ROB_Stalls_Percent_4_Bucket_3: 32140
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 3085
Critical_ROB_Stalls_Percent_4_Bucket_4: 9818
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 527
Critical_ROB_Stalls_Percent_4_Bucket_5: 3808
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 543
Critical_ROB_Stalls_Percent_4_Bucket_6: 3031
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 547
Critical_ROB_Stalls_Percent_5_Bucket_0: 1662224
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 700873
Critical_ROB_Stalls_Percent_5_Bucket_1: 625927
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 116068
Critical_ROB_Stalls_Percent_5_Bucket_2: 189306
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 21159
Critical_ROB_Stalls_Percent_5_Bucket_3: 32906
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 2319
Critical_ROB_Stalls_Percent_5_Bucket_4: 9818
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 527
Critical_ROB_Stalls_Percent_5_Bucket_5: 3808
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 543
Critical_ROB_Stalls_Percent_5_Bucket_6: 3031
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 547
Critical_ROB_Stalls_Percent_6_Bucket_0: 1806313
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 556784
Critical_ROB_Stalls_Percent_6_Bucket_1: 646777
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 95218
Critical_ROB_Stalls_Percent_6_Bucket_2: 193187
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 17278
Critical_ROB_Stalls_Percent_6_Bucket_3: 33065
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 2160
Critical_ROB_Stalls_Percent_6_Bucket_4: 9900
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 445
Critical_ROB_Stalls_Percent_6_Bucket_5: 3810
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 541
Critical_ROB_Stalls_Percent_6_Bucket_6: 3031
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 547
Critical_ROB_Stalls_Percent_7_Bucket_0: 1950367
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 412730
Critical_ROB_Stalls_Percent_7_Bucket_1: 666171
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 75824
Critical_ROB_Stalls_Percent_7_Bucket_2: 197674
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 12791
Critical_ROB_Stalls_Percent_7_Bucket_3: 33219
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 2006
Critical_ROB_Stalls_Percent_7_Bucket_4: 9900
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 445
Critical_ROB_Stalls_Percent_7_Bucket_5: 3810
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 541
Critical_ROB_Stalls_Percent_7_Bucket_6: 3031
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 547
Critical_ROB_Stalls_Percent_8_Bucket_0: 2100237
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 262860
Critical_ROB_Stalls_Percent_8_Bucket_1: 683283
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 58712
Critical_ROB_Stalls_Percent_8_Bucket_2: 198912
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 11553
Critical_ROB_Stalls_Percent_8_Bucket_3: 33319
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 1906
Critical_ROB_Stalls_Percent_8_Bucket_4: 9900
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 445
Critical_ROB_Stalls_Percent_8_Bucket_5: 3810
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 541
Critical_ROB_Stalls_Percent_8_Bucket_6: 3031
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 547
Average ROB occupancy Load Stall Begin: 34.4843
Average ROB occupancy Load Stall End: 42.9829
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: -nan
Average ROB occupancy Critical Load Stall End: -nan
Min ROB occupancy Critical Load Stall Begin: 400
Max ROB occupancy Critical Load Stall Begin: 0
Min ROB occupancy Critical Load Stall End: 400
Max ROB occupancy Critical Load Stall End: 0
 ROB Load Stall Begin Bucket Count 0: 2642157
 ROB Load Stall End Bucket Count 0: 2363097
 ROB Critical Load Stall Begin Bucket Count 0: 0
 ROB Critical Load Stall End Bucket Count 0: 0
 ROB Load Stall Begin Bucket Count 1: 538069
 ROB Load Stall End Bucket Count 1: 741995
 ROB Critical Load Stall Begin Bucket Count 1: 0
 ROB Critical Load Stall End Bucket Count 1: 0
 ROB Load Stall Begin Bucket Count 2: 147787
 ROB Load Stall End Bucket Count 2: 210465
 ROB Critical Load Stall Begin Bucket Count 2: 0
 ROB Critical Load Stall End Bucket Count 2: 0
 ROB Load Stall Begin Bucket Count 3: 25354
 ROB Load Stall End Bucket Count 3: 35225
 ROB Critical Load Stall Begin Bucket Count 3: 0
 ROB Critical Load Stall End Bucket Count 3: 0
 ROB Load Stall Begin Bucket Count 4: 9198
 ROB Load Stall End Bucket Count 4: 10345
 ROB Critical Load Stall Begin Bucket Count 4: 0
 ROB Critical Load Stall End Bucket Count 4: 0
 ROB Load Stall Begin Bucket Count 5: 3901
 ROB Load Stall End Bucket Count 5: 4351
 ROB Critical Load Stall Begin Bucket Count 5: 0
 ROB Critical Load Stall End Bucket Count 5: 0
 ROB Load Stall Begin Bucket Count 6: 2590
 ROB Load Stall End Bucket Count 6: 3578
 ROB Critical Load Stall Begin Bucket Count 6: 0
 ROB Critical Load Stall End Bucket Count 6: 0
PIST Tag Read Accesses: 2549300
PIST Read Accesses: 1274650
PIST Tag Write Accesses: 2549300
PIST Write Accesses: 1274650
Criticality detector called times: 3369056
Max global_stall_cycles_count: 2048681
Threshold Modified: 1 times, factor: -1
Sturdy critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 0
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
Wobbly critical IP cache stats: 
 Unused entries: 128
CIC Tag Read Accesses: 85190044
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
ITLB TOTAL     ACCESS:   10545119  HIT:    9761430  MISS:     783689  HIT %:    92.5682  MISS %:    7.43177   MPKI: 15.6738
ITLB LOAD TRANSLATION ACCESS:    8198179  HIT:    8150407  MISS:      47772  HIT %:    99.4173  MISS %:   0.582715   MPKI: 0.95544
ITLB TRANSLATION FROM L1D PREFETCHER ACCESS:    2346940  HIT:    1611023  MISS:     735917  HIT %:    68.6436  MISS %:    31.3564   MPKI: 14.7183
ITLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:     607953  USELESS:     127965
ITLB USEFUL LOAD PREFETCHES:     607953 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
ITLB TIMELY PREFETCHES:     607953 LATE PREFETCHES: 0 DROPPED PREFETCHES: 6981
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 9.02604 cycles
ITLB RQ	ACCESS:   16428340	FORWARD:          0	MERGED:    5833676	TO_CACHE:   10594664

DTLB TOTAL     ACCESS:   11603859  HIT:   11093281  MISS:     510578  HIT %:    95.5999  MISS %:    4.40007   MPKI: 10.2116
DTLB LOAD TRANSLATION ACCESS:   11603859  HIT:   11093281  MISS:     510578  HIT %:    95.5999  MISS %:    4.40007   MPKI: 10.2116
DTLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 9.06533 cycles
DTLB RQ	ACCESS:   15225665	FORWARD:          0	MERGED:    3600783	TO_CACHE:   11624882

STLB TOTAL     ACCESS:    1294267  HIT:    1293963  MISS:        304  HIT %:    99.9765  MISS %:  0.0234882   MPKI: 0.00608
STLB LOAD TRANSLATION ACCESS:     558350  HIT:     558046  MISS:        304  HIT %:    99.9456  MISS %:  0.0544461   MPKI: 0.00608
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:     735917  HIT:     735917  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLBprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 6981
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 47.4342 cycles
STLB RQ	ACCESS:    1301248	FORWARD:          0	MERGED:          0	TO_CACHE:    1301248

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   14691767  HIT:   13556361  MISS:    1135406  HIT %:    92.2718  MISS %:    7.72818   MPKI: 22.7081
L1D LOAD      ACCESS:    8031561  HIT:    7195545  MISS:     836016  HIT %:    89.5909  MISS %:    10.4091   MPKI: 16.7203
L1D RFO       ACCESS:    6660206  HIT:    6360816  MISS:     299390  HIT %:    95.5048  MISS %:    4.49521   MPKI: 5.9878
L1Dprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 21.1157 cycles
L1D RQ	ACCESS:   11440931	FORWARD:          0	MERGED:    3215309	TO_CACHE:    8068069
L1D WQ	ACCESS:    7236333	FORWARD:     157553	MERGED:      78737	TO_CACHE:    7157596

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   16338397  HIT:   11844452  MISS:    4493945  HIT %:    72.4946  MISS %:    27.5054   MPKI: 89.8789
L1I LOAD      ACCESS:    9757157  HIT:    9728504  MISS:      28653  HIT %:    99.7063  MISS %:   0.293661   MPKI: 0.57306
L1I PREFETCH  ACCESS:    6581240  HIT:    2115948  MISS:    4465292  HIT %:    32.1512  MISS %:    67.8488   MPKI: 89.3058
L1Iprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: inf
L1I PREFETCH  REQUESTED:    6839650  ISSUED:    6828903  USEFUL:    3268044  USELESS:    1197242
L1I USEFUL LOAD PREFETCHES:    3268044 PREFETCH ISSUED TO LOWER LEVEL:    4483777  ACCURACY: 72.886
L1I TIMELY PREFETCHES:    3268044 LATE PREFETCHES: 8082 DROPPED PREFETCHES: 16582
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 4483777 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 97368.6 cycles
L1I RQ	ACCESS:   13697235	FORWARD:          0	MERGED:    3935944	TO_CACHE:    9761291
L1I PQ	ACCESS:    6828903	FORWARD:          0	MERGED:     161854	TO_CACHE:    6667049

BTB TOTAL     ACCESS:    5868586  HIT:    3860324  MISS:    2008262  HIT %:    65.7795  MISS %:    34.2205   MPKI: 40.1652
BTB BRANCH_DIRECT_JUMP	ACCESS:     508368  HIT:     346588  MISS:     161780
BTB BRANCH_INDIRECT	ACCESS:     180051  HIT:     143281  MISS:      36770
BTB BRANCH_CONDITIONAL	ACCESS:    2594502  HIT:    2045018  MISS:     549484
BTB BRANCH_DIRECT_CALL	ACCESS:    1086730  HIT:     694535  MISS:     392195
BTB BRANCH_INDIRECT_CALL	ACCESS:     206109  HIT:     130934  MISS:      75175
BTB BRANCH_RETURN	ACCESS:    1292826  HIT:     499968  MISS:     792858
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:   11365863  HIT:    9335532  MISS:    2030331  HIT %:    82.1366  MISS %:    17.8634   MPKI: 40.6066
L2C LOAD      ACCESS:     856531  HIT:     696840  MISS:     159691  HIT %:    81.3561  MISS %:    18.6439   MPKI: 3.19382
L2C DATA LOAD MPKI: 3.17934
L2C INSTRUCTION LOAD MPKI: 0.01448
L2C RFO       ACCESS:     299390  HIT:     234310  MISS:      65080  HIT %:    78.2625  MISS %:    21.7375   MPKI: 1.3016
L2C PREFETCH  ACCESS:    9614095  HIT:    7870243  MISS:    1743852  HIT %:    81.8615  MISS %:    18.1385   MPKI: 34.877
L2C DATA PREFETCH MPKI: 21.5472
L2C INSTRUCTION PREFETCH MPKI: 13.3299
L2C WRITEBACK ACCESS:     588562  HIT:     527140  MISS:      61422  HIT %:    89.5641  MISS %:    10.4359   MPKI: 1.22844
L2C LOAD TRANSLATION ACCESS:        304  HIT:         51  MISS:        253  HIT %:    16.7763  MISS %:    83.2237   MPKI: 0.00506
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:       6981  HIT:       6948  MISS:         33  HIT %:    99.5273  MISS %:   0.472712   MPKI: 0.00066
L2Cprefetch_cycle_count: 4351746 prefetches_per_prefetch_cycle: 1.78427
L2C PREFETCH  REQUESTED:    7765016  ISSUED:    7764708  USEFUL:      41305  USELESS:    1702470
L2C USEFUL LOAD PREFETCHES:      41305 PREFETCH ISSUED TO LOWER LEVEL:    1802240  ACCURACY: 2.29187
L2C TIMELY PREFETCHES:      41305 LATE PREFETCHES: 4781 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 1092048 DIFFERENT FILL-ORIGIN LEVEL: 53600
L2C AVERAGE MISS LATENCY: 29.6929 cycles
L2C RQ	ACCESS:    1163262	FORWARD:          0	MERGED:          0	TO_CACHE:    1163206
L2C WQ	ACCESS:     588562	FORWARD:         86	MERGED:          0	TO_CACHE:     588562
L2C PQ	ACCESS:   12238085	FORWARD:          0	MERGED:    2533310	TO_CACHE:    9704745

L2C Instructions Evicting Data 436216
L2C Translations Evicting Data 248
L2C Data Evicting Data 887001
L2C Instructions Evicting Instructions 230943
L2C Translations Evicting Instructions 38
L2C Data Evicting Instructions 414182
L2C Instructions Evicting Translations 58
L2C Translations Evicting Translations 0
L2C Data Evicting Translations 223
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       7285  HIT:       7285  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:        304  HIT:        304  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:       6981  HIT:       6981  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       7285  HIT:       7285  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:        304  HIT:        304  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:       6981  HIT:       6981  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       7285  HIT:       7285  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:        304  HIT:        304  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:       6981  HIT:       6981  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       7285  HIT:       7285  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 LOAD TRANSLATION ACCESS:        304  HIT:        304  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:       6981  HIT:       6981  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2prefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    2127956  HIT:    2118574  MISS:       9382  HIT %:    99.5591  MISS %:   0.440893   MPKI: 0.18764
LLC LOAD      ACCESS:     155077  HIT:     154394  MISS:        683  HIT %:    99.5596  MISS %:   0.440426   MPKI: 0.01366
LLC RFO       ACCESS:      64913  HIT:      64856  MISS:         57  HIT %:    99.9122  MISS %:  0.0878098   MPKI: 0.00114
LLC PREFETCH  ACCESS:    1802087  HIT:    1793560  MISS:       8527  HIT %:    99.5268  MISS %:   0.473174   MPKI: 0.17054
LLC WRITEBACK ACCESS:     105593  HIT:     105478  MISS:        115  HIT %:    99.8911  MISS %:   0.108909   MPKI: 0.0023
LLC LOAD TRANSLATION ACCESS:        253  HIT:        253  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLC TRANSLATION FROM L1D PREFETCHER ACCESS:         33  HIT:         33  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLCprefetch_cycle_count: 0 prefetches_per_prefetch_cycle: -nan
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        377  USELESS:       4436
LLC USEFUL LOAD PREFETCHES:        377 PREFETCH ISSUED TO LOWER LEVEL:       8527  ACCURACY: 4.42125
LLC TIMELY PREFETCHES:        377 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 214 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 146.972 cycles
LLC RQ	ACCESS:     220276	FORWARD:          0	MERGED:          0	TO_CACHE:     220276
LLC WQ	ACCESS:     105593	FORWARD:          0	MERGED:          0	TO_CACHE:     105593
LLC PQ	ACCESS:    1802240	FORWARD:          0	MERGED:        138	TO_CACHE:    1802102

LLC Dense regions hint to LLC: 0

RAW hits: 1194498
Loads Generated: 12635430
Loads sent to L1D: 11440931
Stores Generated: 7236320
Stores sent to L1D: 7236333
Major fault: 0 Minor fault: 1263
Allocated PAGES: 1263
I-Shadow cache 408 bytes
Touched + WorthPF tables 6144 bytes 
MMA filter 174 bytes 
FNL filter 272 bytes 
TOTAL PREFETCHER STORAGE SIZE: 25174 bytes
CPU 0 L1I next line prefetcher final stats
total_pref_operate_instances_l2: 5245072
dynamic_config_counter_instances_l2_1: 5224677
dynamic_config_counter_instances_l2_2: 10440
dynamic_config_counter_instances_l2_3: 9955
dynamic_config_counter_instances_l2_4: 0
dynamic_config_counter_instances_l2_5: 0
------------------
Depth Distribution
------------------
depth 0: 611758
depth 1: 277603
depth 2: 611086
depth 3: 7770647
depth 4: 1054213
depth 5: 0
depth 6: 0
depth 7: 0
depth 8: 0
depth 9: 0
depth 10: 0
depth 11: 0
depth 12: 0
depth 13: 0
depth 14: 0
depth 15: 0
depth 16: 0
depth 17: 0
depth 18: 0
depth 19: 0
depth 20: 0
depth 21: 0
depth 22: 0
depth 23: 0
depth 24: 0
depth 25: 0
depth 26: 0
depth 27: 0
depth 28: 0
depth 29: 0
Total: 10325307
------------------
ST read accesses: 3816018
ST write accesses: 1429054
PT read accesses: 107257516
PT write accesses: 4562497
FILTER read accesses: 25565087
FILTER write accesses: 15370744
GHR read accesses: 14587160
GHR write accesses: 613293
PERC read accesses: 764413335
PERC write accesses: 52681163
GHR counter read accesses: 10490144
GHR counter write accesses: 17050469
GHR ip read accesses: 40029369
GHR ip write accesses: 20980288
ST tag read accesses: 174233508
ST tag write accesses: 29832211

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2255  ROW_BUFFER_MISS:       7012
 DBUS_CONGESTED:         16
 WQ ROW_BUFFER_HIT:          6  ROW_BUFFER_MISS:        218  FULL:          0

 AVG_CONGESTED_CYCLE: 5
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 77665257
0banks busy for write cycles: 197
1banks busy for read cycles: 579380
1banks busy for write cycles: 31907
2banks busy for read cycles: 123423
2banks busy for write cycles: 3288
3banks busy for read cycles: 61990
3banks busy for write cycles: 488
4banks busy for read cycles: 26465
4banks busy for write cycles: 161
5banks busy for read cycles: 4744
5banks busy for write cycles: 0
6banks busy for read cycles: 3029
6banks busy for write cycles: 0
7banks busy for read cycles: 671
7banks busy for write cycles: 0
8banks busy for read cycles: 0
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 99.8762% MPKI: 0.2296 Average ROB Occupancy at Mispredict: 91.6399
Branch types
NOT_BRANCH: 40725945 81.4519%
BRANCH_DIRECT_JUMP: 508368 1.01674%
BRANCH_INDIRECT: 180051 0.360102%
BRANCH_CONDITIONAL: 5999625 11.9992%
BRANCH_DIRECT_CALL: 1086730 2.17346%
BRANCH_INDIRECT_CALL: 206109 0.412218%
BRANCH_RETURN: 1292826 2.58565%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 1263
