<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Other?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Other/?><?path2project ..\?><?path2project-uri ../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="Extract_Path_Ethernet_I_F_Features_nhorj1i84" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="topic:1;2:138">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="title:1;3:10">Extract Path Ethernet Interface Features</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="p:1;6:8">The GCC block has control logic to interface with the TX engine of FEGE
    Subsystem. This control logic implements the Ethernet frame assembly and
    packet transmit to the FEGE subsystem.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="p:2;10:8">The Ethernet frame structure is composed of the Ethernet Header, GCC
    Header, Ethernet Payload (this portion will become HDLC PDU) and the
    Ethernet CRC as shown in <xref href="Ethernet_Frame_Structure_bhorj1i83.xml#Ethernet_Frame_Structure_bhorj1i83/Ethernet_Frame_Header_shorj5yns" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="xref:1;12:150" type="fig"><?ditaot gentext?>Figure 2</xref>
    , <xref href="Ethernet_Frame_Structure_bhorj1i83.xml#Ethernet_Frame_Structure_bhorj1i83/GCC_Header_thorj5yns" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="xref:2;13:116" type="fig"><?ditaot gentext?>Figure 4</xref>
    , Ethernet payload <xref href="Ethernet_Frame_Structure_bhorj1i83.xml#Ethernet_Frame_Structure_bhorj1i83/Ethernet_Payload_uhorj5yns" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="xref:3;14:139" type="fig"><?ditaot gentext?>Figure 5</xref>
    , and <xref href="Ethernet_Frame_Structure_bhorj1i83.xml#Ethernet_Frame_Structure_bhorj1i83/Ethernet_CRC_whorj5yns" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="xref:4;15:122" type="fig"><?ditaot gentext?>Figure 6</xref>
    .</p>

    <ul class="- topic/ul " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="ul:1;18:9">
      <li id="d1e1334" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="li:1;19:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="p:3;19:27">The network byte order is big-endian but the bit
      order is Little-indian as shown in <xref href="Ethernet_Frame_Structure_bhorj1i83.xml#Ethernet_Frame_Structure_bhorj1i83/Ethernet_Byte_Order_Destination_Address__xhorj5yns" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="xref:5;20:181" type="fig"><?ditaot gentext?>Figure 7</xref>.
      For example, a MAC DA of 00-01-02-03-04-05 shows that the configuration
      register is 0x000102030405. The first byte sent to the network is 0x00,
      followed by 0x01 then 0x02 and so on.</p></li>

      <li id="d1e1342" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="li:2;25:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="p:4;25:27">On the transmit side, it sends Destination MAC
      Address, Source MAC Address, Type field and payload (Transcode header +
      GCC PDU) to TX Engine of FEGE subsystems. The start and end of the
      packet is marked with SOP and EOP flags on separate lines.</p></li>

      <li id="d1e1348" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="li:3;30:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="p:5;30:27">The Transmit ethernet frame will always contain DA,
      SA, VLAN Tag, EtherType Field, Transcode Header, GCC PDU and Ethernet
      CRC.</p></li>

      <li id="d1e1354" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="li:4;34:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="p:6;34:27">There is single register configuration for each of
      these fields that are sent on all ethernet packets:</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="p:7;35:66">- Destination
      MAC Address</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="p:8;36:26">- Source MAC Address</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="p:9;36:54">- VLAN tag</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="p:10;36:72">-
      EtherType</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="p:11;37:24">- Transcode Header: SWd</p></li>

      <li id="d1e1383" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="li:5;39:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="p:12;39:27">For Transcode Header-link mapping number Field there
      are 96 unique programmable registers. Each mapping to the GCC link that
      is extracted. This programmable register is 9 bits wide allowing the
      link mapping number to be 1-512.</p></li>

      <li id="d1e1389" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="li:6;44:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="p:13;44:27">For Transcode Header-Member ID Field there are 96
      unique programmable registers. Each mapping to the GCC link that is
      extracted. This programmable register is 8 bits wide, the valid range of
      values however is only 0-32 .</p></li>

      <li id="d1e1395" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="li:7;49:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="p:14;49:27">Transmit Packets are padded if less than 64
      bytes.</p></li>

      <li audience="MSCCInternal" id="d1e1401" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="li:8;52:48"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="p:15;52:51">Handshaking with FEGE block.
      Packet TX is stalled when FEGE block is unable to receive data. TX data
      width is 8 bits at 125 MHz TCLK.</p></li>

      <li audience="MSCCInternal" id="d1e1407" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="li:9;56:48"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="p:16;56:51">FCS is not calculated and is
      responsibility of FEGE block.</p></li>

      <li audience="MSCCInternal" id="d1e1413" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="li:10;59:48"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="p:17;59:51">FE/GE pause control is
      optionally connected to OPSx register GPO</p></li>

      <li audience="MSCCInternal" id="d1e1420" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="li:11;62:48"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="p:18;62:51">FE/GE pause control is
      optionally connected to Empty FIFO level</p></li>

      <li id="d1e1426" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="li:12;65:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="p:19;65:27">Link Mapping Number is inserted into the GCC Header
      from a table look-up based on logic buffer used.</p></li>

      <li id="d1e1438" class="- topic/li " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="li:13;68:24"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Extract_Path_Ethernet_I_F_Features_nhorj1i84.xml" xtrc="p:20;68:27">Padding Number is inserted into the GCC Header based
      on length of the Ethernet Frame and number of padding bytes needed for
      minimum Ethernet length (64 bytes).</p></li>
    </ul>
  </body>
</topic>