- name: CCSIDR_EL1
  long_name: "Current Cache Size ID Register"
  purpose: |
       "
       Provides information about the architecture of the currently selected
       cache.
       "
  size: 64
  arch: armv8-a
  execution_state: aarch64
  is_internal: True

  access_mechanisms:
      - name: mrs_register
        is_read: True
        op0: 0x3
        op1: 0x1
        op2: 0x0
        crm: 0x0
        crn: 0x0
        operand_mnemonic: CCSIDR_EL1

  fieldsets:
      - name: fieldset_1
        condition: "When ARMv8.3-CCIDX is implemented"
        size: 64

        fields:
          - name: LineSize
            lsb: 0
            msb: 2

          - name: Associativity
            lsb: 3
            msb: 23

          - name: 0
            lsb: 24
            msb: 31
            reserved0: True

          - name: NumSets
            lsb: 32
            msb: 55

          - name: 0
            lsb: 56
            msb: 63
            reserved0: True

      - name: fieldset_2
        size: 64

        fields:
          - name: LineSize
            lsb: 0
            msb: 2

          - name: Associativity
            lsb: 3
            msb: 12

          - name: NumSets
            lsb: 13
            msb: 27

          - name: UNKNOWN
            lsb: 28
            msb: 31

          - name: 0
            lsb: 32
            msb: 63
            reserved0: True
