ISim log file
Running: C:\Users\RAI\Desktop\university\term4\Lab DC\FinalProject\control\ControlUnit\system_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/RAI/Desktop/university/term4/Lab DC/FinalProject/control/ControlUnit/system_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING:  For instance CU/P/, width 1 of formal port rst is not equal to width 32 of actual constant.
WARNING:  For instance CU/Q/, width 1 of formal port rst is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 415 ns : File "C:/Users/RAI/Desktop/university/term4/Lab DC/FinalProject/control/ControlUnit/ControlUnit.v" Line 104
