

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Tue Sep 30 16:52:23 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	nvCOMMON,global,class=COMMON,space=1,delta=1,noexec
     5                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     6                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     7                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     8                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     9                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    10                           	dabs	1,0x7E,2
    11     0000                     
    12                           ; Generated 26/03/2025 GMT
    13                           ; 
    14                           ; Copyright Â© 2025, Microchip Technology Inc. and its subsidiaries ("Microchip")
    15                           ; All rights reserved.
    16                           ; 
    17                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    18                           ; 
    19                           ; Redistribution and use in source and binary forms, with or without modification, are
    20                           ; permitted provided that the following conditions are met:
    21                           ; 
    22                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    23                           ;        conditions and the following disclaimer.
    24                           ; 
    25                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    26                           ;        of conditions and the following disclaimer in the documentation and/or other
    27                           ;        materials provided with the distribution. Publication is not required when
    28                           ;        this file is used in an embedded application.
    29                           ; 
    30                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    31                           ;        software without specific prior written permission.
    32                           ; 
    33                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    34                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    35                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    36                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    37                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    38                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    39                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    40                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    41                           ; 
    42                           ; 
    43                           ; Code-generator required, PIC16F887 Definitions
    44                           ; 
    45                           ; SFR Addresses
    46     0004                     fsr             equ	4
    47     0004                     fsr0            equ	4
    48     0000                     indf            equ	0
    49     0000                     indf0           equ	0
    50     0002                     pc              equ	2
    51     0002                     pcl             equ	2
    52     000A                     pclath          equ	10
    53     0003                     status          equ	3
    54     0000                     INDF            equ	0	;# 
    55     0001                     TMR0            equ	1	;# 
    56     0002                     PCL             equ	2	;# 
    57     0003                     STATUS          equ	3	;# 
    58     0004                     FSR             equ	4	;# 
    59     0005                     PORTA           equ	5	;# 
    60     0006                     PORTB           equ	6	;# 
    61     0007                     PORTC           equ	7	;# 
    62     0008                     PORTD           equ	8	;# 
    63     0009                     PORTE           equ	9	;# 
    64     000A                     PCLATH          equ	10	;# 
    65     000B                     INTCON          equ	11	;# 
    66     000C                     PIR1            equ	12	;# 
    67     000D                     PIR2            equ	13	;# 
    68     000E                     TMR1            equ	14	;# 
    69     000E                     TMR1L           equ	14	;# 
    70     000F                     TMR1H           equ	15	;# 
    71     0010                     T1CON           equ	16	;# 
    72     0011                     TMR2            equ	17	;# 
    73     0012                     T2CON           equ	18	;# 
    74     0013                     SSPBUF          equ	19	;# 
    75     0014                     SSPCON          equ	20	;# 
    76     0015                     CCPR1           equ	21	;# 
    77     0015                     CCPR1L          equ	21	;# 
    78     0016                     CCPR1H          equ	22	;# 
    79     0017                     CCP1CON         equ	23	;# 
    80     0018                     RCSTA           equ	24	;# 
    81     0019                     TXREG           equ	25	;# 
    82     001A                     RCREG           equ	26	;# 
    83     001B                     CCPR2           equ	27	;# 
    84     001B                     CCPR2L          equ	27	;# 
    85     001C                     CCPR2H          equ	28	;# 
    86     001D                     CCP2CON         equ	29	;# 
    87     001E                     ADRESH          equ	30	;# 
    88     001F                     ADCON0          equ	31	;# 
    89     0081                     OPTION_REG      equ	129	;# 
    90     0085                     TRISA           equ	133	;# 
    91     0086                     TRISB           equ	134	;# 
    92     0087                     TRISC           equ	135	;# 
    93     0088                     TRISD           equ	136	;# 
    94     0089                     TRISE           equ	137	;# 
    95     008C                     PIE1            equ	140	;# 
    96     008D                     PIE2            equ	141	;# 
    97     008E                     PCON            equ	142	;# 
    98     008F                     OSCCON          equ	143	;# 
    99     0090                     OSCTUNE         equ	144	;# 
   100     0091                     SSPCON2         equ	145	;# 
   101     0092                     PR2             equ	146	;# 
   102     0093                     SSPADD          equ	147	;# 
   103     0093                     SSPMSK          equ	147	;# 
   104     0093                     MSK             equ	147	;# 
   105     0094                     SSPSTAT         equ	148	;# 
   106     0095                     WPUB            equ	149	;# 
   107     0096                     IOCB            equ	150	;# 
   108     0097                     VRCON           equ	151	;# 
   109     0098                     TXSTA           equ	152	;# 
   110     0099                     SPBRG           equ	153	;# 
   111     009A                     SPBRGH          equ	154	;# 
   112     009B                     PWM1CON         equ	155	;# 
   113     009C                     ECCPAS          equ	156	;# 
   114     009D                     PSTRCON         equ	157	;# 
   115     009E                     ADRESL          equ	158	;# 
   116     009F                     ADCON1          equ	159	;# 
   117     0105                     WDTCON          equ	261	;# 
   118     0107                     CM1CON0         equ	263	;# 
   119     0108                     CM2CON0         equ	264	;# 
   120     0109                     CM2CON1         equ	265	;# 
   121     010C                     EEDATA          equ	268	;# 
   122     010C                     EEDAT           equ	268	;# 
   123     010D                     EEADR           equ	269	;# 
   124     010E                     EEDATH          equ	270	;# 
   125     010F                     EEADRH          equ	271	;# 
   126     0185                     SRCON           equ	389	;# 
   127     0187                     BAUDCTL         equ	391	;# 
   128     0188                     ANSEL           equ	392	;# 
   129     0189                     ANSELH          equ	393	;# 
   130     018C                     EECON1          equ	396	;# 
   131     018D                     EECON2          equ	397	;# 
   132     0000                     INDF            equ	0	;# 
   133     0001                     TMR0            equ	1	;# 
   134     0002                     PCL             equ	2	;# 
   135     0003                     STATUS          equ	3	;# 
   136     0004                     FSR             equ	4	;# 
   137     0005                     PORTA           equ	5	;# 
   138     0006                     PORTB           equ	6	;# 
   139     0007                     PORTC           equ	7	;# 
   140     0008                     PORTD           equ	8	;# 
   141     0009                     PORTE           equ	9	;# 
   142     000A                     PCLATH          equ	10	;# 
   143     000B                     INTCON          equ	11	;# 
   144     000C                     PIR1            equ	12	;# 
   145     000D                     PIR2            equ	13	;# 
   146     000E                     TMR1            equ	14	;# 
   147     000E                     TMR1L           equ	14	;# 
   148     000F                     TMR1H           equ	15	;# 
   149     0010                     T1CON           equ	16	;# 
   150     0011                     TMR2            equ	17	;# 
   151     0012                     T2CON           equ	18	;# 
   152     0013                     SSPBUF          equ	19	;# 
   153     0014                     SSPCON          equ	20	;# 
   154     0015                     CCPR1           equ	21	;# 
   155     0015                     CCPR1L          equ	21	;# 
   156     0016                     CCPR1H          equ	22	;# 
   157     0017                     CCP1CON         equ	23	;# 
   158     0018                     RCSTA           equ	24	;# 
   159     0019                     TXREG           equ	25	;# 
   160     001A                     RCREG           equ	26	;# 
   161     001B                     CCPR2           equ	27	;# 
   162     001B                     CCPR2L          equ	27	;# 
   163     001C                     CCPR2H          equ	28	;# 
   164     001D                     CCP2CON         equ	29	;# 
   165     001E                     ADRESH          equ	30	;# 
   166     001F                     ADCON0          equ	31	;# 
   167     0081                     OPTION_REG      equ	129	;# 
   168     0085                     TRISA           equ	133	;# 
   169     0086                     TRISB           equ	134	;# 
   170     0087                     TRISC           equ	135	;# 
   171     0088                     TRISD           equ	136	;# 
   172     0089                     TRISE           equ	137	;# 
   173     008C                     PIE1            equ	140	;# 
   174     008D                     PIE2            equ	141	;# 
   175     008E                     PCON            equ	142	;# 
   176     008F                     OSCCON          equ	143	;# 
   177     0090                     OSCTUNE         equ	144	;# 
   178     0091                     SSPCON2         equ	145	;# 
   179     0092                     PR2             equ	146	;# 
   180     0093                     SSPADD          equ	147	;# 
   181     0093                     SSPMSK          equ	147	;# 
   182     0093                     MSK             equ	147	;# 
   183     0094                     SSPSTAT         equ	148	;# 
   184     0095                     WPUB            equ	149	;# 
   185     0096                     IOCB            equ	150	;# 
   186     0097                     VRCON           equ	151	;# 
   187     0098                     TXSTA           equ	152	;# 
   188     0099                     SPBRG           equ	153	;# 
   189     009A                     SPBRGH          equ	154	;# 
   190     009B                     PWM1CON         equ	155	;# 
   191     009C                     ECCPAS          equ	156	;# 
   192     009D                     PSTRCON         equ	157	;# 
   193     009E                     ADRESL          equ	158	;# 
   194     009F                     ADCON1          equ	159	;# 
   195     0105                     WDTCON          equ	261	;# 
   196     0107                     CM1CON0         equ	263	;# 
   197     0108                     CM2CON0         equ	264	;# 
   198     0109                     CM2CON1         equ	265	;# 
   199     010C                     EEDATA          equ	268	;# 
   200     010C                     EEDAT           equ	268	;# 
   201     010D                     EEADR           equ	269	;# 
   202     010E                     EEDATH          equ	270	;# 
   203     010F                     EEADRH          equ	271	;# 
   204     0185                     SRCON           equ	389	;# 
   205     0187                     BAUDCTL         equ	391	;# 
   206     0188                     ANSEL           equ	392	;# 
   207     0189                     ANSELH          equ	393	;# 
   208     018C                     EECON1          equ	396	;# 
   209     018D                     EECON2          equ	397	;# 
   210                           
   211                           	psect	nvCOMMON
   212     0070                     __pnvCOMMON:
   213     0070                     _d:
   214     0070                     	ds	1
   215     000C                     _PIR1bits       set	12
   216     000E                     _TMR1L          set	14
   217     000F                     _TMR1H          set	15
   218     0010                     _T1CONbits      set	16
   219     0008                     _PORTD          set	8
   220     0088                     _TRISD          set	136
   221                           
   222                           	psect	cinit
   223     07FB                     start_initialization:	
   224                           ; #config settings
   225                           
   226     07FB                     __initialization:
   227                           
   228                           ; Clear objects allocated to COMMON
   229     07FB  01F1               	clrf	__pbssCOMMON& (0+127)
   230     07FC                     end_of_initialization:	
   231                           ;End of C runtime variable initialization code
   232                           
   233     07FC                     __end_of__initialization:
   234     07FC  0183               	clrf	3
   235     07FD  120A  118A  2FCE   	ljmp	_main	;jump to C main() function
   236                           
   237                           	psect	bssCOMMON
   238     0071                     __pbssCOMMON:
   239     0071                     _dem:
   240     0071                     	ds	1
   241                           
   242                           	psect	cstackCOMMON
   243     0000                     __pcstackCOMMON:
   244     0000                     ?_main:
   245     0000                     ??_main:	
   246                           ; 1 bytes @ 0x0
   247                           
   248                           
   249                           	psect	maintext
   250     07CE                     __pmaintext:	
   251                           ; 1 bytes @ 0x0
   252 ;;
   253 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   254 ;;
   255 ;; *************** function _main *****************
   256 ;; Defined at:
   257 ;;		line 23 in file "603.c"
   258 ;; Parameters:    Size  Location     Type
   259 ;;		None
   260 ;; Auto vars:     Size  Location     Type
   261 ;;		None
   262 ;; Return value:  Size  Location     Type
   263 ;;                  1    wreg      void 
   264 ;; Registers used:
   265 ;;		wreg, status,2, status,0
   266 ;; Tracked objects:
   267 ;;		On entry : B00/0
   268 ;;		On exit  : 0/0
   269 ;;		Unchanged: 0/0
   270 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   271 ;;      Params:         0       0       0       0       0
   272 ;;      Locals:         0       0       0       0       0
   273 ;;      Temps:          0       0       0       0       0
   274 ;;      Totals:         0       0       0       0       0
   275 ;;Total ram usage:        0 bytes
   276 ;; This function calls:
   277 ;;		Nothing
   278 ;; This function is called by:
   279 ;;		Startup code after reset
   280 ;; This function uses a non-reentrant model
   281 ;;
   282                           
   283     07CE                     _main:	
   284                           ;psect for function _main
   285                           
   286     07CE                     l570:	
   287                           ;incstack = 0
   288                           ; Regs used in _main: [wreg+status,2+status,0]
   289                           
   290     07CE  30FF               	movlw	255
   291     07CF  00F0               	movwf	_d
   292     07D0                     l572:
   293     07D0  1683               	bsf	3,5	;RP0=1, select bank1
   294     07D1  1303               	bcf	3,6	;RP1=0, select bank1
   295     07D2  0188               	clrf	8	;volatile
   296     07D3                     l574:
   297     07D3  30FF               	movlw	255
   298     07D4  1283               	bcf	3,5	;RP0=0, select bank0
   299     07D5  1303               	bcf	3,6	;RP1=0, select bank0
   300     07D6  0088               	movwf	8	;volatile
   301     07D7                     l576:
   302     07D7  1010               	bcf	16,0	;volatile
   303     07D8                     l578:
   304     07D8  1090               	bcf	16,1	;volatile
   305     07D9                     l580:
   306     07D9  1610               	bsf	16,4	;volatile
   307     07DA                     l582:
   308     07DA  1690               	bsf	16,5	;volatile
   309     07DB                     l584:
   310     07DB  300B               	movlw	11
   311     07DC  008F               	movwf	15	;volatile
   312     07DD                     l586:
   313     07DD  30DC               	movlw	220
   314     07DE  008E               	movwf	14	;volatile
   315     07DF                     l588:
   316     07DF  1410               	bsf	16,0	;volatile
   317     07E0                     l590:
   318     07E0  100C               	bcf	12,0	;volatile
   319     07E1                     l592:
   320     07E1  1C0C               	btfss	12,0	;volatile
   321     07E2  2FE4               	goto	u11
   322     07E3  2FE5               	goto	u10
   323     07E4                     u11:
   324     07E4  2FE1               	goto	l592
   325     07E5                     u10:
   326     07E5                     l594:
   327     07E5  300B               	movlw	11
   328     07E6  008F               	movwf	15	;volatile
   329     07E7  30DC               	movlw	220
   330     07E8  008E               	movwf	14	;volatile
   331     07E9                     l596:
   332     07E9  3001               	movlw	1
   333     07EA  07F1               	addwf	_dem,f
   334     07EB                     l598:
   335     07EB  100C               	bcf	12,0	;volatile
   336     07EC  3004               	movlw	4
   337     07ED  0671               	xorwf	_dem,w
   338     07EE  1D03               	btfss	3,2
   339     07EF  2FF1               	goto	u21
   340     07F0  2FF2               	goto	u20
   341     07F1                     u21:
   342     07F1  2FE1               	goto	l592
   343     07F2                     u20:
   344     07F2                     l600:
   345     07F2  0970               	comf	_d,w
   346     07F3  00F0               	movwf	_d
   347     07F4                     l602:
   348     07F4  0870               	movf	_d,w
   349     07F5  0088               	movwf	8	;volatile
   350     07F6  01F1               	clrf	_dem
   351     07F7  2FE1               	goto	l592
   352     07F8  120A  118A  2800   	ljmp	start
   353     07FB                     __end_of_main:
   354     0002                     ___latbits      equ	2
   355     007E                     btemp           set	126	;btemp
   356     007E                     wtemp0          set	126
   357                           
   358                           	psect	config
   359                           
   360                           ;Config register CONFIG1 @ 0x2007
   361                           ;	Oscillator Selection bits
   362                           ;	FOSC = HS, HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1
      +                          /CLKIN
   363                           ;	Watchdog Timer Enable bit
   364                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
   365                           ;	Power-up Timer Enable bit
   366                           ;	PWRTE = OFF, PWRT disabled
   367                           ;	RE3/MCLR pin function select bit
   368                           ;	MCLRE = ON, RE3/MCLR pin function is MCLR
   369                           ;	Code Protection bit
   370                           ;	CP = OFF, Program memory code protection is disabled
   371                           ;	Data Code Protection bit
   372                           ;	CPD = OFF, Data memory code protection is disabled
   373                           ;	Brown Out Reset Selection bits
   374                           ;	BOREN = OFF, BOR disabled
   375                           ;	Internal External Switchover bit
   376                           ;	IESO = OFF, Internal/External Switchover mode is disabled
   377                           ;	Fail-Safe Clock Monitor Enabled bit
   378                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
   379                           ;	Low Voltage Programming Enable bit
   380                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
   381                           ;	In-Circuit Debugger Mode bit
   382                           ;	DEBUG = 0x1, unprogrammed default
   383     2007                     	org	8199
   384     2007  20F2               	dw	8434
   385                           
   386                           ;Config register CONFIG2 @ 0x2008
   387                           ;	Brown-out Reset Selection bit
   388                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
   389                           ;	Flash Program Memory Self Write Enable bits
   390                           ;	WRT = OFF, Write protection off
   391     2008                     	org	8200
   392     2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         1
    Persistent  1
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      0       2
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      0       2     14.3%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       2      0.0%


Microchip Technology PIC Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Tue Sep 30 16:52:23 2025

                      _d 0070                       u10 07E5                       u11 07E4  
                     u20 07F2                       u21 07F1                      l600 07F2  
                    l602 07F4                      l570 07CE                      l580 07D9  
                    l572 07D0                      l590 07E0                      l582 07DA  
                    l574 07D3                      l592 07E1                      l584 07DB  
                    l576 07D7                      l594 07E5                      l586 07DD  
                    l578 07D8                      l596 07E9                      l588 07DF  
                    l598 07EB                      _dem 0071                     _main 07CE  
                   btemp 007E                     start 0000                    ?_main 0000  
                  _TMR1H 000F                    _TMR1L 000E                    _PORTD 0008  
                  _TRISD 0088                    status 0003                    wtemp0 007E  
        __initialization 07FB             __end_of_main 07FB                   ??_main 0000  
__end_of__initialization 07FC           __pcstackCOMMON 0000               __pnvCOMMON 0070  
             __pmaintext 07CE                _T1CONbits 0010     end_of_initialization 07FC  
    start_initialization 07FB              __pbssCOMMON 0071                ___latbits 0002  
               _PIR1bits 000C  
