// Seed: 3353250904
module module_0 (
    output wire id_0,
    input  tri1 id_1
);
  logic [-1  &&  -1 : 1] id_3 = -1;
endmodule
module module_1 #(
    parameter id_9 = 32'd5
) (
    output tri0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    output supply1 id_5,
    output tri1 id_6,
    input wand id_7,
    output wand id_8,
    output supply0 _id_9,
    output supply1 id_10
);
  wire id_12;
  logic [id_9 : -1] id_13;
  parameter id_14 = 1;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
