
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.044519                       # Number of seconds simulated
sim_ticks                                 44518975500                       # Number of ticks simulated
final_tick                                44518975500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 117712                       # Simulator instruction rate (inst/s)
host_op_rate                                   246040                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              251693829                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670780                       # Number of bytes of host memory used
host_seconds                                   176.88                       # Real time elapsed on the host
sim_insts                                    20820679                       # Number of instructions simulated
sim_ops                                      43519017                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           83968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         8155520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8239488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        83968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         83968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      3452800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3452800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           127430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              128742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         53950                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              53950                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1886117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          183191996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             185078113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1886117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1886117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        77557939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             77557939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        77557939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1886117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         183191996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            262636053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      128742                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53950                       # Number of write requests accepted
system.mem_ctrls.readBursts                    128742                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    53950                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                8154304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   85184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3441984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8239488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3452800                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1331                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   137                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3726                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   44518920500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                128742                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                53950                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  125853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        79864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    145.166784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.177444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   163.456049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        41753     52.28%     52.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        27759     34.76%     87.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4043      5.06%     92.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2450      3.07%     95.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1482      1.86%     97.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          515      0.64%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          421      0.53%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          436      0.55%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1005      1.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        79864                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.481246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.002828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.490626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2692     85.57%     85.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          181      5.75%     91.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          154      4.90%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           59      1.88%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           28      0.89%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           18      0.57%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            8      0.25%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            5      0.16%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3146                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.095041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.067961                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.959031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1296     41.20%     41.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              270      8.58%     49.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1565     49.75%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      0.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3146                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1865028500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4253984750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  637055000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14637.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33387.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       183.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        77.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    185.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     77.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.51                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    67567                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   33748                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     243682.92                       # Average gap between requests
system.mem_ctrls.pageHitRate                    55.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     4752735500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1486420000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     38275115500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0               339837120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1               263851560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0               185427000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1               143966625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0              550453800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1              442868400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0             211008240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1             137388960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0          2907437520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1          2907437520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         22474665090                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         21490743915                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0          6993936000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1          7857024750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0           33662764770                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1           33243281730                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           756.224335                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           746.800769                       # Core power per rank (mW)
system.membus.trans_dist::ReadReq              106149                       # Transaction distribution
system.membus.trans_dist::ReadResp             106149                       # Transaction distribution
system.membus.trans_dist::Writeback             53950                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22599                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22599                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         2630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       308810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       308810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 311440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        83968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        83968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     11608320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     11608320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11692288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoop_fanout::samples            182698                       # Request fanout histogram
system.membus.snoop_fanout::mean                    3                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                  182698    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               3                       # Request fanout histogram
system.membus.snoop_fanout::max_value               3                       # Request fanout histogram
system.membus.snoop_fanout::total              182698                       # Request fanout histogram
system.membus.reqLayer2.occupancy           675627500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12613000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1203783750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.7                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                10040                       # Number of system calls
system.cpu.numCycles                         89037951                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    20820679                       # Number of instructions committed
system.cpu.committedOps                      43519017                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              41711140                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2147688                       # Number of float alu accesses
system.cpu.num_func_calls                      854491                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      3299039                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     41711140                       # number of integer instructions
system.cpu.num_fp_insts                       2147688                       # number of float instructions
system.cpu.num_int_register_reads            83594955                       # number of times the integer registers were read
system.cpu.num_int_register_writes           33476710                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              3713026                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             1866426                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             28039016                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            11950119                       # number of times the CC registers were written
system.cpu.num_mem_refs                       9568326                       # number of memory refs
system.cpu.num_load_insts                     5870577                       # Number of load instructions
system.cpu.num_store_insts                    3697749                       # Number of store instructions
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_busy_cycles               89037950.998000                       # Number of busy cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.Branches                           4623887                       # Number of branches fetched
system.cpu.op_class::No_OpClass                483244      1.11%      1.11% # Class of executed instruction
system.cpu.op_class::IntAlu                  31712424     72.87%     73.98% # Class of executed instruction
system.cpu.op_class::IntMult                    24465      0.06%     74.04% # Class of executed instruction
system.cpu.op_class::IntDiv                    165036      0.38%     74.42% # Class of executed instruction
system.cpu.op_class::FloatAdd                 1565522      3.60%     78.01% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     78.01% # Class of executed instruction
system.cpu.op_class::MemRead                  5870577     13.49%     91.50% # Class of executed instruction
system.cpu.op_class::MemWrite                 3697749      8.50%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   43519017                       # Class of executed instruction
system.cpu.icache.tags.replacements               814                       # number of replacements
system.cpu.icache.tags.tagsinuse           494.739330                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27526927                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1318                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20885.377086                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   494.739330                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.966288                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.966288                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          55057808                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         55057808                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     27526927                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27526927                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      27526927                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27526927                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     27526927                       # number of overall hits
system.cpu.icache.overall_hits::total        27526927                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1318                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1318                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1318                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1318                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1318                       # number of overall misses
system.cpu.icache.overall_misses::total          1318                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     66985000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     66985000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     66985000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     66985000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     66985000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     66985000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     27528245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27528245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     27528245                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27528245                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     27528245                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27528245                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000048                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000048                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50823.216995                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50823.216995                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50823.216995                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50823.216995                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50823.216995                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50823.216995                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1318                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1318                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1318                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1318                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1318                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1318                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     61992500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61992500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     61992500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61992500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     61992500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61992500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47035.280728                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47035.280728                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47035.280728                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47035.280728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47035.280728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47035.280728                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements            126406                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1012.155050                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9440913                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            127430                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.087052                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3507484000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1012.155050                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.988433                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988433                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          468                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          333                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19264116                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19264116                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      5765108                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5765108                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3675150                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3675150                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          655                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           655                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data       9440258                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9440258                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      9440913                       # number of overall hits
system.cpu.dcache.overall_hits::total         9440913                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       101580                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        101580                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        22599                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22599                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         3251                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3251                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data       124179                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         124179                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       127430                       # number of overall misses
system.cpu.dcache.overall_misses::total        127430                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   5960161500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5960161500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1205458250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1205458250                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7165619750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7165619750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7165619750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7165619750                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      5866688                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5866688                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3697749                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3697749                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3906                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3906                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      9564437                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9564437                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      9568343                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9568343                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.017315                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017315                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006112                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006112                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.832309                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.832309                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.012983                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012983                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.013318                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013318                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58674.556999                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58674.556999                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53341.220850                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53341.220850                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 57703.957593                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57703.957593                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 56231.811583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56231.811583                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        19726                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               169                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   116.721893                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        53950                       # number of writebacks
system.cpu.dcache.writebacks::total             53950                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       101580                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       101580                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        22599                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22599                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         3251                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3251                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       124179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       124179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       127430                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       127430                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5591875500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5591875500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1121627750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1121627750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data    183937997                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    183937997                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6713503250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6713503250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6897441247                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6897441247                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.017315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017315                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006112                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006112                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.832309                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.832309                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012983                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012983                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013318                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013318                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55048.981099                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55048.981099                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 49631.742555                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49631.742555                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 56578.897878                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 56578.897878                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54063.112523                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54063.112523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54127.295354                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54127.295354                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
