module ripple(
  input clk, rst,
  output reg[3:0] q);
  
  always @(posedge clk) begin
    if(rst) begin
      q <= 0;
    end
    else
      q <= q+1;
  end
endmodule
