#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21772a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2177430 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2185c50 .functor NOT 1, L_0x21b28f0, C4<0>, C4<0>, C4<0>;
L_0x21b2650 .functor XOR 1, L_0x21b24f0, L_0x21b25b0, C4<0>, C4<0>;
L_0x21b27e0 .functor XOR 1, L_0x21b2650, L_0x21b2710, C4<0>, C4<0>;
v0x21ad2e0_0 .net *"_ivl_10", 0 0, L_0x21b2710;  1 drivers
v0x21ad3e0_0 .net *"_ivl_12", 0 0, L_0x21b27e0;  1 drivers
v0x21ad4c0_0 .net *"_ivl_2", 0 0, L_0x21af1c0;  1 drivers
v0x21ad580_0 .net *"_ivl_4", 0 0, L_0x21b24f0;  1 drivers
v0x21ad660_0 .net *"_ivl_6", 0 0, L_0x21b25b0;  1 drivers
v0x21ad790_0 .net *"_ivl_8", 0 0, L_0x21b2650;  1 drivers
v0x21ad870_0 .net "a", 0 0, v0x21a9480_0;  1 drivers
v0x21ad910_0 .net "b", 0 0, v0x21a9520_0;  1 drivers
v0x21ad9b0_0 .net "c", 0 0, v0x21a95c0_0;  1 drivers
v0x21ada50_0 .var "clk", 0 0;
v0x21adaf0_0 .net "d", 0 0, v0x21a9700_0;  1 drivers
v0x21adb90_0 .net "q_dut", 0 0, L_0x21b2230;  1 drivers
v0x21adc30_0 .net "q_ref", 0 0, L_0x2185cc0;  1 drivers
v0x21adcd0_0 .var/2u "stats1", 159 0;
v0x21add70_0 .var/2u "strobe", 0 0;
v0x21ade10_0 .net "tb_match", 0 0, L_0x21b28f0;  1 drivers
v0x21aded0_0 .net "tb_mismatch", 0 0, L_0x2185c50;  1 drivers
v0x21adf90_0 .net "wavedrom_enable", 0 0, v0x21a97f0_0;  1 drivers
v0x21ae030_0 .net "wavedrom_title", 511 0, v0x21a9890_0;  1 drivers
L_0x21af1c0 .concat [ 1 0 0 0], L_0x2185cc0;
L_0x21b24f0 .concat [ 1 0 0 0], L_0x2185cc0;
L_0x21b25b0 .concat [ 1 0 0 0], L_0x21b2230;
L_0x21b2710 .concat [ 1 0 0 0], L_0x2185cc0;
L_0x21b28f0 .cmp/eeq 1, L_0x21af1c0, L_0x21b27e0;
S_0x21775c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x2177430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2162ea0 .functor OR 1, v0x21a9480_0, v0x21a9520_0, C4<0>, C4<0>;
L_0x2177d20 .functor OR 1, v0x21a95c0_0, v0x21a9700_0, C4<0>, C4<0>;
L_0x2185cc0 .functor AND 1, L_0x2162ea0, L_0x2177d20, C4<1>, C4<1>;
v0x2185ec0_0 .net *"_ivl_0", 0 0, L_0x2162ea0;  1 drivers
v0x2185f60_0 .net *"_ivl_2", 0 0, L_0x2177d20;  1 drivers
v0x2162ff0_0 .net "a", 0 0, v0x21a9480_0;  alias, 1 drivers
v0x2163090_0 .net "b", 0 0, v0x21a9520_0;  alias, 1 drivers
v0x21a8900_0 .net "c", 0 0, v0x21a95c0_0;  alias, 1 drivers
v0x21a8a10_0 .net "d", 0 0, v0x21a9700_0;  alias, 1 drivers
v0x21a8ad0_0 .net "q", 0 0, L_0x2185cc0;  alias, 1 drivers
S_0x21a8c30 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x2177430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x21a9480_0 .var "a", 0 0;
v0x21a9520_0 .var "b", 0 0;
v0x21a95c0_0 .var "c", 0 0;
v0x21a9660_0 .net "clk", 0 0, v0x21ada50_0;  1 drivers
v0x21a9700_0 .var "d", 0 0;
v0x21a97f0_0 .var "wavedrom_enable", 0 0;
v0x21a9890_0 .var "wavedrom_title", 511 0;
E_0x2172240/0 .event negedge, v0x21a9660_0;
E_0x2172240/1 .event posedge, v0x21a9660_0;
E_0x2172240 .event/or E_0x2172240/0, E_0x2172240/1;
E_0x2172490 .event posedge, v0x21a9660_0;
E_0x215b9f0 .event negedge, v0x21a9660_0;
S_0x21a8f80 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x21a8c30;
 .timescale -12 -12;
v0x21a9180_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21a9280 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x21a8c30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21a99f0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x2177430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x21ae360 .functor NOT 1, v0x21a9480_0, C4<0>, C4<0>, C4<0>;
L_0x21ae3f0 .functor NOT 1, v0x21a9520_0, C4<0>, C4<0>, C4<0>;
L_0x21ae480 .functor AND 1, L_0x21ae360, L_0x21ae3f0, C4<1>, C4<1>;
L_0x21ae4f0 .functor NOT 1, v0x21a95c0_0, C4<0>, C4<0>, C4<0>;
L_0x21ae590 .functor AND 1, L_0x21ae480, L_0x21ae4f0, C4<1>, C4<1>;
L_0x21ae6a0 .functor NOT 1, v0x21a9700_0, C4<0>, C4<0>, C4<0>;
L_0x21ae750 .functor AND 1, L_0x21ae590, L_0x21ae6a0, C4<1>, C4<1>;
L_0x21ae860 .functor NOT 1, v0x21a9480_0, C4<0>, C4<0>, C4<0>;
L_0x21ae920 .functor NOT 1, v0x21a9520_0, C4<0>, C4<0>, C4<0>;
L_0x21ae990 .functor AND 1, L_0x21ae860, L_0x21ae920, C4<1>, C4<1>;
L_0x21aeb00 .functor NOT 1, v0x21a95c0_0, C4<0>, C4<0>, C4<0>;
L_0x21aeb70 .functor AND 1, L_0x21ae990, L_0x21aeb00, C4<1>, C4<1>;
L_0x21aeca0 .functor AND 1, L_0x21aeb70, v0x21a9700_0, C4<1>, C4<1>;
L_0x21aed60 .functor OR 1, L_0x21ae750, L_0x21aeca0, C4<0>, C4<0>;
L_0x21aec30 .functor NOT 1, v0x21a9480_0, C4<0>, C4<0>, C4<0>;
L_0x21aeef0 .functor NOT 1, v0x21a9520_0, C4<0>, C4<0>, C4<0>;
L_0x21aeff0 .functor AND 1, L_0x21aec30, L_0x21aeef0, C4<1>, C4<1>;
L_0x21af100 .functor AND 1, L_0x21aeff0, v0x21a95c0_0, C4<1>, C4<1>;
L_0x21af260 .functor NOT 1, v0x21a9700_0, C4<0>, C4<0>, C4<0>;
L_0x21af2d0 .functor AND 1, L_0x21af100, L_0x21af260, C4<1>, C4<1>;
L_0x21af490 .functor OR 1, L_0x21aed60, L_0x21af2d0, C4<0>, C4<0>;
L_0x21af5a0 .functor NOT 1, v0x21a9480_0, C4<0>, C4<0>, C4<0>;
L_0x21af7e0 .functor AND 1, L_0x21af5a0, v0x21a9520_0, C4<1>, C4<1>;
L_0x21af9b0 .functor NOT 1, v0x21a95c0_0, C4<0>, C4<0>, C4<0>;
L_0x21afc00 .functor AND 1, L_0x21af7e0, L_0x21af9b0, C4<1>, C4<1>;
L_0x21afd10 .functor NOT 1, v0x21a9700_0, C4<0>, C4<0>, C4<0>;
L_0x21aff70 .functor AND 1, L_0x21afc00, L_0x21afd10, C4<1>, C4<1>;
L_0x21b0080 .functor OR 1, L_0x21af490, L_0x21aff70, C4<0>, C4<0>;
L_0x21b0280 .functor NOT 1, v0x21a9480_0, C4<0>, C4<0>, C4<0>;
L_0x21b02f0 .functor AND 1, L_0x21b0280, v0x21a9520_0, C4<1>, C4<1>;
L_0x21b04b0 .functor AND 1, L_0x21b02f0, v0x21a95c0_0, C4<1>, C4<1>;
L_0x21b0570 .functor AND 1, L_0x21b04b0, v0x21a9700_0, C4<1>, C4<1>;
L_0x21b0740 .functor OR 1, L_0x21b0080, L_0x21b0570, C4<0>, C4<0>;
L_0x21b0850 .functor NOT 1, v0x21a9520_0, C4<0>, C4<0>, C4<0>;
L_0x21b09e0 .functor AND 1, v0x21a9480_0, L_0x21b0850, C4<1>, C4<1>;
L_0x21b0aa0 .functor NOT 1, v0x21a95c0_0, C4<0>, C4<0>, C4<0>;
L_0x21b0c40 .functor AND 1, L_0x21b09e0, L_0x21b0aa0, C4<1>, C4<1>;
L_0x21b0d50 .functor NOT 1, v0x21a9700_0, C4<0>, C4<0>, C4<0>;
L_0x21b0f00 .functor AND 1, L_0x21b0c40, L_0x21b0d50, C4<1>, C4<1>;
L_0x21b1010 .functor OR 1, L_0x21b0740, L_0x21b0f00, C4<0>, C4<0>;
L_0x21b1270 .functor NOT 1, v0x21a9520_0, C4<0>, C4<0>, C4<0>;
L_0x21b12e0 .functor AND 1, v0x21a9480_0, L_0x21b1270, C4<1>, C4<1>;
L_0x21b1500 .functor NOT 1, v0x21a95c0_0, C4<0>, C4<0>, C4<0>;
L_0x21b1570 .functor AND 1, L_0x21b12e0, L_0x21b1500, C4<1>, C4<1>;
L_0x21b17f0 .functor AND 1, L_0x21b1570, v0x21a9700_0, C4<1>, C4<1>;
L_0x21b18b0 .functor OR 1, L_0x21b1010, L_0x21b17f0, C4<0>, C4<0>;
L_0x21b1b40 .functor NOT 1, v0x21a9520_0, C4<0>, C4<0>, C4<0>;
L_0x21b1bb0 .functor AND 1, v0x21a9480_0, L_0x21b1b40, C4<1>, C4<1>;
L_0x21b1e00 .functor AND 1, L_0x21b1bb0, v0x21a95c0_0, C4<1>, C4<1>;
L_0x21b1ec0 .functor AND 1, L_0x21b1e00, v0x21a9700_0, C4<1>, C4<1>;
L_0x21b2120 .functor OR 1, L_0x21b18b0, L_0x21b1ec0, C4<0>, C4<0>;
L_0x21b2230 .functor NOT 1, L_0x21b2120, C4<0>, C4<0>, C4<0>;
v0x21a9ce0_0 .net *"_ivl_0", 0 0, L_0x21ae360;  1 drivers
v0x21a9dc0_0 .net *"_ivl_10", 0 0, L_0x21ae6a0;  1 drivers
v0x21a9ea0_0 .net *"_ivl_100", 0 0, L_0x21b2120;  1 drivers
v0x21a9f90_0 .net *"_ivl_12", 0 0, L_0x21ae750;  1 drivers
v0x21aa070_0 .net *"_ivl_14", 0 0, L_0x21ae860;  1 drivers
v0x21aa1a0_0 .net *"_ivl_16", 0 0, L_0x21ae920;  1 drivers
v0x21aa280_0 .net *"_ivl_18", 0 0, L_0x21ae990;  1 drivers
v0x21aa360_0 .net *"_ivl_2", 0 0, L_0x21ae3f0;  1 drivers
v0x21aa440_0 .net *"_ivl_20", 0 0, L_0x21aeb00;  1 drivers
v0x21aa520_0 .net *"_ivl_22", 0 0, L_0x21aeb70;  1 drivers
v0x21aa600_0 .net *"_ivl_24", 0 0, L_0x21aeca0;  1 drivers
v0x21aa6e0_0 .net *"_ivl_26", 0 0, L_0x21aed60;  1 drivers
v0x21aa7c0_0 .net *"_ivl_28", 0 0, L_0x21aec30;  1 drivers
v0x21aa8a0_0 .net *"_ivl_30", 0 0, L_0x21aeef0;  1 drivers
v0x21aa980_0 .net *"_ivl_32", 0 0, L_0x21aeff0;  1 drivers
v0x21aaa60_0 .net *"_ivl_34", 0 0, L_0x21af100;  1 drivers
v0x21aab40_0 .net *"_ivl_36", 0 0, L_0x21af260;  1 drivers
v0x21aac20_0 .net *"_ivl_38", 0 0, L_0x21af2d0;  1 drivers
v0x21aad00_0 .net *"_ivl_4", 0 0, L_0x21ae480;  1 drivers
v0x21aade0_0 .net *"_ivl_40", 0 0, L_0x21af490;  1 drivers
v0x21aaec0_0 .net *"_ivl_42", 0 0, L_0x21af5a0;  1 drivers
v0x21aafa0_0 .net *"_ivl_44", 0 0, L_0x21af7e0;  1 drivers
v0x21ab080_0 .net *"_ivl_46", 0 0, L_0x21af9b0;  1 drivers
v0x21ab160_0 .net *"_ivl_48", 0 0, L_0x21afc00;  1 drivers
v0x21ab240_0 .net *"_ivl_50", 0 0, L_0x21afd10;  1 drivers
v0x21ab320_0 .net *"_ivl_52", 0 0, L_0x21aff70;  1 drivers
v0x21ab400_0 .net *"_ivl_54", 0 0, L_0x21b0080;  1 drivers
v0x21ab4e0_0 .net *"_ivl_56", 0 0, L_0x21b0280;  1 drivers
v0x21ab5c0_0 .net *"_ivl_58", 0 0, L_0x21b02f0;  1 drivers
v0x21ab6a0_0 .net *"_ivl_6", 0 0, L_0x21ae4f0;  1 drivers
v0x21ab780_0 .net *"_ivl_60", 0 0, L_0x21b04b0;  1 drivers
v0x21ab860_0 .net *"_ivl_62", 0 0, L_0x21b0570;  1 drivers
v0x21ab940_0 .net *"_ivl_64", 0 0, L_0x21b0740;  1 drivers
v0x21abc30_0 .net *"_ivl_66", 0 0, L_0x21b0850;  1 drivers
v0x21abd10_0 .net *"_ivl_68", 0 0, L_0x21b09e0;  1 drivers
v0x21abdf0_0 .net *"_ivl_70", 0 0, L_0x21b0aa0;  1 drivers
v0x21abed0_0 .net *"_ivl_72", 0 0, L_0x21b0c40;  1 drivers
v0x21abfb0_0 .net *"_ivl_74", 0 0, L_0x21b0d50;  1 drivers
v0x21ac090_0 .net *"_ivl_76", 0 0, L_0x21b0f00;  1 drivers
v0x21ac170_0 .net *"_ivl_78", 0 0, L_0x21b1010;  1 drivers
v0x21ac250_0 .net *"_ivl_8", 0 0, L_0x21ae590;  1 drivers
v0x21ac330_0 .net *"_ivl_80", 0 0, L_0x21b1270;  1 drivers
v0x21ac410_0 .net *"_ivl_82", 0 0, L_0x21b12e0;  1 drivers
v0x21ac4f0_0 .net *"_ivl_84", 0 0, L_0x21b1500;  1 drivers
v0x21ac5d0_0 .net *"_ivl_86", 0 0, L_0x21b1570;  1 drivers
v0x21ac6b0_0 .net *"_ivl_88", 0 0, L_0x21b17f0;  1 drivers
v0x21ac790_0 .net *"_ivl_90", 0 0, L_0x21b18b0;  1 drivers
v0x21ac870_0 .net *"_ivl_92", 0 0, L_0x21b1b40;  1 drivers
v0x21ac950_0 .net *"_ivl_94", 0 0, L_0x21b1bb0;  1 drivers
v0x21aca30_0 .net *"_ivl_96", 0 0, L_0x21b1e00;  1 drivers
v0x21acb10_0 .net *"_ivl_98", 0 0, L_0x21b1ec0;  1 drivers
v0x21acbf0_0 .net "a", 0 0, v0x21a9480_0;  alias, 1 drivers
v0x21acc90_0 .net "b", 0 0, v0x21a9520_0;  alias, 1 drivers
v0x21acd80_0 .net "c", 0 0, v0x21a95c0_0;  alias, 1 drivers
v0x21ace70_0 .net "d", 0 0, v0x21a9700_0;  alias, 1 drivers
v0x21acf60_0 .net "q", 0 0, L_0x21b2230;  alias, 1 drivers
S_0x21ad0c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x2177430;
 .timescale -12 -12;
E_0x2171fe0 .event anyedge, v0x21add70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21add70_0;
    %nor/r;
    %assign/vec4 v0x21add70_0, 0;
    %wait E_0x2171fe0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21a8c30;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21a9700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21a95c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21a9520_0, 0;
    %assign/vec4 v0x21a9480_0, 0;
    %wait E_0x215b9f0;
    %wait E_0x2172490;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21a9700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21a95c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21a9520_0, 0;
    %assign/vec4 v0x21a9480_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2172240;
    %load/vec4 v0x21a9480_0;
    %load/vec4 v0x21a9520_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21a95c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x21a9700_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21a9700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21a95c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21a9520_0, 0;
    %assign/vec4 v0x21a9480_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x21a9280;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2172240;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x21a9700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21a95c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21a9520_0, 0;
    %assign/vec4 v0x21a9480_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2177430;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21ada50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21add70_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2177430;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x21ada50_0;
    %inv;
    %store/vec4 v0x21ada50_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2177430;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21a9660_0, v0x21aded0_0, v0x21ad870_0, v0x21ad910_0, v0x21ad9b0_0, v0x21adaf0_0, v0x21adc30_0, v0x21adb90_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2177430;
T_7 ;
    %load/vec4 v0x21adcd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x21adcd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21adcd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x21adcd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21adcd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21adcd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21adcd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2177430;
T_8 ;
    %wait E_0x2172240;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21adcd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21adcd0_0, 4, 32;
    %load/vec4 v0x21ade10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x21adcd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21adcd0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21adcd0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21adcd0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x21adc30_0;
    %load/vec4 v0x21adc30_0;
    %load/vec4 v0x21adb90_0;
    %xor;
    %load/vec4 v0x21adc30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x21adcd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21adcd0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x21adcd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21adcd0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can10_depth0/human/circuit3/iter0/response4/top_module.sv";
