// Seed: 1191834589
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_5 = id_5;
  logic id_6;
  ;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 void id_1,
    input tri1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input tri id_5,
    input supply0 id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wor id_9,
    input tri id_10,
    output tri1 id_11,
    output supply0 id_12,
    input wand id_13,
    input uwire id_14,
    input supply0 id_15,
    output wire id_16,
    output tri0 id_17,
    input uwire id_18,
    output supply1 id_19,
    output tri1 id_20
);
  wire id_22;
  ;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_22
  );
  wire id_23;
endmodule
