INFO-FLOW: Workspace /home/chips/Storage/zoho/hls_component/filter_dut/hls opened at Mon Feb 03 14:21:43 IST 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/chips/Storage/zoho/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(8)
Execute     add_files /home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp 
INFO: [HLS 200-10] Adding design file '/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.hpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.hpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(9)
Execute     add_files /home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.hpp 
INFO: [HLS 200-10] Adding design file '/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_test.cpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_test.cpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(10)
Execute     add_files -tb /home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=filter_dut' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=filter_dut' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(7)
Execute     set_top filter_dut 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcvu9p-flga2104-2-i' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcvu9p-flga2104-2-i' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(1)
Execute     set_part xcvu9p-flga2104-2-i 
Execute       create_platform xcvu9p-flga2104-2-i -board  
DBG:HLSDevice: Trying to load device library: /home/chips/Storage/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/chips/Storage/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
Command       create_platform done; 0.71 sec.
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.8 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.81 sec.
Execute   apply_ini /home/chips/Storage/zoho/hls_component/filter_dut/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2.18 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.26 seconds; current allocated memory: 340.996 MB.
Execute       set_directive_top filter_dut -name=filter_dut 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp as C++
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/chips/Storage/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp -foptimization-record-file=/home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/chips/Storage/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/chips/Storage/Vitis_HLS/2024.1/common/technology/autopilot -I /home/chips/Storage/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.pp.0.cpp -hls-platform-db-name=/home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2-i > /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.cpp.clang.out.log 2> /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/chips/Storage/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.pp.0.cpp -hls-platform-db-name=/home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2-i > /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/clang.out.log 2> /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/chips/Storage/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/.systemc_flag -fix-errors /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.3 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/chips/Storage/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/all.directive.json -fix-errors /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.38 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/chips/Storage/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.49 sec.
INFO-FLOW: run_clang exec: /home/chips/Storage/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/chips/Storage/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/chips/Storage/Vitis_HLS/2024.1/common/technology/autopilot -I /home/chips/Storage/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.bc -hls-platform-db-name=/home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2-i > /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.pp.0.cpp.clang.out.log 2> /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.99 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.32 seconds; current allocated memory: 343.398 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.g.bc"  
INFO-FLOW: run_clang exec: /home/chips/Storage/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.g.bc -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.0.bc > /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/chips/Storage/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/chips/Storage/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /home/chips/Storage/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/chips/Storage/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/chips/Storage/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /home/chips/Storage/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.94 sec.
Execute       run_link_or_opt -opt -out /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=filter_dut -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/chips/Storage/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=filter_dut -reflow-float-conversion -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.39 sec.
Execute       run_link_or_opt -out /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/chips/Storage/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/chips/Storage/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/chips/Storage/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=filter_dut 
INFO-FLOW: run_clang exec: /home/chips/Storage/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=filter_dut -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/chips/Storage/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=filter_dut -mllvm -hls-db-dir -mllvm /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2-i 2> /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 9,095 Compile/Link /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,095 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,093 Unroll/Inline (step 1) /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,093 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 568 Unroll/Inline (step 2) /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 568 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 564 Unroll/Inline (step 3) /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 564 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 564 Unroll/Inline (step 4) /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 564 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 578 Array/Struct (step 1) /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 578 Array/Struct (step 2) /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 586 Array/Struct (step 3) /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 586 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 782 Array/Struct (step 4) /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 782 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 798 Array/Struct (step 5) /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 798 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 714 Performance (step 1) /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 714 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 714 Performance (step 2) /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 714 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 714 Performance (step 3) /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 714 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 714 Performance (step 4) /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 714 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 740 HW Transforms (step 1) /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 740 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 811 HW Transforms (step 2) /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 811 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-248] Applying array_partition to 'cmpvc_cfg_strms': Complete partitioning on dimension 1. (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:524:65)
INFO: [HLS 214-248] Applying array_partition to 'cmpvv_cfg_strms': Complete partitioning on dimension 1. (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:527:9)
INFO: [HLS 214-248] Applying array_partition to 'k_strms': Complete partitioning on dimension 1. (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp:26:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cmpvc_cfg_strms_0' with compact=bit mode in 72-bits (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:524:65)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cmpvc_cfg_strms_1' with compact=bit mode in 72-bits (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:524:65)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cmpvc_cfg_strms_2' with compact=bit mode in 72-bits (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:524:65)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'cmpvc_cfg_strms_3' with compact=bit mode in 72-bits (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:524:65)
INFO: [HLS 214-376] automatically set the pipeline for Loop< FILTER_PRED_PASS> at ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:372:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_419_1> at ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:419:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_445_4> at ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:445:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_467_5> at ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:467:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_88_1> at ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:88:22 
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.75 seconds. CPU system time: 0.27 seconds. Elapsed time: 6.77 seconds; current allocated memory: 345.227 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 345.227 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top filter_dut -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.0.bc -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 345.887 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.1.bc -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.2.prechk.bc -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:324: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 347.586 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.g.1.bc to /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.o.1.bc -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-805] An internal stream 'cmpvc_cfg_strms_0' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cmpvc_cfg_strms_1' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cmpvc_cfg_strms_2' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cmpvc_cfg_strms_3' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cmpvv_cfg_strms' (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:527) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cmpvv_cfg_strms.1' (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:527) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cmpvv_cfg_strms.2' (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:527) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cmpvv_cfg_strms.3' (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:527) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cmpvv_cfg_strms.4' (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:527) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'cmpvv_cfg_strms.5' (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:527) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'tt_cfg_strm' (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:529) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::database::dynamicFilter<32, 32>' (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:521:1), detected/extracted 5 process function(s): 
	 'xf::database::details::broadcast'
	 'xf::database::details::parse_filter_config<4, 32>'
	 'xf::database::details::compare_ops<32>'
	 'xf::database::details::true_table<4>'
	 'xf::database::details::pred_pass<32>'.
Command         transform done; 0.17 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.o.1.tmp.bc -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:111:15) to (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:163:5) in function 'xf::database::details::var_const_cmp<32>'... converting 17 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 371.359 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.o.2.bc -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_318_1'(../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:318:23) and 'TRUE_TABLE_INIT32'(../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:321:9) in function 'xf::database::details::true_table<4>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_318_1' (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:318:23) in function 'xf::database::details::true_table<4>'.
Execute           auto_get_db
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.o.3.bc -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1614] Cosimulation may deadlock if process compare_ops<32> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process pred_pass<32> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 516.496 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.45 sec.
Command     elaborate done; 9.56 sec.
Execute     ap_eval exec zip -j /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'filter_dut' ...
Execute       ap_set_top_model filter_dut 
WARNING: [SYN 201-103] Legalizing function name 'parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1' to 'parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1'.
WARNING: [SYN 201-103] Legalizing function name 'parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4' to 'parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4'.
WARNING: [SYN 201-103] Legalizing function name 'parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5' to 'parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5'.
WARNING: [SYN 201-103] Legalizing function name 'parse_filter_config<4, 32>' to 'parse_filter_config_4_32_s'.
WARNING: [SYN 201-103] Legalizing function name 'var_const_cmp<32>' to 'var_const_cmp_32_s'.
WARNING: [SYN 201-103] Legalizing function name 'var_var_cmp<32>' to 'var_var_cmp_32_s'.
WARNING: [SYN 201-103] Legalizing function name 'compare_ops<32>_Pipeline_FILTER_MAIN_LOOP' to 'compare_ops_32_Pipeline_FILTER_MAIN_LOOP'.
WARNING: [SYN 201-103] Legalizing function name 'compare_ops<32>' to 'compare_ops_32_s'.
WARNING: [SYN 201-103] Legalizing function name 'true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32' to 'true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32'.
WARNING: [SYN 201-103] Legalizing function name 'true_table<4>_Pipeline_TRUE_TABLE_READ' to 'true_table_4_Pipeline_TRUE_TABLE_READ'.
WARNING: [SYN 201-103] Legalizing function name 'true_table<4>' to 'true_table_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'pred_pass<32>_Pipeline_FILTER_PRED_PASS' to 'pred_pass_32_Pipeline_FILTER_PRED_PASS'.
WARNING: [SYN 201-103] Legalizing function name 'pred_pass<32>' to 'pred_pass_32_s'.
WARNING: [SYN 201-103] Legalizing function name 'dynamicFilter<32, 32>' to 'dynamicFilter_32_32_s'.
Command       ap_set_top_model done; 0.13 sec.
Execute       get_model_list filter_dut -filter all-wo-channel -topdown 
Execute       preproc_iomode -model filter_dut 
Execute       preproc_iomode -model dynamicFilter<32, 32> 
Execute       preproc_iomode -model pred_pass<32> 
Execute       preproc_iomode -model pred_pass<32>_Pipeline_FILTER_PRED_PASS 
Execute       preproc_iomode -model true_table<4> 
Execute       preproc_iomode -model true_table<4>_Pipeline_TRUE_TABLE_READ 
Execute       preproc_iomode -model true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 
Execute       preproc_iomode -model compare_ops<32> 
Execute       preproc_iomode -model compare_ops<32>_Pipeline_FILTER_MAIN_LOOP 
Execute       preproc_iomode -model var_var_cmp<32> 
Execute       preproc_iomode -model var_const_cmp<32> 
Execute       preproc_iomode -model parse_filter_config<4, 32> 
Execute       preproc_iomode -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 
Execute       preproc_iomode -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 
Execute       preproc_iomode -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 
Execute       preproc_iomode -model broadcast 
Execute       preproc_iomode -model broadcast_Pipeline_VITIS_LOOP_88_1 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list filter_dut -filter all-wo-channel 
INFO-FLOW: Model list for configure: broadcast_Pipeline_VITIS_LOOP_88_1 broadcast {parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1} {parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4} {parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5} {parse_filter_config<4, 32>} var_const_cmp<32> var_var_cmp<32> compare_ops<32>_Pipeline_FILTER_MAIN_LOOP compare_ops<32> true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 true_table<4>_Pipeline_TRUE_TABLE_READ true_table<4> pred_pass<32>_Pipeline_FILTER_PRED_PASS pred_pass<32> {dynamicFilter<32, 32>} filter_dut
INFO-FLOW: Configuring Module : broadcast_Pipeline_VITIS_LOOP_88_1 ...
Execute       set_default_model broadcast_Pipeline_VITIS_LOOP_88_1 
Execute       apply_spec_resource_limit broadcast_Pipeline_VITIS_LOOP_88_1 
INFO-FLOW: Configuring Module : broadcast ...
Execute       set_default_model broadcast 
Execute       apply_spec_resource_limit broadcast 
INFO-FLOW: Configuring Module : parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 ...
Execute       set_default_model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 
Execute       apply_spec_resource_limit parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 
INFO-FLOW: Configuring Module : parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 ...
Execute       set_default_model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 
Execute       apply_spec_resource_limit parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 
INFO-FLOW: Configuring Module : parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 ...
Execute       set_default_model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 
Execute       apply_spec_resource_limit parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 
INFO-FLOW: Configuring Module : parse_filter_config<4, 32> ...
Execute       set_default_model parse_filter_config<4, 32> 
Execute       apply_spec_resource_limit parse_filter_config<4, 32> 
INFO-FLOW: Configuring Module : var_const_cmp<32> ...
Execute       set_default_model var_const_cmp<32> 
Execute       apply_spec_resource_limit var_const_cmp<32> 
INFO-FLOW: Configuring Module : var_var_cmp<32> ...
Execute       set_default_model var_var_cmp<32> 
Execute       apply_spec_resource_limit var_var_cmp<32> 
INFO-FLOW: Configuring Module : compare_ops<32>_Pipeline_FILTER_MAIN_LOOP ...
Execute       set_default_model compare_ops<32>_Pipeline_FILTER_MAIN_LOOP 
Execute       apply_spec_resource_limit compare_ops<32>_Pipeline_FILTER_MAIN_LOOP 
INFO-FLOW: Configuring Module : compare_ops<32> ...
Execute       set_default_model compare_ops<32> 
Execute       apply_spec_resource_limit compare_ops<32> 
INFO-FLOW: Configuring Module : true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 ...
Execute       set_default_model true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 
Execute       apply_spec_resource_limit true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 
INFO-FLOW: Configuring Module : true_table<4>_Pipeline_TRUE_TABLE_READ ...
Execute       set_default_model true_table<4>_Pipeline_TRUE_TABLE_READ 
Execute       apply_spec_resource_limit true_table<4>_Pipeline_TRUE_TABLE_READ 
INFO-FLOW: Configuring Module : true_table<4> ...
Execute       set_default_model true_table<4> 
Execute       apply_spec_resource_limit true_table<4> 
INFO-FLOW: Configuring Module : pred_pass<32>_Pipeline_FILTER_PRED_PASS ...
Execute       set_default_model pred_pass<32>_Pipeline_FILTER_PRED_PASS 
Execute       apply_spec_resource_limit pred_pass<32>_Pipeline_FILTER_PRED_PASS 
INFO-FLOW: Configuring Module : pred_pass<32> ...
Execute       set_default_model pred_pass<32> 
Execute       apply_spec_resource_limit pred_pass<32> 
INFO-FLOW: Configuring Module : dynamicFilter<32, 32> ...
Execute       set_default_model dynamicFilter<32, 32> 
Execute       apply_spec_resource_limit dynamicFilter<32, 32> 
INFO-FLOW: Configuring Module : filter_dut ...
Execute       set_default_model filter_dut 
Execute       apply_spec_resource_limit filter_dut 
INFO-FLOW: Model list for preprocess: broadcast_Pipeline_VITIS_LOOP_88_1 broadcast {parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1} {parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4} {parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5} {parse_filter_config<4, 32>} var_const_cmp<32> var_var_cmp<32> compare_ops<32>_Pipeline_FILTER_MAIN_LOOP compare_ops<32> true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 true_table<4>_Pipeline_TRUE_TABLE_READ true_table<4> pred_pass<32>_Pipeline_FILTER_PRED_PASS pred_pass<32> {dynamicFilter<32, 32>} filter_dut
INFO-FLOW: Preprocessing Module: broadcast_Pipeline_VITIS_LOOP_88_1 ...
Execute       set_default_model broadcast_Pipeline_VITIS_LOOP_88_1 
Execute       cdfg_preprocess -model broadcast_Pipeline_VITIS_LOOP_88_1 
Execute       rtl_gen_preprocess broadcast_Pipeline_VITIS_LOOP_88_1 
INFO-FLOW: Preprocessing Module: broadcast ...
Execute       set_default_model broadcast 
Execute       cdfg_preprocess -model broadcast 
Execute       rtl_gen_preprocess broadcast 
INFO-FLOW: Preprocessing Module: parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 ...
Execute       set_default_model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 
Execute       cdfg_preprocess -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 
Execute       rtl_gen_preprocess parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 
INFO-FLOW: Preprocessing Module: parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 ...
Execute       set_default_model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 
Execute       cdfg_preprocess -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 
Execute       rtl_gen_preprocess parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 
INFO-FLOW: Preprocessing Module: parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 ...
Execute       set_default_model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 
Execute       cdfg_preprocess -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 
Execute       rtl_gen_preprocess parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 
INFO-FLOW: Preprocessing Module: parse_filter_config<4, 32> ...
Execute       set_default_model parse_filter_config<4, 32> 
Execute       cdfg_preprocess -model parse_filter_config<4, 32> 
Execute       rtl_gen_preprocess parse_filter_config<4, 32> 
INFO-FLOW: Preprocessing Module: var_const_cmp<32> ...
Execute       set_default_model var_const_cmp<32> 
Execute       cdfg_preprocess -model var_const_cmp<32> 
Execute       rtl_gen_preprocess var_const_cmp<32> 
INFO-FLOW: Preprocessing Module: var_var_cmp<32> ...
Execute       set_default_model var_var_cmp<32> 
Execute       cdfg_preprocess -model var_var_cmp<32> 
Execute       rtl_gen_preprocess var_var_cmp<32> 
INFO-FLOW: Preprocessing Module: compare_ops<32>_Pipeline_FILTER_MAIN_LOOP ...
Execute       set_default_model compare_ops<32>_Pipeline_FILTER_MAIN_LOOP 
Execute       cdfg_preprocess -model compare_ops<32>_Pipeline_FILTER_MAIN_LOOP 
Execute       rtl_gen_preprocess compare_ops<32>_Pipeline_FILTER_MAIN_LOOP 
INFO-FLOW: Preprocessing Module: compare_ops<32> ...
Execute       set_default_model compare_ops<32> 
Execute       cdfg_preprocess -model compare_ops<32> 
Execute       rtl_gen_preprocess compare_ops<32> 
INFO-FLOW: Preprocessing Module: true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 ...
Execute       set_default_model true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 
Execute       cdfg_preprocess -model true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 
Execute       rtl_gen_preprocess true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 
INFO-FLOW: Preprocessing Module: true_table<4>_Pipeline_TRUE_TABLE_READ ...
Execute       set_default_model true_table<4>_Pipeline_TRUE_TABLE_READ 
Execute       cdfg_preprocess -model true_table<4>_Pipeline_TRUE_TABLE_READ 
Execute       rtl_gen_preprocess true_table<4>_Pipeline_TRUE_TABLE_READ 
INFO-FLOW: Preprocessing Module: true_table<4> ...
Execute       set_default_model true_table<4> 
Execute       cdfg_preprocess -model true_table<4> 
Execute       rtl_gen_preprocess true_table<4> 
INFO-FLOW: Preprocessing Module: pred_pass<32>_Pipeline_FILTER_PRED_PASS ...
Execute       set_default_model pred_pass<32>_Pipeline_FILTER_PRED_PASS 
Execute       cdfg_preprocess -model pred_pass<32>_Pipeline_FILTER_PRED_PASS 
Execute       rtl_gen_preprocess pred_pass<32>_Pipeline_FILTER_PRED_PASS 
INFO-FLOW: Preprocessing Module: pred_pass<32> ...
Execute       set_default_model pred_pass<32> 
Execute       cdfg_preprocess -model pred_pass<32> 
Execute       rtl_gen_preprocess pred_pass<32> 
INFO-FLOW: Preprocessing Module: dynamicFilter<32, 32> ...
Execute       set_default_model dynamicFilter<32, 32> 
Execute       cdfg_preprocess -model dynamicFilter<32, 32> 
Execute       rtl_gen_preprocess dynamicFilter<32, 32> 
INFO-FLOW: Preprocessing Module: filter_dut ...
Execute       set_default_model filter_dut 
Execute       cdfg_preprocess -model filter_dut 
Execute       rtl_gen_preprocess filter_dut 
INFO-FLOW: Model list for synthesis: broadcast_Pipeline_VITIS_LOOP_88_1 broadcast {parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1} {parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4} {parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5} {parse_filter_config<4, 32>} var_const_cmp<32> var_var_cmp<32> compare_ops<32>_Pipeline_FILTER_MAIN_LOOP compare_ops<32> true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 true_table<4>_Pipeline_TRUE_TABLE_READ true_table<4> pred_pass<32>_Pipeline_FILTER_PRED_PASS pred_pass<32> {dynamicFilter<32, 32>} filter_dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'broadcast_Pipeline_VITIS_LOOP_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model broadcast_Pipeline_VITIS_LOOP_88_1 
Execute       schedule -model broadcast_Pipeline_VITIS_LOOP_88_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_88_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 517.500 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast_Pipeline_VITIS_LOOP_88_1.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast_Pipeline_VITIS_LOOP_88_1.sched.adb -f 
INFO-FLOW: Finish scheduling broadcast_Pipeline_VITIS_LOOP_88_1.
Execute       set_default_model broadcast_Pipeline_VITIS_LOOP_88_1 
Execute       bind -model broadcast_Pipeline_VITIS_LOOP_88_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 517.500 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast_Pipeline_VITIS_LOOP_88_1.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast_Pipeline_VITIS_LOOP_88_1.bind.adb -f 
INFO-FLOW: Finish binding broadcast_Pipeline_VITIS_LOOP_88_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model broadcast 
Execute       schedule -model broadcast 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 517.500 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast.sched.adb -f 
INFO-FLOW: Finish scheduling broadcast.
Execute       set_default_model broadcast 
Execute       bind -model broadcast 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 517.500 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast.bind.adb -f 
INFO-FLOW: Finish binding broadcast.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 
Execute       schedule -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_419_1'.
WARNING: [HLS 200-880] The II Violation in module 'parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1' (loop 'VITIS_LOOP_419_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('cfg.r', ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:427) on port 'filter_cfg_strm' (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:427) and fifo read operation ('cfg.l', ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:423) on port 'filter_cfg_strm' (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:423).
WARNING: [HLS 200-880] The II Violation in module 'parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1' (loop 'VITIS_LOOP_419_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('dw', ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:429) on port 'filter_cfg_strm' (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:429) and fifo read operation ('cfg.l', ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:423) on port 'filter_cfg_strm' (../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:423).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_419_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 517.770 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1.sched.adb -f 
INFO-FLOW: Finish scheduling parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1.
Execute       set_default_model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 
Execute       bind -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 517.770 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1.bind.adb -f 
INFO-FLOW: Finish binding parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 
Execute       schedule -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_445_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_445_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 518.266 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4.sched.adb -f 
INFO-FLOW: Finish scheduling parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4.
Execute       set_default_model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 
Execute       bind -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 518.266 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4.bind.adb -f 
INFO-FLOW: Finish binding parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 
Execute       schedule -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_467_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_467_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 518.547 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5.sched.adb -f 
INFO-FLOW: Finish scheduling parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5.
Execute       set_default_model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 
Execute       bind -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 518.547 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5.bind.adb -f 
INFO-FLOW: Finish binding parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parse_filter_config_4_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model parse_filter_config<4, 32> 
Execute       schedule -model parse_filter_config<4, 32> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 518.750 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_s.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_s.sched.adb -f 
INFO-FLOW: Finish scheduling parse_filter_config<4, 32>.
Execute       set_default_model parse_filter_config<4, 32> 
Execute       bind -model parse_filter_config<4, 32> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 518.750 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_s.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_s.bind.adb -f 
INFO-FLOW: Finish binding parse_filter_config<4, 32>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'var_const_cmp_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model var_const_cmp<32> 
Execute       schedule -model var_const_cmp<32> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'var_const_cmp<32>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'var_const_cmp<32>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 518.750 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_const_cmp_32_s.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_const_cmp_32_s.sched.adb -f 
INFO-FLOW: Finish scheduling var_const_cmp<32>.
Execute       set_default_model var_const_cmp<32> 
Execute       bind -model var_const_cmp<32> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 518.750 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_const_cmp_32_s.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_const_cmp_32_s.bind.adb -f 
INFO-FLOW: Finish binding var_const_cmp<32>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'var_var_cmp_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model var_var_cmp<32> 
Execute       schedule -model var_var_cmp<32> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'var_var_cmp<32>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function 'var_var_cmp<32>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 519.156 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_var_cmp_32_s.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_var_cmp_32_s.sched.adb -f 
INFO-FLOW: Finish scheduling var_var_cmp<32>.
Execute       set_default_model var_var_cmp<32> 
Execute       bind -model var_var_cmp<32> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 519.219 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_var_cmp_32_s.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_var_cmp_32_s.bind.adb -f 
INFO-FLOW: Finish binding var_var_cmp<32>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compare_ops_32_Pipeline_FILTER_MAIN_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compare_ops<32>_Pipeline_FILTER_MAIN_LOOP 
Execute       schedule -model compare_ops<32>_Pipeline_FILTER_MAIN_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FILTER_MAIN_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'FILTER_MAIN_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 520.367 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_Pipeline_FILTER_MAIN_LOOP.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_Pipeline_FILTER_MAIN_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling compare_ops<32>_Pipeline_FILTER_MAIN_LOOP.
Execute       set_default_model compare_ops<32>_Pipeline_FILTER_MAIN_LOOP 
Execute       bind -model compare_ops<32>_Pipeline_FILTER_MAIN_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 520.367 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_Pipeline_FILTER_MAIN_LOOP.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_Pipeline_FILTER_MAIN_LOOP.bind.adb -f 
INFO-FLOW: Finish binding compare_ops<32>_Pipeline_FILTER_MAIN_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compare_ops_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compare_ops<32> 
Execute       schedule -model compare_ops<32> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 520.801 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_s.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_s.sched.adb -f 
INFO-FLOW: Finish scheduling compare_ops<32>.
Execute       set_default_model compare_ops<32> 
Execute       bind -model compare_ops<32> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 520.801 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_s.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_s.bind.adb -f 
INFO-FLOW: Finish binding compare_ops<32>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 
Execute       schedule -model true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_318_1_TRUE_TABLE_INIT32'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_318_1_TRUE_TABLE_INIT32'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 521.469 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32.sched.adb -f 
INFO-FLOW: Finish scheduling true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32.
Execute       set_default_model true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 
Execute       bind -model true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 521.469 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32.bind.adb -f 
INFO-FLOW: Finish binding true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'true_table_4_Pipeline_TRUE_TABLE_READ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model true_table<4>_Pipeline_TRUE_TABLE_READ 
Execute       schedule -model true_table<4>_Pipeline_TRUE_TABLE_READ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TRUE_TABLE_READ'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'TRUE_TABLE_READ'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 521.789 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_TRUE_TABLE_READ.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_TRUE_TABLE_READ.sched.adb -f 
INFO-FLOW: Finish scheduling true_table<4>_Pipeline_TRUE_TABLE_READ.
Execute       set_default_model true_table<4>_Pipeline_TRUE_TABLE_READ 
Execute       bind -model true_table<4>_Pipeline_TRUE_TABLE_READ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 521.789 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_TRUE_TABLE_READ.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_TRUE_TABLE_READ.bind.adb -f 
INFO-FLOW: Finish binding true_table<4>_Pipeline_TRUE_TABLE_READ.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'true_table_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model true_table<4> 
Execute       schedule -model true_table<4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 522.062 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_s.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_s.sched.adb -f 
INFO-FLOW: Finish scheduling true_table<4>.
Execute       set_default_model true_table<4> 
Execute       bind -model true_table<4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 522.062 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_s.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_s.bind.adb -f 
INFO-FLOW: Finish binding true_table<4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pred_pass_32_Pipeline_FILTER_PRED_PASS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pred_pass<32>_Pipeline_FILTER_PRED_PASS 
Execute       schedule -model pred_pass<32>_Pipeline_FILTER_PRED_PASS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FILTER_PRED_PASS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'FILTER_PRED_PASS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 522.336 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_Pipeline_FILTER_PRED_PASS.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_Pipeline_FILTER_PRED_PASS.sched.adb -f 
INFO-FLOW: Finish scheduling pred_pass<32>_Pipeline_FILTER_PRED_PASS.
Execute       set_default_model pred_pass<32>_Pipeline_FILTER_PRED_PASS 
Execute       bind -model pred_pass<32>_Pipeline_FILTER_PRED_PASS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 522.336 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_Pipeline_FILTER_PRED_PASS.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_Pipeline_FILTER_PRED_PASS.bind.adb -f 
INFO-FLOW: Finish binding pred_pass<32>_Pipeline_FILTER_PRED_PASS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pred_pass_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pred_pass<32> 
Execute       schedule -model pred_pass<32> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 522.688 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_s.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_s.sched.adb -f 
INFO-FLOW: Finish scheduling pred_pass<32>.
Execute       set_default_model pred_pass<32> 
Execute       bind -model pred_pass<32> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 522.688 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_s.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_s.bind.adb -f 
INFO-FLOW: Finish binding pred_pass<32>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dynamicFilter_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dynamicFilter<32, 32> 
Execute       schedule -model dynamicFilter<32, 32> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_true_table_4_U0 (from parse_filter_config_4_32_U0 to true_table_4_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_pred_pass_32_U0 (from broadcast_U0 to pred_pass_32_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO tt_cfg_strm (from parse_filter_config_4_32_U0 to true_table_4_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 522.688 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/dynamicFilter_32_32_s.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/dynamicFilter_32_32_s.sched.adb -f 
INFO-FLOW: Finish scheduling dynamicFilter<32, 32>.
Execute       set_default_model dynamicFilter<32, 32> 
Execute       bind -model dynamicFilter<32, 32> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 522.688 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/dynamicFilter_32_32_s.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/dynamicFilter_32_32_s.bind.adb -f 
INFO-FLOW: Finish binding dynamicFilter<32, 32>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filter_dut 
Execute       schedule -model filter_dut 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 522.832 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.verbose.sched.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.sched.adb -f 
INFO-FLOW: Finish scheduling filter_dut.
Execute       set_default_model filter_dut 
Execute       bind -model filter_dut 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 522.895 MB.
Execute       syn_report -verbosereport -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.verbose.bind.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.bind.adb -f 
INFO-FLOW: Finish binding filter_dut.
Execute       get_model_list filter_dut -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess broadcast_Pipeline_VITIS_LOOP_88_1 
Execute       rtl_gen_preprocess broadcast 
Execute       rtl_gen_preprocess parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 
Execute       rtl_gen_preprocess parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 
Execute       rtl_gen_preprocess parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 
Execute       rtl_gen_preprocess parse_filter_config<4, 32> 
Execute       rtl_gen_preprocess var_const_cmp<32> 
Execute       rtl_gen_preprocess var_var_cmp<32> 
Execute       rtl_gen_preprocess compare_ops<32>_Pipeline_FILTER_MAIN_LOOP 
Execute       rtl_gen_preprocess compare_ops<32> 
Execute       rtl_gen_preprocess true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 
Execute       rtl_gen_preprocess true_table<4>_Pipeline_TRUE_TABLE_READ 
Execute       rtl_gen_preprocess true_table<4> 
Execute       rtl_gen_preprocess pred_pass<32>_Pipeline_FILTER_PRED_PASS 
Execute       rtl_gen_preprocess pred_pass<32> 
Execute       rtl_gen_preprocess dynamicFilter<32, 32> 
Execute       rtl_gen_preprocess filter_dut 
INFO-FLOW: Model list for RTL generation: broadcast_Pipeline_VITIS_LOOP_88_1 broadcast {parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1} {parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4} {parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5} {parse_filter_config<4, 32>} var_const_cmp<32> var_var_cmp<32> compare_ops<32>_Pipeline_FILTER_MAIN_LOOP compare_ops<32> true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 true_table<4>_Pipeline_TRUE_TABLE_READ true_table<4> pred_pass<32>_Pipeline_FILTER_PRED_PASS pred_pass<32> {dynamicFilter<32, 32>} filter_dut
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'broadcast_Pipeline_VITIS_LOOP_88_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model broadcast_Pipeline_VITIS_LOOP_88_1 -top_prefix filter_dut_ -sub_prefix filter_dut_ -mg_file /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast_Pipeline_VITIS_LOOP_88_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'broadcast_Pipeline_VITIS_LOOP_88_1' pipeline 'VITIS_LOOP_88_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'broadcast_Pipeline_VITIS_LOOP_88_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 523.301 MB.
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl broadcast_Pipeline_VITIS_LOOP_88_1 -style xilinx -f -lang vhdl -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/vhdl/filter_dut_broadcast_Pipeline_VITIS_LOOP_88_1 
Execute       gen_rtl broadcast_Pipeline_VITIS_LOOP_88_1 -style xilinx -f -lang vlog -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/verilog/filter_dut_broadcast_Pipeline_VITIS_LOOP_88_1 
Execute       syn_report -csynth -model broadcast_Pipeline_VITIS_LOOP_88_1 -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/broadcast_Pipeline_VITIS_LOOP_88_1_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model broadcast_Pipeline_VITIS_LOOP_88_1 -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/broadcast_Pipeline_VITIS_LOOP_88_1_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model broadcast_Pipeline_VITIS_LOOP_88_1 -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast_Pipeline_VITIS_LOOP_88_1.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model broadcast_Pipeline_VITIS_LOOP_88_1 -f -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast_Pipeline_VITIS_LOOP_88_1.adb 
Execute       db_write -model broadcast_Pipeline_VITIS_LOOP_88_1 -bindview -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info broadcast_Pipeline_VITIS_LOOP_88_1 -p /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast_Pipeline_VITIS_LOOP_88_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model broadcast -top_prefix filter_dut_ -sub_prefix filter_dut_ -mg_file /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'broadcast'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 523.910 MB.
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl broadcast -style xilinx -f -lang vhdl -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/vhdl/filter_dut_broadcast 
Execute       gen_rtl broadcast -style xilinx -f -lang vlog -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/verilog/filter_dut_broadcast 
Execute       syn_report -csynth -model broadcast -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/broadcast_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model broadcast -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/broadcast_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model broadcast -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model broadcast -f -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast.adb 
Execute       db_write -model broadcast -bindview -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info broadcast -p /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 -top_prefix filter_dut_ -sub_prefix filter_dut_ -mg_file /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1' pipeline 'VITIS_LOOP_419_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 524.691 MB.
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 -style xilinx -f -lang vhdl -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/vhdl/filter_dut_parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1 
Execute       gen_rtl parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 -style xilinx -f -lang vlog -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/verilog/filter_dut_parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1 
Execute       syn_report -csynth -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 -f -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1.adb 
Execute       db_write -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 -bindview -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1 -p /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 -top_prefix filter_dut_ -sub_prefix filter_dut_ -mg_file /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4' pipeline 'VITIS_LOOP_445_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 525.898 MB.
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 -style xilinx -f -lang vhdl -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/vhdl/filter_dut_parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4 
Execute       gen_rtl parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 -style xilinx -f -lang vlog -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/verilog/filter_dut_parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4 
Execute       syn_report -csynth -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 -f -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4.adb 
Execute       db_write -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 -bindview -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4 -p /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 -top_prefix filter_dut_ -sub_prefix filter_dut_ -mg_file /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5' pipeline 'VITIS_LOOP_467_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 527.133 MB.
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 -style xilinx -f -lang vhdl -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/vhdl/filter_dut_parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5 
Execute       gen_rtl parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 -style xilinx -f -lang vlog -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/verilog/filter_dut_parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5 
Execute       syn_report -csynth -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 -f -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5.adb 
Execute       db_write -model parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 -bindview -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5 -p /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parse_filter_config_4_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model parse_filter_config<4, 32> -top_prefix filter_dut_ -sub_prefix filter_dut_ -mg_file /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'parse_filter_config_4_32_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 528.102 MB.
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl parse_filter_config<4, 32> -style xilinx -f -lang vhdl -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/vhdl/filter_dut_parse_filter_config_4_32_s 
Execute       gen_rtl parse_filter_config<4, 32> -style xilinx -f -lang vlog -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/verilog/filter_dut_parse_filter_config_4_32_s 
Execute       syn_report -csynth -model parse_filter_config<4, 32> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/parse_filter_config_4_32_s_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model parse_filter_config<4, 32> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/parse_filter_config_4_32_s_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model parse_filter_config<4, 32> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_s.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model parse_filter_config<4, 32> -f -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_s.adb 
Execute       db_write -model parse_filter_config<4, 32> -bindview -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info parse_filter_config<4, 32> -p /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'var_const_cmp_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model var_const_cmp<32> -top_prefix filter_dut_ -sub_prefix filter_dut_ -mg_file /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_const_cmp_32_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_7_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'var_const_cmp_32_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 529.020 MB.
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl var_const_cmp<32> -style xilinx -f -lang vhdl -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/vhdl/filter_dut_var_const_cmp_32_s 
Execute       gen_rtl var_const_cmp<32> -style xilinx -f -lang vlog -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/verilog/filter_dut_var_const_cmp_32_s 
Execute       syn_report -csynth -model var_const_cmp<32> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/var_const_cmp_32_s_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model var_const_cmp<32> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/var_const_cmp_32_s_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model var_const_cmp<32> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_const_cmp_32_s.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model var_const_cmp<32> -f -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_const_cmp_32_s.adb 
Execute       db_write -model var_const_cmp<32> -bindview -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info var_const_cmp<32> -p /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_const_cmp_32_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'var_var_cmp_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model var_var_cmp<32> -top_prefix filter_dut_ -sub_prefix filter_dut_ -mg_file /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_var_cmp_32_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'var_var_cmp_32_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 530.188 MB.
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl var_var_cmp<32> -style xilinx -f -lang vhdl -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/vhdl/filter_dut_var_var_cmp_32_s 
Execute       gen_rtl var_var_cmp<32> -style xilinx -f -lang vlog -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/verilog/filter_dut_var_var_cmp_32_s 
Execute       syn_report -csynth -model var_var_cmp<32> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/var_var_cmp_32_s_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model var_var_cmp<32> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/var_var_cmp_32_s_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model var_var_cmp<32> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_var_cmp_32_s.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model var_var_cmp<32> -f -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_var_cmp_32_s.adb 
Execute       db_write -model var_var_cmp<32> -bindview -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info var_var_cmp<32> -p /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_var_cmp_32_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compare_ops_32_Pipeline_FILTER_MAIN_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compare_ops<32>_Pipeline_FILTER_MAIN_LOOP -top_prefix filter_dut_ -sub_prefix filter_dut_ -mg_file /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_Pipeline_FILTER_MAIN_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compare_ops_32_Pipeline_FILTER_MAIN_LOOP' pipeline 'FILTER_MAIN_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compare_ops_32_Pipeline_FILTER_MAIN_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 531.621 MB.
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl compare_ops<32>_Pipeline_FILTER_MAIN_LOOP -style xilinx -f -lang vhdl -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/vhdl/filter_dut_compare_ops_32_Pipeline_FILTER_MAIN_LOOP 
Execute       gen_rtl compare_ops<32>_Pipeline_FILTER_MAIN_LOOP -style xilinx -f -lang vlog -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/verilog/filter_dut_compare_ops_32_Pipeline_FILTER_MAIN_LOOP 
Execute       syn_report -csynth -model compare_ops<32>_Pipeline_FILTER_MAIN_LOOP -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/compare_ops_32_Pipeline_FILTER_MAIN_LOOP_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model compare_ops<32>_Pipeline_FILTER_MAIN_LOOP -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/compare_ops_32_Pipeline_FILTER_MAIN_LOOP_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model compare_ops<32>_Pipeline_FILTER_MAIN_LOOP -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_Pipeline_FILTER_MAIN_LOOP.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model compare_ops<32>_Pipeline_FILTER_MAIN_LOOP -f -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_Pipeline_FILTER_MAIN_LOOP.adb 
Execute       db_write -model compare_ops<32>_Pipeline_FILTER_MAIN_LOOP -bindview -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compare_ops<32>_Pipeline_FILTER_MAIN_LOOP -p /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_Pipeline_FILTER_MAIN_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compare_ops_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compare_ops<32> -top_prefix filter_dut_ -sub_prefix filter_dut_ -mg_file /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compare_ops_32_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 533.441 MB.
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl compare_ops<32> -style xilinx -f -lang vhdl -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/vhdl/filter_dut_compare_ops_32_s 
Execute       gen_rtl compare_ops<32> -style xilinx -f -lang vlog -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/verilog/filter_dut_compare_ops_32_s 
Execute       syn_report -csynth -model compare_ops<32> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/compare_ops_32_s_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model compare_ops<32> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/compare_ops_32_s_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model compare_ops<32> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_s.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model compare_ops<32> -f -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_s.adb 
Execute       db_write -model compare_ops<32> -bindview -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compare_ops<32> -p /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 -top_prefix filter_dut_ -sub_prefix filter_dut_ -mg_file /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32' pipeline 'VITIS_LOOP_318_1_TRUE_TABLE_INIT32' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 534.781 MB.
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 -style xilinx -f -lang vhdl -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/vhdl/filter_dut_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 
Execute       gen_rtl true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 -style xilinx -f -lang vlog -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/verilog/filter_dut_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 
Execute       syn_report -csynth -model true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 -f -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32.adb 
Execute       db_write -model true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 -bindview -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 -p /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'true_table_4_Pipeline_TRUE_TABLE_READ' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model true_table<4>_Pipeline_TRUE_TABLE_READ -top_prefix filter_dut_ -sub_prefix filter_dut_ -mg_file /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_TRUE_TABLE_READ.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'true_table_4_Pipeline_TRUE_TABLE_READ' pipeline 'TRUE_TABLE_READ' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'true_table_4_Pipeline_TRUE_TABLE_READ'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 535.984 MB.
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl true_table<4>_Pipeline_TRUE_TABLE_READ -style xilinx -f -lang vhdl -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/vhdl/filter_dut_true_table_4_Pipeline_TRUE_TABLE_READ 
Execute       gen_rtl true_table<4>_Pipeline_TRUE_TABLE_READ -style xilinx -f -lang vlog -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/verilog/filter_dut_true_table_4_Pipeline_TRUE_TABLE_READ 
Execute       syn_report -csynth -model true_table<4>_Pipeline_TRUE_TABLE_READ -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/true_table_4_Pipeline_TRUE_TABLE_READ_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model true_table<4>_Pipeline_TRUE_TABLE_READ -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/true_table_4_Pipeline_TRUE_TABLE_READ_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model true_table<4>_Pipeline_TRUE_TABLE_READ -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_TRUE_TABLE_READ.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model true_table<4>_Pipeline_TRUE_TABLE_READ -f -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_TRUE_TABLE_READ.adb 
Execute       db_write -model true_table<4>_Pipeline_TRUE_TABLE_READ -bindview -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info true_table<4>_Pipeline_TRUE_TABLE_READ -p /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_TRUE_TABLE_READ 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'true_table_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model true_table<4> -top_prefix filter_dut_ -sub_prefix filter_dut_ -mg_file /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'true_table_4_s'.
INFO: [RTMG 210-278] Implementing memory 'filter_dut_true_table_4_s_truetable_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 536.848 MB.
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl true_table<4> -style xilinx -f -lang vhdl -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/vhdl/filter_dut_true_table_4_s 
Execute       gen_rtl true_table<4> -style xilinx -f -lang vlog -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/verilog/filter_dut_true_table_4_s 
Execute       syn_report -csynth -model true_table<4> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/true_table_4_s_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model true_table<4> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/true_table_4_s_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model true_table<4> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_s.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model true_table<4> -f -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_s.adb 
Execute       db_write -model true_table<4> -bindview -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info true_table<4> -p /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pred_pass_32_Pipeline_FILTER_PRED_PASS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pred_pass<32>_Pipeline_FILTER_PRED_PASS -top_prefix filter_dut_ -sub_prefix filter_dut_ -mg_file /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_Pipeline_FILTER_PRED_PASS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pred_pass_32_Pipeline_FILTER_PRED_PASS' pipeline 'FILTER_PRED_PASS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pred_pass_32_Pipeline_FILTER_PRED_PASS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 537.605 MB.
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl pred_pass<32>_Pipeline_FILTER_PRED_PASS -style xilinx -f -lang vhdl -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/vhdl/filter_dut_pred_pass_32_Pipeline_FILTER_PRED_PASS 
Execute       gen_rtl pred_pass<32>_Pipeline_FILTER_PRED_PASS -style xilinx -f -lang vlog -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/verilog/filter_dut_pred_pass_32_Pipeline_FILTER_PRED_PASS 
Execute       syn_report -csynth -model pred_pass<32>_Pipeline_FILTER_PRED_PASS -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/pred_pass_32_Pipeline_FILTER_PRED_PASS_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model pred_pass<32>_Pipeline_FILTER_PRED_PASS -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/pred_pass_32_Pipeline_FILTER_PRED_PASS_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model pred_pass<32>_Pipeline_FILTER_PRED_PASS -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_Pipeline_FILTER_PRED_PASS.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model pred_pass<32>_Pipeline_FILTER_PRED_PASS -f -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_Pipeline_FILTER_PRED_PASS.adb 
Execute       db_write -model pred_pass<32>_Pipeline_FILTER_PRED_PASS -bindview -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pred_pass<32>_Pipeline_FILTER_PRED_PASS -p /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_Pipeline_FILTER_PRED_PASS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pred_pass_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pred_pass<32> -top_prefix filter_dut_ -sub_prefix filter_dut_ -mg_file /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pred_pass_32_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 538.418 MB.
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl pred_pass<32> -style xilinx -f -lang vhdl -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/vhdl/filter_dut_pred_pass_32_s 
Execute       gen_rtl pred_pass<32> -style xilinx -f -lang vlog -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/verilog/filter_dut_pred_pass_32_s 
Execute       syn_report -csynth -model pred_pass<32> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/pred_pass_32_s_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model pred_pass<32> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/pred_pass_32_s_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model pred_pass<32> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_s.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model pred_pass<32> -f -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_s.adb 
Execute       db_write -model pred_pass<32> -bindview -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pred_pass<32> -p /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dynamicFilter_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dynamicFilter<32, 32> -top_prefix filter_dut_ -sub_prefix filter_dut_ -mg_file /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/dynamicFilter_32_32_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dynamicFilter_32_32_s'.
INFO: [RTMG 210-285] Implementing FIFO 'e_v_strm_U(filter_dut_fifo_w1_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'e_p_strm_U(filter_dut_fifo_w1_d32_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmpvc_cfg_strms_0_U(filter_dut_fifo_w72_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmpvc_cfg_strms_1_U(filter_dut_fifo_w72_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmpvc_cfg_strms_2_U(filter_dut_fifo_w72_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmpvc_cfg_strms_3_U(filter_dut_fifo_w72_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmpvv_cfg_strms_U(filter_dut_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmpvv_cfg_strms_1_U(filter_dut_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmpvv_cfg_strms_2_U(filter_dut_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmpvv_cfg_strms_3_U(filter_dut_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmpvv_cfg_strms_4_U(filter_dut_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cmpvv_cfg_strms_5_U(filter_dut_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tt_cfg_strm_U(filter_dut_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'addr_strm_U(filter_dut_fifo_w10_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'e_addr_strm_U(filter_dut_fifo_w1_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b_strm_U(filter_dut_fifo_w1_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'e_b_strm_U(filter_dut_fifo_w1_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compare_ops_32_U0_U(filter_dut_start_for_compare_ops_32_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pred_pass_32_U0_U(filter_dut_start_for_pred_pass_32_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_true_table_4_U0_U(filter_dut_start_for_true_table_4_U0)' using Shift Registers.
Command       create_rtl_model done; 0.45 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 540.398 MB.
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl dynamicFilter<32, 32> -style xilinx -f -lang vhdl -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/vhdl/filter_dut_dynamicFilter_32_32_s 
Execute       gen_rtl dynamicFilter<32, 32> -style xilinx -f -lang vlog -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/verilog/filter_dut_dynamicFilter_32_32_s 
Execute       syn_report -csynth -model dynamicFilter<32, 32> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/dynamicFilter_32_32_s_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model dynamicFilter<32, 32> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/dynamicFilter_32_32_s_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model dynamicFilter<32, 32> -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/dynamicFilter_32_32_s.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model dynamicFilter<32, 32> -f -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/dynamicFilter_32_32_s.adb 
Execute       db_write -model dynamicFilter<32, 32> -bindview -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dynamicFilter<32, 32> -p /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/dynamicFilter_32_32_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model filter_dut -top_prefix  -sub_prefix filter_dut_ -mg_file /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_dut/filter_cfg_strm' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_dut/k_strms_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_dut/k_strms_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_dut/k_strms_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_dut/k_strms_3' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_dut/p_strm' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_dut/e_strm' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_dut/f_strm' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_dut/e_f_strm' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter_dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_dut'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 541.582 MB.
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute       gen_rtl filter_dut -istop -style xilinx -f -lang vhdl -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/vhdl/filter_dut 
Execute       gen_rtl filter_dut -istop -style xilinx -f -lang vlog -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/verilog/filter_dut 
Execute       syn_report -csynth -model filter_dut -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/filter_dut_csynth.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -rtlxml -model filter_dut -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/filter_dut_csynth.xml 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -verbosereport -model filter_dut -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.verbose.rpt 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       db_write -model filter_dut -f -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.adb 
Execute       db_write -model filter_dut -bindview -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info filter_dut -p /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut 
Execute       export_constraint_db -f -tool general -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.constraint.tcl 
Execute       syn_report -designview -model filter_dut -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.design.xml 
Execute       syn_report -csynthDesign -model filter_dut -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth.rpt -MHOut /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcvu9p-flga2104-2-i 
Execute           ap_family_info -name xcvu9p-flga2104-2-i -data names 
Execute           ap_part_info -quiet -name xcvu9p-flga2104-2-i -data family 
Execute       syn_report -wcfg -model filter_dut -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model filter_dut -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.protoinst 
Execute       sc_get_clocks filter_dut 
Execute       sc_get_portdomain filter_dut 
INFO-FLOW: Model list for RTL component generation: broadcast_Pipeline_VITIS_LOOP_88_1 broadcast {parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_419_1} {parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_445_4} {parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5} {parse_filter_config<4, 32>} var_const_cmp<32> var_var_cmp<32> compare_ops<32>_Pipeline_FILTER_MAIN_LOOP compare_ops<32> true_table<4>_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 true_table<4>_Pipeline_TRUE_TABLE_READ true_table<4> pred_pass<32>_Pipeline_FILTER_PRED_PASS pred_pass<32> {dynamicFilter<32, 32>} filter_dut
INFO-FLOW: Handling components in module [broadcast_Pipeline_VITIS_LOOP_88_1] ... 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast_Pipeline_VITIS_LOOP_88_1.compgen.tcl 
INFO-FLOW: Found component filter_dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model filter_dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [broadcast] ... 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast.compgen.tcl 
INFO-FLOW: Handling components in module [parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1] ... 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1.compgen.tcl 
INFO-FLOW: Found component filter_dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model filter_dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4] ... 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4.compgen.tcl 
INFO-FLOW: Found component filter_dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model filter_dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5] ... 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5.compgen.tcl 
INFO-FLOW: Found component filter_dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model filter_dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [parse_filter_config_4_32_s] ... 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_s.compgen.tcl 
INFO-FLOW: Handling components in module [var_const_cmp_32_s] ... 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_const_cmp_32_s.compgen.tcl 
INFO-FLOW: Found component filter_dut_sparsemux_17_7_1_1_1.
INFO-FLOW: Append model filter_dut_sparsemux_17_7_1_1_1
INFO-FLOW: Handling components in module [var_var_cmp_32_s] ... 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_var_cmp_32_s.compgen.tcl 
INFO-FLOW: Handling components in module [compare_ops_32_Pipeline_FILTER_MAIN_LOOP] ... 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_Pipeline_FILTER_MAIN_LOOP.compgen.tcl 
INFO-FLOW: Found component filter_dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model filter_dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compare_ops_32_s] ... 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_s.compgen.tcl 
INFO-FLOW: Handling components in module [true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32] ... 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32.compgen.tcl 
INFO-FLOW: Found component filter_dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model filter_dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [true_table_4_Pipeline_TRUE_TABLE_READ] ... 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_TRUE_TABLE_READ.compgen.tcl 
INFO-FLOW: Found component filter_dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model filter_dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [true_table_4_s] ... 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_s.compgen.tcl 
INFO-FLOW: Found component filter_dut_true_table_4_s_truetable_RAM_AUTO_1R1W.
INFO-FLOW: Append model filter_dut_true_table_4_s_truetable_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [pred_pass_32_Pipeline_FILTER_PRED_PASS] ... 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_Pipeline_FILTER_PRED_PASS.compgen.tcl 
INFO-FLOW: Found component filter_dut_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model filter_dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pred_pass_32_s] ... 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_s.compgen.tcl 
INFO-FLOW: Handling components in module [dynamicFilter_32_32_s] ... 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/dynamicFilter_32_32_s.compgen.tcl 
INFO-FLOW: Found component filter_dut_fifo_w1_d8_S.
INFO-FLOW: Append model filter_dut_fifo_w1_d8_S
INFO-FLOW: Found component filter_dut_fifo_w1_d32_S.
INFO-FLOW: Append model filter_dut_fifo_w1_d32_S
INFO-FLOW: Found component filter_dut_fifo_w72_d2_S.
INFO-FLOW: Append model filter_dut_fifo_w72_d2_S
INFO-FLOW: Found component filter_dut_fifo_w72_d2_S.
INFO-FLOW: Append model filter_dut_fifo_w72_d2_S
INFO-FLOW: Found component filter_dut_fifo_w72_d2_S.
INFO-FLOW: Append model filter_dut_fifo_w72_d2_S
INFO-FLOW: Found component filter_dut_fifo_w72_d2_S.
INFO-FLOW: Append model filter_dut_fifo_w72_d2_S
INFO-FLOW: Found component filter_dut_fifo_w4_d2_S.
INFO-FLOW: Append model filter_dut_fifo_w4_d2_S
INFO-FLOW: Found component filter_dut_fifo_w4_d2_S.
INFO-FLOW: Append model filter_dut_fifo_w4_d2_S
INFO-FLOW: Found component filter_dut_fifo_w4_d2_S.
INFO-FLOW: Append model filter_dut_fifo_w4_d2_S
INFO-FLOW: Found component filter_dut_fifo_w4_d2_S.
INFO-FLOW: Append model filter_dut_fifo_w4_d2_S
INFO-FLOW: Found component filter_dut_fifo_w4_d2_S.
INFO-FLOW: Append model filter_dut_fifo_w4_d2_S
INFO-FLOW: Found component filter_dut_fifo_w4_d2_S.
INFO-FLOW: Append model filter_dut_fifo_w4_d2_S
INFO-FLOW: Found component filter_dut_fifo_w32_d2_S.
INFO-FLOW: Append model filter_dut_fifo_w32_d2_S
INFO-FLOW: Found component filter_dut_fifo_w10_d8_S.
INFO-FLOW: Append model filter_dut_fifo_w10_d8_S
INFO-FLOW: Found component filter_dut_fifo_w1_d8_S.
INFO-FLOW: Append model filter_dut_fifo_w1_d8_S
INFO-FLOW: Found component filter_dut_fifo_w1_d8_S.
INFO-FLOW: Append model filter_dut_fifo_w1_d8_S
INFO-FLOW: Found component filter_dut_fifo_w1_d8_S.
INFO-FLOW: Append model filter_dut_fifo_w1_d8_S
INFO-FLOW: Found component filter_dut_start_for_compare_ops_32_U0.
INFO-FLOW: Append model filter_dut_start_for_compare_ops_32_U0
INFO-FLOW: Found component filter_dut_start_for_pred_pass_32_U0.
INFO-FLOW: Append model filter_dut_start_for_pred_pass_32_U0
INFO-FLOW: Found component filter_dut_start_for_true_table_4_U0.
INFO-FLOW: Append model filter_dut_start_for_true_table_4_U0
INFO-FLOW: Handling components in module [filter_dut] ... 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.compgen.tcl 
INFO-FLOW: Append model broadcast_Pipeline_VITIS_LOOP_88_1
INFO-FLOW: Append model broadcast
INFO-FLOW: Append model parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1
INFO-FLOW: Append model parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4
INFO-FLOW: Append model parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5
INFO-FLOW: Append model parse_filter_config_4_32_s
INFO-FLOW: Append model var_const_cmp_32_s
INFO-FLOW: Append model var_var_cmp_32_s
INFO-FLOW: Append model compare_ops_32_Pipeline_FILTER_MAIN_LOOP
INFO-FLOW: Append model compare_ops_32_s
INFO-FLOW: Append model true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32
INFO-FLOW: Append model true_table_4_Pipeline_TRUE_TABLE_READ
INFO-FLOW: Append model true_table_4_s
INFO-FLOW: Append model pred_pass_32_Pipeline_FILTER_PRED_PASS
INFO-FLOW: Append model pred_pass_32_s
INFO-FLOW: Append model dynamicFilter_32_32_s
INFO-FLOW: Append model filter_dut
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: filter_dut_flow_control_loop_pipe_sequential_init filter_dut_flow_control_loop_pipe_sequential_init filter_dut_flow_control_loop_pipe_sequential_init filter_dut_flow_control_loop_pipe_sequential_init filter_dut_sparsemux_17_7_1_1_1 filter_dut_flow_control_loop_pipe_sequential_init filter_dut_flow_control_loop_pipe_sequential_init filter_dut_flow_control_loop_pipe_sequential_init filter_dut_true_table_4_s_truetable_RAM_AUTO_1R1W filter_dut_flow_control_loop_pipe_sequential_init filter_dut_fifo_w1_d8_S filter_dut_fifo_w1_d32_S filter_dut_fifo_w72_d2_S filter_dut_fifo_w72_d2_S filter_dut_fifo_w72_d2_S filter_dut_fifo_w72_d2_S filter_dut_fifo_w4_d2_S filter_dut_fifo_w4_d2_S filter_dut_fifo_w4_d2_S filter_dut_fifo_w4_d2_S filter_dut_fifo_w4_d2_S filter_dut_fifo_w4_d2_S filter_dut_fifo_w32_d2_S filter_dut_fifo_w10_d8_S filter_dut_fifo_w1_d8_S filter_dut_fifo_w1_d8_S filter_dut_fifo_w1_d8_S filter_dut_start_for_compare_ops_32_U0 filter_dut_start_for_pred_pass_32_U0 filter_dut_start_for_true_table_4_U0 broadcast_Pipeline_VITIS_LOOP_88_1 broadcast parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1 parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4 parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5 parse_filter_config_4_32_s var_const_cmp_32_s var_var_cmp_32_s compare_ops_32_Pipeline_FILTER_MAIN_LOOP compare_ops_32_s true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 true_table_4_Pipeline_TRUE_TABLE_READ true_table_4_s pred_pass_32_Pipeline_FILTER_PRED_PASS pred_pass_32_s dynamicFilter_32_32_s filter_dut
INFO-FLOW: Generating /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model filter_dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model filter_dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model filter_dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model filter_dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model filter_dut_sparsemux_17_7_1_1_1
INFO-FLOW: To file: write model filter_dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model filter_dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model filter_dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model filter_dut_true_table_4_s_truetable_RAM_AUTO_1R1W
INFO-FLOW: To file: write model filter_dut_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model filter_dut_fifo_w1_d8_S
INFO-FLOW: To file: write model filter_dut_fifo_w1_d32_S
INFO-FLOW: To file: write model filter_dut_fifo_w72_d2_S
INFO-FLOW: To file: write model filter_dut_fifo_w72_d2_S
INFO-FLOW: To file: write model filter_dut_fifo_w72_d2_S
INFO-FLOW: To file: write model filter_dut_fifo_w72_d2_S
INFO-FLOW: To file: write model filter_dut_fifo_w4_d2_S
INFO-FLOW: To file: write model filter_dut_fifo_w4_d2_S
INFO-FLOW: To file: write model filter_dut_fifo_w4_d2_S
INFO-FLOW: To file: write model filter_dut_fifo_w4_d2_S
INFO-FLOW: To file: write model filter_dut_fifo_w4_d2_S
INFO-FLOW: To file: write model filter_dut_fifo_w4_d2_S
INFO-FLOW: To file: write model filter_dut_fifo_w32_d2_S
INFO-FLOW: To file: write model filter_dut_fifo_w10_d8_S
INFO-FLOW: To file: write model filter_dut_fifo_w1_d8_S
INFO-FLOW: To file: write model filter_dut_fifo_w1_d8_S
INFO-FLOW: To file: write model filter_dut_fifo_w1_d8_S
INFO-FLOW: To file: write model filter_dut_start_for_compare_ops_32_U0
INFO-FLOW: To file: write model filter_dut_start_for_pred_pass_32_U0
INFO-FLOW: To file: write model filter_dut_start_for_true_table_4_U0
INFO-FLOW: To file: write model broadcast_Pipeline_VITIS_LOOP_88_1
INFO-FLOW: To file: write model broadcast
INFO-FLOW: To file: write model parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1
INFO-FLOW: To file: write model parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4
INFO-FLOW: To file: write model parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5
INFO-FLOW: To file: write model parse_filter_config_4_32_s
INFO-FLOW: To file: write model var_const_cmp_32_s
INFO-FLOW: To file: write model var_var_cmp_32_s
INFO-FLOW: To file: write model compare_ops_32_Pipeline_FILTER_MAIN_LOOP
INFO-FLOW: To file: write model compare_ops_32_s
INFO-FLOW: To file: write model true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32
INFO-FLOW: To file: write model true_table_4_Pipeline_TRUE_TABLE_READ
INFO-FLOW: To file: write model true_table_4_s
INFO-FLOW: To file: write model pred_pass_32_Pipeline_FILTER_PRED_PASS
INFO-FLOW: To file: write model pred_pass_32_s
INFO-FLOW: To file: write model dynamicFilter_32_32_s
INFO-FLOW: To file: write model filter_dut
INFO-FLOW: Generating /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/vhdl' dstVlogDir='/home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/vlog' tclDir='/home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db' modelList='filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_sparsemux_17_7_1_1_1
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_true_table_4_s_truetable_RAM_AUTO_1R1W
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_fifo_w1_d8_S
filter_dut_fifo_w1_d32_S
filter_dut_fifo_w72_d2_S
filter_dut_fifo_w72_d2_S
filter_dut_fifo_w72_d2_S
filter_dut_fifo_w72_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w32_d2_S
filter_dut_fifo_w10_d8_S
filter_dut_fifo_w1_d8_S
filter_dut_fifo_w1_d8_S
filter_dut_fifo_w1_d8_S
filter_dut_start_for_compare_ops_32_U0
filter_dut_start_for_pred_pass_32_U0
filter_dut_start_for_true_table_4_U0
broadcast_Pipeline_VITIS_LOOP_88_1
broadcast
parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1
parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4
parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5
parse_filter_config_4_32_s
var_const_cmp_32_s
var_var_cmp_32_s
compare_ops_32_Pipeline_FILTER_MAIN_LOOP
compare_ops_32_s
true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32
true_table_4_Pipeline_TRUE_TABLE_READ
true_table_4_s
pred_pass_32_Pipeline_FILTER_PRED_PASS
pred_pass_32_s
dynamicFilter_32_32_s
filter_dut
' expOnly='0'
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast_Pipeline_VITIS_LOOP_88_1.compgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast.compgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1.compgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4.compgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5.compgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_s.compgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_const_cmp_32_s.compgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_var_cmp_32_s.compgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_Pipeline_FILTER_MAIN_LOOP.compgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_s.compgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32.compgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_TRUE_TABLE_READ.compgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_s.compgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_Pipeline_FILTER_PRED_PASS.compgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_s.compgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/dynamicFilter_32_32_s.compgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 543.855 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='filter_dut_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name broadcast_Pipeline_VITIS_LOOP_88_1
INFO-FLOW: No bind nodes found for module_name broadcast
INFO-FLOW: No bind nodes found for module_name parse_filter_config_4_32_s
INFO-FLOW: No bind nodes found for module_name compare_ops_32_Pipeline_FILTER_MAIN_LOOP
INFO-FLOW: No bind nodes found for module_name compare_ops_32_s
INFO-FLOW: No bind nodes found for module_name true_table_4_Pipeline_TRUE_TABLE_READ
INFO-FLOW: No bind nodes found for module_name pred_pass_32_s
INFO-FLOW: No bind nodes found for module_name filter_dut
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/chips/Storage/zoho/hls_component/filter_dut/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_sparsemux_17_7_1_1_1
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_true_table_4_s_truetable_RAM_AUTO_1R1W
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_fifo_w1_d8_S
filter_dut_fifo_w1_d32_S
filter_dut_fifo_w72_d2_S
filter_dut_fifo_w72_d2_S
filter_dut_fifo_w72_d2_S
filter_dut_fifo_w72_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w32_d2_S
filter_dut_fifo_w10_d8_S
filter_dut_fifo_w1_d8_S
filter_dut_fifo_w1_d8_S
filter_dut_fifo_w1_d8_S
filter_dut_start_for_compare_ops_32_U0
filter_dut_start_for_pred_pass_32_U0
filter_dut_start_for_true_table_4_U0
broadcast_Pipeline_VITIS_LOOP_88_1
broadcast
parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1
parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4
parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5
parse_filter_config_4_32_s
var_const_cmp_32_s
var_var_cmp_32_s
compare_ops_32_Pipeline_FILTER_MAIN_LOOP
compare_ops_32_s
true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32
true_table_4_Pipeline_TRUE_TABLE_READ
true_table_4_s
pred_pass_32_Pipeline_FILTER_PRED_PASS
pred_pass_32_s
dynamicFilter_32_32_s
filter_dut
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.compgen.dataonly.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast_Pipeline_VITIS_LOOP_88_1.tbgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast.tbgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1.tbgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4.tbgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5.tbgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_s.tbgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_const_cmp_32_s.tbgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_var_cmp_32_s.tbgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_Pipeline_FILTER_MAIN_LOOP.tbgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_s.tbgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32.tbgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_TRUE_TABLE_READ.tbgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_s.tbgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_Pipeline_FILTER_PRED_PASS.tbgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_s.tbgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/dynamicFilter_32_32_s.tbgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.constraint.tcl 
Execute       sc_get_clocks filter_dut 
Execute       source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST filter_dut MODULE2INSTS {filter_dut filter_dut dynamicFilter_32_32_s grp_dynamicFilter_32_32_s_fu_36 broadcast broadcast_U0 broadcast_Pipeline_VITIS_LOOP_88_1 grp_broadcast_Pipeline_VITIS_LOOP_88_1_fu_48 parse_filter_config_4_32_s parse_filter_config_4_32_U0 parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1 grp_parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1_fu_42 parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4 grp_parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4_fu_56 parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5 grp_parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5_fu_74 compare_ops_32_s compare_ops_32_U0 compare_ops_32_Pipeline_FILTER_MAIN_LOOP grp_compare_ops_32_Pipeline_FILTER_MAIN_LOOP_fu_148 var_const_cmp_32_s {bv0c_var_const_cmp_32_s_fu_294 bv1c_var_const_cmp_32_s_fu_304 bv2c_var_const_cmp_32_s_fu_314 bv3c_var_const_cmp_32_s_fu_324} var_var_cmp_32_s {bv0v1_var_var_cmp_32_s_fu_334 bv0v2_var_var_cmp_32_s_fu_343 bv0v3_var_var_cmp_32_s_fu_352 bv1v2_var_var_cmp_32_s_fu_361 bv1v3_var_var_cmp_32_s_fu_370 bv2v3_var_var_cmp_32_s_fu_379} true_table_4_s true_table_4_U0 true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52 true_table_4_Pipeline_TRUE_TABLE_READ grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60 pred_pass_32_s pred_pass_32_U0 pred_pass_32_Pipeline_FILTER_PRED_PASS grp_pred_pass_32_Pipeline_FILTER_PRED_PASS_fu_52} INST2MODULE {filter_dut filter_dut grp_dynamicFilter_32_32_s_fu_36 dynamicFilter_32_32_s broadcast_U0 broadcast grp_broadcast_Pipeline_VITIS_LOOP_88_1_fu_48 broadcast_Pipeline_VITIS_LOOP_88_1 parse_filter_config_4_32_U0 parse_filter_config_4_32_s grp_parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1_fu_42 parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1 grp_parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4_fu_56 parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4 grp_parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5_fu_74 parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5 compare_ops_32_U0 compare_ops_32_s grp_compare_ops_32_Pipeline_FILTER_MAIN_LOOP_fu_148 compare_ops_32_Pipeline_FILTER_MAIN_LOOP bv0c_var_const_cmp_32_s_fu_294 var_const_cmp_32_s bv1c_var_const_cmp_32_s_fu_304 var_const_cmp_32_s bv2c_var_const_cmp_32_s_fu_314 var_const_cmp_32_s bv3c_var_const_cmp_32_s_fu_324 var_const_cmp_32_s bv0v1_var_var_cmp_32_s_fu_334 var_var_cmp_32_s bv0v2_var_var_cmp_32_s_fu_343 var_var_cmp_32_s bv0v3_var_var_cmp_32_s_fu_352 var_var_cmp_32_s bv1v2_var_var_cmp_32_s_fu_361 var_var_cmp_32_s bv1v3_var_var_cmp_32_s_fu_370 var_var_cmp_32_s bv2v3_var_var_cmp_32_s_fu_379 var_var_cmp_32_s true_table_4_U0 true_table_4_s grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52 true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60 true_table_4_Pipeline_TRUE_TABLE_READ pred_pass_32_U0 pred_pass_32_s grp_pred_pass_32_Pipeline_FILTER_PRED_PASS_fu_52 pred_pass_32_Pipeline_FILTER_PRED_PASS} INSTDATA {filter_dut {DEPTH 1 CHILDREN grp_dynamicFilter_32_32_s_fu_36} grp_dynamicFilter_32_32_s_fu_36 {DEPTH 2 CHILDREN {broadcast_U0 parse_filter_config_4_32_U0 compare_ops_32_U0 true_table_4_U0 pred_pass_32_U0}} broadcast_U0 {DEPTH 3 CHILDREN grp_broadcast_Pipeline_VITIS_LOOP_88_1_fu_48} grp_broadcast_Pipeline_VITIS_LOOP_88_1_fu_48 {DEPTH 4 CHILDREN {}} parse_filter_config_4_32_U0 {DEPTH 3 CHILDREN {grp_parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1_fu_42 grp_parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4_fu_56 grp_parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5_fu_74}} grp_parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1_fu_42 {DEPTH 4 CHILDREN {}} grp_parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4_fu_56 {DEPTH 4 CHILDREN {}} grp_parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5_fu_74 {DEPTH 4 CHILDREN {}} compare_ops_32_U0 {DEPTH 3 CHILDREN grp_compare_ops_32_Pipeline_FILTER_MAIN_LOOP_fu_148} grp_compare_ops_32_Pipeline_FILTER_MAIN_LOOP_fu_148 {DEPTH 4 CHILDREN {bv0c_var_const_cmp_32_s_fu_294 bv1c_var_const_cmp_32_s_fu_304 bv2c_var_const_cmp_32_s_fu_314 bv3c_var_const_cmp_32_s_fu_324 bv0v1_var_var_cmp_32_s_fu_334 bv0v2_var_var_cmp_32_s_fu_343 bv0v3_var_var_cmp_32_s_fu_352 bv1v2_var_var_cmp_32_s_fu_361 bv1v3_var_var_cmp_32_s_fu_370 bv2v3_var_var_cmp_32_s_fu_379}} bv0c_var_const_cmp_32_s_fu_294 {DEPTH 5 CHILDREN {}} bv1c_var_const_cmp_32_s_fu_304 {DEPTH 5 CHILDREN {}} bv2c_var_const_cmp_32_s_fu_314 {DEPTH 5 CHILDREN {}} bv3c_var_const_cmp_32_s_fu_324 {DEPTH 5 CHILDREN {}} bv0v1_var_var_cmp_32_s_fu_334 {DEPTH 5 CHILDREN {}} bv0v2_var_var_cmp_32_s_fu_343 {DEPTH 5 CHILDREN {}} bv0v3_var_var_cmp_32_s_fu_352 {DEPTH 5 CHILDREN {}} bv1v2_var_var_cmp_32_s_fu_361 {DEPTH 5 CHILDREN {}} bv1v3_var_var_cmp_32_s_fu_370 {DEPTH 5 CHILDREN {}} bv2v3_var_var_cmp_32_s_fu_379 {DEPTH 5 CHILDREN {}} true_table_4_U0 {DEPTH 3 CHILDREN {grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52 grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60}} grp_true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32_fu_52 {DEPTH 4 CHILDREN {}} grp_true_table_4_Pipeline_TRUE_TABLE_READ_fu_60 {DEPTH 4 CHILDREN {}} pred_pass_32_U0 {DEPTH 3 CHILDREN grp_pred_pass_32_Pipeline_FILTER_PRED_PASS_fu_52} grp_pred_pass_32_Pipeline_FILTER_PRED_PASS_fu_52 {DEPTH 4 CHILDREN {}}} MODULEDATA {parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln419_fu_102_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:419 VARIABLE icmp_ln419 LOOP VITIS_LOOP_419_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln419_fu_108_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:419 VARIABLE add_ln419 LOOP VITIS_LOOP_419_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln445_fu_155_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:445 VARIABLE icmp_ln445 LOOP VITIS_LOOP_445_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln445_fu_161_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:445 VARIABLE add_ln445 LOOP VITIS_LOOP_445_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln446_fu_180_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:446 VARIABLE icmp_ln446 LOOP VITIS_LOOP_445_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME nb_1_fu_194_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:455 VARIABLE nb_1 LOOP VITIS_LOOP_445_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln467_fu_62_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:467 VARIABLE icmp_ln467 LOOP VITIS_LOOP_467_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_68_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:467 VARIABLE i_2 LOOP VITIS_LOOP_467_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} var_const_cmp_32_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME bl_6_fu_200_p4 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:129 VARIABLE bl LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME bl_6_fu_200_p6 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:131 VARIABLE bl_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME bl_6_fu_200_p8 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:133 VARIABLE bl_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln135_fu_110_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:135 VARIABLE icmp_ln135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME bl_6_fu_200_p10 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:135 VARIABLE bl_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME bl_6_fu_200_p12 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:137 VARIABLE bl_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln139_fu_128_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:139 VARIABLE icmp_ln139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME bl_6_fu_200_p14 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:139 VARIABLE bl_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln126_fu_140_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:126 VARIABLE icmp_ln126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln126_1_fu_146_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:126 VARIABLE icmp_ln126_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln126_2_fu_152_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:126 VARIABLE icmp_ln126_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln126_3_fu_158_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:126 VARIABLE icmp_ln126_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln126_4_fu_164_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:126 VARIABLE icmp_ln126_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln126_5_fu_170_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:126 VARIABLE icmp_ln126_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln126_6_fu_176_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:126 VARIABLE icmp_ln126_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_7_1_1_1_U34 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:129 VARIABLE bl_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME br_6_fu_348_p4 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:147 VARIABLE br LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME br_6_fu_348_p6 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:149 VARIABLE br_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME br_6_fu_348_p8 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:151 VARIABLE br_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln153_fu_258_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:153 VARIABLE icmp_ln153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME br_6_fu_348_p10 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:153 VARIABLE br_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME br_6_fu_348_p12 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:155 VARIABLE br_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln157_fu_276_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:157 VARIABLE icmp_ln157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME br_6_fu_348_p14 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:157 VARIABLE br_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln144_fu_288_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:144 VARIABLE icmp_ln144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln144_1_fu_294_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:144 VARIABLE icmp_ln144_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln144_2_fu_300_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:144 VARIABLE icmp_ln144_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln144_3_fu_306_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:144 VARIABLE icmp_ln144_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln144_4_fu_312_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:144 VARIABLE icmp_ln144_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln144_5_fu_318_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:144 VARIABLE icmp_ln144_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln144_6_fu_324_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:144 VARIABLE icmp_ln144_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_7_1_1_1_U35 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:147 VARIABLE br_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME ap_return SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:162 VARIABLE ret LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} var_var_cmp_32_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln203_fu_99_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:203 VARIABLE icmp_ln203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME ret_9_fu_105_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:203 VARIABLE ret_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME grp_fu_85_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:201 VARIABLE icmp_ln201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME ret_8_fu_112_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:201 VARIABLE ret_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME grp_fu_85_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:199 VARIABLE ret_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME ret_6_fu_119_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:197 VARIABLE ret_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln195_fu_126_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:195 VARIABLE icmp_ln195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME ret_5_fu_132_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:195 VARIABLE ret_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME grp_fu_92_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:193 VARIABLE icmp_ln193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME ret_4_fu_139_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:193 VARIABLE ret_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME grp_fu_92_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:191 VARIABLE ret_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME ret_2_fu_146_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:189 VARIABLE ret_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME ret_1_fu_153_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:187 VARIABLE ret_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME ret_fu_160_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:185 VARIABLE ret LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln318_fu_101_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:318 VARIABLE icmp_ln318 LOOP VITIS_LOOP_318_1_TRUE_TABLE_INIT32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_107_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:318 VARIABLE add_ln318 LOOP VITIS_LOOP_318_1_TRUE_TABLE_INIT32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln321_fu_116_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:321 VARIABLE icmp_ln321 LOOP VITIS_LOOP_318_1_TRUE_TABLE_INIT32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln318_fu_122_p3 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:318 VARIABLE select_ln318 LOOP VITIS_LOOP_318_1_TRUE_TABLE_INIT32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_1_fu_160_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:318 VARIABLE add_ln318_1 LOOP VITIS_LOOP_318_1_TRUE_TABLE_INIT32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln318_1_fu_166_p3 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:318 VARIABLE select_ln318_1 LOOP VITIS_LOOP_318_1_TRUE_TABLE_INIT32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_130_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:318 VARIABLE first_iter_0 LOOP VITIS_LOOP_318_1_TRUE_TABLE_INIT32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_fu_207_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:324 VARIABLE add_ln324 LOOP VITIS_LOOP_318_1_TRUE_TABLE_INIT32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln321_fu_136_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:321 VARIABLE add_ln321 LOOP VITIS_LOOP_318_1_TRUE_TABLE_INIT32 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} true_table_4_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME truetable_U SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:316 VARIABLE truetable LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {1 1024 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} pred_pass_32_Pipeline_FILTER_PRED_PASS {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln372_fu_115_p2 SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:372 VARIABLE or_ln372 LOOP FILTER_PRED_PASS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dynamicFilter_32_32_s {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME e_v_strm_U SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:535 VARIABLE e_v_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {1 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME e_p_strm_U SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:536 VARIABLE e_p_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {1 32 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cmpvc_cfg_strms_0_U SOURCE :0 VARIABLE cmpvc_cfg_strms_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {72 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cmpvc_cfg_strms_1_U SOURCE :0 VARIABLE cmpvc_cfg_strms_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {72 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cmpvc_cfg_strms_2_U SOURCE :0 VARIABLE cmpvc_cfg_strms_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {72 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cmpvc_cfg_strms_3_U SOURCE :0 VARIABLE cmpvc_cfg_strms_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {72 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cmpvv_cfg_strms_U SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:527 VARIABLE cmpvv_cfg_strms LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {4 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cmpvv_cfg_strms_1_U SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:527 VARIABLE cmpvv_cfg_strms_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {4 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cmpvv_cfg_strms_2_U SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:527 VARIABLE cmpvv_cfg_strms_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {4 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cmpvv_cfg_strms_3_U SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:527 VARIABLE cmpvv_cfg_strms_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {4 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cmpvv_cfg_strms_4_U SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:527 VARIABLE cmpvv_cfg_strms_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {4 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cmpvv_cfg_strms_5_U SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:527 VARIABLE cmpvv_cfg_strms_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {4 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME tt_cfg_strm_U SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:529 VARIABLE tt_cfg_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME addr_strm_U SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:538 VARIABLE addr_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {10 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME e_addr_strm_U SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:539 VARIABLE e_addr_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {1 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME b_strm_U SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:541 VARIABLE b_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {1 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME e_b_strm_U SOURCE ../../APZ-DA/Addon_Queries/SELECT/dynamic_filter/xf_database/dynamic_filter.hpp:542 VARIABLE e_b_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {1 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} broadcast_Pipeline_VITIS_LOOP_88_1 {AREA {DSP 0 BRAM 0 URAM 0}} broadcast {AREA {DSP 0 BRAM 0 URAM 0}} parse_filter_config_4_32_s {AREA {DSP 0 BRAM 0 URAM 0}} compare_ops_32_Pipeline_FILTER_MAIN_LOOP {AREA {DSP 0 BRAM 0 URAM 0}} compare_ops_32_s {AREA {DSP 0 BRAM 0 URAM 0}} true_table_4_Pipeline_TRUE_TABLE_READ {AREA {DSP 0 BRAM 0 URAM 0}} pred_pass_32_s {AREA {DSP 0 BRAM 0 URAM 0}} filter_dut {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 550.309 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for filter_dut.
INFO: [VLOG 209-307] Generating Verilog RTL for filter_dut.
Execute       syn_report -model filter_dut -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 222.75 MHz
Command     autosyn done; 5.09 sec.
Command   csynth_design done; 14.71 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace /home/chips/Storage/zoho/hls_component/filter_dut/hls opened at Mon Feb 03 14:22:09 IST 2025
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xcvu9p-flga2104-2-i 
Execute       create_platform xcvu9p-flga2104-2-i -board  
DBG:HLSDevice: Trying to load device library: /home/chips/Storage/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/chips/Storage/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
Command       create_platform done; 0.72 sec.
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.81 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.82 sec.
Execute   apply_ini /home/chips/Storage/zoho/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(8)
Execute     add_files /home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp 
INFO: [HLS 200-10] Adding design file '/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.hpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.hpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(9)
Execute     add_files /home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.hpp 
INFO: [HLS 200-10] Adding design file '/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_test.cpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_test.cpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(10)
Execute     add_files -tb /home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=filter_dut' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=filter_dut' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(7)
Execute     set_top filter_dut 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcvu9p-flga2104-2-i' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcvu9p-flga2104-2-i' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(1)
Execute     set_part xcvu9p-flga2104-2-i 
Execute       create_platform xcvu9p-flga2104-2-i -board  
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.14 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.14 sec.
Execute   apply_ini /home/chips/Storage/zoho/hls_component/filter_dut/hls/config.cmdline 
Execute   cosim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: run_clang exec: /home/chips/Storage/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /usr/include/x86_64-linux-gnu -I /home/chips/Storage/Vitis_HLS/2024.1/include -I include /home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_test.cpp -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/./sim/autowrap/testbench/filter_test.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/home/chips/Storage/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 > /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_test.cpp.clang.autosim-tb.out.log 2> /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_test.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_test.cpp /home/chips/Storage/zoho/hls_component/filter_dut/hls/./sim/autowrap/testbench/filter_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/chips/Storage/zoho/hls_component/filter_dut/hls/./sim/autowrap/testbench/filter_test.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /home/chips/Storage/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/chips/Storage/zoho/hls_component/filter_dut/hls/./sim/autowrap/testbench/filter_test.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.14 sec.
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
INFO-FLOW: run_clang exec: /home/chips/Storage/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /usr/include/x86_64-linux-gnu -I /home/chips/Storage/Vitis_HLS/2024.1/include -I include /home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp -o /home/chips/Storage/zoho/hls_component/filter_dut/hls/./sim/autowrap/testbench/filter_dut.cpp_pre.cpp -std=gnu++14 -D__DSP48E2__ --gcc-toolchain=/home/chips/Storage/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 > /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.cpp.clang.autosim-tb.out.log 2> /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp /home/chips/Storage/zoho/hls_component/filter_dut/hls/./sim/autowrap/testbench/filter_dut.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/chips/Storage/zoho/hls_component/filter_dut/hls/./sim/autowrap/testbench/filter_dut.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /home/chips/Storage/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/chips/Storage/zoho/hls_component/filter_dut/hls/./sim/autowrap/testbench/filter_dut.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.11 sec.
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.DependenceCheck.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 10.9 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 23.3 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace /home/chips/Storage/zoho/hls_component/filter_dut/hls opened at Mon Feb 03 14:22:43 IST 2025
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xcvu9p-flga2104-2-i 
Execute       create_platform xcvu9p-flga2104-2-i -board  
DBG:HLSDevice: Trying to load device library: /home/chips/Storage/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/chips/Storage/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
Command       create_platform done; 0.72 sec.
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.81 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.82 sec.
Execute   apply_ini /home/chips/Storage/zoho/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(8)
Execute     add_files /home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp 
INFO: [HLS 200-10] Adding design file '/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.hpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.hpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(9)
Execute     add_files /home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.hpp 
INFO: [HLS 200-10] Adding design file '/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_test.cpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_test.cpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(10)
Execute     add_files -tb /home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=filter_dut' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=filter_dut' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(7)
Execute     set_top filter_dut 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcvu9p-flga2104-2-i' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcvu9p-flga2104-2-i' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(1)
Execute     set_part xcvu9p-flga2104-2-i 
Execute       create_platform xcvu9p-flga2104-2-i -board  
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.13 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.15 sec.
Execute   apply_ini /home/chips/Storage/zoho/hls_component/filter_dut/hls/config.cmdline 
Execute   export_design -flow none 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=filter_dut xml_exists=0
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to filter_dut
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=47 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_sparsemux_17_7_1_1_1
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_true_table_4_s_truetable_RAM_AUTO_1R1W
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_fifo_w1_d8_S
filter_dut_fifo_w1_d32_S
filter_dut_fifo_w72_d2_S
filter_dut_fifo_w72_d2_S
filter_dut_fifo_w72_d2_S
filter_dut_fifo_w72_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w32_d2_S
filter_dut_fifo_w10_d8_S
filter_dut_fifo_w1_d8_S
filter_dut_fifo_w1_d8_S
filter_dut_fifo_w1_d8_S
filter_dut_start_for_compare_ops_32_U0
filter_dut_start_for_pred_pass_32_U0
filter_dut_start_for_true_table_4_U0
broadcast_Pipeline_VITIS_LOOP_88_1
broadcast
parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1
parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4
parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5
parse_filter_config_4_32_s
var_const_cmp_32_s
var_var_cmp_32_s
compare_ops_32_Pipeline_FILTER_MAIN_LOOP
compare_ops_32_s
true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32
true_table_4_Pipeline_TRUE_TABLE_READ
true_table_4_s
pred_pass_32_Pipeline_FILTER_PRED_PASS
pred_pass_32_s
dynamicFilter_32_32_s
filter_dut
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.compgen.dataonly.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast_Pipeline_VITIS_LOOP_88_1.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_s.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_const_cmp_32_s.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_var_cmp_32_s.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_Pipeline_FILTER_MAIN_LOOP.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_s.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_TRUE_TABLE_READ.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_s.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_Pipeline_FILTER_PRED_PASS.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_s.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/dynamicFilter_32_32_s.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.constraint.tcl 
Execute     sc_get_clocks filter_dut 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.constraint.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s filter_dut/filter_dut.zip 
INFO: [HLS 200-802] Generated output file filter_dut/filter_dut.zip
Command   export_design done; 26.68 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace /home/chips/Storage/zoho/hls_component/filter_dut/hls opened at Mon Feb 03 14:23:20 IST 2025
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xcvu9p-flga2104-2-i 
Execute       create_platform xcvu9p-flga2104-2-i -board  
DBG:HLSDevice: Trying to load device library: /home/chips/Storage/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/chips/Storage/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-i'
Command       create_platform done; 0.72 sec.
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.81 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.82 sec.
Execute   apply_ini /home/chips/Storage/zoho/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(8)
Execute     add_files /home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp 
INFO: [HLS 200-10] Adding design file '/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.hpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.hpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(9)
Execute     add_files /home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.hpp 
INFO: [HLS 200-10] Adding design file '/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_dut.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_test.cpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_test.cpp' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(10)
Execute     add_files -tb /home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_test.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/chips/Storage/APZ-DA/Addon_Queries/SELECT/dynamic_filter/filter_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=filter_dut' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=filter_dut' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(7)
Execute     set_top filter_dut 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xcvu9p-flga2104-2-i' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xcvu9p-flga2104-2-i' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(1)
Execute     set_part xcvu9p-flga2104-2-i 
Execute       create_platform xcvu9p-flga2104-2-i -board  
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu9p-flga2104-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.13 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/chips/Storage/zoho/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.14 sec.
Execute   apply_ini /home/chips/Storage/zoho/hls_component/filter_dut/hls/config.cmdline 
Execute   export_design -flow impl 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     config_export -flow=impl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=filter_dut xml_exists=1
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to filter_dut
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=47 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_sparsemux_17_7_1_1_1
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_true_table_4_s_truetable_RAM_AUTO_1R1W
filter_dut_flow_control_loop_pipe_sequential_init
filter_dut_fifo_w1_d8_S
filter_dut_fifo_w1_d32_S
filter_dut_fifo_w72_d2_S
filter_dut_fifo_w72_d2_S
filter_dut_fifo_w72_d2_S
filter_dut_fifo_w72_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w4_d2_S
filter_dut_fifo_w32_d2_S
filter_dut_fifo_w10_d8_S
filter_dut_fifo_w1_d8_S
filter_dut_fifo_w1_d8_S
filter_dut_fifo_w1_d8_S
filter_dut_start_for_compare_ops_32_U0
filter_dut_start_for_pred_pass_32_U0
filter_dut_start_for_true_table_4_U0
broadcast_Pipeline_VITIS_LOOP_88_1
broadcast
parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1
parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4
parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5
parse_filter_config_4_32_s
var_const_cmp_32_s
var_var_cmp_32_s
compare_ops_32_Pipeline_FILTER_MAIN_LOOP
compare_ops_32_s
true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32
true_table_4_Pipeline_TRUE_TABLE_READ
true_table_4_s
pred_pass_32_Pipeline_FILTER_PRED_PASS
pred_pass_32_s
dynamicFilter_32_32_s
filter_dut
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.rtl_wrap.cfg.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.compgen.dataonly.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast_Pipeline_VITIS_LOOP_88_1.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/broadcast.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_419_1.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_445_4.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/parse_filter_config_4_32_s.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_const_cmp_32_s.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/var_var_cmp_32_s.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_Pipeline_FILTER_MAIN_LOOP.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/compare_ops_32_s.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_VITIS_LOOP_318_1_TRUE_TABLE_INIT32.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_Pipeline_TRUE_TABLE_READ.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/true_table_4_s.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_Pipeline_FILTER_PRED_PASS.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/pred_pass_32_s.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/dynamicFilter_32_32_s.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.constraint.tcl 
Execute     sc_get_clocks filter_dut 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.constraint.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.constraint.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/filter_dut.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/chips/Storage/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source /home/chips/Storage/zoho/hls_component/filter_dut/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data names -quiet 
Execute     ap_part_info -name xcvu9p-flga2104-2-i -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec /home/chips/Storage/zoho/hls_component/filter_dut/hls/impl/verilog/impl.sh
Execute     send_msg_by_id ERROR @200-478@%s%s vivado  
ERROR: [HLS 200-478] vivado returned an error 
INFO-FLOW: DBG:PUTS: auto_impl caught error 
Caught error from vivado 
    while executing
"error "Caught error from $::AESL_AUTOIMPL::g_tool $err""
    (procedure "::AESL_AUTOIMPL::auto_impl" line 620)
    invoked from within
"::AESL_AUTOIMPL::auto_impl {*}$args"
INFO-FLOW: Caught error in export_design: 
    while executing
"auto_impl_catch $gStartDir {*}$auto_impl_eval_args"
    (procedure "::AESL_AUTOIMPL::export_design_wrap" line 108)
    invoked from within
"::AESL_AUTOIMPL::export_design_wrap {*}$args"
    (procedure "ap_internal_export_design" line 112)
    invoked from within
"ap_internal_export_design "
Command   export_design done; error code: 2; 79.88 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
