Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Wed Nov  6 22:19:16 2024
| Host         : Anivice_G15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file flash_led_timing_summary_routed.rpt -pb flash_led_timing_summary_routed.pb -rpx flash_led_timing_summary_routed.rpx -warn_on_violation
| Design       : flash_led
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (68)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (68)
-------------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   70          inf        0.000                      0                   70           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.064ns  (logic 3.671ns (72.495%)  route 1.393ns (27.505%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDPE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X0Y165         FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  led_reg[0]/Q
                         net (fo=2, routed)           1.393     1.772    led_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.292     5.064 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.064    led[0]
    N18                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.045ns  (logic 3.652ns (72.394%)  route 1.393ns (27.606%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDPE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X0Y167         FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  led_reg[1]/Q
                         net (fo=2, routed)           1.393     1.772    led_OBUF[1]
    M18                  OBUF (Prop_obuf_I_O)         3.273     5.045 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.045    led[1]
    M18                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.653ns  (logic 0.748ns (20.474%)  route 2.905ns (79.526%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDCE                         0.000     0.000 r  cnt_reg[31]/C
    SLICE_X2Y170         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.683     1.116    cnt_reg_n_0_[31]
    SLICE_X2Y171         LUT4 (Prop_lut4_I2_O)        0.105     1.221 r  cnt[31]_i_9/O
                         net (fo=1, routed)           0.688     1.909    cnt[31]_i_9_n_0
    SLICE_X2Y169         LUT5 (Prop_lut5_I4_O)        0.105     2.014 r  cnt[31]_i_4/O
                         net (fo=33, routed)          1.535     3.548    cnt[31]_i_4_n_0
    SLICE_X2Y164         LUT5 (Prop_lut5_I1_O)        0.105     3.653 r  cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.653    cnt[6]
    SLICE_X2Y164         FDCE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.589ns  (logic 0.748ns (20.839%)  route 2.841ns (79.161%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDCE                         0.000     0.000 r  cnt_reg[31]/C
    SLICE_X2Y170         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.683     1.116    cnt_reg_n_0_[31]
    SLICE_X2Y171         LUT4 (Prop_lut4_I2_O)        0.105     1.221 r  cnt[31]_i_9/O
                         net (fo=1, routed)           0.688     1.909    cnt[31]_i_9_n_0
    SLICE_X2Y169         LUT5 (Prop_lut5_I4_O)        0.105     2.014 r  cnt[31]_i_4/O
                         net (fo=33, routed)          1.471     3.484    cnt[31]_i_4_n_0
    SLICE_X2Y163         LUT5 (Prop_lut5_I1_O)        0.105     3.589 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.589    cnt[1]
    SLICE_X2Y163         FDCE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.585ns  (logic 0.748ns (20.862%)  route 2.837ns (79.138%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDCE                         0.000     0.000 r  cnt_reg[31]/C
    SLICE_X2Y170         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.683     1.116    cnt_reg_n_0_[31]
    SLICE_X2Y171         LUT4 (Prop_lut4_I2_O)        0.105     1.221 r  cnt[31]_i_9/O
                         net (fo=1, routed)           0.688     1.909    cnt[31]_i_9_n_0
    SLICE_X2Y169         LUT5 (Prop_lut5_I4_O)        0.105     2.014 r  cnt[31]_i_4/O
                         net (fo=33, routed)          1.467     3.480    cnt[31]_i_4_n_0
    SLICE_X2Y163         LUT5 (Prop_lut5_I1_O)        0.105     3.585 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.585    cnt[3]
    SLICE_X2Y163         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.558ns  (logic 0.748ns (21.024%)  route 2.810ns (78.976%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDCE                         0.000     0.000 r  cnt_reg[31]/C
    SLICE_X2Y170         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.683     1.116    cnt_reg_n_0_[31]
    SLICE_X2Y171         LUT4 (Prop_lut4_I2_O)        0.105     1.221 r  cnt[31]_i_9/O
                         net (fo=1, routed)           0.688     1.909    cnt[31]_i_9_n_0
    SLICE_X2Y169         LUT5 (Prop_lut5_I4_O)        0.105     2.014 r  cnt[31]_i_4/O
                         net (fo=33, routed)          1.439     3.453    cnt[31]_i_4_n_0
    SLICE_X1Y164         LUT5 (Prop_lut5_I1_O)        0.105     3.558 r  cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.558    cnt[7]
    SLICE_X1Y164         FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 0.748ns (21.246%)  route 2.773ns (78.754%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDCE                         0.000     0.000 r  cnt_reg[31]/C
    SLICE_X2Y170         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.683     1.116    cnt_reg_n_0_[31]
    SLICE_X2Y171         LUT4 (Prop_lut4_I2_O)        0.105     1.221 r  cnt[31]_i_9/O
                         net (fo=1, routed)           0.688     1.909    cnt[31]_i_9_n_0
    SLICE_X2Y169         LUT5 (Prop_lut5_I4_O)        0.105     2.014 r  cnt[31]_i_4/O
                         net (fo=33, routed)          1.402     3.416    cnt[31]_i_4_n_0
    SLICE_X2Y165         LUT5 (Prop_lut5_I1_O)        0.105     3.521 r  cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     3.521    cnt[10]
    SLICE_X2Y165         FDCE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.516ns  (logic 0.748ns (21.271%)  route 2.768ns (78.729%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDCE                         0.000     0.000 r  cnt_reg[31]/C
    SLICE_X2Y170         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.683     1.116    cnt_reg_n_0_[31]
    SLICE_X2Y171         LUT4 (Prop_lut4_I2_O)        0.105     1.221 r  cnt[31]_i_9/O
                         net (fo=1, routed)           0.688     1.909    cnt[31]_i_9_n_0
    SLICE_X2Y169         LUT5 (Prop_lut5_I4_O)        0.105     2.014 r  cnt[31]_i_4/O
                         net (fo=33, routed)          1.398     3.411    cnt[31]_i_4_n_0
    SLICE_X2Y164         LUT5 (Prop_lut5_I1_O)        0.105     3.516 r  cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.516    cnt[4]
    SLICE_X2Y164         FDCE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.515ns  (logic 0.748ns (21.281%)  route 2.767ns (78.719%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDCE                         0.000     0.000 r  cnt_reg[31]/C
    SLICE_X2Y170         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.683     1.116    cnt_reg_n_0_[31]
    SLICE_X2Y171         LUT4 (Prop_lut4_I2_O)        0.105     1.221 r  cnt[31]_i_9/O
                         net (fo=1, routed)           0.688     1.909    cnt[31]_i_9_n_0
    SLICE_X2Y169         LUT5 (Prop_lut5_I4_O)        0.105     2.014 r  cnt[31]_i_4/O
                         net (fo=33, routed)          1.396     3.410    cnt[31]_i_4_n_0
    SLICE_X2Y167         LUT5 (Prop_lut5_I1_O)        0.105     3.515 r  cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     3.515    cnt[19]
    SLICE_X2Y167         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.388ns  (logic 0.748ns (22.079%)  route 2.640ns (77.921%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDCE                         0.000     0.000 r  cnt_reg[31]/C
    SLICE_X2Y170         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.683     1.116    cnt_reg_n_0_[31]
    SLICE_X2Y171         LUT4 (Prop_lut4_I2_O)        0.105     1.221 r  cnt[31]_i_9/O
                         net (fo=1, routed)           0.688     1.909    cnt[31]_i_9_n_0
    SLICE_X2Y169         LUT5 (Prop_lut5_I4_O)        0.105     2.014 r  cnt[31]_i_4/O
                         net (fo=33, routed)          1.269     3.283    cnt[31]_i_4_n_0
    SLICE_X2Y166         LUT5 (Prop_lut5_I1_O)        0.105     3.388 r  cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     3.388    cnt[8]
    SLICE_X2Y166         FDCE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.132%)  route 0.178ns (48.868%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDPE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X0Y165         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  led_reg[0]/Q
                         net (fo=2, routed)           0.178     0.319    led_OBUF[0]
    SLICE_X0Y165         LUT5 (Prop_lut5_I4_O)        0.045     0.364 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    led[0]_i_1_n_0
    SLICE_X0Y165         FDPE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.132%)  route 0.178ns (48.868%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDPE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X0Y167         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  led_reg[1]/Q
                         net (fo=2, routed)           0.178     0.319    led_OBUF[1]
    SLICE_X0Y167         LUT5 (Prop_lut5_I4_O)        0.045     0.364 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000     0.364    led[1]_i_1_n_0
    SLICE_X0Y167         FDPE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y162         FDCE                         0.000     0.000 r  cnt_reg[0]/C
    SLICE_X2Y162         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cnt_reg[0]/Q
                         net (fo=3, routed)           0.174     0.338    cnt_reg_n_0_[0]
    SLICE_X2Y162         LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    cnt[0]
    SLICE_X2Y162         FDCE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.254ns (48.503%)  route 0.270ns (51.497%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDCE                         0.000     0.000 r  cnt_reg[19]/C
    SLICE_X2Y167         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cnt_reg[19]/Q
                         net (fo=2, routed)           0.120     0.284    cnt_reg_n_0_[19]
    SLICE_X2Y167         LUT5 (Prop_lut5_I1_O)        0.045     0.329 r  cnt[31]_i_3/O
                         net (fo=33, routed)          0.150     0.479    cnt[31]_i_3_n_0
    SLICE_X2Y167         LUT5 (Prop_lut5_I0_O)        0.045     0.524 r  cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     0.524    cnt[19]
    SLICE_X2Y167         FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.254ns (45.799%)  route 0.301ns (54.201%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y166         FDCE                         0.000     0.000 r  cnt_reg[8]/C
    SLICE_X2Y166         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cnt_reg[8]/Q
                         net (fo=2, routed)           0.183     0.347    cnt_reg_n_0_[8]
    SLICE_X2Y165         LUT5 (Prop_lut5_I2_O)        0.045     0.392 r  cnt[31]_i_6/O
                         net (fo=33, routed)          0.117     0.510    cnt[31]_i_6_n_0
    SLICE_X2Y165         LUT5 (Prop_lut5_I3_O)        0.045     0.555 r  cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     0.555    cnt[10]
    SLICE_X2Y165         FDCE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.254ns (45.781%)  route 0.301ns (54.219%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y169         FDCE                         0.000     0.000 r  cnt_reg[25]/C
    SLICE_X2Y169         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cnt_reg[25]/Q
                         net (fo=2, routed)           0.173     0.337    cnt_reg_n_0_[25]
    SLICE_X2Y169         LUT5 (Prop_lut5_I3_O)        0.045     0.382 r  cnt[31]_i_4/O
                         net (fo=33, routed)          0.128     0.510    cnt[31]_i_4_n_0
    SLICE_X2Y169         LUT5 (Prop_lut5_I1_O)        0.045     0.555 r  cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     0.555    cnt[27]
    SLICE_X2Y169         FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.555ns  (logic 0.254ns (45.781%)  route 0.301ns (54.219%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y163         FDCE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X2Y163         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cnt_reg[2]/Q
                         net (fo=2, routed)           0.173     0.337    cnt_reg_n_0_[2]
    SLICE_X2Y163         LUT5 (Prop_lut5_I0_O)        0.045     0.382 r  cnt[31]_i_5/O
                         net (fo=33, routed)          0.128     0.510    cnt[31]_i_5_n_0
    SLICE_X2Y163         LUT5 (Prop_lut5_I2_O)        0.045     0.555 r  cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.555    cnt[3]
    SLICE_X2Y163         FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.254ns (44.917%)  route 0.311ns (55.083%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDCE                         0.000     0.000 r  cnt_reg[19]/C
    SLICE_X2Y167         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cnt_reg[19]/Q
                         net (fo=2, routed)           0.120     0.284    cnt_reg_n_0_[19]
    SLICE_X2Y167         LUT5 (Prop_lut5_I1_O)        0.045     0.329 r  cnt[31]_i_3/O
                         net (fo=33, routed)          0.192     0.520    cnt[31]_i_3_n_0
    SLICE_X2Y168         LUT5 (Prop_lut5_I0_O)        0.045     0.565 r  cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     0.565    cnt[21]
    SLICE_X2Y168         FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.254ns (44.917%)  route 0.311ns (55.083%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDCE                         0.000     0.000 r  cnt_reg[19]/C
    SLICE_X2Y167         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cnt_reg[19]/Q
                         net (fo=2, routed)           0.120     0.284    cnt_reg_n_0_[19]
    SLICE_X2Y167         LUT5 (Prop_lut5_I1_O)        0.045     0.329 r  cnt[31]_i_3/O
                         net (fo=33, routed)          0.192     0.520    cnt[31]_i_3_n_0
    SLICE_X2Y168         LUT5 (Prop_lut5_I0_O)        0.045     0.565 r  cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     0.565    cnt[22]
    SLICE_X2Y168         FDCE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.254ns (44.759%)  route 0.313ns (55.241%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y167         FDCE                         0.000     0.000 r  cnt_reg[19]/C
    SLICE_X2Y167         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  cnt_reg[19]/Q
                         net (fo=2, routed)           0.120     0.284    cnt_reg_n_0_[19]
    SLICE_X2Y167         LUT5 (Prop_lut5_I1_O)        0.045     0.329 r  cnt[31]_i_3/O
                         net (fo=33, routed)          0.194     0.522    cnt[31]_i_3_n_0
    SLICE_X2Y168         LUT5 (Prop_lut5_I0_O)        0.045     0.567 r  cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     0.567    cnt[20]
    SLICE_X2Y168         FDCE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------





