

================================================================
== Vivado HLS Report for 'yuv_filter_yuv2rgb'
================================================================
* Date:           Fri Jun 10 13:58:14 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        yuv_filter_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.19|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+----------+--------+----------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min  |    max   |   min  |    max   |   Type  |
    +--------+----------+--------+----------+---------+
    |  320401|  19664641|  320401|  19664641|   none  |
    +--------+----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+----------+--------------+-----------+-----------+------------+----------+
        |                   |      Latency      |   Iteration  |  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min  |    max   |    Latency   |  achieved |   target  |    Count   | Pipelined|
        +-------------------+--------+----------+--------------+-----------+-----------+------------+----------+
        |- YUV2RGB_LOOP_X   |  320400|  19664640| 1602 ~ 10242 |          -|          -| 200 ~ 1920 |    no    |
        | + YUV2RGB_LOOP_Y  |    1600|     10240|             8|          -|          -| 200 ~ 1280 |    no    |
        +-------------------+--------+----------+--------------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: in_height_read_1 [1/1] 0.00ns
:0  %in_height_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_height_read)

ST_1: in_width_read_1 [1/1] 0.00ns
:1  %in_width_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_width_read)

ST_1: stg_13 [1/1] 1.57ns
:2  br label %1


 <State 2>: 2.28ns
ST_2: x [1/1] 0.00ns
:0  %x = phi i16 [ 0, %0 ], [ %x_1, %4 ]

ST_2: exitcond1 [1/1] 2.28ns
:1  %exitcond1 = icmp eq i16 %x, %in_width_read_1

ST_2: x_1 [1/1] 1.96ns
:2  %x_1 = add i16 %x, 1

ST_2: stg_17 [1/1] 0.00ns
:3  br i1 %exitcond1, label %5, label %2

ST_2: stg_18 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind

ST_2: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)

ST_2: stg_20 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1920, i32 1060, [1 x i8]* @p_str1) nounwind

ST_2: tmp [1/1] 0.00ns
:3  %tmp = trunc i16 %x to i13

ST_2: p_shl2_cast [1/1] 0.00ns
:4  %p_shl2_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %tmp, i10 0)

ST_2: tmp_5 [1/1] 0.00ns
:5  %tmp_5 = trunc i16 %x to i15

ST_2: p_shl3_cast [1/1] 0.00ns
:6  %p_shl3_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %tmp_5, i8 0)

ST_2: tmp_s [1/1] 2.20ns
:7  %tmp_s = add i23 %p_shl2_cast, %p_shl3_cast

ST_2: stg_26 [1/1] 1.57ns
:8  br label %3

ST_2: mrv [1/1] 0.00ns
:0  %mrv = insertvalue { i16, i16 } undef, i16 %in_width_read_1, 0

ST_2: mrv_1 [1/1] 0.00ns
:1  %mrv_1 = insertvalue { i16, i16 } %mrv, i16 %in_height_read_1, 1

ST_2: stg_29 [1/1] 0.00ns
:2  ret { i16, i16 } %mrv_1


 <State 3>: 4.81ns
ST_3: y [1/1] 0.00ns
:0  %y = phi i16 [ 0, %2 ], [ %y_1, %_ifconv ]

ST_3: exitcond [1/1] 2.28ns
:1  %exitcond = icmp eq i16 %y, %in_height_read_1

ST_3: y_1 [1/1] 1.96ns
:2  %y_1 = add i16 %y, 1

ST_3: stg_33 [1/1] 0.00ns
:3  br i1 %exitcond, label %4, label %_ifconv

ST_3: tmp_cast [1/1] 0.00ns
_ifconv:3  %tmp_cast = zext i16 %y to i23

ST_3: tmp_6 [1/1] 2.20ns
_ifconv:4  %tmp_6 = add i23 %tmp_cast, %tmp_s

ST_3: tmp_21_cast [1/1] 0.00ns
_ifconv:5  %tmp_21_cast = zext i23 %tmp_6 to i64

ST_3: in_channels_ch1_addr [1/1] 0.00ns
_ifconv:6  %in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i64 0, i64 %tmp_21_cast

ST_3: in_channels_ch3_addr [1/1] 0.00ns
_ifconv:8  %in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i64 0, i64 %tmp_21_cast

ST_3: Y [4/4] 2.61ns
_ifconv:12  %Y = load i8* %in_channels_ch1_addr, align 1

ST_3: V [4/4] 2.61ns
_ifconv:14  %V = load i8* %in_channels_ch3_addr, align 1

ST_3: empty_16 [1/1] 0.00ns
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_1)

ST_3: stg_42 [1/1] 0.00ns
:1  br label %1


 <State 4>: 2.61ns
ST_4: in_channels_ch2_addr [1/1] 0.00ns
_ifconv:7  %in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i64 0, i64 %tmp_21_cast

ST_4: Y [3/4] 2.61ns
_ifconv:12  %Y = load i8* %in_channels_ch1_addr, align 1

ST_4: U [4/4] 2.61ns
_ifconv:13  %U = load i8* %in_channels_ch2_addr, align 1

ST_4: V [3/4] 2.61ns
_ifconv:14  %V = load i8* %in_channels_ch3_addr, align 1


 <State 5>: 2.61ns
ST_5: Y [2/4] 2.61ns
_ifconv:12  %Y = load i8* %in_channels_ch1_addr, align 1

ST_5: U [3/4] 2.61ns
_ifconv:13  %U = load i8* %in_channels_ch2_addr, align 1

ST_5: V [2/4] 2.61ns
_ifconv:14  %V = load i8* %in_channels_ch3_addr, align 1


 <State 6>: 2.61ns
ST_6: Y [1/4] 2.61ns
_ifconv:12  %Y = load i8* %in_channels_ch1_addr, align 1

ST_6: U [2/4] 2.61ns
_ifconv:13  %U = load i8* %in_channels_ch2_addr, align 1

ST_6: V [1/4] 2.61ns
_ifconv:14  %V = load i8* %in_channels_ch3_addr, align 1


 <State 7>: 7.75ns
ST_7: U [1/4] 2.61ns
_ifconv:13  %U = load i8* %in_channels_ch2_addr, align 1

ST_7: tmp_3_cast [1/1] 0.00ns
_ifconv:15  %tmp_3_cast = zext i8 %Y to i9

ST_7: C [1/1] 0.00ns
_ifconv:16  %C = add i9 -16, %tmp_3_cast

ST_7: D [1/1] 1.37ns
_ifconv:17  %D = xor i8 %U, -128

ST_7: E [1/1] 1.37ns
_ifconv:18  %E = xor i8 %V, -128

ST_7: tmp_6_cast [1/1] 0.00ns
_ifconv:19  %tmp_6_cast = sext i9 %C to i18

ST_7: tmp_7 [1/1] 3.36ns
_ifconv:20  %tmp_7 = mul i18 298, %tmp_6_cast

ST_7: tmp_8_cast5 [1/1] 0.00ns
_ifconv:21  %tmp_8_cast5 = sext i8 %E to i17

ST_7: tmp_3 [1/1] 3.02ns
_ifconv:24  %tmp_3 = add i18 128, %tmp_7

ST_7: tmp_13 [1/1] 6.38ns
_ifconv:36  %tmp_13 = mul i17 -208, %tmp_8_cast5


 <State 8>: 11.19ns
ST_8: tmp_8_cast [1/1] 0.00ns
_ifconv:22  %tmp_8_cast = sext i8 %E to i18

ST_8: tmp_9 [1/1] 3.36ns
_ifconv:23  %tmp_9 = mul i18 409, %tmp_8_cast

ST_8: tmp_4 [1/1] 3.02ns
_ifconv:25  %tmp_4 = add i18 %tmp_3, %tmp_9

ST_8: tmp_8 [1/1] 0.00ns
_ifconv:26  %tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_4, i32 16, i32 17)

ST_8: icmp [1/1] 1.36ns
_ifconv:27  %icmp = icmp eq i2 %tmp_8, 1

ST_8: tmp_10 [1/1] 0.00ns (grouped into LUT with out node R)
_ifconv:28  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_4, i32 17)

ST_8: phitmp [1/1] 0.00ns (grouped into LUT with out node R)
_ifconv:29  %phitmp = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_4, i32 8, i32 15)

ST_8: p_phitmp [1/1] 0.00ns (grouped into LUT with out node R)
_ifconv:30  %p_phitmp = select i1 %icmp, i8 -1, i8 0

ST_8: tmp_11 [1/1] 0.00ns (grouped into LUT with out node R)
_ifconv:31  %tmp_11 = or i1 %icmp, %tmp_10

ST_8: R [1/1] 1.37ns (out node of the LUT)
_ifconv:32  %R = select i1 %tmp_11, i8 %p_phitmp, i8 %phitmp

ST_8: tmp_16_cast4_cast [1/1] 0.00ns
_ifconv:33  %tmp_16_cast4_cast = sext i8 %D to i16

ST_8: tmp_12 [1/1] 3.36ns
_ifconv:34  %tmp_12 = mul i16 -100, %tmp_16_cast4_cast

ST_8: tmp_12_cast [1/1] 0.00ns
_ifconv:35  %tmp_12_cast = sext i16 %tmp_12 to i17

ST_8: tmp1 [1/1] 3.02ns
_ifconv:37  %tmp1 = add i17 %tmp_12_cast, %tmp_13

ST_8: tmp1_cast [1/1] 0.00ns
_ifconv:38  %tmp1_cast = sext i17 %tmp1 to i18

ST_8: tmp_14 [1/1] 2.08ns
_ifconv:39  %tmp_14 = add i18 %tmp1_cast, %tmp_3

ST_8: tmp_15 [1/1] 0.00ns
_ifconv:40  %tmp_15 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_14, i32 16, i32 17)

ST_8: icmp9 [1/1] 1.36ns
_ifconv:41  %icmp9 = icmp eq i2 %tmp_15, 1

ST_8: tmp_16 [1/1] 0.00ns (grouped into LUT with out node G)
_ifconv:42  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_14, i32 17)

ST_8: phitmp2 [1/1] 0.00ns (grouped into LUT with out node G)
_ifconv:43  %phitmp2 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_14, i32 8, i32 15)

ST_8: p_phitmp2 [1/1] 0.00ns (grouped into LUT with out node G)
_ifconv:44  %p_phitmp2 = select i1 %icmp9, i8 -1, i8 0

ST_8: tmp_17 [1/1] 0.00ns (grouped into LUT with out node G)
_ifconv:45  %tmp_17 = or i1 %icmp9, %tmp_16

ST_8: G [1/1] 1.37ns (out node of the LUT)
_ifconv:46  %G = select i1 %tmp_17, i8 %p_phitmp2, i8 %phitmp2

ST_8: p_shl [1/1] 0.00ns
_ifconv:47  %p_shl = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %D, i9 0)

ST_8: p_shl_cast [1/1] 0.00ns
_ifconv:48  %p_shl_cast = sext i17 %p_shl to i19

ST_8: p_shl1 [1/1] 0.00ns
_ifconv:49  %p_shl1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %D, i2 0)

ST_8: p_shl1_cast [1/1] 0.00ns
_ifconv:50  %p_shl1_cast = sext i10 %p_shl1 to i18

ST_8: tmp2 [1/1] 2.08ns
_ifconv:51  %tmp2 = add i18 %p_shl1_cast, %tmp_3

ST_8: tmp2_cast [1/1] 0.00ns
_ifconv:52  %tmp2_cast = sext i18 %tmp2 to i19

ST_8: tmp_18 [1/1] 2.08ns
_ifconv:53  %tmp_18 = add i19 %tmp2_cast, %p_shl_cast

ST_8: tmp_19 [1/1] 0.00ns
_ifconv:54  %tmp_19 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %tmp_18, i32 16, i32 18)

ST_8: icmp1 [1/1] 1.62ns
_ifconv:55  %icmp1 = icmp sgt i3 %tmp_19, 0

ST_8: tmp_20 [1/1] 0.00ns (grouped into LUT with out node B)
_ifconv:56  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %tmp_18, i32 18)

ST_8: phitmp3 [1/1] 0.00ns (grouped into LUT with out node B)
_ifconv:57  %phitmp3 = call i8 @_ssdm_op_PartSelect.i8.i19.i32.i32(i19 %tmp_18, i32 8, i32 15)

ST_8: p_phitmp3 [1/1] 0.00ns (grouped into LUT with out node B)
_ifconv:58  %p_phitmp3 = select i1 %icmp1, i8 -1, i8 0

ST_8: tmp_21 [1/1] 0.00ns (grouped into LUT with out node B)
_ifconv:59  %tmp_21 = or i1 %icmp1, %tmp_20

ST_8: B [1/1] 1.37ns (out node of the LUT)
_ifconv:60  %B = select i1 %tmp_21, i8 %p_phitmp3, i8 %phitmp3


 <State 9>: 2.61ns
ST_9: out_channels_ch1_addr [1/1] 0.00ns
_ifconv:9  %out_channels_ch1_addr = getelementptr [2457600 x i8]* %out_channels_ch1, i64 0, i64 %tmp_21_cast

ST_9: out_channels_ch2_addr [1/1] 0.00ns
_ifconv:10  %out_channels_ch2_addr = getelementptr [2457600 x i8]* %out_channels_ch2, i64 0, i64 %tmp_21_cast

ST_9: out_channels_ch3_addr [1/1] 0.00ns
_ifconv:11  %out_channels_ch3_addr = getelementptr [2457600 x i8]* %out_channels_ch3, i64 0, i64 %tmp_21_cast

ST_9: stg_103 [2/2] 2.61ns
_ifconv:61  store i8 %R, i8* %out_channels_ch1_addr, align 1

ST_9: stg_104 [2/2] 2.61ns
_ifconv:62  store i8 %G, i8* %out_channels_ch2_addr, align 1

ST_9: stg_105 [2/2] 2.61ns
_ifconv:63  store i8 %B, i8* %out_channels_ch3_addr, align 1


 <State 10>: 2.61ns
ST_10: stg_106 [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind

ST_10: tmp_2 [1/1] 0.00ns
_ifconv:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)

ST_10: stg_108 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 200, i32 1280, i32 740, [1 x i8]* @p_str1) nounwind

ST_10: stg_109 [1/2] 2.61ns
_ifconv:61  store i8 %R, i8* %out_channels_ch1_addr, align 1

ST_10: stg_110 [1/2] 2.61ns
_ifconv:62  store i8 %G, i8* %out_channels_ch2_addr, align 1

ST_10: stg_111 [1/2] 2.61ns
_ifconv:63  store i8 %B, i8* %out_channels_ch3_addr, align 1

ST_10: empty [1/1] 0.00ns
_ifconv:64  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_2)

ST_10: stg_113 [1/1] 0.00ns
_ifconv:65  br label %3



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 8>: 11.2ns
The critical path consists of the following:
	'mul' operation ('tmp_12', yuv_filter.c:101) (3.36 ns)
	'add' operation ('tmp1', yuv_filter.c:101) (3.02 ns)
	'add' operation ('tmp_14', yuv_filter.c:101) (2.08 ns)
	'partselect' operation ('tmp_15', yuv_filter.c:101) (0 ns)
	'icmp' operation ('icmp9', yuv_filter.c:101) (1.36 ns)
	'select' operation ('p_phitmp2', yuv_filter.c:101) (0 ns)
	'select' operation ('G', yuv_filter.c:101) (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
