Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Aug  6 20:47:35 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/Gsm_LPC_Analysis_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 2.760ns (61.024%)  route 1.763ns (38.976%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/CLK
    DSP48E2_X8Y19        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.V<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.497    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.602 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.602    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.187 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.907     4.203    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y72         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.303 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_9/O
                         net (fo=1, routed)           0.013     4.316    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_9_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     4.557 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[7]
                         net (fo=1, routed)           0.026     4.583    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_20
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[63]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y72         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[63]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.583    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 2.759ns (61.029%)  route 1.762ns (38.971%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/CLK
    DSP48E2_X8Y19        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.V<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.497    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.602 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.602    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.187 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.907     4.203    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y72         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.303 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_9/O
                         net (fo=1, routed)           0.013     4.316    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_9_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     4.556 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[5]
                         net (fo=1, routed)           0.025     4.581    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_22
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[61]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y72         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[61]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 2.743ns (60.850%)  route 1.765ns (39.150%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/CLK
    DSP48E2_X8Y19        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.V<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.497    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.602 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.602    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.187 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.906     4.202    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y72         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     4.302 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_8/O
                         net (fo=1, routed)           0.016     4.318    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_8_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.224     4.542 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[6]
                         net (fo=1, routed)           0.026     4.568    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_21
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[62]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y72         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[62]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 2.723ns (60.689%)  route 1.764ns (39.311%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/CLK
    DSP48E2_X8Y19        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.V<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.497    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.602 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.602    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.187 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.906     4.202    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y72         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     4.302 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_8/O
                         net (fo=1, routed)           0.016     4.318    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_8_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     4.522 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[4]
                         net (fo=1, routed)           0.025     4.547    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_23
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[60]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y72         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[60]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 2.757ns (62.179%)  route 1.677ns (37.821%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/CLK
    DSP48E2_X8Y19        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.V<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.497    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.602 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.602    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.187 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.794     4.090    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y71         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.190 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5/O
                         net (fo=1, routed)           0.014     4.204    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5_n_12
    SLICE_X63Y71         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.360 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.386    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     4.468 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.026     4.494    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_24
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[59]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y72         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[59]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                  3.517    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 2.751ns (62.142%)  route 1.676ns (37.858%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/CLK
    DSP48E2_X8Y19        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.V<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.497    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.602 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.602    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.187 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.794     4.090    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y71         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.190 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5/O
                         net (fo=1, routed)           0.014     4.204    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5_n_12
    SLICE_X63Y71         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.360 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.386    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.462 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.025     4.487    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_26
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[57]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y72         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[57]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 2.742ns (62.051%)  route 1.677ns (37.949%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/CLK
    DSP48E2_X8Y19        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.V<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.497    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.602 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.602    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.187 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.794     4.090    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y71         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.190 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5/O
                         net (fo=1, routed)           0.014     4.204    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5_n_12
    SLICE_X63Y71         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.360 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.386    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.453 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.026     4.479    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_25
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[58]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y72         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[58]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 2.731ns (61.970%)  route 1.676ns (38.030%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/CLK
    DSP48E2_X8Y19        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.V<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.497    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.602 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.602    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.187 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.794     4.090    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y71         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.190 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5/O
                         net (fo=1, routed)           0.014     4.204    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5_n_12
    SLICE_X63Y71         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.360 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.386    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.442 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.025     4.467    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_27
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y72         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.467    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 2.656ns (61.668%)  route 1.651ns (38.332%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/CLK
    DSP48E2_X8Y19        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.V<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.497    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.602 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.602    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.187 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.794     4.090    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y71         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.190 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5/O
                         net (fo=1, routed)           0.014     4.204    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5_n_12
    SLICE_X63Y71         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.137     4.341 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1/O[7]
                         net (fo=1, routed)           0.026     4.367    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1_n_20
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[55]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y71         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[55]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.367    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 2.874ns (66.754%)  route 1.431ns (33.246%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/CLK
    DSP48E2_X8Y19        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.V<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.497    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.602 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.602    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.187 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.548     3.843    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y70         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     3.992 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[40]_i_8/O
                         net (fo=1, routed)           0.016     4.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[40]_i_8_n_12
    SLICE_X63Y70         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.198 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.224    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[40]_i_1_n_12
    SLICE_X63Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.340 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1/O[5]
                         net (fo=1, routed)           0.025     4.365    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1_n_22
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[53]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y71         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[53]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                  3.645    




