irun(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s084: Started on Apr 14, 2022 at 13:47:16 CST
irun
	+nc64bit
	+incdir+/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/lib
	+incdir+bdw_work/wrappers
	+access+rw
	+loadpli1=/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/lib/64bit/ncvlog_ssl:ssl_bootstrap
	+ncinput+bdw_work/sims/V_DPA/ncverilog.do
	+nclibdirname+bdw_work/sims/V_DPA
	-f bdw_work/sims/V_DPA/siminfo
		bdw_work/sims/top_V_DPA.v
		bdw_work/wrappers/GaussianFilter_cosim.v
		bdw_work/modules/GaussianFilter/DPA/GaussianFilter_rtl.v
		bdw_work/modules/GaussianFilter/DPA/v_rtl/GaussianFilter_ROM_9X32_mask.v
	+libext+.v
	+define+ioConfig
	+define+BDW_RTL_GaussianFilter_DPA
	+nowarn+LIBNOU
	+hubSetOption+libdef=bdw_work/sims/V_DPA/sim_V_DPA.so,argv=../lena_std_short.bmp%out.bmp
	+hubSetOption+bdr=bdw_work/sims/V_DPA/sim.bdr
	-l bdw_work/sims/V_DPA/bdw_sim_verilog.log

   User defined plus("+") options:
	+hubSetOption+libdef=bdw_work/sims/V_DPA/sim_V_DPA.so,argv=../lena_std_short.bmp%out.bmp
	+hubSetOption+bdr=bdw_work/sims/V_DPA/sim.bdr

file: bdw_work/sims/top_V_DPA.v
	module worklib.top:v
		errors: 0, warnings: 0
file: bdw_work/wrappers/GaussianFilter_cosim.v
	module worklib.GaussianFilter_cosim:v
		errors: 0, warnings: 0
file: bdw_work/modules/GaussianFilter/DPA/GaussianFilter_rtl.v
	module worklib.GaussianFilter:v
		errors: 0, warnings: 0
file: bdw_work/modules/GaussianFilter/DPA/v_rtl/GaussianFilter_ROM_9X32_mask.v
	module worklib.GaussianFilter_ROM_9X32_mask:v
		errors: 0, warnings: 0
ncvlog: *W,SPDUSD: Include directory bdw_work/wrappers given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
*** Registering Hub PLI1.0 Interface***
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top
	Building instance overlay tables: ....................
            $readmemh("bdw_work/modules/GaussianFilter/DPA/GaussianFilter_ROM_9X32_mask_0.memh", mask);
                                                                                                    |
ncelab: *W,MEMODR (./bdw_work/modules/GaussianFilter/DPA/v_rtl/GaussianFilter_ROM_9X32_mask.v,17|100): $readmem default memory order incompatible with IEEE1364.
 Done
	Generating native compiled code:
		worklib.GaussianFilter:v <0x6457f313>
			streams:  37, words: 11225
		worklib.GaussianFilter_ROM_9X32_mask:v <0x64829c6e>
			streams:   3, words:   924
		worklib.top:v <0x054bcb3a>
			streams: 114, words: 98503
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 4       4
		Registers:             139     139
		Scalar wires:           18       -
		Vectored wires:         15       -
		Always blocks:          23      23
		Initial blocks:          8       8
		Cont. assignments:      17      26
		Pseudo assignments:      5       5
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top:v
Loading snapshot worklib.top:v .................... Done
*Verdi* Loading libsscore_ius152.so
*** Registering Hub PLI1.0 Interface***
ncsim> source /usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/inca/files/ncsimrc
ncsim> 
ncsim> run
NOTE: Cadence Design Systems Hub Simulation Platform : version 19.12-s100
Simulation stopped via $stop(1) at time 13107255100 PS + 0
./bdw_work/sims/top_V_DPA.v:63 		#100 $stop;
ncsim> quit
TOOL:	irun(64)	15.20-s084: Exiting on Apr 14, 2022 at 13:48:17 CST  (total: 00:01:01)
