<?xml version="1.0" encoding="utf-8" ?> 

<Synthesis_deps>

  <Version XPSPNVER="1.0" EDKVER="14.4" />
  <FPGA family="zynq" device="xc7z020" package="clg484" speedgrade="-1" />
  <File Type="MHS" URL="../../arm.mhs" />
  <File Type="UCF" URL="../../data/arm.ucf" />
  <File Type="PlatgenOpt" URL="../platgen.opt" />


</Synthesis_deps>
