VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2023-09-25T13:58:26
Compiler: GNU 9.4.0 on Linux-5.15.0-84-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/csplab/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml test_lcd_ctrl.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/csplab/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/csplab/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/build/test_lcd_ctrl_dummy.sdc --fix_clusters test_lcd_ctrl_constraints.place --place


Architecture file: /home/csplab/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: test_lcd_ctrl

# Loading Architecture Description
# Loading Architecture Description took 0.33 seconds (max_rss 28.4 MiB, delta_rss +22.9 MiB)
# Building complex block graph
# Building complex block graph took 0.08 seconds (max_rss 35.2 MiB, delta_rss +6.8 MiB)
# Load circuit
# Load circuit took 0.18 seconds (max_rss 79.9 MiB, delta_rss +44.7 MiB)
# Clean circuit
Absorbed 17026 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  309 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 142
Swept block(s)      : 1
Constant Pins Marked: 415
# Clean circuit took 1.03 seconds (max_rss 536.8 MiB, delta_rss +456.8 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 537.3 MiB, delta_rss +0.6 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 537.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 2535
    .input    :       7
    .output   :      16
    ASSP      :       1
    BIDIR_CELL:      23
    C_FRAG    :      95
    F_FRAG    :     369
    GND       :       1
    Q_FRAG    :     610
    T_FRAG    :    1412
    VCC       :       1
  Nets  : 2519
    Avg Fanout:     6.6
    Max Fanout:  5754.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
Warning 1: Inferred implicit clock source lcd_disp_ctrl.clk_top.clk1_dffe_Q.QZ[0] for netlist clock lcd_disp_ctrl.clk_top.clk1 (possibly data used as clock)
  Timing Graph Nodes: 19261
  Timing Graph Edges: 32063
  Timing Graph Levels: 42
# Build Timing Graph took 0.01 seconds (max_rss 537.3 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock 'lcd_disp_ctrl.clk_top.clk1' Fanout: 50 pins (0.3%), 50 blocks (2.0%)
  Netlist Clock 'bctrl.bsampler.mclk' Fanout: 561 pins (2.9%), 561 blocks (22.1%)
# Load Timing Constraints

SDC file '/home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/build/test_lcd_ctrl_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'lcd_disp_ctrl.clk_top.clk1' Source: 'lcd_disp_ctrl.clk_top.clk1_dffe_Q.QZ[0]'
  Constrained Clock 'bctrl.bsampler.mclk' Source: 'qlal4s3b_cell.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 537.3 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: test_lcd_ctrl.net
Circuit placement file: test_lcd_ctrl.place
Circuit routing file: test_lcd_ctrl.route
Circuit SDC file: /home/csplab/Digital_Systems_Lab_2024/Team0/abc/codes/build/test_lcd_ctrl_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'test_lcd_ctrl_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'test_lcd_ctrl.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.357534 seconds).
# Load Packing took 0.36 seconds (max_rss 543.2 MiB, delta_rss +5.9 MiB)
Warning 2: Netlist contains 0 global net to non-global architecture pin connections
Warning 3: Logic block #826 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 4: Logic block #827 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 2212
Netlist num_blocks: 828
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 802.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 23.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 1.
Netlist inputs pins: 7
Netlist output pins: 62


Pb types usage...
  PB-LOGIC          : 802
   LOGIC            : 802
    FRAGS           : 802
     c_frag_modes   : 801
      SINGLE        : 95
       c_frag       : 95
      SPLIT         : 706
       b_frag       : 706
       t_frag       : 706
     f_frag         : 369
     q_frag_modes   : 610
      INT           : 284
       q_frag       : 284
      EXT           : 326
       q_frag       : 326
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 23
   BIDIR            : 23
    INPUT           : 7
     bidir          : 7
     inpad          : 7
    OUTPUT          : 16
     bidir          : 16
     outpad         : 16
  PB-SYN_GND        : 1
   GND              : 1
  PB-ASSP           : 1
   ASSP             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		802	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		23	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.61 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.90 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.72 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 543.4 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.50 seconds (max_rss 803.9 MiB, delta_rss +260.5 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.26 seconds (max_rss 803.9 MiB, delta_rss +260.5 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 5: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 8: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 15.14 seconds (max_rss 803.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 803.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 15.14 seconds (max_rss 803.9 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 0.80 seconds (max_rss 803.9 MiB, delta_rss +0.0 MiB)
Warning 9: CHANX place cost fac is 0 at 2 2
Warning 10: CHANX place cost fac is 0 at 34 34
Warning 11: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading test_lcd_ctrl_constraints.place.

Successfully read test_lcd_ctrl_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 803.9 MiB, delta_rss +0.0 MiB)

There are 15729 point to point connections in this circuit.

Warning 12: 16 timing endpoints were not constrained during timing analysis

BB estimate of min-dist (placement) wire length: 79455

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 116.458 td_cost: 2.35268e-05
Initial placement estimated Critical Path Delay (CPD): 181.246 ns
Initial placement estimated setup Total Negative Slack (sTNS): -29647 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -181.246 ns

Initial placement estimated setup slack histogram:
[ -1.8e-07: -1.6e-07)   3 (  0.4%) |*
[ -1.6e-07: -1.5e-07)   6 (  0.9%) |*
[ -1.5e-07: -1.3e-07)   3 (  0.4%) |*
[ -1.3e-07: -1.1e-07)   0 (  0.0%) |
[ -1.1e-07: -9.2e-08)   4 (  0.6%) |*
[ -9.2e-08: -7.5e-08)  63 (  9.3%) |***********
[ -7.5e-08: -5.7e-08) 103 ( 15.3%) |******************
[ -5.7e-08: -3.9e-08) 129 ( 19.1%) |***********************
[ -3.9e-08: -2.1e-08) 262 ( 38.9%) |***********************************************
[ -2.1e-08: -3.7e-09) 101 ( 15.0%) |******************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 7773
Warning 13: Starting t: 823 of 828 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 8.6e-02   0.988     116.09 2.348e-05  174.314  -2.89e+04 -174.314   0.995  0.0062   38.0     1.00      7773  0.200
   2    0.0 4.3e-02   0.989     116.26 2.2211e-05 188.499  -2.98e+04 -188.499   0.991  0.0074   38.0     1.00     15546  0.500
   3    0.0 2.2e-02   0.996     116.18 2.5013e-05 157.216  -2.85e+04 -157.216   0.988  0.0057   38.0     1.00     23319  0.500
   4    0.0 1.1e-02   0.991     115.71 2.3945e-05 172.344  -3.07e+04 -172.344   0.978  0.0079   38.0     1.00     31092  0.500
   5    0.0 5.4e-03   0.997     115.35 2.4551e-05 157.759  -2.89e+04 -157.759   0.960  0.0074   38.0     1.00     38865  0.500
   6    0.0 4.8e-03   0.999     115.63 2.466e-05  155.066  -2.87e+04 -155.066   0.955  0.0067   38.0     1.00     46638  0.900
   7    0.0 4.4e-03   0.999     115.18 2.3666e-05 165.403  -2.87e+04 -165.403   0.951  0.0061   38.0     1.00     54411  0.900
   8    0.0 3.9e-03   0.993     115.24 2.3637e-05 164.800  -2.88e+04 -164.800   0.945  0.0054   38.0     1.00     62184  0.900
   9    0.0 3.5e-03   0.989     115.28 2.2326e-05 172.897  -2.99e+04 -172.897   0.941  0.0054   38.0     1.00     69957  0.900
  10    0.0 3.2e-03   1.001     115.06 2.3466e-05 166.403  -2.92e+04 -166.403   0.935  0.0055   38.0     1.00     77730  0.900
  11    0.0 2.9e-03   0.991     114.57 2.2802e-05 170.067  -2.88e+04 -170.067   0.928  0.0061   38.0     1.00     85503  0.900
  12    0.0 2.6e-03   0.994     114.70 2.4103e-05 163.984  -2.97e+04 -163.984   0.916  0.0076   38.0     1.00     93276  0.900
  13    0.0 2.3e-03   0.990     114.61 2.3793e-05 161.722   -2.9e+04 -161.722   0.911  0.0055   38.0     1.00    101049  0.900
  14    0.0 2.1e-03   0.998     114.57 2.3926e-05 164.701  -2.88e+04 -164.701   0.905  0.0065   38.0     1.00    108822  0.900
  15    0.0 1.9e-03   0.996     114.04 2.3624e-05 161.622  -2.85e+04 -161.622   0.889  0.0067   38.0     1.00    116595  0.900
  16    0.0 1.7e-03   0.993     113.99 2.1928e-05 177.354  -2.82e+04 -177.354   0.880  0.0063   38.0     1.00    124368  0.900
  17    0.0 1.5e-03   0.980     113.99 2.2797e-05 170.943  -2.83e+04 -170.943   0.868  0.0069   38.0     1.00    132141  0.900
  18    0.0 1.4e-03   0.991     113.27 2.3385e-05 162.819  -2.88e+04 -162.819   0.854  0.0048   38.0     1.00    139914  0.900
  19    0.0 1.2e-03   0.991     112.51 2.2049e-05 162.956  -2.78e+04 -162.956   0.826  0.0065   38.0     1.00    147687  0.900
  20    0.0 1.1e-03   0.999     112.87 2.4167e-05 151.597  -2.84e+04 -151.597   0.810  0.0052   38.0     1.00    155460  0.900
  21    0.0 1.0e-03   0.998     112.01 2.0788e-05 186.091  -2.76e+04 -186.091   0.789  0.0084   38.0     1.00    163233  0.900
  22    0.0 9.5e-04   0.992     112.11 2.2317e-05 171.663  -2.86e+04 -171.663   0.784  0.0055   38.0     1.00    171006  0.950
  23    0.0 9.0e-04   0.985     111.89 2.2167e-05 170.092  -2.78e+04 -170.092   0.773  0.0079   38.0     1.00    178779  0.950
  24    0.0 8.5e-04   0.987     111.40 2.1637e-05 171.909  -2.89e+04 -171.909   0.754  0.0062   38.0     1.00    186552  0.950
  25    0.0 8.1e-04   0.997     110.90 2.2482e-05 162.682   -2.8e+04 -162.682   0.742  0.0062   38.0     1.00    194325  0.950
  26    0.0 7.7e-04   1.000     110.65 2.2266e-05 156.415  -2.82e+04 -156.415   0.733  0.0053   38.0     1.00    202098  0.950
  27    0.0 7.3e-04   0.988     109.79 2.3988e-05 141.181  -2.77e+04 -141.181   0.704  0.0064   38.0     1.00    209871  0.950
  28    0.0 7.0e-04   0.993     109.02 2.2379e-05 151.987  -2.72e+04 -151.987   0.694  0.0070   38.0     1.00    217644  0.950
  29    0.0 6.6e-04   0.989     109.66 2.3136e-05 147.277  -2.88e+04 -147.277   0.694  0.0075   38.0     1.00    225417  0.950
  30    0.0 6.3e-04   0.995     108.84 2.2535e-05 158.023  -2.85e+04 -158.023   0.675  0.0050   38.0     1.00    233190  0.950
  31    0.0 6.0e-04   0.993     109.07 2.1009e-05 167.048  -2.73e+04 -167.048   0.654  0.0070   38.0     1.00    240963  0.950
  32    0.0 5.7e-04   0.981     108.14 2.2425e-05 148.984   -2.7e+04 -148.984   0.626  0.0072   38.0     1.00    248736  0.950
  33    0.0 5.4e-04   0.998     107.67 2.2264e-05 150.706  -2.77e+04 -150.706   0.615  0.0075   38.0     1.00    256509  0.950
  34    0.0 5.1e-04   0.987     106.17 2.1973e-05 147.577  -2.67e+04 -147.577   0.565  0.0055   38.0     1.00    264282  0.950
  35    0.0 4.9e-04   0.991     105.67 2.0575e-05 167.372  -2.74e+04 -167.372   0.550  0.0075   38.0     1.00    272055  0.950
  36    0.0 4.6e-04   0.994     104.64 2.2799e-05 139.616  -2.73e+04 -139.616   0.532  0.0049   38.0     1.00    279828  0.950
  37    0.0 4.4e-04   0.979     103.16 2.1215e-05 147.306  -2.65e+04 -147.306   0.490  0.0076   38.0     1.00    287601  0.950
  38    0.0 4.2e-04   1.008     102.32 2.2086e-05 133.274  -2.69e+04 -133.274   0.453  0.0050   38.0     1.00    295374  0.950
  39    0.0 4.0e-04   0.987     101.37 2.0543e-05 149.817  -2.75e+04 -149.817   0.444  0.0123   38.0     1.00    303147  0.950
  40    0.0 3.8e-04   0.998     100.27 2.0382e-05 145.045  -2.61e+04 -145.045   0.412  0.0084   38.0     1.00    310920  0.950
  41    0.0 3.6e-04   0.990     100.77 1.8377e-05 153.088  -2.64e+04 -153.088   0.417  0.0097   37.0     1.20    318693  0.950
  42    0.0 3.4e-04   0.968      97.90 1.6368e-05 144.899  -2.64e+04 -144.899   0.362  0.0097   36.1     1.36    326466  0.950
  43    0.0 3.2e-04   0.981      96.18 1.3576e-05 130.206  -2.57e+04 -130.206   0.320  0.0118   33.3     1.89    334239  0.950
  44    0.0 3.1e-04   0.990      94.48 1.0744e-05 124.815  -2.63e+04 -124.815   0.289  0.0029   29.3     2.65    342012  0.950
  45    0.0 2.9e-04   0.972      94.10 7.1169e-06 135.654  -2.58e+04 -135.654   0.304  0.0158   24.9     3.48    349785  0.950
  46    0.0 2.8e-04   0.973      91.33 7.4601e-06 114.007  -2.56e+04 -114.007   0.269  0.0100   21.5     4.12    357558  0.950
  47    0.0 2.6e-04   0.985      89.61 6.1314e-06 114.029  -2.51e+04 -114.029   0.286  0.0082   17.8     4.82    365331  0.950
  48    0.0 2.5e-04   0.979      89.07 4.6483e-06 116.131  -2.51e+04 -116.131   0.312  0.0080   15.1     5.34    373104  0.950
  49    0.0 2.4e-04   0.972      87.92 3.7069e-06 118.067  -2.44e+04 -118.067   0.317  0.0104   13.1     5.70    380877  0.950
  50    0.0 2.3e-04   0.974      86.88 4.7573e-06 105.908  -2.45e+04 -105.908   0.336  0.0104   11.5     6.01    388650  0.950
  51    0.0 2.1e-04   0.981      85.66 3.9048e-06 108.646  -2.46e+04 -108.646   0.338  0.0111   10.3     6.24    396423  0.950
  52    0.0 2.0e-04   0.980      84.32 2.7928e-06 115.972  -2.39e+04 -115.972   0.333  0.0061    9.3     6.44    404196  0.950
  53    0.0 1.9e-04   0.978      83.53 4.2356e-06 103.841  -2.38e+04 -103.841   0.351  0.0102    8.3     6.62    411969  0.950
  54    0.0 1.8e-04   0.982      81.91 3.7454e-06 107.365  -2.29e+04 -107.365   0.375  0.0106    7.5     6.76    419742  0.950
  55    0.0 1.7e-04   0.984      80.08 3.6968e-06 103.487   -2.3e+04 -103.487   0.341  0.0063    7.0     6.86    427515  0.950
  56    0.0 1.7e-04   0.983      80.05 3.1402e-06 104.755  -2.33e+04 -104.755   0.367  0.0107    6.3     6.99    435288  0.950
  57    0.0 1.6e-04   0.980      77.91 3.4732e-06 102.852   -2.3e+04 -102.852   0.395  0.0107    5.9     7.08    443061  0.950
  58    0.0 1.5e-04   0.986      75.81 4.2304e-06  96.722  -2.27e+04  -96.722   0.352  0.0060    5.6     7.13    450834  0.950
  59    0.0 1.4e-04   0.984      75.43 2.5655e-06 108.630  -2.28e+04 -108.630   0.356  0.0076    5.1     7.22    458607  0.950
  60    0.0 1.3e-04   0.980      73.95 3.6994e-06  98.519  -2.22e+04  -98.519   0.381  0.0083    4.7     7.30    466380  0.950
  61    0.0 1.3e-04   0.987      72.54 3.2128e-06  98.315  -2.24e+04  -98.315   0.355  0.0071    4.4     7.35    474153  0.950
  62    0.0 1.2e-04   0.989      71.30 3.5716e-06  92.938  -2.18e+04  -92.938   0.326  0.0042    4.0     7.42    481926  0.950
  63    0.0 1.2e-04   0.984      70.60 2.4142e-06 101.741  -2.22e+04 -101.741   0.384  0.0058    3.6     7.51    489699  0.950
  64    0.0 1.1e-04   0.991      69.79 2.513e-06   99.700   -2.2e+04  -99.700   0.350  0.0044    3.4     7.55    497472  0.950
  65    0.0 1.0e-04   0.993      69.03 3.2403e-06  93.666  -2.15e+04  -93.666   0.336  0.0056    3.1     7.61    505245  0.950
  66    0.0 9.9e-05   0.992      68.30 3.3814e-06  91.462  -2.17e+04  -91.462   0.394  0.0030    2.8     7.67    513018  0.950
  67    0.0 9.4e-05   0.993      67.88 3.0098e-06  93.003  -2.18e+04  -93.003   0.384  0.0030    2.6     7.69    520791  0.950
  68    0.0 8.9e-05   0.992      67.39 2.9883e-06  94.471  -2.13e+04  -94.471   0.366  0.0026    2.5     7.72    528564  0.950
  69    0.0 8.5e-05   0.994      67.28 3.1264e-06  92.969  -2.11e+04  -92.969   0.357  0.0021    2.3     7.75    536337  0.950
  70    0.0 8.1e-05   0.993      66.97 3.1852e-06  92.968  -2.12e+04  -92.968   0.349  0.0026    2.1     7.79    544110  0.950
  71    0.0 7.7e-05   0.993      66.70 3.2597e-06  90.720  -2.09e+04  -90.720   0.437  0.0036    1.9     7.83    551883  0.950
  72    0.0 7.3e-05   0.992      66.04 3.5096e-06  89.142  -2.08e+04  -89.142   0.425  0.0047    1.9     7.83    559656  0.950
  73    0.0 6.9e-05   0.993      65.28 3.0322e-06  91.512  -2.08e+04  -91.512   0.395  0.0034    1.9     7.83    567429  0.950
  74    0.0 6.6e-05   0.993      64.62 2.9668e-06  91.150   -2.1e+04  -91.150   0.389  0.0027    1.8     7.85    575202  0.950
  75    0.0 6.2e-05   0.995      64.29 2.9991e-06  90.175  -2.06e+04  -90.175   0.362  0.0029    1.7     7.87    582975  0.950
  76    0.0 5.9e-05   0.997      64.02 2.8377e-06  90.612  -2.06e+04  -90.612   0.350  0.0013    1.6     7.89    590748  0.950
  77    0.0 5.6e-05   0.995      63.87 3.0941e-06  88.651  -2.05e+04  -88.651   0.345  0.0016    1.4     7.92    598521  0.950
  78    0.0 5.4e-05   0.996      63.54 3.0274e-06  89.580  -2.06e+04  -89.580   0.324  0.0017    1.3     7.94    606294  0.950
  79    0.0 5.1e-05   0.995      62.99 2.9445e-06  89.970  -2.04e+04  -89.970   0.309  0.0025    1.1     7.97    614067  0.950
  80    0.0 4.8e-05   0.998      62.85 2.9782e-06  89.579  -2.05e+04  -89.579   0.291  0.0008    1.0     8.00    621840  0.950
  81    0.0 4.6e-05   0.997      62.73 2.9833e-06  89.044  -2.03e+04  -89.044   0.292  0.0015    1.0     8.00    629613  0.950
  82    0.0 4.4e-05   0.998      62.77 2.965e-06   89.234  -2.04e+04  -89.234   0.283  0.0013    1.0     8.00    637386  0.950
  83    0.0 4.1e-05   0.995      62.54 2.9933e-06  89.466  -2.02e+04  -89.466   0.264  0.0023    1.0     8.00    645159  0.950
  84    0.0 3.9e-05   0.996      62.14 2.8188e-06  89.138  -2.03e+04  -89.138   0.247  0.0017    1.0     8.00    652932  0.950
  85    0.0 3.7e-05   0.998      61.87 2.8489e-06  89.052  -2.01e+04  -89.052   0.245  0.0011    1.0     8.00    660705  0.950
  86    0.0 3.6e-05   0.996      61.59 2.8332e-06  89.052  -2.02e+04  -89.052   0.225  0.0023    1.0     8.00    668478  0.950
  87    0.0 3.4e-05   0.998      61.44 2.7751e-06  89.052     -2e+04  -89.052   0.199  0.0011    1.0     8.00    676251  0.950
  88    0.0 3.2e-05   0.999      61.31 2.6967e-06  89.651  -1.99e+04  -89.651   0.190  0.0005    1.0     8.00    684024  0.950
  89    0.0 3.0e-05   0.998      61.27 2.7489e-06  89.737  -2.01e+04  -89.737   0.194  0.0012    1.0     8.00    691797  0.950
  90    0.0 2.9e-05   0.998      61.05 2.7316e-06  89.044  -1.99e+04  -89.044   0.174  0.0007    1.0     8.00    699570  0.950
  91    0.0 2.7e-05   0.999      60.96 2.7244e-06  89.044     -2e+04  -89.044   0.169  0.0005    1.0     8.00    707343  0.950
  92    0.0 2.6e-05   0.997      60.75 2.715e-06   89.044  -1.98e+04  -89.044   0.161  0.0012    1.0     8.00    715116  0.950
  93    0.0 2.5e-05   0.999      60.71 2.7925e-06  89.044  -1.99e+04  -89.044   0.140  0.0005    1.0     8.00    722889  0.950
  94    0.0 2.0e-05   0.998      60.53 2.7652e-06  89.044     -2e+04  -89.044   0.120  0.0011    1.0     8.00    730662  0.800
  95    0.0 1.6e-05   0.999      60.38 2.6931e-06  89.044     -2e+04  -89.044   0.094  0.0006    1.0     8.00    738435  0.800
  96    0.0 1.3e-05   0.999      60.25 2.6853e-06  89.044     -2e+04  -89.044   0.066  0.0005    1.0     8.00    746208  0.800
  97    0.0 1.0e-05   0.999      60.16 2.6689e-06  89.044  -1.98e+04  -89.044   0.053  0.0003    1.0     8.00    753981  0.800
  98    0.0 8.1e-06   1.000      60.08 2.6398e-06  89.044  -1.98e+04  -89.044   0.040  0.0003    1.0     8.00    761754  0.800
  99    0.0 6.5e-06   1.000      60.02 2.623e-06   89.044  -1.97e+04  -89.044   0.029  0.0002    1.0     8.00    769527  0.800
 100    0.0 5.2e-06   1.000      60.00 2.6354e-06  89.044  -1.97e+04  -89.044   0.021  0.0002    1.0     8.00    777300  0.800
 101    0.0 4.2e-06   1.000      59.98 2.62e-06    89.044  -1.96e+04  -89.044   0.016  0.0001    1.0     8.00    785073  0.800
 102    0.0 3.3e-06   1.000      59.98 2.6254e-06  89.044  -1.97e+04  -89.044   0.011  0.0001    1.0     8.00    792846  0.800
 103    0.0 2.7e-06   1.000      59.97 2.6282e-06  89.044  -1.96e+04  -89.044   0.013  0.0000    1.0     8.00    800619  0.800
 104    0.0 0.0e+00   1.000      59.96 2.6301e-06  89.044  -1.97e+04  -89.044   0.003  0.0000    1.0     8.00    808392  0.800
## Placement Quench took 0.04 seconds (max_rss 803.9 MiB)

BB estimate of min-dist (placement) wire length: 40482

Completed placement consistency check successfully.

Swaps called: 809220

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 89.0444 ns
Placement estimated setup Worst Negative Slack (sWNS): -89.0444 ns
Placement estimated setup Total Negative Slack (sTNS): -19631.1 ns

Placement estimated setup slack histogram:
[ -8.9e-08:   -8e-08)  10 (  1.5%) |***
[   -8e-08: -7.2e-08)   1 (  0.1%) |
[ -7.2e-08: -6.3e-08)   6 (  0.9%) |**
[ -6.3e-08: -5.5e-08)  22 (  3.3%) |******
[ -5.5e-08: -4.6e-08) 104 ( 15.4%) |****************************
[ -4.6e-08: -3.8e-08)  40 (  5.9%) |***********
[ -3.8e-08: -2.9e-08)  85 ( 12.6%) |***********************
[ -2.9e-08: -2.1e-08) 172 ( 25.5%) |***********************************************
[ -2.1e-08: -1.2e-08) 149 ( 22.1%) |*****************************************
[ -1.2e-08: -3.4e-09)  85 ( 12.6%) |***********************

Placement estimated intra-domain critical path delays (CPDs):
  bctrl.bsampler.mclk to bctrl.bsampler.mclk CPD: 89.0444 ns (11.2304 MHz)
  lcd_disp_ctrl.clk_top.clk1 to lcd_disp_ctrl.clk_top.clk1 CPD: 33.7969 ns (29.5885 MHz)

Placement estimated inter-domain critical path delays (CPDs):
  virtual_io_clock to bctrl.bsampler.mclk CPD: 14.4362 ns (69.2701 MHz)
  bctrl.bsampler.mclk to virtual_io_clock CPD: 39.6117 ns (25.2451 MHz)
  lcd_disp_ctrl.clk_top.clk1 to virtual_io_clock CPD: 27.8312 ns (35.9309 MHz)

Placement estimated intra-domain worst setup slacks per constraint:
  bctrl.bsampler.mclk to bctrl.bsampler.mclk worst setup slack: -89.0444 ns
  lcd_disp_ctrl.clk_top.clk1 to lcd_disp_ctrl.clk_top.clk1 worst setup slack: -33.7969 ns

Placement estimated inter-domain worst setup slacks per constraint:
  virtual_io_clock to bctrl.bsampler.mclk worst setup slack: -14.4362 ns
  bctrl.bsampler.mclk to virtual_io_clock worst setup slack: -39.6117 ns
  lcd_disp_ctrl.clk_top.clk1 to virtual_io_clock worst setup slack: -27.8312 ns

Placement estimated geomean non-virtual intra-domain period: 54.8582 ns (18.2288 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 15.9392 ns (62.7385 MHz)

Placement cost: 0.999833, bb_cost: 59.9643, td_cost: 2.62912e-06, 

Placement resource usage:
  PB-LOGIC   implemented as TL-LOGIC  : 802
  PB-SYN_VCC implemented as TL-SYN_VCC: 1
  PB-BIDIR   implemented as TL-BIDIR  : 23
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-ASSP    implemented as TL-ASSP   : 1

Placement number of temperatures: 104
Placement total # of swap attempts: 809220
	Swaps accepted: 376926 (46.6 %)
	Swaps rejected: 429295 (53.1 %)
	Swaps aborted :   2999 ( 0.4 %)
Placement Quench timing analysis took 0.00277914 seconds (0.00228361 STA, 0.000495531 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.324154 seconds (0.263182 STA, 0.0609728 slack) (106 full updates: 106 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 106 in 0.0181219 sec
Full Max Req/Worst Slack updates 101 in 0.00415496 sec
Incr Max Req/Worst Slack updates 5 in 0.000281069 sec
Incr Criticality updates 4 in 0.000946977 sec
Full Criticality updates 102 in 0.031051 sec
# Placement took 5.05 seconds (max_rss 803.9 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.324154 seconds (0.263182 STA, 0.0609728 slack) (106 full updates: 106 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 23.55 seconds (max_rss 803.9 MiB)
