23:20:48 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
23:20:53 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
23:21:36 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c: In function 'DeviceDriverHandler':
../src/ZyNCAP_pr.c:117:6: warning: variable 'test' set but not used [-Wunused-but-set-variable]
  u32 test;
      ^~~~
../src/ZyNCAP_pr.c: In function 'main':
../src/ZyNCAP_pr.c:140:6: warning: variable 'ZyCAP_Network_Init_delay' set but not used [-Wunused-but-set-variable]
  u32 ZyCAP_Network_Init_delay,ZyCAP_Network_Transmit_delay, ZyCAP_Network_Receive_delay, ZyCAP_Network_Final_delay;
      ^~~~~~~~~~~~~~~~~~~~~~~~
../src/ZyNCAP_pr.c:385:83: warning: 'ZyCAP_Network_Transmit_delay' may be used uninitialized in this function [-Wmaybe-uninitialized]
  xil_printf("Time Taken for Network RX: %d ns\r\n", (ZyCAP_Network_Transmit_delay - ZyCAP_Network_Receive_delay)*nano_seconds);
                                                     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Finished building: ../src/ZyNCAP_pr.c
 
Building target: zyn_test.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L../../standalone_bsp_0/ps7_cortexa9_0/lib -o "zyn_test.elf"  ./src/ZyNCAP_pr.o ./src/devcfg.o ./src/devcfg_intr.o ./src/ff.o ./src/mmc.o ./src/xaxidma.o ./src/xaxidma_bd.o ./src/xaxidma_bdring.o ./src/xaxidma_g.o ./src/xaxidma_sinit.o ./src/xemacps_example_intr_dma.o ./src/xemacps_example_util.o ./src/zycap.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: zyn_test.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size zyn_test.elf  |tee "zyn_test.elf.size"
   text	   data	    bss	    dec	    hex	filename
 164020	   4276	 148800	 317096	  4d6a8	zyn_test.elf
Finished building: zyn_test.elf.size
 
23:21:51 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
23:22:30 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/zycap.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/zycap.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/zycap.d" -MT"src/zycap.o" -o "src/zycap.o" "../src/zycap.c"
In file included from ../src/zycap.c:7:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../../standalone_bsp_0/ps7_cortexa9_0/include/xil_printf.h:12:0,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xil_io.h:65,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xdevcfg_hw.h:68,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xdevcfg.h:170,
                 from ../src/zycap.h:8,
                 from ../src/zycap.c:7:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/zycap.c:7:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../../standalone_bsp_0/ps7_cortexa9_0/include/xil_printf.h:12:0,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xil_io.h:65,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xdevcfg_hw.h:68,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xdevcfg.h:170,
                 from ../src/zycap.h:8,
                 from ../src/zycap.c:7:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/zycap.c:7:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../../standalone_bsp_0/ps7_cortexa9_0/include/xil_printf.h:12:0,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xil_io.h:65,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xdevcfg_hw.h:68,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xdevcfg.h:170,
                 from ../src/zycap.h:8,
                 from ../src/zycap.c:7:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/zycap.c:7:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../../standalone_bsp_0/ps7_cortexa9_0/include/xil_printf.h:12:0,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xil_io.h:65,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xdevcfg_hw.h:68,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xdevcfg.h:170,
                 from ../src/zycap.h:8,
                 from ../src/zycap.c:7:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/zycap.c:7:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../../standalone_bsp_0/ps7_cortexa9_0/include/xil_printf.h:12:0,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xil_io.h:65,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xdevcfg_hw.h:68,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xdevcfg.h:170,
                 from ../src/zycap.h:8,
                 from ../src/zycap.c:7:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/zycap.c:7:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../../standalone_bsp_0/ps7_cortexa9_0/include/xil_printf.h:12:0,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xil_io.h:65,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xdevcfg_hw.h:68,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xdevcfg.h:170,
                 from ../src/zycap.h:8,
                 from ../src/zycap.c:7:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/zycap.c:7:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../../standalone_bsp_0/ps7_cortexa9_0/include/xil_printf.h:12:0,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xil_io.h:65,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xdevcfg_hw.h:68,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xdevcfg.h:170,
                 from ../src/zycap.h:8,
                 from ../src/zycap.c:7:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/zycap.c:7:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../../standalone_bsp_0/ps7_cortexa9_0/include/xil_printf.h:12:0,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xil_io.h:65,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xdevcfg_hw.h:68,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xdevcfg.h:170,
                 from ../src/zycap.h:8,
                 from ../src/zycap.c:7:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/zycap.c:7:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../../standalone_bsp_0/ps7_cortexa9_0/include/xil_printf.h:12:0,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xil_io.h:65,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xdevcfg_hw.h:68,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xdevcfg.h:170,
                 from ../src/zycap.h:8,
                 from ../src/zycap.c:7:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/zycap.c: In function 'print_schedule':
../src/zycap.c:119:52: warning: format '%s' expects argument of type 'char *', but argument 4 has type 'struct bit_info *' [-Wformat=]
         printf("BS Num : %d BS Name : %s  BS Prev %s BS Next %s\n",i,current_bs->name,current_bs->prev,current_bs->next);
                                                    ^
../src/zycap.c:119:63: warning: format '%s' expects argument of type 'char *', but argument 5 has type 'struct bit_info *' [-Wformat=]
         printf("BS Num : %d BS Name : %s  BS Prev %s BS Next %s\n",i,current_bs->name,current_bs->prev,current_bs->next);
                                                               ^
../src/zycap.c: In function 'Net_Bitstream':
../src/zycap.c:531:40: warning: passing argument 2 of 'check_bs_present' discards 'volatile' qualifier from pointer target type [-Wdiscarded-qualifiers]
     bs_pres = check_bs_present(bs_list,modeName);
                                        ^~~~~~~~
../src/zycap.c:55:12: note: expected 'char *' but argument is of type 'volatile char *'
 static int check_bs_present(bs_info *bs_list,char *bs_name)
            ^~~~~~~~~~~~~~~~
../src/zycap.c:547:37: warning: passing argument 1 of 'SD_TransferPartial' discards 'volatile' qualifier from pointer target type [-Wdiscarded-qualifiers]
      file_size = SD_TransferPartial(modeName, bs_list[pres_last].addr);
                                     ^~~~~~~~
../src/zycap.c:305:12: note: expected 'char *' but argument is of type 'volatile char *'
 static int SD_TransferPartial(char *FileName, u32 DestinationAddress)
            ^~~~~~~~~~~~~~~~~~
../src/zycap.c:556:40: warning: passing argument 2 of 'strcpy' discards 'volatile' qualifier from pointer target type [-Wdiscarded-qualifiers]
         strcpy(bs_list[pres_last].name,modeName);
                                        ^~~~~~~~
In file included from /opt/Xilinx/SDK/2017.4/gnu/aarch32/lin/gcc-arm-none-eabi/arm-none-eabi/libc/usr/include/ctype.h:4:0,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xil_printf.h:8,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xil_io.h:65,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xdevcfg_hw.h:68,
                 from ../../standalone_bsp_0/ps7_cortexa9_0/include/xdevcfg.h:170,
                 from ../src/zycap.h:8,
                 from ../src/zycap.c:7:
/opt/Xilinx/SDK/2017.4/gnu/aarch32/lin/gcc-arm-none-eabi/arm-none-eabi/libc/usr/include/string.h:30:8: note: expected 'const char * restrict' but argument is of type 'volatile char *'
 char  *_EXFUN(strcpy,(char *__restrict, const char *__restrict));
        ^
At top level:
../src/zycap.c:112:6: warning: 'print_schedule' defined but not used [-Wunused-function]
 void print_schedule(bs_info *bs_list)
      ^~~~~~~~~~~~~~
Finished building: ../src/zycap.c
 
Building target: zyn_test.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L../../standalone_bsp_0/ps7_cortexa9_0/lib -o "zyn_test.elf"  ./src/ZyNCAP_pr.o ./src/devcfg.o ./src/devcfg_intr.o ./src/ff.o ./src/mmc.o ./src/xaxidma.o ./src/xaxidma_bd.o ./src/xaxidma_bdring.o ./src/xaxidma_g.o ./src/xaxidma_sinit.o ./src/xemacps_example_intr_dma.o ./src/xemacps_example_util.o ./src/zycap.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: zyn_test.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size zyn_test.elf  |tee "zyn_test.elf.size"
   text	   data	    bss	    dec	    hex	filename
 164004	   4276	 148800	 317080	  4d698	zyn_test.elf
Finished building: zyn_test.elf.size
 
23:22:33 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
10:58:13 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
11:12:14 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c: In function 'DeviceDriverHandler':
../src/ZyNCAP_pr.c:117:6: warning: variable 'test' set but not used [-Wunused-but-set-variable]
  u32 test;
      ^~~~
../src/ZyNCAP_pr.c: In function 'main':
../src/ZyNCAP_pr.c:140:6: warning: variable 'ZyCAP_Network_Init_delay' set but not used [-Wunused-but-set-variable]
  u32 ZyCAP_Network_Init_delay,ZyCAP_Network_Transmit_delay, ZyCAP_Network_Receive_delay, ZyCAP_Network_Final_delay;
      ^~~~~~~~~~~~~~~~~~~~~~~~
../src/ZyNCAP_pr.c:388:83: warning: 'ZyCAP_Network_Transmit_delay' may be used uninitialized in this function [-Wmaybe-uninitialized]
  xil_printf("Time Taken for Network RX: %d ns\r\n", (ZyCAP_Network_Transmit_delay - ZyCAP_Network_Receive_delay)*nano_seconds);
                                                     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Finished building: ../src/ZyNCAP_pr.c
 
Building target: zyn_test.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L../../standalone_bsp_0/ps7_cortexa9_0/lib -o "zyn_test.elf"  ./src/ZyNCAP_pr.o ./src/devcfg.o ./src/devcfg_intr.o ./src/ff.o ./src/mmc.o ./src/xaxidma.o ./src/xaxidma_bd.o ./src/xaxidma_bdring.o ./src/xaxidma_g.o ./src/xaxidma_sinit.o ./src/xemacps_example_intr_dma.o ./src/xemacps_example_util.o ./src/zycap.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: zyn_test.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size zyn_test.elf  |tee "zyn_test.elf.size"
   text	   data	    bss	    dec	    hex	filename
 164068	   4276	 148800	 317144	  4d6d8	zyn_test.elf
Finished building: zyn_test.elf.size
 
11:14:15 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c: In function 'DeviceDriverHandler':
../src/ZyNCAP_pr.c:117:25: error: 'MAX_VAL' undeclared (first use in this function)
  u32 limit = (rand() % (MAX_VAL + 1 - MIN_VAL) + MIN_VAL);
                         ^~~~~~~
../src/ZyNCAP_pr.c:117:25: note: each undeclared identifier is reported only once for each function it appears in
../src/ZyNCAP_pr.c:117:39: error: 'MIN_VAL' undeclared (first use in this function)
  u32 limit = (rand() % (MAX_VAL + 1 - MIN_VAL) + MIN_VAL);
                                       ^~~~~~~
../src/ZyNCAP_pr.c:118:6: warning: variable 'test' set but not used [-Wunused-but-set-variable]
  u32 test;
      ^~~~
../src/ZyNCAP_pr.c: In function 'main':
../src/ZyNCAP_pr.c:141:6: warning: variable 'ZyCAP_Network_Init_delay' set but not used [-Wunused-but-set-variable]
  u32 ZyCAP_Network_Init_delay,ZyCAP_Network_Transmit_delay, ZyCAP_Network_Receive_delay, ZyCAP_Network_Final_delay;
      ^~~~~~~~~~~~~~~~~~~~~~~~
src/subdir.mk:57: recipe for target 'src/ZyNCAP_pr.o' failed
make: *** [src/ZyNCAP_pr.o] Error 1
11:14:24 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c: In function 'DeviceDriverHandler':
../src/ZyNCAP_pr.c:118:25: error: 'MAX_VAL' undeclared (first use in this function)
  u32 limit = (rand() % (MAX_VAL + 1 - MIN_VAL) + MIN_VAL);
                         ^~~~~~~
../src/ZyNCAP_pr.c:118:25: note: each undeclared identifier is reported only once for each function it appears in
../src/ZyNCAP_pr.c:118:39: error: 'MIN_VAL' undeclared (first use in this function)
  u32 limit = (rand() % (MAX_VAL + 1 - MIN_VAL) + MIN_VAL);
                                       ^~~~~~~
../src/ZyNCAP_pr.c:119:6: warning: variable 'test' set but not used [-Wunused-but-set-variable]
  u32 test;
src/subdir.mk:57: recipe for target 'src/ZyNCAP_pr.o' failed
      ^~~~
../src/ZyNCAP_pr.c: In function 'main':
../src/ZyNCAP_pr.c:142:6: warning: variable 'ZyCAP_Network_Init_delay' set but not used [-Wunused-but-set-variable]
  u32 ZyCAP_Network_Init_delay,ZyCAP_Network_Transmit_delay, ZyCAP_Network_Receive_delay, ZyCAP_Network_Final_delay;
      ^~~~~~~~~~~~~~~~~~~~~~~~
make: *** [src/ZyNCAP_pr.o] Error 1
11:14:38 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c: In function 'DeviceDriverHandler':
../src/ZyNCAP_pr.c:121:6: warning: variable 'test' set but not used [-Wunused-but-set-variable]
  u32 test;
      ^~~~
../src/ZyNCAP_pr.c: In function 'main':
../src/ZyNCAP_pr.c:144:6: warning: variable 'ZyCAP_Network_Init_delay' set but not used [-Wunused-but-set-variable]
  u32 ZyCAP_Network_Init_delay,ZyCAP_Network_Transmit_delay, ZyCAP_Network_Receive_delay, ZyCAP_Network_Final_delay;
      ^~~~~~~~~~~~~~~~~~~~~~~~
../src/ZyNCAP_pr.c:392:83: warning: 'ZyCAP_Network_Transmit_delay' may be used uninitialized in this function [-Wmaybe-uninitialized]
  xil_printf("Time Taken for Network RX: %d ns\r\n", (ZyCAP_Network_Transmit_delay - ZyCAP_Network_Receive_delay)*nano_seconds);
                                                     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Finished building: ../src/ZyNCAP_pr.c
 
Building target: zyn_test.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L../../standalone_bsp_0/ps7_cortexa9_0/lib -o "zyn_test.elf"  ./src/ZyNCAP_pr.o ./src/devcfg.o ./src/devcfg_intr.o ./src/ff.o ./src/mmc.o ./src/xaxidma.o ./src/xaxidma_bd.o ./src/xaxidma_bdring.o ./src/xaxidma_g.o ./src/xaxidma_sinit.o ./src/xemacps_example_intr_dma.o ./src/xemacps_example_util.o ./src/zycap.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: zyn_test.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size zyn_test.elf  |tee "zyn_test.elf.size"
   text	   data	    bss	    dec	    hex	filename
 164132	   4276	 148800	 317208	  4d718	zyn_test.elf
Finished building: zyn_test.elf.size
 
11:31:35 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c: In function 'DeviceDriverHandler':
../src/ZyNCAP_pr.c:122:6: warning: variable 'test' set but not used [-Wunused-but-set-variable]
  u32 test;
      ^~~~
../src/ZyNCAP_pr.c: In function 'main':
../src/ZyNCAP_pr.c:145:6: warning: variable 'ZyCAP_Network_Init_delay' set but not used [-Wunused-but-set-variable]
  u32 ZyCAP_Network_Init_delay,ZyCAP_Network_Transmit_delay, ZyCAP_Network_Receive_delay, ZyCAP_Network_Final_delay;
      ^~~~~~~~~~~~~~~~~~~~~~~~
../src/ZyNCAP_pr.c:393:83: warning: 'ZyCAP_Network_Transmit_delay' may be used uninitialized in this function [-Wmaybe-uninitialized]
  xil_printf("Time Taken for Network RX: %d ns\r\n", (ZyCAP_Network_Transmit_delay - ZyCAP_Network_Receive_delay)*nano_seconds);
                                                     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Finished building: ../src/ZyNCAP_pr.c
 
Building target: zyn_test.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L../../standalone_bsp_0/ps7_cortexa9_0/lib -o "zyn_test.elf"  ./src/ZyNCAP_pr.o ./src/devcfg.o ./src/devcfg_intr.o ./src/ff.o ./src/mmc.o ./src/xaxidma.o ./src/xaxidma_bd.o ./src/xaxidma_bdring.o ./src/xaxidma_g.o ./src/xaxidma_sinit.o ./src/xemacps_example_intr_dma.o ./src/xemacps_example_util.o ./src/zycap.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: zyn_test.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size zyn_test.elf  |tee "zyn_test.elf.size"
   text	   data	    bss	    dec	    hex	filename
 164204	   4276	 148800	 317280	  4d760	zyn_test.elf
Finished building: zyn_test.elf.size
 
11:31:42 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
11:32:01 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c: In function 'DeviceDriverHandler':
../src/ZyNCAP_pr.c:122:6: warning: variable 'test' set but not used [-Wunused-but-set-variable]
  u32 test;
      ^~~~
../src/ZyNCAP_pr.c: In function 'main':
../src/ZyNCAP_pr.c:145:6: warning: variable 'ZyCAP_Network_Init_delay' set but not used [-Wunused-but-set-variable]
  u32 ZyCAP_Network_Init_delay,ZyCAP_Network_Transmit_delay, ZyCAP_Network_Receive_delay, ZyCAP_Network_Final_delay;
      ^~~~~~~~~~~~~~~~~~~~~~~~
../src/ZyNCAP_pr.c:393:83: warning: 'ZyCAP_Network_Transmit_delay' may be used uninitialized in this function [-Wmaybe-uninitialized]
  xil_printf("Time Taken for Network RX: %d ns\r\n", (ZyCAP_Network_Transmit_delay - ZyCAP_Network_Receive_delay)*nano_seconds);
                                                     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Finished building: ../src/ZyNCAP_pr.c
 
Building target: zyn_test.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L../../standalone_bsp_0/ps7_cortexa9_0/lib -o "zyn_test.elf"  ./src/ZyNCAP_pr.o ./src/devcfg.o ./src/devcfg_intr.o ./src/ff.o ./src/mmc.o ./src/xaxidma.o ./src/xaxidma_bd.o ./src/xaxidma_bdring.o ./src/xaxidma_g.o ./src/xaxidma_sinit.o ./src/xemacps_example_intr_dma.o ./src/xemacps_example_util.o ./src/zycap.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: zyn_test.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size zyn_test.elf  |tee "zyn_test.elf.size"
   text	   data	    bss	    dec	    hex	filename
 164132	   4276	 148800	 317208	  4d718	zyn_test.elf
Finished building: zyn_test.elf.size
 
11:32:05 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
11:34:34 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
11:35:11 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c: In function 'DeviceDriverHandler':
../src/ZyNCAP_pr.c:117:6: warning: variable 'test' set but not used [-Wunused-but-set-variable]
  u32 test;
      ^~~~
../src/ZyNCAP_pr.c: In function 'main':
../src/ZyNCAP_pr.c:140:6: warning: variable 'ZyCAP_Network_Init_delay' set but not used [-Wunused-but-set-variable]
  u32 ZyCAP_Network_Init_delay,ZyCAP_Network_Transmit_delay, ZyCAP_Network_Receive_delay, ZyCAP_Network_Final_delay;
      ^~~~~~~~~~~~~~~~~~~~~~~~
../src/ZyNCAP_pr.c:385:83: warning: 'ZyCAP_Network_Transmit_delay' may be used uninitialized in this function [-Wmaybe-uninitialized]
  xil_printf("Time Taken for Network RX: %d ns\r\n", (ZyCAP_Network_Transmit_delay - ZyCAP_Network_Receive_delay)*nano_seconds);
                                                     ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Finished building: ../src/ZyNCAP_pr.c
 
Building target: zyn_test.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L../../standalone_bsp_0/ps7_cortexa9_0/lib -o "zyn_test.elf"  ./src/ZyNCAP_pr.o ./src/devcfg.o ./src/devcfg_intr.o ./src/ff.o ./src/mmc.o ./src/xaxidma.o ./src/xaxidma_bd.o ./src/xaxidma_bdring.o ./src/xaxidma_g.o ./src/xaxidma_sinit.o ./src/xemacps_example_intr_dma.o ./src/xemacps_example_util.o ./src/zycap.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: zyn_test.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size zyn_test.elf  |tee "zyn_test.elf.size"
   text	   data	    bss	    dec	    hex	filename
 164004	   4276	 148800	 317080	  4d698	zyn_test.elf
Finished building: zyn_test.elf.size
 
11:35:14 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
11:36:37 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c: In function 'DeviceDriverHandler':
../src/ZyNCAP_pr.c:117:6: warning: variable 'test' set but not used [-Wunused-but-set-variable]
  u32 test;
      ^~~~
../src/ZyNCAP_pr.c: In function 'main':
../src/ZyNCAP_pr.c:140:6: warning: variable 'ZyCAP_Network_Init_delay' set but not used [-Wunused-but-set-variable]
  u32 ZyCAP_Network_Init_delay,ZyCAP_Network_Transmit_delay, ZyCAP_Network_Receive_delay, ZyCAP_Network_Final_delay;
      ^~~~~~~~~~~~~~~~~~~~~~~~
Finished building: ../src/ZyNCAP_pr.c
 
Building target: zyn_test.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L../../standalone_bsp_0/ps7_cortexa9_0/lib -o "zyn_test.elf"  ./src/ZyNCAP_pr.o ./src/devcfg.o ./src/devcfg_intr.o ./src/ff.o ./src/mmc.o ./src/xaxidma.o ./src/xaxidma_bd.o ./src/xaxidma_bdring.o ./src/xaxidma_g.o ./src/xaxidma_sinit.o ./src/xemacps_example_intr_dma.o ./src/xemacps_example_util.o ./src/zycap.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: zyn_test.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size zyn_test.elf  |tee "zyn_test.elf.size"
   text	   data	    bss	    dec	    hex	filename
 164004	   4276	 148800	 317080	  4d698	zyn_test.elf
Finished building: zyn_test.elf.size
 
11:36:58 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
src/subdir.mk:57: recipe for target 'src/ZyNCAP_pr.o' failed
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c:20:20: fatal error: time_l.h: No such file or directory
 #include "time_l.h"
                    ^
compilation terminated.
make: *** [src/ZyNCAP_pr.o] Error 1
11:37:20 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c: In function 'DeviceDriverHandler':
../src/ZyNCAP_pr.c:117:6: warning: variable 'test' set but not used [-Wunused-but-set-variable]
  u32 test;
      ^~~~
../src/ZyNCAP_pr.c: In function 'main':
../src/ZyNCAP_pr.c:140:6: warning: variable 'ZyCAP_Network_Init_delay' set but not used [-Wunused-but-set-variable]
  u32 ZyCAP_Network_Init_delay,ZyCAP_Network_Transmit_delay, ZyCAP_Network_Receive_delay, ZyCAP_Network_Final_delay;
      ^~~~~~~~~~~~~~~~~~~~~~~~
Finished building: ../src/ZyNCAP_pr.c
 
Building target: zyn_test.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L../../standalone_bsp_0/ps7_cortexa9_0/lib -o "zyn_test.elf"  ./src/ZyNCAP_pr.o ./src/devcfg.o ./src/devcfg_intr.o ./src/ff.o ./src/mmc.o ./src/xaxidma.o ./src/xaxidma_bd.o ./src/xaxidma_bdring.o ./src/xaxidma_g.o ./src/xaxidma_sinit.o ./src/xemacps_example_intr_dma.o ./src/xemacps_example_util.o ./src/zycap.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: zyn_test.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size zyn_test.elf  |tee "zyn_test.elf.size"
   text	   data	    bss	    dec	    hex	filename
 164004	   4276	 148800	 317080	  4d698	zyn_test.elf
Finished building: zyn_test.elf.size
 
11:37:50 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c: In function 'DeviceDriverHandler':
../src/ZyNCAP_pr.c:117:6: warning: variable 'test' set but not used [-Wunused-but-set-variable]
  u32 test;
      ^~~~
../src/ZyNCAP_pr.c: In function 'main':
../src/ZyNCAP_pr.c:140:6: warning: variable 'ZyCAP_Network_Init_delay' set but not used [-Wunused-but-set-variable]
  u32 ZyCAP_Network_Init_delay,ZyCAP_Network_Transmit_delay, ZyCAP_Network_Receive_delay, ZyCAP_Network_Final_delay;
      ^~~~~~~~~~~~~~~~~~~~~~~~
Finished building: ../src/ZyNCAP_pr.c
 
Building target: zyn_test.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L../../standalone_bsp_0/ps7_cortexa9_0/lib -o "zyn_test.elf"  ./src/ZyNCAP_pr.o ./src/devcfg.o ./src/devcfg_intr.o ./src/ff.o ./src/mmc.o ./src/xaxidma.o ./src/xaxidma_bd.o ./src/xaxidma_bdring.o ./src/xaxidma_g.o ./src/xaxidma_sinit.o ./src/xemacps_example_intr_dma.o ./src/xemacps_example_util.o ./src/zycap.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: zyn_test.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size zyn_test.elf  |tee "zyn_test.elf.size"
   text	   data	    bss	    dec	    hex	filename
 164132	   4276	 148800	 317208	  4d718	zyn_test.elf
Finished building: zyn_test.elf.size
 
11:38:30 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c: In function 'DeviceDriverHandler':
../src/ZyNCAP_pr.c:120:6: warning: variable 'test' set but not used [-Wunused-but-set-variable]
  u32 test;
      ^~~~
../src/ZyNCAP_pr.c: In function 'main':
../src/ZyNCAP_pr.c:152:20: error: 'MAX_VAL' undeclared (first use in this function)
  limit = rand() % (MAX_VAL + 1 - MIN_VAL) + MIN_VAL;
                    ^~~~~~~
../src/ZyNCAP_pr.c:152:20: note: each undeclared identifier is reported only once for each function it appears in
../src/ZyNCAP_pr.c:152:34: error: 'MIN_VAL' undeclared (first use in this function)
  limit = rand() % (MAX_VAL + 1 - MIN_VAL) + MIN_VAL;
                                  ^~~~~~~
../src/ZyNCAP_pr.c:143:6: warning: variable 'ZyCAP_Network_Init_delay' set but not used [-Wunused-but-set-variable]
  u32 ZyCAP_Network_Init_delay,ZyCAP_Network_Transmit_delay, ZyCAP_Network_Receive_delay, ZyCAP_Network_Final_delay;
      ^~~~~~~~~~~~~~~~~~~~~~~~
make: *** [src/ZyNCAP_pr.o] Error 1
src/subdir.mk:57: recipe for target 'src/ZyNCAP_pr.o' failed
11:38:39 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c: In function 'DeviceDriverHandler':
../src/ZyNCAP_pr.c:122:6: warning: variable 'test' set but not used [-Wunused-but-set-variable]
  u32 test;
      ^~~~
../src/ZyNCAP_pr.c: In function 'main':
../src/ZyNCAP_pr.c:145:6: warning: variable 'ZyCAP_Network_Init_delay' set but not used [-Wunused-but-set-variable]
  u32 ZyCAP_Network_Init_delay,ZyCAP_Network_Transmit_delay, ZyCAP_Network_Receive_delay, ZyCAP_Network_Final_delay;
      ^~~~~~~~~~~~~~~~~~~~~~~~
Finished building: ../src/ZyNCAP_pr.c
 
Building target: zyn_test.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L../../standalone_bsp_0/ps7_cortexa9_0/lib -o "zyn_test.elf"  ./src/ZyNCAP_pr.o ./src/devcfg.o ./src/devcfg_intr.o ./src/ff.o ./src/mmc.o ./src/xaxidma.o ./src/xaxidma_bd.o ./src/xaxidma_bdring.o ./src/xaxidma_g.o ./src/xaxidma_sinit.o ./src/xemacps_example_intr_dma.o ./src/xemacps_example_util.o ./src/zycap.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: zyn_test.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size zyn_test.elf  |tee "zyn_test.elf.size"
   text	   data	    bss	    dec	    hex	filename
 164196	   4276	 148800	 317272	  4d758	zyn_test.elf
Finished building: zyn_test.elf.size
 
11:38:46 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
15:47:14 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c: In function 'DeviceDriverHandler':
../src/ZyNCAP_pr.c:122:6: warning: variable 'test' set but not used [-Wunused-but-set-variable]
  u32 test;
      ^~~~
../src/ZyNCAP_pr.c: In function 'main':
../src/ZyNCAP_pr.c:145:6: warning: variable 'ZyCAP_Network_Init_delay' set but not used [-Wunused-but-set-variable]
  u32 ZyCAP_Network_Init_delay,ZyCAP_Network_Transmit_delay, ZyCAP_Network_Receive_delay, ZyCAP_Network_Final_delay;
      ^~~~~~~~~~~~~~~~~~~~~~~~
Finished building: ../src/ZyNCAP_pr.c
 
Building target: zyn_test.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L../../standalone_bsp_0/ps7_cortexa9_0/lib -o "zyn_test.elf"  ./src/ZyNCAP_pr.o ./src/devcfg.o ./src/devcfg_intr.o ./src/ff.o ./src/mmc.o ./src/xaxidma.o ./src/xaxidma_bd.o ./src/xaxidma_bdring.o ./src/xaxidma_g.o ./src/xaxidma_sinit.o ./src/xemacps_example_intr_dma.o ./src/xemacps_example_util.o ./src/zycap.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: zyn_test.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size zyn_test.elf  |tee "zyn_test.elf.size"
   text	   data	    bss	    dec	    hex	filename
 164196	   4276	 148800	 317272	  4d758	zyn_test.elf
Finished building: zyn_test.elf.size
 
15:47:21 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
15:47:39 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c: In function 'DeviceDriverHandler':
../src/ZyNCAP_pr.c:122:6: warning: variable 'test' set but not used [-Wunused-but-set-variable]
  u32 test;
      ^~~~
../src/ZyNCAP_pr.c: In function 'main':
../src/ZyNCAP_pr.c:145:6: warning: variable 'ZyCAP_Network_Init_delay' set but not used [-Wunused-but-set-variable]
  u32 ZyCAP_Network_Init_delay,ZyCAP_Network_Transmit_delay, ZyCAP_Network_Receive_delay, ZyCAP_Network_Final_delay;
      ^~~~~~~~~~~~~~~~~~~~~~~~
Finished building: ../src/ZyNCAP_pr.c
 
Building target: zyn_test.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L../../standalone_bsp_0/ps7_cortexa9_0/lib -o "zyn_test.elf"  ./src/ZyNCAP_pr.o ./src/devcfg.o ./src/devcfg_intr.o ./src/ff.o ./src/mmc.o ./src/xaxidma.o ./src/xaxidma_bd.o ./src/xaxidma_bdring.o ./src/xaxidma_g.o ./src/xaxidma_sinit.o ./src/xemacps_example_intr_dma.o ./src/xemacps_example_util.o ./src/zycap.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: zyn_test.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size zyn_test.elf  |tee "zyn_test.elf.size"
   text	   data	    bss	    dec	    hex	filename
 164196	   4276	 148800	 317272	  4d758	zyn_test.elf
Finished building: zyn_test.elf.size
 
15:47:41 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
16:17:19 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c: In function 'DeviceDriverHandler':
../src/ZyNCAP_pr.c:122:6: warning: variable 'test' set but not used [-Wunused-but-set-variable]
  u32 test;
      ^~~~
../src/ZyNCAP_pr.c: In function 'main':
../src/ZyNCAP_pr.c:145:6: warning: variable 'ZyCAP_Network_Init_delay' set but not used [-Wunused-but-set-variable]
  u32 ZyCAP_Network_Init_delay,ZyCAP_Network_Transmit_delay, ZyCAP_Network_Receive_delay, ZyCAP_Network_Final_delay;
      ^~~~~~~~~~~~~~~~~~~~~~~~
Finished building: ../src/ZyNCAP_pr.c
 
Building target: zyn_test.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L../../standalone_bsp_0/ps7_cortexa9_0/lib -o "zyn_test.elf"  ./src/ZyNCAP_pr.o ./src/devcfg.o ./src/devcfg_intr.o ./src/ff.o ./src/mmc.o ./src/xaxidma.o ./src/xaxidma_bd.o ./src/xaxidma_bdring.o ./src/xaxidma_g.o ./src/xaxidma_sinit.o ./src/xemacps_example_intr_dma.o ./src/xemacps_example_util.o ./src/zycap.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: zyn_test.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size zyn_test.elf  |tee "zyn_test.elf.size"
   text	   data	    bss	    dec	    hex	filename
 164196	   4276	 148800	 317272	  4d758	zyn_test.elf
Finished building: zyn_test.elf.size
 
16:17:24 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
16:30:12 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c: In function 'DeviceDriverHandler':
../src/ZyNCAP_pr.c:122:6: warning: variable 'test' set but not used [-Wunused-but-set-variable]
  u32 test;
      ^~~~
../src/ZyNCAP_pr.c: In function 'main':
../src/ZyNCAP_pr.c:145:6: warning: variable 'ZyCAP_Network_Init_delay' set but not used [-Wunused-but-set-variable]
  u32 ZyCAP_Network_Init_delay,ZyCAP_Network_Transmit_delay, ZyCAP_Network_Receive_delay, ZyCAP_Network_Final_delay;
      ^~~~~~~~~~~~~~~~~~~~~~~~
Finished building: ../src/ZyNCAP_pr.c
 
Building target: zyn_test.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L../../standalone_bsp_0/ps7_cortexa9_0/lib -o "zyn_test.elf"  ./src/ZyNCAP_pr.o ./src/devcfg.o ./src/devcfg_intr.o ./src/ff.o ./src/mmc.o ./src/xaxidma.o ./src/xaxidma_bd.o ./src/xaxidma_bdring.o ./src/xaxidma_g.o ./src/xaxidma_sinit.o ./src/xemacps_example_intr_dma.o ./src/xemacps_example_util.o ./src/zycap.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: zyn_test.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size zyn_test.elf  |tee "zyn_test.elf.size"
   text	   data	    bss	    dec	    hex	filename
 164196	   4276	 148800	 317272	  4d758	zyn_test.elf
Finished building: zyn_test.elf.size
 
16:30:16 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
16:30:51 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c: In function 'DeviceDriverHandler':
../src/ZyNCAP_pr.c:122:6: warning: variable 'test' set but not used [-Wunused-but-set-variable]
  u32 test;
      ^~~~
../src/ZyNCAP_pr.c: In function 'main':
../src/ZyNCAP_pr.c:145:6: warning: variable 'ZyCAP_Network_Init_delay' set but not used [-Wunused-but-set-variable]
  u32 ZyCAP_Network_Init_delay,ZyCAP_Network_Transmit_delay, ZyCAP_Network_Receive_delay, ZyCAP_Network_Final_delay;
      ^~~~~~~~~~~~~~~~~~~~~~~~
Finished building: ../src/ZyNCAP_pr.c
 
Building target: zyn_test.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L../../standalone_bsp_0/ps7_cortexa9_0/lib -o "zyn_test.elf"  ./src/ZyNCAP_pr.o ./src/devcfg.o ./src/devcfg_intr.o ./src/ff.o ./src/mmc.o ./src/xaxidma.o ./src/xaxidma_bd.o ./src/xaxidma_bdring.o ./src/xaxidma_g.o ./src/xaxidma_sinit.o ./src/xemacps_example_intr_dma.o ./src/xemacps_example_util.o ./src/zycap.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: zyn_test.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size zyn_test.elf  |tee "zyn_test.elf.size"
   text	   data	    bss	    dec	    hex	filename
 164196	   4276	 148800	 317272	  4d758	zyn_test.elf
Finished building: zyn_test.elf.size
 
16:30:54 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
16:31:51 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c: In function 'DeviceDriverHandler':
../src/ZyNCAP_pr.c:122:6: warning: variable 'test' set but not used [-Wunused-but-set-variable]
  u32 test;
      ^~~~
../src/ZyNCAP_pr.c: In function 'main':
../src/ZyNCAP_pr.c:145:6: warning: variable 'ZyCAP_Network_Init_delay' set but not used [-Wunused-but-set-variable]
  u32 ZyCAP_Network_Init_delay,ZyCAP_Network_Transmit_delay, ZyCAP_Network_Receive_delay, ZyCAP_Network_Final_delay;
      ^~~~~~~~~~~~~~~~~~~~~~~~
Finished building: ../src/ZyNCAP_pr.c
 
Building target: zyn_test.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L../../standalone_bsp_0/ps7_cortexa9_0/lib -o "zyn_test.elf"  ./src/ZyNCAP_pr.o ./src/devcfg.o ./src/devcfg_intr.o ./src/ff.o ./src/mmc.o ./src/xaxidma.o ./src/xaxidma_bd.o ./src/xaxidma_bdring.o ./src/xaxidma_g.o ./src/xaxidma_sinit.o ./src/xemacps_example_intr_dma.o ./src/xemacps_example_util.o ./src/zycap.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: zyn_test.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size zyn_test.elf  |tee "zyn_test.elf.size"
   text	   data	    bss	    dec	    hex	filename
 164196	   4276	 148800	 317272	  4d758	zyn_test.elf
Finished building: zyn_test.elf.size
 
16:31:54 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
16:34:16 **** Auto Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
Building file: ../src/ZyNCAP_pr.c
Invoking: ARM v7 gcc compiler
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/ZyNCAP_pr.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -I../../standalone_bsp_0/ps7_cortexa9_0/include -MMD -MP -MF"src/ZyNCAP_pr.d" -MT"src/ZyNCAP_pr.o" -o "src/ZyNCAP_pr.o" "../src/ZyNCAP_pr.c"
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:42:0: warning: "XPAR_AXI_DMA_0_BASEADDR" redefined
 #define XPAR_AXI_DMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:31:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:43:0: warning: "XPAR_AXI_DMA_0_HIGHADDR" redefined
 #define XPAR_AXI_DMA_0_HIGHADDR XPAR_ZYCAP_0_HIGHADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:32:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_HIGHADDR 0x8040FFFF
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:48:0: warning: "XPAR_AXI_DMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:37:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:54:0: warning: "XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:43:0: note: this is the location of the previous definition
 #define XPAR_AXI_DMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:61:0: warning: "XPAR_AXIDMA_0_BASEADDR" redefined
 #define XPAR_AXIDMA_0_BASEADDR XPAR_ZYCAP_0_BASEADDR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:54:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_BASEADDR 0x80400000
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:66:0: warning: "XPAR_AXIDMA_0_INCLUDE_S2MM" redefined
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:59:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_INCLUDE_S2MM 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:72:0: warning: "XPAR_AXIDMA_0_NUM_S2MM_CHANNELS" redefined
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 0
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:65:0: note: this is the location of the previous definition
 #define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:76:0: warning: "XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR XPAR_FABRIC_ICAP_STREAM_0_MM2S_INTROUT_INTR
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:457:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_MM2S_INTROUT_INTR 63U
 
In file included from ../src/ZyNCAP_pr.c:15:0:
../src/zycap.h:77:0: warning: "XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR" redefined
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 90
 
In file included from ../src/ZyNCAP_pr.c:9:0:
../../standalone_bsp_0/ps7_cortexa9_0/include/xparameters.h:458:0: note: this is the location of the previous definition
 #define XPAR_FABRIC_AXI_DMA_0_S2MM_INTROUT_INTR 64U
 
../src/ZyNCAP_pr.c: In function 'DeviceDriverHandler':
../src/ZyNCAP_pr.c:122:6: warning: variable 'test' set but not used [-Wunused-but-set-variable]
  u32 test;
      ^~~~
../src/ZyNCAP_pr.c: In function 'main':
../src/ZyNCAP_pr.c:145:6: warning: variable 'ZyCAP_Network_Init_delay' set but not used [-Wunused-but-set-variable]
  u32 ZyCAP_Network_Init_delay,ZyCAP_Network_Transmit_delay, ZyCAP_Network_Receive_delay, ZyCAP_Network_Final_delay;
      ^~~~~~~~~~~~~~~~~~~~~~~~
Finished building: ../src/ZyNCAP_pr.c
 
Building target: zyn_test.elf
Invoking: ARM v7 gcc linker
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -L../../standalone_bsp_0/ps7_cortexa9_0/lib -o "zyn_test.elf"  ./src/ZyNCAP_pr.o ./src/devcfg.o ./src/devcfg_intr.o ./src/ff.o ./src/mmc.o ./src/xaxidma.o ./src/xaxidma_bd.o ./src/xaxidma_bdring.o ./src/xaxidma_g.o ./src/xaxidma_sinit.o ./src/xemacps_example_intr_dma.o ./src/xemacps_example_util.o ./src/zycap.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
Finished building target: zyn_test.elf
 
Invoking: ARM v7 Print Size
arm-none-eabi-size zyn_test.elf  |tee "zyn_test.elf.size"
   text	   data	    bss	    dec	    hex	filename
 164196	   4276	 148800	 317272	  4d758	zyn_test.elf
Finished building: zyn_test.elf.size
 
16:34:20 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
16:42:45 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
16:48:34 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
16:51:23 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
16:56:03 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
16:57:30 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
16:59:23 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
17:06:31 **** Incremental Build of configuration Debug for project zyn_test ****
make pre-build main-build 
a9-linaro-pre-build-step
 
make: Nothing to be done for 'main-build'.
