0.6
2019.1
Jun 29 2019
08:46:09
D:/github_repository/zybo-z7-10/CanMaster/CanMaster.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/github_repository/zybo-z7-10/CanMaster/CanMaster.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1563397389,verilog,,,,clk_wiz_0,,,../../../../CanMaster.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/github_repository/zybo-z7-10/CanMaster/CanMaster.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1563397388,verilog,,D:/github_repository/zybo-z7-10/CanMaster/CanMaster.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../CanMaster.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/github_repository/zybo-z7-10/CanMaster/CanMaster.srcs/sources_1/new/CanClockGenerator.vhd,1563491064,vhdl,,,,canclockgenerator,,,,,,,,
D:/github_repository/zybo-z7-10/CanMaster/CanMaster.srcs/sources_1/new/CanMaster.vhd,1563491214,vhdl,,,,canmaster,,,,,,,,
D:/github_repository/zybo-z7-10/CanMaster/CanMaster.srcs/sources_1/new/CanTypes.vhd,1563491228,vhdl,D:/github_repository/zybo-z7-10/CanMaster/CanMaster.srcs/sources_1/new/CanClockGenerator.vhd,,,cantypes,,,,,,,,
