# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:47 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins_valid[0] ins_valid[1] \
 outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs[3] outs[4] \
 outs[5] outs[6] outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] \
 outs[13] outs[14] outs[15] outs_valid index[0] index[1] index_valid

.latch       n122 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n127 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n132 control.tehb.dataReg[0]  0
.latch       n137 control.tehb.dataReg[1]  0
.latch       n142 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n77
01 1
.names control.tehb.control.fullReg new_n77 ins_ready[1]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n79
11 1
.names ins_ready[1] new_n79 index[0]
00 0
.names ins[0] index[0] new_n81
10 1
.names ins[16] index[0] new_n82
11 1
.names new_n81 new_n82 new_n83
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg index[1]
11 1
.names new_n83 index[1] outs[0]
00 1
.names ins[1] index[0] new_n86
10 1
.names ins[17] index[0] new_n87
11 1
.names new_n86 new_n87 new_n88
00 1
.names index[1] new_n88 outs[1]
00 1
.names ins[2] index[0] new_n90
10 1
.names ins[18] index[0] new_n91
11 1
.names new_n90 new_n91 new_n92
00 1
.names index[1] new_n92 outs[2]
00 1
.names ins[3] index[0] new_n94
10 1
.names ins[19] index[0] new_n95
11 1
.names new_n94 new_n95 new_n96
00 1
.names index[1] new_n96 outs[3]
00 1
.names ins[4] index[0] new_n98
10 1
.names ins[20] index[0] new_n99
11 1
.names new_n98 new_n99 new_n100
00 1
.names index[1] new_n100 outs[4]
00 1
.names ins[5] index[0] new_n102
10 1
.names ins[21] index[0] new_n103
11 1
.names new_n102 new_n103 new_n104
00 1
.names index[1] new_n104 outs[5]
00 1
.names ins[6] index[0] new_n106
10 1
.names ins[22] index[0] new_n107
11 1
.names new_n106 new_n107 new_n108
00 1
.names index[1] new_n108 outs[6]
00 1
.names ins[7] index[0] new_n110
10 1
.names ins[23] index[0] new_n111
11 1
.names new_n110 new_n111 new_n112
00 1
.names index[1] new_n112 outs[7]
00 1
.names ins[8] index[0] new_n114
10 1
.names ins[24] index[0] new_n115
11 1
.names new_n114 new_n115 new_n116
00 1
.names index[1] new_n116 outs[8]
00 1
.names ins[9] index[0] new_n118
10 1
.names ins[25] index[0] new_n119
11 1
.names new_n118 new_n119 new_n120
00 1
.names index[1] new_n120 outs[9]
00 1
.names ins[10] index[0] new_n122_1
10 1
.names ins[26] index[0] new_n123
11 1
.names new_n122_1 new_n123 new_n124
00 1
.names index[1] new_n124 outs[10]
00 1
.names ins[11] index[0] new_n126
10 1
.names ins[27] index[0] new_n127_1
11 1
.names new_n126 new_n127_1 new_n128
00 1
.names index[1] new_n128 outs[11]
00 1
.names ins[12] index[0] new_n130
10 1
.names ins[28] index[0] new_n131
11 1
.names new_n130 new_n131 new_n132_1
00 1
.names index[1] new_n132_1 outs[12]
00 1
.names ins[13] index[0] new_n134
10 1
.names ins[29] index[0] new_n135
11 1
.names new_n134 new_n135 new_n136
00 1
.names index[1] new_n136 outs[13]
00 1
.names ins[14] index[0] new_n138
10 1
.names ins[30] index[0] new_n139
11 1
.names new_n138 new_n139 new_n140
00 1
.names index[1] new_n140 outs[14]
00 1
.names ins[15] index[0] new_n142_1
10 1
.names ins[31] index[0] new_n143
11 1
.names new_n142_1 new_n143 new_n144
00 1
.names index[1] new_n144 outs[15]
00 1
.names ins_valid[0] new_n77 new_n146
00 1
.names control.tehb.control.fullReg new_n146 new_n147
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n147 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n147 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n150
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n151
01 1
.names new_n150 new_n151 new_n152
00 1
.names rst new_n152 new_n153
00 1
.names new_n147 new_n153 n142
01 1
.names new_n150 n142 n122
01 0
.names new_n151 n142 n127
01 0
.names control.tehb.control.fullReg new_n146 new_n157
00 1
.names new_n152 new_n157 new_n158
01 1
.names control.tehb.dataReg[0] new_n158 new_n159
10 1
.names new_n77 new_n158 new_n160
11 1
.names new_n159 new_n160 new_n161
00 1
.names rst new_n161 n132
00 1
.names rst control.tehb.dataReg[1] new_n163
01 1
.names new_n158 new_n163 n137
01 1
.end
