set SynModuleInfo {
  {SRCNAME entry_proc MODELNAME entry_proc RTLNAME main_design_v_mix_0_0_entry_proc}
  {SRCNAME {reg<unsigned short>1} MODELNAME reg_unsigned_short_1 RTLNAME main_design_v_mix_0_0_reg_unsigned_short_1}
  {SRCNAME AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_start MODELNAME AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start RTLNAME main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_start
    SUBMODULES {
      {MODELNAME main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init RTLNAME main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init BINDTYPE interface TYPE internal_upc_flow_control INSTNAME main_design_v_mix_0_0_flow_control_loop_pipe_sequential_init_U}
    }
  }
  {SRCNAME AXIvideo2MultiPixStream.1_Pipeline_loop_width MODELNAME AXIvideo2MultiPixStream_1_Pipeline_loop_width RTLNAME main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_width}
  {SRCNAME AXIvideo2MultiPixStream.1_Pipeline_loop_wait_for_eol MODELNAME AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol RTLNAME main_design_v_mix_0_0_AXIvideo2MultiPixStream_1_Pipeline_loop_wait_for_eol}
  {SRCNAME AXIvideo2MultiPixStream.1 MODELNAME AXIvideo2MultiPixStream_1 RTLNAME main_design_v_mix_0_0_AXIvideo2MultiPixStream_1}
  {SRCNAME v_mix_420_to_422<false>.2_Pipeline_VITIS_LOOP_76_2 MODELNAME v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2 RTLNAME main_design_v_mix_0_0_v_mix_420_to_422_false_2_Pipeline_VITIS_LOOP_76_2}
  {SRCNAME v_mix_420_to_422<false>.2 MODELNAME v_mix_420_to_422_false_2 RTLNAME main_design_v_mix_0_0_v_mix_420_to_422_false_2}
  {SRCNAME v_mix_422_to_444<false>.3_Pipeline_VITIS_LOOP_105_2 MODELNAME v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2 RTLNAME main_design_v_mix_0_0_v_mix_422_to_444_false_3_Pipeline_VITIS_LOOP_105_2}
  {SRCNAME v_mix_422_to_444<false>.3 MODELNAME v_mix_422_to_444_false_3 RTLNAME main_design_v_mix_0_0_v_mix_422_to_444_false_3}
  {SRCNAME v_mix_yuv2rgb<false>.4_Pipeline_VITIS_LOOP_897_2 MODELNAME v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2 RTLNAME main_design_v_mix_0_0_v_mix_yuv2rgb_false_4_Pipeline_VITIS_LOOP_897_2}
  {SRCNAME v_mix_yuv2rgb<false>.4 MODELNAME v_mix_yuv2rgb_false_4 RTLNAME main_design_v_mix_0_0_v_mix_yuv2rgb_false_4}
  {SRCNAME {reg<unsigned short>} MODELNAME reg_unsigned_short_s RTLNAME main_design_v_mix_0_0_reg_unsigned_short_s}
  {SRCNAME AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_start MODELNAME AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start RTLNAME main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_start}
  {SRCNAME AXIvideo2MultiPixStream.5_Pipeline_loop_width MODELNAME AXIvideo2MultiPixStream_5_Pipeline_loop_width RTLNAME main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_width}
  {SRCNAME AXIvideo2MultiPixStream.5_Pipeline_loop_wait_for_eol MODELNAME AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol RTLNAME main_design_v_mix_0_0_AXIvideo2MultiPixStream_5_Pipeline_loop_wait_for_eol}
  {SRCNAME AXIvideo2MultiPixStream.5 MODELNAME AXIvideo2MultiPixStream_5 RTLNAME main_design_v_mix_0_0_AXIvideo2MultiPixStream_5}
  {SRCNAME v_mix_420_to_422<false>.6_Pipeline_VITIS_LOOP_76_2 MODELNAME v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2 RTLNAME main_design_v_mix_0_0_v_mix_420_to_422_false_6_Pipeline_VITIS_LOOP_76_2}
  {SRCNAME v_mix_420_to_422<false>.6 MODELNAME v_mix_420_to_422_false_6 RTLNAME main_design_v_mix_0_0_v_mix_420_to_422_false_6}
  {SRCNAME v_mix_422_to_444<false>.7_Pipeline_VITIS_LOOP_105_2 MODELNAME v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2 RTLNAME main_design_v_mix_0_0_v_mix_422_to_444_false_7_Pipeline_VITIS_LOOP_105_2}
  {SRCNAME v_mix_422_to_444<false>.7 MODELNAME v_mix_422_to_444_false_7 RTLNAME main_design_v_mix_0_0_v_mix_422_to_444_false_7}
  {SRCNAME v_mix_yuv2rgb<false>.8_Pipeline_VITIS_LOOP_897_2 MODELNAME v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2 RTLNAME main_design_v_mix_0_0_v_mix_yuv2rgb_false_8_Pipeline_VITIS_LOOP_897_2}
  {SRCNAME v_mix_yuv2rgb<false>.8 MODELNAME v_mix_yuv2rgb_false_8 RTLNAME main_design_v_mix_0_0_v_mix_yuv2rgb_false_8}
  {SRCNAME v_mix_upsample<false>.9_Pipeline_VITIS_LOOP_107_2 MODELNAME v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2 RTLNAME main_design_v_mix_0_0_v_mix_upsample_false_9_Pipeline_VITIS_LOOP_107_2}
  {SRCNAME v_mix_upsample<false>.9 MODELNAME v_mix_upsample_false_9 RTLNAME main_design_v_mix_0_0_v_mix_upsample_false_9}
  {SRCNAME {v_mix_core_alpha<false, false>_Pipeline_VITIS_LOOP_465_3} MODELNAME v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3 RTLNAME main_design_v_mix_0_0_v_mix_core_alpha_false_false_Pipeline_VITIS_LOOP_465_3}
  {SRCNAME {v_mix_core_alpha<false, false>} MODELNAME v_mix_core_alpha_false_false_s RTLNAME main_design_v_mix_0_0_v_mix_core_alpha_false_false_s}
  {SRCNAME AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start MODELNAME AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start RTLNAME main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start}
  {SRCNAME AXIvideo2MultiPixStream_Pipeline_loop_width MODELNAME AXIvideo2MultiPixStream_Pipeline_loop_width RTLNAME main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width}
  {SRCNAME AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol MODELNAME AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol RTLNAME main_design_v_mix_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol}
  {SRCNAME AXIvideo2MultiPixStream MODELNAME AXIvideo2MultiPixStream RTLNAME main_design_v_mix_0_0_AXIvideo2MultiPixStream}
  {SRCNAME v_mix_420_to_422<false>_Pipeline_VITIS_LOOP_76_2 MODELNAME v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2 RTLNAME main_design_v_mix_0_0_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_76_2}
  {SRCNAME v_mix_420_to_422<false> MODELNAME v_mix_420_to_422_false_s RTLNAME main_design_v_mix_0_0_v_mix_420_to_422_false_s}
  {SRCNAME v_mix_422_to_444<false>_Pipeline_VITIS_LOOP_105_2 MODELNAME v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2 RTLNAME main_design_v_mix_0_0_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_105_2}
  {SRCNAME v_mix_422_to_444<false> MODELNAME v_mix_422_to_444_false_s RTLNAME main_design_v_mix_0_0_v_mix_422_to_444_false_s}
  {SRCNAME v_mix_yuv2rgb<false>_Pipeline_VITIS_LOOP_897_2 MODELNAME v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2 RTLNAME main_design_v_mix_0_0_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_897_2}
  {SRCNAME v_mix_yuv2rgb<false> MODELNAME v_mix_yuv2rgb_false_s RTLNAME main_design_v_mix_0_0_v_mix_yuv2rgb_false_s}
  {SRCNAME v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2 MODELNAME v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2 RTLNAME main_design_v_mix_0_0_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2}
  {SRCNAME v_mix_upsample<false> MODELNAME v_mix_upsample_false_s RTLNAME main_design_v_mix_0_0_v_mix_upsample_false_s}
  {SRCNAME {v_mix_core_alpha<false, false>.10_Pipeline_VITIS_LOOP_465_3} MODELNAME v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3 RTLNAME main_design_v_mix_0_0_v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3}
  {SRCNAME {v_mix_core_alpha<false, false>.10} MODELNAME v_mix_core_alpha_false_false_10 RTLNAME main_design_v_mix_0_0_v_mix_core_alpha_false_false_10}
  {SRCNAME v_mix_rgb2yuv<false>_Pipeline_VITIS_LOOP_1042_2 MODELNAME v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2 RTLNAME main_design_v_mix_0_0_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1042_2}
  {SRCNAME v_mix_rgb2yuv<false> MODELNAME v_mix_rgb2yuv_false_s RTLNAME main_design_v_mix_0_0_v_mix_rgb2yuv_false_s}
  {SRCNAME v_mix_444_to_422<false>_Pipeline_VITIS_LOOP_718_2 MODELNAME v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2 RTLNAME main_design_v_mix_0_0_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_718_2}
  {SRCNAME v_mix_444_to_422<false> MODELNAME v_mix_444_to_422_false_s RTLNAME main_design_v_mix_0_0_v_mix_444_to_422_false_s}
  {SRCNAME v_mix_422_to_420<false>_Pipeline_VITIS_LOOP_508_2 MODELNAME v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2 RTLNAME main_design_v_mix_0_0_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_508_2}
  {SRCNAME v_mix_422_to_420<false> MODELNAME v_mix_422_to_420_false_s RTLNAME main_design_v_mix_0_0_v_mix_422_to_420_false_s}
  {SRCNAME MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 MODELNAME MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3 RTLNAME main_design_v_mix_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3233_3}
  {SRCNAME MultiPixStream2AXIvideo MODELNAME MultiPixStream2AXIvideo RTLNAME main_design_v_mix_0_0_MultiPixStream2AXIvideo}
  {SRCNAME VMixHlsDataFlowFunction MODELNAME VMixHlsDataFlowFunction RTLNAME main_design_v_mix_0_0_VMixHlsDataFlowFunction
    SUBMODULES {
      {MODELNAME main_design_v_mix_0_0_fifo_w3_d7_S RTLNAME main_design_v_mix_0_0_fifo_w3_d7_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerEnable_val16_c12_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d7_S RTLNAME main_design_v_mix_0_0_fifo_w16_d7_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerStartX_1_val17_c_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d8_S RTLNAME main_design_v_mix_0_0_fifo_w16_d8_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerStartX_2_val18_c_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d7_S RTLNAME main_design_v_mix_0_0_fifo_w16_d7_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerStartY_1_val19_c_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d8_S RTLNAME main_design_v_mix_0_0_fifo_w16_d8_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerStartY_2_val20_c_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w8_d7_S RTLNAME main_design_v_mix_0_0_fifo_w8_d7_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerScaleFactor_1_val25_c_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w8_d8_S RTLNAME main_design_v_mix_0_0_fifo_w8_d8_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerScaleFactor_2_val26_c_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w24_d2_S RTLNAME main_design_v_mix_0_0_fifo_w24_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME srcLayer0_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w1_d2_S RTLNAME main_design_v_mix_0_0_fifo_w1_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerEnableFlag_0_val_c14_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w24_d2_S RTLNAME main_design_v_mix_0_0_fifo_w24_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME srcLayer0Yuv422_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w1_d2_S RTLNAME main_design_v_mix_0_0_fifo_w1_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerEnableFlag_0_val_c13_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w24_d2_S RTLNAME main_design_v_mix_0_0_fifo_w24_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME srcLayer0Yuv_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w1_d2_S RTLNAME main_design_v_mix_0_0_fifo_w1_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerEnableFlag_0_val_c_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w24_d2_S RTLNAME main_design_v_mix_0_0_fifo_w24_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME outLayer0_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w24_d2_S RTLNAME main_design_v_mix_0_0_fifo_w24_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME srcLayer1_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w1_d2_S RTLNAME main_design_v_mix_0_0_fifo_w1_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerEnableFlag_1_val_c17_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d2_S RTLNAME main_design_v_mix_0_0_fifo_w16_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerWidth_1_val_c24_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d2_S RTLNAME main_design_v_mix_0_0_fifo_w16_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerHeight_1_val_c32_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w24_d2_S RTLNAME main_design_v_mix_0_0_fifo_w24_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME srcLayer1Yuv422_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w1_d2_S RTLNAME main_design_v_mix_0_0_fifo_w1_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerEnableFlag_1_val_c16_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d2_S RTLNAME main_design_v_mix_0_0_fifo_w16_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerWidth_1_val_c23_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d2_S RTLNAME main_design_v_mix_0_0_fifo_w16_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerHeight_1_val_c31_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w24_d2_S RTLNAME main_design_v_mix_0_0_fifo_w24_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME srcLayer1Yuv_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w1_d2_S RTLNAME main_design_v_mix_0_0_fifo_w1_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerEnableFlag_1_val_c15_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d2_S RTLNAME main_design_v_mix_0_0_fifo_w16_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerWidth_1_val_c22_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d2_S RTLNAME main_design_v_mix_0_0_fifo_w16_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerHeight_1_val_c30_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w24_d2_S RTLNAME main_design_v_mix_0_0_fifo_w24_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME srcLayer1Rgb_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w1_d2_S RTLNAME main_design_v_mix_0_0_fifo_w1_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerEnableFlag_1_val_c_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d2_S RTLNAME main_design_v_mix_0_0_fifo_w16_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerWidth_1_val_c21_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d2_S RTLNAME main_design_v_mix_0_0_fifo_w16_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerHeight_1_val_c29_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w24_d2_S RTLNAME main_design_v_mix_0_0_fifo_w24_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME srcLayer1x_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d2_S RTLNAME main_design_v_mix_0_0_fifo_w16_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerWidth_1_val_c_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d2_S RTLNAME main_design_v_mix_0_0_fifo_w16_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerHeight_1_val_c_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w24_d2_S RTLNAME main_design_v_mix_0_0_fifo_w24_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME outLayer1_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w3_d2_S RTLNAME main_design_v_mix_0_0_fifo_w3_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerEnable_val16_c_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w24_d2_S RTLNAME main_design_v_mix_0_0_fifo_w24_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME srcLayer2_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w1_d2_S RTLNAME main_design_v_mix_0_0_fifo_w1_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerEnableFlag_2_val_c20_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d2_S RTLNAME main_design_v_mix_0_0_fifo_w16_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerWidth_2_val_c28_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d2_S RTLNAME main_design_v_mix_0_0_fifo_w16_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerHeight_2_val_c36_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w24_d2_S RTLNAME main_design_v_mix_0_0_fifo_w24_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME srcLayer2Yuv422_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w1_d2_S RTLNAME main_design_v_mix_0_0_fifo_w1_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerEnableFlag_2_val_c19_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d2_S RTLNAME main_design_v_mix_0_0_fifo_w16_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerWidth_2_val_c27_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d2_S RTLNAME main_design_v_mix_0_0_fifo_w16_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerHeight_2_val_c35_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w24_d2_S RTLNAME main_design_v_mix_0_0_fifo_w24_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME srcLayer2Yuv_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w1_d2_S RTLNAME main_design_v_mix_0_0_fifo_w1_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerEnableFlag_2_val_c18_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d2_S RTLNAME main_design_v_mix_0_0_fifo_w16_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerWidth_2_val_c26_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d2_S RTLNAME main_design_v_mix_0_0_fifo_w16_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerHeight_2_val_c34_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w24_d2_S RTLNAME main_design_v_mix_0_0_fifo_w24_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME srcLayer2Rgb_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w1_d2_S RTLNAME main_design_v_mix_0_0_fifo_w1_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerEnableFlag_2_val_c_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d2_S RTLNAME main_design_v_mix_0_0_fifo_w16_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerWidth_2_val_c25_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d2_S RTLNAME main_design_v_mix_0_0_fifo_w16_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerHeight_2_val_c33_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w24_d2_S RTLNAME main_design_v_mix_0_0_fifo_w24_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME srcLayer2x_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d3_S RTLNAME main_design_v_mix_0_0_fifo_w16_d3_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerWidth_2_val_c_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w16_d3_S RTLNAME main_design_v_mix_0_0_fifo_w16_d3_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME HwReg_layerHeight_2_val_c_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w24_d2_S RTLNAME main_design_v_mix_0_0_fifo_w24_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME outLayer2_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w24_d2_S RTLNAME main_design_v_mix_0_0_fifo_w24_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME outYuv_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w24_d2_S RTLNAME main_design_v_mix_0_0_fifo_w24_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME out422_U}
      {MODELNAME main_design_v_mix_0_0_fifo_w24_d2_S RTLNAME main_design_v_mix_0_0_fifo_w24_d2_S BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME out420_U}
      {MODELNAME main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_U0 RTLNAME main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME start_for_v_mix_core_alpha_false_false_U0_U}
      {MODELNAME main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_10_U0 RTLNAME main_design_v_mix_0_0_start_for_v_mix_core_alpha_false_false_10_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME start_for_v_mix_core_alpha_false_false_10_U0_U}
      {MODELNAME main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_2_U0 RTLNAME main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_2_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME start_for_v_mix_420_to_422_false_2_U0_U}
      {MODELNAME main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_3_U0 RTLNAME main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_3_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME start_for_v_mix_422_to_444_false_3_U0_U}
      {MODELNAME main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_4_U0 RTLNAME main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_4_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME start_for_v_mix_yuv2rgb_false_4_U0_U}
      {MODELNAME main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_6_U0 RTLNAME main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_6_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME start_for_v_mix_420_to_422_false_6_U0_U}
      {MODELNAME main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_7_U0 RTLNAME main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_7_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME start_for_v_mix_422_to_444_false_7_U0_U}
      {MODELNAME main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_8_U0 RTLNAME main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_8_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME start_for_v_mix_yuv2rgb_false_8_U0_U}
      {MODELNAME main_design_v_mix_0_0_start_for_v_mix_upsample_false_9_U0 RTLNAME main_design_v_mix_0_0_start_for_v_mix_upsample_false_9_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME start_for_v_mix_upsample_false_9_U0_U}
      {MODELNAME main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_U0 RTLNAME main_design_v_mix_0_0_start_for_v_mix_420_to_422_false_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME start_for_v_mix_420_to_422_false_U0_U}
      {MODELNAME main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_U0 RTLNAME main_design_v_mix_0_0_start_for_v_mix_422_to_444_false_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME start_for_v_mix_422_to_444_false_U0_U}
      {MODELNAME main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0 RTLNAME main_design_v_mix_0_0_start_for_v_mix_yuv2rgb_false_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME start_for_v_mix_yuv2rgb_false_U0_U}
      {MODELNAME main_design_v_mix_0_0_start_for_v_mix_upsample_false_U0 RTLNAME main_design_v_mix_0_0_start_for_v_mix_upsample_false_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME start_for_v_mix_upsample_false_U0_U}
      {MODELNAME main_design_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0 RTLNAME main_design_v_mix_0_0_start_for_v_mix_rgb2yuv_false_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME start_for_v_mix_rgb2yuv_false_U0_U}
      {MODELNAME main_design_v_mix_0_0_start_for_v_mix_444_to_422_false_U0 RTLNAME main_design_v_mix_0_0_start_for_v_mix_444_to_422_false_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME start_for_v_mix_444_to_422_false_U0_U}
      {MODELNAME main_design_v_mix_0_0_start_for_v_mix_422_to_420_false_U0 RTLNAME main_design_v_mix_0_0_start_for_v_mix_422_to_420_false_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME start_for_v_mix_422_to_420_false_U0_U}
      {MODELNAME main_design_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0 RTLNAME main_design_v_mix_0_0_start_for_MultiPixStream2AXIvideo_U0 BINDTYPE storage TYPE fifo IMPL srl ALLOW_PRAGMA 1 INSTNAME start_for_MultiPixStream2AXIvideo_U0_U}
    }
  }
  {SRCNAME v_mix MODELNAME v_mix RTLNAME main_design_v_mix_0_0_v_mix IS_TOP 1
    SUBMODULES {
      {MODELNAME main_design_v_mix_0_0_sparsemux_7_2_16_1_1 RTLNAME main_design_v_mix_0_0_sparsemux_7_2_16_1_1 BINDTYPE op TYPE sparsemux IMPL auto}
      {MODELNAME main_design_v_mix_0_0_sparsemux_7_2_8_1_1 RTLNAME main_design_v_mix_0_0_sparsemux_7_2_8_1_1 BINDTYPE op TYPE sparsemux IMPL auto}
      {MODELNAME main_design_v_mix_0_0_CTRL_s_axi RTLNAME main_design_v_mix_0_0_CTRL_s_axi BINDTYPE interface TYPE interface_s_axilite}
      {MODELNAME main_design_v_mix_0_0_regslice_both RTLNAME main_design_v_mix_0_0_regslice_both BINDTYPE interface TYPE adapter IMPL reg_slice}
    }
  }
}
