/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  wire [20:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_93z;
  wire celloutsig_0_94z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_26z = ~celloutsig_0_9z;
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_1_17z = ~celloutsig_1_7z;
  assign celloutsig_0_15z = ~celloutsig_0_7z;
  assign celloutsig_0_23z = ~celloutsig_0_22z;
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_0z) & in_data[10]);
  assign celloutsig_0_32z = ~((celloutsig_0_4z | celloutsig_0_13z) & in_data[65]);
  assign celloutsig_0_4z = ~((celloutsig_0_2z | in_data[15]) & celloutsig_0_1z);
  assign celloutsig_0_7z = ~((in_data[64] | in_data[10]) & celloutsig_0_3z);
  assign celloutsig_1_10z = ~((celloutsig_1_1z | celloutsig_1_0z) & celloutsig_1_9z);
  assign celloutsig_1_19z = ~((celloutsig_1_2z | celloutsig_1_16z) & celloutsig_1_16z);
  assign celloutsig_0_13z = ~((celloutsig_0_9z | celloutsig_0_4z) & celloutsig_0_1z);
  assign celloutsig_0_11z = celloutsig_0_9z ^ celloutsig_0_10z;
  assign celloutsig_0_93z = ~(celloutsig_0_62z ^ celloutsig_0_26z);
  assign celloutsig_1_5z = ~(celloutsig_1_0z ^ celloutsig_1_3z[11]);
  assign celloutsig_0_10z = ~(celloutsig_0_5z ^ celloutsig_0_4z);
  assign celloutsig_0_14z = ~(celloutsig_0_2z ^ celloutsig_0_1z);
  assign celloutsig_0_18z = ~(celloutsig_0_6z ^ celloutsig_0_11z);
  assign celloutsig_0_19z = ~(celloutsig_0_16z[3] ^ celloutsig_0_1z);
  assign celloutsig_0_25z = ~(celloutsig_0_6z ^ celloutsig_0_16z[2]);
  always_ff @(posedge out_data[128], posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_16z[2:0], celloutsig_0_44z };
  reg [20:0] _24_;
  always_ff @(posedge out_data[128], negedge clkin_data[0])
    if (!clkin_data[0]) _24_ <= 21'h000000;
    else _24_ <= { in_data[48:39], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_2z };
  assign { _02_[20:14], _00_, _02_[12:0] } = _24_;
  assign celloutsig_0_0z = in_data[94:80] == in_data[64:50];
  assign celloutsig_0_6z = { in_data[62:61], celloutsig_0_4z, celloutsig_0_5z } == { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z } == { celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[70:63] == { in_data[86:83], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[28:24] == { in_data[6:4], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_38z = celloutsig_0_32z & ~(celloutsig_0_9z);
  assign celloutsig_0_5z = in_data[9] & ~(celloutsig_0_2z);
  assign celloutsig_0_44z = { celloutsig_0_38z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_38z } !== { celloutsig_0_32z, celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_23z };
  assign celloutsig_0_57z = { _02_[20:15], celloutsig_0_14z } !== { in_data[75:72], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_23z };
  assign celloutsig_0_94z = { celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_53z, celloutsig_0_15z } !== _01_;
  assign celloutsig_1_0z = in_data[159:145] !== in_data[143:129];
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_5z } !== { celloutsig_1_3z[14:13], celloutsig_1_0z };
  assign celloutsig_0_12z = { in_data[73:72], celloutsig_0_2z } !== in_data[85:83];
  assign celloutsig_0_53z = celloutsig_0_10z & celloutsig_0_19z;
  assign celloutsig_0_62z = celloutsig_0_23z & celloutsig_0_57z;
  assign celloutsig_1_1z = in_data[162] & celloutsig_1_0z;
  assign celloutsig_1_6z = celloutsig_1_1z & celloutsig_1_5z;
  assign celloutsig_1_7z = celloutsig_1_0z & in_data[144];
  assign celloutsig_1_11z = celloutsig_1_2z & celloutsig_1_3z[16];
  assign celloutsig_1_16z = celloutsig_1_0z & celloutsig_1_17z;
  assign celloutsig_0_22z = _02_[19] & celloutsig_0_15z;
  assign celloutsig_0_28z = celloutsig_0_19z & in_data[70];
  assign celloutsig_1_13z = { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_1z } ~^ { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_16z = { celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_11z } ~^ { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_15z };
  assign { celloutsig_1_3z[6], celloutsig_1_3z[0], celloutsig_1_3z[4:3], celloutsig_1_3z[18:7] } = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[109:98] } ~^ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, in_data[149:139], celloutsig_1_2z };
  assign { celloutsig_1_14z[0], celloutsig_1_14z[1], celloutsig_1_14z[4] } = { celloutsig_1_11z, celloutsig_1_3z[0], celloutsig_1_3z[3] } ~^ { celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_13z[2] };
  assign { out_data[130:128], out_data[131], out_data[132], out_data[149:146], out_data[144:133] } = { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_5z, in_data[167:164], in_data[162:151] } ~^ { celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z[9:6], celloutsig_1_3z[4:3], celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_14z[4], celloutsig_1_13z[1:0], celloutsig_1_14z[1:0] };
  assign _02_[13] = _00_;
  assign celloutsig_1_14z[3:2] = celloutsig_1_13z[1:0];
  assign { celloutsig_1_3z[5], celloutsig_1_3z[2:1] } = 3'h7;
  assign { out_data[145], out_data[96], out_data[32], out_data[0] } = { in_data[163], celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_94z };
endmodule
