{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712614273835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712614273841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 01:11:13 2024 " "Processing started: Tue Apr 09 01:11:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712614273841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614273841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614273842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712614274105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1 " "Found entity 1: Lab1" {  } { { "Lab1.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/lab1_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/lab1_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios " "Found entity 1: Lab1_nios" {  } { { "Lab1_nios/synthesis/Lab1_nios.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/Lab1_nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Lab1_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Lab1_nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_irq_mapper " "Found entity 1: Lab1_nios_irq_mapper" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_irq_mapper.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0 " "Found entity 1: Lab1_nios_mm_interconnect_0" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Lab1_nios_mm_interconnect_0_avalon_st_adapter" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Lab1_nios_mm_interconnect_0_rsp_mux_001" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280523 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_rsp_mux " "Found entity 1: Lab1_nios_mm_interconnect_0_rsp_mux" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_rsp_demux " "Found entity 1: Lab1_nios_mm_interconnect_0_rsp_demux" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Lab1_nios_mm_interconnect_0_cmd_mux_001" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_cmd_mux " "Found entity 1: Lab1_nios_mm_interconnect_0_cmd_mux" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Lab1_nios_mm_interconnect_0_cmd_demux_001" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_cmd_demux " "Found entity 1: Lab1_nios_mm_interconnect_0_cmd_demux" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab1_nios_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Lab1_nios_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712614280530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab1_nios_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Lab1_nios_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712614280530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_router_003_default_decode " "Found entity 1: Lab1_nios_mm_interconnect_0_router_003_default_decode" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280531 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab1_nios_mm_interconnect_0_router_003 " "Found entity 2: Lab1_nios_mm_interconnect_0_router_003" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab1_nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Lab1_nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712614280532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab1_nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Lab1_nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712614280532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: Lab1_nios_mm_interconnect_0_router_002_default_decode" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280532 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab1_nios_mm_interconnect_0_router_002 " "Found entity 2: Lab1_nios_mm_interconnect_0_router_002" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab1_nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Lab1_nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712614280533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab1_nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Lab1_nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712614280533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: Lab1_nios_mm_interconnect_0_router_001_default_decode" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280533 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab1_nios_mm_interconnect_0_router_001 " "Found entity 2: Lab1_nios_mm_interconnect_0_router_001" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Lab1_nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Lab1_nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712614280534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Lab1_nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Lab1_nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712614280534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_mm_interconnect_0_router_default_decode " "Found entity 1: Lab1_nios_mm_interconnect_0_router_default_decode" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280535 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab1_nios_mm_interconnect_0_router " "Found entity 2: Lab1_nios_mm_interconnect_0_router" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Lab1_nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_pio_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_pio_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_pio_SW " "Found entity 1: Lab1_nios_pio_SW" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_pio_SW.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_pio_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_pio_LED " "Found entity 1: Lab1_nios_pio_LED" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_pio_LED.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_pio_LED.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_onchip_mem " "Found entity 1: Lab1_nios_onchip_mem" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_onchip_mem.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_nios2_pd.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_nios2_pd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_nios2_PD " "Found entity 1: Lab1_nios_nios2_PD" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_nios2_pd_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_nios2_pd_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_nios2_PD_cpu_register_bank_a_module " "Found entity 1: Lab1_nios_nios2_PD_cpu_register_bank_a_module" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280553 ""} { "Info" "ISGN_ENTITY_NAME" "2 Lab1_nios_nios2_PD_cpu_register_bank_b_module " "Found entity 2: Lab1_nios_nios2_PD_cpu_register_bank_b_module" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280553 ""} { "Info" "ISGN_ENTITY_NAME" "3 Lab1_nios_nios2_PD_cpu " "Found entity 3: Lab1_nios_nios2_PD_cpu" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_nios/synthesis/submodules/lab1_nios_nios2_pd_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_nios/synthesis/submodules/lab1_nios_nios2_pd_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_nios_nios2_PD_cpu_test_bench " "Found entity 1: Lab1_nios_nios2_PD_cpu_test_bench" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu_test_bench.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1 " "Elaborating entity \"Lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712614280602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios Lab1_nios:u0 " "Elaborating entity \"Lab1_nios\" for hierarchy \"Lab1_nios:u0\"" {  } { { "Lab1.sv" "u0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_nios2_PD Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd " "Elaborating entity \"Lab1_nios_nios2_PD\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\"" {  } { { "Lab1_nios/synthesis/Lab1_nios.v" "nios2_pd" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/Lab1_nios.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_nios2_PD_cpu Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu " "Elaborating entity \"Lab1_nios_nios2_PD_cpu\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD.v" "cpu" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_nios2_PD_cpu_test_bench Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_test_bench:the_Lab1_nios_nios2_PD_cpu_test_bench " "Elaborating entity \"Lab1_nios_nios2_PD_cpu_test_bench\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_test_bench:the_Lab1_nios_nios2_PD_cpu_test_bench\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "the_Lab1_nios_nios2_PD_cpu_test_bench" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_nios2_PD_cpu_register_bank_a_module Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_nios_nios2_PD_cpu_register_bank_a " "Elaborating entity \"Lab1_nios_nios2_PD_cpu_register_bank_a_module\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_nios_nios2_PD_cpu_register_bank_a\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "Lab1_nios_nios2_PD_cpu_register_bank_a" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 1323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "the_altsyncram" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280640 ""}  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712614280640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_nios_nios2_PD_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_nios2_PD_cpu_register_bank_b_module Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_b_module:Lab1_nios_nios2_PD_cpu_register_bank_b " "Elaborating entity \"Lab1_nios_nios2_PD_cpu_register_bank_b_module\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|Lab1_nios_nios2_PD_cpu_register_bank_b_module:Lab1_nios_nios2_PD_cpu_register_bank_b\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "Lab1_nios_nios2_PD_cpu_register_bank_b" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 1341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_onchip_mem Lab1_nios:u0\|Lab1_nios_onchip_mem:onchip_mem " "Elaborating entity \"Lab1_nios_onchip_mem\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_onchip_mem:onchip_mem\"" {  } { { "Lab1_nios/synthesis/Lab1_nios.v" "onchip_mem" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/Lab1_nios.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Lab1_nios:u0\|Lab1_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_onchip_mem.v" "the_altsyncram" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab1_nios:u0\|Lab1_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Lab1_nios:u0\|Lab1_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_onchip_mem.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Lab1_nios:u0\|Lab1_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"Lab1_nios:u0\|Lab1_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.hex " "Parameter \"init_file\" = \"onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712614280691 ""}  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_onchip_mem.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712614280691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6qf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6qf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6qf1 " "Found entity 1: altsyncram_6qf1" {  } { { "db/altsyncram_6qf1.tdf" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/db/altsyncram_6qf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712614280720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614280720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6qf1 Lab1_nios:u0\|Lab1_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_6qf1:auto_generated " "Elaborating entity \"altsyncram_6qf1\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_6qf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_pio_LED Lab1_nios:u0\|Lab1_nios_pio_LED:pio_led " "Elaborating entity \"Lab1_nios_pio_LED\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_pio_LED:pio_led\"" {  } { { "Lab1_nios/synthesis/Lab1_nios.v" "pio_led" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/Lab1_nios.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_pio_SW Lab1_nios:u0\|Lab1_nios_pio_SW:pio_sw " "Elaborating entity \"Lab1_nios_pio_SW\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_pio_SW:pio_sw\"" {  } { { "Lab1_nios/synthesis/Lab1_nios.v" "pio_sw" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/Lab1_nios.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0 Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Lab1_nios_mm_interconnect_0\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Lab1_nios/synthesis/Lab1_nios.v" "mm_interconnect_0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/Lab1_nios.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_pd_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_pd_data_master_translator\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "nios2_pd_data_master_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_pd_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_pd_instruction_master_translator\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "nios2_pd_instruction_master_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "pio_led_s1_translator" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_pd_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_pd_data_master_agent\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "nios2_pd_data_master_agent" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_pd_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_pd_instruction_master_agent\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "nios2_pd_instruction_master_agent" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_mem_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_mem_s1_agent\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "onchip_mem_s1_agent" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_mem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_mem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "onchip_mem_s1_agent_rsp_fifo" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_router Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router:router " "Elaborating entity \"Lab1_nios_mm_interconnect_0_router\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router:router\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "router" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_router_default_decode Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router:router\|Lab1_nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Lab1_nios_mm_interconnect_0_router_default_decode\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router:router\|Lab1_nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_router_001 Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Lab1_nios_mm_interconnect_0_router_001\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_001:router_001\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "router_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_router_001_default_decode Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_001:router_001\|Lab1_nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Lab1_nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_001:router_001\|Lab1_nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_router_002 Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Lab1_nios_mm_interconnect_0_router_002\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_002:router_002\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "router_002" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_router_002_default_decode Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_002:router_002\|Lab1_nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Lab1_nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_002:router_002\|Lab1_nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_router_003 Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Lab1_nios_mm_interconnect_0_router_003\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_003:router_003\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "router_003" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_router_003_default_decode Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_003:router_003\|Lab1_nios_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Lab1_nios_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_router_003:router_003\|Lab1_nios_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_cmd_demux Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Lab1_nios_mm_interconnect_0_cmd_demux\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "cmd_demux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_cmd_demux_001 Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Lab1_nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_cmd_mux Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Lab1_nios_mm_interconnect_0_cmd_mux\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "cmd_mux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_cmd_mux_001 Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Lab1_nios_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_rsp_demux Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Lab1_nios_mm_interconnect_0_rsp_demux\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "rsp_demux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_rsp_mux Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Lab1_nios_mm_interconnect_0_rsp_mux\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "rsp_mux" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_rsp_mux_001 Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Lab1_nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_avalon_st_adapter Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Lab1_nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_mm_interconnect_0:mm_interconnect_0\|Lab1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Lab1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab1_nios_irq_mapper Lab1_nios:u0\|Lab1_nios_irq_mapper:irq_mapper " "Elaborating entity \"Lab1_nios_irq_mapper\" for hierarchy \"Lab1_nios:u0\|Lab1_nios_irq_mapper:irq_mapper\"" {  } { { "Lab1_nios/synthesis/Lab1_nios.v" "irq_mapper" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/Lab1_nios.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Lab1_nios:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Lab1_nios:u0\|altera_reset_controller:rst_controller\"" {  } { { "Lab1_nios/synthesis/Lab1_nios.v" "rst_controller" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/Lab1_nios.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Lab1_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Lab1_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Lab1_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Lab1_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Lab1_nios:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Lab1_nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614280811 ""}
{ "Warning" "WSSC_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_TIMING_NETLIST" "" "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" {  } {  } 0 330000 "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" 0 0 "Analysis & Synthesis" 0 -1 1712614281227 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Lab1_nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 182 -1 0 } } { "Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 1162 -1 0 } } { "Lab1_nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1712614281634 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1712614281634 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712614282248 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/output_files/Lab1.map.smsg " "Generated suppressed messages file D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/output_files/Lab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614282317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712614283593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712614283593 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "919 " "Implemented 919 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712614283669 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712614283669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "812 " "Implemented 812 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712614283669 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712614283669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712614283669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712614283691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 01:11:23 2024 " "Processing ended: Tue Apr 09 01:11:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712614283691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712614283691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712614283691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712614283691 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1712614284670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712614284675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 01:11:24 2024 " "Processing started: Tue Apr 09 01:11:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712614284675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712614284675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712614284675 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712614284732 ""}
{ "Info" "0" "" "Project  = Lab1" {  } {  } 0 0 "Project  = Lab1" 0 0 "Fitter" 0 0 1712614284733 ""}
{ "Info" "0" "" "Revision = Lab1" {  } {  } 0 0 "Revision = Lab1" 0 0 "Fitter" 0 0 1712614284733 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1712614284787 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab1 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Lab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712614284796 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712614284829 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712614284829 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712614284905 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712614284907 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712614284973 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712614284973 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1712614284973 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712614284973 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/" { { 0 { 0 ""} 0 3357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712614284976 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/" { { 0 { 0 ""} 0 3359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712614284976 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/" { { 0 { 0 ""} 0 3361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712614284976 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/" { { 0 { 0 ""} 0 3363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712614284976 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1/quartuslitesetup/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/" { { 0 { 0 ""} 0 3365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1712614284976 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712614284976 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1712614284976 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1712614284984 ""}
{ "Info" "ISTA_SDC_FOUND" "Lab1.sdc " "Reading SDC File: 'Lab1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1712614285247 ""}
{ "Error" "ESTA_TCL_ERROR_INFO" "Illegal value: Ð. Specify a non-negative integer ranging from 0 to 999999999 for the option -decimal_places.\n---------------------------------------------------------------------------\n\nUsage: set_time_format \[-h\] \[-help\] \[-long_help\] \[-decimal_places <decimal_places>\] \[-unit <unit>\]\n\n        -h: Quick usage\n        -help: Short help\n        -long_help: Long help with examples and possible return values\n\n        -decimal_places <decimal_places>: Number of decimal places to use\n        -unit <unit>: Default time unit to use\n\n---------------------------------------------------------------------------\n\n    while executing\n\"set_time_format -unit ns -decimal_places Ð\"\n    (file \"Lab1.sdc\" line 10) " "Illegal value: Ð. Specify a non-negative integer ranging from 0 to 999999999 for the option -decimal_places.\n---------------------------------------------------------------------------\n\nUsage: set_time_format \[-h\] \[-help\] \[-long_help\] \[-decimal_places <decimal_places>\] \[-unit <unit>\]\n\n        -h: Quick usage\n        -help: Short help\n        -long_help: Long help with examples and possible return values\n\n        -decimal_places <decimal_places>: Number of decimal places to use\n        -unit <unit>: Default time unit to use\n\n---------------------------------------------------------------------------\n\n    while executing\n\"set_time_format -unit ns -decimal_places Ð\"\n    (file \"Lab1.sdc\" line 10)" {  } {  } 0 332000 "%1!s!" 0 0 "Fitter" 0 -1 1712614285248 ""}
{ "Critical Warning" "WSTA_READ_SDC_FAILED" "" "Read_sdc failed due to errors in the SDC file" {  } {  } 1 332008 "Read_sdc failed due to errors in the SDC file" 0 0 "Fitter" 0 -1 1712614285248 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712614285251 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1712614285262 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1712614285263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712614285317 ""}  } { { "Lab1.sv" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/" { { 0 { 0 ""} 0 3352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712614285317 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Lab1_nios:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node Lab1_nios:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1712614285317 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab1_nios:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node Lab1_nios:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "Lab1_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/" { { 0 { 0 ""} 0 1250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712614285317 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|W_rf_wren " "Destination node Lab1_nios:u0\|Lab1_nios_nios2_PD:nios2_pd\|Lab1_nios_nios2_PD_cpu:cpu\|W_rf_wren" {  } { { "Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/Lab1_nios_nios2_PD_cpu.v" 748 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1712614285317 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1712614285317 ""}  } { { "Lab1_nios/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/Lab1_nios/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1712614285317 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712614285479 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1712614285828 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5469 " "Peak virtual memory: 5469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712614285973 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 09 01:11:25 2024 " "Processing ended: Tue Apr 09 01:11:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712614285973 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712614285973 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712614285973 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712614285973 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712614286605 ""}
