

================================================================
== Vitis HLS Report for 'exp_16_3_s'
================================================================
* Date:           Tue May 24 23:17:24 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lossfun
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.907 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    245|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     680|    172|    -|
|Memory           |        5|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     726|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|    2|    1406|    609|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+-----+----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------+-----------------------+---------+----+-----+----+-----+
    |mul_50ns_47ns_97_5_1_U1   |mul_50ns_47ns_97_5_1   |        0|   1|  340|  86|    0|
    |mul_50ns_50ns_100_5_1_U2  |mul_50ns_50ns_100_5_1  |        0|   1|  340|  86|    0|
    +--------------------------+-----------------------+---------+----+-----+----+-----+
    |Total                     |                       |        0|   2|  680| 172|    0|
    +--------------------------+-----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_x_msb_1_table_V_U  |exp_16_3_s_exp_x_msb_1_table_V  |        2|  0|   0|    0|   256|   50|     1|        12800|
    |f_x_msb_2_table_V_U    |exp_16_3_s_f_x_msb_2_table_V    |        2|  0|   0|    0|   256|   46|     1|        11776|
    |f_x_msb_3_table_V_U    |exp_16_3_s_f_x_msb_3_table_V    |        1|  0|   0|    0|    32|   32|     1|         1024|
    +-----------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                                |        5|  0|   0|    0|   544|  128|     3|        25600|
    +-----------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |ret_V_7_fu_220_p2       |         +|   0|  0|  14|           9|           9|
    |ret_V_8_fu_296_p2       |         +|   0|  0|  56|          56|          56|
    |ret_V_fu_305_p2         |         +|   0|  0|  56|          56|          56|
    |y_l_V_fu_346_p2         |         +|   0|  0|  57|          50|          50|
    |icmp_ln533_1_fu_413_p2  |      icmp|   0|  0|   9|           5|           1|
    |icmp_ln533_2_fu_435_p2  |      icmp|   0|  0|  11|          10|           1|
    |icmp_ln533_fu_391_p2    |      icmp|   0|  0|   8|           3|           1|
    |overf_fu_361_p2         |      icmp|   0|  0|   8|           2|           1|
    |or_ln533_1_fu_397_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln533_2_fu_419_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln533_fu_375_p2      |        or|   0|  0|   2|           1|           1|
    |overf_1_fu_441_p2       |        or|   0|  0|   2|           1|           1|
    |ap_return               |    select|   0|  0|  16|           1|          15|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 245|         197|         196|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |exp_x_msb_1_V_reg_542              |  50|   0|   50|          0|
    |exp_x_msb_2_3_4_lsb_m_1_V_reg_537  |  50|   0|   50|          0|
    |f_x_msb_3_V_reg_495                |  32|   0|   32|          0|
    |ret_V_7_reg_500                    |   9|   0|    9|          0|
    |rhs_2_reg_512                      |  34|   0|   47|         13|
    |tmp_46_reg_465                     |   1|   0|    1|          0|
    |tmp_55_reg_475                     |   8|   0|    8|          0|
    |tmp_reg_470                        |   6|   0|    6|          0|
    |trunc_ln640_1_reg_506              |  41|   0|   41|          0|
    |trunc_ln640_reg_480                |   2|   0|    2|          0|
    |trunc_ln640_reg_480_pp0_iter1_reg  |   2|   0|    2|          0|
    |trunc_ln703_2_reg_558              |  48|   0|   48|          0|
    |trunc_ln_reg_527                   |  45|   0|   45|          0|
    |exp_x_msb_1_V_reg_542              |  64|  32|   50|          0|
    |ret_V_7_reg_500                    |  64|  32|    9|          0|
    |rhs_2_reg_512                      |  64|  32|   47|         13|
    |tmp_46_reg_465                     |  64|  32|    1|          0|
    |tmp_reg_470                        |  64|  32|    6|          0|
    |trunc_ln640_1_reg_506              |  64|  32|   41|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 726| 192|  509|         26|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|    exp<16, 3>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|    exp<16, 3>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|    exp<16, 3>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|    exp<16, 3>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|    exp<16, 3>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|    exp<16, 3>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|    exp<16, 3>|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|    exp<16, 3>|  return value|
|x          |   in|   16|     ap_none|             x|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x"   --->   Operation 15 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 15"   --->   Operation 16 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %x_read, i32 10, i32 15"   --->   Operation 17 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %x_read, i32 2, i32 9"   --->   Operation 18 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln640 = trunc i16 %x_read"   --->   Operation 19 'trunc' 'trunc_ln640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln640, i3 0"   --->   Operation 20 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln369 = zext i5 %tmp_56" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 21 'zext' 'zext_ln369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%f_x_msb_3_table_V_addr = getelementptr i32 %f_x_msb_3_table_V, i32 0, i32 %zext_ln369" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 22 'getelementptr' 'f_x_msb_3_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%f_x_msb_3_V = load i5 %f_x_msb_3_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 23 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln445 = zext i8 %tmp_55" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 24 'zext' 'zext_ln445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%f_x_msb_2_table_V_addr = getelementptr i46 %f_x_msb_2_table_V, i32 0, i32 %zext_ln445" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 25 'getelementptr' 'f_x_msb_2_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 26 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 46> <Depth = 256> <ROM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%f_x_msb_3_V = load i5 %f_x_msb_3_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:369]   --->   Operation 27 'load' 'f_x_msb_3_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%f_x_msb_2_V = load i8 %f_x_msb_2_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:445]   --->   Operation 28 'load' 'f_x_msb_2_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 46> <Depth = 256> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_8 = partselect i5 @_ssdm_op_PartSelect.i5.i46.i32.i32, i46 %f_x_msb_2_V, i32 41, i32 45"   --->   Operation 29 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i5 %p_Result_8"   --->   Operation 30 'zext' 'zext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i8 %tmp_55"   --->   Operation 31 'zext' 'zext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.91ns)   --->   "%ret_V_7 = add i9 %zext_ln703_2, i9 %zext_ln703_1"   --->   Operation 32 'add' 'ret_V_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln640_1 = trunc i46 %f_x_msb_2_V"   --->   Operation 33 'trunc' 'trunc_ln640_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.66>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%rhs_2 = bitconcatenate i47 @_ssdm_op_BitConcatenate.i47.i2.i10.i32.i3, i2 %trunc_ln640, i10 0, i32 %f_x_msb_3_V, i3 0"   --->   Operation 34 'bitconcatenate' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i50 @_ssdm_op_BitConcatenate.i50.i9.i41, i9 %ret_V_7, i41 %trunc_ln640_1"   --->   Operation 35 'bitconcatenate' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1115 = zext i50 %p_Result_9"   --->   Operation 36 'zext' 'zext_ln1115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i47 %rhs_2"   --->   Operation 37 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [5/5] (5.66ns)   --->   "%r_V_40 = mul i97 %zext_ln1115, i97 %zext_ln1118"   --->   Operation 38 'mul' 'r_V_40' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 39 [4/5] (5.66ns)   --->   "%r_V_40 = mul i97 %zext_ln1115, i97 %zext_ln1118"   --->   Operation 39 'mul' 'r_V_40' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.66>
ST_5 : Operation 40 [3/5] (5.66ns)   --->   "%r_V_40 = mul i97 %zext_ln1115, i97 %zext_ln1118"   --->   Operation 40 'mul' 'r_V_40' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.66>
ST_6 : Operation 41 [2/5] (5.66ns)   --->   "%r_V_40 = mul i97 %zext_ln1115, i97 %zext_ln1118"   --->   Operation 41 'mul' 'r_V_40' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.66>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln640 = sext i6 %tmp"   --->   Operation 42 'sext' 'sext_ln640' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_46, i7 %sext_ln640"   --->   Operation 43 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/5] (5.66ns)   --->   "%r_V_40 = mul i97 %zext_ln1115, i97 %zext_ln1118"   --->   Operation 44 'mul' 'r_V_40' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i45 @_ssdm_op_PartSelect.i45.i97.i32.i32, i97 %r_V_40, i32 52, i32 96"   --->   Operation 45 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln523 = zext i8 %p_Result_7" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 46 'zext' 'zext_ln523' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_addr = getelementptr i50 %exp_x_msb_1_table_V, i32 0, i32 %zext_ln523" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 47 'getelementptr' 'exp_x_msb_1_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [2/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 48 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 5.10>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i45 %trunc_ln"   --->   Operation 49 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i9.i41.i6, i9 %ret_V_7, i41 %trunc_ln640_1, i6 0"   --->   Operation 50 'bitconcatenate' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_8 = add i56 %rhs_1, i56 %zext_ln1192"   --->   Operation 51 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1192_1 = zext i47 %rhs_2"   --->   Operation 52 'zext' 'zext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (5.10ns) (root node of TernaryAdder)   --->   "%ret_V = add i56 %ret_V_8, i56 %zext_ln1192_1"   --->   Operation 53 'add' 'ret_V' <Predicate = true> <Delay = 5.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%exp_x_msb_2_3_4_lsb_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i56.i32.i32, i56 %ret_V, i32 6, i32 55"   --->   Operation 54 'partselect' 'exp_x_msb_2_3_4_lsb_m_1_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/2] (3.25ns)   --->   "%exp_x_msb_1_V = load i8 %exp_x_msb_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:523]   --->   Operation 55 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 256> <ROM>

State 9 <SV = 8> <Delay = 5.66>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i50 %exp_x_msb_1_V"   --->   Operation 56 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i50 %exp_x_msb_2_3_4_lsb_m_1_V"   --->   Operation 57 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [5/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1118_1, i100 %zext_ln1116"   --->   Operation 58 'mul' 'r_V' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.66>
ST_10 : Operation 59 [4/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1118_1, i100 %zext_ln1116"   --->   Operation 59 'mul' 'r_V' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.66>
ST_11 : Operation 60 [3/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1118_1, i100 %zext_ln1116"   --->   Operation 60 'mul' 'r_V' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.66>
ST_12 : Operation 61 [2/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1118_1, i100 %zext_ln1116"   --->   Operation 61 'mul' 'r_V' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.66>
ST_13 : Operation 62 [1/5] (5.66ns)   --->   "%r_V = mul i100 %zext_ln1118_1, i100 %zext_ln1116"   --->   Operation 62 'mul' 'r_V' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 5.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln703_2 = partselect i48 @_ssdm_op_PartSelect.i48.i100.i32.i32, i100 %r_V, i32 52, i32 99"   --->   Operation 63 'partselect' 'trunc_ln703_2' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.90>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:39]   --->   Operation 64 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i48 %trunc_ln703_2"   --->   Operation 65 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (3.15ns)   --->   "%y_l_V = add i50 %exp_x_msb_1_V, i50 %zext_ln703"   --->   Operation 66 'add' 'y_l_V' <Predicate = true> <Delay = 3.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i2 @_ssdm_op_PartSelect.i2.i50.i32.i32, i50 %y_l_V, i32 48, i32 49" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 67 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.95ns)   --->   "%overf = icmp_ne  i2 %tmp_49, i2 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 68 'icmp' 'overf' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i50.i32, i50 %y_l_V, i32 47"   --->   Operation 69 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%or_ln533 = or i1 %p_Result_s, i1 %overf" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 70 'or' 'or_ln533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i3 @_ssdm_op_PartSelect.i3.i50.i32.i32, i50 %y_l_V, i32 44, i32 46" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 71 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (1.13ns)   --->   "%icmp_ln533 = icmp_ne  i3 %tmp_52, i3 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 72 'icmp' 'icmp_ln533' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%or_ln533_1 = or i1 %icmp_ln533, i1 %or_ln533" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 73 'or' 'or_ln533_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i5 @_ssdm_op_PartSelect.i5.i50.i32.i32, i50 %y_l_V, i32 39, i32 43" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 74 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (1.36ns)   --->   "%icmp_ln533_1 = icmp_ne  i5 %tmp_53, i5 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 75 'icmp' 'icmp_ln533_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%or_ln533_2 = or i1 %icmp_ln533_1, i1 %or_ln533_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 76 'or' 'or_ln533_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i10 @_ssdm_op_PartSelect.i10.i50.i32.i32, i50 %y_l_V, i32 29, i32 38" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 77 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (1.77ns)   --->   "%icmp_ln533_2 = icmp_ne  i10 %tmp_54, i10 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 78 'icmp' 'icmp_ln533_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%overf_1 = or i1 %icmp_ln533_2, i1 %or_ln533_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:533]   --->   Operation 79 'or' 'overf_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln536)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i50.i32.i32, i50 %y_l_V, i32 14, i32 29"   --->   Operation 80 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln536 = select i1 %overf_1, i16 32767, i16 %tmp_s" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:536]   --->   Operation 81 'select' 'select_ln536' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln953 = ret i16 %select_ln536" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:953]   --->   Operation 82 'ret' 'ret_ln953' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                    (read          ) [ 000000000000000]
tmp_46                    (bitselect     ) [ 011111110000000]
tmp                       (partselect    ) [ 011111110000000]
tmp_55                    (partselect    ) [ 011000000000000]
trunc_ln640               (trunc         ) [ 011100000000000]
tmp_56                    (bitconcatenate) [ 000000000000000]
zext_ln369                (zext          ) [ 000000000000000]
f_x_msb_3_table_V_addr    (getelementptr ) [ 011000000000000]
zext_ln445                (zext          ) [ 000000000000000]
f_x_msb_2_table_V_addr    (getelementptr ) [ 011000000000000]
f_x_msb_3_V               (load          ) [ 010100000000000]
f_x_msb_2_V               (load          ) [ 000000000000000]
p_Result_8                (partselect    ) [ 000000000000000]
zext_ln703_1              (zext          ) [ 000000000000000]
zext_ln703_2              (zext          ) [ 000000000000000]
ret_V_7                   (add           ) [ 010111111000000]
trunc_ln640_1             (trunc         ) [ 010111111000000]
rhs_2                     (bitconcatenate) [ 010011111000000]
p_Result_9                (bitconcatenate) [ 000000000000000]
zext_ln1115               (zext          ) [ 010011110000000]
zext_ln1118               (zext          ) [ 010011110000000]
sext_ln640                (sext          ) [ 000000000000000]
p_Result_7                (bitconcatenate) [ 000000000000000]
r_V_40                    (mul           ) [ 000000000000000]
trunc_ln                  (partselect    ) [ 010000001000000]
zext_ln523                (zext          ) [ 000000000000000]
exp_x_msb_1_table_V_addr  (getelementptr ) [ 010000001000000]
zext_ln1192               (zext          ) [ 000000000000000]
rhs_1                     (bitconcatenate) [ 000000000000000]
ret_V_8                   (add           ) [ 000000000000000]
zext_ln1192_1             (zext          ) [ 000000000000000]
ret_V                     (add           ) [ 000000000000000]
exp_x_msb_2_3_4_lsb_m_1_V (partselect    ) [ 010000000100000]
exp_x_msb_1_V             (load          ) [ 010000000111111]
zext_ln1116               (zext          ) [ 010000000011110]
zext_ln1118_1             (zext          ) [ 010000000011110]
r_V                       (mul           ) [ 000000000000000]
trunc_ln703_2             (partselect    ) [ 010000000000001]
specpipeline_ln39         (specpipeline  ) [ 000000000000000]
zext_ln703                (zext          ) [ 000000000000000]
y_l_V                     (add           ) [ 000000000000000]
tmp_49                    (partselect    ) [ 000000000000000]
overf                     (icmp          ) [ 000000000000000]
p_Result_s                (bitselect     ) [ 000000000000000]
or_ln533                  (or            ) [ 000000000000000]
tmp_52                    (partselect    ) [ 000000000000000]
icmp_ln533                (icmp          ) [ 000000000000000]
or_ln533_1                (or            ) [ 000000000000000]
tmp_53                    (partselect    ) [ 000000000000000]
icmp_ln533_1              (icmp          ) [ 000000000000000]
or_ln533_2                (or            ) [ 000000000000000]
tmp_54                    (partselect    ) [ 000000000000000]
icmp_ln533_2              (icmp          ) [ 000000000000000]
overf_1                   (or            ) [ 000000000000000]
tmp_s                     (partselect    ) [ 000000000000000]
select_ln536              (select        ) [ 000000000000000]
ret_ln953                 (ret           ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i47.i2.i10.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i9.i41"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i45.i97.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i9.i41.i6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i50.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="x_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="f_x_msb_3_table_V_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_3_table_V_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_3_V/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="f_x_msb_2_table_V_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="46" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="8" slack="0"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_msb_2_table_V_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="46" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_msb_2_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="exp_x_msb_1_table_V_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="50" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="0"/>
<pin id="144" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_V_addr/7 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="50" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1_V/7 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_46_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="0"/>
<pin id="163" dir="0" index="1" bw="16" slack="0"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="0" index="3" bw="5" slack="0"/>
<pin id="166" dir="1" index="4" bw="6" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_55_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="0" index="3" bw="5" slack="0"/>
<pin id="176" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_55/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="trunc_ln640_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln640/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_56_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="2" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_56/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln369_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln369/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln445_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln445/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_Result_8_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="0" index="1" bw="46" slack="0"/>
<pin id="206" dir="0" index="2" bw="7" slack="0"/>
<pin id="207" dir="0" index="3" bw="7" slack="0"/>
<pin id="208" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln703_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln703_2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="1"/>
<pin id="219" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_2/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="ret_V_7_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="5" slack="0"/>
<pin id="223" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln640_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="46" slack="0"/>
<pin id="228" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln640_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="rhs_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="47" slack="0"/>
<pin id="232" dir="0" index="1" bw="2" slack="2"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="0" index="3" bw="32" slack="1"/>
<pin id="235" dir="0" index="4" bw="1" slack="0"/>
<pin id="236" dir="1" index="5" bw="47" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_2/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_Result_9_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="50" slack="0"/>
<pin id="242" dir="0" index="1" bw="9" slack="1"/>
<pin id="243" dir="0" index="2" bw="41" slack="1"/>
<pin id="244" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln1115_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="50" slack="0"/>
<pin id="248" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1115/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln1118_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="47" slack="0"/>
<pin id="252" dir="1" index="1" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="50" slack="0"/>
<pin id="256" dir="0" index="1" bw="47" slack="0"/>
<pin id="257" dir="1" index="2" bw="97" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_40/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln640_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="6"/>
<pin id="262" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln640/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Result_7_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="6"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/7 "/>
</bind>
</comp>

<comp id="270" class="1004" name="trunc_ln_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="45" slack="0"/>
<pin id="272" dir="0" index="1" bw="97" slack="0"/>
<pin id="273" dir="0" index="2" bw="7" slack="0"/>
<pin id="274" dir="0" index="3" bw="8" slack="0"/>
<pin id="275" dir="1" index="4" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln523_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln523/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln1192_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="45" slack="1"/>
<pin id="287" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1192/8 "/>
</bind>
</comp>

<comp id="288" class="1004" name="rhs_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="56" slack="0"/>
<pin id="290" dir="0" index="1" bw="9" slack="6"/>
<pin id="291" dir="0" index="2" bw="41" slack="6"/>
<pin id="292" dir="0" index="3" bw="1" slack="0"/>
<pin id="293" dir="1" index="4" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_1/8 "/>
</bind>
</comp>

<comp id="296" class="1004" name="ret_V_8_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="56" slack="0"/>
<pin id="298" dir="0" index="1" bw="45" slack="0"/>
<pin id="299" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/8 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln1192_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="47" slack="5"/>
<pin id="304" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1192_1/8 "/>
</bind>
</comp>

<comp id="305" class="1004" name="ret_V_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="56" slack="0"/>
<pin id="307" dir="0" index="1" bw="47" slack="0"/>
<pin id="308" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/8 "/>
</bind>
</comp>

<comp id="311" class="1004" name="exp_x_msb_2_3_4_lsb_m_1_V_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="50" slack="0"/>
<pin id="313" dir="0" index="1" bw="56" slack="0"/>
<pin id="314" dir="0" index="2" bw="4" slack="0"/>
<pin id="315" dir="0" index="3" bw="7" slack="0"/>
<pin id="316" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_x_msb_2_3_4_lsb_m_1_V/8 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln1116_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="50" slack="1"/>
<pin id="323" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/9 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln1118_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="50" slack="1"/>
<pin id="326" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/9 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="50" slack="0"/>
<pin id="329" dir="0" index="1" bw="50" slack="0"/>
<pin id="330" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/9 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln703_2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="48" slack="0"/>
<pin id="335" dir="0" index="1" bw="100" slack="0"/>
<pin id="336" dir="0" index="2" bw="7" slack="0"/>
<pin id="337" dir="0" index="3" bw="8" slack="0"/>
<pin id="338" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln703_2/13 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln703_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="48" slack="1"/>
<pin id="345" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/14 "/>
</bind>
</comp>

<comp id="346" class="1004" name="y_l_V_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="50" slack="6"/>
<pin id="348" dir="0" index="1" bw="48" slack="0"/>
<pin id="349" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l_V/14 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_49_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="2" slack="0"/>
<pin id="353" dir="0" index="1" bw="50" slack="0"/>
<pin id="354" dir="0" index="2" bw="7" slack="0"/>
<pin id="355" dir="0" index="3" bw="7" slack="0"/>
<pin id="356" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_49/14 "/>
</bind>
</comp>

<comp id="361" class="1004" name="overf_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="0"/>
<pin id="363" dir="0" index="1" bw="2" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="overf/14 "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_Result_s_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="50" slack="0"/>
<pin id="370" dir="0" index="2" bw="7" slack="0"/>
<pin id="371" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/14 "/>
</bind>
</comp>

<comp id="375" class="1004" name="or_ln533_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln533/14 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_52_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="0"/>
<pin id="383" dir="0" index="1" bw="50" slack="0"/>
<pin id="384" dir="0" index="2" bw="7" slack="0"/>
<pin id="385" dir="0" index="3" bw="7" slack="0"/>
<pin id="386" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_52/14 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln533_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="0" index="1" bw="3" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln533/14 "/>
</bind>
</comp>

<comp id="397" class="1004" name="or_ln533_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln533_1/14 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_53_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="0" index="1" bw="50" slack="0"/>
<pin id="406" dir="0" index="2" bw="7" slack="0"/>
<pin id="407" dir="0" index="3" bw="7" slack="0"/>
<pin id="408" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/14 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln533_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="0" index="1" bw="5" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln533_1/14 "/>
</bind>
</comp>

<comp id="419" class="1004" name="or_ln533_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln533_2/14 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_54_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="0" index="1" bw="50" slack="0"/>
<pin id="428" dir="0" index="2" bw="6" slack="0"/>
<pin id="429" dir="0" index="3" bw="7" slack="0"/>
<pin id="430" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_54/14 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln533_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="0"/>
<pin id="437" dir="0" index="1" bw="10" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln533_2/14 "/>
</bind>
</comp>

<comp id="441" class="1004" name="overf_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="overf_1/14 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_s_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="0" index="1" bw="50" slack="0"/>
<pin id="450" dir="0" index="2" bw="5" slack="0"/>
<pin id="451" dir="0" index="3" bw="6" slack="0"/>
<pin id="452" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/14 "/>
</bind>
</comp>

<comp id="457" class="1004" name="select_ln536_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="16" slack="0"/>
<pin id="460" dir="0" index="2" bw="16" slack="0"/>
<pin id="461" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln536/14 "/>
</bind>
</comp>

<comp id="465" class="1005" name="tmp_46_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="6"/>
<pin id="467" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="6"/>
<pin id="472" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="475" class="1005" name="tmp_55_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="1"/>
<pin id="477" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="480" class="1005" name="trunc_ln640_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="2"/>
<pin id="482" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln640 "/>
</bind>
</comp>

<comp id="485" class="1005" name="f_x_msb_3_table_V_addr_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="5" slack="1"/>
<pin id="487" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_table_V_addr "/>
</bind>
</comp>

<comp id="490" class="1005" name="f_x_msb_2_table_V_addr_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="1"/>
<pin id="492" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_2_table_V_addr "/>
</bind>
</comp>

<comp id="495" class="1005" name="f_x_msb_3_V_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f_x_msb_3_V "/>
</bind>
</comp>

<comp id="500" class="1005" name="ret_V_7_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="9" slack="1"/>
<pin id="502" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7 "/>
</bind>
</comp>

<comp id="506" class="1005" name="trunc_ln640_1_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="41" slack="1"/>
<pin id="508" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln640_1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="rhs_2_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="47" slack="5"/>
<pin id="514" dir="1" index="1" bw="47" slack="5"/>
</pin_list>
<bind>
<opset="rhs_2 "/>
</bind>
</comp>

<comp id="517" class="1005" name="zext_ln1115_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="97" slack="1"/>
<pin id="519" dir="1" index="1" bw="97" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1115 "/>
</bind>
</comp>

<comp id="522" class="1005" name="zext_ln1118_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="97" slack="1"/>
<pin id="524" dir="1" index="1" bw="97" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118 "/>
</bind>
</comp>

<comp id="527" class="1005" name="trunc_ln_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="45" slack="1"/>
<pin id="529" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="532" class="1005" name="exp_x_msb_1_table_V_addr_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="1"/>
<pin id="534" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_V_addr "/>
</bind>
</comp>

<comp id="537" class="1005" name="exp_x_msb_2_3_4_lsb_m_1_V_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="50" slack="1"/>
<pin id="539" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_3_4_lsb_m_1_V "/>
</bind>
</comp>

<comp id="542" class="1005" name="exp_x_msb_1_V_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="50" slack="1"/>
<pin id="544" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_V "/>
</bind>
</comp>

<comp id="548" class="1005" name="zext_ln1116_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="100" slack="1"/>
<pin id="550" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1116 "/>
</bind>
</comp>

<comp id="553" class="1005" name="zext_ln1118_1_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="100" slack="1"/>
<pin id="555" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1118_1 "/>
</bind>
</comp>

<comp id="558" class="1005" name="trunc_ln703_2_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="48" slack="1"/>
<pin id="560" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln703_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="108" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="108" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="108" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="184"><net_src comp="108" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="201"><net_src comp="171" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="209"><net_src comp="30" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="134" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="216"><net_src comp="203" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="213" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="134" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="38" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="26" pin="0"/><net_sink comp="230" pin=4"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="240" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="230" pin="5"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="246" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="260" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="44" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="254" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="283"><net_src comp="263" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="52" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="300"><net_src comp="288" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="285" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="309"><net_src comp="296" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="54" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="56" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="58" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="321" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="60" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="327" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="46" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="62" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="70" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="346" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="72" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="74" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="365"><net_src comp="351" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="76" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="78" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="346" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="80" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="379"><net_src comp="367" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="361" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="82" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="388"><net_src comp="346" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="389"><net_src comp="84" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="390"><net_src comp="86" pin="0"/><net_sink comp="381" pin=3"/></net>

<net id="395"><net_src comp="381" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="26" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="375" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="409"><net_src comp="88" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="346" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="90" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="92" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="417"><net_src comp="403" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="94" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="413" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="397" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="431"><net_src comp="96" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="346" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="433"><net_src comp="98" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="434"><net_src comp="100" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="439"><net_src comp="425" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="38" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="419" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="453"><net_src comp="102" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="346" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="104" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="456"><net_src comp="98" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="462"><net_src comp="441" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="106" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="447" pin="4"/><net_sink comp="457" pin=2"/></net>

<net id="468"><net_src comp="153" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="473"><net_src comp="161" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="478"><net_src comp="171" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="483"><net_src comp="181" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="488"><net_src comp="114" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="493"><net_src comp="127" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="498"><net_src comp="121" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="230" pin=3"/></net>

<net id="503"><net_src comp="220" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="509"><net_src comp="226" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="515"><net_src comp="230" pin="5"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="520"><net_src comp="246" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="525"><net_src comp="250" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="530"><net_src comp="270" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="535"><net_src comp="140" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="540"><net_src comp="311" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="545"><net_src comp="147" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="551"><net_src comp="321" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="556"><net_src comp="324" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="561"><net_src comp="333" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="343" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
	Port: f_x_msb_3_table_V | {}
	Port: f_x_msb_2_table_V | {}
	Port: exp_x_msb_1_table_V | {}
 - Input state : 
	Port: exp<16, 3> : x | {1 }
	Port: exp<16, 3> : f_x_msb_3_table_V | {1 2 }
	Port: exp<16, 3> : f_x_msb_2_table_V | {1 2 }
	Port: exp<16, 3> : exp_x_msb_1_table_V | {7 8 }
  - Chain level:
	State 1
		tmp_56 : 1
		zext_ln369 : 2
		f_x_msb_3_table_V_addr : 3
		f_x_msb_3_V : 4
		zext_ln445 : 1
		f_x_msb_2_table_V_addr : 2
		f_x_msb_2_V : 3
	State 2
		p_Result_8 : 1
		zext_ln703_1 : 2
		ret_V_7 : 3
		trunc_ln640_1 : 1
	State 3
		zext_ln1115 : 1
		zext_ln1118 : 1
		r_V_40 : 2
	State 4
	State 5
	State 6
	State 7
		p_Result_7 : 1
		trunc_ln : 1
		zext_ln523 : 2
		exp_x_msb_1_table_V_addr : 3
		exp_x_msb_1_V : 4
	State 8
		ret_V_8 : 1
		ret_V : 2
		exp_x_msb_2_3_4_lsb_m_1_V : 3
	State 9
		r_V : 1
	State 10
	State 11
	State 12
	State 13
		trunc_ln703_2 : 1
	State 14
		y_l_V : 1
		tmp_49 : 2
		overf : 3
		p_Result_s : 2
		or_ln533 : 4
		tmp_52 : 2
		icmp_ln533 : 3
		or_ln533_1 : 4
		tmp_53 : 2
		icmp_ln533_1 : 3
		or_ln533_2 : 4
		tmp_54 : 2
		icmp_ln533_2 : 3
		overf_1 : 4
		tmp_s : 2
		select_ln536 : 4
		ret_ln953 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |            grp_fu_254            |    1    |   340   |    86   |
|          |            grp_fu_327            |    1    |   340   |    86   |
|----------|----------------------------------|---------|---------|---------|
|          |          ret_V_7_fu_220          |    0    |    0    |    15   |
|    add   |          ret_V_8_fu_296          |    0    |    0    |    56   |
|          |           ret_V_fu_305           |    0    |    0    |    56   |
|          |           y_l_V_fu_346           |    0    |    0    |    57   |
|----------|----------------------------------|---------|---------|---------|
|          |           overf_fu_361           |    0    |    0    |    8    |
|   icmp   |         icmp_ln533_fu_391        |    0    |    0    |    8    |
|          |        icmp_ln533_1_fu_413       |    0    |    0    |    9    |
|          |        icmp_ln533_2_fu_435       |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|  select  |        select_ln536_fu_457       |    0    |    0    |    16   |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln533_fu_375         |    0    |    0    |    2    |
|    or    |         or_ln533_1_fu_397        |    0    |    0    |    2    |
|          |         or_ln533_2_fu_419        |    0    |    0    |    2    |
|          |          overf_1_fu_441          |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|   read   |        x_read_read_fu_108        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| bitselect|           tmp_46_fu_153          |    0    |    0    |    0    |
|          |         p_Result_s_fu_367        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_161            |    0    |    0    |    0    |
|          |           tmp_55_fu_171          |    0    |    0    |    0    |
|          |         p_Result_8_fu_203        |    0    |    0    |    0    |
|          |          trunc_ln_fu_270         |    0    |    0    |    0    |
|          | exp_x_msb_2_3_4_lsb_m_1_V_fu_311 |    0    |    0    |    0    |
|partselect|       trunc_ln703_2_fu_333       |    0    |    0    |    0    |
|          |           tmp_49_fu_351          |    0    |    0    |    0    |
|          |           tmp_52_fu_381          |    0    |    0    |    0    |
|          |           tmp_53_fu_403          |    0    |    0    |    0    |
|          |           tmp_54_fu_425          |    0    |    0    |    0    |
|          |           tmp_s_fu_447           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln640_fu_181        |    0    |    0    |    0    |
|          |       trunc_ln640_1_fu_226       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_56_fu_185          |    0    |    0    |    0    |
|          |           rhs_2_fu_230           |    0    |    0    |    0    |
|bitconcatenate|         p_Result_9_fu_240        |    0    |    0    |    0    |
|          |         p_Result_7_fu_263        |    0    |    0    |    0    |
|          |           rhs_1_fu_288           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln369_fu_193        |    0    |    0    |    0    |
|          |         zext_ln445_fu_198        |    0    |    0    |    0    |
|          |        zext_ln703_1_fu_213       |    0    |    0    |    0    |
|          |        zext_ln703_2_fu_217       |    0    |    0    |    0    |
|          |        zext_ln1115_fu_246        |    0    |    0    |    0    |
|   zext   |        zext_ln1118_fu_250        |    0    |    0    |    0    |
|          |         zext_ln523_fu_280        |    0    |    0    |    0    |
|          |        zext_ln1192_fu_285        |    0    |    0    |    0    |
|          |       zext_ln1192_1_fu_302       |    0    |    0    |    0    |
|          |        zext_ln1116_fu_321        |    0    |    0    |    0    |
|          |       zext_ln1118_1_fu_324       |    0    |    0    |    0    |
|          |         zext_ln703_fu_343        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   sext   |         sext_ln640_fu_260        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    2    |   680   |   416   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|      exp_x_msb_1_V_reg_542      |   50   |
| exp_x_msb_1_table_V_addr_reg_532|    8   |
|exp_x_msb_2_3_4_lsb_m_1_V_reg_537|   50   |
|  f_x_msb_2_table_V_addr_reg_490 |    8   |
|       f_x_msb_3_V_reg_495       |   32   |
|  f_x_msb_3_table_V_addr_reg_485 |    5   |
|         ret_V_7_reg_500         |    9   |
|          rhs_2_reg_512          |   47   |
|          tmp_46_reg_465         |    1   |
|          tmp_55_reg_475         |    8   |
|           tmp_reg_470           |    6   |
|      trunc_ln640_1_reg_506      |   41   |
|       trunc_ln640_reg_480       |    2   |
|      trunc_ln703_2_reg_558      |   48   |
|         trunc_ln_reg_527        |   45   |
|       zext_ln1115_reg_517       |   97   |
|       zext_ln1116_reg_548       |   100  |
|      zext_ln1118_1_reg_553      |   100  |
|       zext_ln1118_reg_522       |   97   |
+---------------------------------+--------+
|              Total              |   754  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_134 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_147 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_254    |  p0  |   2  |  50  |   100  ||    9    |
|     grp_fu_254    |  p1  |   2  |  47  |   94   ||    9    |
|     grp_fu_327    |  p0  |   2  |  50  |   100  ||    9    |
|     grp_fu_327    |  p1  |   2  |  50  |   100  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   436  ||  11.116 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   680  |   416  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   63   |
|  Register |    -   |    -   |   754  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   11   |  1434  |   479  |
+-----------+--------+--------+--------+--------+
