HelpInfo,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\bin\mbin\assistant
Implementation;Synthesis;RootName:TOP
Implementation;Synthesis|| CD749 ||@W:Index value of type natural (or large positive integer) could be out of prefix range 0 to 8 ||TOP.srr(47);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/47||time_send.vhd(51);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\time_send.vhd'/linenumber/51
Implementation;Synthesis|| CD749 ||@W:Index value of type natural (or large positive integer) could be out of prefix range 0 to 8 ||TOP.srr(48);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/48||time_send.vhd(64);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\time_send.vhd'/linenumber/64
Implementation;Synthesis|| CL271 ||@W:Pruning bits 30 to 8 of k(30 downto 0) -- not in use ... ||TOP.srr(50);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/50||time_send.vhd(32);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\time_send.vhd'/linenumber/32
Implementation;Synthesis|| CL240 ||@W:XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. ||TOP.srr(70);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/70||TOP_OSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\component\work\TOP\OSC_0\TOP_OSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. ||TOP.srr(71);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/71||TOP_OSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\component\work\TOP\OSC_0\TOP_OSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||TOP.srr(72);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/72||TOP_OSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\component\work\TOP\OSC_0\TOP_OSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:RCOSC_25_50MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||TOP.srr(73);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/73||TOP_OSC_0_OSC.vhd(12);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\component\work\TOP\OSC_0\TOP_OSC_0_OSC.vhd'/linenumber/12
Implementation;Synthesis|| CL240 ||@W:RCOSC_25_50MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||TOP.srr(74);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/74||TOP_OSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\component\work\TOP\OSC_0\TOP_OSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(4) assign '0'; register removed by optimization||TOP.srr(78);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/78||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(5) assign '0'; register removed by optimization||TOP.srr(79);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/79||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(6) assign '0'; register removed by optimization||TOP.srr(80);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/80||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(7) assign '0'; register removed by optimization||TOP.srr(81);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/81||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(8) assign '0'; register removed by optimization||TOP.srr(82);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/82||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(9) assign '0'; register removed by optimization||TOP.srr(83);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/83||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(10) assign '0'; register removed by optimization||TOP.srr(84);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/84||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(11) assign '0'; register removed by optimization||TOP.srr(85);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/85||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(12) assign '0'; register removed by optimization||TOP.srr(86);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/86||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(13) assign '0'; register removed by optimization||TOP.srr(87);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/87||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(14) assign '0'; register removed by optimization||TOP.srr(88);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/88||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(15) assign '0'; register removed by optimization||TOP.srr(89);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/89||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(16) assign '0'; register removed by optimization||TOP.srr(90);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/90||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(17) assign '0'; register removed by optimization||TOP.srr(91);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/91||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(18) assign '0'; register removed by optimization||TOP.srr(92);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/92||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(19) assign '0'; register removed by optimization||TOP.srr(93);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/93||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(20) assign '0'; register removed by optimization||TOP.srr(94);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/94||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(21) assign '0'; register removed by optimization||TOP.srr(95);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/95||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(22) assign '0'; register removed by optimization||TOP.srr(96);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/96||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(23) assign '0'; register removed by optimization||TOP.srr(97);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/97||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(24) assign '0'; register removed by optimization||TOP.srr(98);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/98||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(25) assign '0'; register removed by optimization||TOP.srr(99);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/99||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(26) assign '0'; register removed by optimization||TOP.srr(100);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/100||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(27) assign '0'; register removed by optimization||TOP.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/101||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(28) assign '0'; register removed by optimization||TOP.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/102||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to st_angle(29) assign '0'; register removed by optimization||TOP.srr(103);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\synthesis\TOP.srr'/linenumber/103||sonar_driver.vhd(30);liberoaction://cross_probe/hdl/file/'C:\Users\vetal\Desktop\actel source2\rover_0_0\hdl\sonar_driver.vhd'/linenumber/30
Implementation;Synthesis||(null)||Please refer to the log file for details about 135 Warning(s)||TOP.srr;liberoaction://open_report/file/TOP.srr||(null);(null)
Implementation;Compile;RootName:TOP
Implementation;Compile||(null)||Please refer to the log file for details about 7 Info(s)||TOP_compile_log.log;liberoaction://open_report/file/TOP_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:TOP
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||TOP_layout_log.log;liberoaction://open_report/file/TOP_layout_log.log||(null);(null)
Implementation;Generate BitStream;RootName:TOP
Implementation;Generate BitStream||(null)||Please refer to the log file for details||TOP_generateBitstream.log;liberoaction://open_report/file/TOP_generateBitstream.log||(null);(null)
