vendor_name = ModelSim
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/Sdram_Params.h
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_init.v
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control_top.v
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/src/sdram_control.v
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/sim/sdram_init_tb.v
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/sim/sdram_control_top_tb.v
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/sim/sdram_control_tb.v
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/sim/sdr_parameters.h
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/sim/sdr.v
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/core/fifo_wr.qip
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/core/fifo_wr.v
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/core/fifo_rd.qip
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/core/fifo_rd.v
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/Sdram_Control.cbx.xml
source_file = 1, f:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, f:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, f:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, f:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, f:/altera/13.0/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, f:/altera/13.0/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, f:/altera/13.0/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, f:/altera/13.0/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, f:/altera/13.0/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, f:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, f:/altera/13.0/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, f:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, f:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dcfifo_0or1.tdf
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/a_gray2bin_g9b.tdf
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/a_graycounter_fu6.tdf
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/a_graycounter_bcc.tdf
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/altsyncram_3j71.tdf
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_3dc.tdf
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_gd9.tdf
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/alt_synch_pipe_nc8.tdf
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_jd9.tdf
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/alt_synch_pipe_oc8.tdf
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/dffpipe_kd9.tdf
source_file = 1, E:/work_2/licheng/SDRAM/class32_Sdram_Control/dev/db/cmpr_1v5.tdf
design_name = sdram_control_top
instance = comp, \sdram_control|ref_time_cnt[6] , sdram_control|ref_time_cnt[6], sdram_control_top, 1
instance = comp, \Add0~9 , Add0~9, sdram_control_top, 1
instance = comp, \Add0~21 , Add0~21, sdram_control_top, 1
instance = comp, \Add0~29 , Add0~29, sdram_control_top, 1
instance = comp, \Add0~41 , Add0~41, sdram_control_top, 1
instance = comp, \Add0~73 , Add0~73, sdram_control_top, 1
instance = comp, \Add2~13 , Add2~13, sdram_control_top, 1
instance = comp, \Add2~17 , Add2~17, sdram_control_top, 1
instance = comp, \Add2~33 , Add2~33, sdram_control_top, 1
instance = comp, \Add2~37 , Add2~37, sdram_control_top, 1
instance = comp, \Add1~13 , Add1~13, sdram_control_top, 1
instance = comp, \Add3~13 , Add3~13, sdram_control_top, 1
instance = comp, \Add1~21 , Add1~21, sdram_control_top, 1
instance = comp, \Add3~41 , Add3~41, sdram_control_top, 1
instance = comp, \Add1~49 , Add1~49, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4], sdram_control_top, 1
instance = comp, \sdram_control|caddr_r[8] , sdram_control|caddr_r[8], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[9] , sdram_control|raddr_r[9], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Command[2] , sdram_control|sdram_init|Command[2], sdram_control_top, 1
instance = comp, \sdram_control|Equal6~1 , sdram_control|Equal6~1, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Command[0] , sdram_control|sdram_init|Command[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[3] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[3], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Equal3~0 , sdram_control|sdram_init|Equal3~0, sdram_control_top, 1
instance = comp, \sdram_control|ref_opt_done , sdram_control|ref_opt_done, sdram_control_top, 1
instance = comp, \sdram_control|Selector52~2 , sdram_control|Selector52~2, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|WideNor0 , sdram_control|sdram_init|WideNor0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Command~1 , sdram_control|sdram_init|Command~1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, sdram_control_top, 1
instance = comp, \sd_caddr[8]~8 , sd_caddr[8]~8, sdram_control_top, 1
instance = comp, \sd_raddr[9]~9 , sd_raddr[9]~9, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3, sdram_control_top, 1
instance = comp, \wr_sdram_addr[0]~_emulated , wr_sdram_addr[0]~_emulated, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[7] , sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[5] , sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[5], sdram_control_top, 1
instance = comp, \wr_sdram_addr[3]~_emulated , wr_sdram_addr[3]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[3]~_emulated , rd_sdram_addr[3]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[16]~_emulated , wr_sdram_addr[16]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[0]~7 , wr_sdram_addr[0]~7, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[6] , sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[6], sdram_control_top, 1
instance = comp, \Equal0~11 , Equal0~11, sdram_control_top, 1
instance = comp, \wr_sdram_addr[3]~31 , wr_sdram_addr[3]~31, sdram_control_top, 1
instance = comp, \rd_sdram_addr[3]~31 , rd_sdram_addr[3]~31, sdram_control_top, 1
instance = comp, \wr_sdram_addr[16]~59 , wr_sdram_addr[16]~59, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[1] , sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~1 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~1, sdram_control_top, 1
instance = comp, \sd_caddr[8] , sd_caddr[8], sdram_control_top, 1
instance = comp, \sd_raddr[9] , sd_raddr[9], sdram_control_top, 1
instance = comp, \Wr_clk~input , Wr_clk~input, sdram_control_top, 1
instance = comp, \Sd_clk~input , Sd_clk~input, sdram_control_top, 1
instance = comp, \Rd_clk~input , Rd_clk~input, sdram_control_top, 1
instance = comp, \Clk~input , Clk~input, sdram_control_top, 1
instance = comp, \Wr_addr[12]~input , Wr_addr[12]~input, sdram_control_top, 1
instance = comp, \Wr_addr[5]~input , Wr_addr[5]~input, sdram_control_top, 1
instance = comp, \Rd_addr[8]~input , Rd_addr[8]~input, sdram_control_top, 1
instance = comp, \Rd_addr[21]~input , Rd_addr[21]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[2]~input , Wr_max_addr[2]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[1]~input , Wr_max_addr[1]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[0]~input , Rd_max_addr[0]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[16]~input , Wr_max_addr[16]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[6]~input , Wr_max_addr[6]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[16]~input , Rd_max_addr[16]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[8]~input , Rd_max_addr[8]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[6]~input , Rd_max_addr[6]~input, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1]~DUPLICATE , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1]~DUPLICATE, sdram_control_top, 1
instance = comp, \Wr_full~output , Wr_full~output, sdram_control_top, 1
instance = comp, \Wr_use[0]~output , Wr_use[0]~output, sdram_control_top, 1
instance = comp, \Wr_use[1]~output , Wr_use[1]~output, sdram_control_top, 1
instance = comp, \Wr_use[2]~output , Wr_use[2]~output, sdram_control_top, 1
instance = comp, \Wr_use[3]~output , Wr_use[3]~output, sdram_control_top, 1
instance = comp, \Wr_use[4]~output , Wr_use[4]~output, sdram_control_top, 1
instance = comp, \Wr_use[5]~output , Wr_use[5]~output, sdram_control_top, 1
instance = comp, \Wr_use[6]~output , Wr_use[6]~output, sdram_control_top, 1
instance = comp, \Wr_use[7]~output , Wr_use[7]~output, sdram_control_top, 1
instance = comp, \Rd_data[0]~output , Rd_data[0]~output, sdram_control_top, 1
instance = comp, \Rd_data[1]~output , Rd_data[1]~output, sdram_control_top, 1
instance = comp, \Rd_data[2]~output , Rd_data[2]~output, sdram_control_top, 1
instance = comp, \Rd_data[3]~output , Rd_data[3]~output, sdram_control_top, 1
instance = comp, \Rd_data[4]~output , Rd_data[4]~output, sdram_control_top, 1
instance = comp, \Rd_data[5]~output , Rd_data[5]~output, sdram_control_top, 1
instance = comp, \Rd_data[6]~output , Rd_data[6]~output, sdram_control_top, 1
instance = comp, \Rd_data[7]~output , Rd_data[7]~output, sdram_control_top, 1
instance = comp, \Rd_data[8]~output , Rd_data[8]~output, sdram_control_top, 1
instance = comp, \Rd_data[9]~output , Rd_data[9]~output, sdram_control_top, 1
instance = comp, \Rd_data[10]~output , Rd_data[10]~output, sdram_control_top, 1
instance = comp, \Rd_data[11]~output , Rd_data[11]~output, sdram_control_top, 1
instance = comp, \Rd_data[12]~output , Rd_data[12]~output, sdram_control_top, 1
instance = comp, \Rd_data[13]~output , Rd_data[13]~output, sdram_control_top, 1
instance = comp, \Rd_data[14]~output , Rd_data[14]~output, sdram_control_top, 1
instance = comp, \Rd_data[15]~output , Rd_data[15]~output, sdram_control_top, 1
instance = comp, \Rd_empty~output , Rd_empty~output, sdram_control_top, 1
instance = comp, \Rd_use[0]~output , Rd_use[0]~output, sdram_control_top, 1
instance = comp, \Rd_use[1]~output , Rd_use[1]~output, sdram_control_top, 1
instance = comp, \Rd_use[2]~output , Rd_use[2]~output, sdram_control_top, 1
instance = comp, \Rd_use[3]~output , Rd_use[3]~output, sdram_control_top, 1
instance = comp, \Rd_use[4]~output , Rd_use[4]~output, sdram_control_top, 1
instance = comp, \Rd_use[5]~output , Rd_use[5]~output, sdram_control_top, 1
instance = comp, \Rd_use[6]~output , Rd_use[6]~output, sdram_control_top, 1
instance = comp, \Rd_use[7]~output , Rd_use[7]~output, sdram_control_top, 1
instance = comp, \Sa[0]~output , Sa[0]~output, sdram_control_top, 1
instance = comp, \Sa[1]~output , Sa[1]~output, sdram_control_top, 1
instance = comp, \Sa[2]~output , Sa[2]~output, sdram_control_top, 1
instance = comp, \Sa[3]~output , Sa[3]~output, sdram_control_top, 1
instance = comp, \Sa[4]~output , Sa[4]~output, sdram_control_top, 1
instance = comp, \Sa[5]~output , Sa[5]~output, sdram_control_top, 1
instance = comp, \Sa[6]~output , Sa[6]~output, sdram_control_top, 1
instance = comp, \Sa[7]~output , Sa[7]~output, sdram_control_top, 1
instance = comp, \Sa[8]~output , Sa[8]~output, sdram_control_top, 1
instance = comp, \Sa[9]~output , Sa[9]~output, sdram_control_top, 1
instance = comp, \Sa[10]~output , Sa[10]~output, sdram_control_top, 1
instance = comp, \Sa[11]~output , Sa[11]~output, sdram_control_top, 1
instance = comp, \Sa[12]~output , Sa[12]~output, sdram_control_top, 1
instance = comp, \Ba[0]~output , Ba[0]~output, sdram_control_top, 1
instance = comp, \Ba[1]~output , Ba[1]~output, sdram_control_top, 1
instance = comp, \Cs_n~output , Cs_n~output, sdram_control_top, 1
instance = comp, \Cke~output , Cke~output, sdram_control_top, 1
instance = comp, \Ras_n~output , Ras_n~output, sdram_control_top, 1
instance = comp, \Cas_n~output , Cas_n~output, sdram_control_top, 1
instance = comp, \We_n~output , We_n~output, sdram_control_top, 1
instance = comp, \Dqm[0]~output , Dqm[0]~output, sdram_control_top, 1
instance = comp, \Dqm[1]~output , Dqm[1]~output, sdram_control_top, 1
instance = comp, \Dq[0]~output , Dq[0]~output, sdram_control_top, 1
instance = comp, \Dq[1]~output , Dq[1]~output, sdram_control_top, 1
instance = comp, \Dq[2]~output , Dq[2]~output, sdram_control_top, 1
instance = comp, \Dq[3]~output , Dq[3]~output, sdram_control_top, 1
instance = comp, \Dq[4]~output , Dq[4]~output, sdram_control_top, 1
instance = comp, \Dq[5]~output , Dq[5]~output, sdram_control_top, 1
instance = comp, \Dq[6]~output , Dq[6]~output, sdram_control_top, 1
instance = comp, \Dq[7]~output , Dq[7]~output, sdram_control_top, 1
instance = comp, \Dq[8]~output , Dq[8]~output, sdram_control_top, 1
instance = comp, \Dq[9]~output , Dq[9]~output, sdram_control_top, 1
instance = comp, \Dq[10]~output , Dq[10]~output, sdram_control_top, 1
instance = comp, \Dq[11]~output , Dq[11]~output, sdram_control_top, 1
instance = comp, \Dq[12]~output , Dq[12]~output, sdram_control_top, 1
instance = comp, \Dq[13]~output , Dq[13]~output, sdram_control_top, 1
instance = comp, \Dq[14]~output , Dq[14]~output, sdram_control_top, 1
instance = comp, \Dq[15]~output , Dq[15]~output, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wraclr|dffe12a[0]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|wraclr|dffe12a[0]~feeder, sdram_control_top, 1
instance = comp, \Wr_load~input , Wr_load~input, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wraclr|dffe12a[0] , sd_wr_fifo|dcfifo_component|auto_generated|wraclr|dffe12a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wraclr|dffe13a[0] , sd_wr_fifo|dcfifo_component|auto_generated|wraclr|dffe13a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdaclr|dffe12a[0]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rdaclr|dffe12a[0]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdaclr|dffe12a[0] , sd_wr_fifo|dcfifo_component|auto_generated|rdaclr|dffe12a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdaclr|dffe13a[0] , sd_wr_fifo|dcfifo_component|auto_generated|rdaclr|dffe13a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ram_address_b[7]~0 , sd_wr_fifo|dcfifo_component|auto_generated|ram_address_b[7]~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~1 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[7] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[8] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[8], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[6] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[6] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[8] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[8], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , sd_wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, sdram_control_top, 1
instance = comp, \sdram_control|Add2~61 , sdram_control|Add2~61, sdram_control_top, 1
instance = comp, \Rst_n~inputCLKENA0 , Rst_n~inputCLKENA0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[6] , sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[6] , sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[5] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[5] , sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[4] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[4] , sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[4] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[5] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[4] , sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[5]~DUPLICATE , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[5]~DUPLICATE, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[3] , sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[3] , sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[2] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[2] , sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[2] , sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[1] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[1] , sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[1] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[0] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[0] , sd_wr_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[0] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[0] , sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_1~30 , sd_wr_fifo|dcfifo_component|auto_generated|op_1~30, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_1~26 , sd_wr_fifo|dcfifo_component|auto_generated|op_1~26, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_1~22 , sd_wr_fifo|dcfifo_component|auto_generated|op_1~22, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_1~13 , sd_wr_fifo|dcfifo_component|auto_generated|op_1~13, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_1~17 , sd_wr_fifo|dcfifo_component|auto_generated|op_1~17, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_1~9 , sd_wr_fifo|dcfifo_component|auto_generated|op_1~9, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_1~5 , sd_wr_fifo|dcfifo_component|auto_generated|op_1~5, sdram_control_top, 1
instance = comp, \LessThan0~0 , LessThan0~0, sdram_control_top, 1
instance = comp, \LessThan0~1 , LessThan0~1, sdram_control_top, 1
instance = comp, \sdram_control|Equal5~2 , sdram_control|Equal5~2, sdram_control_top, 1
instance = comp, \sdram_control|Equal5~1 , sdram_control|Equal5~1, sdram_control_top, 1
instance = comp, \sdram_control|Equal0~6 , sdram_control|Equal0~6, sdram_control_top, 1
instance = comp, \sdram_control|Add0~81 , sdram_control|Add0~81, sdram_control_top, 1
instance = comp, \sdram_control|Equal0~1 , sdram_control|Equal0~1, sdram_control_top, 1
instance = comp, \sdram_control|Add0~41 , sdram_control|Add0~41, sdram_control_top, 1
instance = comp, \sdram_control|Add0~45 , sdram_control|Add0~45, sdram_control_top, 1
instance = comp, \sdram_control|always0~0 , sdram_control|always0~0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Add0~5 , sdram_control|sdram_init|Add0~5, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Add0~61 , sdram_control|sdram_init|Add0~61, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Add0~9 , sdram_control|sdram_init|Add0~9, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[3] , sdram_control|sdram_init|init_cnt[3], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Add0~57 , sdram_control|sdram_init|Add0~57, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[4] , sdram_control|sdram_init|init_cnt[4], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Add0~25 , sdram_control|sdram_init|Add0~25, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[5] , sdram_control|sdram_init|init_cnt[5], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Add0~45 , sdram_control|sdram_init|Add0~45, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[6] , sdram_control|sdram_init|init_cnt[6], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Add0~53 , sdram_control|sdram_init|Add0~53, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[7] , sdram_control|sdram_init|init_cnt[7], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Add0~49 , sdram_control|sdram_init|Add0~49, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[8] , sdram_control|sdram_init|init_cnt[8], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Add0~41 , sdram_control|sdram_init|Add0~41, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[9] , sdram_control|sdram_init|init_cnt[9], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Add0~37 , sdram_control|sdram_init|Add0~37, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[10] , sdram_control|sdram_init|init_cnt[10], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Add0~33 , sdram_control|sdram_init|Add0~33, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[11] , sdram_control|sdram_init|init_cnt[11], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Add0~13 , sdram_control|sdram_init|Add0~13, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[12] , sdram_control|sdram_init|init_cnt[12], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Add0~17 , sdram_control|sdram_init|Add0~17, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[13] , sdram_control|sdram_init|init_cnt[13], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Add0~21 , sdram_control|sdram_init|Add0~21, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[14] , sdram_control|sdram_init|init_cnt[14], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Add0~29 , sdram_control|sdram_init|Add0~29, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[15] , sdram_control|sdram_init|init_cnt[15], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|LessThan0~1 , sdram_control|sdram_init|LessThan0~1, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[0] , sdram_control|sdram_init|init_cnt[0], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|LessThan0~3 , sdram_control|sdram_init|LessThan0~3, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|LessThan0~2 , sdram_control|sdram_init|LessThan0~2, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|LessThan0~0 , sdram_control|sdram_init|LessThan0~0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|LessThan0~4 , sdram_control|sdram_init|LessThan0~4, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[0]~DUPLICATE , sdram_control|sdram_init|init_cnt[0]~DUPLICATE, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Add0~1 , sdram_control|sdram_init|Add0~1, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[1] , sdram_control|sdram_init|init_cnt[1], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|init_cnt[2] , sdram_control|sdram_init|init_cnt[2], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Equal0~3 , sdram_control|sdram_init|Equal0~3, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Equal0~1 , sdram_control|sdram_init|Equal0~1, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Equal0~0 , sdram_control|sdram_init|Equal0~0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Equal0~2 , sdram_control|sdram_init|Equal0~2, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Equal0~4 , sdram_control|sdram_init|Equal0~4, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[10]~0 , sdram_control|ref_time_cnt[10]~0, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[23] , sdram_control|ref_time_cnt[23], sdram_control_top, 1
instance = comp, \sdram_control|Add0~49 , sdram_control|Add0~49, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[24] , sdram_control|ref_time_cnt[24], sdram_control_top, 1
instance = comp, \sdram_control|Add0~53 , sdram_control|Add0~53, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[25] , sdram_control|ref_time_cnt[25], sdram_control_top, 1
instance = comp, \sdram_control|Add0~61 , sdram_control|Add0~61, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[26] , sdram_control|ref_time_cnt[26], sdram_control_top, 1
instance = comp, \sdram_control|Add0~57 , sdram_control|Add0~57, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[27] , sdram_control|ref_time_cnt[27], sdram_control_top, 1
instance = comp, \sdram_control|Equal0~2 , sdram_control|Equal0~2, sdram_control_top, 1
instance = comp, \sdram_control|Add0~89 , sdram_control|Add0~89, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[28] , sdram_control|ref_time_cnt[28], sdram_control_top, 1
instance = comp, \sdram_control|Add0~93 , sdram_control|Add0~93, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[29] , sdram_control|ref_time_cnt[29], sdram_control_top, 1
instance = comp, \sdram_control|Equal0~3 , sdram_control|Equal0~3, sdram_control_top, 1
instance = comp, \sdram_control|Add0~97 , sdram_control|Add0~97, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[30] , sdram_control|ref_time_cnt[30], sdram_control_top, 1
instance = comp, \sdram_control|Add0~101 , sdram_control|Add0~101, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[31] , sdram_control|ref_time_cnt[31], sdram_control_top, 1
instance = comp, \sdram_control|Equal0~4 , sdram_control|Equal0~4, sdram_control_top, 1
instance = comp, \sdram_control|Equal0~5 , sdram_control|Equal0~5, sdram_control_top, 1
instance = comp, \sdram_control|Equal0~8 , sdram_control|Equal0~8, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt~1 , sdram_control|ref_time_cnt~1, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[0] , sdram_control|ref_time_cnt[0], sdram_control_top, 1
instance = comp, \sdram_control|Add0~105 , sdram_control|Add0~105, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[1] , sdram_control|ref_time_cnt[1], sdram_control_top, 1
instance = comp, \sdram_control|Add0~65 , sdram_control|Add0~65, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[2] , sdram_control|ref_time_cnt[2], sdram_control_top, 1
instance = comp, \sdram_control|Add0~113 , sdram_control|Add0~113, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[3] , sdram_control|ref_time_cnt[3], sdram_control_top, 1
instance = comp, \sdram_control|Add0~117 , sdram_control|Add0~117, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[4] , sdram_control|ref_time_cnt[4], sdram_control_top, 1
instance = comp, \sdram_control|Add0~69 , sdram_control|Add0~69, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[5] , sdram_control|ref_time_cnt[5], sdram_control_top, 1
instance = comp, \sdram_control|Add0~73 , sdram_control|Add0~73, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[6]~DUPLICATE , sdram_control|ref_time_cnt[6]~DUPLICATE, sdram_control_top, 1
instance = comp, \sdram_control|Add0~77 , sdram_control|Add0~77, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[7] , sdram_control|ref_time_cnt[7], sdram_control_top, 1
instance = comp, \sdram_control|Add0~85 , sdram_control|Add0~85, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[8] , sdram_control|ref_time_cnt[8], sdram_control_top, 1
instance = comp, \sdram_control|Add0~125 , sdram_control|Add0~125, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[9] , sdram_control|ref_time_cnt[9], sdram_control_top, 1
instance = comp, \sdram_control|Add0~121 , sdram_control|Add0~121, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[10] , sdram_control|ref_time_cnt[10], sdram_control_top, 1
instance = comp, \sdram_control|Add0~1 , sdram_control|Add0~1, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[11] , sdram_control|ref_time_cnt[11], sdram_control_top, 1
instance = comp, \sdram_control|Add0~5 , sdram_control|Add0~5, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[12] , sdram_control|ref_time_cnt[12], sdram_control_top, 1
instance = comp, \sdram_control|Add0~13 , sdram_control|Add0~13, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[13] , sdram_control|ref_time_cnt[13], sdram_control_top, 1
instance = comp, \sdram_control|Add0~9 , sdram_control|Add0~9, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[14] , sdram_control|ref_time_cnt[14], sdram_control_top, 1
instance = comp, \sdram_control|Add0~17 , sdram_control|Add0~17, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[15] , sdram_control|ref_time_cnt[15], sdram_control_top, 1
instance = comp, \sdram_control|Add0~21 , sdram_control|Add0~21, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[16] , sdram_control|ref_time_cnt[16], sdram_control_top, 1
instance = comp, \sdram_control|Add0~25 , sdram_control|Add0~25, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[17] , sdram_control|ref_time_cnt[17], sdram_control_top, 1
instance = comp, \sdram_control|Add0~109 , sdram_control|Add0~109, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[18] , sdram_control|ref_time_cnt[18], sdram_control_top, 1
instance = comp, \sdram_control|Add0~29 , sdram_control|Add0~29, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[19] , sdram_control|ref_time_cnt[19], sdram_control_top, 1
instance = comp, \sdram_control|Add0~37 , sdram_control|Add0~37, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[20] , sdram_control|ref_time_cnt[20], sdram_control_top, 1
instance = comp, \sdram_control|Add0~33 , sdram_control|Add0~33, sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[21] , sdram_control|ref_time_cnt[21], sdram_control_top, 1
instance = comp, \sdram_control|ref_time_cnt[22] , sdram_control|ref_time_cnt[22], sdram_control_top, 1
instance = comp, \sdram_control|Equal0~0 , sdram_control|Equal0~0, sdram_control_top, 1
instance = comp, \sdram_control|Equal0~7 , sdram_control|Equal0~7, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[15]~2 , sdram_control|wr_cnt[15]~2, sdram_control_top, 1
instance = comp, \sdram_control|Equal8~0 , sdram_control|Equal8~0, sdram_control_top, 1
instance = comp, \sdram_control|Equal5~4 , sdram_control|Equal5~4, sdram_control_top, 1
instance = comp, \sdram_control|Equal8~1 , sdram_control|Equal8~1, sdram_control_top, 1
instance = comp, \sdram_control|wr_opt_done , sdram_control|wr_opt_done, sdram_control_top, 1
instance = comp, \sdram_control|Add3~57 , sdram_control|Add3~57, sdram_control_top, 1
instance = comp, \Rd_load~input , Rd_load~input, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wraclr|dffe12a[0]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|wraclr|dffe12a[0]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wraclr|dffe12a[0] , sd_rd_fifo|dcfifo_component|auto_generated|wraclr|dffe12a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wraclr|dffe13a[0]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|wraclr|dffe13a[0]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wraclr|dffe13a[0] , sd_rd_fifo|dcfifo_component|auto_generated|wraclr|dffe13a[0], sdram_control_top, 1
instance = comp, \Rd_en~input , Rd_en~input, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdaclr|dffe12a[0]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rdaclr|dffe12a[0]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdaclr|dffe12a[0] , sd_rd_fifo|dcfifo_component|auto_generated|rdaclr|dffe12a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdaclr|dffe13a[0]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rdaclr|dffe13a[0]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdaclr|dffe13a[0] , sd_rd_fifo|dcfifo_component|auto_generated|rdaclr|dffe13a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0 , sd_rd_fifo|dcfifo_component|auto_generated|valid_rdreq~0, sdram_control_top, 1
instance = comp, \sdram_control|Add3~61 , sdram_control|Add3~61, sdram_control_top, 1
instance = comp, \sdram_control|Add3~1 , sdram_control|Add3~1, sdram_control_top, 1
instance = comp, \sdram_control|rd_cnt[3] , sdram_control|rd_cnt[3], sdram_control_top, 1
instance = comp, \sdram_control|Add3~41 , sdram_control|Add3~41, sdram_control_top, 1
instance = comp, \sdram_control|rd_cnt[4] , sdram_control|rd_cnt[4], sdram_control_top, 1
instance = comp, \sdram_control|Add3~45 , sdram_control|Add3~45, sdram_control_top, 1
instance = comp, \sdram_control|rd_cnt[5] , sdram_control|rd_cnt[5], sdram_control_top, 1
instance = comp, \sdram_control|Add3~53 , sdram_control|Add3~53, sdram_control_top, 1
instance = comp, \sdram_control|rd_cnt[6] , sdram_control|rd_cnt[6], sdram_control_top, 1
instance = comp, \sdram_control|Add3~49 , sdram_control|Add3~49, sdram_control_top, 1
instance = comp, \sdram_control|rd_cnt[7] , sdram_control|rd_cnt[7], sdram_control_top, 1
instance = comp, \sdram_control|Add3~9 , sdram_control|Add3~9, sdram_control_top, 1
instance = comp, \sdram_control|rd_cnt[8] , sdram_control|rd_cnt[8], sdram_control_top, 1
instance = comp, \sdram_control|Add3~13 , sdram_control|Add3~13, sdram_control_top, 1
instance = comp, \sdram_control|rd_cnt[9] , sdram_control|rd_cnt[9], sdram_control_top, 1
instance = comp, \sdram_control|Add3~17 , sdram_control|Add3~17, sdram_control_top, 1
instance = comp, \sdram_control|rd_cnt[10] , sdram_control|rd_cnt[10], sdram_control_top, 1
instance = comp, \sdram_control|Add3~21 , sdram_control|Add3~21, sdram_control_top, 1
instance = comp, \sdram_control|rd_cnt[11] , sdram_control|rd_cnt[11], sdram_control_top, 1
instance = comp, \sdram_control|Add3~29 , sdram_control|Add3~29, sdram_control_top, 1
instance = comp, \sdram_control|rd_cnt[12] , sdram_control|rd_cnt[12], sdram_control_top, 1
instance = comp, \sdram_control|Add3~25 , sdram_control|Add3~25, sdram_control_top, 1
instance = comp, \sdram_control|rd_cnt[13] , sdram_control|rd_cnt[13], sdram_control_top, 1
instance = comp, \sdram_control|Add3~33 , sdram_control|Add3~33, sdram_control_top, 1
instance = comp, \sdram_control|rd_cnt[14] , sdram_control|rd_cnt[14], sdram_control_top, 1
instance = comp, \sdram_control|Add3~37 , sdram_control|Add3~37, sdram_control_top, 1
instance = comp, \sdram_control|rd_cnt[15] , sdram_control|rd_cnt[15], sdram_control_top, 1
instance = comp, \sdram_control|Equal9~1 , sdram_control|Equal9~1, sdram_control_top, 1
instance = comp, \sdram_control|Equal9~0 , sdram_control|Equal9~0, sdram_control_top, 1
instance = comp, \sdram_control|always13~0 , sdram_control|always13~0, sdram_control_top, 1
instance = comp, \sdram_control|Rd_data_vaild , sdram_control|Rd_data_vaild, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0 , sd_rd_fifo|dcfifo_component|auto_generated|valid_wrreq~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[1] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[1]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[1] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[0] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[0] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[3] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[3], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~5, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[6] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[6] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[8] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[8], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[7] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , sd_rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1]~DUPLICATE , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1]~DUPLICATE, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[3] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[3], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~DUPLICATE , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~DUPLICATE, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[7] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , sd_rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[5] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[2] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[4] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[2] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , sd_rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|valid_rdreq~1 , sd_rd_fifo|dcfifo_component|auto_generated|valid_rdreq~1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[5] , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[4] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , sd_rd_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|valid_wrreq~1 , sd_rd_fifo|dcfifo_component|auto_generated|valid_wrreq~1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[8] , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g[8], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ram_address_a[7] , sd_rd_fifo|dcfifo_component|auto_generated|ram_address_a[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[7] , sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~DUPLICATE , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~DUPLICATE, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[7] , sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[6] , sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[5] , sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[5] , sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[4] , sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[4] , sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[3] , sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[3], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[3] , sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[3], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[2] , sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[2] , sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[1] , sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[1] , sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , sd_rd_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[0] , sd_rd_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , sd_rd_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[0] , sd_rd_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_2~30 , sd_rd_fifo|dcfifo_component|auto_generated|op_2~30, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_2~26 , sd_rd_fifo|dcfifo_component|auto_generated|op_2~26, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_2~22 , sd_rd_fifo|dcfifo_component|auto_generated|op_2~22, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_2~18 , sd_rd_fifo|dcfifo_component|auto_generated|op_2~18, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_2~14 , sd_rd_fifo|dcfifo_component|auto_generated|op_2~14, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_2~10 , sd_rd_fifo|dcfifo_component|auto_generated|op_2~10, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_2~6 , sd_rd_fifo|dcfifo_component|auto_generated|op_2~6, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_2~1 , sd_rd_fifo|dcfifo_component|auto_generated|op_2~1, sdram_control_top, 1
instance = comp, \sd_rd_req~0 , sd_rd_req~0, sdram_control_top, 1
instance = comp, \sdram_control|Selector51~0 , sdram_control|Selector51~0, sdram_control_top, 1
instance = comp, \sdram_control|Add1~1 , sdram_control|Add1~1, sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[0] , sdram_control|ref_cnt[0], sdram_control_top, 1
instance = comp, \sdram_control|Add1~53 , sdram_control|Add1~53, sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[1] , sdram_control|ref_cnt[1], sdram_control_top, 1
instance = comp, \sdram_control|Add1~5 , sdram_control|Add1~5, sdram_control_top, 1
instance = comp, \sdram_control|Add1~61 , sdram_control|Add1~61, sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[3] , sdram_control|ref_cnt[3], sdram_control_top, 1
instance = comp, \sdram_control|Add1~57 , sdram_control|Add1~57, sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[4] , sdram_control|ref_cnt[4], sdram_control_top, 1
instance = comp, \sdram_control|Add1~41 , sdram_control|Add1~41, sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[5] , sdram_control|ref_cnt[5], sdram_control_top, 1
instance = comp, \sdram_control|Add1~49 , sdram_control|Add1~49, sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[6] , sdram_control|ref_cnt[6], sdram_control_top, 1
instance = comp, \sdram_control|Add1~45 , sdram_control|Add1~45, sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[7] , sdram_control|ref_cnt[7], sdram_control_top, 1
instance = comp, \sdram_control|Add1~9 , sdram_control|Add1~9, sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[8] , sdram_control|ref_cnt[8], sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[3]~DUPLICATE , sdram_control|ref_cnt[3]~DUPLICATE, sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[1]~DUPLICATE , sdram_control|ref_cnt[1]~DUPLICATE, sdram_control_top, 1
instance = comp, \sdram_control|Equal1~2 , sdram_control|Equal1~2, sdram_control_top, 1
instance = comp, \sdram_control|Add1~13 , sdram_control|Add1~13, sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[9] , sdram_control|ref_cnt[9], sdram_control_top, 1
instance = comp, \sdram_control|Add1~17 , sdram_control|Add1~17, sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[10] , sdram_control|ref_cnt[10], sdram_control_top, 1
instance = comp, \sdram_control|Add1~21 , sdram_control|Add1~21, sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[11] , sdram_control|ref_cnt[11], sdram_control_top, 1
instance = comp, \sdram_control|Add1~29 , sdram_control|Add1~29, sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[12] , sdram_control|ref_cnt[12], sdram_control_top, 1
instance = comp, \sdram_control|Add1~25 , sdram_control|Add1~25, sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[13] , sdram_control|ref_cnt[13], sdram_control_top, 1
instance = comp, \sdram_control|Equal1~0 , sdram_control|Equal1~0, sdram_control_top, 1
instance = comp, \sdram_control|Add1~33 , sdram_control|Add1~33, sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[14] , sdram_control|ref_cnt[14], sdram_control_top, 1
instance = comp, \sdram_control|Add1~37 , sdram_control|Add1~37, sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[15] , sdram_control|ref_cnt[15], sdram_control_top, 1
instance = comp, \sdram_control|Equal1~1 , sdram_control|Equal1~1, sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[13]~0 , sdram_control|ref_cnt[13]~0, sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[13]~1 , sdram_control|ref_cnt[13]~1, sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[2] , sdram_control|ref_cnt[2], sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[2]~DUPLICATE , sdram_control|ref_cnt[2]~DUPLICATE, sdram_control_top, 1
instance = comp, \sdram_control|Equal3~0 , sdram_control|Equal3~0, sdram_control_top, 1
instance = comp, \sdram_control|ref_cnt[0]~DUPLICATE , sdram_control|ref_cnt[0]~DUPLICATE, sdram_control_top, 1
instance = comp, \sdram_control|Equal4~0 , sdram_control|Equal4~0, sdram_control_top, 1
instance = comp, \sdram_control|Equal1~4 , sdram_control|Equal1~4, sdram_control_top, 1
instance = comp, \sdram_control|Equal4~1 , sdram_control|Equal4~1, sdram_control_top, 1
instance = comp, \sdram_control|ref_opt_done~DUPLICATE , sdram_control|ref_opt_done~DUPLICATE, sdram_control_top, 1
instance = comp, \sdram_control|ref_opt~0 , sdram_control|ref_opt~0, sdram_control_top, 1
instance = comp, \sdram_control|ref_opt~1 , sdram_control|ref_opt~1, sdram_control_top, 1
instance = comp, \sdram_control|ref_opt~DUPLICATE , sdram_control|ref_opt~DUPLICATE, sdram_control_top, 1
instance = comp, \sdram_control|rd_break_ref , sdram_control|rd_break_ref, sdram_control_top, 1
instance = comp, \sdram_control|Selector52~1 , sdram_control|Selector52~1, sdram_control_top, 1
instance = comp, \sdram_control|rd_cnt[13]~1 , sdram_control|rd_cnt[13]~1, sdram_control_top, 1
instance = comp, \sdram_control|ref_opt , sdram_control|ref_opt, sdram_control_top, 1
instance = comp, \sdram_control|wr_break_ref , sdram_control|wr_break_ref, sdram_control_top, 1
instance = comp, \sdram_control|Selector52~0 , sdram_control|Selector52~0, sdram_control_top, 1
instance = comp, \sdram_control|rd_cnt[13]~2 , sdram_control|rd_cnt[13]~2, sdram_control_top, 1
instance = comp, \sdram_control|rd_cnt[13]~0 , sdram_control|rd_cnt[13]~0, sdram_control_top, 1
instance = comp, \sdram_control|rd_cnt[0] , sdram_control|rd_cnt[0], sdram_control_top, 1
instance = comp, \sdram_control|Add3~5 , sdram_control|Add3~5, sdram_control_top, 1
instance = comp, \sdram_control|rd_cnt[1] , sdram_control|rd_cnt[1], sdram_control_top, 1
instance = comp, \sdram_control|rd_cnt[2] , sdram_control|rd_cnt[2], sdram_control_top, 1
instance = comp, \sdram_control|Equal12~0 , sdram_control|Equal12~0, sdram_control_top, 1
instance = comp, \sdram_control|rd_opt_done~0 , sdram_control|rd_opt_done~0, sdram_control_top, 1
instance = comp, \sdram_control|rd_opt_done~DUPLICATE , sdram_control|rd_opt_done~DUPLICATE, sdram_control_top, 1
instance = comp, \sdram_control|Selector52~3 , sdram_control|Selector52~3, sdram_control_top, 1
instance = comp, \sdram_control|rd_opt~0 , sdram_control|rd_opt~0, sdram_control_top, 1
instance = comp, \sdram_control|rd_opt , sdram_control|rd_opt, sdram_control_top, 1
instance = comp, \sdram_control|ref_break_rd , sdram_control|ref_break_rd, sdram_control_top, 1
instance = comp, \sdram_control|rd_opt_done , sdram_control|rd_opt_done, sdram_control_top, 1
instance = comp, \sdram_control|Selector45~0 , sdram_control|Selector45~0, sdram_control_top, 1
instance = comp, \sdram_control|Selector51~3 , sdram_control|Selector51~3, sdram_control_top, 1
instance = comp, \sdram_control|Selector45~1 , sdram_control|Selector45~1, sdram_control_top, 1
instance = comp, \sdram_control|main_state.WRITE , sdram_control|main_state.WRITE, sdram_control_top, 1
instance = comp, \sdram_control|Selector50~0 , sdram_control|Selector50~0, sdram_control_top, 1
instance = comp, \sdram_control|Selector50~1 , sdram_control|Selector50~1, sdram_control_top, 1
instance = comp, \sdram_control|FF , sdram_control|FF, sdram_control_top, 1
instance = comp, \sdram_control|main_state.WRITE~DUPLICATE , sdram_control|main_state.WRITE~DUPLICATE, sdram_control_top, 1
instance = comp, \sdram_control|Selector47~0 , sdram_control|Selector47~0, sdram_control_top, 1
instance = comp, \sdram_control|Selector47~1 , sdram_control|Selector47~1, sdram_control_top, 1
instance = comp, \sdram_control|Selector47~3 , sdram_control|Selector47~3, sdram_control_top, 1
instance = comp, \sdram_control|Selector47~4 , sdram_control|Selector47~4, sdram_control_top, 1
instance = comp, \sdram_control|Selector47~2 , sdram_control|Selector47~2, sdram_control_top, 1
instance = comp, \sdram_control|FF~DUPLICATE , sdram_control|FF~DUPLICATE, sdram_control_top, 1
instance = comp, \sdram_control|Selector46~1 , sdram_control|Selector46~1, sdram_control_top, 1
instance = comp, \sdram_control|Selector46~0 , sdram_control|Selector46~0, sdram_control_top, 1
instance = comp, \sdram_control|Selector52~4 , sdram_control|Selector52~4, sdram_control_top, 1
instance = comp, \sdram_control|Selector46~2 , sdram_control|Selector46~2, sdram_control_top, 1
instance = comp, \sdram_control|main_state.READ , sdram_control|main_state.READ, sdram_control_top, 1
instance = comp, \sdram_control|Selector44~2 , sdram_control|Selector44~2, sdram_control_top, 1
instance = comp, \sdram_control|main_state.AREF , sdram_control|main_state.AREF, sdram_control_top, 1
instance = comp, \sdram_control|Sa[9]~5 , sdram_control|Sa[9]~5, sdram_control_top, 1
instance = comp, \sdram_control|Selector44~1 , sdram_control|Selector44~1, sdram_control_top, 1
instance = comp, \sdram_control|Selector44~0 , sdram_control|Selector44~0, sdram_control_top, 1
instance = comp, \sdram_control|main_state.AREF~DUPLICATE , sdram_control|main_state.AREF~DUPLICATE, sdram_control_top, 1
instance = comp, \sdram_control|Selector51~2 , sdram_control|Selector51~2, sdram_control_top, 1
instance = comp, \sdram_control|wr_opt~0 , sdram_control|wr_opt~0, sdram_control_top, 1
instance = comp, \sdram_control|wr_opt , sdram_control|wr_opt, sdram_control_top, 1
instance = comp, \sdram_control|ref_break_wr , sdram_control|ref_break_wr, sdram_control_top, 1
instance = comp, \sdram_control|Selector51~1 , sdram_control|Selector51~1, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[0]~DUPLICATE , sdram_control|wr_cnt[0]~DUPLICATE, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[15]~1 , sdram_control|wr_cnt[15]~1, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[15]~0 , sdram_control|wr_cnt[15]~0, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[0] , sdram_control|wr_cnt[0], sdram_control_top, 1
instance = comp, \sdram_control|Add2~53 , sdram_control|Add2~53, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[1] , sdram_control|wr_cnt[1], sdram_control_top, 1
instance = comp, \sdram_control|Add2~57 , sdram_control|Add2~57, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[2]~DUPLICATE , sdram_control|wr_cnt[2]~DUPLICATE, sdram_control_top, 1
instance = comp, \sdram_control|Add2~49 , sdram_control|Add2~49, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[3] , sdram_control|wr_cnt[3], sdram_control_top, 1
instance = comp, \sdram_control|Add2~1 , sdram_control|Add2~1, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[4] , sdram_control|wr_cnt[4], sdram_control_top, 1
instance = comp, \sdram_control|Add2~29 , sdram_control|Add2~29, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[5] , sdram_control|wr_cnt[5], sdram_control_top, 1
instance = comp, \sdram_control|Add2~33 , sdram_control|Add2~33, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[6] , sdram_control|wr_cnt[6], sdram_control_top, 1
instance = comp, \sdram_control|Add2~37 , sdram_control|Add2~37, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[7] , sdram_control|wr_cnt[7], sdram_control_top, 1
instance = comp, \sdram_control|Add2~45 , sdram_control|Add2~45, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[8] , sdram_control|wr_cnt[8], sdram_control_top, 1
instance = comp, \sdram_control|Add2~41 , sdram_control|Add2~41, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[9] , sdram_control|wr_cnt[9], sdram_control_top, 1
instance = comp, \sdram_control|Add2~5 , sdram_control|Add2~5, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[10] , sdram_control|wr_cnt[10], sdram_control_top, 1
instance = comp, \sdram_control|Add2~9 , sdram_control|Add2~9, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[11] , sdram_control|wr_cnt[11], sdram_control_top, 1
instance = comp, \sdram_control|Add2~13 , sdram_control|Add2~13, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[12] , sdram_control|wr_cnt[12], sdram_control_top, 1
instance = comp, \sdram_control|Add2~17 , sdram_control|Add2~17, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[13] , sdram_control|wr_cnt[13], sdram_control_top, 1
instance = comp, \sdram_control|Add2~25 , sdram_control|Add2~25, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[14] , sdram_control|wr_cnt[14], sdram_control_top, 1
instance = comp, \sdram_control|Add2~21 , sdram_control|Add2~21, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[15] , sdram_control|wr_cnt[15], sdram_control_top, 1
instance = comp, \sdram_control|Equal5~0 , sdram_control|Equal5~0, sdram_control_top, 1
instance = comp, \sdram_control|Equal5~3 , sdram_control|Equal5~3, sdram_control_top, 1
instance = comp, \sdram_control|always9~0 , sdram_control|always9~0, sdram_control_top, 1
instance = comp, \sdram_control|Wr_data_vaild , sdram_control|Wr_data_vaild, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0 , sd_wr_fifo|dcfifo_component|auto_generated|valid_rdreq~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[2] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , sd_wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|valid_rdreq~1 , sd_wr_fifo|dcfifo_component|auto_generated|valid_rdreq~1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[7] , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[8], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[8], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , sd_wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, sdram_control_top, 1
instance = comp, \Wr_en~input , Wr_en~input, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , sd_wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[3] , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] , sd_wr_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3] , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~DUPLICATE , sd_wr_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3]~DUPLICATE, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[0]~DUPLICATE, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3]~feeder, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1]~DUPLICATE , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1]~DUPLICATE, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0 , sd_wr_fifo|dcfifo_component|auto_generated|valid_wrreq~0, sdram_control_top, 1
instance = comp, \Wr_clk~inputCLKENA0 , Wr_clk~inputCLKENA0, sdram_control_top, 1
instance = comp, \Clk~inputCLKENA0 , Clk~inputCLKENA0, sdram_control_top, 1
instance = comp, \Wr_data[0]~input , Wr_data[0]~input, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE , sd_wr_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE, sdram_control_top, 1
instance = comp, \Wr_data[1]~input , Wr_data[1]~input, sdram_control_top, 1
instance = comp, \Wr_data[2]~input , Wr_data[2]~input, sdram_control_top, 1
instance = comp, \Wr_data[3]~input , Wr_data[3]~input, sdram_control_top, 1
instance = comp, \Wr_data[4]~input , Wr_data[4]~input, sdram_control_top, 1
instance = comp, \Wr_data[5]~input , Wr_data[5]~input, sdram_control_top, 1
instance = comp, \Wr_data[6]~input , Wr_data[6]~input, sdram_control_top, 1
instance = comp, \Wr_data[7]~input , Wr_data[7]~input, sdram_control_top, 1
instance = comp, \Wr_data[8]~input , Wr_data[8]~input, sdram_control_top, 1
instance = comp, \Wr_data[9]~input , Wr_data[9]~input, sdram_control_top, 1
instance = comp, \Wr_data[10]~input , Wr_data[10]~input, sdram_control_top, 1
instance = comp, \Wr_data[11]~input , Wr_data[11]~input, sdram_control_top, 1
instance = comp, \Wr_data[12]~input , Wr_data[12]~input, sdram_control_top, 1
instance = comp, \Wr_data[13]~input , Wr_data[13]~input, sdram_control_top, 1
instance = comp, \Wr_data[14]~input , Wr_data[14]~input, sdram_control_top, 1
instance = comp, \Wr_data[15]~input , Wr_data[15]~input, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , sd_wr_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrfull~0 , sd_wr_fifo|dcfifo_component|auto_generated|wrfull~0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[0] , sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe16a[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1] , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~DUPLICATE , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[5]~DUPLICATE, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[0] , sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[0], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_2~1 , sd_wr_fifo|dcfifo_component|auto_generated|op_2~1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[1] , sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[1] , sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[1], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_2~5 , sd_wr_fifo|dcfifo_component|auto_generated|op_2~5, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[2] , sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[2] , sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[2], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_2~9 , sd_wr_fifo|dcfifo_component|auto_generated|op_2~9, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[3] , sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[3] , sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[3], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_2~13 , sd_wr_fifo|dcfifo_component|auto_generated|op_2~13, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[4] , sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~DUPLICATE , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe15|dffe17a[7]~DUPLICATE, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[4] , sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[4], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_2~17 , sd_wr_fifo|dcfifo_component|auto_generated|op_2~17, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[5] , sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[5] , sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[5], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_2~21 , sd_wr_fifo|dcfifo_component|auto_generated|op_2~21, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[6] , sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , sd_wr_fifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[6] , sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[6], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_2~25 , sd_wr_fifo|dcfifo_component|auto_generated|op_2~25, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , sd_wr_fifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[7] , sd_wr_fifo|dcfifo_component|auto_generated|ws_brp|dffe14a[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[7] , sd_wr_fifo|dcfifo_component|auto_generated|ws_bwp|dffe14a[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_2~29 , sd_wr_fifo|dcfifo_component|auto_generated|op_2~29, sdram_control_top, 1
instance = comp, \Sd_clk~inputCLKENA0 , Sd_clk~inputCLKENA0, sdram_control_top, 1
instance = comp, \Rd_clk~inputCLKENA0 , Rd_clk~inputCLKENA0, sdram_control_top, 1
instance = comp, \Dq[0]~input , Dq[0]~input, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0, sdram_control_top, 1
instance = comp, \Dq[1]~input , Dq[1]~input, sdram_control_top, 1
instance = comp, \Dq[2]~input , Dq[2]~input, sdram_control_top, 1
instance = comp, \Dq[3]~input , Dq[3]~input, sdram_control_top, 1
instance = comp, \Dq[4]~input , Dq[4]~input, sdram_control_top, 1
instance = comp, \Dq[5]~input , Dq[5]~input, sdram_control_top, 1
instance = comp, \Dq[6]~input , Dq[6]~input, sdram_control_top, 1
instance = comp, \Dq[7]~input , Dq[7]~input, sdram_control_top, 1
instance = comp, \Dq[8]~input , Dq[8]~input, sdram_control_top, 1
instance = comp, \Dq[9]~input , Dq[9]~input, sdram_control_top, 1
instance = comp, \Dq[10]~input , Dq[10]~input, sdram_control_top, 1
instance = comp, \Dq[11]~input , Dq[11]~input, sdram_control_top, 1
instance = comp, \Dq[12]~input , Dq[12]~input, sdram_control_top, 1
instance = comp, \Dq[13]~input , Dq[13]~input, sdram_control_top, 1
instance = comp, \Dq[14]~input , Dq[14]~input, sdram_control_top, 1
instance = comp, \Dq[15]~input , Dq[15]~input, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , sd_rd_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] , sd_rd_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[3], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8] , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[8], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[8], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~DUPLICATE , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[8]~DUPLICATE, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~DUPLICATE , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[5]~DUPLICATE, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] , sd_rd_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4] , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe13a[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~DUPLICATE , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[4]~DUPLICATE, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~DUPLICATE , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe12|dffe14a[2]~DUPLICATE, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[0] , sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[0] , sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[0], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_1~1 , sd_rd_fifo|dcfifo_component|auto_generated|op_1~1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[1] , sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[1] , sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[1], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_1~5 , sd_rd_fifo|dcfifo_component|auto_generated|op_1~5, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[2] , sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[2] , sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[2], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_1~9 , sd_rd_fifo|dcfifo_component|auto_generated|op_1~9, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[3] , sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[3], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[3] , sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[3], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_1~13 , sd_rd_fifo|dcfifo_component|auto_generated|op_1~13, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[4] , sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[4] , sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[4], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_1~17 , sd_rd_fifo|dcfifo_component|auto_generated|op_1~17, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[5] , sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[5] , sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[5], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_1~21 , sd_rd_fifo|dcfifo_component|auto_generated|op_1~21, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[6] , sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[6] , sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[6], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_1~25 , sd_rd_fifo|dcfifo_component|auto_generated|op_1~25, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 , sd_rd_fifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[7] , sd_rd_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 , sd_rd_fifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7, sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[7] , sd_rd_fifo|dcfifo_component|auto_generated|rs_bwp|dffe14a[7], sdram_control_top, 1
instance = comp, \sd_rd_fifo|dcfifo_component|auto_generated|op_1~29 , sd_rd_fifo|dcfifo_component|auto_generated|op_1~29, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Equal1~0 , sdram_control|sdram_init|Equal1~0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Equal1~1 , sdram_control|sdram_init|Equal1~1, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Equal3~1 , sdram_control|sdram_init|Equal3~1, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Equal4~0 , sdram_control|sdram_init|Equal4~0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Equal4~1 , sdram_control|sdram_init|Equal4~1, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Selector4~0 , sdram_control|sdram_init|Selector4~0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Saddr[0] , sdram_control|sdram_init|Saddr[0], sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[2] , sdram_control|wr_cnt[2], sdram_control_top, 1
instance = comp, \sdram_control|Equal6~0 , sdram_control|Equal6~0, sdram_control_top, 1
instance = comp, \sdram_control|Sa[0]~1 , sdram_control|Sa[0]~1, sdram_control_top, 1
instance = comp, \sdram_control|Equal10~0 , sdram_control|Equal10~0, sdram_control_top, 1
instance = comp, \sdram_control|Sa[0]~0 , sdram_control|Sa[0]~0, sdram_control_top, 1
instance = comp, \Rst_n~input , Rst_n~input, sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[7] , sd_wr_fifo|dcfifo_component|auto_generated|rs_brp|dffe14a[7], sdram_control_top, 1
instance = comp, \sd_wr_fifo|dcfifo_component|auto_generated|op_1~1 , sd_wr_fifo|dcfifo_component|auto_generated|op_1~1, sdram_control_top, 1
instance = comp, \sd_baddr[0]~0 , sd_baddr[0]~0, sdram_control_top, 1
instance = comp, \Rd_addr[0]~input , Rd_addr[0]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[0]~5 , rd_sdram_addr[0]~5, sdram_control_top, 1
instance = comp, \rd_sdram_addr[0]~7 , rd_sdram_addr[0]~7, sdram_control_top, 1
instance = comp, \Rd_max_addr[19]~input , Rd_max_addr[19]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[18]~input , Rd_max_addr[18]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[17]~input , Rd_max_addr[17]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[15]~input , Rd_max_addr[15]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[14]~input , Rd_max_addr[14]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[13]~input , Rd_max_addr[13]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[12]~input , Rd_max_addr[12]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[11]~input , Rd_max_addr[11]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[10]~input , Rd_max_addr[10]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[9]~input , Rd_max_addr[9]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[7]~input , Rd_max_addr[7]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[5]~input , Rd_max_addr[5]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[4]~input , Rd_max_addr[4]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[3]~input , Rd_max_addr[3]~input, sdram_control_top, 1
instance = comp, \Add2~86 , Add2~86, sdram_control_top, 1
instance = comp, \Add2~81 , Add2~81, sdram_control_top, 1
instance = comp, \Add2~77 , Add2~77, sdram_control_top, 1
instance = comp, \Add2~21 , Add2~21, sdram_control_top, 1
instance = comp, \Add2~25 , Add2~25, sdram_control_top, 1
instance = comp, \Add2~49 , Add2~49, sdram_control_top, 1
instance = comp, \Add2~53 , Add2~53, sdram_control_top, 1
instance = comp, \Add2~45 , Add2~45, sdram_control_top, 1
instance = comp, \Add2~29 , Add2~29, sdram_control_top, 1
instance = comp, \Add2~73 , Add2~73, sdram_control_top, 1
instance = comp, \Add2~69 , Add2~69, sdram_control_top, 1
instance = comp, \Add2~5 , Add2~5, sdram_control_top, 1
instance = comp, \Add2~9 , Add2~9, sdram_control_top, 1
instance = comp, \Add2~1 , Add2~1, sdram_control_top, 1
instance = comp, \Add2~57 , Add2~57, sdram_control_top, 1
instance = comp, \Rd_max_addr[23]~input , Rd_max_addr[23]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[22]~input , Rd_max_addr[22]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[21]~input , Rd_max_addr[21]~input, sdram_control_top, 1
instance = comp, \Rd_max_addr[20]~input , Rd_max_addr[20]~input, sdram_control_top, 1
instance = comp, \Add2~61 , Add2~61, sdram_control_top, 1
instance = comp, \Add2~41 , Add2~41, sdram_control_top, 1
instance = comp, \Add2~65 , Add2~65, sdram_control_top, 1
instance = comp, \Rd_addr[19]~input , Rd_addr[19]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[19]~77 , rd_sdram_addr[19]~77, sdram_control_top, 1
instance = comp, \Rd_addr[17]~input , Rd_addr[17]~input, sdram_control_top, 1
instance = comp, \Rd_addr[16]~input , Rd_addr[16]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[16]~57 , rd_sdram_addr[16]~57, sdram_control_top, 1
instance = comp, \Rd_addr[15]~input , Rd_addr[15]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[15]~49 , rd_sdram_addr[15]~49, sdram_control_top, 1
instance = comp, \Rd_addr[20]~input , Rd_addr[20]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[20]~81 , rd_sdram_addr[20]~81, sdram_control_top, 1
instance = comp, \Add3~65 , Add3~65, sdram_control_top, 1
instance = comp, \Add3~69 , Add3~69, sdram_control_top, 1
instance = comp, \rd_sdram_addr[20]~83 , rd_sdram_addr[20]~83, sdram_control_top, 1
instance = comp, \rd_sdram_addr[17]~122 , rd_sdram_addr[17]~122, sdram_control_top, 1
instance = comp, \rd_sdram_addr[20]~_emulated , rd_sdram_addr[20]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[20]~82 , rd_sdram_addr[20]~82, sdram_control_top, 1
instance = comp, \Equal1~11 , Equal1~11, sdram_control_top, 1
instance = comp, \Rd_addr[22]~input , Rd_addr[22]~input, sdram_control_top, 1
instance = comp, \Add3~73 , Add3~73, sdram_control_top, 1
instance = comp, \rd_sdram_addr[21]~85 , rd_sdram_addr[21]~85, sdram_control_top, 1
instance = comp, \rd_sdram_addr[21]~87 , rd_sdram_addr[21]~87, sdram_control_top, 1
instance = comp, \rd_sdram_addr[21]~_emulated , rd_sdram_addr[21]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[21]~86 , rd_sdram_addr[21]~86, sdram_control_top, 1
instance = comp, \Add3~77 , Add3~77, sdram_control_top, 1
instance = comp, \rd_sdram_addr[22]~89 , rd_sdram_addr[22]~89, sdram_control_top, 1
instance = comp, \rd_sdram_addr[22]~91 , rd_sdram_addr[22]~91, sdram_control_top, 1
instance = comp, \rd_sdram_addr[22]~_emulated , rd_sdram_addr[22]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[22]~90 , rd_sdram_addr[22]~90, sdram_control_top, 1
instance = comp, \Rd_addr[9]~input , Rd_addr[9]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[8]~69 , rd_sdram_addr[8]~69, sdram_control_top, 1
instance = comp, \rd_sdram_addr[7]~61 , rd_sdram_addr[7]~61, sdram_control_top, 1
instance = comp, \Rd_addr[6]~input , Rd_addr[6]~input, sdram_control_top, 1
instance = comp, \Rd_addr[5]~input , Rd_addr[5]~input, sdram_control_top, 1
instance = comp, \Rd_addr[4]~input , Rd_addr[4]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[4]~37 , rd_sdram_addr[4]~37, sdram_control_top, 1
instance = comp, \Rd_addr[3]~input , Rd_addr[3]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[3]~29 , rd_sdram_addr[3]~29, sdram_control_top, 1
instance = comp, \rd_sdram_addr[3]~30 , rd_sdram_addr[3]~30, sdram_control_top, 1
instance = comp, \Add3~21 , Add3~21, sdram_control_top, 1
instance = comp, \rd_sdram_addr[4]~39 , rd_sdram_addr[4]~39, sdram_control_top, 1
instance = comp, \rd_sdram_addr[4]~_emulated , rd_sdram_addr[4]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[4]~38 , rd_sdram_addr[4]~38, sdram_control_top, 1
instance = comp, \Add3~29 , Add3~29, sdram_control_top, 1
instance = comp, \rd_sdram_addr[5]~45 , rd_sdram_addr[5]~45, sdram_control_top, 1
instance = comp, \rd_sdram_addr[5]~47 , rd_sdram_addr[5]~47, sdram_control_top, 1
instance = comp, \rd_sdram_addr[5]~_emulated , rd_sdram_addr[5]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[5]~46 , rd_sdram_addr[5]~46, sdram_control_top, 1
instance = comp, \Add3~37 , Add3~37, sdram_control_top, 1
instance = comp, \rd_sdram_addr[6]~53 , rd_sdram_addr[6]~53, sdram_control_top, 1
instance = comp, \rd_sdram_addr[6]~55 , rd_sdram_addr[6]~55, sdram_control_top, 1
instance = comp, \rd_sdram_addr[6]~_emulated , rd_sdram_addr[6]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[6]~54 , rd_sdram_addr[6]~54, sdram_control_top, 1
instance = comp, \Add3~45 , Add3~45, sdram_control_top, 1
instance = comp, \Rd_addr[7]~input , Rd_addr[7]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[7]~63 , rd_sdram_addr[7]~63, sdram_control_top, 1
instance = comp, \rd_sdram_addr[7]~_emulated , rd_sdram_addr[7]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[7]~62 , rd_sdram_addr[7]~62, sdram_control_top, 1
instance = comp, \Add3~53 , Add3~53, sdram_control_top, 1
instance = comp, \rd_sdram_addr[8]~71 , rd_sdram_addr[8]~71, sdram_control_top, 1
instance = comp, \rd_sdram_addr[8]~_emulated , rd_sdram_addr[8]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[8]~70 , rd_sdram_addr[8]~70, sdram_control_top, 1
instance = comp, \Add3~1 , Add3~1, sdram_control_top, 1
instance = comp, \rd_sdram_addr[9]~1 , rd_sdram_addr[9]~1, sdram_control_top, 1
instance = comp, \rd_sdram_addr[9]~3 , rd_sdram_addr[9]~3, sdram_control_top, 1
instance = comp, \rd_sdram_addr[9]~_emulated , rd_sdram_addr[9]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[9]~2 , rd_sdram_addr[9]~2, sdram_control_top, 1
instance = comp, \Rd_addr[10]~input , Rd_addr[10]~input, sdram_control_top, 1
instance = comp, \Add3~5 , Add3~5, sdram_control_top, 1
instance = comp, \rd_sdram_addr[10]~9 , rd_sdram_addr[10]~9, sdram_control_top, 1
instance = comp, \rd_sdram_addr[10]~11 , rd_sdram_addr[10]~11, sdram_control_top, 1
instance = comp, \rd_sdram_addr[10]~_emulated , rd_sdram_addr[10]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[10]~10 , rd_sdram_addr[10]~10, sdram_control_top, 1
instance = comp, \Equal1~5 , Equal1~5, sdram_control_top, 1
instance = comp, \Equal1~6 , Equal1~6, sdram_control_top, 1
instance = comp, \Rd_addr[18]~input , Rd_addr[18]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[18]~73 , rd_sdram_addr[18]~73, sdram_control_top, 1
instance = comp, \Add3~61 , Add3~61, sdram_control_top, 1
instance = comp, \rd_sdram_addr[18]~75 , rd_sdram_addr[18]~75, sdram_control_top, 1
instance = comp, \rd_sdram_addr[18]~_emulated , rd_sdram_addr[18]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[18]~74 , rd_sdram_addr[18]~74, sdram_control_top, 1
instance = comp, \Equal1~0 , Equal1~0, sdram_control_top, 1
instance = comp, \Equal1~8 , Equal1~8, sdram_control_top, 1
instance = comp, \Equal1~12 , Equal1~12, sdram_control_top, 1
instance = comp, \Equal1~13 , Equal1~13, sdram_control_top, 1
instance = comp, \Rd_addr[2]~input , Rd_addr[2]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[2]~21 , rd_sdram_addr[2]~21, sdram_control_top, 1
instance = comp, \rd_sdram_addr[2]~23 , rd_sdram_addr[2]~23, sdram_control_top, 1
instance = comp, \rd_sdram_addr[2]~_emulated , rd_sdram_addr[2]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[2]~22 , rd_sdram_addr[2]~22, sdram_control_top, 1
instance = comp, \Rd_max_addr[1]~input , Rd_max_addr[1]~input, sdram_control_top, 1
instance = comp, \Rd_addr[1]~input , Rd_addr[1]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[1]~13 , rd_sdram_addr[1]~13, sdram_control_top, 1
instance = comp, \rd_sdram_addr[1]~15 , rd_sdram_addr[1]~15, sdram_control_top, 1
instance = comp, \rd_sdram_addr[1]~_emulated , rd_sdram_addr[1]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[1]~14 , rd_sdram_addr[1]~14, sdram_control_top, 1
instance = comp, \Equal1~2 , Equal1~2, sdram_control_top, 1
instance = comp, \Rd_max_addr[2]~input , Rd_max_addr[2]~input, sdram_control_top, 1
instance = comp, \Rd_addr[12]~input , Rd_addr[12]~input, sdram_control_top, 1
instance = comp, \Add3~9 , Add3~9, sdram_control_top, 1
instance = comp, \Rd_addr[11]~input , Rd_addr[11]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[11]~17 , rd_sdram_addr[11]~17, sdram_control_top, 1
instance = comp, \rd_sdram_addr[11]~19 , rd_sdram_addr[11]~19, sdram_control_top, 1
instance = comp, \rd_sdram_addr[11]~_emulated , rd_sdram_addr[11]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[11]~18 , rd_sdram_addr[11]~18, sdram_control_top, 1
instance = comp, \Add3~17 , Add3~17, sdram_control_top, 1
instance = comp, \rd_sdram_addr[12]~25 , rd_sdram_addr[12]~25, sdram_control_top, 1
instance = comp, \rd_sdram_addr[12]~27 , rd_sdram_addr[12]~27, sdram_control_top, 1
instance = comp, \rd_sdram_addr[12]~_emulated , rd_sdram_addr[12]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[12]~26 , rd_sdram_addr[12]~26, sdram_control_top, 1
instance = comp, \Equal1~3 , Equal1~3, sdram_control_top, 1
instance = comp, \Rd_addr[13]~input , Rd_addr[13]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[13]~33 , rd_sdram_addr[13]~33, sdram_control_top, 1
instance = comp, \Add3~25 , Add3~25, sdram_control_top, 1
instance = comp, \rd_sdram_addr[13]~35 , rd_sdram_addr[13]~35, sdram_control_top, 1
instance = comp, \rd_sdram_addr[13]~_emulated , rd_sdram_addr[13]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[13]~34 , rd_sdram_addr[13]~34, sdram_control_top, 1
instance = comp, \Rd_addr[23]~input , Rd_addr[23]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[23]~93 , rd_sdram_addr[23]~93, sdram_control_top, 1
instance = comp, \Add3~81 , Add3~81, sdram_control_top, 1
instance = comp, \rd_sdram_addr[23]~95 , rd_sdram_addr[23]~95, sdram_control_top, 1
instance = comp, \rd_sdram_addr[23]~_emulated , rd_sdram_addr[23]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[23]~94 , rd_sdram_addr[23]~94, sdram_control_top, 1
instance = comp, \Equal1~1 , Equal1~1, sdram_control_top, 1
instance = comp, \Equal1~4 , Equal1~4, sdram_control_top, 1
instance = comp, \rd_sdram_addr[17]~121 , rd_sdram_addr[17]~121, sdram_control_top, 1
instance = comp, \rd_sdram_addr[15]~51 , rd_sdram_addr[15]~51, sdram_control_top, 1
instance = comp, \rd_sdram_addr[15]~_emulated , rd_sdram_addr[15]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[15]~50 , rd_sdram_addr[15]~50, sdram_control_top, 1
instance = comp, \Rd_addr[14]~input , Rd_addr[14]~input, sdram_control_top, 1
instance = comp, \rd_sdram_addr[14]~41 , rd_sdram_addr[14]~41, sdram_control_top, 1
instance = comp, \Add3~33 , Add3~33, sdram_control_top, 1
instance = comp, \rd_sdram_addr[14]~43 , rd_sdram_addr[14]~43, sdram_control_top, 1
instance = comp, \rd_sdram_addr[14]~_emulated , rd_sdram_addr[14]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[14]~42 , rd_sdram_addr[14]~42, sdram_control_top, 1
instance = comp, \Add3~49 , Add3~49, sdram_control_top, 1
instance = comp, \rd_sdram_addr[16]~59 , rd_sdram_addr[16]~59, sdram_control_top, 1
instance = comp, \rd_sdram_addr[16]~_emulated , rd_sdram_addr[16]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[16]~58 , rd_sdram_addr[16]~58, sdram_control_top, 1
instance = comp, \Add3~57 , Add3~57, sdram_control_top, 1
instance = comp, \rd_sdram_addr[17]~65 , rd_sdram_addr[17]~65, sdram_control_top, 1
instance = comp, \rd_sdram_addr[17]~67 , rd_sdram_addr[17]~67, sdram_control_top, 1
instance = comp, \rd_sdram_addr[17]~_emulated , rd_sdram_addr[17]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[17]~66 , rd_sdram_addr[17]~66, sdram_control_top, 1
instance = comp, \rd_sdram_addr[19]~79 , rd_sdram_addr[19]~79, sdram_control_top, 1
instance = comp, \rd_sdram_addr[19]~_emulated , rd_sdram_addr[19]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[19]~78 , rd_sdram_addr[19]~78, sdram_control_top, 1
instance = comp, \Equal1~7 , Equal1~7, sdram_control_top, 1
instance = comp, \Equal1~9 , Equal1~9, sdram_control_top, 1
instance = comp, \Equal1~10 , Equal1~10, sdram_control_top, 1
instance = comp, \rd_sdram_addr[2]~120 , rd_sdram_addr[2]~120, sdram_control_top, 1
instance = comp, \rd_sdram_addr[0]~_emulated , rd_sdram_addr[0]~_emulated, sdram_control_top, 1
instance = comp, \rd_sdram_addr[0]~6 , rd_sdram_addr[0]~6, sdram_control_top, 1
instance = comp, \Wr_addr[0]~input , Wr_addr[0]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[0]~5 , wr_sdram_addr[0]~5, sdram_control_top, 1
instance = comp, \wr_sdram_addr[0]~6 , wr_sdram_addr[0]~6, sdram_control_top, 1
instance = comp, \sd_caddr[0]~0 , sd_caddr[0]~0, sdram_control_top, 1
instance = comp, \sd_caddr[0] , sd_caddr[0], sdram_control_top, 1
instance = comp, \sdram_control|main_state~13 , sdram_control|main_state~13, sdram_control_top, 1
instance = comp, \sdram_control|main_state~14 , sdram_control|main_state~14, sdram_control_top, 1
instance = comp, \sdram_control|main_state~12 , sdram_control|main_state~12, sdram_control_top, 1
instance = comp, \sdram_control|caddr_r[0] , sdram_control|caddr_r[0], sdram_control_top, 1
instance = comp, \Wr_max_addr[23]~input , Wr_max_addr[23]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[22]~input , Wr_max_addr[22]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[21]~input , Wr_max_addr[21]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[20]~input , Wr_max_addr[20]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[19]~input , Wr_max_addr[19]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[18]~input , Wr_max_addr[18]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[17]~input , Wr_max_addr[17]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[15]~input , Wr_max_addr[15]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[14]~input , Wr_max_addr[14]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[13]~input , Wr_max_addr[13]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[12]~input , Wr_max_addr[12]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[11]~input , Wr_max_addr[11]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[10]~input , Wr_max_addr[10]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[9]~input , Wr_max_addr[9]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[8]~input , Wr_max_addr[8]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[7]~input , Wr_max_addr[7]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[5]~input , Wr_max_addr[5]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[4]~input , Wr_max_addr[4]~input, sdram_control_top, 1
instance = comp, \Wr_max_addr[3]~input , Wr_max_addr[3]~input, sdram_control_top, 1
instance = comp, \Add0~86 , Add0~86, sdram_control_top, 1
instance = comp, \Add0~81 , Add0~81, sdram_control_top, 1
instance = comp, \Add0~77 , Add0~77, sdram_control_top, 1
instance = comp, \Add0~25 , Add0~25, sdram_control_top, 1
instance = comp, \Add0~17 , Add0~17, sdram_control_top, 1
instance = comp, \Add0~49 , Add0~49, sdram_control_top, 1
instance = comp, \Add0~53 , Add0~53, sdram_control_top, 1
instance = comp, \Add0~45 , Add0~45, sdram_control_top, 1
instance = comp, \Add0~33 , Add0~33, sdram_control_top, 1
instance = comp, \Add0~69 , Add0~69, sdram_control_top, 1
instance = comp, \Add0~5 , Add0~5, sdram_control_top, 1
instance = comp, \Add0~1 , Add0~1, sdram_control_top, 1
instance = comp, \Add0~57 , Add0~57, sdram_control_top, 1
instance = comp, \Add0~61 , Add0~61, sdram_control_top, 1
instance = comp, \Add0~37 , Add0~37, sdram_control_top, 1
instance = comp, \Add0~13 , Add0~13, sdram_control_top, 1
instance = comp, \Add0~65 , Add0~65, sdram_control_top, 1
instance = comp, \Wr_addr[4]~input , Wr_addr[4]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[4]~37 , wr_sdram_addr[4]~37, sdram_control_top, 1
instance = comp, \wr_sdram_addr[4]~39 , wr_sdram_addr[4]~39, sdram_control_top, 1
instance = comp, \sdram_control|wr_cnt[4]~DUPLICATE , sdram_control|wr_cnt[4]~DUPLICATE, sdram_control_top, 1
instance = comp, \sdram_control|Equal15~0 , sdram_control|Equal15~0, sdram_control_top, 1
instance = comp, \wr_sdram_addr[16]~122 , wr_sdram_addr[16]~122, sdram_control_top, 1
instance = comp, \wr_sdram_addr[4]~_emulated , wr_sdram_addr[4]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[4]~38 , wr_sdram_addr[4]~38, sdram_control_top, 1
instance = comp, \Wr_addr[3]~input , Wr_addr[3]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[3]~29 , wr_sdram_addr[3]~29, sdram_control_top, 1
instance = comp, \wr_sdram_addr[3]~30 , wr_sdram_addr[3]~30, sdram_control_top, 1
instance = comp, \Equal0~8 , Equal0~8, sdram_control_top, 1
instance = comp, \wr_sdram_addr[5]~45 , wr_sdram_addr[5]~45, sdram_control_top, 1
instance = comp, \Add1~29 , Add1~29, sdram_control_top, 1
instance = comp, \wr_sdram_addr[5]~47 , wr_sdram_addr[5]~47, sdram_control_top, 1
instance = comp, \wr_sdram_addr[5]~_emulated , wr_sdram_addr[5]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[5]~46 , wr_sdram_addr[5]~46, sdram_control_top, 1
instance = comp, \Wr_addr[13]~input , Wr_addr[13]~input, sdram_control_top, 1
instance = comp, \Wr_addr[10]~input , Wr_addr[10]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[10]~9 , wr_sdram_addr[10]~9, sdram_control_top, 1
instance = comp, \Add1~37 , Add1~37, sdram_control_top, 1
instance = comp, \Add1~45 , Add1~45, sdram_control_top, 1
instance = comp, \Add1~53 , Add1~53, sdram_control_top, 1
instance = comp, \Wr_addr[8]~input , Wr_addr[8]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[8]~69 , wr_sdram_addr[8]~69, sdram_control_top, 1
instance = comp, \wr_sdram_addr[8]~71 , wr_sdram_addr[8]~71, sdram_control_top, 1
instance = comp, \wr_sdram_addr[8]~_emulated , wr_sdram_addr[8]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[8]~70 , wr_sdram_addr[8]~70, sdram_control_top, 1
instance = comp, \Add1~1 , Add1~1, sdram_control_top, 1
instance = comp, \Add1~5 , Add1~5, sdram_control_top, 1
instance = comp, \wr_sdram_addr[10]~11 , wr_sdram_addr[10]~11, sdram_control_top, 1
instance = comp, \wr_sdram_addr[10]~_emulated , wr_sdram_addr[10]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[10]~10 , wr_sdram_addr[10]~10, sdram_control_top, 1
instance = comp, \Add1~9 , Add1~9, sdram_control_top, 1
instance = comp, \Wr_addr[11]~input , Wr_addr[11]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[11]~17 , wr_sdram_addr[11]~17, sdram_control_top, 1
instance = comp, \wr_sdram_addr[11]~19 , wr_sdram_addr[11]~19, sdram_control_top, 1
instance = comp, \wr_sdram_addr[11]~_emulated , wr_sdram_addr[11]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[11]~18 , wr_sdram_addr[11]~18, sdram_control_top, 1
instance = comp, \Add1~17 , Add1~17, sdram_control_top, 1
instance = comp, \wr_sdram_addr[12]~25 , wr_sdram_addr[12]~25, sdram_control_top, 1
instance = comp, \wr_sdram_addr[12]~27 , wr_sdram_addr[12]~27, sdram_control_top, 1
instance = comp, \wr_sdram_addr[12]~_emulated , wr_sdram_addr[12]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[12]~26 , wr_sdram_addr[12]~26, sdram_control_top, 1
instance = comp, \Add1~25 , Add1~25, sdram_control_top, 1
instance = comp, \wr_sdram_addr[13]~33 , wr_sdram_addr[13]~33, sdram_control_top, 1
instance = comp, \wr_sdram_addr[13]~35 , wr_sdram_addr[13]~35, sdram_control_top, 1
instance = comp, \wr_sdram_addr[13]~_emulated , wr_sdram_addr[13]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[13]~34 , wr_sdram_addr[13]~34, sdram_control_top, 1
instance = comp, \Add1~33 , Add1~33, sdram_control_top, 1
instance = comp, \Wr_addr[14]~input , Wr_addr[14]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[14]~41 , wr_sdram_addr[14]~41, sdram_control_top, 1
instance = comp, \wr_sdram_addr[14]~43 , wr_sdram_addr[14]~43, sdram_control_top, 1
instance = comp, \wr_sdram_addr[14]~_emulated , wr_sdram_addr[14]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[14]~42 , wr_sdram_addr[14]~42, sdram_control_top, 1
instance = comp, \Equal0~12 , Equal0~12, sdram_control_top, 1
instance = comp, \Equal0~13 , Equal0~13, sdram_control_top, 1
instance = comp, \Wr_addr[18]~input , Wr_addr[18]~input, sdram_control_top, 1
instance = comp, \Wr_addr[16]~input , Wr_addr[16]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[16]~57 , wr_sdram_addr[16]~57, sdram_control_top, 1
instance = comp, \wr_sdram_addr[16]~58 , wr_sdram_addr[16]~58, sdram_control_top, 1
instance = comp, \Wr_addr[15]~input , Wr_addr[15]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[15]~49 , wr_sdram_addr[15]~49, sdram_control_top, 1
instance = comp, \Add1~41 , Add1~41, sdram_control_top, 1
instance = comp, \wr_sdram_addr[15]~51 , wr_sdram_addr[15]~51, sdram_control_top, 1
instance = comp, \wr_sdram_addr[15]~_emulated , wr_sdram_addr[15]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[15]~50 , wr_sdram_addr[15]~50, sdram_control_top, 1
instance = comp, \Add1~57 , Add1~57, sdram_control_top, 1
instance = comp, \Wr_addr[17]~input , Wr_addr[17]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[17]~65 , wr_sdram_addr[17]~65, sdram_control_top, 1
instance = comp, \wr_sdram_addr[17]~67 , wr_sdram_addr[17]~67, sdram_control_top, 1
instance = comp, \wr_sdram_addr[17]~_emulated , wr_sdram_addr[17]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[17]~66 , wr_sdram_addr[17]~66, sdram_control_top, 1
instance = comp, \Add1~61 , Add1~61, sdram_control_top, 1
instance = comp, \wr_sdram_addr[18]~73 , wr_sdram_addr[18]~73, sdram_control_top, 1
instance = comp, \wr_sdram_addr[18]~75 , wr_sdram_addr[18]~75, sdram_control_top, 1
instance = comp, \wr_sdram_addr[18]~_emulated , wr_sdram_addr[18]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[18]~74 , wr_sdram_addr[18]~74, sdram_control_top, 1
instance = comp, \Equal0~0 , Equal0~0, sdram_control_top, 1
instance = comp, \Wr_addr[22]~input , Wr_addr[22]~input, sdram_control_top, 1
instance = comp, \Wr_addr[20]~input , Wr_addr[20]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[20]~81 , wr_sdram_addr[20]~81, sdram_control_top, 1
instance = comp, \Wr_addr[19]~input , Wr_addr[19]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[19]~77 , wr_sdram_addr[19]~77, sdram_control_top, 1
instance = comp, \Add1~65 , Add1~65, sdram_control_top, 1
instance = comp, \wr_sdram_addr[19]~79 , wr_sdram_addr[19]~79, sdram_control_top, 1
instance = comp, \wr_sdram_addr[19]~_emulated , wr_sdram_addr[19]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[19]~78 , wr_sdram_addr[19]~78, sdram_control_top, 1
instance = comp, \Add1~69 , Add1~69, sdram_control_top, 1
instance = comp, \wr_sdram_addr[20]~83 , wr_sdram_addr[20]~83, sdram_control_top, 1
instance = comp, \wr_sdram_addr[20]~_emulated , wr_sdram_addr[20]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[20]~82 , wr_sdram_addr[20]~82, sdram_control_top, 1
instance = comp, \Add1~73 , Add1~73, sdram_control_top, 1
instance = comp, \Add1~77 , Add1~77, sdram_control_top, 1
instance = comp, \wr_sdram_addr[22]~91 , wr_sdram_addr[22]~91, sdram_control_top, 1
instance = comp, \wr_sdram_addr[22]~_emulated , wr_sdram_addr[22]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[22]~89 , wr_sdram_addr[22]~89, sdram_control_top, 1
instance = comp, \wr_sdram_addr[22]~90 , wr_sdram_addr[22]~90, sdram_control_top, 1
instance = comp, \Wr_addr[21]~input , Wr_addr[21]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[21]~85 , wr_sdram_addr[21]~85, sdram_control_top, 1
instance = comp, \wr_sdram_addr[21]~87 , wr_sdram_addr[21]~87, sdram_control_top, 1
instance = comp, \wr_sdram_addr[21]~_emulated , wr_sdram_addr[21]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[21]~86 , wr_sdram_addr[21]~86, sdram_control_top, 1
instance = comp, \Equal0~5 , Equal0~5, sdram_control_top, 1
instance = comp, \Equal0~6 , Equal0~6, sdram_control_top, 1
instance = comp, \Wr_addr[2]~input , Wr_addr[2]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[2]~21 , wr_sdram_addr[2]~21, sdram_control_top, 1
instance = comp, \wr_sdram_addr[2]~23 , wr_sdram_addr[2]~23, sdram_control_top, 1
instance = comp, \Equal0~7 , Equal0~7, sdram_control_top, 1
instance = comp, \Equal0~9 , Equal0~9, sdram_control_top, 1
instance = comp, \Equal0~10 , Equal0~10, sdram_control_top, 1
instance = comp, \wr_sdram_addr[0]~120 , wr_sdram_addr[0]~120, sdram_control_top, 1
instance = comp, \wr_sdram_addr[2]~_emulated , wr_sdram_addr[2]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[2]~22 , wr_sdram_addr[2]~22, sdram_control_top, 1
instance = comp, \Wr_max_addr[0]~input , Wr_max_addr[0]~input, sdram_control_top, 1
instance = comp, \Wr_addr[1]~input , Wr_addr[1]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[1]~13 , wr_sdram_addr[1]~13, sdram_control_top, 1
instance = comp, \wr_sdram_addr[1]~15 , wr_sdram_addr[1]~15, sdram_control_top, 1
instance = comp, \wr_sdram_addr[1]~_emulated , wr_sdram_addr[1]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[1]~14 , wr_sdram_addr[1]~14, sdram_control_top, 1
instance = comp, \Equal0~2 , Equal0~2, sdram_control_top, 1
instance = comp, \Equal0~3 , Equal0~3, sdram_control_top, 1
instance = comp, \Wr_addr[23]~input , Wr_addr[23]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[23]~93 , wr_sdram_addr[23]~93, sdram_control_top, 1
instance = comp, \Add1~81 , Add1~81, sdram_control_top, 1
instance = comp, \wr_sdram_addr[23]~95 , wr_sdram_addr[23]~95, sdram_control_top, 1
instance = comp, \wr_sdram_addr[23]~_emulated , wr_sdram_addr[23]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[23]~94 , wr_sdram_addr[23]~94, sdram_control_top, 1
instance = comp, \Wr_addr[7]~input , Wr_addr[7]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[7]~61 , wr_sdram_addr[7]~61, sdram_control_top, 1
instance = comp, \wr_sdram_addr[7]~63 , wr_sdram_addr[7]~63, sdram_control_top, 1
instance = comp, \wr_sdram_addr[7]~_emulated , wr_sdram_addr[7]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[7]~62 , wr_sdram_addr[7]~62, sdram_control_top, 1
instance = comp, \Wr_addr[6]~input , Wr_addr[6]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[6]~53 , wr_sdram_addr[6]~53, sdram_control_top, 1
instance = comp, \wr_sdram_addr[6]~55 , wr_sdram_addr[6]~55, sdram_control_top, 1
instance = comp, \wr_sdram_addr[6]~_emulated , wr_sdram_addr[6]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[6]~54 , wr_sdram_addr[6]~54, sdram_control_top, 1
instance = comp, \Equal0~1 , Equal0~1, sdram_control_top, 1
instance = comp, \Equal0~4 , Equal0~4, sdram_control_top, 1
instance = comp, \wr_sdram_addr[16]~121 , wr_sdram_addr[16]~121, sdram_control_top, 1
instance = comp, \Wr_addr[9]~input , Wr_addr[9]~input, sdram_control_top, 1
instance = comp, \wr_sdram_addr[9]~1 , wr_sdram_addr[9]~1, sdram_control_top, 1
instance = comp, \wr_sdram_addr[9]~3 , wr_sdram_addr[9]~3, sdram_control_top, 1
instance = comp, \wr_sdram_addr[9]~_emulated , wr_sdram_addr[9]~_emulated, sdram_control_top, 1
instance = comp, \wr_sdram_addr[9]~2 , wr_sdram_addr[9]~2, sdram_control_top, 1
instance = comp, \sd_raddr[0]~0 , sd_raddr[0]~0, sdram_control_top, 1
instance = comp, \sd_raddr[0] , sd_raddr[0], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[0] , sdram_control|raddr_r[0], sdram_control_top, 1
instance = comp, \sdram_control|Selector42~0 , sdram_control|Selector42~0, sdram_control_top, 1
instance = comp, \sdram_control|WideOr0~0 , sdram_control|WideOr0~0, sdram_control_top, 1
instance = comp, \sdram_control|Equal7~0 , sdram_control|Equal7~0, sdram_control_top, 1
instance = comp, \sdram_control|Sa[0]~2 , sdram_control|Sa[0]~2, sdram_control_top, 1
instance = comp, \sdram_control|Equal11~0 , sdram_control|Equal11~0, sdram_control_top, 1
instance = comp, \sdram_control|Equal11~1 , sdram_control|Equal11~1, sdram_control_top, 1
instance = comp, \sdram_control|Equal9~2 , sdram_control|Equal9~2, sdram_control_top, 1
instance = comp, \sdram_control|Equal10~1 , sdram_control|Equal10~1, sdram_control_top, 1
instance = comp, \sdram_control|Sa[0]~3 , sdram_control|Sa[0]~3, sdram_control_top, 1
instance = comp, \sdram_control|Sa[0]~4 , sdram_control|Sa[0]~4, sdram_control_top, 1
instance = comp, \sdram_control|Sa[0] , sdram_control|Sa[0], sdram_control_top, 1
instance = comp, \sd_caddr[1]~1 , sd_caddr[1]~1, sdram_control_top, 1
instance = comp, \sd_caddr[1] , sd_caddr[1], sdram_control_top, 1
instance = comp, \sdram_control|caddr_r[1] , sdram_control|caddr_r[1], sdram_control_top, 1
instance = comp, \sd_raddr[1]~1 , sd_raddr[1]~1, sdram_control_top, 1
instance = comp, \sd_raddr[1] , sd_raddr[1], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[1] , sdram_control|raddr_r[1], sdram_control_top, 1
instance = comp, \sdram_control|Selector41~0 , sdram_control|Selector41~0, sdram_control_top, 1
instance = comp, \sdram_control|Sa[1] , sdram_control|Sa[1], sdram_control_top, 1
instance = comp, \sd_caddr[2]~2 , sd_caddr[2]~2, sdram_control_top, 1
instance = comp, \sd_caddr[2] , sd_caddr[2], sdram_control_top, 1
instance = comp, \sdram_control|caddr_r[2] , sdram_control|caddr_r[2], sdram_control_top, 1
instance = comp, \sd_raddr[2]~2 , sd_raddr[2]~2, sdram_control_top, 1
instance = comp, \sd_raddr[2] , sd_raddr[2], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[2] , sdram_control|raddr_r[2], sdram_control_top, 1
instance = comp, \sdram_control|Selector40~0 , sdram_control|Selector40~0, sdram_control_top, 1
instance = comp, \sdram_control|main_state.IDLE~0 , sdram_control|main_state.IDLE~0, sdram_control_top, 1
instance = comp, \sdram_control|main_state.IDLE , sdram_control|main_state.IDLE, sdram_control_top, 1
instance = comp, \sdram_control|Sa[2] , sdram_control|Sa[2], sdram_control_top, 1
instance = comp, \sd_raddr[3]~3 , sd_raddr[3]~3, sdram_control_top, 1
instance = comp, \sd_raddr[3] , sd_raddr[3], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[3] , sdram_control|raddr_r[3], sdram_control_top, 1
instance = comp, \sd_caddr[3]~3 , sd_caddr[3]~3, sdram_control_top, 1
instance = comp, \sd_caddr[3] , sd_caddr[3], sdram_control_top, 1
instance = comp, \sdram_control|caddr_r[3] , sdram_control|caddr_r[3], sdram_control_top, 1
instance = comp, \sdram_control|Selector39~0 , sdram_control|Selector39~0, sdram_control_top, 1
instance = comp, \sdram_control|Sa[3] , sdram_control|Sa[3], sdram_control_top, 1
instance = comp, \sd_caddr[4]~4 , sd_caddr[4]~4, sdram_control_top, 1
instance = comp, \sd_caddr[4] , sd_caddr[4], sdram_control_top, 1
instance = comp, \sdram_control|caddr_r[4] , sdram_control|caddr_r[4], sdram_control_top, 1
instance = comp, \sd_raddr[4]~4 , sd_raddr[4]~4, sdram_control_top, 1
instance = comp, \sd_raddr[4] , sd_raddr[4], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[4] , sdram_control|raddr_r[4], sdram_control_top, 1
instance = comp, \sdram_control|Selector38~0 , sdram_control|Selector38~0, sdram_control_top, 1
instance = comp, \sdram_control|Sa[4] , sdram_control|Sa[4], sdram_control_top, 1
instance = comp, \sd_caddr[5]~5 , sd_caddr[5]~5, sdram_control_top, 1
instance = comp, \sd_caddr[5] , sd_caddr[5], sdram_control_top, 1
instance = comp, \sdram_control|caddr_r[5] , sdram_control|caddr_r[5], sdram_control_top, 1
instance = comp, \sd_raddr[5]~5 , sd_raddr[5]~5, sdram_control_top, 1
instance = comp, \sd_raddr[5] , sd_raddr[5], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[5] , sdram_control|raddr_r[5], sdram_control_top, 1
instance = comp, \sdram_control|Selector37~0 , sdram_control|Selector37~0, sdram_control_top, 1
instance = comp, \sdram_control|Sa[5] , sdram_control|Sa[5], sdram_control_top, 1
instance = comp, \sd_caddr[6]~6 , sd_caddr[6]~6, sdram_control_top, 1
instance = comp, \sd_caddr[6] , sd_caddr[6], sdram_control_top, 1
instance = comp, \sdram_control|caddr_r[6] , sdram_control|caddr_r[6], sdram_control_top, 1
instance = comp, \sd_raddr[6]~6 , sd_raddr[6]~6, sdram_control_top, 1
instance = comp, \sd_raddr[6] , sd_raddr[6], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[6] , sdram_control|raddr_r[6], sdram_control_top, 1
instance = comp, \sdram_control|Selector36~0 , sdram_control|Selector36~0, sdram_control_top, 1
instance = comp, \sdram_control|Sa[6] , sdram_control|Sa[6], sdram_control_top, 1
instance = comp, \sd_raddr[7]~7 , sd_raddr[7]~7, sdram_control_top, 1
instance = comp, \sd_raddr[7] , sd_raddr[7], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[7] , sdram_control|raddr_r[7], sdram_control_top, 1
instance = comp, \sd_caddr[7]~7 , sd_caddr[7]~7, sdram_control_top, 1
instance = comp, \sd_caddr[7] , sd_caddr[7], sdram_control_top, 1
instance = comp, \sdram_control|caddr_r[7] , sdram_control|caddr_r[7], sdram_control_top, 1
instance = comp, \sdram_control|Selector35~0 , sdram_control|Selector35~0, sdram_control_top, 1
instance = comp, \sdram_control|Sa[7] , sdram_control|Sa[7], sdram_control_top, 1
instance = comp, \sd_raddr[8]~8 , sd_raddr[8]~8, sdram_control_top, 1
instance = comp, \sd_raddr[8] , sd_raddr[8], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[8] , sdram_control|raddr_r[8], sdram_control_top, 1
instance = comp, \sdram_control|Selector34~0 , sdram_control|Selector34~0, sdram_control_top, 1
instance = comp, \sdram_control|Sa[8] , sdram_control|Sa[8], sdram_control_top, 1
instance = comp, \sdram_control|Selector31~0 , sdram_control|Selector31~0, sdram_control_top, 1
instance = comp, \sdram_control|WideOr1~0 , sdram_control|WideOr1~0, sdram_control_top, 1
instance = comp, \sdram_control|Selector31~1 , sdram_control|Selector31~1, sdram_control_top, 1
instance = comp, \sdram_control|Selector33~0 , sdram_control|Selector33~0, sdram_control_top, 1
instance = comp, \sdram_control|Sa[9]~6 , sdram_control|Sa[9]~6, sdram_control_top, 1
instance = comp, \sdram_control|Sa[9] , sdram_control|Sa[9], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Selector0~0 , sdram_control|sdram_init|Selector0~0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Saddr[10] , sdram_control|sdram_init|Saddr[10], sdram_control_top, 1
instance = comp, \sdram_control|Selector32~2 , sdram_control|Selector32~2, sdram_control_top, 1
instance = comp, \sd_raddr[10]~10 , sd_raddr[10]~10, sdram_control_top, 1
instance = comp, \sd_raddr[10] , sd_raddr[10], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[10] , sdram_control|raddr_r[10], sdram_control_top, 1
instance = comp, \sdram_control|Equal1~3 , sdram_control|Equal1~3, sdram_control_top, 1
instance = comp, \sdram_control|Selector32~1 , sdram_control|Selector32~1, sdram_control_top, 1
instance = comp, \sdram_control|Selector32~0 , sdram_control|Selector32~0, sdram_control_top, 1
instance = comp, \sdram_control|Selector32~3 , sdram_control|Selector32~3, sdram_control_top, 1
instance = comp, \sdram_control|Selector32~4 , sdram_control|Selector32~4, sdram_control_top, 1
instance = comp, \sdram_control|Selector32~5 , sdram_control|Selector32~5, sdram_control_top, 1
instance = comp, \sdram_control|Selector32~6 , sdram_control|Selector32~6, sdram_control_top, 1
instance = comp, \sdram_control|Sa[10] , sdram_control|Sa[10], sdram_control_top, 1
instance = comp, \sd_raddr[11]~11 , sd_raddr[11]~11, sdram_control_top, 1
instance = comp, \sd_raddr[11] , sd_raddr[11], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[11] , sdram_control|raddr_r[11], sdram_control_top, 1
instance = comp, \sdram_control|Selector31~2 , sdram_control|Selector31~2, sdram_control_top, 1
instance = comp, \sdram_control|Sa[11] , sdram_control|Sa[11], sdram_control_top, 1
instance = comp, \sd_raddr[12]~12 , sd_raddr[12]~12, sdram_control_top, 1
instance = comp, \sd_raddr[12] , sd_raddr[12], sdram_control_top, 1
instance = comp, \sdram_control|raddr_r[12] , sdram_control|raddr_r[12], sdram_control_top, 1
instance = comp, \sdram_control|Selector30~0 , sdram_control|Selector30~0, sdram_control_top, 1
instance = comp, \sdram_control|Sa[12] , sdram_control|Sa[12], sdram_control_top, 1
instance = comp, \sd_baddr[0]~1 , sd_baddr[0]~1, sdram_control_top, 1
instance = comp, \sd_baddr[0] , sd_baddr[0], sdram_control_top, 1
instance = comp, \sdram_control|baddr_r[0] , sdram_control|baddr_r[0], sdram_control_top, 1
instance = comp, \sdram_control|Ba[0]~1 , sdram_control|Ba[0]~1, sdram_control_top, 1
instance = comp, \sdram_control|Ba[0]~0 , sdram_control|Ba[0]~0, sdram_control_top, 1
instance = comp, \sdram_control|Ba[0]~2 , sdram_control|Ba[0]~2, sdram_control_top, 1
instance = comp, \sdram_control|Ba[0] , sdram_control|Ba[0], sdram_control_top, 1
instance = comp, \sd_baddr[1]~2 , sd_baddr[1]~2, sdram_control_top, 1
instance = comp, \sd_baddr[1] , sd_baddr[1], sdram_control_top, 1
instance = comp, \sdram_control|baddr_r[1] , sdram_control|baddr_r[1], sdram_control_top, 1
instance = comp, \sdram_control|Ba[1] , sdram_control|Ba[1], sdram_control_top, 1
instance = comp, \sdram_control|Command~0 , sdram_control|Command~0, sdram_control_top, 1
instance = comp, \sdram_control|Command~2 , sdram_control|Command~2, sdram_control_top, 1
instance = comp, \sdram_control|Command[0]~3 , sdram_control|Command[0]~3, sdram_control_top, 1
instance = comp, \sdram_control|Command~1 , sdram_control|Command~1, sdram_control_top, 1
instance = comp, \sdram_control|Selector27~0 , sdram_control|Selector27~0, sdram_control_top, 1
instance = comp, \sdram_control|Command[2]~4 , sdram_control|Command[2]~4, sdram_control_top, 1
instance = comp, \sdram_control|Command[2] , sdram_control|Command[2], sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Command~0 , sdram_control|sdram_init|Command~0, sdram_control_top, 1
instance = comp, \sdram_control|sdram_init|Command[1] , sdram_control|sdram_init|Command[1], sdram_control_top, 1
instance = comp, \sdram_control|WideNor0~0 , sdram_control|WideNor0~0, sdram_control_top, 1
instance = comp, \sdram_control|Selector28~0 , sdram_control|Selector28~0, sdram_control_top, 1
instance = comp, \sdram_control|Command[1] , sdram_control|Command[1], sdram_control_top, 1
instance = comp, \sdram_control|Command~5 , sdram_control|Command~5, sdram_control_top, 1
instance = comp, \sdram_control|Selector29~0 , sdram_control|Selector29~0, sdram_control_top, 1
instance = comp, \sdram_control|Command[0] , sdram_control|Command[0], sdram_control_top, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, sdram_control_top, 1
