#! /bin/env tclsh




#....................converting .csv to matrix and creating the initial variables.........................#


set filename [lindex $argv 0]
package require csv
package require struct::matrix
struct::matrix m
set f [open $filename]
csv::read2matrix $f m , auto
close $f
set columns [m columns]
#m add columns $columns
m link my_arr
set num_of_rows [m rows]
set i 0
while { $i < $num_of_rows } {
	puts "\n Info : Setting $my_arr(0,$i) as '$my_arr(1,$i)'"
	if {$i == 0} {
		set [string map {" " ""} $my_arr(0,$i)] $my_arr(1,$i)
	} else {
	        set [string map {" " ""} $my_arr(0,$i)]  [file normalize $my_arr(1,$i)]
	}
	set i [expr {$i+1}]
}


puts "\n Info : Below are the list  of initial variables and their values. we can use these for futhur debug. "
puts "DesignName       = $DesignName"
puts "OutputDirectory  = $OutputDirectory"
puts "NetlistDirectory = $NetlistDirectory"
puts "EarlyLibraryPath = $EarlyLibraryPath"
puts "LateLibraryPath  = $LateLibraryPath"
puts "ConstraintsFile  = $ConstraintsFile"
puts ""
puts ""

#........................Checking if the directories and files mentioned in csv File, exists or not.................#


if { ! [file exists $EarlyLibraryPath] } {
	puts "\n Error Cannot Find the early cell library in path $EarlyLibraryPath. Exiting...."
	exit
} else {
	puts "\n Info : Early cell library found in the path $EarlyLibraryPath"
}

if { ! [file exists $LateLibraryPath] } {
        puts "\n Error Cannot Find the late cell library in  path $LateLibraryPath. Exiting...."
        exit
} else {
        puts "\n Info : late cell library found in the path $EarlyLibraryPath"
}

if { ! [file isdirectory  $OutputDirectory] } {
        puts "\n Error Cannot Find the Outputdirectory  $$OutputDirectory. Creating $OutputDirectory"
	file mkdir $OutputDirectory
       
} else {
        puts "\n Info : Output Directory found in the path $OutputDirectory"
}

if { ! [file isdirectory $NetlistDirectory] } {
        puts "\n Error Cannot Find the netlist directory in the path $NetlistDirectory. Exiting...."
        exit
} else {
        puts "\n Info : Netlist Directory found in the path $NetlistDirectory"
}

if { ! [file exists $ConstraintsFile] } {
        puts "\n Error Cannot Find the constraints file in path $ConstraintsFile. Exiting...."
        exit
} else {
        puts "\n Info : Constraints file found in the path $ConstraintsFile"
}

#............................Constraints file Creation............................#
#................................SDC formate....................................#

puts "\n Info : Dumping SDC constraints for  $DesignName"
struct::matrix constraints 
set chan [open $ConstraintsFile]
csv::read2matrix $chan constraints , auto
close $chan
set number_of_rows [ constraints rows ]
puts "number of rows = $number_of_rows"
set number_of_columns [ constraints columns ]
puts "number of columns = $number_of_columns"


#.....................checking row number for clock and column number for "IO delays and slew sections "in constrain.csv.....................................#

set clock_start [ lindex [ lindex [constraints search all CLOCKS] 0 ] 1 ]
set clock_start_column [ lindex [ lindex [constraints search all CLOCKS] 0 ] 0 ]
puts "clock start at  = $clock_start"
puts "clock start at column = $clock_start_column"

#....................checking row number for input section of constrain.csv..............................#

set input_ports_start [ lindex [ lindex [constraints search all INPUTS] 0 ] 1 ]
puts "Input ports starts at = $input_ports_start"

#.....................checking row number for outputs section in constrain.csv...........................#

set output_ports_start [ lindex [ lindex [constraints search all OUTPUTS] 0 ] 1 ]
puts "output ports start at = $output_ports_start"


#.....................Clock Constraints ........................................#
#..................clock latency constraints.....................................#


set clock_early_rise_delay_start [ lindex [ lindex [constraints search rect $clock_start_column $clock_start [expr {$number_of_columns-1} ] [expr {$input_ports_start -1}] early_rise_delay ] 0 ] 0 ]

set clock_early_fall_delay_start [ lindex [ lindex [constraints search rect $clock_start_column $clock_start [expr {$number_of_columns-1} ] [expr {$input_ports_start -1}] early_fall_delay ] 0 ] 0 ]

set clock_late_rise_delay_start [ lindex [ lindex [constraints search rect $clock_start_column $clock_start [expr {$number_of_columns-1} ] [expr {$input_ports_start -1}] late_rise_delay ] 0 ] 0 ]

set clock_late_fall_delay_start [ lindex [ lindex [constraints search rect $clock_start_column $clock_start [expr {$number_of_columns-1} ] [expr {$input_ports_start -1}] late_fall_delay ] 0 ] 0 ]


#...................Clock transition constraints..............................#

set clock_early_rise_slew_start [ lindex [ lindex [constraints search rect $clock_start_column $clock_start [expr {$number_of_columns-1} ] [expr {$input_ports_start -1}] early_rise_slew ] 0 ] 0 ]

set clock_early_fall_slew_start [ lindex [ lindex [constraints search rect $clock_start_column $clock_start [expr {$number_of_columns-1} ] [expr {$input_ports_start -1}] early_fall_slew ] 0 ] 0 ]

set clock_late_rise_slew_start [ lindex [ lindex [constraints search rect $clock_start_column $clock_start [expr {$number_of_columns-1} ] [expr {$input_ports_start -1}] late_rise_slew ] 0 ] 0 ]

set clock_late_fall_slew_start [ lindex [ lindex [constraints search rect $clock_start_column $clock_start [expr {$number_of_columns-1} ] [expr {$input_ports_start -1}] late_fall_slew ] 0 ] 0 ]



set sdc_file [open $OutputDirectory/$DesignName.sdc "w"]
set i [expr {$clock_start +1}]
set end_of_ports [expr {$input_ports_start-1}]
puts "\n Info: SDC : Working on clock constraints...."
while { $i < $end_of_ports }  {
	puts "working on clock  [constraints get cell 0 $i]"
	puts -nonewline $sdc_file "\n create_clock -name [constraints get cell 0 $i] -period [constraints get cell 1 $i] -waveform \{0 [expr {[constraints get cell 1 $i]*[constraints get cell 2 $i]/100}]\} \[get_ports [constraints get cell 0 $i]\]" 
        puts -nonewline $sdc_file "\n set_clock_transition -rise -min [constraints get cell $clock_early_rise_slew_start $i] \[get_clocks [constraints get cell 0 $i]\]"
	puts -nonewline $sdc_file "\n set_clock_transition -fall -min [constraints get cell $clock_early_fall_slew_start $i] \[get_clocks [constraints get cell 0 $i]\]"
	puts -nonewline $sdc_file "\n set_clock_transition -rise -max [constraints get cell $clock_late_rise_slew_start $i] \[get_clocks [constraints get cell 0 $i]\]"
	puts -nonewline $sdc_file "\n set_clock_transition -fall -max [constraints get cell $clock_late_fall_slew_start $i] \[get_clocks [constraints get cell 0 $i]\]"
	puts -nonewline $sdc_file "\n set_clock_latency -source -early -rise [constraints get cell $clock_early_rise_delay_start $i] \[get_clocks [constraints get cell 0 $i]\]"
        puts -nonewline $sdc_file "\n set_clock_latency -source -early -fall [constraints get cell $clock_early_fall_delay_start $i] \[get_clocks [constraints get cell 0 $i]\]"
	puts -nonewline $sdc_file "\n set_clock_latency -source -late -rise [constraints get cell $clock_late_rise_delay_start $i] \[get_clocks [constraints get cell 0 $i]\]"
	puts -nonewline $sdc_file "\n set_clock_latency -source -late -fall [constraints get cell $clock_late_fall_delay_start $i] \[get_clocks [constraints get cell 0 $i]\]"
        set i [expr {$i+1}]

}

#....................................................................................................................#
#............................creating Input delay and slew Constratints..............................................#
#....................................................................................................................#


set input_early_rise_delay_start [ lindex [ lindex [constraints search rect $clock_start_column $input_ports_start [expr {$number_of_columns-1} ] [expr {$output_ports_start -1}] early_rise_delay ] 0 ] 0 ]

set input_early_fall_delay_start [ lindex [ lindex [constraints search rect $clock_start_column $input_ports_start [expr {$number_of_columns-1} ] [expr {$output_ports_start -1}] early_fall_delay ] 0 ] 0 ]

set input_late_rise_delay_start [ lindex [ lindex [constraints search rect $clock_start_column $input_ports_start [expr {$number_of_columns-1} ] [expr {$output_ports_start -1}] late_rise_delay ] 0 ] 0 ]

set input_late_fall_delay_start [ lindex [ lindex [constraints search rect $clock_start_column $input_ports_start [expr {$number_of_columns-1} ] [expr {$output_ports_start -1}] late_fall_delay ] 0 ] 0 ]


set input_early_rise_slew_start [ lindex [ lindex [constraints search rect $clock_start_column $input_ports_start [expr {$number_of_columns-1} ] [expr {$output_ports_start -1}] early_rise_slew ] 0 ] 0 ]

set input_early_fall_slew_start [ lindex [ lindex [constraints search rect $clock_start_column $input_ports_start [expr {$number_of_columns-1} ] [expr {$output_ports_start -1}] early_fall_slew ] 0 ] 0 ]

set input_late_rise_slew_start [ lindex [ lindex [constraints search rect $clock_start_column $input_ports_start [expr {$number_of_columns-1} ] [expr {$output_ports_start -1}] late_rise_slew ] 0 ] 0 ]

set input_late_fall_slew_start [ lindex [ lindex [constraints search rect $clock_start_column $input_ports_start [expr {$number_of_columns-1} ] [expr {$output_ports_start -1}] late_fall_slew ] 0 ] 0 ]

set related_clock [ lindex [ lindex [constraints search rect $clock_start_column $input_ports_start [expr {$number_of_columns-1}] [expr {$output_ports_start-1}] clocks ] 0 ] 0 ]
set i [expr {$input_ports_start-1}]
puts "\n Info :SDC: Working on IO Constrains......"
puts "\n Info : SDC : Categorizing input ports as bits and bussed"

while { $i < 6 } {

#................................diffentiating input ports as bussed and bits..........................#

set netlist [glob -dir $NetlistDirectory *.v]
set tmp_file [open ./temp/1 w]
foreach f $netlist {
	set fd [open $f]
	puts "reading $f"
	while {[gets $fd line] != -1} {
		
		set pattern1 " [constraints get cell 0 $i];"
		if {[regexp -all -- $pattern1 $line]} {
			puts "pattern1 \"$pattern1\" found and matching line in verilog file \"$f\" is \"$line\""
			set pattern2 [ lindex [split $line ";"] 0 ]
			puts "Creating pattern 2 by splitting pattern 1 using semi colon  as delimiter => \"$pattern2\"" 
			if {[regexp -all {input} [ lindex [split $pattern2 "\S+"] 0 ]]} {
				puts "out of all patterns, \"$pattern2\" has matching string \"input\". So preserving this line and ignoring others"
				set s1 "[ lindex [split $pattern2 "\S+"] 0 ] [ lindex [split $pattern2 "\S+"] 1 ] [ lindex [split $pattern2 "\S+"] 2 ]"
				puts "printing first 3 elements of pattern2 as \"$s1\" using space delimiter"
				puts -nonewline $tmp_file "\n[regsub -all {\s+} $s1 " "]"
				puts "replace multiple spaces in s1 by single space and reformat as \"[regsub -all {\s+} $s1 " "]\""

			}
		}
	}
	close $fd
}
close $tmp_file

set tmp_file [open ./temp/1 r]
set tmp2_file [open ./temp/2 w]
puts -nonewline $tmp2_file "[join [lsort -unique [split [read $tmp_file] \n]] \n]"
close $tmp_file
close $tmp2_file


set tmp2_file [open ./temp/2 r]
#puts "count is [llength [read $tmp2_file]]"

set count [llength [read $tmp2_file]]
#puts "splitting contents of tmp_2 using space and counting number of elements as $count"
if { $count > 2 } {
	set inp_ports [concat [constraints get cell 0 $i]*]
	puts "bussed"
} else {
	set inp_ports [constraints get cell 0 $i] 
	puts "not bussed"

}


        puts "input port name is $inp_ports since count is $count\n"
	puts -nonewline $sdc_file "\nset_input_delay -clock \[get_clock [constraints get cell $related_clock $i]\] -min -rise -source_latency_included [constraints get cell $input_early_rise_delay_start $i] \[get_ports $inp_ports\]"
	puts -nonewline $sdc_file "\nset_input_delay -clock \[get_clock [constraints get cell $related_clock $i]\] -min -fall -source_latency_included [constraints get cell $input_early_fall_delay_start $i] \[get_ports $inp_ports\]"
	puts -nonewline $sdc_file "\nset_input_delay -clock \[get_clock [constraints get cell $related_clock $i]\] -max -rise -source_latency_included [constraints get cell $input_late_rise_delay_start $i] \[get_ports $inp_ports\]"
	puts -nonewline $sdc_file "\nset_input_delay -clock \[get_clock [constraints get cell $related_clock $i]\] -max -fall -source_latency_included [constraints get cell $input_late_fall_delay_start $i] \[get_ports $inp_ports\]"

	puts -nonewline $sdc_file "\nset_input_transition -clock \[get_clock [constraints get cell $related_clock $i]\] -min -rise -source_latency_included [constraints get cell $input_early_rise_slew_start $i] \[get_ports $inp_ports\]"
	puts -nonewline $sdc_file "\nset_input_transition -clock \[get_clock [constraints get cell $related_clock $i]\] -min -fall -source_latency_included [constraints get cell $input_early_fall_slew_start $i] \[get_ports $inp_ports\]"
	puts -nonewline $sdc_file "\nset_input_transition -clock \[get_clock [constraints get cell $related_clock $i]\] -min -rise -source_latency_included [constraints get cell $input_late_rise_slew_start $i] \[get_ports $inp_ports\]"
	puts -nonewline $sdc_file "\nset_input_transition -clock \[get_clock [constraints get cell $related_clock $i]\] -min -fall -source_latency_included [constraints get cell $input_late_fall_slew_start $i] \[get_ports $inp_ports\]"

	set i [expr {$i+1}]

}

close $tmp2_file



#....................................................................................................................#
#............................creating Output delay and slew Constratints..............................................#
#....................................................................................................................#

set output_early_rise_delay_start [lindex [lindex [constraints search rect $clock_start_column $output_ports_start [expr {$number_of_columns-1}] [expr {$number_of_rows-1}]  early_rise_delay] 0 ] 0]
set output_early_fall_delay_start [lindex [lindex [constraints search rect $clock_start_column $output_ports_start [expr {$number_of_columns-1}] [expr {$number_of_rows-1}]  early_fall_delay] 0 ] 0]
set output_late_rise_delay_start [lindex [lindex [constraints search rect $clock_start_column $output_ports_start [expr {$number_of_columns-1}] [expr {$number_of_rows-1}]  late_rise_delay] 0 ] 0]
set output_late_fall_delay_start [lindex [lindex [constraints search rect $clock_start_column $output_ports_start [expr {$number_of_columns-1}] [expr {$number_of_rows-1}]  late_fall_delay] 0 ] 0]
set output_load_start [lindex [lindex [constraints search rect $clock_start_column $output_ports_start [expr {$number_of_columns-1}] [expr {$number_of_rows-1}]  load] 0 ] 0]
set related_clock [lindex [lindex [constraints search rect $clock_start_column $output_ports_start [expr {$number_of_columns-1}] [expr {$number_of_rows-1}]  clocks] 0 ] 0]

set i [expr {$output_ports_start+1}]
set end_of_op_ports [expr {$number_of_rows}]
puts "\nInfo-SDC: Working on IO constraints....."
puts "\nInfo-SDC: Categorizing output ports as bits and bussed"

while { $i < $end_of_op_ports } {
#----------------differentiating output ports as bussed and bits-----------------------#
set netlist [glob -dir $NetlistDirectory *.v]
set tmp_file [open ./temp/1 w]
foreach f $netlist {
        set fd [open $f]
		
        while {[gets $fd line] != -1} {
			set pattern1 " [constraints get cell 0 $i];"
            if {[regexp -all -- $pattern1 $line]} {
				set pattern2 [lindex [split $line ";"] 0]
				if {[regexp -all {input} [lindex [split $pattern2 "\S+"] 0]]} {	
				set s1 "[lindex [split $pattern2 "\S+"] 0] [lindex [split $pattern2 "\S+"] 1] [lindex [split $pattern2 "\S+"] 2]"
				puts -nonewline $tmp_file "\n[regsub -all {\s+} $s1 " "]"
				}
	
        	}
        }
close $fd
}
close $tmp_file
set tmp_file [open ./temp/1 r]
set tmp2_file [open ./temp/2 w]
puts -nonewline $tmp2_file "[join [lsort -unique [split [read $tmp_file] \n]] \n]"
close $tmp_file
close $tmp2_file
set tmp2_file [open ./temp/2 r]
set count [llength [read $tmp2_file]] 
#puts "\nsplitting content of tmp_ using space and counting number of elements as $count"
#set check_bussed [constraints get cell $bussed_status $i]
if {$count > 2} { 
    set op_ports [concat [constraints get cell 0 $i]*]
	#puts "\nbussed"
} else {
    set op_ports [constraints get cell 0 $i]
	#puts "\nnot bussed"
}
        puts -nonewline $sdc_file "\nset_output_delay -clock  [constraints get cell $related_clock $i] -min -rise  [constraints get cell $output_early_rise_delay_start $i] \[get_ports $op_ports\]"
        puts -nonewline $sdc_file "\nset_output_delay -clock  [constraints get cell $related_clock $i] -min -fall  [constraints get cell $output_early_fall_delay_start $i] \[get_ports $op_ports\]"
        puts -nonewline $sdc_file "\nset_output_delay -clock  [constraints get cell $related_clock $i] -max -rise  [constraints get cell $output_late_rise_delay_start $i] \[get_ports $op_ports\]"
        puts -nonewline $sdc_file "\nset_output_delay -clock  [constraints get cell $related_clock $i] -max -fall  [constraints get cell $output_late_fall_delay_start $i] \[get_ports $op_ports\]"
		puts -nonewline $sdc_file "\nset_load [constraints get cell $output_load_start $i] \[get_ports $op_ports\]"

	set i [expr {$i+1}]
}
close $tmp2_file
close $sdc_file

puts "\nInfo: SDC created. Please use constraints in path  $OutputDirectory/$DesignName.sdc"


#.................................................................................#
#................................Hierarchy Check..................................#
#.................................................................................#

puts "\nInfo: Creating hierarchy check script to be used by Yosys"
set data "read_liberty -lib -ignore_miss_dir -setattr blackbox ${LateLibraryPath}"
puts "data is \"$data\""
set filename "$DesignName.hier.ys"
puts "filename is \"$filename\""
set fileId [open $OutputDirectory/$filename "w"]
puts "open \"$OutputDirectory/$filename\" in write mode"
puts -nonewline $fileId $data

set netlist [glob -dir $NetlistDirectory *.v]
puts "netlist is \"$netlist\""
foreach f $netlist {
	set data $f
	puts -nonewline $fileId "\nread_verilog $f"
}

puts -nonewline $fileId "\nhierarchy -check"
close $fileId 

puts "\nInfo: Checking hierarchy ....."
set my_err [catch { exec yosys -s $OutputDirectory/$DesignName.hier.ys >& $OutputDirectory/$DesignName.hierarchy_check.log} msg]
puts "err flag is $my_err"
if { $my_err } {
	set filename "$OutputDirectory/$DesignName.hierarchy_check.log"
	puts "log file name is $filename"
	set pattern "referenced in module"
	puts "pattern is $pattern"
	set count 0
	set fid [open $filename r]
	while {[gets $fid line] != -1} {
		incr count [regexp -all -- $pattern $line]
		if {[regexp -all -- $pattern $line]} {
			puts "\nError: module [lindex $line 2] is not part of design $DesignName. Please correct RTL in the path '$NetlistDirectory'"
			puts "\nInfo: Hierarchy check FAIL"
		}
	}
	close $fid
} else {
	puts "\nInfo: Hierarchy check PASS"
}
puts "\nInfo: Please find hierarchy check in details in [file normalize $OutputDirectory/$DesignName.hierarchy_check.log] for more info"
cd [pwd]

#..............................................................................#
#..........................Main synthesis script...............................#


puts "\nInfo: Creating main synthesis script to be used by Yosys"
set data "read_liberty -lib -ignore_miss_dir -setattr blackbox ${LateLibraryPath}"
set filename "$DesignName.ys"
set fileId [open $OutputDirectory/$filename "w"]
#puts "open \"$OutputDirectory/$filename\" in write mode"
puts -nonewline $fileId $data

set netlist [glob -dir $NetlistDirectory *.v]
foreach f $netlist {
	set data $f
	puts -nonewline $fileId "\nread_verilog $f"
}

puts -nonewline $fileId "\nhierarchy -top $DesignName"
puts -nonewline $fileId "\nsynth -top $DesignName"
puts -nonewline $fileId "\nsplitnets -ports -format __\ndfflibmap -liberty ${LateLibraryPath}\nopt"
puts -nonewline $fileId "\nabc -liberty ${LateLibraryPath}"
puts -nonewline $fileId "\nflatten"
puts -nonewline $fileId "\nclean -purge \niopadmap -outpad BUFX2 A:Y -bits \nopt \nclean"
puts -nonewline $fileId "\nwrite_verilog $OutputDirectory/$DesignName.synth.v"
close $fileId
puts "\nInfo: Synthesis script created and can be accessed from path $OutputDirectory/$DesignName.ys"
puts "\nInfo: Running synthesis............."

#............................................................................#
#......................Run synthesis script using yosys......................#

if { !$my_err } {
	set my_err1 [catch { exec yosys -s $OutputDirectory/$DesignName.ys >& $OutputDirectory/$DesignName.synthesis.log} msg]
	if { $my_err1 } {
	puts "\nError: Synthesis failed due to errors. Please refer to log $OutputDirectory/$DesignName.synthesis.log for errors"
	puts "\nInfo: Please refer to $OutputDirectory/$DesignName.synthesis.log"
	exit
	} else {
	puts "\nInfo: Synthesis finished successfully"
	puts "\nInfo: Please refer to $OutputDirectory/$DesignName.synthesis.log"
	}
} else {
	puts "Refer to [file normalize $OutputDirectory/$DesignName.hierarchy_check.log]. Need to ensure Hierachy Check Pass "
}


