<?xml version="1.0" encoding="UTF-8"?>

 <processor QLQualified="T"
    defaultsemihostlibrary="semihosting"
    defaultsemihostname="armNewlib"
    defaultsemihostvendor="arm.ovpworld.org"
    defaultsemihostversion="1.0"
    elfcode="40"
    endian="either"
    family="ARM"
    gdbpath="$IMPERAS_HOME/lib/$IMPERAS_ARCH/gdb/arm-none-eabi-gdb"
    groupH="Cortex"
    groupL="ARMv6-M"
    imagefile="model"
    library="processor"
    name="armm"
    procdoc="$IMPERAS_HOME/ImperasLib/source/arm.ovpworld.org/processor/armm/1.0/doc/OVP_Model_Specific_Information_armm_generic.pdf"
    releasestatus="4"
    useindefaultplatform="F"
    vendor="arm.ovpworld.org"
    version="1.0"
    visibility="0">
    <docsection name="doc"
        text="Description">
        <doctext name="txt"
            text="ARMM Processor Model"/>
    </docsection>
    <docsection name="doc_1"
        text="Licensing">
        <doctext name="txt"
            text="Usage of binary model under license governing simulator usage. "/>
        <doctext name="txt_1"/>
        <doctext name="txt_2"
            text="Note that for models of ARM CPUs the license includes the following terms:"/>
        <doctext name="txt_3"/>
        <doctext name="txt_4"
            text="Licensee is granted a non-exclusive, worldwide, non-transferable, revocable licence to: "/>
        <doctext name="txt_5"/>
        <doctext name="txt_6"
            text="If no source is being provided to the Licensee:  use and copy only (no modifications rights are granted) the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which: (a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used to emulate an ARM based system to run application software in a production or live environment."/>
        <doctext name="txt_7"/>
        <doctext name="txt_8"
            text="If source code is being provided to the Licensee:  use, copy and modify the model for the sole purpose of designing, developing, analyzing, debugging, testing, verifying, validating and optimizing software which: (a) (i) is for ARM based systems; and (ii) does not incorporate the ARM Models or any part thereof; and (b) such ARM Models may not be used to emulate an ARM based system to run application software in a production or live environment."/>
        <doctext name="txt_9"/>
        <doctext name="txt_10"
            text="In the case of any Licensee who is either or both an academic or educational institution the purposes shall be limited to internal use. "/>
        <doctext name="txt_11"/>
        <doctext name="txt_12"
            text="Except to the extent that such activity is permitted by applicable law, Licensee shall not reverse engineer, decompile, or disassemble this model. If this model was provided to Licensee in Europe, Licensee shall not reverse engineer, decompile or disassemble the Model for the purposes of error correction. "/>
        <doctext name="txt_13"/>
        <doctext name="txt_14"
            text="The License agreement does not entitle Licensee to manufacture in silicon any product based on this model. "/>
        <doctext name="txt_15"/>
        <doctext name="txt_16"
            text="The License agreement does not entitle Licensee to use this model for evaluating the validity of any ARM patent. "/>
        <doctext name="txt_17"/>
        <doctext name="txt_18"
            text="The License agreement does not entitle Licensee to use the model to emulate an ARM based system to run application software in a production or live environment. "/>
        <doctext name="txt_19"/>
        <doctext name="txt_20"
            text="Source of model available under separate Imperas Software License Agreement."/>
    </docsection>
    <docsection name="doc_2"
        text="Limitations">
        <doctext name="txt"
            text="Performance Monitors are not implemented."/>
        <doctext name="txt_1"
            text="Debug Extension and related blocks are not implemented."/>
    </docsection>
    <docsection name="doc_3"
        text="Verification">
        <doctext name="txt"
            text="Models have been extensively tested by Imperas. ARM Cortex-M models have been successfully used by customers to simulate the Micrium uC/OS-II kernel and FreeRTOS."/>
    </docsection>
    <docsection name="doc_4"
        text="Features">
        <doctext name="txt"
            text="The model is configured with 0 interrupts and 2 priority bits (use override_numInterrupts parameter to change the number of interrupts; the number of priority bits is fixed in this profile)."/>
        <doctext name="txt_1"
            text="Thumb instructions are supported."/>
        <doctext name="txt_2"
            text="MPU is not implemented. Use parameter override_MPU_TYPE to enable it if required."/>
        <doctext name="txt_3"
            text="SysTick timer is implemented. Use parameter SysTickPresent to disable it if required."/>
        <doctext name="txt_4"
            text="Unprivileged/Privileged Extension is not implemented. Use parameter unprivilegedExtension to enable it if required."/>
        <doctext name="txt_5"
            text="VTOR register is not implemented. Use parameter VTORPresent to enable it if required."/>
    </docsection>
    <formalattribute name="variant"
        type="enumeration">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Selects variant (either a generic ISA or a specific model)"/>
        </docsection>
        <enum name="ARMv6-M"
            value="0"/>
        <enum name="ARMv7-M"
            value="1"/>
        <enum name="Cortex-M0"
            value="2"/>
        <enum name="Cortex-M0plus"
            value="3"/>
        <enum name="Cortex-M1"
            value="4"/>
        <enum name="Cortex-M3"
            value="5"/>
        <enum name="Cortex-M4"
            value="6"/>
        <enum name="Cortex-M4F"
            value="7"/>
    </formalattribute>
    <formalattribute name="verbose"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify verbosity of output"/>
        </docsection>
    </formalattribute>
    <formalattribute name="showHiddenRegs"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Show hidden registers during register tracing"/>
        </docsection>
    </formalattribute>
    <formalattribute name="UAL"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Disassemble using UAL syntax"/>
        </docsection>
    </formalattribute>
    <formalattribute name="enableVFPAtReset"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Enable vector floating point (SIMD and VFP) instructions at reset. (Enables cp10/11 in CPACR and sets FPEXC.EN)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="compatibility"
        type="enumeration">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify compatibility mode"/>
        </docsection>
        <enum name="ISA"
            value="0"/>
        <enum name="gdb"
            value="1"/>
        <enum name="nopBKPT"
            value="2"/>
    </formalattribute>
    <formalattribute name="override_debugMask"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies debug mask, enabling debug output for model components"/>
        </docsection>
    </formalattribute>
    <formalattribute name="instructionEndian"
        type="string">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="The architecture specifies that instruction fetch is always little endian; this attribute allows the defined instruction endianness to be overridden if required"/>
        </docsection>
    </formalattribute>
    <formalattribute name="resetAtTime0"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Reset the model at time=0 (default=1)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="unprivilegedExtension"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify presence of Unprivileged/Privileged Extension"/>
        </docsection>
    </formalattribute>
    <formalattribute name="VTORPresent"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify presence of VTOR register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="SysTickPresent"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify presence of SysTick timer"/>
        </docsection>
    </formalattribute>
    <formalattribute name="BitBandPresent"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify presence of bit-band region"/>
        </docsection>
    </formalattribute>
    <formalattribute name="useInternalTCMs"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specify that configured TCMs should be modeled internally"/>
        </docsection>
    </formalattribute>
    <formalattribute name="override_ACTLR"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override system ACTLR register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="override_CPUID"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override system CPUID register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="override_MPU_TYPE"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override system MPU_TYPE register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="override_VTOR"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override VTOR register reset value"/>
        </docsection>
    </formalattribute>
    <formalattribute name="override_InstructionAttributes0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override InstructionAttributes0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="override_InstructionAttributes1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override InstructionAttributes1 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="override_InstructionAttributes2"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override InstructionAttributes2 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="override_InstructionAttributes3"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override InstructionAttributes3 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="override_InstructionAttributes4"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override InstructionAttributes4 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="override_InstructionAttributes5"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override InstructionAttributes5 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="override_MVFR0"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override MVFR0 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="override_MVFR1"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Override MVFR1 register"/>
        </docsection>
    </formalattribute>
    <formalattribute name="override_STRoffsetPC12"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies that STR/STR of PC should do so with 12:byte offset from the current instruction (if 1), otherwise an 8:byte offset is used"/>
        </docsection>
    </formalattribute>
    <formalattribute name="override_ERG"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies exclusive reservation granule"/>
        </docsection>
    </formalattribute>
    <formalattribute name="override_priorityBits"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies number of priority bits in BASEPRI etc (1-8, default is 3)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="override_numInterrupts"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies number of external interrupt lines (default is 16)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="override_ITCMSize"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies ITCM size from 0KB to 1MB (CFGITCMSZE value format)"/>
        </docsection>
    </formalattribute>
    <formalattribute name="override_DTCMSize"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Specifies DTCM size from 0KB to 1MB (CFGDTCMSZE value format)"/>
        </docsection>
    </formalattribute>
    <busmasterport addresswidth="32"
        mustbeconnected="T"
        name="INSTRUCTION"/>
    <busmasterport addresswidth="32"
        mustbeconnected="F"
        name="DATA"/>
    <netport mustbeconnected="F"
        name="sysResetReq"
        type="output"/>
    <netport mustbeconnected="F"
        name="intISS"
        type="output"/>
    <netport mustbeconnected="F"
        name="eventOut"
        type="output"/>
    <netport mustbeconnected="F"
        name="lockup"
        type="output"/>
    <netport mustbeconnected="F"
        name="int"
        type="input"/>
    <netport mustbeconnected="F"
        name="reset"
        type="input"/>
    <netport mustbeconnected="F"
        name="nmi"
        type="input"/>
    <netport mustbeconnected="F"
        name="eventIn"
        type="input"/>
    <command name="isync">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="specify instruction address range for synchronous execution"/>
        </docsection>
    </command>
    <command name="itrace">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="enable or disable instruction tracing"/>
        </docsection>
    </command>
    <exceptions name="Exceptions">
        <exception code="0"
            name="None"/>
        <exception code="1"
            name="Reset"/>
        <exception code="2"
            name="NMI"/>
        <exception code="3"
            name="HardFault"/>
        <exception code="11"
            name="SVCall"/>
        <exception code="14"
            name="PendSV"/>
        <exception code="15"
            name="SysTick"/>
    </exceptions>
    <modes name="Modes">
        <mode code="0"
            name="Thread"/>
        <mode code="1"
            name="Handler"/>
    </modes>
    <registers name="Core">
        <register name="r0"
            readonly="F"
            type="0"
            width="32"/>
        <register name="r1"
            readonly="F"
            type="0"
            width="32"/>
        <register name="r2"
            readonly="F"
            type="0"
            width="32"/>
        <register name="r3"
            readonly="F"
            type="0"
            width="32"/>
        <register name="r4"
            readonly="F"
            type="0"
            width="32"/>
        <register name="r5"
            readonly="F"
            type="0"
            width="32"/>
        <register name="r6"
            readonly="F"
            type="0"
            width="32"/>
        <register name="r7"
            readonly="F"
            type="0"
            width="32"/>
        <register name="r8"
            readonly="F"
            type="0"
            width="32"/>
        <register name="r9"
            readonly="F"
            type="0"
            width="32"/>
        <register name="r10"
            readonly="F"
            type="0"
            width="32"/>
        <register name="r11"
            readonly="F"
            type="3"
            width="32"/>
        <register name="r12"
            readonly="F"
            type="0"
            width="32"/>
        <register name="sp"
            readonly="F"
            type="2"
            width="32"/>
        <register name="lr"
            readonly="F"
            type="0"
            width="32"/>
        <register name="pc"
            readonly="F"
            type="1"
            width="32"/>
    </registers>
    <registers name="Control">
        <register name="cpsr"
            readonly="F"
            type="0"
            width="32"/>
        <register name="control"
            readonly="F"
            type="0"
            width="32"/>
        <register name="primask"
            readonly="F"
            type="0"
            width="32"/>
        <register name="sp_process"
            readonly="F"
            type="2"
            width="32"/>
        <register name="sp_main"
            readonly="F"
            type="2"
            width="32"/>
    </registers>
    <registers name="System">
        <register name="ACTLR"
            readonly="F"
            type="0"
            width="32"/>
        <register name="SYST_CSR"
            readonly="F"
            type="0"
            width="32"/>
        <register name="SYST_RVR"
            readonly="F"
            type="0"
            width="32"/>
        <register name="SYST_CVR"
            readonly="F"
            type="0"
            width="32"/>
        <register name="SYST_CALIB"
            readonly="F"
            type="0"
            width="32"/>
        <register name="NVIC_ISER0"
            readonly="F"
            type="0"
            width="32"/>
        <register name="NVIC_ICER0"
            readonly="F"
            type="0"
            width="32"/>
        <register name="NVIC_ISPR0"
            readonly="F"
            type="0"
            width="32"/>
        <register name="NVIC_ICPR0"
            readonly="F"
            type="0"
            width="32"/>
        <register name="CPUID"
            readonly="T"
            type="0"
            width="32"/>
        <register name="ICSR"
            readonly="F"
            type="0"
            width="32"/>
        <register name="AIRCR"
            readonly="F"
            type="0"
            width="32"/>
        <register name="SCR"
            readonly="F"
            type="0"
            width="32"/>
        <register name="CCR"
            readonly="F"
            type="0"
            width="32"/>
        <register name="SHPR2"
            readonly="F"
            type="0"
            width="32"/>
        <register name="SHPR3"
            readonly="F"
            type="0"
            width="32"/>
        <register name="SHCSR"
            readonly="F"
            type="0"
            width="32"/>
    </registers>
    <registers name="Integration_support">
        <register name="executionPri"
            readonly="T"
            type="0"
            width="32"/>
        <register name="stackDomain"
            readonly="T"
            type="0"
            width="32"/>
    </registers>
    <fileversion major="1"
        minor="0"
        name="_version_0"/>
 </processor>
